.model matrix_multiplication
.inputs matrix_multiplication^clk matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem \
 matrix_multiplication^enable_reading_from_mem matrix_multiplication^data_pi~0 \
 matrix_multiplication^data_pi~1 matrix_multiplication^data_pi~2 \
 matrix_multiplication^data_pi~3 matrix_multiplication^data_pi~4 \
 matrix_multiplication^data_pi~5 matrix_multiplication^data_pi~6 \
 matrix_multiplication^data_pi~7 matrix_multiplication^data_pi~8 \
 matrix_multiplication^data_pi~9 matrix_multiplication^data_pi~10 \
 matrix_multiplication^data_pi~11 matrix_multiplication^data_pi~12 \
 matrix_multiplication^data_pi~13 matrix_multiplication^data_pi~14 \
 matrix_multiplication^data_pi~15 matrix_multiplication^data_pi~16 \
 matrix_multiplication^data_pi~17 matrix_multiplication^data_pi~18 \
 matrix_multiplication^data_pi~19 matrix_multiplication^data_pi~20 \
 matrix_multiplication^data_pi~21 matrix_multiplication^data_pi~22 \
 matrix_multiplication^data_pi~23 matrix_multiplication^data_pi~24 \
 matrix_multiplication^data_pi~25 matrix_multiplication^data_pi~26 \
 matrix_multiplication^data_pi~27 matrix_multiplication^data_pi~28 \
 matrix_multiplication^data_pi~29 matrix_multiplication^data_pi~30 \
 matrix_multiplication^data_pi~31 matrix_multiplication^data_pi~32 \
 matrix_multiplication^data_pi~33 matrix_multiplication^data_pi~34 \
 matrix_multiplication^data_pi~35 matrix_multiplication^data_pi~36 \
 matrix_multiplication^data_pi~37 matrix_multiplication^data_pi~38 \
 matrix_multiplication^data_pi~39 matrix_multiplication^data_pi~40 \
 matrix_multiplication^data_pi~41 matrix_multiplication^data_pi~42 \
 matrix_multiplication^data_pi~43 matrix_multiplication^data_pi~44 \
 matrix_multiplication^data_pi~45 matrix_multiplication^data_pi~46 \
 matrix_multiplication^data_pi~47 matrix_multiplication^data_pi~48 \
 matrix_multiplication^data_pi~49 matrix_multiplication^data_pi~50 \
 matrix_multiplication^data_pi~51 matrix_multiplication^data_pi~52 \
 matrix_multiplication^data_pi~53 matrix_multiplication^data_pi~54 \
 matrix_multiplication^data_pi~55 matrix_multiplication^data_pi~56 \
 matrix_multiplication^data_pi~57 matrix_multiplication^data_pi~58 \
 matrix_multiplication^data_pi~59 matrix_multiplication^data_pi~60 \
 matrix_multiplication^data_pi~61 matrix_multiplication^data_pi~62 \
 matrix_multiplication^data_pi~63 matrix_multiplication^addr_pi~0 \
 matrix_multiplication^addr_pi~1 matrix_multiplication^addr_pi~2 \
 matrix_multiplication^addr_pi~3 matrix_multiplication^addr_pi~4 \
 matrix_multiplication^addr_pi~5 matrix_multiplication^addr_pi~6 \
 matrix_multiplication^we_a matrix_multiplication^we_b \
 matrix_multiplication^we_c matrix_multiplication^start_mat_mul
.outputs matrix_multiplication^data_from_out_mat~0\
 matrix_multiplication^data_from_out_mat~1\
 matrix_multiplication^data_from_out_mat~2\
 matrix_multiplication^data_from_out_mat~3\
 matrix_multiplication^data_from_out_mat~4\
 matrix_multiplication^data_from_out_mat~5\
 matrix_multiplication^data_from_out_mat~6\
 matrix_multiplication^data_from_out_mat~7\
 matrix_multiplication^data_from_out_mat~8\
 matrix_multiplication^data_from_out_mat~9\
 matrix_multiplication^data_from_out_mat~10\
 matrix_multiplication^data_from_out_mat~11\
 matrix_multiplication^data_from_out_mat~12\
 matrix_multiplication^data_from_out_mat~13\
 matrix_multiplication^data_from_out_mat~14\
 matrix_multiplication^data_from_out_mat~15\
 matrix_multiplication^data_from_out_mat~16\
 matrix_multiplication^data_from_out_mat~17\
 matrix_multiplication^data_from_out_mat~18\
 matrix_multiplication^data_from_out_mat~19\
 matrix_multiplication^data_from_out_mat~20\
 matrix_multiplication^data_from_out_mat~21\
 matrix_multiplication^data_from_out_mat~22\
 matrix_multiplication^data_from_out_mat~23\
 matrix_multiplication^data_from_out_mat~24\
 matrix_multiplication^data_from_out_mat~25\
 matrix_multiplication^data_from_out_mat~26\
 matrix_multiplication^data_from_out_mat~27\
 matrix_multiplication^data_from_out_mat~28\
 matrix_multiplication^data_from_out_mat~29\
 matrix_multiplication^data_from_out_mat~30\
 matrix_multiplication^data_from_out_mat~31\
 matrix_multiplication^data_from_out_mat~32\
 matrix_multiplication^data_from_out_mat~33\
 matrix_multiplication^data_from_out_mat~34\
 matrix_multiplication^data_from_out_mat~35\
 matrix_multiplication^data_from_out_mat~36\
 matrix_multiplication^data_from_out_mat~37\
 matrix_multiplication^data_from_out_mat~38\
 matrix_multiplication^data_from_out_mat~39\
 matrix_multiplication^data_from_out_mat~40\
 matrix_multiplication^data_from_out_mat~41\
 matrix_multiplication^data_from_out_mat~42\
 matrix_multiplication^data_from_out_mat~43\
 matrix_multiplication^data_from_out_mat~44\
 matrix_multiplication^data_from_out_mat~45\
 matrix_multiplication^data_from_out_mat~46\
 matrix_multiplication^data_from_out_mat~47\
 matrix_multiplication^data_from_out_mat~48\
 matrix_multiplication^data_from_out_mat~49\
 matrix_multiplication^data_from_out_mat~50\
 matrix_multiplication^data_from_out_mat~51\
 matrix_multiplication^data_from_out_mat~52\
 matrix_multiplication^data_from_out_mat~53\
 matrix_multiplication^data_from_out_mat~54\
 matrix_multiplication^data_from_out_mat~55\
 matrix_multiplication^data_from_out_mat~56\
 matrix_multiplication^data_from_out_mat~57\
 matrix_multiplication^data_from_out_mat~58\
 matrix_multiplication^data_from_out_mat~59\
 matrix_multiplication^data_from_out_mat~60\
 matrix_multiplication^data_from_out_mat~61\
 matrix_multiplication^data_from_out_mat~62\
 matrix_multiplication^data_from_out_mat~63 matrix_multiplication^done_mat_mul

.names gnd
.names unconn
.names vcc
1


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul\
 a_data[0]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~0\
 a_data[1]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~1\
 a_data[2]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~2\
 a_data[3]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~3\
 a_data[4]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~4\
 a_data[5]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~5\
 a_data[6]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~6\
 a_data[7]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~7\
 a_data[8]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~8\
 a_data[9]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~9\
 a_data[10]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~10\
 a_data[11]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~11\
 a_data[12]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~12\
 a_data[13]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~13\
 a_data[14]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~14\
 a_data[15]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~15\
 a_data[16]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~16\
 a_data[17]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~17\
 a_data[18]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~18\
 a_data[19]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~19\
 a_data[20]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~20\
 a_data[21]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~21\
 a_data[22]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~22\
 a_data[23]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~23\
 a_data[24]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~24\
 a_data[25]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~25\
 a_data[26]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~26\
 a_data[27]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~27\
 a_data[28]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~28\
 a_data[29]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~29\
 a_data[30]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~30\
 a_data[31]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~31\
 a_data[32]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~32\
 a_data[33]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~33\
 a_data[34]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~34\
 a_data[35]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~35\
 a_data[36]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~36\
 a_data[37]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~37\
 a_data[38]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~38\
 a_data[39]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~39\
 a_data[40]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~40\
 a_data[41]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~41\
 a_data[42]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~42\
 a_data[43]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~43\
 a_data[44]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~44\
 a_data[45]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~45\
 a_data[46]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~46\
 a_data[47]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~47\
 a_data[48]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~48\
 a_data[49]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~49\
 a_data[50]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~50\
 a_data[51]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~51\
 a_data[52]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~52\
 a_data[53]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~53\
 a_data[54]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~54\
 a_data[55]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~55\
 a_data[56]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~56\
 a_data[57]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~57\
 a_data[58]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~58\
 a_data[59]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~59\
 a_data[60]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~60\
 a_data[61]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~61\
 a_data[62]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~62\
 a_data[63]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~63\
 b_data[0]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~0\
 b_data[1]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~1\
 b_data[2]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~2\
 b_data[3]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~3\
 b_data[4]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~4\
 b_data[5]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5\
 b_data[6]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~6\
 b_data[7]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~7\
 b_data[8]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~8\
 b_data[9]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~9\
 b_data[10]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~10\
 b_data[11]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~11\
 b_data[12]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~12\
 b_data[13]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~13\
 b_data[14]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~14\
 b_data[15]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~15\
 b_data[16]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~16\
 b_data[17]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~17\
 b_data[18]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~18\
 b_data[19]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~19\
 b_data[20]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~20\
 b_data[21]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~21\
 b_data[22]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~22\
 b_data[23]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~23\
 b_data[24]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~24\
 b_data[25]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~25\
 b_data[26]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~26\
 b_data[27]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~27\
 b_data[28]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~28\
 b_data[29]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~29\
 b_data[30]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~30\
 b_data[31]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~31\
 b_data[32]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~32\
 b_data[33]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~33\
 b_data[34]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~34\
 b_data[35]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~35\
 b_data[36]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~36\
 b_data[37]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~37\
 b_data[38]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~38\
 b_data[39]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~39\
 b_data[40]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~40\
 b_data[41]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~41\
 b_data[42]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~42\
 b_data[43]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~43\
 b_data[44]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~44\
 b_data[45]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~45\
 b_data[46]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~46\
 b_data[47]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~47\
 b_data[48]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~48\
 b_data[49]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~49\
 b_data[50]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~50\
 b_data[51]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~51\
 b_data[52]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~52\
 b_data[53]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~53\
 b_data[54]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~54\
 b_data[55]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~55\
 b_data[56]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~56\
 b_data[57]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~57\
 b_data[58]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~58\
 b_data[59]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~59\
 b_data[60]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~60\
 b_data[61]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~61\
 b_data[62]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~62\
 b_data[63]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~63\
 a_data_in[0]=gnd a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd\
 a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd\
 a_data_in[8]=gnd a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd\
 a_data_in[12]=gnd a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd\
 a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd\
 a_data_in[20]=gnd a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd\
 a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd\
 a_data_in[28]=gnd a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd\
 a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd\
 a_data_in[36]=gnd a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd\
 a_data_in[40]=gnd a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd\
 a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd\
 a_data_in[48]=gnd a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd\
 a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd\
 a_data_in[56]=gnd a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd\
 a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd\
 b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd\
 b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd\
 b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd\
 b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd\
 b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd\
 b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd\
 b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd\
 b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd\
 b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd\
 b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd\
 b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd\
 b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd\
 b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd\
 b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd\
 b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd\
 b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd\
 final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd a_loc[1]=gnd\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~0\
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~1\
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~2\
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~3\
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~4\
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~5\
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~6\
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~7\
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~8\
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~9\
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~10\
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~11\
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~12\
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~13\
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~14\
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~15\
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~16\
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~17\
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~18\
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~19\
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~20\
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~21\
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~22\
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~23\
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~24\
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~25\
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~26\
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~27\
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~28\
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~29\
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~30\
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~31\
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~32\
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~33\
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~34\
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~35\
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~36\
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~37\
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~38\
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~39\
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~40\
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~41\
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~42\
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~43\
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~44\
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~45\
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~46\
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~47\
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~48\
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~49\
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~50\
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~51\
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~52\
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~53\
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~54\
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~55\
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~56\
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~57\
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~58\
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~59\
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~60\
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~61\
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~62\
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1269
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1269 matrix_multiplication^c_reg_0~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~0_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~309
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~309 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1717
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1717 matrix_multiplication^c_reg_1~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~0_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~693
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~693 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1781
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1781 matrix_multiplication^c_reg_2~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~0_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~757
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~757 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1845
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1845 matrix_multiplication^c_reg_3~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~0_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~821
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~821 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1909
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1909 matrix_multiplication^c_reg_4~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~0_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~885
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~885 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1973
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1973 matrix_multiplication^c_reg_5~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~0_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~949
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~949 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2037
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2037 matrix_multiplication^c_reg_6~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~0_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1013
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1013 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2101
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2101 matrix_multiplication^c_reg_7~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~0_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1077
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1077 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2165
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2165 matrix_multiplication^c_reg_8~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~0_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1141
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1141 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2229
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2229 matrix_multiplication^c_reg_9~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~0_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1205
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1205 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1333
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1333 matrix_multiplication^c_reg_10~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~0_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~373
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~373 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1397
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1397 matrix_multiplication^c_reg_11~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~0_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~437
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~437 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1461
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1461 matrix_multiplication^c_reg_12~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~0_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~501
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~501 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1525
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1525 matrix_multiplication^c_reg_13~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~0_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~565
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~565 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1589
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1589 matrix_multiplication^c_reg_14~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~0_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~629
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~629 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1653
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1653 matrix_multiplication^c_reg_15~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~0_FF_NODE matrix_multiplication^c_reg_15~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2293
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2293 matrix_multiplication^data_from_out_mat~0_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1270
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1270 matrix_multiplication^c_reg_0~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~1_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~310
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~310 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1718
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1718 matrix_multiplication^c_reg_1~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~1_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~694
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~694 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1782
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1782 matrix_multiplication^c_reg_2~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~1_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~758
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~758 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1846
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1846 matrix_multiplication^c_reg_3~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~1_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~822
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~822 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1910
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1910 matrix_multiplication^c_reg_4~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~1_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~886
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~886 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1974
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1974 matrix_multiplication^c_reg_5~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~1_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~950
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~950 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2038
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2038 matrix_multiplication^c_reg_6~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~1_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1014
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1014 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2102
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2102 matrix_multiplication^c_reg_7~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~1_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1078
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1078 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2166
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2166 matrix_multiplication^c_reg_8~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~1_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1142
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1142 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2230
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2230 matrix_multiplication^c_reg_9~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~1_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1206
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1206 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1334
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1334 matrix_multiplication^c_reg_10~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~1_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~374
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~374 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1398
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1398 matrix_multiplication^c_reg_11~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~1_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~438
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~438 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1462
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1462 matrix_multiplication^c_reg_12~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~1_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~502
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~502 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1526
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1526 matrix_multiplication^c_reg_13~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~1_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~566
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~566 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1590
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1590 matrix_multiplication^c_reg_14~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~1_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~630
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~630 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1654
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1654 matrix_multiplication^c_reg_15~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~1_FF_NODE matrix_multiplication^c_reg_15~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2294
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2294 matrix_multiplication^data_from_out_mat~1_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~2

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1281
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1281 matrix_multiplication^c_reg_0~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~2_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~311
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~311 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1729
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1729 matrix_multiplication^c_reg_1~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~2_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~695
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~695 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1793
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1793 matrix_multiplication^c_reg_2~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~2_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~759
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~759 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1857
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1857 matrix_multiplication^c_reg_3~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~2_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~823
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~823 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1921
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1921 matrix_multiplication^c_reg_4~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~2_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~887
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~887 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1985
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1985 matrix_multiplication^c_reg_5~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~2_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~951
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~951 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2049
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2049 matrix_multiplication^c_reg_6~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~2_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1015
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1015 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2113
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2113 matrix_multiplication^c_reg_7~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~2_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1079
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1079 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2177
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2177 matrix_multiplication^c_reg_8~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~2_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1143
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1143 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2241
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2241 matrix_multiplication^c_reg_9~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~2_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1207
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1207 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1345
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1345 matrix_multiplication^c_reg_10~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~2_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~375
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~375 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1409
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1409 matrix_multiplication^c_reg_11~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~2_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~439
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~439 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1473
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1473 matrix_multiplication^c_reg_12~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~2_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~503
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~503 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1537
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1537 matrix_multiplication^c_reg_13~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~2_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~567
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~567 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1601
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1601 matrix_multiplication^c_reg_14~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~2_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~631
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~631 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1665
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1665 matrix_multiplication^c_reg_15~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~2_FF_NODE matrix_multiplication^c_reg_15~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2305
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2305 matrix_multiplication^data_from_out_mat~2_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~3

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1292
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1292 matrix_multiplication^c_reg_0~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~3_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~312
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~312 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1740
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1740 matrix_multiplication^c_reg_1~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~3_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~696
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~696 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1804
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1804 matrix_multiplication^c_reg_2~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~3_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~760
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~760 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1868
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1868 matrix_multiplication^c_reg_3~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~3_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~824
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~824 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1932
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1932 matrix_multiplication^c_reg_4~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~3_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~888
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~888 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1996
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1996 matrix_multiplication^c_reg_5~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~3_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~952
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~952 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2060
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2060 matrix_multiplication^c_reg_6~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~3_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1016
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1016 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2124
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2124 matrix_multiplication^c_reg_7~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~3_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1080
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1080 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2188
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2188 matrix_multiplication^c_reg_8~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~3_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1144
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1144 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2252
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2252 matrix_multiplication^c_reg_9~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~3_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1208
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1208 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1356
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1356 matrix_multiplication^c_reg_10~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~3_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~376
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~376 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1420
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1420 matrix_multiplication^c_reg_11~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~3_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~440
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~440 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1484
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1484 matrix_multiplication^c_reg_12~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~3_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~504
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~504 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1548
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1548 matrix_multiplication^c_reg_13~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~3_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~568
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~568 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1612
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1612 matrix_multiplication^c_reg_14~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~3_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~632
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~632 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1676
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1676 matrix_multiplication^c_reg_15~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~3_FF_NODE matrix_multiplication^c_reg_15~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2316
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2316 matrix_multiplication^data_from_out_mat~3_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~4

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1303
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1303 matrix_multiplication^c_reg_0~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~4_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~313
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~313 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1751
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1751 matrix_multiplication^c_reg_1~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~4_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~697
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~697 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1815
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1815 matrix_multiplication^c_reg_2~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~4_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~761
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~761 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1879
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1879 matrix_multiplication^c_reg_3~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~4_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~825
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~825 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1943
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1943 matrix_multiplication^c_reg_4~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~4_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~889
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~889 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2007
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2007 matrix_multiplication^c_reg_5~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~4_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~953
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~953 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2071
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2071 matrix_multiplication^c_reg_6~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~4_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1017
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1017 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2135
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2135 matrix_multiplication^c_reg_7~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~4_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1081
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1081 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2199
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2199 matrix_multiplication^c_reg_8~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~4_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1145
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1145 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2263
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2263 matrix_multiplication^c_reg_9~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~4_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1209
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1209 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1367
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1367 matrix_multiplication^c_reg_10~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~4_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~377
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~377 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1431
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1431 matrix_multiplication^c_reg_11~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~4_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~441
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~441 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1495
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1495 matrix_multiplication^c_reg_12~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~4_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~505
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~505 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1559
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1559 matrix_multiplication^c_reg_13~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~4_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~569
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~569 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1623
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1623 matrix_multiplication^c_reg_14~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~4_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~633
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~633 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1687
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1687 matrix_multiplication^c_reg_15~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~4_FF_NODE matrix_multiplication^c_reg_15~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2327
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2327 matrix_multiplication^data_from_out_mat~4_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~5

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1314
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1314 matrix_multiplication^c_reg_0~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~5_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~314
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~314 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1762
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1762 matrix_multiplication^c_reg_1~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~5_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~698
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~698 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1826
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1826 matrix_multiplication^c_reg_2~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~5_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~762
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~762 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1890
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1890 matrix_multiplication^c_reg_3~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~5_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~826
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~826 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1954
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1954 matrix_multiplication^c_reg_4~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~5_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~890
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~890 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2018
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2018 matrix_multiplication^c_reg_5~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~5_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~954
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~954 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2082
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2082 matrix_multiplication^c_reg_6~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~5_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1018
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1018 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2146
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2146 matrix_multiplication^c_reg_7~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~5_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1082
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1082 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2210
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2210 matrix_multiplication^c_reg_8~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~5_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1146
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1146 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2274
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2274 matrix_multiplication^c_reg_9~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~5_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1210
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1210 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1378
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1378 matrix_multiplication^c_reg_10~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~5_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~378
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~378 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1442
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1442 matrix_multiplication^c_reg_11~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~5_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~442
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~442 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1506
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1506 matrix_multiplication^c_reg_12~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~5_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~506
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~506 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1570
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1570 matrix_multiplication^c_reg_13~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~5_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~570
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~570 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1634
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1634 matrix_multiplication^c_reg_14~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~5_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~634
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~634 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1698
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1698 matrix_multiplication^c_reg_15~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~5_FF_NODE matrix_multiplication^c_reg_15~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2338
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2338 matrix_multiplication^data_from_out_mat~5_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~6

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1325
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1325 matrix_multiplication^c_reg_0~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~6_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~315
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~315 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1773
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1773 matrix_multiplication^c_reg_1~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~6_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~699
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~699 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1837
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1837 matrix_multiplication^c_reg_2~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~6_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~763
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~763 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1901
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1901 matrix_multiplication^c_reg_3~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~6_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~827
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~827 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1965
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1965 matrix_multiplication^c_reg_4~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~6_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~891
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~891 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2029
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2029 matrix_multiplication^c_reg_5~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~6_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~955
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~955 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2093
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2093 matrix_multiplication^c_reg_6~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~6_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1019
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1019 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2157
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2157 matrix_multiplication^c_reg_7~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~6_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1083
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1083 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2221
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2221 matrix_multiplication^c_reg_8~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~6_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1147
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1147 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2285
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2285 matrix_multiplication^c_reg_9~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~6_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1211
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1211 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1389
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1389 matrix_multiplication^c_reg_10~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~6_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~379
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~379 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1453
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1453 matrix_multiplication^c_reg_11~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~6_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~443
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~443 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1517
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1517 matrix_multiplication^c_reg_12~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~6_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~507
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~507 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1581
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1581 matrix_multiplication^c_reg_13~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~6_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~571
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~571 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1645
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1645 matrix_multiplication^c_reg_14~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~6_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~635
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~635 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1709
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1709 matrix_multiplication^c_reg_15~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~6_FF_NODE matrix_multiplication^c_reg_15~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2349
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2349 matrix_multiplication^data_from_out_mat~6_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~7

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1330
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1330 matrix_multiplication^c_reg_0~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~7_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~316
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~316 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1778
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1778 matrix_multiplication^c_reg_1~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~7_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~700
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~700 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1842
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1842 matrix_multiplication^c_reg_2~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~7_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~764
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~764 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1906
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1906 matrix_multiplication^c_reg_3~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~7_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~828
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~828 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1970
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1970 matrix_multiplication^c_reg_4~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~7_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~892
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~892 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2034
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2034 matrix_multiplication^c_reg_5~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~7_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~956
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~956 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2098
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2098 matrix_multiplication^c_reg_6~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~7_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1020
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1020 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2162
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2162 matrix_multiplication^c_reg_7~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~7_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1084
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1084 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2226
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2226 matrix_multiplication^c_reg_8~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~7_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1148
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1148 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2290
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2290 matrix_multiplication^c_reg_9~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~7_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1212
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1212 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1394
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1394 matrix_multiplication^c_reg_10~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~7_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~380
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~380 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1458
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1458 matrix_multiplication^c_reg_11~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~7_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~444
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~444 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1522
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1522 matrix_multiplication^c_reg_12~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~7_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~508
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~508 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1586
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1586 matrix_multiplication^c_reg_13~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~7_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~572
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~572 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1650
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1650 matrix_multiplication^c_reg_14~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~7_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~636
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~636 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1714
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1714 matrix_multiplication^c_reg_15~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~7_FF_NODE matrix_multiplication^c_reg_15~7_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2354
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2354 matrix_multiplication^data_from_out_mat~7_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~8

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1331
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1331 matrix_multiplication^c_reg_0~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~8_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~317
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~317 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1779
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1779 matrix_multiplication^c_reg_1~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~8_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~701
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~701 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1843
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1843 matrix_multiplication^c_reg_2~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~8_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~765
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~765 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1907
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1907 matrix_multiplication^c_reg_3~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~8_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~829
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~829 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1971
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1971 matrix_multiplication^c_reg_4~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~8_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~893
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~893 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2035
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2035 matrix_multiplication^c_reg_5~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~8_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~957
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~957 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2099
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2099 matrix_multiplication^c_reg_6~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~8_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1021
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1021 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2163
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2163 matrix_multiplication^c_reg_7~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~8_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1085
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1085 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2227
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2227 matrix_multiplication^c_reg_8~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~8_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1149
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1149 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2291
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2291 matrix_multiplication^c_reg_9~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~8_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1213
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1213 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1395
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1395 matrix_multiplication^c_reg_10~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~8_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~381
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~381 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1459
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1459 matrix_multiplication^c_reg_11~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~8_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~445
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~445 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1523
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1523 matrix_multiplication^c_reg_12~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~8_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~509
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~509 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1587
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1587 matrix_multiplication^c_reg_13~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~8_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~573
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~573 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1651
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1651 matrix_multiplication^c_reg_14~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~8_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~637
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~637 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1715
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1715 matrix_multiplication^c_reg_15~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~8_FF_NODE matrix_multiplication^c_reg_15~8_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2355
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2355 matrix_multiplication^data_from_out_mat~8_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~9

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1332
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1332 matrix_multiplication^c_reg_0~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~9_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~318
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~318 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1780
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1780 matrix_multiplication^c_reg_1~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~9_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~702
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~702 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1844
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1844 matrix_multiplication^c_reg_2~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~9_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~766
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~766 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1908
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1908 matrix_multiplication^c_reg_3~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~9_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~830
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~830 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1972
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1972 matrix_multiplication^c_reg_4~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~9_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~894
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~894 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2036
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2036 matrix_multiplication^c_reg_5~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~9_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~958
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~958 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2100
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2100 matrix_multiplication^c_reg_6~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~9_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1022
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1022 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2164
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2164 matrix_multiplication^c_reg_7~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~9_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1086
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1086 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2228
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2228 matrix_multiplication^c_reg_8~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~9_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1150
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1150 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2292
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2292 matrix_multiplication^c_reg_9~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~9_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1214
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1214 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1396
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1396 matrix_multiplication^c_reg_10~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~9_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~382
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~382 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1460
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1460 matrix_multiplication^c_reg_11~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~9_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~446
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~446 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1524
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1524 matrix_multiplication^c_reg_12~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~9_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~510
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~510 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1588
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1588 matrix_multiplication^c_reg_13~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~9_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~574
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~574 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1652
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1652 matrix_multiplication^c_reg_14~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~9_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~638
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~638 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1716
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1716 matrix_multiplication^c_reg_15~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~9_FF_NODE matrix_multiplication^c_reg_15~9_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2356
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2356 matrix_multiplication^data_from_out_mat~9_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~10

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1271
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1271 matrix_multiplication^c_reg_0~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~10_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~319
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~319 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1719
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1719 matrix_multiplication^c_reg_1~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~10_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~703
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~703 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1783
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1783 matrix_multiplication^c_reg_2~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~10_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~767
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~767 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1847
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1847 matrix_multiplication^c_reg_3~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~10_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~831
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~831 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1911
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1911 matrix_multiplication^c_reg_4~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~10_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~895
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~895 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1975
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1975 matrix_multiplication^c_reg_5~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~10_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~959
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~959 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2039
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2039 matrix_multiplication^c_reg_6~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~10_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1023
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1023 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2103
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2103 matrix_multiplication^c_reg_7~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~10_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1087
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1087 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2167
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2167 matrix_multiplication^c_reg_8~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~10_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1151
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1151 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2231
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2231 matrix_multiplication^c_reg_9~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~10_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1215
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1215 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1335
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1335 matrix_multiplication^c_reg_10~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~10_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~383
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~383 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1399
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1399 matrix_multiplication^c_reg_11~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~10_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~447
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~447 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1463
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1463 matrix_multiplication^c_reg_12~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~10_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~511
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~511 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1527
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1527 matrix_multiplication^c_reg_13~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~10_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~575
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~575 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1591
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1591 matrix_multiplication^c_reg_14~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~10_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~639
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~639 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1655
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1655 matrix_multiplication^c_reg_15~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~10_FF_NODE matrix_multiplication^c_reg_15~10_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2295
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2295 matrix_multiplication^data_from_out_mat~10_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~11

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1272
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1272 matrix_multiplication^c_reg_0~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~11_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~320
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~320 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1720
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1720 matrix_multiplication^c_reg_1~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~11_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~704
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~704 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1784
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1784 matrix_multiplication^c_reg_2~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~11_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~768
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~768 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1848
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1848 matrix_multiplication^c_reg_3~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~11_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~832
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~832 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1912
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1912 matrix_multiplication^c_reg_4~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~11_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~896
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~896 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1976
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1976 matrix_multiplication^c_reg_5~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~11_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~960
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~960 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2040
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2040 matrix_multiplication^c_reg_6~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~11_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1024
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1024 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2104
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2104 matrix_multiplication^c_reg_7~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~11_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1088
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1088 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2168
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2168 matrix_multiplication^c_reg_8~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~11_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1152
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1152 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2232
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2232 matrix_multiplication^c_reg_9~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~11_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1216
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1216 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1336
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1336 matrix_multiplication^c_reg_10~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~11_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~384
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~384 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1400
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1400 matrix_multiplication^c_reg_11~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~11_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~448
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~448 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1464
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1464 matrix_multiplication^c_reg_12~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~11_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~512
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~512 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1528
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1528 matrix_multiplication^c_reg_13~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~11_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~576
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~576 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1592
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1592 matrix_multiplication^c_reg_14~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~11_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~640
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~640 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1656
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1656 matrix_multiplication^c_reg_15~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~11_FF_NODE matrix_multiplication^c_reg_15~11_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2296
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2296 matrix_multiplication^data_from_out_mat~11_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~12

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1273
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1273 matrix_multiplication^c_reg_0~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~12_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~321
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~321 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1721
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1721 matrix_multiplication^c_reg_1~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~12_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~705
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~705 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1785
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1785 matrix_multiplication^c_reg_2~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~12_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~769
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~769 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1849
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1849 matrix_multiplication^c_reg_3~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~12_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~833
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~833 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1913
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1913 matrix_multiplication^c_reg_4~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~12_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~897
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~897 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1977
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1977 matrix_multiplication^c_reg_5~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~12_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~961
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~961 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2041
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2041 matrix_multiplication^c_reg_6~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~12_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1025
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1025 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2105
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2105 matrix_multiplication^c_reg_7~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~12_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1089
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1089 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2169
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2169 matrix_multiplication^c_reg_8~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~12_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1153
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1153 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2233
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2233 matrix_multiplication^c_reg_9~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~12_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1217
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1217 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1337
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1337 matrix_multiplication^c_reg_10~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~12_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~385
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~385 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1401
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1401 matrix_multiplication^c_reg_11~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~12_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~449
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~449 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1465
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1465 matrix_multiplication^c_reg_12~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~12_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~513
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~513 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1529
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1529 matrix_multiplication^c_reg_13~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~12_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~577
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~577 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1593
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1593 matrix_multiplication^c_reg_14~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~12_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~641
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~641 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1657
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1657 matrix_multiplication^c_reg_15~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~12_FF_NODE matrix_multiplication^c_reg_15~12_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2297
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2297 matrix_multiplication^data_from_out_mat~12_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~13

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1274
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1274 matrix_multiplication^c_reg_0~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~13_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~322
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~322 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1722
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1722 matrix_multiplication^c_reg_1~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~13_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~706
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~706 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1786
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1786 matrix_multiplication^c_reg_2~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~13_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~770
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~770 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1850
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1850 matrix_multiplication^c_reg_3~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~13_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~834
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~834 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1914
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1914 matrix_multiplication^c_reg_4~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~13_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~898
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~898 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1978
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1978 matrix_multiplication^c_reg_5~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~13_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~962
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~962 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2042
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2042 matrix_multiplication^c_reg_6~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~13_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1026
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1026 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2106
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2106 matrix_multiplication^c_reg_7~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~13_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1090
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1090 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2170
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2170 matrix_multiplication^c_reg_8~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~13_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1154
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1154 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2234
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2234 matrix_multiplication^c_reg_9~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~13_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1218
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1218 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1338
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1338 matrix_multiplication^c_reg_10~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~13_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~386
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~386 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1402
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1402 matrix_multiplication^c_reg_11~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~13_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~450
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~450 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1466
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1466 matrix_multiplication^c_reg_12~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~13_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~514
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~514 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1530
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1530 matrix_multiplication^c_reg_13~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~13_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~578
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~578 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1594
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1594 matrix_multiplication^c_reg_14~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~13_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~642
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~642 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1658
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1658 matrix_multiplication^c_reg_15~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~13_FF_NODE matrix_multiplication^c_reg_15~13_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2298
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2298 matrix_multiplication^data_from_out_mat~13_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~14

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1275
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1275 matrix_multiplication^c_reg_0~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~14_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~323
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~323 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1723
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1723 matrix_multiplication^c_reg_1~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~14_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~707
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~707 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1787
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1787 matrix_multiplication^c_reg_2~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~14_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~771
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~771 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1851
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1851 matrix_multiplication^c_reg_3~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~14_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~835
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~835 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1915
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1915 matrix_multiplication^c_reg_4~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~14_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~899
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~899 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1979
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1979 matrix_multiplication^c_reg_5~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~14_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~963
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~963 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2043
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2043 matrix_multiplication^c_reg_6~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~14_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1027
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1027 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2107
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2107 matrix_multiplication^c_reg_7~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~14_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1091
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1091 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2171
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2171 matrix_multiplication^c_reg_8~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~14_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1155
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1155 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2235
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2235 matrix_multiplication^c_reg_9~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~14_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1219
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1219 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1339
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1339 matrix_multiplication^c_reg_10~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~14_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~387
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~387 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1403
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1403 matrix_multiplication^c_reg_11~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~14_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~451
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~451 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1467
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1467 matrix_multiplication^c_reg_12~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~14_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~515
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~515 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1531
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1531 matrix_multiplication^c_reg_13~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~14_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~579
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~579 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1595
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1595 matrix_multiplication^c_reg_14~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~14_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~643
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~643 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1659
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1659 matrix_multiplication^c_reg_15~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~14_FF_NODE matrix_multiplication^c_reg_15~14_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2299
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2299 matrix_multiplication^data_from_out_mat~14_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~15

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1276
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1276 matrix_multiplication^c_reg_0~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~15_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~324
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~324 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1724
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1724 matrix_multiplication^c_reg_1~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~15_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~708
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~708 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1788
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1788 matrix_multiplication^c_reg_2~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~15_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~772
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~772 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1852
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1852 matrix_multiplication^c_reg_3~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~15_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~836
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~836 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1916
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1916 matrix_multiplication^c_reg_4~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~15_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~900
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~900 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1980
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1980 matrix_multiplication^c_reg_5~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~15_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~964
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~964 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2044
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2044 matrix_multiplication^c_reg_6~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~15_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1028
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1028 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2108
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2108 matrix_multiplication^c_reg_7~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~15_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1092
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1092 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2172
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2172 matrix_multiplication^c_reg_8~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~15_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1156
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1156 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2236
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2236 matrix_multiplication^c_reg_9~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~15_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1220
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1220 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1340
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1340 matrix_multiplication^c_reg_10~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~15_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~388
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~388 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1404
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1404 matrix_multiplication^c_reg_11~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~15_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~452
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~452 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1468
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1468 matrix_multiplication^c_reg_12~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~15_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~516
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~516 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1532
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1532 matrix_multiplication^c_reg_13~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~15_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~580
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~580 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1596
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1596 matrix_multiplication^c_reg_14~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~15_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~644
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~644 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1660
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1660 matrix_multiplication^c_reg_15~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~15_FF_NODE matrix_multiplication^c_reg_15~15_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2300
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2300 matrix_multiplication^data_from_out_mat~15_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~16

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1277
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1277 matrix_multiplication^c_reg_0~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~16_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~325
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~325 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1725
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1725 matrix_multiplication^c_reg_1~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~16_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~709
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~709 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1789
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1789 matrix_multiplication^c_reg_2~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~16_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~773
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~773 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1853
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1853 matrix_multiplication^c_reg_3~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~16_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~837
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~837 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1917
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1917 matrix_multiplication^c_reg_4~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~16_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~901
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~901 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1981
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1981 matrix_multiplication^c_reg_5~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~16_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~965
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~965 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2045
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2045 matrix_multiplication^c_reg_6~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~16_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1029
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1029 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2109
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2109 matrix_multiplication^c_reg_7~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~16_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1093
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1093 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2173
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2173 matrix_multiplication^c_reg_8~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~16_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1157
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1157 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2237
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2237 matrix_multiplication^c_reg_9~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~16_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1221
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1221 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1341
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1341 matrix_multiplication^c_reg_10~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~16_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~389
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~389 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1405
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1405 matrix_multiplication^c_reg_11~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~16_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~453
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~453 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1469
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1469 matrix_multiplication^c_reg_12~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~16_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~517
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~517 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1533
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1533 matrix_multiplication^c_reg_13~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~16_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~581
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~581 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1597
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1597 matrix_multiplication^c_reg_14~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~16_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~645
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~645 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1661
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1661 matrix_multiplication^c_reg_15~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~16_FF_NODE matrix_multiplication^c_reg_15~16_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2301
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2301 matrix_multiplication^data_from_out_mat~16_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~17

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1278
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1278 matrix_multiplication^c_reg_0~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~17_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~326
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~326 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1726
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1726 matrix_multiplication^c_reg_1~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~17_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~710
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~710 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1790
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1790 matrix_multiplication^c_reg_2~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~17_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~774
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~774 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1854
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1854 matrix_multiplication^c_reg_3~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~17_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~838
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~838 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1918
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1918 matrix_multiplication^c_reg_4~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~17_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~902
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~902 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1982
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1982 matrix_multiplication^c_reg_5~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~17_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~966
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~966 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2046
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2046 matrix_multiplication^c_reg_6~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~17_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1030
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1030 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2110
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2110 matrix_multiplication^c_reg_7~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~17_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1094
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1094 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2174
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2174 matrix_multiplication^c_reg_8~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~17_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1158
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1158 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2238
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2238 matrix_multiplication^c_reg_9~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~17_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1222
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1222 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1342
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1342 matrix_multiplication^c_reg_10~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~17_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~390
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~390 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1406
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1406 matrix_multiplication^c_reg_11~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~17_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~454
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~454 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1470
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1470 matrix_multiplication^c_reg_12~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~17_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~518
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~518 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1534
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1534 matrix_multiplication^c_reg_13~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~17_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~582
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~582 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1598
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1598 matrix_multiplication^c_reg_14~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~17_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~646
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~646 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1662
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1662 matrix_multiplication^c_reg_15~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~17_FF_NODE matrix_multiplication^c_reg_15~17_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2302
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2302 matrix_multiplication^data_from_out_mat~17_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~18

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1279
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1279 matrix_multiplication^c_reg_0~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~18_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~327
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~327 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1727
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1727 matrix_multiplication^c_reg_1~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~18_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~711
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~711 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1791
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1791 matrix_multiplication^c_reg_2~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~18_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~775
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~775 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1855
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1855 matrix_multiplication^c_reg_3~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~18_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~839
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~839 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1919
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1919 matrix_multiplication^c_reg_4~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~18_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~903
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~903 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1983
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1983 matrix_multiplication^c_reg_5~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~18_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~967
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~967 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2047
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2047 matrix_multiplication^c_reg_6~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~18_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1031
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1031 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2111
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2111 matrix_multiplication^c_reg_7~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~18_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1095
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1095 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2175
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2175 matrix_multiplication^c_reg_8~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~18_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1159
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1159 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2239
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2239 matrix_multiplication^c_reg_9~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~18_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1223
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1223 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1343
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1343 matrix_multiplication^c_reg_10~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~18_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~391
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~391 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1407
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1407 matrix_multiplication^c_reg_11~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~18_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~455
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~455 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1471
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1471 matrix_multiplication^c_reg_12~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~18_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~519
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~519 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1535
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1535 matrix_multiplication^c_reg_13~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~18_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~583
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~583 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1599
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1599 matrix_multiplication^c_reg_14~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~18_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~647
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~647 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1663
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1663 matrix_multiplication^c_reg_15~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~18_FF_NODE matrix_multiplication^c_reg_15~18_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2303
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2303 matrix_multiplication^data_from_out_mat~18_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~19

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1280
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1280 matrix_multiplication^c_reg_0~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~19_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~328
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~328 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1728
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1728 matrix_multiplication^c_reg_1~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~19_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~712
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~712 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1792
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1792 matrix_multiplication^c_reg_2~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~19_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~776
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~776 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1856
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1856 matrix_multiplication^c_reg_3~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~19_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~840
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~840 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1920
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1920 matrix_multiplication^c_reg_4~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~19_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~904
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~904 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1984
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1984 matrix_multiplication^c_reg_5~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~19_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~968
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~968 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2048
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2048 matrix_multiplication^c_reg_6~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~19_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1032
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1032 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2112
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2112 matrix_multiplication^c_reg_7~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~19_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1096
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1096 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2176
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2176 matrix_multiplication^c_reg_8~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~19_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1160
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1160 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2240
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2240 matrix_multiplication^c_reg_9~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~19_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1224
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1224 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1344
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1344 matrix_multiplication^c_reg_10~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~19_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~392
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~392 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1408
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1408 matrix_multiplication^c_reg_11~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~19_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~456
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~456 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1472
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1472 matrix_multiplication^c_reg_12~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~19_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~520
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~520 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1536
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1536 matrix_multiplication^c_reg_13~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~19_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~584
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~584 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1600
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1600 matrix_multiplication^c_reg_14~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~19_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~648
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~648 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1664
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1664 matrix_multiplication^c_reg_15~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~19_FF_NODE matrix_multiplication^c_reg_15~19_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2304
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2304 matrix_multiplication^data_from_out_mat~19_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~20

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1282
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1282 matrix_multiplication^c_reg_0~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~20_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~329
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~329 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1730
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1730 matrix_multiplication^c_reg_1~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~20_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~713
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~713 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1794
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1794 matrix_multiplication^c_reg_2~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~20_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~777
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~777 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1858
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1858 matrix_multiplication^c_reg_3~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~20_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~841
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~841 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1922
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1922 matrix_multiplication^c_reg_4~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~20_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~905
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~905 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1986
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1986 matrix_multiplication^c_reg_5~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~20_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~969
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~969 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2050
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2050 matrix_multiplication^c_reg_6~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~20_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1033
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1033 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2114
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2114 matrix_multiplication^c_reg_7~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~20_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1097
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1097 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2178
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2178 matrix_multiplication^c_reg_8~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~20_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1161
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1161 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2242
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2242 matrix_multiplication^c_reg_9~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~20_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1225
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1225 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1346
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1346 matrix_multiplication^c_reg_10~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~20_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~393
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~393 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1410
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1410 matrix_multiplication^c_reg_11~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~20_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~457
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~457 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1474
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1474 matrix_multiplication^c_reg_12~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~20_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~521
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~521 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1538
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1538 matrix_multiplication^c_reg_13~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~20_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~585
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~585 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1602
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1602 matrix_multiplication^c_reg_14~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~20_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~649
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~649 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1666
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1666 matrix_multiplication^c_reg_15~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~20_FF_NODE matrix_multiplication^c_reg_15~20_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2306
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2306 matrix_multiplication^data_from_out_mat~20_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~21

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1283
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1283 matrix_multiplication^c_reg_0~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~21_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~330
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~330 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1731
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1731 matrix_multiplication^c_reg_1~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~21_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~714
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~714 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1795
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1795 matrix_multiplication^c_reg_2~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~21_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~778
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~778 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1859
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1859 matrix_multiplication^c_reg_3~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~21_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~842
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~842 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1923
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1923 matrix_multiplication^c_reg_4~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~21_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~906
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~906 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1987
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1987 matrix_multiplication^c_reg_5~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~21_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~970
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~970 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2051
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2051 matrix_multiplication^c_reg_6~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~21_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1034
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1034 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2115
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2115 matrix_multiplication^c_reg_7~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~21_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1098
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1098 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2179
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2179 matrix_multiplication^c_reg_8~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~21_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1162
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1162 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2243
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2243 matrix_multiplication^c_reg_9~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~21_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1226
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1226 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1347
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1347 matrix_multiplication^c_reg_10~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~21_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~394
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~394 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1411
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1411 matrix_multiplication^c_reg_11~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~21_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~458
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~458 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1475
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1475 matrix_multiplication^c_reg_12~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~21_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~522
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~522 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1539
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1539 matrix_multiplication^c_reg_13~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~21_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~586
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~586 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1603
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1603 matrix_multiplication^c_reg_14~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~21_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~650
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~650 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1667
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1667 matrix_multiplication^c_reg_15~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~21_FF_NODE matrix_multiplication^c_reg_15~21_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2307
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2307 matrix_multiplication^data_from_out_mat~21_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~22

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1284
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1284 matrix_multiplication^c_reg_0~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~22_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~331
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~331 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1732
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1732 matrix_multiplication^c_reg_1~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~22_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~715
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~715 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1796
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1796 matrix_multiplication^c_reg_2~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~22_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~779
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~779 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1860
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1860 matrix_multiplication^c_reg_3~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~22_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~843
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~843 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1924
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1924 matrix_multiplication^c_reg_4~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~22_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~907
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~907 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1988
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1988 matrix_multiplication^c_reg_5~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~22_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~971
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~971 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2052
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2052 matrix_multiplication^c_reg_6~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~22_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1035
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1035 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2116
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2116 matrix_multiplication^c_reg_7~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~22_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1099
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1099 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2180
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2180 matrix_multiplication^c_reg_8~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~22_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1163
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1163 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2244
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2244 matrix_multiplication^c_reg_9~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~22_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1227
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1227 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1348
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1348 matrix_multiplication^c_reg_10~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~22_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~395
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~395 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1412
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1412 matrix_multiplication^c_reg_11~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~22_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~459
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~459 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1476
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1476 matrix_multiplication^c_reg_12~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~22_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~523
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~523 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1540
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1540 matrix_multiplication^c_reg_13~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~22_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~587
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~587 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1604
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1604 matrix_multiplication^c_reg_14~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~22_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~651
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~651 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1668
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1668 matrix_multiplication^c_reg_15~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~22_FF_NODE matrix_multiplication^c_reg_15~22_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2308
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2308 matrix_multiplication^data_from_out_mat~22_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~23

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1285
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1285 matrix_multiplication^c_reg_0~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~23_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~332
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~332 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1733
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1733 matrix_multiplication^c_reg_1~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~23_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~716
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~716 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1797
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1797 matrix_multiplication^c_reg_2~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~23_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~780
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~780 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1861
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1861 matrix_multiplication^c_reg_3~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~23_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~844
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~844 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1925
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1925 matrix_multiplication^c_reg_4~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~23_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~908
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~908 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1989
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1989 matrix_multiplication^c_reg_5~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~23_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~972
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~972 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2053
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2053 matrix_multiplication^c_reg_6~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~23_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1036
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1036 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2117
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2117 matrix_multiplication^c_reg_7~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~23_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1100
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1100 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2181
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2181 matrix_multiplication^c_reg_8~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~23_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1164
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1164 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2245
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2245 matrix_multiplication^c_reg_9~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~23_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1228
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1228 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1349
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1349 matrix_multiplication^c_reg_10~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~23_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~396
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~396 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1413
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1413 matrix_multiplication^c_reg_11~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~23_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~460
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~460 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1477
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1477 matrix_multiplication^c_reg_12~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~23_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~524
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~524 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1541
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1541 matrix_multiplication^c_reg_13~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~23_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~588
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~588 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1605
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1605 matrix_multiplication^c_reg_14~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~23_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~652
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~652 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1669
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1669 matrix_multiplication^c_reg_15~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~23_FF_NODE matrix_multiplication^c_reg_15~23_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2309
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2309 matrix_multiplication^data_from_out_mat~23_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~24

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1286
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1286 matrix_multiplication^c_reg_0~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~24_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~333
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~333 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1734
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1734 matrix_multiplication^c_reg_1~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~24_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~717
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~717 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1798
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1798 matrix_multiplication^c_reg_2~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~24_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~781
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~781 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1862
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1862 matrix_multiplication^c_reg_3~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~24_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~845
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~845 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1926
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1926 matrix_multiplication^c_reg_4~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~24_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~909
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~909 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1990
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1990 matrix_multiplication^c_reg_5~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~24_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~973
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~973 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2054
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2054 matrix_multiplication^c_reg_6~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~24_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1037
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1037 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2118
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2118 matrix_multiplication^c_reg_7~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~24_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1101
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1101 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2182
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2182 matrix_multiplication^c_reg_8~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~24_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1165
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1165 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2246
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2246 matrix_multiplication^c_reg_9~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~24_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1229
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1229 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1350
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1350 matrix_multiplication^c_reg_10~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~24_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~397
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~397 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1414
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1414 matrix_multiplication^c_reg_11~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~24_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~461
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~461 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1478
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1478 matrix_multiplication^c_reg_12~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~24_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~525
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~525 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1542
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1542 matrix_multiplication^c_reg_13~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~24_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~589
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~589 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1606
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1606 matrix_multiplication^c_reg_14~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~24_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~653
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~653 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1670
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1670 matrix_multiplication^c_reg_15~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~24_FF_NODE matrix_multiplication^c_reg_15~24_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2310
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2310 matrix_multiplication^data_from_out_mat~24_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~25

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1287
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1287 matrix_multiplication^c_reg_0~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~25_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~334
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~334 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1735
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1735 matrix_multiplication^c_reg_1~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~25_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~718
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~718 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1799
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1799 matrix_multiplication^c_reg_2~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~25_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~782
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~782 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1863
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1863 matrix_multiplication^c_reg_3~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~25_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~846
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~846 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1927
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1927 matrix_multiplication^c_reg_4~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~25_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~910
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~910 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1991
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1991 matrix_multiplication^c_reg_5~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~25_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~974
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~974 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2055
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2055 matrix_multiplication^c_reg_6~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~25_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1038
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1038 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2119
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2119 matrix_multiplication^c_reg_7~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~25_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1102
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1102 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2183
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2183 matrix_multiplication^c_reg_8~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~25_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1166
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1166 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2247
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2247 matrix_multiplication^c_reg_9~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~25_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1230
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1230 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1351
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1351 matrix_multiplication^c_reg_10~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~25_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~398
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~398 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1415
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1415 matrix_multiplication^c_reg_11~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~25_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~462
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~462 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1479
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1479 matrix_multiplication^c_reg_12~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~25_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~526
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~526 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1543
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1543 matrix_multiplication^c_reg_13~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~25_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~590
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~590 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1607
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1607 matrix_multiplication^c_reg_14~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~25_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~654
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~654 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1671
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1671 matrix_multiplication^c_reg_15~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~25_FF_NODE matrix_multiplication^c_reg_15~25_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2311
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2311 matrix_multiplication^data_from_out_mat~25_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~26

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1288
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1288 matrix_multiplication^c_reg_0~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~26_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~335
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~335 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1736
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1736 matrix_multiplication^c_reg_1~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~26_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~719
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~719 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1800
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1800 matrix_multiplication^c_reg_2~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~26_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~783
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~783 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1864
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1864 matrix_multiplication^c_reg_3~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~26_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~847
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~847 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1928
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1928 matrix_multiplication^c_reg_4~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~26_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~911
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~911 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1992
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1992 matrix_multiplication^c_reg_5~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~26_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~975
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~975 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2056
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2056 matrix_multiplication^c_reg_6~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~26_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1039
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1039 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2120
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2120 matrix_multiplication^c_reg_7~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~26_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1103
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1103 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2184
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2184 matrix_multiplication^c_reg_8~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~26_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1167
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1167 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2248
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2248 matrix_multiplication^c_reg_9~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~26_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1231
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1231 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1352
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1352 matrix_multiplication^c_reg_10~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~26_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~399
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~399 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1416
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1416 matrix_multiplication^c_reg_11~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~26_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~463
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~463 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1480
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1480 matrix_multiplication^c_reg_12~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~26_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~527
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~527 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1544
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1544 matrix_multiplication^c_reg_13~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~26_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~591
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~591 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1608
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1608 matrix_multiplication^c_reg_14~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~26_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~655
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~655 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1672
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1672 matrix_multiplication^c_reg_15~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~26_FF_NODE matrix_multiplication^c_reg_15~26_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2312
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2312 matrix_multiplication^data_from_out_mat~26_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~27

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1289
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1289 matrix_multiplication^c_reg_0~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~27_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~336
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~336 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1737
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1737 matrix_multiplication^c_reg_1~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~27_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~720
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~720 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1801
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1801 matrix_multiplication^c_reg_2~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~27_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~784
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~784 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1865
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1865 matrix_multiplication^c_reg_3~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~27_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~848
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~848 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1929
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1929 matrix_multiplication^c_reg_4~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~27_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~912
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~912 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1993
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1993 matrix_multiplication^c_reg_5~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~27_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~976
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~976 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2057
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2057 matrix_multiplication^c_reg_6~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~27_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1040
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1040 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2121
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2121 matrix_multiplication^c_reg_7~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~27_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1104
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1104 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2185
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2185 matrix_multiplication^c_reg_8~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~27_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1168
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1168 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2249
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2249 matrix_multiplication^c_reg_9~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~27_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1232
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1232 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1353
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1353 matrix_multiplication^c_reg_10~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~27_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~400
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~400 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1417
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1417 matrix_multiplication^c_reg_11~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~27_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~464
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~464 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1481
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1481 matrix_multiplication^c_reg_12~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~27_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~528
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~528 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1545
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1545 matrix_multiplication^c_reg_13~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~27_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~592
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~592 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1609
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1609 matrix_multiplication^c_reg_14~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~27_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~656
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~656 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1673
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1673 matrix_multiplication^c_reg_15~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~27_FF_NODE matrix_multiplication^c_reg_15~27_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2313
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2313 matrix_multiplication^data_from_out_mat~27_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~28

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1290
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1290 matrix_multiplication^c_reg_0~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~28_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~337
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~337 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1738
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1738 matrix_multiplication^c_reg_1~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~28_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~721
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~721 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1802
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1802 matrix_multiplication^c_reg_2~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~28_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~785
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~785 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1866
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1866 matrix_multiplication^c_reg_3~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~28_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~849
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~849 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1930
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1930 matrix_multiplication^c_reg_4~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~28_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~913
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~913 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1994
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1994 matrix_multiplication^c_reg_5~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~28_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~977
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~977 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2058
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2058 matrix_multiplication^c_reg_6~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~28_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1041
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1041 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2122
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2122 matrix_multiplication^c_reg_7~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~28_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1105
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1105 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2186
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2186 matrix_multiplication^c_reg_8~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~28_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1169
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1169 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2250
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2250 matrix_multiplication^c_reg_9~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~28_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1233
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1233 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1354
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1354 matrix_multiplication^c_reg_10~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~28_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~401
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~401 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1418
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1418 matrix_multiplication^c_reg_11~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~28_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~465
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~465 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1482
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1482 matrix_multiplication^c_reg_12~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~28_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~529
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~529 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1546
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1546 matrix_multiplication^c_reg_13~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~28_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~593
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~593 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1610
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1610 matrix_multiplication^c_reg_14~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~28_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~657
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~657 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1674
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1674 matrix_multiplication^c_reg_15~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~28_FF_NODE matrix_multiplication^c_reg_15~28_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2314
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2314 matrix_multiplication^data_from_out_mat~28_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~29

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1291
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1291 matrix_multiplication^c_reg_0~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~29_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~338
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~338 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1739
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1739 matrix_multiplication^c_reg_1~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~29_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~722
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~722 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1803
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1803 matrix_multiplication^c_reg_2~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~29_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~786
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~786 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1867
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1867 matrix_multiplication^c_reg_3~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~29_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~850
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~850 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1931
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1931 matrix_multiplication^c_reg_4~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~29_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~914
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~914 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1995
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1995 matrix_multiplication^c_reg_5~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~29_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~978
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~978 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2059
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2059 matrix_multiplication^c_reg_6~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~29_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1042
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1042 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2123
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2123 matrix_multiplication^c_reg_7~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~29_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1106
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1106 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2187
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2187 matrix_multiplication^c_reg_8~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~29_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1170
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1170 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2251
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2251 matrix_multiplication^c_reg_9~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~29_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1234
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1234 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1355
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1355 matrix_multiplication^c_reg_10~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~29_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~402
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~402 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1419
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1419 matrix_multiplication^c_reg_11~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~29_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~466
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~466 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1483
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1483 matrix_multiplication^c_reg_12~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~29_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~530
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~530 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1547
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1547 matrix_multiplication^c_reg_13~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~29_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~594
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~594 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1611
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1611 matrix_multiplication^c_reg_14~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~29_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~658
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~658 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1675
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1675 matrix_multiplication^c_reg_15~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~29_FF_NODE matrix_multiplication^c_reg_15~29_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2315
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2315 matrix_multiplication^data_from_out_mat~29_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~30

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1293
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1293 matrix_multiplication^c_reg_0~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~30_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~339
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~339 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1741
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1741 matrix_multiplication^c_reg_1~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~30_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~723
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~723 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1805
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1805 matrix_multiplication^c_reg_2~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~30_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~787
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~787 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1869
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1869 matrix_multiplication^c_reg_3~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~30_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~851
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~851 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1933
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1933 matrix_multiplication^c_reg_4~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~30_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~915
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~915 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1997
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1997 matrix_multiplication^c_reg_5~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~30_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~979
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~979 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2061
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2061 matrix_multiplication^c_reg_6~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~30_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1043
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1043 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2125
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2125 matrix_multiplication^c_reg_7~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~30_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1107
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1107 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2189
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2189 matrix_multiplication^c_reg_8~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~30_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1171
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1171 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2253
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2253 matrix_multiplication^c_reg_9~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~30_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1235
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1235 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1357
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1357 matrix_multiplication^c_reg_10~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~30_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~403
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~403 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1421
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1421 matrix_multiplication^c_reg_11~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~30_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~467
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~467 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1485
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1485 matrix_multiplication^c_reg_12~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~30_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~531
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~531 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1549
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1549 matrix_multiplication^c_reg_13~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~30_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~595
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~595 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1613
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1613 matrix_multiplication^c_reg_14~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~30_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~659
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~659 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1677
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1677 matrix_multiplication^c_reg_15~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~30_FF_NODE matrix_multiplication^c_reg_15~30_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2317
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2317 matrix_multiplication^data_from_out_mat~30_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~31

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1294
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1294 matrix_multiplication^c_reg_0~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~31_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~340
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~340 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1742
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1742 matrix_multiplication^c_reg_1~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~31_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~724
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~724 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1806
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1806 matrix_multiplication^c_reg_2~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~31_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~788
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~788 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1870
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1870 matrix_multiplication^c_reg_3~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~31_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~852
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~852 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1934
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1934 matrix_multiplication^c_reg_4~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~31_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~916
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~916 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1998
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1998 matrix_multiplication^c_reg_5~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~31_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~980
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~980 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2062
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2062 matrix_multiplication^c_reg_6~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~31_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1044
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1044 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2126
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2126 matrix_multiplication^c_reg_7~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~31_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1108
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1108 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2190
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2190 matrix_multiplication^c_reg_8~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~31_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1172
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1172 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2254
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2254 matrix_multiplication^c_reg_9~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~31_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1236
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1236 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1358
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1358 matrix_multiplication^c_reg_10~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~31_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~404
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~404 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1422
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1422 matrix_multiplication^c_reg_11~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~31_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~468
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~468 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1486
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1486 matrix_multiplication^c_reg_12~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~31_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~532
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~532 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1550
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1550 matrix_multiplication^c_reg_13~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~31_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~596
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~596 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1614
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1614 matrix_multiplication^c_reg_14~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~31_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~660
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~660 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1678
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1678 matrix_multiplication^c_reg_15~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~31_FF_NODE matrix_multiplication^c_reg_15~31_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2318
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2318 matrix_multiplication^data_from_out_mat~31_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~32

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1295
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1295 matrix_multiplication^c_reg_0~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~32_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~341
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~341 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1743
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1743 matrix_multiplication^c_reg_1~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~32_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~725
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~725 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1807
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1807 matrix_multiplication^c_reg_2~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~32_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~789
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~789 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1871
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1871 matrix_multiplication^c_reg_3~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~32_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~853
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~853 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1935
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1935 matrix_multiplication^c_reg_4~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~32_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~917
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~917 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1999
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1999 matrix_multiplication^c_reg_5~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~32_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~981
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~981 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2063
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2063 matrix_multiplication^c_reg_6~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~32_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1045
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1045 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2127
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2127 matrix_multiplication^c_reg_7~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~32_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1109
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1109 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2191
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2191 matrix_multiplication^c_reg_8~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~32_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1173
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1173 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2255
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2255 matrix_multiplication^c_reg_9~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~32_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1237
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1237 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1359
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1359 matrix_multiplication^c_reg_10~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~32_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~405
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~405 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1423
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1423 matrix_multiplication^c_reg_11~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~32_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~469
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~469 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1487
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1487 matrix_multiplication^c_reg_12~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~32_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~533
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~533 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1551
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1551 matrix_multiplication^c_reg_13~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~32_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~597
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~597 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1615
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1615 matrix_multiplication^c_reg_14~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~32_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~661
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~661 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1679
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1679 matrix_multiplication^c_reg_15~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~32_FF_NODE matrix_multiplication^c_reg_15~32_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2319
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2319 matrix_multiplication^data_from_out_mat~32_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~33

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1296
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1296 matrix_multiplication^c_reg_0~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~33_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~342
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~342 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1744
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1744 matrix_multiplication^c_reg_1~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~33_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~726
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~726 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1808
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1808 matrix_multiplication^c_reg_2~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~33_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~790
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~790 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1872
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1872 matrix_multiplication^c_reg_3~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~33_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~854
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~854 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1936
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1936 matrix_multiplication^c_reg_4~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~33_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~918
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~918 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2000
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2000 matrix_multiplication^c_reg_5~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~33_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~982
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~982 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2064
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2064 matrix_multiplication^c_reg_6~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~33_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1046
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1046 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2128
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2128 matrix_multiplication^c_reg_7~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~33_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1110
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1110 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2192
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2192 matrix_multiplication^c_reg_8~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~33_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1174
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1174 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2256
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2256 matrix_multiplication^c_reg_9~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~33_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1238
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1238 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1360
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1360 matrix_multiplication^c_reg_10~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~33_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~406
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~406 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1424
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1424 matrix_multiplication^c_reg_11~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~33_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~470
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~470 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1488
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1488 matrix_multiplication^c_reg_12~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~33_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~534
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~534 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1552
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1552 matrix_multiplication^c_reg_13~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~33_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~598
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~598 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1616
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1616 matrix_multiplication^c_reg_14~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~33_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~662
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~662 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1680
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1680 matrix_multiplication^c_reg_15~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~33_FF_NODE matrix_multiplication^c_reg_15~33_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2320
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2320 matrix_multiplication^data_from_out_mat~33_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~34

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1297
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1297 matrix_multiplication^c_reg_0~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~34_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~343
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~343 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1745
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1745 matrix_multiplication^c_reg_1~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~34_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~727
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~727 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1809
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1809 matrix_multiplication^c_reg_2~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~34_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~791
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~791 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1873
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1873 matrix_multiplication^c_reg_3~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~34_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~855
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~855 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1937
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1937 matrix_multiplication^c_reg_4~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~34_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~919
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~919 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2001
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2001 matrix_multiplication^c_reg_5~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~34_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~983
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~983 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2065
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2065 matrix_multiplication^c_reg_6~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~34_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1047
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1047 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2129
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2129 matrix_multiplication^c_reg_7~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~34_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1111
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1111 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2193
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2193 matrix_multiplication^c_reg_8~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~34_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1175
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1175 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2257
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2257 matrix_multiplication^c_reg_9~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~34_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1239
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1239 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1361
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1361 matrix_multiplication^c_reg_10~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~34_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~407
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~407 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1425
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1425 matrix_multiplication^c_reg_11~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~34_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~471
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~471 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1489
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1489 matrix_multiplication^c_reg_12~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~34_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~535
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~535 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1553
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1553 matrix_multiplication^c_reg_13~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~34_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~599
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~599 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1617
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1617 matrix_multiplication^c_reg_14~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~34_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~663
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~663 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1681
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1681 matrix_multiplication^c_reg_15~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~34_FF_NODE matrix_multiplication^c_reg_15~34_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2321
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2321 matrix_multiplication^data_from_out_mat~34_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~35

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1298
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1298 matrix_multiplication^c_reg_0~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~35_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~344
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~344 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1746
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1746 matrix_multiplication^c_reg_1~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~35_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~728
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~728 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1810
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1810 matrix_multiplication^c_reg_2~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~35_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~792
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~792 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1874
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1874 matrix_multiplication^c_reg_3~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~35_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~856
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~856 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1938
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1938 matrix_multiplication^c_reg_4~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~35_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~920
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~920 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2002
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2002 matrix_multiplication^c_reg_5~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~35_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~984
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~984 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2066
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2066 matrix_multiplication^c_reg_6~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~35_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1048
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1048 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2130
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2130 matrix_multiplication^c_reg_7~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~35_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1112
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1112 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2194
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2194 matrix_multiplication^c_reg_8~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~35_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1176
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1176 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2258
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2258 matrix_multiplication^c_reg_9~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~35_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1240
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1240 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1362
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1362 matrix_multiplication^c_reg_10~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~35_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~408
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~408 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1426
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1426 matrix_multiplication^c_reg_11~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~35_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~472
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~472 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1490
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1490 matrix_multiplication^c_reg_12~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~35_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~536
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~536 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1554
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1554 matrix_multiplication^c_reg_13~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~35_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~600
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~600 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1618
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1618 matrix_multiplication^c_reg_14~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~35_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~664
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~664 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1682
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1682 matrix_multiplication^c_reg_15~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~35_FF_NODE matrix_multiplication^c_reg_15~35_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2322
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2322 matrix_multiplication^data_from_out_mat~35_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~36

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1299
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1299 matrix_multiplication^c_reg_0~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~36_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~345
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~345 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1747
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1747 matrix_multiplication^c_reg_1~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~36_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~729
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~729 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1811
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1811 matrix_multiplication^c_reg_2~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~36_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~793
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~793 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1875
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1875 matrix_multiplication^c_reg_3~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~36_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~857
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~857 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1939
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1939 matrix_multiplication^c_reg_4~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~36_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~921
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~921 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2003
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2003 matrix_multiplication^c_reg_5~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~36_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~985
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~985 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2067
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2067 matrix_multiplication^c_reg_6~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~36_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1049
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1049 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2131
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2131 matrix_multiplication^c_reg_7~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~36_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1113
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1113 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2195
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2195 matrix_multiplication^c_reg_8~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~36_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1177
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1177 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2259
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2259 matrix_multiplication^c_reg_9~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~36_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1241
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1241 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1363
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1363 matrix_multiplication^c_reg_10~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~36_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~409
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~409 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1427
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1427 matrix_multiplication^c_reg_11~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~36_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~473
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~473 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1491
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1491 matrix_multiplication^c_reg_12~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~36_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~537
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~537 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1555
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1555 matrix_multiplication^c_reg_13~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~36_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~601
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~601 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1619
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1619 matrix_multiplication^c_reg_14~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~36_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~665
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~665 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1683
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1683 matrix_multiplication^c_reg_15~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~36_FF_NODE matrix_multiplication^c_reg_15~36_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2323
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2323 matrix_multiplication^data_from_out_mat~36_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~37

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1300
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1300 matrix_multiplication^c_reg_0~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~37_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~346
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~346 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1748
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1748 matrix_multiplication^c_reg_1~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~37_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~730
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~730 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1812
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1812 matrix_multiplication^c_reg_2~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~37_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~794
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~794 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1876
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1876 matrix_multiplication^c_reg_3~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~37_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~858
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~858 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1940
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1940 matrix_multiplication^c_reg_4~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~37_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~922
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~922 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2004
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2004 matrix_multiplication^c_reg_5~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~37_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~986
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~986 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2068
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2068 matrix_multiplication^c_reg_6~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~37_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1050
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1050 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2132
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2132 matrix_multiplication^c_reg_7~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~37_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1114
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1114 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2196
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2196 matrix_multiplication^c_reg_8~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~37_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1178
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1178 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2260
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2260 matrix_multiplication^c_reg_9~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~37_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1242
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1242 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1364
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1364 matrix_multiplication^c_reg_10~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~37_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~410
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~410 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1428
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1428 matrix_multiplication^c_reg_11~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~37_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~474
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~474 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1492
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1492 matrix_multiplication^c_reg_12~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~37_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~538
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~538 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1556
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1556 matrix_multiplication^c_reg_13~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~37_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~602
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~602 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1620
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1620 matrix_multiplication^c_reg_14~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~37_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~666
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~666 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1684
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1684 matrix_multiplication^c_reg_15~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~37_FF_NODE matrix_multiplication^c_reg_15~37_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2324
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2324 matrix_multiplication^data_from_out_mat~37_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~38

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1301
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1301 matrix_multiplication^c_reg_0~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~38_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~347
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~347 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1749
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1749 matrix_multiplication^c_reg_1~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~38_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~731
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~731 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1813
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1813 matrix_multiplication^c_reg_2~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~38_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~795
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~795 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1877
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1877 matrix_multiplication^c_reg_3~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~38_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~859
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~859 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1941
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1941 matrix_multiplication^c_reg_4~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~38_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~923
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~923 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2005
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2005 matrix_multiplication^c_reg_5~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~38_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~987
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~987 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2069
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2069 matrix_multiplication^c_reg_6~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~38_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1051
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1051 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2133
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2133 matrix_multiplication^c_reg_7~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~38_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1115
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1115 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2197
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2197 matrix_multiplication^c_reg_8~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~38_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1179
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1179 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2261
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2261 matrix_multiplication^c_reg_9~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~38_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1243
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1243 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1365
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1365 matrix_multiplication^c_reg_10~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~38_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~411
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~411 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1429
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1429 matrix_multiplication^c_reg_11~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~38_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~475
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~475 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1493
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1493 matrix_multiplication^c_reg_12~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~38_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~539
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~539 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1557
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1557 matrix_multiplication^c_reg_13~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~38_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~603
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~603 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1621
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1621 matrix_multiplication^c_reg_14~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~38_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~667
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~667 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1685
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1685 matrix_multiplication^c_reg_15~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~38_FF_NODE matrix_multiplication^c_reg_15~38_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2325
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2325 matrix_multiplication^data_from_out_mat~38_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~39

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1302
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1302 matrix_multiplication^c_reg_0~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~39_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~348
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~348 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1750
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1750 matrix_multiplication^c_reg_1~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~39_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~732
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~732 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1814
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1814 matrix_multiplication^c_reg_2~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~39_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~796
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~796 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1878
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1878 matrix_multiplication^c_reg_3~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~39_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~860
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~860 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1942
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1942 matrix_multiplication^c_reg_4~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~39_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~924
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~924 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2006
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2006 matrix_multiplication^c_reg_5~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~39_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~988
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~988 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2070
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2070 matrix_multiplication^c_reg_6~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~39_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1052
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1052 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2134
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2134 matrix_multiplication^c_reg_7~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~39_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1116
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1116 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2198
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2198 matrix_multiplication^c_reg_8~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~39_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1180
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1180 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2262
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2262 matrix_multiplication^c_reg_9~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~39_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1244
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1244 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1366
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1366 matrix_multiplication^c_reg_10~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~39_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~412
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~412 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1430
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1430 matrix_multiplication^c_reg_11~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~39_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~476
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~476 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1494
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1494 matrix_multiplication^c_reg_12~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~39_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~540
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~540 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1558
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1558 matrix_multiplication^c_reg_13~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~39_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~604
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~604 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1622
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1622 matrix_multiplication^c_reg_14~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~39_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~668
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~668 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1686
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1686 matrix_multiplication^c_reg_15~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~39_FF_NODE matrix_multiplication^c_reg_15~39_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2326
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2326 matrix_multiplication^data_from_out_mat~39_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~40

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1304
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1304 matrix_multiplication^c_reg_0~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~40_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~349
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~349 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1752
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1752 matrix_multiplication^c_reg_1~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~40_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~733
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~733 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1816
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1816 matrix_multiplication^c_reg_2~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~40_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~797
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~797 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1880
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1880 matrix_multiplication^c_reg_3~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~40_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~861
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~861 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1944
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1944 matrix_multiplication^c_reg_4~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~40_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~925
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~925 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2008
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2008 matrix_multiplication^c_reg_5~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~40_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~989
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~989 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2072
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2072 matrix_multiplication^c_reg_6~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~40_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1053
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1053 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2136
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2136 matrix_multiplication^c_reg_7~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~40_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1117
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1117 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2200
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2200 matrix_multiplication^c_reg_8~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~40_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1181
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1181 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2264
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2264 matrix_multiplication^c_reg_9~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~40_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1245
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1245 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1368
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1368 matrix_multiplication^c_reg_10~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~40_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~413
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~413 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1432
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1432 matrix_multiplication^c_reg_11~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~40_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~477
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~477 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1496
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1496 matrix_multiplication^c_reg_12~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~40_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~541
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~541 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1560
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1560 matrix_multiplication^c_reg_13~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~40_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~605
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~605 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1624
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1624 matrix_multiplication^c_reg_14~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~40_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~669
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~669 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1688
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1688 matrix_multiplication^c_reg_15~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~40_FF_NODE matrix_multiplication^c_reg_15~40_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2328
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2328 matrix_multiplication^data_from_out_mat~40_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~41

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1305
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1305 matrix_multiplication^c_reg_0~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~41_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~350
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~350 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1753
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1753 matrix_multiplication^c_reg_1~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~41_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~734
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~734 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1817
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1817 matrix_multiplication^c_reg_2~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~41_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~798
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~798 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1881
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1881 matrix_multiplication^c_reg_3~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~41_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~862
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~862 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1945
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1945 matrix_multiplication^c_reg_4~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~41_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~926
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~926 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2009
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2009 matrix_multiplication^c_reg_5~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~41_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~990
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~990 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2073
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2073 matrix_multiplication^c_reg_6~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~41_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1054
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1054 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2137
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2137 matrix_multiplication^c_reg_7~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~41_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1118
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1118 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2201
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2201 matrix_multiplication^c_reg_8~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~41_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1182
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1182 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2265
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2265 matrix_multiplication^c_reg_9~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~41_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1246
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1246 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1369
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1369 matrix_multiplication^c_reg_10~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~41_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~414
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~414 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1433
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1433 matrix_multiplication^c_reg_11~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~41_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~478
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~478 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1497
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1497 matrix_multiplication^c_reg_12~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~41_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~542
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~542 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1561
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1561 matrix_multiplication^c_reg_13~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~41_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~606
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~606 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1625
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1625 matrix_multiplication^c_reg_14~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~41_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~670
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~670 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1689
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1689 matrix_multiplication^c_reg_15~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~41_FF_NODE matrix_multiplication^c_reg_15~41_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2329
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2329 matrix_multiplication^data_from_out_mat~41_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~42

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1306
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1306 matrix_multiplication^c_reg_0~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~42_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~351
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~351 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1754
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1754 matrix_multiplication^c_reg_1~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~42_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~735
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~735 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1818
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1818 matrix_multiplication^c_reg_2~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~42_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~799
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~799 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1882
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1882 matrix_multiplication^c_reg_3~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~42_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~863
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~863 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1946
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1946 matrix_multiplication^c_reg_4~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~42_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~927
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~927 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2010
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2010 matrix_multiplication^c_reg_5~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~42_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~991
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~991 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2074
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2074 matrix_multiplication^c_reg_6~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~42_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1055
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1055 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2138
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2138 matrix_multiplication^c_reg_7~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~42_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1119
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1119 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2202
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2202 matrix_multiplication^c_reg_8~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~42_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1183
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1183 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2266
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2266 matrix_multiplication^c_reg_9~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~42_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1247
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1247 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1370
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1370 matrix_multiplication^c_reg_10~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~42_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~415
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~415 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1434
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1434 matrix_multiplication^c_reg_11~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~42_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~479
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~479 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1498
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1498 matrix_multiplication^c_reg_12~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~42_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~543
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~543 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1562
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1562 matrix_multiplication^c_reg_13~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~42_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~607
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~607 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1626
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1626 matrix_multiplication^c_reg_14~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~42_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~671
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~671 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1690
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1690 matrix_multiplication^c_reg_15~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~42_FF_NODE matrix_multiplication^c_reg_15~42_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2330
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2330 matrix_multiplication^data_from_out_mat~42_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~43

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1307
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1307 matrix_multiplication^c_reg_0~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~43_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~352
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~352 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1755
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1755 matrix_multiplication^c_reg_1~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~43_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~736
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~736 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1819
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1819 matrix_multiplication^c_reg_2~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~43_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~800
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~800 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1883
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1883 matrix_multiplication^c_reg_3~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~43_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~864
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~864 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1947
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1947 matrix_multiplication^c_reg_4~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~43_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~928
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~928 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2011
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2011 matrix_multiplication^c_reg_5~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~43_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~992
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~992 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2075
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2075 matrix_multiplication^c_reg_6~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~43_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1056
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1056 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2139
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2139 matrix_multiplication^c_reg_7~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~43_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1120
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1120 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2203
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2203 matrix_multiplication^c_reg_8~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~43_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1184
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1184 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2267
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2267 matrix_multiplication^c_reg_9~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~43_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1248
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1248 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1371
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1371 matrix_multiplication^c_reg_10~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~43_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~416
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~416 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1435
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1435 matrix_multiplication^c_reg_11~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~43_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~480
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~480 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1499
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1499 matrix_multiplication^c_reg_12~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~43_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~544
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~544 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1563
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1563 matrix_multiplication^c_reg_13~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~43_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~608
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~608 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1627
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1627 matrix_multiplication^c_reg_14~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~43_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~672
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~672 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1691
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1691 matrix_multiplication^c_reg_15~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~43_FF_NODE matrix_multiplication^c_reg_15~43_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2331
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2331 matrix_multiplication^data_from_out_mat~43_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~44

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1308
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1308 matrix_multiplication^c_reg_0~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~44_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~353
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~353 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1756
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1756 matrix_multiplication^c_reg_1~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~44_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~737
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~737 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1820
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1820 matrix_multiplication^c_reg_2~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~44_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~801
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~801 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1884
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1884 matrix_multiplication^c_reg_3~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~44_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~865
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~865 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1948
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1948 matrix_multiplication^c_reg_4~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~44_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~929
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~929 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2012
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2012 matrix_multiplication^c_reg_5~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~44_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~993
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~993 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2076
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2076 matrix_multiplication^c_reg_6~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~44_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1057
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1057 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2140
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2140 matrix_multiplication^c_reg_7~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~44_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1121
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1121 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2204
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2204 matrix_multiplication^c_reg_8~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~44_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1185
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1185 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2268
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2268 matrix_multiplication^c_reg_9~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~44_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1249
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1249 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1372
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1372 matrix_multiplication^c_reg_10~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~44_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~417
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~417 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1436
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1436 matrix_multiplication^c_reg_11~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~44_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~481
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~481 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1500
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1500 matrix_multiplication^c_reg_12~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~44_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~545
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~545 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1564
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1564 matrix_multiplication^c_reg_13~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~44_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~609
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~609 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1628
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1628 matrix_multiplication^c_reg_14~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~44_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~673
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~673 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1692
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1692 matrix_multiplication^c_reg_15~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~44_FF_NODE matrix_multiplication^c_reg_15~44_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2332
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2332 matrix_multiplication^data_from_out_mat~44_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~45

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1309
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1309 matrix_multiplication^c_reg_0~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~45_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~354
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~354 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1757
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1757 matrix_multiplication^c_reg_1~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~45_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~738
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~738 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1821
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1821 matrix_multiplication^c_reg_2~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~45_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~802
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~802 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1885
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1885 matrix_multiplication^c_reg_3~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~45_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~866
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~866 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1949
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1949 matrix_multiplication^c_reg_4~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~45_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~930
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~930 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2013
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2013 matrix_multiplication^c_reg_5~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~45_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~994
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~994 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2077
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2077 matrix_multiplication^c_reg_6~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~45_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1058
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1058 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2141
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2141 matrix_multiplication^c_reg_7~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~45_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1122
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1122 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2205
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2205 matrix_multiplication^c_reg_8~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~45_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1186
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1186 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2269
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2269 matrix_multiplication^c_reg_9~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~45_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1250
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1250 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1373
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1373 matrix_multiplication^c_reg_10~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~45_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~418
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~418 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1437
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1437 matrix_multiplication^c_reg_11~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~45_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~482
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~482 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1501
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1501 matrix_multiplication^c_reg_12~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~45_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~546
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~546 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1565
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1565 matrix_multiplication^c_reg_13~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~45_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~610
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~610 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1629
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1629 matrix_multiplication^c_reg_14~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~45_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~674
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~674 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1693
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1693 matrix_multiplication^c_reg_15~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~45_FF_NODE matrix_multiplication^c_reg_15~45_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2333
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2333 matrix_multiplication^data_from_out_mat~45_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~46

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1310
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1310 matrix_multiplication^c_reg_0~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~46_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~355
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~355 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1758
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1758 matrix_multiplication^c_reg_1~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~46_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~739
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~739 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1822
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1822 matrix_multiplication^c_reg_2~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~46_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~803
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~803 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1886
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1886 matrix_multiplication^c_reg_3~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~46_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~867
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~867 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1950
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1950 matrix_multiplication^c_reg_4~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~46_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~931
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~931 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2014
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2014 matrix_multiplication^c_reg_5~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~46_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~995
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~995 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2078
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2078 matrix_multiplication^c_reg_6~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~46_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1059
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1059 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2142
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2142 matrix_multiplication^c_reg_7~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~46_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1123
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1123 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2206
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2206 matrix_multiplication^c_reg_8~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~46_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1187
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1187 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2270
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2270 matrix_multiplication^c_reg_9~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~46_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1251
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1251 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1374
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1374 matrix_multiplication^c_reg_10~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~46_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~419
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~419 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1438
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1438 matrix_multiplication^c_reg_11~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~46_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~483
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~483 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1502
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1502 matrix_multiplication^c_reg_12~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~46_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~547
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~547 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1566
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1566 matrix_multiplication^c_reg_13~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~46_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~611
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~611 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1630
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1630 matrix_multiplication^c_reg_14~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~46_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~675
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~675 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1694
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1694 matrix_multiplication^c_reg_15~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~46_FF_NODE matrix_multiplication^c_reg_15~46_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2334
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2334 matrix_multiplication^data_from_out_mat~46_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~47

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1311
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1311 matrix_multiplication^c_reg_0~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~47_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~356
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~356 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1759
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1759 matrix_multiplication^c_reg_1~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~47_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~740
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~740 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1823
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1823 matrix_multiplication^c_reg_2~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~47_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~804
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~804 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1887
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1887 matrix_multiplication^c_reg_3~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~47_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~868
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~868 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1951
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1951 matrix_multiplication^c_reg_4~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~47_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~932
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~932 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2015
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2015 matrix_multiplication^c_reg_5~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~47_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~996
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~996 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2079
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2079 matrix_multiplication^c_reg_6~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~47_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1060
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1060 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2143
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2143 matrix_multiplication^c_reg_7~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~47_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1124
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1124 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2207
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2207 matrix_multiplication^c_reg_8~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~47_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1188
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1188 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2271
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2271 matrix_multiplication^c_reg_9~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~47_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1252
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1252 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1375
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1375 matrix_multiplication^c_reg_10~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~47_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~420
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~420 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1439
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1439 matrix_multiplication^c_reg_11~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~47_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~484
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~484 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1503
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1503 matrix_multiplication^c_reg_12~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~47_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~548
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~548 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1567
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1567 matrix_multiplication^c_reg_13~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~47_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~612
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~612 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1631
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1631 matrix_multiplication^c_reg_14~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~47_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~676
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~676 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1695
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1695 matrix_multiplication^c_reg_15~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~47_FF_NODE matrix_multiplication^c_reg_15~47_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2335
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2335 matrix_multiplication^data_from_out_mat~47_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~48

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1312
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1312 matrix_multiplication^c_reg_0~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~48_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~357
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~357 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1760
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1760 matrix_multiplication^c_reg_1~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~48_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~741
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~741 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1824
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1824 matrix_multiplication^c_reg_2~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~48_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~805
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~805 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1888
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1888 matrix_multiplication^c_reg_3~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~48_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~869
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~869 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1952
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1952 matrix_multiplication^c_reg_4~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~48_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~933
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~933 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2016
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2016 matrix_multiplication^c_reg_5~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~48_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~997
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~997 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2080
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2080 matrix_multiplication^c_reg_6~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~48_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1061
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1061 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2144
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2144 matrix_multiplication^c_reg_7~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~48_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1125
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1125 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2208
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2208 matrix_multiplication^c_reg_8~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~48_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1189
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1189 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2272
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2272 matrix_multiplication^c_reg_9~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~48_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1253
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1253 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1376
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1376 matrix_multiplication^c_reg_10~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~48_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~421
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~421 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1440
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1440 matrix_multiplication^c_reg_11~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~48_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~485
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~485 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1504
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1504 matrix_multiplication^c_reg_12~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~48_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~549
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~549 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1568
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1568 matrix_multiplication^c_reg_13~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~48_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~613
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~613 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1632
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1632 matrix_multiplication^c_reg_14~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~48_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~677
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~677 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1696
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1696 matrix_multiplication^c_reg_15~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~48_FF_NODE matrix_multiplication^c_reg_15~48_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2336
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2336 matrix_multiplication^data_from_out_mat~48_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~49

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1313
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1313 matrix_multiplication^c_reg_0~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~49_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~358
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~358 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1761
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1761 matrix_multiplication^c_reg_1~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~49_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~742
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~742 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1825
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1825 matrix_multiplication^c_reg_2~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~49_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~806
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~806 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1889
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1889 matrix_multiplication^c_reg_3~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~49_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~870
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~870 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1953
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1953 matrix_multiplication^c_reg_4~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~49_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~934
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~934 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2017
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2017 matrix_multiplication^c_reg_5~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~49_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~998
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~998 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2081
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2081 matrix_multiplication^c_reg_6~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~49_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1062
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1062 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2145
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2145 matrix_multiplication^c_reg_7~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~49_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1126
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1126 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2209
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2209 matrix_multiplication^c_reg_8~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~49_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1190
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1190 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2273
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2273 matrix_multiplication^c_reg_9~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~49_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1254
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1254 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1377
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1377 matrix_multiplication^c_reg_10~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~49_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~422
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~422 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1441
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1441 matrix_multiplication^c_reg_11~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~49_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~486
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~486 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1505
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1505 matrix_multiplication^c_reg_12~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~49_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~550
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~550 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1569
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1569 matrix_multiplication^c_reg_13~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~49_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~614
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~614 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1633
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1633 matrix_multiplication^c_reg_14~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~49_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~678
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~678 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1697
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1697 matrix_multiplication^c_reg_15~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~49_FF_NODE matrix_multiplication^c_reg_15~49_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2337
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2337 matrix_multiplication^data_from_out_mat~49_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~50

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1315
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1315 matrix_multiplication^c_reg_0~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~50_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~359
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~359 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1763
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1763 matrix_multiplication^c_reg_1~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~50_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~743
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~743 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1827
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1827 matrix_multiplication^c_reg_2~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~50_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~807
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~807 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1891
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1891 matrix_multiplication^c_reg_3~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~50_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~871
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~871 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1955
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1955 matrix_multiplication^c_reg_4~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~50_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~935
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~935 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2019
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2019 matrix_multiplication^c_reg_5~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~50_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~999
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~999 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2083
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2083 matrix_multiplication^c_reg_6~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~50_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1063
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1063 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2147
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2147 matrix_multiplication^c_reg_7~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~50_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1127
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1127 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2211
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2211 matrix_multiplication^c_reg_8~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~50_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1191
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1191 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2275
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2275 matrix_multiplication^c_reg_9~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~50_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1255
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1255 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1379
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1379 matrix_multiplication^c_reg_10~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~50_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~423
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~423 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1443
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1443 matrix_multiplication^c_reg_11~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~50_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~487
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~487 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1507
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1507 matrix_multiplication^c_reg_12~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~50_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~551
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~551 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1571
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1571 matrix_multiplication^c_reg_13~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~50_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~615
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~615 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1635
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1635 matrix_multiplication^c_reg_14~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~50_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~679
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~679 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1699
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1699 matrix_multiplication^c_reg_15~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~50_FF_NODE matrix_multiplication^c_reg_15~50_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2339
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2339 matrix_multiplication^data_from_out_mat~50_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~51

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1316
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1316 matrix_multiplication^c_reg_0~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~51_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~360
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~360 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1764
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1764 matrix_multiplication^c_reg_1~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~51_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~744
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~744 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1828
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1828 matrix_multiplication^c_reg_2~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~51_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~808
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~808 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1892
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1892 matrix_multiplication^c_reg_3~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~51_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~872
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~872 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1956
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1956 matrix_multiplication^c_reg_4~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~51_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~936
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~936 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2020
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2020 matrix_multiplication^c_reg_5~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~51_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1000
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1000 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2084
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2084 matrix_multiplication^c_reg_6~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~51_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1064
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1064 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2148
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2148 matrix_multiplication^c_reg_7~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~51_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1128
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1128 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2212
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2212 matrix_multiplication^c_reg_8~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~51_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1192
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1192 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2276
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2276 matrix_multiplication^c_reg_9~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~51_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1256
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1256 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1380
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1380 matrix_multiplication^c_reg_10~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~51_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~424
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~424 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1444
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1444 matrix_multiplication^c_reg_11~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~51_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~488
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~488 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1508
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1508 matrix_multiplication^c_reg_12~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~51_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~552
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~552 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1572
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1572 matrix_multiplication^c_reg_13~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~51_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~616
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~616 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1636
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1636 matrix_multiplication^c_reg_14~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~51_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~680
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~680 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1700
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1700 matrix_multiplication^c_reg_15~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~51_FF_NODE matrix_multiplication^c_reg_15~51_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2340
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2340 matrix_multiplication^data_from_out_mat~51_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~52

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1317
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1317 matrix_multiplication^c_reg_0~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~52_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~361
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~361 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1765
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1765 matrix_multiplication^c_reg_1~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~52_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~745
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~745 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1829
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1829 matrix_multiplication^c_reg_2~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~52_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~809
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~809 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1893
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1893 matrix_multiplication^c_reg_3~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~52_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~873
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~873 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1957
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1957 matrix_multiplication^c_reg_4~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~52_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~937
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~937 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2021
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2021 matrix_multiplication^c_reg_5~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~52_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1001
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1001 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2085
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2085 matrix_multiplication^c_reg_6~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~52_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1065
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1065 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2149
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2149 matrix_multiplication^c_reg_7~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~52_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1129
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1129 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2213
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2213 matrix_multiplication^c_reg_8~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~52_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1193
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1193 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2277
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2277 matrix_multiplication^c_reg_9~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~52_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1257
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1257 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1381
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1381 matrix_multiplication^c_reg_10~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~52_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~425
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~425 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1445
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1445 matrix_multiplication^c_reg_11~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~52_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~489
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~489 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1509
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1509 matrix_multiplication^c_reg_12~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~52_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~553
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~553 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1573
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1573 matrix_multiplication^c_reg_13~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~52_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~617
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~617 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1637
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1637 matrix_multiplication^c_reg_14~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~52_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~681
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~681 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1701
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1701 matrix_multiplication^c_reg_15~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~52_FF_NODE matrix_multiplication^c_reg_15~52_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2341
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2341 matrix_multiplication^data_from_out_mat~52_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~53

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1318
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1318 matrix_multiplication^c_reg_0~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~53_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~362
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~362 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1766
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1766 matrix_multiplication^c_reg_1~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~53_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~746
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~746 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1830
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1830 matrix_multiplication^c_reg_2~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~53_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~810
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~810 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1894
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1894 matrix_multiplication^c_reg_3~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~53_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~874
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~874 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1958
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1958 matrix_multiplication^c_reg_4~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~53_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~938
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~938 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2022
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2022 matrix_multiplication^c_reg_5~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~53_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1002
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1002 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2086
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2086 matrix_multiplication^c_reg_6~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~53_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1066
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1066 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2150
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2150 matrix_multiplication^c_reg_7~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~53_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1130
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1130 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2214
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2214 matrix_multiplication^c_reg_8~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~53_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1194
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1194 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2278
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2278 matrix_multiplication^c_reg_9~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~53_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1258
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1258 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1382
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1382 matrix_multiplication^c_reg_10~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~53_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~426
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~426 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1446
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1446 matrix_multiplication^c_reg_11~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~53_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~490
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~490 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1510
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1510 matrix_multiplication^c_reg_12~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~53_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~554
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~554 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1574
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1574 matrix_multiplication^c_reg_13~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~53_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~618
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~618 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1638
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1638 matrix_multiplication^c_reg_14~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~53_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~682
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~682 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1702
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1702 matrix_multiplication^c_reg_15~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~53_FF_NODE matrix_multiplication^c_reg_15~53_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2342
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2342 matrix_multiplication^data_from_out_mat~53_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~54

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1319
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1319 matrix_multiplication^c_reg_0~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~54_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~363
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~363 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1767
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1767 matrix_multiplication^c_reg_1~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~54_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~747
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~747 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1831
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1831 matrix_multiplication^c_reg_2~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~54_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~811
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~811 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1895
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1895 matrix_multiplication^c_reg_3~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~54_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~875
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~875 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1959
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1959 matrix_multiplication^c_reg_4~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~54_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~939
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~939 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2023
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2023 matrix_multiplication^c_reg_5~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~54_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1003
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1003 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2087
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2087 matrix_multiplication^c_reg_6~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~54_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1067
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1067 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2151
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2151 matrix_multiplication^c_reg_7~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~54_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1131
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1131 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2215
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2215 matrix_multiplication^c_reg_8~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~54_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1195
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1195 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2279
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2279 matrix_multiplication^c_reg_9~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~54_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1259
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1259 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1383
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1383 matrix_multiplication^c_reg_10~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~54_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~427
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~427 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1447
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1447 matrix_multiplication^c_reg_11~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~54_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~491
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~491 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1511
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1511 matrix_multiplication^c_reg_12~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~54_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~555
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~555 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1575
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1575 matrix_multiplication^c_reg_13~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~54_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~619
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~619 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1639
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1639 matrix_multiplication^c_reg_14~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~54_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~683
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~683 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1703
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1703 matrix_multiplication^c_reg_15~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~54_FF_NODE matrix_multiplication^c_reg_15~54_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2343
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2343 matrix_multiplication^data_from_out_mat~54_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~55

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1320
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1320 matrix_multiplication^c_reg_0~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~55_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~364
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~364 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1768
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1768 matrix_multiplication^c_reg_1~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~55_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~748
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~748 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1832
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1832 matrix_multiplication^c_reg_2~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~55_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~812
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~812 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1896
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1896 matrix_multiplication^c_reg_3~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~55_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~876
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~876 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1960
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1960 matrix_multiplication^c_reg_4~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~55_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~940
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~940 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2024
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2024 matrix_multiplication^c_reg_5~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~55_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1004
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1004 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2088
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2088 matrix_multiplication^c_reg_6~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~55_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1068
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1068 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2152
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2152 matrix_multiplication^c_reg_7~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~55_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1132
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1132 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2216
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2216 matrix_multiplication^c_reg_8~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~55_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1196
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1196 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2280
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2280 matrix_multiplication^c_reg_9~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~55_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1260
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1260 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1384
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1384 matrix_multiplication^c_reg_10~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~55_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~428
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~428 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1448
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1448 matrix_multiplication^c_reg_11~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~55_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~492
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~492 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1512
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1512 matrix_multiplication^c_reg_12~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~55_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~556
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~556 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1576
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1576 matrix_multiplication^c_reg_13~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~55_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~620
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~620 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1640
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1640 matrix_multiplication^c_reg_14~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~55_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~684
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~684 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1704
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1704 matrix_multiplication^c_reg_15~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~55_FF_NODE matrix_multiplication^c_reg_15~55_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2344
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2344 matrix_multiplication^data_from_out_mat~55_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~56

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1321
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1321 matrix_multiplication^c_reg_0~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~56_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~365
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~365 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1769
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1769 matrix_multiplication^c_reg_1~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~56_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~749
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~749 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1833
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1833 matrix_multiplication^c_reg_2~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~56_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~813
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~813 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1897
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1897 matrix_multiplication^c_reg_3~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~56_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~877
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~877 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1961
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1961 matrix_multiplication^c_reg_4~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~56_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~941
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~941 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2025
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2025 matrix_multiplication^c_reg_5~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~56_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1005
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1005 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2089
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2089 matrix_multiplication^c_reg_6~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~56_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1069
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1069 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2153
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2153 matrix_multiplication^c_reg_7~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~56_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1133
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1133 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2217
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2217 matrix_multiplication^c_reg_8~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~56_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1197
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1197 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2281
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2281 matrix_multiplication^c_reg_9~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~56_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1261
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1261 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1385
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1385 matrix_multiplication^c_reg_10~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~56_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~429
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~429 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1449
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1449 matrix_multiplication^c_reg_11~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~56_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~493
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~493 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1513
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1513 matrix_multiplication^c_reg_12~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~56_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~557
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~557 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1577
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1577 matrix_multiplication^c_reg_13~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~56_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~621
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~621 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1641
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1641 matrix_multiplication^c_reg_14~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~56_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~685
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~685 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1705
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1705 matrix_multiplication^c_reg_15~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~56_FF_NODE matrix_multiplication^c_reg_15~56_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2345
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2345 matrix_multiplication^data_from_out_mat~56_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~57

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1322
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1322 matrix_multiplication^c_reg_0~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~57_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~366
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~366 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1770
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1770 matrix_multiplication^c_reg_1~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~57_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~750
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~750 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1834
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1834 matrix_multiplication^c_reg_2~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~57_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~814
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~814 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1898
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1898 matrix_multiplication^c_reg_3~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~57_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~878
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~878 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1962
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1962 matrix_multiplication^c_reg_4~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~57_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~942
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~942 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2026
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2026 matrix_multiplication^c_reg_5~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~57_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1006
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1006 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2090
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2090 matrix_multiplication^c_reg_6~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~57_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1070
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1070 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2154
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2154 matrix_multiplication^c_reg_7~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~57_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1134
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1134 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2218
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2218 matrix_multiplication^c_reg_8~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~57_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1198
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1198 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2282
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2282 matrix_multiplication^c_reg_9~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~57_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1262
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1262 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1386
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1386 matrix_multiplication^c_reg_10~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~57_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~430
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~430 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1450
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1450 matrix_multiplication^c_reg_11~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~57_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~494
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~494 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1514
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1514 matrix_multiplication^c_reg_12~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~57_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~558
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~558 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1578
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1578 matrix_multiplication^c_reg_13~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~57_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~622
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~622 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1642
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1642 matrix_multiplication^c_reg_14~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~57_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~686
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~686 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1706
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1706 matrix_multiplication^c_reg_15~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~57_FF_NODE matrix_multiplication^c_reg_15~57_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2346
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2346 matrix_multiplication^data_from_out_mat~57_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~58

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1323
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1323 matrix_multiplication^c_reg_0~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~58_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~367
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~367 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1771
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1771 matrix_multiplication^c_reg_1~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~58_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~751
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~751 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1835
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1835 matrix_multiplication^c_reg_2~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~58_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~815
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~815 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1899
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1899 matrix_multiplication^c_reg_3~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~58_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~879
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~879 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1963
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1963 matrix_multiplication^c_reg_4~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~58_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~943
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~943 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2027
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2027 matrix_multiplication^c_reg_5~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~58_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1007
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1007 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2091
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2091 matrix_multiplication^c_reg_6~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~58_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1071
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1071 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2155
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2155 matrix_multiplication^c_reg_7~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~58_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1135
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1135 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2219
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2219 matrix_multiplication^c_reg_8~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~58_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1199
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1199 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2283
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2283 matrix_multiplication^c_reg_9~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~58_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1263
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1263 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1387
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1387 matrix_multiplication^c_reg_10~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~58_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~431
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~431 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1451
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1451 matrix_multiplication^c_reg_11~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~58_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~495
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~495 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1515
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1515 matrix_multiplication^c_reg_12~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~58_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~559
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~559 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1579
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1579 matrix_multiplication^c_reg_13~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~58_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~623
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~623 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1643
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1643 matrix_multiplication^c_reg_14~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~58_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~687
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~687 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1707
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1707 matrix_multiplication^c_reg_15~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~58_FF_NODE matrix_multiplication^c_reg_15~58_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2347
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2347 matrix_multiplication^data_from_out_mat~58_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~59

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1324
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1324 matrix_multiplication^c_reg_0~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~59_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~368
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~368 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1772
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1772 matrix_multiplication^c_reg_1~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~59_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~752
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~752 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1836
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1836 matrix_multiplication^c_reg_2~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~59_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~816
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~816 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1900
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1900 matrix_multiplication^c_reg_3~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~59_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~880
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~880 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1964
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1964 matrix_multiplication^c_reg_4~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~59_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~944
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~944 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2028
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2028 matrix_multiplication^c_reg_5~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~59_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1008
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1008 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2092
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2092 matrix_multiplication^c_reg_6~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~59_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1072
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1072 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2156
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2156 matrix_multiplication^c_reg_7~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~59_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1136
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1136 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2220
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2220 matrix_multiplication^c_reg_8~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~59_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1200
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1200 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2284
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2284 matrix_multiplication^c_reg_9~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~59_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1264
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1264 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1388
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1388 matrix_multiplication^c_reg_10~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~59_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~432
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~432 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1452
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1452 matrix_multiplication^c_reg_11~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~59_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~496
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~496 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1516
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1516 matrix_multiplication^c_reg_12~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~59_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~560
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~560 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1580
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1580 matrix_multiplication^c_reg_13~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~59_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~624
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~624 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1644
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1644 matrix_multiplication^c_reg_14~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~59_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~688
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~688 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1708
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1708 matrix_multiplication^c_reg_15~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~59_FF_NODE matrix_multiplication^c_reg_15~59_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2348
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2348 matrix_multiplication^data_from_out_mat~59_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~60

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1326
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1326 matrix_multiplication^c_reg_0~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~60_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~369
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~369 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1774
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1774 matrix_multiplication^c_reg_1~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~60_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~753
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~753 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1838
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1838 matrix_multiplication^c_reg_2~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~60_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~817
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~817 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1902
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1902 matrix_multiplication^c_reg_3~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~60_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~881
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~881 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1966
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1966 matrix_multiplication^c_reg_4~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~60_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~945
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~945 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2030
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2030 matrix_multiplication^c_reg_5~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~60_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1009
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1009 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2094
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2094 matrix_multiplication^c_reg_6~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~60_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1073
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1073 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2158
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2158 matrix_multiplication^c_reg_7~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~60_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1137
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1137 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2222
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2222 matrix_multiplication^c_reg_8~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~60_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1201
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1201 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2286
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2286 matrix_multiplication^c_reg_9~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~60_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1265
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1265 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1390
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1390 matrix_multiplication^c_reg_10~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~60_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~433
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~433 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1454
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1454 matrix_multiplication^c_reg_11~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~60_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~497
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~497 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1518
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1518 matrix_multiplication^c_reg_12~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~60_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~561
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~561 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1582
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1582 matrix_multiplication^c_reg_13~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~60_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~625
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~625 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1646
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1646 matrix_multiplication^c_reg_14~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~60_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~689
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~689 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1710
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1710 matrix_multiplication^c_reg_15~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~60_FF_NODE matrix_multiplication^c_reg_15~60_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2350
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2350 matrix_multiplication^data_from_out_mat~60_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~61

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1327
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1327 matrix_multiplication^c_reg_0~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~61_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~370
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~370 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1775
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1775 matrix_multiplication^c_reg_1~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~61_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~754
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~754 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1839
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1839 matrix_multiplication^c_reg_2~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~61_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~818
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~818 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1903
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1903 matrix_multiplication^c_reg_3~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~61_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~882
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~882 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1967
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1967 matrix_multiplication^c_reg_4~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~61_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~946
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~946 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2031
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2031 matrix_multiplication^c_reg_5~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~61_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1010
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1010 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2095
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2095 matrix_multiplication^c_reg_6~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~61_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1074
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1074 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2159
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2159 matrix_multiplication^c_reg_7~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~61_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1138
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1138 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2223
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2223 matrix_multiplication^c_reg_8~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~61_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1202
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1202 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2287
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2287 matrix_multiplication^c_reg_9~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~61_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1266
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1266 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1391
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1391 matrix_multiplication^c_reg_10~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~61_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~434
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~434 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1455
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1455 matrix_multiplication^c_reg_11~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~61_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~498
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~498 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1519
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1519 matrix_multiplication^c_reg_12~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~61_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~562
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~562 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1583
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1583 matrix_multiplication^c_reg_13~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~61_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~626
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~626 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1647
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1647 matrix_multiplication^c_reg_14~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~61_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~690
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~690 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1711
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1711 matrix_multiplication^c_reg_15~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~61_FF_NODE matrix_multiplication^c_reg_15~61_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2351
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2351 matrix_multiplication^data_from_out_mat~61_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~62

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1328
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1328 matrix_multiplication^c_reg_0~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~62_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~371
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~371 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1776
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1776 matrix_multiplication^c_reg_1~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~62_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~755
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~755 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1840
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1840 matrix_multiplication^c_reg_2~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~62_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~819
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~819 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1904
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1904 matrix_multiplication^c_reg_3~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~62_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~883
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~883 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1968
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1968 matrix_multiplication^c_reg_4~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~62_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~947
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~947 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2032
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2032 matrix_multiplication^c_reg_5~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~62_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1011
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1011 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2096
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2096 matrix_multiplication^c_reg_6~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~62_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1075
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1075 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2160
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2160 matrix_multiplication^c_reg_7~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~62_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1139
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1139 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2224
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2224 matrix_multiplication^c_reg_8~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~62_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1203
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1203 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2288
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2288 matrix_multiplication^c_reg_9~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~62_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1267
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1267 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1392
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1392 matrix_multiplication^c_reg_10~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~62_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~435
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~435 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1456
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1456 matrix_multiplication^c_reg_11~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~62_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~499
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~499 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1520
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1520 matrix_multiplication^c_reg_12~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~62_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~563
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~563 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1584
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1584 matrix_multiplication^c_reg_13~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~62_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~627
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~627 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1648
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1648 matrix_multiplication^c_reg_14~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~62_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~691
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~691 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1712
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1712 matrix_multiplication^c_reg_15~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~62_FF_NODE matrix_multiplication^c_reg_15~62_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2352
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2352 matrix_multiplication^data_from_out_mat~62_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~63

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1329
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1329 matrix_multiplication^c_reg_0~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~63_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~372
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~294^LOGICAL_OR~372 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1777
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1777 matrix_multiplication^c_reg_1~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~63_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~756
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~295^LOGICAL_OR~756 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1841
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1841 matrix_multiplication^c_reg_2~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~63_FF_NODE matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~820
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~296^LOGICAL_OR~820 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1905
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1905 matrix_multiplication^c_reg_3~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~63_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~884
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~297^LOGICAL_OR~884 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1969
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1969 matrix_multiplication^c_reg_4~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~63_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~948
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~298^LOGICAL_OR~948 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2033
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2033 matrix_multiplication^c_reg_5~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~63_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1012
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~299^LOGICAL_OR~1012 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2097
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2097 matrix_multiplication^c_reg_6~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~63_FF_NODE matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1076
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1076 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2161
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2161 matrix_multiplication^c_reg_7~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~63_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1140
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1140 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2225
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2225 matrix_multiplication^c_reg_8~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_8~63_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1204
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1204 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2289
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2289 matrix_multiplication^c_reg_9~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_9~63_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1268
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~303^LOGICAL_OR~1268 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1393
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1393 matrix_multiplication^c_reg_10~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_10~63_FF_NODE matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~436
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~304^LOGICAL_OR~436 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1457
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1457 matrix_multiplication^c_reg_11~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_11~63_FF_NODE matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~500
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~305^LOGICAL_OR~500 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1521
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1521 matrix_multiplication^c_reg_12~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_12~63_FF_NODE matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~564
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~306^LOGICAL_OR~564 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1585
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1585 matrix_multiplication^c_reg_13~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_13~63_FF_NODE matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~628
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~307^LOGICAL_OR~628 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1649
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1649 matrix_multiplication^c_reg_14~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_14~63_FF_NODE matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~692
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 gnd matrix_multiplication^BITWISE_OR~308^LOGICAL_OR~692 matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1713
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~1713 matrix_multiplication^c_reg_15~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293 matrix_multiplication^data_from_out_mat~63_FF_NODE matrix_multiplication^c_reg_15~63_FF_NODE matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2353
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~292^MUX_2~2353 matrix_multiplication^data_from_out_mat~63_FF_NODE re matrix_multiplication^clk 0


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd\
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd\
 a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd\
 a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd\
 a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd\
 a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd\
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd\
 a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd\
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd\
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd\
 a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd\
 a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd\
 a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd\
 a_data[62]=gnd a_data[63]=gnd\
 b_data[0]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~0\
 b_data[1]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~1\
 b_data[2]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~2\
 b_data[3]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~3\
 b_data[4]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~4\
 b_data[5]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~5\
 b_data[6]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~6\
 b_data[7]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~7\
 b_data[8]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~8\
 b_data[9]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~9\
 b_data[10]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~10\
 b_data[11]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~11\
 b_data[12]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12\
 b_data[13]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~13\
 b_data[14]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~14\
 b_data[15]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~15\
 b_data[16]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~16\
 b_data[17]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~17\
 b_data[18]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~18\
 b_data[19]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~19\
 b_data[20]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~20\
 b_data[21]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~21\
 b_data[22]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~22\
 b_data[23]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~23\
 b_data[24]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~24\
 b_data[25]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~25\
 b_data[26]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~26\
 b_data[27]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~27\
 b_data[28]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~28\
 b_data[29]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~29\
 b_data[30]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~30\
 b_data[31]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~31\
 b_data[32]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~32\
 b_data[33]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~33\
 b_data[34]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~34\
 b_data[35]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~35\
 b_data[36]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~36\
 b_data[37]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~37\
 b_data[38]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~38\
 b_data[39]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~39\
 b_data[40]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~40\
 b_data[41]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~41\
 b_data[42]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~42\
 b_data[43]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~43\
 b_data[44]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~44\
 b_data[45]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~45\
 b_data[46]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~46\
 b_data[47]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~47\
 b_data[48]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~48\
 b_data[49]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~49\
 b_data[50]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~50\
 b_data[51]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~51\
 b_data[52]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~52\
 b_data[53]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~53\
 b_data[54]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~54\
 b_data[55]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~55\
 b_data[56]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~56\
 b_data[57]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~57\
 b_data[58]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~58\
 b_data[59]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~59\
 b_data[60]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~60\
 b_data[61]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~61\
 b_data[62]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~62\
 b_data[63]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~63\
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~0\
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~1\
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~2\
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~3\
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~4\
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~5\
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~6\
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~7\
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~8\
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~9\
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~10\
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~11\
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~12\
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~13\
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~14\
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~15\
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~16\
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~17\
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~18\
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~19\
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~20\
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~21\
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~22\
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~23\
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~24\
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~25\
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~26\
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~27\
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~28\
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~29\
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~30\
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~31\
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~32\
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~33\
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~34\
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~35\
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~36\
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~37\
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~38\
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~39\
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~40\
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~41\
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~42\
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~43\
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~44\
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~45\
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~46\
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~47\
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~48\
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~49\
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~50\
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~51\
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~52\
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~53\
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~54\
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~55\
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~56\
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~57\
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~58\
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~59\
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~60\
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~61\
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~62\
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~63\
 b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd\
 b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd\
 b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd\
 b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd\
 b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd\
 b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd\
 b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd\
 b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd\
 b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd\
 b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd\
 b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd\
 b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd\
 b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd\
 b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd\
 b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd\
 b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd\
 final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd a_loc[1]=gnd\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~0\
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~1\
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~2\
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~3\
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~4\
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~5\
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~6\
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~7\
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~8\
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~9\
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~10\
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~11\
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~12\
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~13\
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~14\
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~15\
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~16\
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~17\
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~18\
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~19\
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~20\
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~21\
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~22\
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~23\
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~24\
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~25\
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~26\
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~27\
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~28\
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~29\
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~30\
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~31\
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~32\
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~33\
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~34\
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~35\
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~36\
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~37\
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~38\
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~39\
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~40\
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~41\
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~42\
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~43\
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~44\
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~45\
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~46\
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~47\
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~48\
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~49\
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~50\
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~51\
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~52\
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~53\
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~54\
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~55\
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~56\
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~57\
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~58\
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~59\
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~60\
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~61\
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~62\
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~63


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd\
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd\
 a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd\
 a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd\
 a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd\
 a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd\
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd\
 a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd\
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd\
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd\
 a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd\
 a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd\
 a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd\
 a_data[62]=gnd a_data[63]=gnd\
 b_data[0]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~0\
 b_data[1]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~1\
 b_data[2]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~2\
 b_data[3]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~3\
 b_data[4]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~4\
 b_data[5]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~5\
 b_data[6]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~6\
 b_data[7]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~7\
 b_data[8]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~8\
 b_data[9]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~9\
 b_data[10]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~10\
 b_data[11]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~11\
 b_data[12]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~12\
 b_data[13]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~13\
 b_data[14]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~14\
 b_data[15]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~15\
 b_data[16]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~16\
 b_data[17]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~17\
 b_data[18]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~18\
 b_data[19]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~19\
 b_data[20]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~20\
 b_data[21]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~21\
 b_data[22]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~22\
 b_data[23]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~23\
 b_data[24]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~24\
 b_data[25]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~25\
 b_data[26]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~26\
 b_data[27]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~27\
 b_data[28]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~28\
 b_data[29]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~29\
 b_data[30]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~30\
 b_data[31]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~31\
 b_data[32]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~32\
 b_data[33]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~33\
 b_data[34]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~34\
 b_data[35]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~35\
 b_data[36]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~36\
 b_data[37]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~37\
 b_data[38]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~38\
 b_data[39]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~39\
 b_data[40]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~40\
 b_data[41]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~41\
 b_data[42]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~42\
 b_data[43]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~43\
 b_data[44]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~44\
 b_data[45]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~45\
 b_data[46]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~46\
 b_data[47]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~47\
 b_data[48]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~48\
 b_data[49]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~49\
 b_data[50]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~50\
 b_data[51]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~51\
 b_data[52]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~52\
 b_data[53]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~53\
 b_data[54]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~54\
 b_data[55]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~55\
 b_data[56]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~56\
 b_data[57]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~57\
 b_data[58]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~58\
 b_data[59]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~59\
 b_data[60]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~60\
 b_data[61]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~61\
 b_data[62]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~62\
 b_data[63]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~63\
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~0\
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~1\
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~2\
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~3\
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~4\
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~5\
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~6\
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~7\
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~8\
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~9\
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~10\
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~11\
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~12\
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~13\
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~14\
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~15\
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~16\
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~17\
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~18\
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~19\
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~20\
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~21\
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~22\
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~23\
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~24\
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~25\
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~26\
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~27\
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~28\
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~29\
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~30\
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~31\
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~32\
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~33\
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~34\
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~35\
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~36\
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~37\
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~38\
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~39\
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~40\
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~41\
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~42\
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~43\
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~44\
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~45\
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~46\
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~47\
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~48\
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~49\
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~50\
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~51\
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~52\
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~53\
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~54\
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~55\
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~56\
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~57\
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~58\
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~59\
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~60\
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~61\
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~62\
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~63\
 b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd\
 b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd\
 b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd\
 b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd\
 b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd\
 b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd\
 b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd\
 b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd\
 b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd\
 b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd\
 b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd\
 b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd\
 b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd\
 b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd\
 b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd\
 b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd\
 final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd a_loc[1]=gnd\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=gnd b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~0\
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~1\
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~2\
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~3\
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~4\
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~5\
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~6\
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~7\
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~8\
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~9\
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~10\
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~11\
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~12\
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~13\
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~14\
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~15\
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~16\
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~17\
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~18\
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~19\
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~20\
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~21\
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~22\
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~23\
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~24\
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~25\
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~26\
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~27\
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~28\
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~29\
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~30\
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~31\
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~32\
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~33\
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~34\
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~35\
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~36\
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~37\
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~38\
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~39\
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~40\
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~41\
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~42\
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~43\
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~44\
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~45\
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~46\
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~47\
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~48\
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~49\
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~50\
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~51\
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~52\
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~53\
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~54\
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~55\
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~56\
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~57\
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~58\
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~59\
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~60\
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~61\
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~62\
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~63


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd\
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd\
 a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd\
 a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd\
 a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd\
 a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd\
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd\
 a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd\
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd\
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd\
 a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd\
 a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd\
 a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd\
 a_data[62]=gnd a_data[63]=gnd\
 b_data[0]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~0\
 b_data[1]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~1\
 b_data[2]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~2\
 b_data[3]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~3\
 b_data[4]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~4\
 b_data[5]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~5\
 b_data[6]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~6\
 b_data[7]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~7\
 b_data[8]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~8\
 b_data[9]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~9\
 b_data[10]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~10\
 b_data[11]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~11\
 b_data[12]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~12\
 b_data[13]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~13\
 b_data[14]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~14\
 b_data[15]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~15\
 b_data[16]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~16\
 b_data[17]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~17\
 b_data[18]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~18\
 b_data[19]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~19\
 b_data[20]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~20\
 b_data[21]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~21\
 b_data[22]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~22\
 b_data[23]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~23\
 b_data[24]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~24\
 b_data[25]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~25\
 b_data[26]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~26\
 b_data[27]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~27\
 b_data[28]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~28\
 b_data[29]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~29\
 b_data[30]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~30\
 b_data[31]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~31\
 b_data[32]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~32\
 b_data[33]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~33\
 b_data[34]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~34\
 b_data[35]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~35\
 b_data[36]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~36\
 b_data[37]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~37\
 b_data[38]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~38\
 b_data[39]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~39\
 b_data[40]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~40\
 b_data[41]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~41\
 b_data[42]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~42\
 b_data[43]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~43\
 b_data[44]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~44\
 b_data[45]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~45\
 b_data[46]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~46\
 b_data[47]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~47\
 b_data[48]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~48\
 b_data[49]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~49\
 b_data[50]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~50\
 b_data[51]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~51\
 b_data[52]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~52\
 b_data[53]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~53\
 b_data[54]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~54\
 b_data[55]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~55\
 b_data[56]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~56\
 b_data[57]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~57\
 b_data[58]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~58\
 b_data[59]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~59\
 b_data[60]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~60\
 b_data[61]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~61\
 b_data[62]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~62\
 b_data[63]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~63\
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~0\
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~1\
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~2\
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~3\
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~4\
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~5\
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~6\
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~7\
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~8\
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~9\
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~10\
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~11\
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~12\
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~13\
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~14\
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~15\
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~16\
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~17\
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~18\
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~19\
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~20\
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~21\
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~22\
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~23\
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~24\
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~25\
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~26\
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~27\
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~28\
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~29\
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~30\
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~31\
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~32\
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~33\
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~34\
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~35\
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~36\
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~37\
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~38\
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~39\
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~40\
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~41\
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~42\
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~43\
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~44\
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~45\
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~46\
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~47\
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~48\
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~49\
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~50\
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~51\
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~52\
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~53\
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~54\
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~55\
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~56\
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~57\
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~58\
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~59\
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~60\
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~61\
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~62\
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~63\
 b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd\
 b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd\
 b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd\
 b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd\
 b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd\
 b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd\
 b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd\
 b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd\
 b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd\
 b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd\
 b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd\
 b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd\
 b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd\
 b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd\
 b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd\
 b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd\
 final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd a_loc[1]=gnd\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=vcc b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~0\
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~1\
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~2\
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~3\
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~4\
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~5\
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~6\
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~7\
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~8\
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~9\
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~10\
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~11\
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~12\
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~13\
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~14\
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~15\
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~16\
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~17\
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~18\
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~19\
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~20\
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~21\
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~22\
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~23\
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~24\
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~25\
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~26\
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~27\
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~28\
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~29\
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~30\
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~31\
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~32\
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~33\
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~34\
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~35\
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~36\
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~37\
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~38\
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~39\
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~40\
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~41\
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~42\
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~43\
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~44\
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~45\
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~46\
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~47\
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~48\
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~49\
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~50\
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~51\
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~52\
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~53\
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~54\
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~55\
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~56\
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~57\
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~58\
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~59\
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~60\
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~61\
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~62\
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~63


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd\
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd\
 a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd\
 a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd\
 a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd\
 a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd\
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd\
 a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd\
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd\
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd\
 a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd\
 a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd\
 a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd\
 a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd\
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd\
 b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd\
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd\
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd\
 b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd\
 b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd\
 b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd\
 b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd\
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd\
 b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd\
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd\
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd\
 b_data[63]=gnd\
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~0\
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~1\
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~2\
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~3\
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~4\
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~5\
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~6\
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~7\
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~8\
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~9\
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~10\
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~11\
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~12\
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~13\
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~14\
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~15\
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~16\
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~17\
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~18\
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~19\
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~20\
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~21\
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~22\
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~23\
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~24\
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~25\
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~26\
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~27\
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~28\
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~29\
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~30\
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~31\
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~32\
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~33\
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~34\
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~35\
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~36\
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~37\
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~38\
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~39\
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~40\
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~41\
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~42\
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~43\
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~44\
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~45\
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~46\
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~47\
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~48\
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~49\
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~50\
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~51\
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~52\
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~53\
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~54\
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~55\
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~56\
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~57\
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~58\
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~59\
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~60\
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~61\
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~62\
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~63\
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~0\
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~1\
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~2\
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~3\
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~4\
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~5\
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~6\
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~7\
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~8\
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~9\
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~10\
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~11\
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~12\
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~13\
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~14\
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~15\
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~16\
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~17\
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~18\
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~19\
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~20\
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~21\
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~22\
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~23\
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~24\
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~25\
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~26\
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~27\
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~28\
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~29\
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~30\
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~31\
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~32\
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~33\
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~34\
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~35\
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~36\
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~37\
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~38\
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~39\
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~40\
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~41\
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~42\
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~43\
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~44\
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~45\
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~46\
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~47\
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~48\
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~49\
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~50\
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~51\
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~52\
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~53\
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~54\
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~55\
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~56\
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~57\
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~58\
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~59\
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~60\
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~61\
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~62\
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~63\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd\
 final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc a_loc[1]=gnd\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=vcc b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~0\
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~1\
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~2\
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~3\
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~4\
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~5\
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~6\
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~7\
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~8\
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~9\
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~10\
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~11\
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~12\
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~13\
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~14\
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~15\
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~16\
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~17\
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~18\
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~19\
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~20\
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~21\
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~22\
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~23\
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~24\
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~25\
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~26\
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~27\
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~28\
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~29\
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~30\
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~31\
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~32\
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~33\
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~34\
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~35\
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~36\
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~37\
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~38\
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~39\
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~40\
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~41\
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~42\
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~43\
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~44\
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~45\
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~46\
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~47\
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~48\
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~49\
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~50\
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~51\
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~52\
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~53\
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~54\
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~55\
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~56\
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~57\
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~58\
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~59\
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~60\
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~61\
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~62\
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~63


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd\
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd\
 a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd\
 a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd\
 a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd\
 a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd\
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd\
 a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd\
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd\
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd\
 a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd\
 a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd\
 a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd\
 a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd\
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd\
 b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd\
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd\
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd\
 b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd\
 b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd\
 b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd\
 b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd\
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd\
 b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd\
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd\
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd\
 b_data[63]=gnd\
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~0\
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~1\
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~2\
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~3\
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~4\
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~5\
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~6\
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~7\
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~8\
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~9\
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~10\
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~11\
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~12\
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~13\
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~14\
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~15\
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~16\
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~17\
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~18\
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~19\
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~20\
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~21\
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~22\
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~23\
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~24\
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~25\
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~26\
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~27\
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~28\
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~29\
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~30\
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~31\
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~32\
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~33\
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~34\
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~35\
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~36\
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~37\
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~38\
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~39\
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~40\
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~41\
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~42\
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~43\
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~44\
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~45\
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~46\
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~47\
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~48\
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~49\
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~50\
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~51\
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~52\
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~53\
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~54\
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~55\
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~56\
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~57\
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~58\
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~59\
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~60\
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~61\
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~62\
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~63\
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~0\
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~1\
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~2\
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~3\
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~4\
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~5\
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~6\
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~7\
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~8\
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~9\
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~10\
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~11\
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~12\
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~13\
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~14\
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~15\
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~16\
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~17\
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~18\
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~19\
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~20\
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~21\
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~22\
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~23\
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~24\
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~25\
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~26\
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~27\
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~28\
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~29\
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~30\
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~31\
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~32\
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~33\
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~34\
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~35\
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~36\
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~37\
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~38\
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~39\
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~40\
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~41\
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~42\
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~43\
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~44\
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~45\
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~46\
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~47\
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~48\
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~49\
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~50\
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~51\
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~52\
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~53\
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~54\
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~55\
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~56\
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~57\
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~58\
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~59\
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~60\
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~61\
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~62\
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~63\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd\
 final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd a_loc[1]=vcc\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=vcc b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~0\
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~1\
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~2\
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~3\
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~4\
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~5\
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~6\
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~7\
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~8\
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~9\
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~10\
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~11\
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~12\
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~13\
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~14\
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~15\
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~16\
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~17\
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~18\
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~19\
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~20\
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~21\
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~22\
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~23\
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~24\
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~25\
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~26\
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~27\
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~28\
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~29\
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~30\
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~31\
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~32\
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~33\
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~34\
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~35\
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~36\
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~37\
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~38\
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~39\
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~40\
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~41\
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~42\
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~43\
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~44\
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~45\
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~46\
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~47\
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~48\
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~49\
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~50\
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~51\
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~52\
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~53\
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~54\
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~55\
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~56\
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~57\
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~58\
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~59\
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~60\
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~61\
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~62\
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~63


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd\
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd\
 a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd\
 a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd\
 a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd\
 a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd\
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd\
 a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd\
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd\
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd\
 a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd\
 a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd\
 a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd\
 a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd\
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd\
 b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd\
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd\
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd\
 b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd\
 b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd\
 b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd\
 b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd\
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd\
 b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd\
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd\
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd\
 b_data[63]=gnd\
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~0\
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~1\
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~2\
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~3\
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~4\
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~5\
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~6\
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~7\
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~8\
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~9\
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~10\
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~11\
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~12\
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~13\
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~14\
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~15\
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~16\
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~17\
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~18\
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~19\
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~20\
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~21\
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~22\
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~23\
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~24\
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~25\
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~26\
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~27\
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~28\
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~29\
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~30\
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~31\
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~32\
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~33\
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~34\
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~35\
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~36\
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~37\
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~38\
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~39\
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~40\
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~41\
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~42\
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~43\
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~44\
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~45\
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~46\
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~47\
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~48\
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~49\
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~50\
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~51\
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~52\
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~53\
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~54\
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~55\
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~56\
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~57\
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~58\
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~59\
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~60\
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~61\
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~62\
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~63\
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~0\
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~1\
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~2\
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~3\
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~4\
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~5\
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~6\
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~7\
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~8\
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~9\
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~10\
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~11\
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~12\
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~13\
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~14\
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~15\
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~16\
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~17\
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~18\
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~19\
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~20\
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~21\
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~22\
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~23\
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~24\
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~25\
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~26\
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~27\
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~28\
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~29\
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~30\
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~31\
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~32\
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~33\
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~34\
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~35\
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~36\
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~37\
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~38\
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~39\
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~40\
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~41\
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~42\
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~43\
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~44\
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~45\
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~46\
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~47\
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~48\
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~49\
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~50\
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~51\
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~52\
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~53\
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~54\
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~55\
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~56\
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~57\
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~58\
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~59\
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~60\
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~61\
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~62\
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~63\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd\
 final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc a_loc[1]=vcc\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=vcc b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~0\
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~1\
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~2\
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~3\
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~4\
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~5\
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~6\
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~7\
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~8\
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~9\
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~10\
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~11\
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~12\
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~13\
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~14\
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~15\
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~16\
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~17\
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~18\
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~19\
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~20\
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~21\
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~22\
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~23\
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~24\
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~25\
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~26\
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~27\
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~28\
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~29\
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~30\
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~31\
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~32\
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~33\
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~34\
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~35\
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~36\
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~37\
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~38\
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~39\
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~40\
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~41\
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~42\
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~43\
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~44\
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~45\
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~46\
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~47\
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~48\
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~49\
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~50\
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~51\
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~52\
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~53\
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~54\
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~55\
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~56\
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~57\
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~58\
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~59\
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~60\
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~61\
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~62\
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~63

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2574
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2574 matrix_multiplication^c_addr_3_3_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~281^LOGICAL_NOT~282 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_3_3_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~281^MUX_2~2462
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~281^MUX_2~2462 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2686
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2686 matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2575
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2575 matrix_multiplication^c_addr_3_3_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~281^LOGICAL_NOT~282 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_3_3_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~281^MUX_2~2463
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~281^MUX_2~2463 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2687
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2687 matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2576
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2576 matrix_multiplication^c_addr_3_3_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~281^LOGICAL_NOT~282 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_3_3_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~281^MUX_2~2464
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~281^MUX_2~2464 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2688
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2688 matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2577
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2577 matrix_multiplication^c_addr_3_3_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~281^LOGICAL_NOT~282 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_3_3_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~281^MUX_2~2465
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~281^MUX_2~2465 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2689
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2689 matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2578
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2578 matrix_multiplication^c_addr_3_3_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~281^LOGICAL_NOT~282 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_3_3_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~281^MUX_2~2466
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~281^MUX_2~2466 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2690
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2690 matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2579
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2579 matrix_multiplication^c_addr_3_3_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~281^LOGICAL_NOT~282 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_3_3_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~281^MUX_2~2467
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~281^MUX_2~2467 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2691
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2691 matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2580
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2580 matrix_multiplication^c_addr_3_3_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~281^LOGICAL_NOT~282 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_3_3_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~281^MUX_2~2468
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~281^MUX_2~2468 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2692
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2692 matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2546
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2546 matrix_multiplication^c_addr_2_3_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~245^LOGICAL_NOT~246 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_2_3_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~245^MUX_2~2434
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~245^MUX_2~2434 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2658
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2658 matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2547
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2547 matrix_multiplication^c_addr_2_3_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~245^LOGICAL_NOT~246 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_2_3_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~245^MUX_2~2435
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~245^MUX_2~2435 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2659
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2659 matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2548
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2548 matrix_multiplication^c_addr_2_3_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~245^LOGICAL_NOT~246 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_2_3_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~245^MUX_2~2436
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~245^MUX_2~2436 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2660
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2660 matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2549
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2549 matrix_multiplication^c_addr_2_3_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~245^LOGICAL_NOT~246 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_2_3_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~245^MUX_2~2437
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~245^MUX_2~2437 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2661
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2661 matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2550
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2550 matrix_multiplication^c_addr_2_3_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~245^LOGICAL_NOT~246 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_2_3_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~245^MUX_2~2438
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~245^MUX_2~2438 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2662
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2662 matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2551
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2551 matrix_multiplication^c_addr_2_3_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~245^LOGICAL_NOT~246 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_2_3_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~245^MUX_2~2439
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~245^MUX_2~2439 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2663
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2663 matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2552
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2552 matrix_multiplication^c_addr_2_3_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~245^LOGICAL_NOT~246 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_2_3_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~245^MUX_2~2440
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~245^MUX_2~2440 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2664
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2664 matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2518
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2518 matrix_multiplication^c_addr_1_3_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~209^LOGICAL_NOT~210 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_1_3_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~209^MUX_2~2406
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~209^MUX_2~2406 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2630
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2630 matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2519
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2519 matrix_multiplication^c_addr_1_3_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~209^LOGICAL_NOT~210 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_1_3_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~209^MUX_2~2407
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~209^MUX_2~2407 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2631
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2631 matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2520
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2520 matrix_multiplication^c_addr_1_3_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~209^LOGICAL_NOT~210 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_1_3_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~209^MUX_2~2408
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~209^MUX_2~2408 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2632
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2632 matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2521
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2521 matrix_multiplication^c_addr_1_3_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~209^LOGICAL_NOT~210 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_1_3_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~209^MUX_2~2409
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~209^MUX_2~2409 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2633
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2633 matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2522
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2522 matrix_multiplication^c_addr_1_3_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~209^LOGICAL_NOT~210 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_1_3_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~209^MUX_2~2410
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~209^MUX_2~2410 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2634
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2634 matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2523
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2523 matrix_multiplication^c_addr_1_3_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~209^LOGICAL_NOT~210 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_1_3_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~209^MUX_2~2411
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~209^MUX_2~2411 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2635
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2635 matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2524
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2524 matrix_multiplication^c_addr_1_3_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~209^LOGICAL_NOT~210 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_1_3_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~209^MUX_2~2412
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~209^MUX_2~2412 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2636
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2636 matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~135^LOGICAL_NOT~136 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~0 matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2700
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2700 matrix_multiplication^b_addr_0_3_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_0_3_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~2693
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~135^LOGICAL_NOT~136 gnd matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~2693 matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2707
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2707 matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram data=matrix_multiplication^data_pi~63\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~63


.subckt single_port_ram data=matrix_multiplication^data_pi~0\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram data=matrix_multiplication^data_pi~1\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram data=matrix_multiplication^data_pi~2\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram data=matrix_multiplication^data_pi~3\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram data=matrix_multiplication^data_pi~4\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram data=matrix_multiplication^data_pi~5\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram data=matrix_multiplication^data_pi~6\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram data=matrix_multiplication^data_pi~7\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram data=matrix_multiplication^data_pi~8\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram data=matrix_multiplication^data_pi~9\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram data=matrix_multiplication^data_pi~10\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram data=matrix_multiplication^data_pi~11\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram data=matrix_multiplication^data_pi~12\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram data=matrix_multiplication^data_pi~13\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram data=matrix_multiplication^data_pi~14\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram data=matrix_multiplication^data_pi~15\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram data=matrix_multiplication^data_pi~16\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram data=matrix_multiplication^data_pi~17\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram data=matrix_multiplication^data_pi~18\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram data=matrix_multiplication^data_pi~19\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram data=matrix_multiplication^data_pi~20\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram data=matrix_multiplication^data_pi~21\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram data=matrix_multiplication^data_pi~22\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram data=matrix_multiplication^data_pi~23\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram data=matrix_multiplication^data_pi~24\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram data=matrix_multiplication^data_pi~25\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram data=matrix_multiplication^data_pi~26\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram data=matrix_multiplication^data_pi~27\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram data=matrix_multiplication^data_pi~28\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram data=matrix_multiplication^data_pi~29\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram data=matrix_multiplication^data_pi~30\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram data=matrix_multiplication^data_pi~31\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram data=matrix_multiplication^data_pi~32\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram data=matrix_multiplication^data_pi~33\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram data=matrix_multiplication^data_pi~34\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram data=matrix_multiplication^data_pi~35\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram data=matrix_multiplication^data_pi~36\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram data=matrix_multiplication^data_pi~37\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram data=matrix_multiplication^data_pi~38\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram data=matrix_multiplication^data_pi~39\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram data=matrix_multiplication^data_pi~40\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram data=matrix_multiplication^data_pi~41\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram data=matrix_multiplication^data_pi~42\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram data=matrix_multiplication^data_pi~43\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram data=matrix_multiplication^data_pi~44\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram data=matrix_multiplication^data_pi~45\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram data=matrix_multiplication^data_pi~46\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram data=matrix_multiplication^data_pi~47\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram data=matrix_multiplication^data_pi~48\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram data=matrix_multiplication^data_pi~49\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram data=matrix_multiplication^data_pi~50\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram data=matrix_multiplication^data_pi~51\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram data=matrix_multiplication^data_pi~52\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram data=matrix_multiplication^data_pi~53\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram data=matrix_multiplication^data_pi~54\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram data=matrix_multiplication^data_pi~55\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram data=matrix_multiplication^data_pi~56\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram data=matrix_multiplication^data_pi~57\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram data=matrix_multiplication^data_pi~58\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram data=matrix_multiplication^data_pi~59\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram data=matrix_multiplication^data_pi~60\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram data=matrix_multiplication^data_pi~61\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram data=matrix_multiplication^data_pi~62\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~62

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~135^LOGICAL_NOT~136 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~1 matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2701
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2701 matrix_multiplication^b_addr_0_3_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_0_3_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~2694
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~135^LOGICAL_NOT~136 gnd matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~2694 matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2708
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2708 matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~135^LOGICAL_NOT~136 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~2 matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2702
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2702 matrix_multiplication^b_addr_0_3_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_0_3_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~2695
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~135^LOGICAL_NOT~136 gnd matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~2695 matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2709
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2709 matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~135^LOGICAL_NOT~136 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~3 matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2703
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2703 matrix_multiplication^b_addr_0_3_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_0_3_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~2696
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~135^LOGICAL_NOT~136 gnd matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~2696 matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2710
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2710 matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~135^LOGICAL_NOT~136 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~4 matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2704
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2704 matrix_multiplication^b_addr_0_3_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_0_3_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~2697
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~135^LOGICAL_NOT~136 gnd matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~2697 matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2711
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2711 matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~135^LOGICAL_NOT~136 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~5 matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2705
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2705 matrix_multiplication^b_addr_0_3_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_0_3_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~2698
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~135^LOGICAL_NOT~136 gnd matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~2698 matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2712
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2712 matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~135^LOGICAL_NOT~136 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~6 matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2706
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2706 matrix_multiplication^b_addr_0_3_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_0_3_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~2699
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~135^LOGICAL_NOT~136 gnd matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~2699 matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2713
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~135^MUX_2~2713 matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2490
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2490 matrix_multiplication^c_addr_0_3_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~173^LOGICAL_NOT~174 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_0_3_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~2378
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~2378 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2602
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2602 matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2491
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2491 matrix_multiplication^c_addr_0_3_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~173^LOGICAL_NOT~174 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_0_3_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~2379
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~2379 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2603
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2603 matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2492
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2492 matrix_multiplication^c_addr_0_3_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~173^LOGICAL_NOT~174 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_0_3_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~2380
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~2380 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2604
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2604 matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2493
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2493 matrix_multiplication^c_addr_0_3_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~173^LOGICAL_NOT~174 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_0_3_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~2381
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~2381 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2605
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2605 matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2494
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2494 matrix_multiplication^c_addr_0_3_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~173^LOGICAL_NOT~174 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_0_3_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~2382
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~2382 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2606
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2606 matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2495
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2495 matrix_multiplication^c_addr_0_3_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~173^LOGICAL_NOT~174 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_0_3_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~2383
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~2383 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2607
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2607 matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2496
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2496 matrix_multiplication^c_addr_0_3_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~173^LOGICAL_NOT~174 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_0_3_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~2384
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~2384 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2608
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2608 matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE re matrix_multiplication^clk 0


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd\
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd\
 a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd\
 a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd\
 a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd\
 a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd\
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd\
 a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd\
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd\
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd\
 a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd\
 a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd\
 a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd\
 a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd\
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd\
 b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd\
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd\
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd\
 b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd\
 b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd\
 b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd\
 b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd\
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd\
 b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd\
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd\
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd\
 b_data[63]=gnd\
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~0\
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~1\
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~2\
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~3\
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~4\
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~5\
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~6\
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~7\
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~8\
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~9\
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~10\
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~11\
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~12\
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~13\
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~14\
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~15\
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~16\
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~17\
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~18\
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~19\
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~20\
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~21\
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~22\
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~23\
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~24\
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~25\
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~26\
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~27\
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~28\
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~29\
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~30\
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~31\
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~32\
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~33\
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~34\
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~35\
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~36\
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~37\
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~38\
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~39\
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~40\
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~41\
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~42\
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~43\
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~44\
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~45\
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~46\
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~47\
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~48\
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~49\
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~50\
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~51\
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~52\
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~53\
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~54\
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~55\
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~56\
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~57\
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~58\
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~59\
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~60\
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~61\
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~62\
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~63\
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~0\
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~1\
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~2\
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~3\
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~4\
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~5\
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~6\
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~7\
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~8\
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~9\
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~10\
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~11\
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~12\
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~13\
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~14\
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~15\
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~16\
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~17\
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~18\
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~19\
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~20\
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~21\
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~22\
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~23\
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~24\
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~25\
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~26\
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~27\
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~28\
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~29\
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~30\
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~31\
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~32\
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~33\
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~34\
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~35\
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~36\
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~37\
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~38\
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~39\
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~40\
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~41\
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~42\
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~43\
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~44\
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~45\
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~46\
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~47\
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~48\
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~49\
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~50\
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~51\
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~52\
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~53\
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~54\
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~55\
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~56\
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~57\
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~58\
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~59\
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~60\
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~61\
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~62\
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~63\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd\
 final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc a_loc[1]=gnd\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=gnd b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~0\
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~1\
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~2\
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~3\
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~4\
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~5\
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~6\
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~7\
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~8\
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~9\
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~10\
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~11\
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~12\
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~13\
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~14\
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~15\
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~16\
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~17\
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~18\
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~19\
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~20\
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~21\
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~22\
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~23\
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~24\
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~25\
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~26\
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~27\
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~28\
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~29\
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~30\
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~31\
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~32\
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~33\
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~34\
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~35\
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~36\
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~37\
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~38\
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~39\
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~40\
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~41\
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~42\
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~43\
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~44\
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~45\
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~46\
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~47\
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~48\
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~49\
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~50\
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~51\
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~52\
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~53\
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~54\
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~55\
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~56\
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~57\
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~58\
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~59\
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~60\
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~61\
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~62\
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~63


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd\
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd\
 a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd\
 a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd\
 a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd\
 a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd\
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd\
 a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd\
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd\
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd\
 a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd\
 a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd\
 a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd\
 a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd\
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd\
 b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd\
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd\
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd\
 b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd\
 b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd\
 b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd\
 b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd\
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd\
 b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd\
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd\
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd\
 b_data[63]=gnd\
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~0\
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~1\
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~2\
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~3\
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~4\
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~5\
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~6\
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~7\
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~8\
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~9\
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~10\
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~11\
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~12\
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~13\
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~14\
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~15\
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~16\
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~17\
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~18\
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~19\
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~20\
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~21\
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~22\
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~23\
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~24\
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~25\
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~26\
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~27\
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~28\
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~29\
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~30\
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~31\
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~32\
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~33\
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~34\
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~35\
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~36\
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~37\
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~38\
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~39\
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~40\
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~41\
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~42\
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~43\
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~44\
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~45\
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~46\
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~47\
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~48\
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~49\
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~50\
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~51\
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~52\
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~53\
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~54\
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~55\
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~56\
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~57\
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~58\
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~59\
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~60\
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~61\
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~62\
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~63\
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~0\
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~1\
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~2\
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~3\
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~4\
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~5\
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~6\
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~7\
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~8\
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~9\
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~10\
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~11\
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~12\
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~13\
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~14\
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~15\
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~16\
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~17\
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~18\
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~19\
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~20\
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~21\
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~22\
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~23\
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~24\
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~25\
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~26\
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~27\
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~28\
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~29\
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~30\
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~31\
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~32\
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~33\
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~34\
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~35\
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~36\
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~37\
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~38\
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~39\
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~40\
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~41\
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~42\
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~43\
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~44\
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~45\
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~46\
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~47\
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~48\
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~49\
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~50\
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~51\
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~52\
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~53\
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~54\
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~55\
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~56\
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~57\
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~58\
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~59\
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~60\
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~61\
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~62\
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~63\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd\
 final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd a_loc[1]=vcc\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=gnd b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~0\
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~1\
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~2\
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~3\
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~4\
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~5\
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~6\
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~7\
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~8\
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~9\
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~10\
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~11\
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~12\
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~13\
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~14\
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~15\
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~16\
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~17\
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~18\
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~19\
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~20\
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~21\
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~22\
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~23\
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~24\
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~25\
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~26\
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~27\
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~28\
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~29\
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~30\
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~31\
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~32\
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~33\
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~34\
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~35\
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~36\
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~37\
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~38\
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~39\
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~40\
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~41\
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~42\
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~43\
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~44\
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~45\
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~46\
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~47\
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~48\
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~49\
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~50\
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~51\
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~52\
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~53\
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~54\
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~55\
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~56\
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~57\
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~58\
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~59\
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~60\
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~61\
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~62\
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~63


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd\
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd\
 a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd\
 a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd\
 a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd\
 a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd\
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd\
 a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd\
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd\
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd\
 a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd\
 a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd\
 a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd\
 a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd\
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd\
 b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd\
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd\
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd\
 b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd\
 b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd\
 b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd\
 b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd\
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd\
 b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd\
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd\
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd\
 b_data[63]=gnd\
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~0\
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~1\
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~2\
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~3\
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~4\
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~5\
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~6\
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~7\
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~8\
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~9\
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~10\
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~11\
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~12\
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~13\
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~14\
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~15\
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~16\
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~17\
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~18\
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~19\
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~20\
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~21\
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~22\
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~23\
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~24\
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~25\
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~26\
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~27\
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~28\
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~29\
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~30\
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~31\
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~32\
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~33\
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~34\
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~35\
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~36\
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~37\
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~38\
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~39\
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~40\
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~41\
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~42\
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~43\
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~44\
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~45\
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~46\
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~47\
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~48\
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~49\
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~50\
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~51\
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~52\
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~53\
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~54\
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~55\
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~56\
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~57\
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~58\
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~59\
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~60\
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~61\
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~62\
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~63\
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~0\
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~1\
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~2\
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~3\
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~4\
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~5\
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~6\
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~7\
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~8\
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~9\
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~10\
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~11\
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~12\
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~13\
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~14\
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~15\
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~16\
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~17\
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~18\
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~19\
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~20\
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~21\
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~22\
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~23\
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~24\
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~25\
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~26\
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~27\
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~28\
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~29\
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~30\
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~31\
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~32\
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~33\
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~34\
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~35\
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~36\
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~37\
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~38\
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~39\
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~40\
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~41\
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~42\
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~43\
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~44\
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~45\
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~46\
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~47\
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~48\
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~49\
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~50\
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~51\
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~52\
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~53\
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~54\
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~55\
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~56\
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~57\
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~58\
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~59\
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~60\
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~61\
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~62\
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~63\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd\
 final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc a_loc[1]=vcc\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=gnd b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~0\
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~1\
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~2\
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~3\
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~4\
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~5\
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~6\
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~7\
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~8\
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~9\
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~10\
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~11\
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~12\
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~13\
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~14\
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~15\
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~16\
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~17\
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~18\
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~19\
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~20\
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~21\
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~22\
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~23\
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~24\
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~25\
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~26\
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~27\
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~28\
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~29\
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~30\
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~31\
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~32\
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~33\
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~34\
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~35\
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~36\
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~37\
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~38\
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~39\
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~40\
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~41\
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~42\
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~43\
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~44\
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~45\
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~46\
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~47\
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~48\
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~49\
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~50\
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~51\
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~52\
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~53\
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~54\
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~55\
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~56\
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~57\
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~58\
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~59\
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~60\
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~61\
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~62\
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~63

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2567
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2567 matrix_multiplication^c_addr_3_2_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~272^LOGICAL_NOT~273 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_3_2_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~272^MUX_2~2455
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~272^MUX_2~2455 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2679
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2679 matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2568
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2568 matrix_multiplication^c_addr_3_2_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~272^LOGICAL_NOT~273 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_3_2_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~272^MUX_2~2456
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~272^MUX_2~2456 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2680
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2680 matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2569
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2569 matrix_multiplication^c_addr_3_2_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~272^LOGICAL_NOT~273 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_3_2_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~272^MUX_2~2457
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~272^MUX_2~2457 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2681
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2681 matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2570
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2570 matrix_multiplication^c_addr_3_2_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~272^LOGICAL_NOT~273 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_3_2_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~272^MUX_2~2458
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~272^MUX_2~2458 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2682
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2682 matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2571
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2571 matrix_multiplication^c_addr_3_2_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~272^LOGICAL_NOT~273 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_3_2_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~272^MUX_2~2459
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~272^MUX_2~2459 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2683
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2683 matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2572
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2572 matrix_multiplication^c_addr_3_2_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~272^LOGICAL_NOT~273 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_3_2_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~272^MUX_2~2460
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~272^MUX_2~2460 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2684
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2684 matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2573
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2573 matrix_multiplication^c_addr_3_2_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~272^LOGICAL_NOT~273 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_3_2_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~272^MUX_2~2461
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~272^MUX_2~2461 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2685
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2685 matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2539
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2539 matrix_multiplication^c_addr_2_2_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~236^LOGICAL_NOT~237 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_2_2_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~236^MUX_2~2427
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~236^MUX_2~2427 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2651
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2651 matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2540
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2540 matrix_multiplication^c_addr_2_2_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~236^LOGICAL_NOT~237 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_2_2_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~236^MUX_2~2428
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~236^MUX_2~2428 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2652
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2652 matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2541
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2541 matrix_multiplication^c_addr_2_2_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~236^LOGICAL_NOT~237 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_2_2_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~236^MUX_2~2429
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~236^MUX_2~2429 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2653
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2653 matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2542
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2542 matrix_multiplication^c_addr_2_2_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~236^LOGICAL_NOT~237 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_2_2_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~236^MUX_2~2430
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~236^MUX_2~2430 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2654
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2654 matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2543
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2543 matrix_multiplication^c_addr_2_2_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~236^LOGICAL_NOT~237 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_2_2_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~236^MUX_2~2431
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~236^MUX_2~2431 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2655
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2655 matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2544
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2544 matrix_multiplication^c_addr_2_2_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~236^LOGICAL_NOT~237 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_2_2_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~236^MUX_2~2432
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~236^MUX_2~2432 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2656
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2656 matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2545
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2545 matrix_multiplication^c_addr_2_2_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~236^LOGICAL_NOT~237 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_2_2_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~236^MUX_2~2433
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~236^MUX_2~2433 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2657
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2657 matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2511
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2511 matrix_multiplication^c_addr_1_2_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~200^LOGICAL_NOT~201 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_1_2_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~200^MUX_2~2399
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~200^MUX_2~2399 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2623
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2623 matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2512
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2512 matrix_multiplication^c_addr_1_2_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~200^LOGICAL_NOT~201 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_1_2_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~200^MUX_2~2400
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~200^MUX_2~2400 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2624
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2624 matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2513
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2513 matrix_multiplication^c_addr_1_2_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~200^LOGICAL_NOT~201 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_1_2_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~200^MUX_2~2401
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~200^MUX_2~2401 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2625
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2625 matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2514
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2514 matrix_multiplication^c_addr_1_2_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~200^LOGICAL_NOT~201 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_1_2_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~200^MUX_2~2402
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~200^MUX_2~2402 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2626
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2626 matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2515
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2515 matrix_multiplication^c_addr_1_2_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~200^LOGICAL_NOT~201 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_1_2_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~200^MUX_2~2403
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~200^MUX_2~2403 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2627
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2627 matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2516
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2516 matrix_multiplication^c_addr_1_2_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~200^LOGICAL_NOT~201 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_1_2_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~200^MUX_2~2404
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~200^MUX_2~2404 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2628
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2628 matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2517
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2517 matrix_multiplication^c_addr_1_2_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~200^LOGICAL_NOT~201 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_1_2_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~200^MUX_2~2405
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~200^MUX_2~2405 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2629
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2629 matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~124^LOGICAL_NOT~125 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~0 matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2721
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2721 matrix_multiplication^b_addr_0_2_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~126^LOGICAL_NOT~127 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_0_2_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~2714
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~124^LOGICAL_NOT~125 gnd matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~2714 matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2728
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2728 matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram data=matrix_multiplication^data_pi~63\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~63


.subckt single_port_ram data=matrix_multiplication^data_pi~0\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram data=matrix_multiplication^data_pi~1\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram data=matrix_multiplication^data_pi~2\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram data=matrix_multiplication^data_pi~3\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram data=matrix_multiplication^data_pi~4\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram data=matrix_multiplication^data_pi~5\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram data=matrix_multiplication^data_pi~6\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram data=matrix_multiplication^data_pi~7\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram data=matrix_multiplication^data_pi~8\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram data=matrix_multiplication^data_pi~9\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram data=matrix_multiplication^data_pi~10\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram data=matrix_multiplication^data_pi~11\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram data=matrix_multiplication^data_pi~12\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram data=matrix_multiplication^data_pi~13\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram data=matrix_multiplication^data_pi~14\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram data=matrix_multiplication^data_pi~15\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram data=matrix_multiplication^data_pi~16\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram data=matrix_multiplication^data_pi~17\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram data=matrix_multiplication^data_pi~18\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram data=matrix_multiplication^data_pi~19\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram data=matrix_multiplication^data_pi~20\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram data=matrix_multiplication^data_pi~21\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram data=matrix_multiplication^data_pi~22\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram data=matrix_multiplication^data_pi~23\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram data=matrix_multiplication^data_pi~24\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram data=matrix_multiplication^data_pi~25\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram data=matrix_multiplication^data_pi~26\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram data=matrix_multiplication^data_pi~27\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram data=matrix_multiplication^data_pi~28\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram data=matrix_multiplication^data_pi~29\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram data=matrix_multiplication^data_pi~30\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram data=matrix_multiplication^data_pi~31\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram data=matrix_multiplication^data_pi~32\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram data=matrix_multiplication^data_pi~33\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram data=matrix_multiplication^data_pi~34\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram data=matrix_multiplication^data_pi~35\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram data=matrix_multiplication^data_pi~36\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram data=matrix_multiplication^data_pi~37\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram data=matrix_multiplication^data_pi~38\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram data=matrix_multiplication^data_pi~39\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram data=matrix_multiplication^data_pi~40\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram data=matrix_multiplication^data_pi~41\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram data=matrix_multiplication^data_pi~42\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram data=matrix_multiplication^data_pi~43\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram data=matrix_multiplication^data_pi~44\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram data=matrix_multiplication^data_pi~45\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram data=matrix_multiplication^data_pi~46\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram data=matrix_multiplication^data_pi~47\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram data=matrix_multiplication^data_pi~48\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram data=matrix_multiplication^data_pi~49\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram data=matrix_multiplication^data_pi~50\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram data=matrix_multiplication^data_pi~51\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram data=matrix_multiplication^data_pi~52\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram data=matrix_multiplication^data_pi~53\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram data=matrix_multiplication^data_pi~54\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram data=matrix_multiplication^data_pi~55\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram data=matrix_multiplication^data_pi~56\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram data=matrix_multiplication^data_pi~57\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram data=matrix_multiplication^data_pi~58\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram data=matrix_multiplication^data_pi~59\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram data=matrix_multiplication^data_pi~60\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram data=matrix_multiplication^data_pi~61\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram data=matrix_multiplication^data_pi~62\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~62

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~124^LOGICAL_NOT~125 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~1 matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2722
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2722 matrix_multiplication^b_addr_0_2_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~126^LOGICAL_NOT~127 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_0_2_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~2715
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~124^LOGICAL_NOT~125 gnd matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~2715 matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2729
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2729 matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~124^LOGICAL_NOT~125 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~2 matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2723
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2723 matrix_multiplication^b_addr_0_2_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~126^LOGICAL_NOT~127 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_0_2_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~2716
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~124^LOGICAL_NOT~125 gnd matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~2716 matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2730
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2730 matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~124^LOGICAL_NOT~125 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~3 matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2724
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2724 matrix_multiplication^b_addr_0_2_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~126^LOGICAL_NOT~127 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_0_2_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~2717
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~124^LOGICAL_NOT~125 gnd matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~2717 matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2731
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2731 matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~124^LOGICAL_NOT~125 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~4 matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2725
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2725 matrix_multiplication^b_addr_0_2_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~126^LOGICAL_NOT~127 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_0_2_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~2718
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~124^LOGICAL_NOT~125 gnd matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~2718 matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2732
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2732 matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~124^LOGICAL_NOT~125 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~5 matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2726
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2726 matrix_multiplication^b_addr_0_2_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~126^LOGICAL_NOT~127 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_0_2_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~2719
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~124^LOGICAL_NOT~125 gnd matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~2719 matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2733
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2733 matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~124^LOGICAL_NOT~125 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~6 matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2727
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2727 matrix_multiplication^b_addr_0_2_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~126^LOGICAL_NOT~127 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_0_2_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~2720
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~124^LOGICAL_NOT~125 gnd matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~2720 matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2734
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~2734 matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2483
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2483 matrix_multiplication^c_addr_0_2_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~164^LOGICAL_NOT~165 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_0_2_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~2371
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~2371 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2595
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2595 matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2484
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2484 matrix_multiplication^c_addr_0_2_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~164^LOGICAL_NOT~165 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_0_2_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~2372
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~2372 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2596
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2596 matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2485
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2485 matrix_multiplication^c_addr_0_2_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~164^LOGICAL_NOT~165 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_0_2_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~2373
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~2373 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2597
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2597 matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2486
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2486 matrix_multiplication^c_addr_0_2_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~164^LOGICAL_NOT~165 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_0_2_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~2374
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~2374 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2598
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2598 matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2487
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2487 matrix_multiplication^c_addr_0_2_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~164^LOGICAL_NOT~165 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_0_2_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~2375
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~2375 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2599
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2599 matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2488
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2488 matrix_multiplication^c_addr_0_2_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~164^LOGICAL_NOT~165 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_0_2_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~2376
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~2376 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2600
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2600 matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2489
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2489 matrix_multiplication^c_addr_0_2_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~164^LOGICAL_NOT~165 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_0_2_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~2377
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~2377 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2601
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2601 matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE re matrix_multiplication^clk 0


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd\
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd\
 a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd\
 a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd\
 a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd\
 a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd\
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd\
 a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd\
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd\
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd\
 a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd\
 a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd\
 a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd\
 a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd\
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd\
 b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd\
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd\
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd\
 b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd\
 b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd\
 b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd\
 b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd\
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd\
 b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd\
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd\
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd\
 b_data[63]=gnd\
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~0\
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~1\
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~2\
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~3\
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~4\
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~5\
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~6\
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~7\
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~8\
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~9\
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~10\
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~11\
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~12\
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~13\
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~14\
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~15\
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~16\
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~17\
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~18\
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~19\
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~20\
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~21\
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~22\
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~23\
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~24\
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~25\
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~26\
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~27\
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~28\
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~29\
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~30\
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~31\
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~32\
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~33\
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~34\
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~35\
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~36\
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~37\
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~38\
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~39\
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~40\
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~41\
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~42\
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~43\
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~44\
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~45\
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~46\
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~47\
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~48\
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~49\
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~50\
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~51\
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~52\
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~53\
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~54\
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~55\
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~56\
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~57\
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~58\
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~59\
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~60\
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~61\
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~62\
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~63\
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~0\
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~1\
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~2\
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~3\
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~4\
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~5\
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~6\
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~7\
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~8\
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~9\
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~10\
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~11\
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~12\
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~13\
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~14\
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~15\
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~16\
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~17\
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~18\
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~19\
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~20\
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~21\
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~22\
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~23\
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~24\
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~25\
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~26\
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~27\
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~28\
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~29\
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~30\
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~31\
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~32\
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~33\
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~34\
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~35\
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~36\
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~37\
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~38\
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~39\
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~40\
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~41\
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~42\
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~43\
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~44\
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~45\
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~46\
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~47\
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~48\
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~49\
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~50\
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~51\
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~52\
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~53\
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~54\
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~55\
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~56\
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~57\
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~58\
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~59\
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~60\
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~61\
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~62\
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~63\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd\
 final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc a_loc[1]=gnd\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~0\
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~1\
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~2\
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~3\
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~4\
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~5\
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~6\
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~7\
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~8\
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~9\
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~10\
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~11\
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~12\
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~13\
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~14\
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~15\
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~16\
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~17\
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~18\
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~19\
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~20\
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~21\
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~22\
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~23\
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~24\
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~25\
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~26\
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~27\
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~28\
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~29\
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~30\
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~31\
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~32\
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~33\
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~34\
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~35\
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~36\
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~37\
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~38\
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~39\
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~40\
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~41\
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~42\
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~43\
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~44\
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~45\
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~46\
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~47\
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~48\
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~49\
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~50\
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~51\
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~52\
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~53\
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~54\
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~55\
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~56\
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~57\
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~58\
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~59\
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~60\
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~61\
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~62\
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~63


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd\
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd\
 a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd\
 a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd\
 a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd\
 a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd\
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd\
 a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd\
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd\
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd\
 a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd\
 a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd\
 a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd\
 a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd\
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd\
 b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd\
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd\
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd\
 b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd\
 b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd\
 b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd\
 b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd\
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd\
 b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd\
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd\
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd\
 b_data[63]=gnd\
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~0\
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~1\
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~2\
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~3\
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~4\
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~5\
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~6\
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~7\
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~8\
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~9\
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~10\
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~11\
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~12\
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~13\
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~14\
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~15\
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~16\
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~17\
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~18\
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~19\
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~20\
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~21\
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~22\
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~23\
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~24\
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~25\
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~26\
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~27\
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~28\
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~29\
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~30\
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~31\
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~32\
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~33\
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~34\
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~35\
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~36\
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~37\
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~38\
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~39\
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~40\
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~41\
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~42\
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~43\
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~44\
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~45\
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~46\
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~47\
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~48\
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~49\
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~50\
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~51\
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~52\
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~53\
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~54\
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~55\
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~56\
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~57\
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~58\
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~59\
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~60\
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~61\
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~62\
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~63\
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~0\
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~1\
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~2\
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~3\
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~4\
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~5\
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~6\
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~7\
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~8\
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~9\
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~10\
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~11\
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~12\
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~13\
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~14\
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~15\
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~16\
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~17\
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~18\
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~19\
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~20\
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~21\
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~22\
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~23\
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~24\
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~25\
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~26\
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~27\
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~28\
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~29\
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~30\
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~31\
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~32\
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~33\
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~34\
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~35\
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~36\
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~37\
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~38\
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~39\
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~40\
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~41\
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~42\
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~43\
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~44\
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~45\
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~46\
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~47\
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~48\
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~49\
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~50\
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~51\
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~52\
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~53\
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~54\
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~55\
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~56\
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~57\
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~58\
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~59\
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~60\
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~61\
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~62\
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~63\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd\
 final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd a_loc[1]=vcc\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~0\
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~1\
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~2\
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~3\
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~4\
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~5\
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~6\
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~7\
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~8\
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~9\
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~10\
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~11\
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~12\
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~13\
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~14\
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~15\
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~16\
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~17\
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~18\
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~19\
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~20\
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~21\
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~22\
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~23\
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~24\
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~25\
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~26\
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~27\
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~28\
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~29\
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~30\
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~31\
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~32\
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~33\
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~34\
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~35\
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~36\
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~37\
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~38\
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~39\
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~40\
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~41\
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~42\
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~43\
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~44\
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~45\
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~46\
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~47\
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~48\
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~49\
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~50\
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~51\
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~52\
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~53\
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~54\
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~55\
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~56\
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~57\
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~58\
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~59\
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~60\
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~61\
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~62\
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~63


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd\
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd\
 a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd\
 a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd\
 a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd\
 a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd\
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd\
 a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd\
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd\
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd\
 a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd\
 a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd\
 a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd\
 a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd\
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd\
 b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd\
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd\
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd\
 b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd\
 b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd\
 b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd\
 b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd\
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd\
 b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd\
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd\
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd\
 b_data[63]=gnd\
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~0\
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~1\
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~2\
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~3\
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~4\
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~5\
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~6\
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~7\
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~8\
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~9\
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~10\
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~11\
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~12\
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~13\
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~14\
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~15\
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~16\
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~17\
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~18\
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~19\
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~20\
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~21\
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~22\
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~23\
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~24\
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~25\
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~26\
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~27\
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~28\
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~29\
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~30\
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~31\
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~32\
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~33\
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~34\
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~35\
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~36\
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~37\
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~38\
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~39\
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~40\
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~41\
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~42\
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~43\
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~44\
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~45\
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~46\
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~47\
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~48\
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~49\
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~50\
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~51\
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~52\
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~53\
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~54\
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~55\
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~56\
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~57\
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~58\
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~59\
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~60\
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~61\
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~62\
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~63\
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~0\
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~1\
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~2\
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~3\
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~4\
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~5\
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~6\
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~7\
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~8\
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~9\
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~10\
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~11\
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~12\
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~13\
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~14\
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~15\
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~16\
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~17\
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~18\
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~19\
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~20\
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~21\
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~22\
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~23\
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~24\
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~25\
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~26\
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~27\
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~28\
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~29\
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~30\
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~31\
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~32\
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~33\
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~34\
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~35\
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~36\
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~37\
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~38\
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~39\
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~40\
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~41\
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~42\
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~43\
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~44\
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~45\
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~46\
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~47\
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~48\
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~49\
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~50\
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~51\
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~52\
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~53\
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~54\
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~55\
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~56\
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~57\
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~58\
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~59\
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~60\
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~61\
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~62\
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~63\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd\
 final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc a_loc[1]=vcc\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~0\
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~1\
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~2\
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~3\
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~4\
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~5\
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~6\
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~7\
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~8\
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~9\
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~10\
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~11\
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~12\
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~13\
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~14\
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~15\
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~16\
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~17\
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~18\
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~19\
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~20\
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~21\
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~22\
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~23\
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~24\
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~25\
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~26\
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~27\
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~28\
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~29\
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~30\
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~31\
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~32\
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~33\
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~34\
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~35\
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~36\
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~37\
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~38\
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~39\
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~40\
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~41\
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~42\
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~43\
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~44\
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~45\
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~46\
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~47\
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~48\
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~49\
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~50\
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~51\
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~52\
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~53\
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~54\
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~55\
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~56\
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~57\
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~58\
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~59\
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~60\
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~61\
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~62\
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~63

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2560
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2560 matrix_multiplication^c_addr_3_1_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~263^LOGICAL_NOT~264 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_3_1_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~263^MUX_2~2448
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~263^MUX_2~2448 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2672
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2672 matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2561
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2561 matrix_multiplication^c_addr_3_1_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~263^LOGICAL_NOT~264 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_3_1_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~263^MUX_2~2449
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~263^MUX_2~2449 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2673
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2673 matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2562
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2562 matrix_multiplication^c_addr_3_1_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~263^LOGICAL_NOT~264 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_3_1_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~263^MUX_2~2450
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~263^MUX_2~2450 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2674
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2674 matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2563
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2563 matrix_multiplication^c_addr_3_1_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~263^LOGICAL_NOT~264 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_3_1_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~263^MUX_2~2451
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~263^MUX_2~2451 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2675
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2675 matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2564
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2564 matrix_multiplication^c_addr_3_1_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~263^LOGICAL_NOT~264 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_3_1_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~263^MUX_2~2452
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~263^MUX_2~2452 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2676
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2676 matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2565
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2565 matrix_multiplication^c_addr_3_1_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~263^LOGICAL_NOT~264 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_3_1_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~263^MUX_2~2453
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~263^MUX_2~2453 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2677
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2677 matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2566
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2566 matrix_multiplication^c_addr_3_1_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~263^LOGICAL_NOT~264 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_3_1_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~263^MUX_2~2454
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~263^MUX_2~2454 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2678
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2678 matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2532
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2532 matrix_multiplication^c_addr_2_1_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~227^LOGICAL_NOT~228 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_2_1_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~227^MUX_2~2420
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~227^MUX_2~2420 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2644
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2644 matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2533
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2533 matrix_multiplication^c_addr_2_1_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~227^LOGICAL_NOT~228 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_2_1_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~227^MUX_2~2421
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~227^MUX_2~2421 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2645
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2645 matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2534
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2534 matrix_multiplication^c_addr_2_1_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~227^LOGICAL_NOT~228 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_2_1_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~227^MUX_2~2422
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~227^MUX_2~2422 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2646
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2646 matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2535
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2535 matrix_multiplication^c_addr_2_1_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~227^LOGICAL_NOT~228 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_2_1_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~227^MUX_2~2423
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~227^MUX_2~2423 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2647
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2647 matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2536
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2536 matrix_multiplication^c_addr_2_1_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~227^LOGICAL_NOT~228 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_2_1_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~227^MUX_2~2424
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~227^MUX_2~2424 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2648
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2648 matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2537
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2537 matrix_multiplication^c_addr_2_1_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~227^LOGICAL_NOT~228 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_2_1_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~227^MUX_2~2425
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~227^MUX_2~2425 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2649
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2649 matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2538
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2538 matrix_multiplication^c_addr_2_1_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~227^LOGICAL_NOT~228 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_2_1_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~227^MUX_2~2426
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~227^MUX_2~2426 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2650
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2650 matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2504
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2504 matrix_multiplication^c_addr_1_1_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~191^LOGICAL_NOT~192 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_1_1_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~191^MUX_2~2392
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~191^MUX_2~2392 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2616
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2616 matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2505
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2505 matrix_multiplication^c_addr_1_1_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~191^LOGICAL_NOT~192 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_1_1_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~191^MUX_2~2393
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~191^MUX_2~2393 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2617
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2617 matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2506
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2506 matrix_multiplication^c_addr_1_1_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~191^LOGICAL_NOT~192 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_1_1_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~191^MUX_2~2394
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~191^MUX_2~2394 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2618
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2618 matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2507
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2507 matrix_multiplication^c_addr_1_1_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~191^LOGICAL_NOT~192 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_1_1_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~191^MUX_2~2395
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~191^MUX_2~2395 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2619
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2619 matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2508
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2508 matrix_multiplication^c_addr_1_1_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~191^LOGICAL_NOT~192 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_1_1_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~191^MUX_2~2396
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~191^MUX_2~2396 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2620
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2620 matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2509
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2509 matrix_multiplication^c_addr_1_1_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~191^LOGICAL_NOT~192 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_1_1_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~191^MUX_2~2397
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~191^MUX_2~2397 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2621
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2621 matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2510
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2510 matrix_multiplication^c_addr_1_1_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~191^LOGICAL_NOT~192 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_1_1_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~191^MUX_2~2398
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~191^MUX_2~2398 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2622
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2622 matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~113^LOGICAL_NOT~114 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~0 matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2742
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2742 matrix_multiplication^b_addr_0_1_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~115^LOGICAL_NOT~116 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_0_1_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~2735
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~113^LOGICAL_NOT~114 gnd matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~2735 matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2749
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2749 matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram data=matrix_multiplication^data_pi~63\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~63


.subckt single_port_ram data=matrix_multiplication^data_pi~0\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram data=matrix_multiplication^data_pi~1\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram data=matrix_multiplication^data_pi~2\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram data=matrix_multiplication^data_pi~3\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram data=matrix_multiplication^data_pi~4\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram data=matrix_multiplication^data_pi~5\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram data=matrix_multiplication^data_pi~6\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram data=matrix_multiplication^data_pi~7\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram data=matrix_multiplication^data_pi~8\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram data=matrix_multiplication^data_pi~9\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram data=matrix_multiplication^data_pi~10\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram data=matrix_multiplication^data_pi~11\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram data=matrix_multiplication^data_pi~12\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram data=matrix_multiplication^data_pi~13\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram data=matrix_multiplication^data_pi~14\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram data=matrix_multiplication^data_pi~15\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram data=matrix_multiplication^data_pi~16\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram data=matrix_multiplication^data_pi~17\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram data=matrix_multiplication^data_pi~18\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram data=matrix_multiplication^data_pi~19\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram data=matrix_multiplication^data_pi~20\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram data=matrix_multiplication^data_pi~21\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram data=matrix_multiplication^data_pi~22\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram data=matrix_multiplication^data_pi~23\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram data=matrix_multiplication^data_pi~24\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram data=matrix_multiplication^data_pi~25\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram data=matrix_multiplication^data_pi~26\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram data=matrix_multiplication^data_pi~27\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram data=matrix_multiplication^data_pi~28\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram data=matrix_multiplication^data_pi~29\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram data=matrix_multiplication^data_pi~30\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram data=matrix_multiplication^data_pi~31\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram data=matrix_multiplication^data_pi~32\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram data=matrix_multiplication^data_pi~33\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram data=matrix_multiplication^data_pi~34\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram data=matrix_multiplication^data_pi~35\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram data=matrix_multiplication^data_pi~36\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram data=matrix_multiplication^data_pi~37\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram data=matrix_multiplication^data_pi~38\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram data=matrix_multiplication^data_pi~39\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram data=matrix_multiplication^data_pi~40\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram data=matrix_multiplication^data_pi~41\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram data=matrix_multiplication^data_pi~42\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram data=matrix_multiplication^data_pi~43\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram data=matrix_multiplication^data_pi~44\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram data=matrix_multiplication^data_pi~45\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram data=matrix_multiplication^data_pi~46\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram data=matrix_multiplication^data_pi~47\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram data=matrix_multiplication^data_pi~48\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram data=matrix_multiplication^data_pi~49\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram data=matrix_multiplication^data_pi~50\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram data=matrix_multiplication^data_pi~51\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram data=matrix_multiplication^data_pi~52\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram data=matrix_multiplication^data_pi~53\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram data=matrix_multiplication^data_pi~54\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram data=matrix_multiplication^data_pi~55\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram data=matrix_multiplication^data_pi~56\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram data=matrix_multiplication^data_pi~57\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram data=matrix_multiplication^data_pi~58\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram data=matrix_multiplication^data_pi~59\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram data=matrix_multiplication^data_pi~60\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram data=matrix_multiplication^data_pi~61\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram data=matrix_multiplication^data_pi~62\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~62

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~113^LOGICAL_NOT~114 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~1 matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2743
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2743 matrix_multiplication^b_addr_0_1_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~115^LOGICAL_NOT~116 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_0_1_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~2736
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~113^LOGICAL_NOT~114 gnd matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~2736 matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2750
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2750 matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~113^LOGICAL_NOT~114 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~2 matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2744
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2744 matrix_multiplication^b_addr_0_1_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~115^LOGICAL_NOT~116 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_0_1_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~2737
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~113^LOGICAL_NOT~114 gnd matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~2737 matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2751
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2751 matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~113^LOGICAL_NOT~114 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~3 matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2745
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2745 matrix_multiplication^b_addr_0_1_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~115^LOGICAL_NOT~116 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_0_1_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~2738
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~113^LOGICAL_NOT~114 gnd matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~2738 matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2752
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2752 matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~113^LOGICAL_NOT~114 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~4 matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2746
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2746 matrix_multiplication^b_addr_0_1_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~115^LOGICAL_NOT~116 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_0_1_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~2739
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~113^LOGICAL_NOT~114 gnd matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~2739 matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2753
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2753 matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~113^LOGICAL_NOT~114 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~5 matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2747
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2747 matrix_multiplication^b_addr_0_1_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~115^LOGICAL_NOT~116 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_0_1_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~2740
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~113^LOGICAL_NOT~114 gnd matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~2740 matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2754
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2754 matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~113^LOGICAL_NOT~114 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~6 matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2748
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2748 matrix_multiplication^b_addr_0_1_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~115^LOGICAL_NOT~116 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_0_1_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~2741
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~113^LOGICAL_NOT~114 gnd matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~2741 matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2755
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~2755 matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2476
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2476 matrix_multiplication^c_addr_0_1_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~155^LOGICAL_NOT~156 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_0_1_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~2364
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~2364 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2588
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2588 matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2477
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2477 matrix_multiplication^c_addr_0_1_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~155^LOGICAL_NOT~156 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_0_1_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~2365
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~2365 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2589
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2589 matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2478
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2478 matrix_multiplication^c_addr_0_1_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~155^LOGICAL_NOT~156 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_0_1_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~2366
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~2366 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2590
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2590 matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2479
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2479 matrix_multiplication^c_addr_0_1_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~155^LOGICAL_NOT~156 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_0_1_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~2367
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~2367 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2591
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2591 matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2480
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2480 matrix_multiplication^c_addr_0_1_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~155^LOGICAL_NOT~156 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_0_1_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~2368
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~2368 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2592
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2592 matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2481
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2481 matrix_multiplication^c_addr_0_1_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~155^LOGICAL_NOT~156 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_0_1_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~2369
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~2369 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2593
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2593 matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2482
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2482 matrix_multiplication^c_addr_0_1_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~155^LOGICAL_NOT~156 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_0_1_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~2370
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~2370 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2594
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2594 matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE re matrix_multiplication^clk 0


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul\
 a_data[0]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~0\
 a_data[1]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~1\
 a_data[2]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~2\
 a_data[3]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~3\
 a_data[4]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~4\
 a_data[5]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~5\
 a_data[6]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~6\
 a_data[7]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~7\
 a_data[8]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~8\
 a_data[9]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~9\
 a_data[10]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~10\
 a_data[11]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11\
 a_data[12]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~12\
 a_data[13]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13\
 a_data[14]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~14\
 a_data[15]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~15\
 a_data[16]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~16\
 a_data[17]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~17\
 a_data[18]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~18\
 a_data[19]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~19\
 a_data[20]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~20\
 a_data[21]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~21\
 a_data[22]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~22\
 a_data[23]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~23\
 a_data[24]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~24\
 a_data[25]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~25\
 a_data[26]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~26\
 a_data[27]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~27\
 a_data[28]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~28\
 a_data[29]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~29\
 a_data[30]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~30\
 a_data[31]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~31\
 a_data[32]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~32\
 a_data[33]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~33\
 a_data[34]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~34\
 a_data[35]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~35\
 a_data[36]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~36\
 a_data[37]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~37\
 a_data[38]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~38\
 a_data[39]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~39\
 a_data[40]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~40\
 a_data[41]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~41\
 a_data[42]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~42\
 a_data[43]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~43\
 a_data[44]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~44\
 a_data[45]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~45\
 a_data[46]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~46\
 a_data[47]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~47\
 a_data[48]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~48\
 a_data[49]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~49\
 a_data[50]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~50\
 a_data[51]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~51\
 a_data[52]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~52\
 a_data[53]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~53\
 a_data[54]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~54\
 a_data[55]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~55\
 a_data[56]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~56\
 a_data[57]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~57\
 a_data[58]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~58\
 a_data[59]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~59\
 a_data[60]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~60\
 a_data[61]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~61\
 a_data[62]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~62\
 a_data[63]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~63\
 b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd\
 b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd\
 b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd\
 b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd\
 b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd\
 b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd\
 b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd\
 b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd\
 b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd\
 b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd\
 b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd\
 b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd\
 b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data_in[0]=gnd\
 a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd\
 a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd\
 a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd\
 a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd a_data_in[16]=gnd\
 a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd\
 a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd a_data_in[24]=gnd\
 a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd\
 a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd\
 a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd\
 a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd\
 a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd a_data_in[44]=gnd\
 a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd\
 a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd a_data_in[52]=gnd\
 a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd\
 a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd\
 a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd\
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~0\
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~1\
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~2\
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~3\
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~4\
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~5\
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~6\
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~7\
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~8\
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~9\
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~10\
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~11\
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~12\
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~13\
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~14\
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~15\
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~16\
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~17\
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~18\
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~19\
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~20\
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~21\
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~22\
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~23\
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~24\
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~25\
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~26\
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~27\
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~28\
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~29\
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~30\
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~31\
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~32\
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~33\
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~34\
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~35\
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~36\
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~37\
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~38\
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~39\
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~40\
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~41\
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~42\
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~43\
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~44\
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~45\
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~46\
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~47\
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~48\
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~49\
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~50\
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~51\
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~52\
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~53\
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~54\
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~55\
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~56\
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~57\
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~58\
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~59\
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~60\
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~61\
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~62\
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~63\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd\
 final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc a_loc[1]=gnd\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~0\
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~1\
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~2\
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~3\
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~4\
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~5\
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~6\
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~7\
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~8\
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~9\
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~10\
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~11\
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~12\
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~13\
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~14\
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~15\
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~16\
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~17\
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~18\
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~19\
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~20\
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~21\
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~22\
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~23\
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~24\
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~25\
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~26\
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~27\
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~28\
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~29\
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~30\
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~31\
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~32\
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~33\
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~34\
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~35\
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~36\
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~37\
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~38\
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~39\
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~40\
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~41\
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~42\
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~43\
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~44\
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~45\
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~46\
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~47\
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~48\
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~49\
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~50\
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~51\
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~52\
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~53\
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~54\
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~55\
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~56\
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~57\
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~58\
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~59\
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~60\
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~61\
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~62\
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~63


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul\
 a_data[0]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~0\
 a_data[1]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~1\
 a_data[2]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~2\
 a_data[3]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~3\
 a_data[4]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~4\
 a_data[5]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~5\
 a_data[6]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~6\
 a_data[7]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~7\
 a_data[8]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~8\
 a_data[9]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~9\
 a_data[10]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~10\
 a_data[11]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~11\
 a_data[12]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~12\
 a_data[13]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~13\
 a_data[14]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~14\
 a_data[15]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~15\
 a_data[16]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~16\
 a_data[17]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~17\
 a_data[18]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~18\
 a_data[19]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~19\
 a_data[20]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~20\
 a_data[21]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~21\
 a_data[22]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~22\
 a_data[23]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~23\
 a_data[24]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~24\
 a_data[25]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~25\
 a_data[26]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~26\
 a_data[27]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~27\
 a_data[28]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~28\
 a_data[29]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~29\
 a_data[30]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~30\
 a_data[31]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~31\
 a_data[32]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~32\
 a_data[33]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~33\
 a_data[34]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~34\
 a_data[35]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~35\
 a_data[36]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~36\
 a_data[37]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~37\
 a_data[38]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~38\
 a_data[39]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~39\
 a_data[40]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~40\
 a_data[41]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~41\
 a_data[42]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~42\
 a_data[43]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~43\
 a_data[44]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~44\
 a_data[45]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~45\
 a_data[46]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~46\
 a_data[47]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~47\
 a_data[48]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~48\
 a_data[49]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~49\
 a_data[50]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~50\
 a_data[51]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~51\
 a_data[52]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~52\
 a_data[53]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~53\
 a_data[54]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~54\
 a_data[55]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~55\
 a_data[56]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~56\
 a_data[57]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~57\
 a_data[58]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~58\
 a_data[59]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~59\
 a_data[60]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~60\
 a_data[61]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~61\
 a_data[62]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~62\
 a_data[63]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~63\
 b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd\
 b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd\
 b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd\
 b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd\
 b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd\
 b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd\
 b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd\
 b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd\
 b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd\
 b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd\
 b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd\
 b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd\
 b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data_in[0]=gnd\
 a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd\
 a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd\
 a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd\
 a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd a_data_in[16]=gnd\
 a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd\
 a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd a_data_in[24]=gnd\
 a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd\
 a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd\
 a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd\
 a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd\
 a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd a_data_in[44]=gnd\
 a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd\
 a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd a_data_in[52]=gnd\
 a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd\
 a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd\
 a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd\
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~0\
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~1\
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~2\
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~3\
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~4\
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~5\
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~6\
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~7\
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~8\
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~9\
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~10\
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~11\
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~12\
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~13\
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~14\
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~15\
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~16\
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~17\
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~18\
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~19\
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~20\
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~21\
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~22\
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~23\
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~24\
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~25\
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~26\
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~27\
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~28\
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~29\
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~30\
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~31\
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~32\
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~33\
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~34\
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~35\
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~36\
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~37\
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~38\
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~39\
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~40\
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~41\
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~42\
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~43\
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~44\
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~45\
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~46\
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~47\
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~48\
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~49\
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~50\
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~51\
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~52\
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~53\
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~54\
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~55\
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~56\
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~57\
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~58\
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~59\
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~60\
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~61\
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~62\
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~63\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd\
 final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd a_loc[1]=vcc\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~0\
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~1\
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~2\
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~3\
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~4\
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~5\
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~6\
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~7\
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~8\
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~9\
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~10\
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~11\
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~12\
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~13\
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~14\
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~15\
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~16\
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~17\
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~18\
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~19\
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~20\
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~21\
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~22\
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~23\
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~24\
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~25\
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~26\
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~27\
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~28\
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~29\
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~30\
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~31\
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~32\
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~33\
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~34\
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~35\
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~36\
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~37\
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~38\
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~39\
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~40\
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~41\
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~42\
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~43\
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~44\
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~45\
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~46\
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~47\
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~48\
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~49\
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~50\
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~51\
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~52\
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~53\
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~54\
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~55\
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~56\
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~57\
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~58\
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~59\
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~60\
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~61\
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~62\
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~63


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul\
 a_data[0]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~0\
 a_data[1]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~1\
 a_data[2]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~2\
 a_data[3]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~3\
 a_data[4]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~4\
 a_data[5]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~5\
 a_data[6]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6\
 a_data[7]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~7\
 a_data[8]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~8\
 a_data[9]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~9\
 a_data[10]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~10\
 a_data[11]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~11\
 a_data[12]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~12\
 a_data[13]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~13\
 a_data[14]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~14\
 a_data[15]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~15\
 a_data[16]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~16\
 a_data[17]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~17\
 a_data[18]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~18\
 a_data[19]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~19\
 a_data[20]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~20\
 a_data[21]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~21\
 a_data[22]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~22\
 a_data[23]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~23\
 a_data[24]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~24\
 a_data[25]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~25\
 a_data[26]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~26\
 a_data[27]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~27\
 a_data[28]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~28\
 a_data[29]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~29\
 a_data[30]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~30\
 a_data[31]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~31\
 a_data[32]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~32\
 a_data[33]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~33\
 a_data[34]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~34\
 a_data[35]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~35\
 a_data[36]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~36\
 a_data[37]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~37\
 a_data[38]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~38\
 a_data[39]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~39\
 a_data[40]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~40\
 a_data[41]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~41\
 a_data[42]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~42\
 a_data[43]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~43\
 a_data[44]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~44\
 a_data[45]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~45\
 a_data[46]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~46\
 a_data[47]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~47\
 a_data[48]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~48\
 a_data[49]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~49\
 a_data[50]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~50\
 a_data[51]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~51\
 a_data[52]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~52\
 a_data[53]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~53\
 a_data[54]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~54\
 a_data[55]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~55\
 a_data[56]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~56\
 a_data[57]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~57\
 a_data[58]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~58\
 a_data[59]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~59\
 a_data[60]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~60\
 a_data[61]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~61\
 a_data[62]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~62\
 a_data[63]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~63\
 b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd\
 b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd\
 b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd\
 b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd\
 b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd\
 b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd\
 b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd\
 b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd\
 b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd\
 b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd\
 b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd\
 b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd\
 b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data_in[0]=gnd\
 a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd\
 a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd\
 a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd\
 a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd a_data_in[16]=gnd\
 a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd\
 a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd a_data_in[24]=gnd\
 a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd\
 a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd\
 a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd\
 a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd\
 a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd a_data_in[44]=gnd\
 a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd\
 a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd a_data_in[52]=gnd\
 a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd\
 a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd\
 a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd\
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~0\
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~1\
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~2\
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~3\
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~4\
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~5\
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~6\
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~7\
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~8\
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~9\
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~10\
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~11\
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~12\
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~13\
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~14\
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~15\
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~16\
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~17\
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~18\
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~19\
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~20\
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~21\
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~22\
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~23\
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~24\
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~25\
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~26\
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~27\
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~28\
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~29\
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~30\
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~31\
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~32\
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~33\
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~34\
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~35\
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~36\
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~37\
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~38\
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~39\
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~40\
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~41\
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~42\
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~43\
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~44\
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~45\
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~46\
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~47\
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~48\
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~49\
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~50\
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~51\
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~52\
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~53\
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~54\
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~55\
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~56\
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~57\
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~58\
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~59\
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~60\
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~61\
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~62\
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~63\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd\
 final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc a_loc[1]=vcc\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~0\
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~1\
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~2\
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~3\
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~4\
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~5\
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~6\
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~7\
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~8\
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~9\
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~10\
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~11\
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~12\
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~13\
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~14\
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~15\
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~16\
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~17\
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~18\
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~19\
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~20\
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~21\
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~22\
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~23\
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~24\
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~25\
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~26\
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~27\
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~28\
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~29\
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~30\
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~31\
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~32\
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~33\
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~34\
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~35\
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~36\
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~37\
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~38\
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~39\
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~40\
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~41\
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~42\
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~43\
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~44\
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~45\
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~46\
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~47\
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~48\
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~49\
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~50\
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~51\
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~52\
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~53\
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~54\
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~55\
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~56\
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~57\
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~58\
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~59\
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~60\
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~61\
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~62\
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~63

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~91^LOGICAL_NOT~92 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~0 matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2763
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2763 matrix_multiplication^a_addr_3_0_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~93^LOGICAL_NOT~94 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_3_0_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~93^MUX_2~2756
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~91^LOGICAL_NOT~92 gnd matrix_multiplication^MULTI_PORT_MUX~93^MUX_2~2756 matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2770
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2770 matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram data=matrix_multiplication^data_pi~63\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~63


.subckt single_port_ram data=matrix_multiplication^data_pi~0\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram data=matrix_multiplication^data_pi~1\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram data=matrix_multiplication^data_pi~2\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram data=matrix_multiplication^data_pi~3\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram data=matrix_multiplication^data_pi~4\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram data=matrix_multiplication^data_pi~5\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram data=matrix_multiplication^data_pi~6\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram data=matrix_multiplication^data_pi~7\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram data=matrix_multiplication^data_pi~8\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram data=matrix_multiplication^data_pi~9\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram data=matrix_multiplication^data_pi~10\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram data=matrix_multiplication^data_pi~11\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram data=matrix_multiplication^data_pi~12\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram data=matrix_multiplication^data_pi~13\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram data=matrix_multiplication^data_pi~14\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram data=matrix_multiplication^data_pi~15\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram data=matrix_multiplication^data_pi~16\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram data=matrix_multiplication^data_pi~17\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram data=matrix_multiplication^data_pi~18\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram data=matrix_multiplication^data_pi~19\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram data=matrix_multiplication^data_pi~20\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram data=matrix_multiplication^data_pi~21\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram data=matrix_multiplication^data_pi~22\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram data=matrix_multiplication^data_pi~23\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram data=matrix_multiplication^data_pi~24\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram data=matrix_multiplication^data_pi~25\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram data=matrix_multiplication^data_pi~26\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram data=matrix_multiplication^data_pi~27\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram data=matrix_multiplication^data_pi~28\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram data=matrix_multiplication^data_pi~29\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram data=matrix_multiplication^data_pi~30\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram data=matrix_multiplication^data_pi~31\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram data=matrix_multiplication^data_pi~32\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram data=matrix_multiplication^data_pi~33\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram data=matrix_multiplication^data_pi~34\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram data=matrix_multiplication^data_pi~35\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram data=matrix_multiplication^data_pi~36\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram data=matrix_multiplication^data_pi~37\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram data=matrix_multiplication^data_pi~38\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram data=matrix_multiplication^data_pi~39\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram data=matrix_multiplication^data_pi~40\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram data=matrix_multiplication^data_pi~41\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram data=matrix_multiplication^data_pi~42\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram data=matrix_multiplication^data_pi~43\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram data=matrix_multiplication^data_pi~44\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram data=matrix_multiplication^data_pi~45\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram data=matrix_multiplication^data_pi~46\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram data=matrix_multiplication^data_pi~47\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram data=matrix_multiplication^data_pi~48\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram data=matrix_multiplication^data_pi~49\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram data=matrix_multiplication^data_pi~50\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram data=matrix_multiplication^data_pi~51\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram data=matrix_multiplication^data_pi~52\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram data=matrix_multiplication^data_pi~53\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram data=matrix_multiplication^data_pi~54\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram data=matrix_multiplication^data_pi~55\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram data=matrix_multiplication^data_pi~56\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram data=matrix_multiplication^data_pi~57\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram data=matrix_multiplication^data_pi~58\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram data=matrix_multiplication^data_pi~59\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram data=matrix_multiplication^data_pi~60\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram data=matrix_multiplication^data_pi~61\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram data=matrix_multiplication^data_pi~62\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~62

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~91^LOGICAL_NOT~92 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~1 matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2764
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2764 matrix_multiplication^a_addr_3_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~93^LOGICAL_NOT~94 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_3_0_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~93^MUX_2~2757
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~91^LOGICAL_NOT~92 gnd matrix_multiplication^MULTI_PORT_MUX~93^MUX_2~2757 matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2771
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2771 matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~91^LOGICAL_NOT~92 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~2 matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2765
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2765 matrix_multiplication^a_addr_3_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~93^LOGICAL_NOT~94 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_3_0_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~93^MUX_2~2758
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~91^LOGICAL_NOT~92 gnd matrix_multiplication^MULTI_PORT_MUX~93^MUX_2~2758 matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2772
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2772 matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~91^LOGICAL_NOT~92 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~3 matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2766
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2766 matrix_multiplication^a_addr_3_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~93^LOGICAL_NOT~94 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_3_0_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~93^MUX_2~2759
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~91^LOGICAL_NOT~92 gnd matrix_multiplication^MULTI_PORT_MUX~93^MUX_2~2759 matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2773
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2773 matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~91^LOGICAL_NOT~92 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~4 matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2767
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2767 matrix_multiplication^a_addr_3_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~93^LOGICAL_NOT~94 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_3_0_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~93^MUX_2~2760
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~91^LOGICAL_NOT~92 gnd matrix_multiplication^MULTI_PORT_MUX~93^MUX_2~2760 matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2774
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2774 matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~91^LOGICAL_NOT~92 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~5 matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2768
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2768 matrix_multiplication^a_addr_3_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~93^LOGICAL_NOT~94 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_3_0_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~93^MUX_2~2761
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~91^LOGICAL_NOT~92 gnd matrix_multiplication^MULTI_PORT_MUX~93^MUX_2~2761 matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2775
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2775 matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~91^LOGICAL_NOT~92 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~6 matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2769
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2769 matrix_multiplication^a_addr_3_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~93^LOGICAL_NOT~94 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_3_0_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~93^MUX_2~2762
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~91^LOGICAL_NOT~92 gnd matrix_multiplication^MULTI_PORT_MUX~93^MUX_2~2762 matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2776
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~91^MUX_2~2776 matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2553
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2553 matrix_multiplication^c_addr_3_0_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~254^LOGICAL_NOT~255 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_3_0_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~254^MUX_2~2441
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~254^MUX_2~2441 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2665
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2665 matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2554
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2554 matrix_multiplication^c_addr_3_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~254^LOGICAL_NOT~255 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_3_0_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~254^MUX_2~2442
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~254^MUX_2~2442 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2666
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2666 matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2555
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2555 matrix_multiplication^c_addr_3_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~254^LOGICAL_NOT~255 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_3_0_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~254^MUX_2~2443
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~254^MUX_2~2443 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2667
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2667 matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2556
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2556 matrix_multiplication^c_addr_3_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~254^LOGICAL_NOT~255 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_3_0_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~254^MUX_2~2444
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~254^MUX_2~2444 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2668
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2668 matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2557
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2557 matrix_multiplication^c_addr_3_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~254^LOGICAL_NOT~255 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_3_0_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~254^MUX_2~2445
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~254^MUX_2~2445 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2669
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2669 matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2558
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2558 matrix_multiplication^c_addr_3_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~254^LOGICAL_NOT~255 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_3_0_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~254^MUX_2~2446
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~254^MUX_2~2446 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2670
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2670 matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2559
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2559 matrix_multiplication^c_addr_3_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~254^LOGICAL_NOT~255 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_3_0_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~254^MUX_2~2447
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~254^MUX_2~2447 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2671
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2671 matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~80^LOGICAL_NOT~81 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~0 matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2784
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2784 matrix_multiplication^a_addr_2_0_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~82^LOGICAL_NOT~83 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_2_0_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~82^MUX_2~2777
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~80^LOGICAL_NOT~81 gnd matrix_multiplication^MULTI_PORT_MUX~82^MUX_2~2777 matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2791
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2791 matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram data=matrix_multiplication^data_pi~63\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~63


.subckt single_port_ram data=matrix_multiplication^data_pi~0\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram data=matrix_multiplication^data_pi~1\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram data=matrix_multiplication^data_pi~2\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram data=matrix_multiplication^data_pi~3\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram data=matrix_multiplication^data_pi~4\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram data=matrix_multiplication^data_pi~5\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram data=matrix_multiplication^data_pi~6\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram data=matrix_multiplication^data_pi~7\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram data=matrix_multiplication^data_pi~8\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram data=matrix_multiplication^data_pi~9\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram data=matrix_multiplication^data_pi~10\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram data=matrix_multiplication^data_pi~11\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram data=matrix_multiplication^data_pi~12\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram data=matrix_multiplication^data_pi~13\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram data=matrix_multiplication^data_pi~14\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram data=matrix_multiplication^data_pi~15\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram data=matrix_multiplication^data_pi~16\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram data=matrix_multiplication^data_pi~17\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram data=matrix_multiplication^data_pi~18\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram data=matrix_multiplication^data_pi~19\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram data=matrix_multiplication^data_pi~20\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram data=matrix_multiplication^data_pi~21\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram data=matrix_multiplication^data_pi~22\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram data=matrix_multiplication^data_pi~23\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram data=matrix_multiplication^data_pi~24\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram data=matrix_multiplication^data_pi~25\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram data=matrix_multiplication^data_pi~26\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram data=matrix_multiplication^data_pi~27\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram data=matrix_multiplication^data_pi~28\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram data=matrix_multiplication^data_pi~29\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram data=matrix_multiplication^data_pi~30\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram data=matrix_multiplication^data_pi~31\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram data=matrix_multiplication^data_pi~32\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram data=matrix_multiplication^data_pi~33\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram data=matrix_multiplication^data_pi~34\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram data=matrix_multiplication^data_pi~35\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram data=matrix_multiplication^data_pi~36\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram data=matrix_multiplication^data_pi~37\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram data=matrix_multiplication^data_pi~38\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram data=matrix_multiplication^data_pi~39\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram data=matrix_multiplication^data_pi~40\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram data=matrix_multiplication^data_pi~41\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram data=matrix_multiplication^data_pi~42\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram data=matrix_multiplication^data_pi~43\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram data=matrix_multiplication^data_pi~44\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram data=matrix_multiplication^data_pi~45\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram data=matrix_multiplication^data_pi~46\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram data=matrix_multiplication^data_pi~47\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram data=matrix_multiplication^data_pi~48\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram data=matrix_multiplication^data_pi~49\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram data=matrix_multiplication^data_pi~50\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram data=matrix_multiplication^data_pi~51\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram data=matrix_multiplication^data_pi~52\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram data=matrix_multiplication^data_pi~53\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram data=matrix_multiplication^data_pi~54\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram data=matrix_multiplication^data_pi~55\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram data=matrix_multiplication^data_pi~56\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram data=matrix_multiplication^data_pi~57\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram data=matrix_multiplication^data_pi~58\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram data=matrix_multiplication^data_pi~59\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram data=matrix_multiplication^data_pi~60\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram data=matrix_multiplication^data_pi~61\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram data=matrix_multiplication^data_pi~62\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~62

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~80^LOGICAL_NOT~81 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~1 matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2785
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2785 matrix_multiplication^a_addr_2_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~82^LOGICAL_NOT~83 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_2_0_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~82^MUX_2~2778
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~80^LOGICAL_NOT~81 gnd matrix_multiplication^MULTI_PORT_MUX~82^MUX_2~2778 matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2792
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2792 matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~80^LOGICAL_NOT~81 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~2 matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2786
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2786 matrix_multiplication^a_addr_2_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~82^LOGICAL_NOT~83 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_2_0_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~82^MUX_2~2779
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~80^LOGICAL_NOT~81 gnd matrix_multiplication^MULTI_PORT_MUX~82^MUX_2~2779 matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2793
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2793 matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~80^LOGICAL_NOT~81 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~3 matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2787
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2787 matrix_multiplication^a_addr_2_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~82^LOGICAL_NOT~83 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_2_0_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~82^MUX_2~2780
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~80^LOGICAL_NOT~81 gnd matrix_multiplication^MULTI_PORT_MUX~82^MUX_2~2780 matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2794
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2794 matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~80^LOGICAL_NOT~81 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~4 matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2788
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2788 matrix_multiplication^a_addr_2_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~82^LOGICAL_NOT~83 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_2_0_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~82^MUX_2~2781
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~80^LOGICAL_NOT~81 gnd matrix_multiplication^MULTI_PORT_MUX~82^MUX_2~2781 matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2795
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2795 matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~80^LOGICAL_NOT~81 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~5 matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2789
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2789 matrix_multiplication^a_addr_2_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~82^LOGICAL_NOT~83 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_2_0_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~82^MUX_2~2782
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~80^LOGICAL_NOT~81 gnd matrix_multiplication^MULTI_PORT_MUX~82^MUX_2~2782 matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2796
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2796 matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~80^LOGICAL_NOT~81 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~6 matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2790
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2790 matrix_multiplication^a_addr_2_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~82^LOGICAL_NOT~83 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_2_0_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~82^MUX_2~2783
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~80^LOGICAL_NOT~81 gnd matrix_multiplication^MULTI_PORT_MUX~82^MUX_2~2783 matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2797
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~2797 matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2525
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2525 matrix_multiplication^c_addr_2_0_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~218^LOGICAL_NOT~219 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_2_0_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~218^MUX_2~2413
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~218^MUX_2~2413 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2637
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2637 matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2526
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2526 matrix_multiplication^c_addr_2_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~218^LOGICAL_NOT~219 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_2_0_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~218^MUX_2~2414
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~218^MUX_2~2414 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2638
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2638 matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2527
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2527 matrix_multiplication^c_addr_2_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~218^LOGICAL_NOT~219 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_2_0_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~218^MUX_2~2415
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~218^MUX_2~2415 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2639
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2639 matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2528
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2528 matrix_multiplication^c_addr_2_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~218^LOGICAL_NOT~219 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_2_0_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~218^MUX_2~2416
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~218^MUX_2~2416 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2640
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2640 matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2529
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2529 matrix_multiplication^c_addr_2_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~218^LOGICAL_NOT~219 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_2_0_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~218^MUX_2~2417
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~218^MUX_2~2417 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2641
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2641 matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2530
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2530 matrix_multiplication^c_addr_2_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~218^LOGICAL_NOT~219 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_2_0_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~218^MUX_2~2418
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~218^MUX_2~2418 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2642
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2642 matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2531
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2531 matrix_multiplication^c_addr_2_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~218^LOGICAL_NOT~219 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_2_0_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~218^MUX_2~2419
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~218^MUX_2~2419 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2643
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2643 matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~69^LOGICAL_NOT~70 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~0 matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2805
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2805 matrix_multiplication^a_addr_1_0_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~71^LOGICAL_NOT~72 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_1_0_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~2798
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~69^LOGICAL_NOT~70 gnd matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~2798 matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2812
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2812 matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram data=matrix_multiplication^data_pi~63\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~63


.subckt single_port_ram data=matrix_multiplication^data_pi~0\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram data=matrix_multiplication^data_pi~1\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram data=matrix_multiplication^data_pi~2\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram data=matrix_multiplication^data_pi~3\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram data=matrix_multiplication^data_pi~4\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram data=matrix_multiplication^data_pi~5\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram data=matrix_multiplication^data_pi~6\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram data=matrix_multiplication^data_pi~7\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram data=matrix_multiplication^data_pi~8\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram data=matrix_multiplication^data_pi~9\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram data=matrix_multiplication^data_pi~10\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram data=matrix_multiplication^data_pi~11\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram data=matrix_multiplication^data_pi~12\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram data=matrix_multiplication^data_pi~13\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram data=matrix_multiplication^data_pi~14\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram data=matrix_multiplication^data_pi~15\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram data=matrix_multiplication^data_pi~16\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram data=matrix_multiplication^data_pi~17\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram data=matrix_multiplication^data_pi~18\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram data=matrix_multiplication^data_pi~19\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram data=matrix_multiplication^data_pi~20\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram data=matrix_multiplication^data_pi~21\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram data=matrix_multiplication^data_pi~22\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram data=matrix_multiplication^data_pi~23\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram data=matrix_multiplication^data_pi~24\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram data=matrix_multiplication^data_pi~25\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram data=matrix_multiplication^data_pi~26\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram data=matrix_multiplication^data_pi~27\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram data=matrix_multiplication^data_pi~28\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram data=matrix_multiplication^data_pi~29\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram data=matrix_multiplication^data_pi~30\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram data=matrix_multiplication^data_pi~31\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram data=matrix_multiplication^data_pi~32\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram data=matrix_multiplication^data_pi~33\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram data=matrix_multiplication^data_pi~34\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram data=matrix_multiplication^data_pi~35\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram data=matrix_multiplication^data_pi~36\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram data=matrix_multiplication^data_pi~37\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram data=matrix_multiplication^data_pi~38\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram data=matrix_multiplication^data_pi~39\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram data=matrix_multiplication^data_pi~40\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram data=matrix_multiplication^data_pi~41\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram data=matrix_multiplication^data_pi~42\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram data=matrix_multiplication^data_pi~43\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram data=matrix_multiplication^data_pi~44\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram data=matrix_multiplication^data_pi~45\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram data=matrix_multiplication^data_pi~46\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram data=matrix_multiplication^data_pi~47\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram data=matrix_multiplication^data_pi~48\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram data=matrix_multiplication^data_pi~49\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram data=matrix_multiplication^data_pi~50\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram data=matrix_multiplication^data_pi~51\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram data=matrix_multiplication^data_pi~52\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram data=matrix_multiplication^data_pi~53\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram data=matrix_multiplication^data_pi~54\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram data=matrix_multiplication^data_pi~55\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram data=matrix_multiplication^data_pi~56\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram data=matrix_multiplication^data_pi~57\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram data=matrix_multiplication^data_pi~58\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram data=matrix_multiplication^data_pi~59\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram data=matrix_multiplication^data_pi~60\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram data=matrix_multiplication^data_pi~61\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram data=matrix_multiplication^data_pi~62\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~62

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~69^LOGICAL_NOT~70 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~1 matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2806
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2806 matrix_multiplication^a_addr_1_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~71^LOGICAL_NOT~72 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_1_0_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~2799
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~69^LOGICAL_NOT~70 gnd matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~2799 matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2813
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2813 matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~69^LOGICAL_NOT~70 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~2 matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2807
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2807 matrix_multiplication^a_addr_1_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~71^LOGICAL_NOT~72 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_1_0_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~2800
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~69^LOGICAL_NOT~70 gnd matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~2800 matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2814
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2814 matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~69^LOGICAL_NOT~70 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~3 matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2808
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2808 matrix_multiplication^a_addr_1_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~71^LOGICAL_NOT~72 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_1_0_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~2801
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~69^LOGICAL_NOT~70 gnd matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~2801 matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2815
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2815 matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~69^LOGICAL_NOT~70 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~4 matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2809
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2809 matrix_multiplication^a_addr_1_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~71^LOGICAL_NOT~72 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_1_0_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~2802
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~69^LOGICAL_NOT~70 gnd matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~2802 matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2816
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2816 matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~69^LOGICAL_NOT~70 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~5 matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2810
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2810 matrix_multiplication^a_addr_1_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~71^LOGICAL_NOT~72 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_1_0_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~2803
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~69^LOGICAL_NOT~70 gnd matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~2803 matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2817
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2817 matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~69^LOGICAL_NOT~70 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~6 matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2811
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2811 matrix_multiplication^a_addr_1_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~71^LOGICAL_NOT~72 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_1_0_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~2804
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~69^LOGICAL_NOT~70 gnd matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~2804 matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2818
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~69^MUX_2~2818 matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2497
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2497 matrix_multiplication^c_addr_1_0_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_1_0_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~2385
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~2385 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2609
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2609 matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2498
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2498 matrix_multiplication^c_addr_1_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_1_0_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~2386
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~2386 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2610
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2610 matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2499
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2499 matrix_multiplication^c_addr_1_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_1_0_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~2387
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~2387 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2611
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2611 matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2500
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2500 matrix_multiplication^c_addr_1_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_1_0_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~2388
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~2388 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2612
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2612 matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2501
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2501 matrix_multiplication^c_addr_1_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_1_0_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~2389
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~2389 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2613
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2613 matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2502
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2502 matrix_multiplication^c_addr_1_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_1_0_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~2390
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~2390 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2614
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2614 matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2503
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2503 matrix_multiplication^c_addr_1_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_1_0_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~2391
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~2391 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2615
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2615 matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~58^LOGICAL_NOT~59 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~0 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2840
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2840 matrix_multiplication^a_addr_0_0_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~60^LOGICAL_NOT~61 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_0_0_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~60^MUX_2~2854
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~58^LOGICAL_NOT~59 gnd matrix_multiplication^MULTI_PORT_MUX~60^MUX_2~2854 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2847
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2847 matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram data=matrix_multiplication^data_pi~63\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~63


.subckt single_port_ram data=matrix_multiplication^data_pi~0\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram data=matrix_multiplication^data_pi~1\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram data=matrix_multiplication^data_pi~2\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram data=matrix_multiplication^data_pi~3\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram data=matrix_multiplication^data_pi~4\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram data=matrix_multiplication^data_pi~5\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram data=matrix_multiplication^data_pi~6\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram data=matrix_multiplication^data_pi~7\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram data=matrix_multiplication^data_pi~8\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram data=matrix_multiplication^data_pi~9\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram data=matrix_multiplication^data_pi~10\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram data=matrix_multiplication^data_pi~11\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram data=matrix_multiplication^data_pi~12\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram data=matrix_multiplication^data_pi~13\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram data=matrix_multiplication^data_pi~14\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram data=matrix_multiplication^data_pi~15\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram data=matrix_multiplication^data_pi~16\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram data=matrix_multiplication^data_pi~17\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram data=matrix_multiplication^data_pi~18\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram data=matrix_multiplication^data_pi~19\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram data=matrix_multiplication^data_pi~20\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram data=matrix_multiplication^data_pi~21\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram data=matrix_multiplication^data_pi~22\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram data=matrix_multiplication^data_pi~23\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram data=matrix_multiplication^data_pi~24\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram data=matrix_multiplication^data_pi~25\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram data=matrix_multiplication^data_pi~26\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram data=matrix_multiplication^data_pi~27\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram data=matrix_multiplication^data_pi~28\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram data=matrix_multiplication^data_pi~29\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram data=matrix_multiplication^data_pi~30\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram data=matrix_multiplication^data_pi~31\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram data=matrix_multiplication^data_pi~32\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram data=matrix_multiplication^data_pi~33\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram data=matrix_multiplication^data_pi~34\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram data=matrix_multiplication^data_pi~35\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram data=matrix_multiplication^data_pi~36\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram data=matrix_multiplication^data_pi~37\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram data=matrix_multiplication^data_pi~38\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram data=matrix_multiplication^data_pi~39\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram data=matrix_multiplication^data_pi~40\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram data=matrix_multiplication^data_pi~41\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram data=matrix_multiplication^data_pi~42\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram data=matrix_multiplication^data_pi~43\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram data=matrix_multiplication^data_pi~44\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram data=matrix_multiplication^data_pi~45\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram data=matrix_multiplication^data_pi~46\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram data=matrix_multiplication^data_pi~47\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram data=matrix_multiplication^data_pi~48\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram data=matrix_multiplication^data_pi~49\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram data=matrix_multiplication^data_pi~50\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram data=matrix_multiplication^data_pi~51\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram data=matrix_multiplication^data_pi~52\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram data=matrix_multiplication^data_pi~53\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram data=matrix_multiplication^data_pi~54\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram data=matrix_multiplication^data_pi~55\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram data=matrix_multiplication^data_pi~56\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram data=matrix_multiplication^data_pi~57\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram data=matrix_multiplication^data_pi~58\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram data=matrix_multiplication^data_pi~59\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram data=matrix_multiplication^data_pi~60\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram data=matrix_multiplication^data_pi~61\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram data=matrix_multiplication^data_pi~62\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~62

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~58^LOGICAL_NOT~59 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~1 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2841
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2841 matrix_multiplication^a_addr_0_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~60^LOGICAL_NOT~61 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_0_0_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~60^MUX_2~2855
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~58^LOGICAL_NOT~59 gnd matrix_multiplication^MULTI_PORT_MUX~60^MUX_2~2855 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2848
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2848 matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~58^LOGICAL_NOT~59 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~2 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2842
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2842 matrix_multiplication^a_addr_0_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~60^LOGICAL_NOT~61 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_0_0_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~60^MUX_2~2856
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~58^LOGICAL_NOT~59 gnd matrix_multiplication^MULTI_PORT_MUX~60^MUX_2~2856 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2849
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2849 matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~58^LOGICAL_NOT~59 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~3 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2843
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2843 matrix_multiplication^a_addr_0_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~60^LOGICAL_NOT~61 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_0_0_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~60^MUX_2~2857
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~58^LOGICAL_NOT~59 gnd matrix_multiplication^MULTI_PORT_MUX~60^MUX_2~2857 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2850
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2850 matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~58^LOGICAL_NOT~59 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~4 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2844
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2844 matrix_multiplication^a_addr_0_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~60^LOGICAL_NOT~61 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_0_0_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~60^MUX_2~2858
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~58^LOGICAL_NOT~59 gnd matrix_multiplication^MULTI_PORT_MUX~60^MUX_2~2858 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2851
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2851 matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~58^LOGICAL_NOT~59 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~5 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2845
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2845 matrix_multiplication^a_addr_0_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~60^LOGICAL_NOT~61 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_0_0_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~60^MUX_2~2859
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~58^LOGICAL_NOT~59 gnd matrix_multiplication^MULTI_PORT_MUX~60^MUX_2~2859 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2852
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2852 matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~58^LOGICAL_NOT~59 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~6 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2846
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2846 matrix_multiplication^a_addr_0_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~60^LOGICAL_NOT~61 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_0_0_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~60^MUX_2~2860
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~58^LOGICAL_NOT~59 gnd matrix_multiplication^MULTI_PORT_MUX~60^MUX_2~2860 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2853
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~2853 matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~102^LOGICAL_NOT~103 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~0 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2826
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2826 matrix_multiplication^b_addr_0_0_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~104^LOGICAL_NOT~105 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_0_0_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~104^MUX_2~2819
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~102^LOGICAL_NOT~103 gnd matrix_multiplication^MULTI_PORT_MUX~104^MUX_2~2819 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2833
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2833 matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram data=matrix_multiplication^data_pi~63\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~63


.subckt single_port_ram data=matrix_multiplication^data_pi~0\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram data=matrix_multiplication^data_pi~1\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram data=matrix_multiplication^data_pi~2\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram data=matrix_multiplication^data_pi~3\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram data=matrix_multiplication^data_pi~4\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram data=matrix_multiplication^data_pi~5\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram data=matrix_multiplication^data_pi~6\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram data=matrix_multiplication^data_pi~7\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram data=matrix_multiplication^data_pi~8\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram data=matrix_multiplication^data_pi~9\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram data=matrix_multiplication^data_pi~10\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram data=matrix_multiplication^data_pi~11\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram data=matrix_multiplication^data_pi~12\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram data=matrix_multiplication^data_pi~13\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram data=matrix_multiplication^data_pi~14\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram data=matrix_multiplication^data_pi~15\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram data=matrix_multiplication^data_pi~16\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram data=matrix_multiplication^data_pi~17\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram data=matrix_multiplication^data_pi~18\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram data=matrix_multiplication^data_pi~19\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram data=matrix_multiplication^data_pi~20\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram data=matrix_multiplication^data_pi~21\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram data=matrix_multiplication^data_pi~22\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram data=matrix_multiplication^data_pi~23\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram data=matrix_multiplication^data_pi~24\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram data=matrix_multiplication^data_pi~25\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram data=matrix_multiplication^data_pi~26\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram data=matrix_multiplication^data_pi~27\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram data=matrix_multiplication^data_pi~28\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram data=matrix_multiplication^data_pi~29\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram data=matrix_multiplication^data_pi~30\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram data=matrix_multiplication^data_pi~31\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram data=matrix_multiplication^data_pi~32\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram data=matrix_multiplication^data_pi~33\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram data=matrix_multiplication^data_pi~34\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram data=matrix_multiplication^data_pi~35\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram data=matrix_multiplication^data_pi~36\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram data=matrix_multiplication^data_pi~37\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram data=matrix_multiplication^data_pi~38\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram data=matrix_multiplication^data_pi~39\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram data=matrix_multiplication^data_pi~40\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram data=matrix_multiplication^data_pi~41\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram data=matrix_multiplication^data_pi~42\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram data=matrix_multiplication^data_pi~43\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram data=matrix_multiplication^data_pi~44\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram data=matrix_multiplication^data_pi~45\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram data=matrix_multiplication^data_pi~46\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram data=matrix_multiplication^data_pi~47\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram data=matrix_multiplication^data_pi~48\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram data=matrix_multiplication^data_pi~49\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram data=matrix_multiplication^data_pi~50\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram data=matrix_multiplication^data_pi~51\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram data=matrix_multiplication^data_pi~52\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram data=matrix_multiplication^data_pi~53\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram data=matrix_multiplication^data_pi~54\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram data=matrix_multiplication^data_pi~55\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram data=matrix_multiplication^data_pi~56\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram data=matrix_multiplication^data_pi~57\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram data=matrix_multiplication^data_pi~58\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram data=matrix_multiplication^data_pi~59\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram data=matrix_multiplication^data_pi~60\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram data=matrix_multiplication^data_pi~61\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram data=matrix_multiplication^data_pi~62\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~62

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~102^LOGICAL_NOT~103 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~1 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2827
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2827 matrix_multiplication^b_addr_0_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~104^LOGICAL_NOT~105 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_0_0_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~104^MUX_2~2820
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~102^LOGICAL_NOT~103 gnd matrix_multiplication^MULTI_PORT_MUX~104^MUX_2~2820 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2834
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2834 matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~102^LOGICAL_NOT~103 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~2 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2828
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2828 matrix_multiplication^b_addr_0_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~104^LOGICAL_NOT~105 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_0_0_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~104^MUX_2~2821
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~102^LOGICAL_NOT~103 gnd matrix_multiplication^MULTI_PORT_MUX~104^MUX_2~2821 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2835
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2835 matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~102^LOGICAL_NOT~103 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~3 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2829
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2829 matrix_multiplication^b_addr_0_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~104^LOGICAL_NOT~105 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_0_0_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~104^MUX_2~2822
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~102^LOGICAL_NOT~103 gnd matrix_multiplication^MULTI_PORT_MUX~104^MUX_2~2822 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2836
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2836 matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~102^LOGICAL_NOT~103 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~4 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2830
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2830 matrix_multiplication^b_addr_0_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~104^LOGICAL_NOT~105 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_0_0_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~104^MUX_2~2823
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~102^LOGICAL_NOT~103 gnd matrix_multiplication^MULTI_PORT_MUX~104^MUX_2~2823 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2837
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2837 matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~102^LOGICAL_NOT~103 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~5 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2831
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2831 matrix_multiplication^b_addr_0_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~104^LOGICAL_NOT~105 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_0_0_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~104^MUX_2~2824
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~102^LOGICAL_NOT~103 gnd matrix_multiplication^MULTI_PORT_MUX~104^MUX_2~2824 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2838
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2838 matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~102^LOGICAL_NOT~103 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~6 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2832
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2832 matrix_multiplication^b_addr_0_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~104^LOGICAL_NOT~105 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_0_0_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~104^MUX_2~2825
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~102^LOGICAL_NOT~103 gnd matrix_multiplication^MULTI_PORT_MUX~104^MUX_2~2825 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2839
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2839 matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2469
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2469 matrix_multiplication^c_addr_0_0_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~146^LOGICAL_NOT~147 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_0_0_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~2357
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~2357 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2581
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2581 matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2470
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2470 matrix_multiplication^c_addr_0_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~146^LOGICAL_NOT~147 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_0_0_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~2358
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~2358 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2582
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2582 matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2471
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2471 matrix_multiplication^c_addr_0_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~146^LOGICAL_NOT~147 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_0_0_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~2359
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~2359 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2583
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2583 matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2472
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2472 matrix_multiplication^c_addr_0_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~146^LOGICAL_NOT~147 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_0_0_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~2360
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~2360 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2584
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2584 matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2473
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2473 matrix_multiplication^c_addr_0_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~146^LOGICAL_NOT~147 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_0_0_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~2361
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~2361 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2585
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2585 matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2474
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2474 matrix_multiplication^c_addr_0_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~146^LOGICAL_NOT~147 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_0_0_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~2362
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~2362 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2586
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2586 matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2475
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2475 matrix_multiplication^c_addr_0_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~146^LOGICAL_NOT~147 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_0_0_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~2363
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291 gnd matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~2363 matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2587
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~290^MUX_2~2587 matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~56^LOGICAL_NOT~57 gnd matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~56^MUX_2~2868
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~56^MUX_2~2868 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~60^LOGICAL_NOT~61
0 1

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~71^LOGICAL_NOT~72
0 1

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~82^LOGICAL_NOT~83
0 1

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~93^LOGICAL_NOT~94
0 1

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~104^LOGICAL_NOT~105
0 1

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~115^LOGICAL_NOT~116
0 1

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~126^LOGICAL_NOT~127
0 1

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~56^LOGICAL_NOT~57 gnd matrix_multiplication^addr_pi~0 matrix_multiplication^MULTI_PORT_MUX~56^MUX_2~2861
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~56^MUX_2~2861 matrix_multiplication^addr_pi_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~56^LOGICAL_NOT~57 gnd matrix_multiplication^addr_pi~1 matrix_multiplication^MULTI_PORT_MUX~56^MUX_2~2862
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~56^MUX_2~2862 matrix_multiplication^addr_pi_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~56^LOGICAL_NOT~57 gnd matrix_multiplication^addr_pi~2 matrix_multiplication^MULTI_PORT_MUX~56^MUX_2~2863
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~56^MUX_2~2863 matrix_multiplication^addr_pi_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~56^LOGICAL_NOT~57 gnd matrix_multiplication^addr_pi~3 matrix_multiplication^MULTI_PORT_MUX~56^MUX_2~2864
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~56^MUX_2~2864 matrix_multiplication^addr_pi_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~56^LOGICAL_NOT~57 gnd matrix_multiplication^addr_pi~4 matrix_multiplication^MULTI_PORT_MUX~56^MUX_2~2865
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~56^MUX_2~2865 matrix_multiplication^addr_pi_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~56^LOGICAL_NOT~57 gnd matrix_multiplication^addr_pi~5 matrix_multiplication^MULTI_PORT_MUX~56^MUX_2~2866
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~56^MUX_2~2866 matrix_multiplication^addr_pi_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~56^LOGICAL_NOT~57 gnd matrix_multiplication^addr_pi~6 matrix_multiplication^MULTI_PORT_MUX~56^MUX_2~2867
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~56^MUX_2~2867 matrix_multiplication^addr_pi_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~56^LOGICAL_NOT~57
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~58^LOGICAL_NOT~59
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~69^LOGICAL_NOT~70
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~80^LOGICAL_NOT~81
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~91^LOGICAL_NOT~92
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~102^LOGICAL_NOT~103
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~113^LOGICAL_NOT~114
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~124^LOGICAL_NOT~125
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~135^LOGICAL_NOT~136
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~290^LOGICAL_NOT~291
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~292^LOGICAL_NOT~293
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~146^LOGICAL_NOT~147
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~155^LOGICAL_NOT~156
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~164^LOGICAL_NOT~165
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~173^LOGICAL_NOT~174
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~191^LOGICAL_NOT~192
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~200^LOGICAL_NOT~201
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~209^LOGICAL_NOT~210
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~218^LOGICAL_NOT~219
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~227^LOGICAL_NOT~228
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~236^LOGICAL_NOT~237
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~245^LOGICAL_NOT~246
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~254^LOGICAL_NOT~255
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~263^LOGICAL_NOT~264
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~272^LOGICAL_NOT~273
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~281^LOGICAL_NOT~282
0 1

.names matrix_multiplication^data_from_out_mat~0_FF_NODE matrix_multiplication^data_from_out_mat~0
1 1

.names matrix_multiplication^data_from_out_mat~1_FF_NODE matrix_multiplication^data_from_out_mat~1
1 1

.names matrix_multiplication^data_from_out_mat~2_FF_NODE matrix_multiplication^data_from_out_mat~2
1 1

.names matrix_multiplication^data_from_out_mat~3_FF_NODE matrix_multiplication^data_from_out_mat~3
1 1

.names matrix_multiplication^data_from_out_mat~4_FF_NODE matrix_multiplication^data_from_out_mat~4
1 1

.names matrix_multiplication^data_from_out_mat~5_FF_NODE matrix_multiplication^data_from_out_mat~5
1 1

.names matrix_multiplication^data_from_out_mat~6_FF_NODE matrix_multiplication^data_from_out_mat~6
1 1

.names matrix_multiplication^data_from_out_mat~7_FF_NODE matrix_multiplication^data_from_out_mat~7
1 1

.names matrix_multiplication^data_from_out_mat~8_FF_NODE matrix_multiplication^data_from_out_mat~8
1 1

.names matrix_multiplication^data_from_out_mat~9_FF_NODE matrix_multiplication^data_from_out_mat~9
1 1

.names matrix_multiplication^data_from_out_mat~10_FF_NODE matrix_multiplication^data_from_out_mat~10
1 1

.names matrix_multiplication^data_from_out_mat~11_FF_NODE matrix_multiplication^data_from_out_mat~11
1 1

.names matrix_multiplication^data_from_out_mat~12_FF_NODE matrix_multiplication^data_from_out_mat~12
1 1

.names matrix_multiplication^data_from_out_mat~13_FF_NODE matrix_multiplication^data_from_out_mat~13
1 1

.names matrix_multiplication^data_from_out_mat~14_FF_NODE matrix_multiplication^data_from_out_mat~14
1 1

.names matrix_multiplication^data_from_out_mat~15_FF_NODE matrix_multiplication^data_from_out_mat~15
1 1

.names matrix_multiplication^data_from_out_mat~16_FF_NODE matrix_multiplication^data_from_out_mat~16
1 1

.names matrix_multiplication^data_from_out_mat~17_FF_NODE matrix_multiplication^data_from_out_mat~17
1 1

.names matrix_multiplication^data_from_out_mat~18_FF_NODE matrix_multiplication^data_from_out_mat~18
1 1

.names matrix_multiplication^data_from_out_mat~19_FF_NODE matrix_multiplication^data_from_out_mat~19
1 1

.names matrix_multiplication^data_from_out_mat~20_FF_NODE matrix_multiplication^data_from_out_mat~20
1 1

.names matrix_multiplication^data_from_out_mat~21_FF_NODE matrix_multiplication^data_from_out_mat~21
1 1

.names matrix_multiplication^data_from_out_mat~22_FF_NODE matrix_multiplication^data_from_out_mat~22
1 1

.names matrix_multiplication^data_from_out_mat~23_FF_NODE matrix_multiplication^data_from_out_mat~23
1 1

.names matrix_multiplication^data_from_out_mat~24_FF_NODE matrix_multiplication^data_from_out_mat~24
1 1

.names matrix_multiplication^data_from_out_mat~25_FF_NODE matrix_multiplication^data_from_out_mat~25
1 1

.names matrix_multiplication^data_from_out_mat~26_FF_NODE matrix_multiplication^data_from_out_mat~26
1 1

.names matrix_multiplication^data_from_out_mat~27_FF_NODE matrix_multiplication^data_from_out_mat~27
1 1

.names matrix_multiplication^data_from_out_mat~28_FF_NODE matrix_multiplication^data_from_out_mat~28
1 1

.names matrix_multiplication^data_from_out_mat~29_FF_NODE matrix_multiplication^data_from_out_mat~29
1 1

.names matrix_multiplication^data_from_out_mat~30_FF_NODE matrix_multiplication^data_from_out_mat~30
1 1

.names matrix_multiplication^data_from_out_mat~31_FF_NODE matrix_multiplication^data_from_out_mat~31
1 1

.names matrix_multiplication^data_from_out_mat~32_FF_NODE matrix_multiplication^data_from_out_mat~32
1 1

.names matrix_multiplication^data_from_out_mat~33_FF_NODE matrix_multiplication^data_from_out_mat~33
1 1

.names matrix_multiplication^data_from_out_mat~34_FF_NODE matrix_multiplication^data_from_out_mat~34
1 1

.names matrix_multiplication^data_from_out_mat~35_FF_NODE matrix_multiplication^data_from_out_mat~35
1 1

.names matrix_multiplication^data_from_out_mat~36_FF_NODE matrix_multiplication^data_from_out_mat~36
1 1

.names matrix_multiplication^data_from_out_mat~37_FF_NODE matrix_multiplication^data_from_out_mat~37
1 1

.names matrix_multiplication^data_from_out_mat~38_FF_NODE matrix_multiplication^data_from_out_mat~38
1 1

.names matrix_multiplication^data_from_out_mat~39_FF_NODE matrix_multiplication^data_from_out_mat~39
1 1

.names matrix_multiplication^data_from_out_mat~40_FF_NODE matrix_multiplication^data_from_out_mat~40
1 1

.names matrix_multiplication^data_from_out_mat~41_FF_NODE matrix_multiplication^data_from_out_mat~41
1 1

.names matrix_multiplication^data_from_out_mat~42_FF_NODE matrix_multiplication^data_from_out_mat~42
1 1

.names matrix_multiplication^data_from_out_mat~43_FF_NODE matrix_multiplication^data_from_out_mat~43
1 1

.names matrix_multiplication^data_from_out_mat~44_FF_NODE matrix_multiplication^data_from_out_mat~44
1 1

.names matrix_multiplication^data_from_out_mat~45_FF_NODE matrix_multiplication^data_from_out_mat~45
1 1

.names matrix_multiplication^data_from_out_mat~46_FF_NODE matrix_multiplication^data_from_out_mat~46
1 1

.names matrix_multiplication^data_from_out_mat~47_FF_NODE matrix_multiplication^data_from_out_mat~47
1 1

.names matrix_multiplication^data_from_out_mat~48_FF_NODE matrix_multiplication^data_from_out_mat~48
1 1

.names matrix_multiplication^data_from_out_mat~49_FF_NODE matrix_multiplication^data_from_out_mat~49
1 1

.names matrix_multiplication^data_from_out_mat~50_FF_NODE matrix_multiplication^data_from_out_mat~50
1 1

.names matrix_multiplication^data_from_out_mat~51_FF_NODE matrix_multiplication^data_from_out_mat~51
1 1

.names matrix_multiplication^data_from_out_mat~52_FF_NODE matrix_multiplication^data_from_out_mat~52
1 1

.names matrix_multiplication^data_from_out_mat~53_FF_NODE matrix_multiplication^data_from_out_mat~53
1 1

.names matrix_multiplication^data_from_out_mat~54_FF_NODE matrix_multiplication^data_from_out_mat~54
1 1

.names matrix_multiplication^data_from_out_mat~55_FF_NODE matrix_multiplication^data_from_out_mat~55
1 1

.names matrix_multiplication^data_from_out_mat~56_FF_NODE matrix_multiplication^data_from_out_mat~56
1 1

.names matrix_multiplication^data_from_out_mat~57_FF_NODE matrix_multiplication^data_from_out_mat~57
1 1

.names matrix_multiplication^data_from_out_mat~58_FF_NODE matrix_multiplication^data_from_out_mat~58
1 1

.names matrix_multiplication^data_from_out_mat~59_FF_NODE matrix_multiplication^data_from_out_mat~59
1 1

.names matrix_multiplication^data_from_out_mat~60_FF_NODE matrix_multiplication^data_from_out_mat~60
1 1

.names matrix_multiplication^data_from_out_mat~61_FF_NODE matrix_multiplication^data_from_out_mat~61
1 1

.names matrix_multiplication^data_from_out_mat~62_FF_NODE matrix_multiplication^data_from_out_mat~62
1 1

.names matrix_multiplication^data_from_out_mat~63_FF_NODE matrix_multiplication^data_from_out_mat~63
1 1

.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic^BUF_NODE~39 matrix_multiplication^done_mat_mul
1 1

.end


.model single_port_ram
.inputs clk data addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] \
 addr[6] addr[7] addr[8] addr[9] addr[10] addr[11] addr[12] addr[13] \
 addr[14] we
.outputs out
.blackbox
.end


.model matmul_4x4_systolic
.inputs b_data_in[0] b_data_in[1] b_data_in[2] b_data_in[3] b_data_in[4] \
 b_data_in[5] b_data_in[6] b_data_in[7] b_data_in[8] b_data_in[9] \
 b_data_in[10] b_data_in[11] b_data_in[12] b_data_in[13] b_data_in[14] \
 b_data_in[15] b_data_in[16] b_data_in[17] b_data_in[18] b_data_in[19] \
 b_data_in[20] b_data_in[21] b_data_in[22] b_data_in[23] b_data_in[24] \
 b_data_in[25] b_data_in[26] b_data_in[27] b_data_in[28] b_data_in[29] \
 b_data_in[30] b_data_in[31] b_data_in[32] b_data_in[33] b_data_in[34] \
 b_data_in[35] b_data_in[36] b_data_in[37] b_data_in[38] b_data_in[39] \
 b_data_in[40] b_data_in[41] b_data_in[42] b_data_in[43] b_data_in[44] \
 b_data_in[45] b_data_in[46] b_data_in[47] b_data_in[48] b_data_in[49] \
 b_data_in[50] b_data_in[51] b_data_in[52] b_data_in[53] b_data_in[54] \
 b_data_in[55] b_data_in[56] b_data_in[57] b_data_in[58] b_data_in[59] \
 b_data_in[60] b_data_in[61] b_data_in[62] b_data_in[63] a_data_in[0] \
 a_data_in[1] a_data_in[2] a_data_in[3] a_data_in[4] a_data_in[5] \
 a_data_in[6] a_data_in[7] a_data_in[8] a_data_in[9] a_data_in[10] \
 a_data_in[11] a_data_in[12] a_data_in[13] a_data_in[14] a_data_in[15] \
 a_data_in[16] a_data_in[17] a_data_in[18] a_data_in[19] a_data_in[20] \
 a_data_in[21] a_data_in[22] a_data_in[23] a_data_in[24] a_data_in[25] \
 a_data_in[26] a_data_in[27] a_data_in[28] a_data_in[29] a_data_in[30] \
 a_data_in[31] a_data_in[32] a_data_in[33] a_data_in[34] a_data_in[35] \
 a_data_in[36] a_data_in[37] a_data_in[38] a_data_in[39] a_data_in[40] \
 a_data_in[41] a_data_in[42] a_data_in[43] a_data_in[44] a_data_in[45] \
 a_data_in[46] a_data_in[47] a_data_in[48] a_data_in[49] a_data_in[50] \
 a_data_in[51] a_data_in[52] a_data_in[53] a_data_in[54] a_data_in[55] \
 a_data_in[56] a_data_in[57] a_data_in[58] a_data_in[59] a_data_in[60] \
 a_data_in[61] a_data_in[62] a_data_in[63] b_loc[0] b_loc[1] b_loc[2] \
 b_loc[3] b_loc[4] b_loc[5] b_loc[6] b_loc[7] a_loc[0] a_loc[1] \
 a_loc[2] a_loc[3] a_loc[4] a_loc[5] a_loc[6] a_loc[7] \
 final_mat_mul_size[0] final_mat_mul_size[1] final_mat_mul_size[2] \
 final_mat_mul_size[3] final_mat_mul_size[4] final_mat_mul_size[5] \
 final_mat_mul_size[6] final_mat_mul_size[7] b_data[0] b_data[1] \
 b_data[2] b_data[3] b_data[4] b_data[5] b_data[6] b_data[7] b_data[8] \
 b_data[9] b_data[10] b_data[11] b_data[12] b_data[13] b_data[14] \
 b_data[15] b_data[16] b_data[17] b_data[18] b_data[19] b_data[20] \
 b_data[21] b_data[22] b_data[23] b_data[24] b_data[25] b_data[26] \
 b_data[27] b_data[28] b_data[29] b_data[30] b_data[31] b_data[32] \
 b_data[33] b_data[34] b_data[35] b_data[36] b_data[37] b_data[38] \
 b_data[39] b_data[40] b_data[41] b_data[42] b_data[43] b_data[44] \
 b_data[45] b_data[46] b_data[47] b_data[48] b_data[49] b_data[50] \
 b_data[51] b_data[52] b_data[53] b_data[54] b_data[55] b_data[56] \
 b_data[57] b_data[58] b_data[59] b_data[60] b_data[61] b_data[62] \
 b_data[63] a_data[0] a_data[1] a_data[2] a_data[3] a_data[4] a_data[5] \
 a_data[6] a_data[7] a_data[8] a_data[9] a_data[10] a_data[11] \
 a_data[12] a_data[13] a_data[14] a_data[15] a_data[16] a_data[17] \
 a_data[18] a_data[19] a_data[20] a_data[21] a_data[22] a_data[23] \
 a_data[24] a_data[25] a_data[26] a_data[27] a_data[28] a_data[29] \
 a_data[30] a_data[31] a_data[32] a_data[33] a_data[34] a_data[35] \
 a_data[36] a_data[37] a_data[38] a_data[39] a_data[40] a_data[41] \
 a_data[42] a_data[43] a_data[44] a_data[45] a_data[46] a_data[47] \
 a_data[48] a_data[49] a_data[50] a_data[51] a_data[52] a_data[53] \
 a_data[54] a_data[55] a_data[56] a_data[57] a_data[58] a_data[59] \
 a_data[60] a_data[61] a_data[62] a_data[63] start_mat_mul reset clk
.outputs c_addr[0] c_addr[1] c_addr[2] c_addr[3] c_addr[4] c_addr[5] \
 c_addr[6] b_addr[0] b_addr[1] b_addr[2] b_addr[3] b_addr[4] b_addr[5] \
 b_addr[6] a_addr[0] a_addr[1] a_addr[2] a_addr[3] a_addr[4] a_addr[5] \
 a_addr[6] b_data_out[0] b_data_out[1] b_data_out[2] b_data_out[3] \
 b_data_out[4] b_data_out[5] b_data_out[6] b_data_out[7] b_data_out[8] \
 b_data_out[9] b_data_out[10] b_data_out[11] b_data_out[12] \
 b_data_out[13] b_data_out[14] b_data_out[15] b_data_out[16] \
 b_data_out[17] b_data_out[18] b_data_out[19] b_data_out[20] \
 b_data_out[21] b_data_out[22] b_data_out[23] b_data_out[24] \
 b_data_out[25] b_data_out[26] b_data_out[27] b_data_out[28] \
 b_data_out[29] b_data_out[30] b_data_out[31] b_data_out[32] \
 b_data_out[33] b_data_out[34] b_data_out[35] b_data_out[36] \
 b_data_out[37] b_data_out[38] b_data_out[39] b_data_out[40] \
 b_data_out[41] b_data_out[42] b_data_out[43] b_data_out[44] \
 b_data_out[45] b_data_out[46] b_data_out[47] b_data_out[48] \
 b_data_out[49] b_data_out[50] b_data_out[51] b_data_out[52] \
 b_data_out[53] b_data_out[54] b_data_out[55] b_data_out[56] \
 b_data_out[57] b_data_out[58] b_data_out[59] b_data_out[60] \
 b_data_out[61] b_data_out[62] b_data_out[63] a_data_out[0] a_data_out[1] \
 a_data_out[2] a_data_out[3] a_data_out[4] a_data_out[5] a_data_out[6] \
 a_data_out[7] a_data_out[8] a_data_out[9] a_data_out[10] a_data_out[11] \
 a_data_out[12] a_data_out[13] a_data_out[14] a_data_out[15] \
 a_data_out[16] a_data_out[17] a_data_out[18] a_data_out[19] \
 a_data_out[20] a_data_out[21] a_data_out[22] a_data_out[23] \
 a_data_out[24] a_data_out[25] a_data_out[26] a_data_out[27] \
 a_data_out[28] a_data_out[29] a_data_out[30] a_data_out[31] \
 a_data_out[32] a_data_out[33] a_data_out[34] a_data_out[35] \
 a_data_out[36] a_data_out[37] a_data_out[38] a_data_out[39] \
 a_data_out[40] a_data_out[41] a_data_out[42] a_data_out[43] \
 a_data_out[44] a_data_out[45] a_data_out[46] a_data_out[47] \
 a_data_out[48] a_data_out[49] a_data_out[50] a_data_out[51] \
 a_data_out[52] a_data_out[53] a_data_out[54] a_data_out[55] \
 a_data_out[56] a_data_out[57] a_data_out[58] a_data_out[59] \
 a_data_out[60] a_data_out[61] a_data_out[62] a_data_out[63] c_data[0] \
 c_data[1] c_data[2] c_data[3] c_data[4] c_data[5] c_data[6] c_data[7] \
 c_data[8] c_data[9] c_data[10] c_data[11] c_data[12] c_data[13] \
 c_data[14] c_data[15] c_data[16] c_data[17] c_data[18] c_data[19] \
 c_data[20] c_data[21] c_data[22] c_data[23] c_data[24] c_data[25] \
 c_data[26] c_data[27] c_data[28] c_data[29] c_data[30] c_data[31] \
 c_data[32] c_data[33] c_data[34] c_data[35] c_data[36] c_data[37] \
 c_data[38] c_data[39] c_data[40] c_data[41] c_data[42] c_data[43] \
 c_data[44] c_data[45] c_data[46] c_data[47] c_data[48] c_data[49] \
 c_data[50] c_data[51] c_data[52] c_data[53] c_data[54] c_data[55] \
 c_data[56] c_data[57] c_data[58] c_data[59] c_data[60] c_data[61] \
 c_data[62] c_data[63] done_mat_mul
.blackbox
.end

