{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 11:38:57 2019 " "Info: Processing started: Thu May 09 11:38:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Register_File -c Register_File " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Register_File -c Register_File" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Info: Found entity 1: Register_File" {  } { { "Register_File.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/Register_File.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32_bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register_32_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_32_bit " "Info: Found entity 1: register_32_bit" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_decode0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Info: Found entity 1: lpm_decode0" {  } { { "lpm_decode0.v" "" { Text "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/lpm_decode0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder32.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder32 " "Info: Found entity 1: decoder32" {  } { { "decoder32.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/decoder32.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sharif/term 4/architecture/hw/hw3/designs/q1/alu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /sharif/term 4/architecture/hw/hw3/designs/q1/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "../q1/ALU.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sharif/term 4/architecture/hw/hw3/designs/q1/adder_32_bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /sharif/term 4/architecture/hw/hw3/designs/q1/adder_32_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32_bit " "Info: Found entity 1: adder_32_bit" {  } { { "../q1/adder_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/adder_32_bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sharif/term 4/architecture/hw/hw3/designs/q1/half_adder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /sharif/term 4/architecture/hw/hw3/designs/q1/half_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Info: Found entity 1: half_adder" {  } { { "../q1/half_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/half_adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sharif/term 4/architecture/hw/hw3/designs/q1/full_adder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /sharif/term 4/architecture/hw/hw3/designs/q1/full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Info: Found entity 1: full_adder" {  } { { "../q1/full_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/full_adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sharif/term 4/architecture/hw/hw3/designs/q1/adder_8_bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /sharif/term 4/architecture/hw/hw3/designs/q1/adder_8_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8_bit " "Info: Found entity 1: adder_8_bit" {  } { { "../q1/adder_8_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/adder_8_bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "register_32_bit " "Info: Elaborating entity \"register_32_bit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst6 " "Warning: Block or symbol \"NOT\" of instance \"inst6\" overlaps another block or symbol" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 128 168 216 160 "inst6" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[31\] GND " "Warning (13410): Pin \"Out\[31\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[30\] GND " "Warning (13410): Pin \"Out\[30\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[29\] GND " "Warning (13410): Pin \"Out\[29\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[28\] GND " "Warning (13410): Pin \"Out\[28\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[27\] GND " "Warning (13410): Pin \"Out\[27\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[26\] GND " "Warning (13410): Pin \"Out\[26\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[25\] GND " "Warning (13410): Pin \"Out\[25\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[24\] GND " "Warning (13410): Pin \"Out\[24\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[23\] GND " "Warning (13410): Pin \"Out\[23\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[22\] GND " "Warning (13410): Pin \"Out\[22\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[21\] GND " "Warning (13410): Pin \"Out\[21\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[20\] GND " "Warning (13410): Pin \"Out\[20\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[19\] GND " "Warning (13410): Pin \"Out\[19\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[18\] GND " "Warning (13410): Pin \"Out\[18\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[17\] GND " "Warning (13410): Pin \"Out\[17\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[16\] GND " "Warning (13410): Pin \"Out\[16\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[15\] GND " "Warning (13410): Pin \"Out\[15\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[14\] GND " "Warning (13410): Pin \"Out\[14\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[13\] GND " "Warning (13410): Pin \"Out\[13\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[12\] GND " "Warning (13410): Pin \"Out\[12\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[11\] GND " "Warning (13410): Pin \"Out\[11\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[10\] GND " "Warning (13410): Pin \"Out\[10\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[9\] GND " "Warning (13410): Pin \"Out\[9\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[8\] GND " "Warning (13410): Pin \"Out\[8\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[7\] GND " "Warning (13410): Pin \"Out\[7\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[6\] GND " "Warning (13410): Pin \"Out\[6\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[5\] GND " "Warning (13410): Pin \"Out\[5\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[4\] GND " "Warning (13410): Pin \"Out\[4\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[3\] GND " "Warning (13410): Pin \"Out\[3\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[2\] GND " "Warning (13410): Pin \"Out\[2\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[1\] GND " "Warning (13410): Pin \"Out\[1\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Out\[0\] GND " "Warning (13410): Pin \"Out\[0\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Register_File " "Warning: Ignored assignments for entity \"Register_File\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Register_File -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Register_File -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Register_File -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Register_File -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Warning: Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 168 48 216 184 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_enable " "Warning (15610): No output dependent on input pin \"write_enable\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 184 48 216 200 "write_enable" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[31\] " "Warning (15610): No output dependent on input pin \"input\[31\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[30\] " "Warning (15610): No output dependent on input pin \"input\[30\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[29\] " "Warning (15610): No output dependent on input pin \"input\[29\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[28\] " "Warning (15610): No output dependent on input pin \"input\[28\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[27\] " "Warning (15610): No output dependent on input pin \"input\[27\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[26\] " "Warning (15610): No output dependent on input pin \"input\[26\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[25\] " "Warning (15610): No output dependent on input pin \"input\[25\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[24\] " "Warning (15610): No output dependent on input pin \"input\[24\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[23\] " "Warning (15610): No output dependent on input pin \"input\[23\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[22\] " "Warning (15610): No output dependent on input pin \"input\[22\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[21\] " "Warning (15610): No output dependent on input pin \"input\[21\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[20\] " "Warning (15610): No output dependent on input pin \"input\[20\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[19\] " "Warning (15610): No output dependent on input pin \"input\[19\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[18\] " "Warning (15610): No output dependent on input pin \"input\[18\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[17\] " "Warning (15610): No output dependent on input pin \"input\[17\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[16\] " "Warning (15610): No output dependent on input pin \"input\[16\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[15\] " "Warning (15610): No output dependent on input pin \"input\[15\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[14\] " "Warning (15610): No output dependent on input pin \"input\[14\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[13\] " "Warning (15610): No output dependent on input pin \"input\[13\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[12\] " "Warning (15610): No output dependent on input pin \"input\[12\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[11\] " "Warning (15610): No output dependent on input pin \"input\[11\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[10\] " "Warning (15610): No output dependent on input pin \"input\[10\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[9\] " "Warning (15610): No output dependent on input pin \"input\[9\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[8\] " "Warning (15610): No output dependent on input pin \"input\[8\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[7\] " "Warning (15610): No output dependent on input pin \"input\[7\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[6\] " "Warning (15610): No output dependent on input pin \"input\[6\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[5\] " "Warning (15610): No output dependent on input pin \"input\[5\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[4\] " "Warning (15610): No output dependent on input pin \"input\[4\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[3\] " "Warning (15610): No output dependent on input pin \"input\[3\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[2\] " "Warning (15610): No output dependent on input pin \"input\[2\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[1\] " "Warning (15610): No output dependent on input pin \"input\[1\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[0\] " "Warning (15610): No output dependent on input pin \"input\[0\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "Warning (15610): No output dependent on input pin \"clear\"" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 136 8 176 152 "clear" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Info: Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Info: Implemented 35 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 11:38:58 2019 " "Info: Processing ended: Thu May 09 11:38:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 11:38:59 2019 " "Info: Processing started: Thu May 09 11:38:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Register_File -c Register_File " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Register_File -c Register_File" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Register_File EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Register_File" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "67 67 " "Critical Warning: No exact pin location assignment(s) for 67 pins of 67 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[31\] " "Info: Pin Out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[31] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 5 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[30\] " "Info: Pin Out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[30] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 6 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[29\] " "Info: Pin Out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[29] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 7 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[28\] " "Info: Pin Out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[28] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 8 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[27\] " "Info: Pin Out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[27] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 9 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[26\] " "Info: Pin Out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[26] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 10 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[25\] " "Info: Pin Out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[25] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 11 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[24\] " "Info: Pin Out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[24] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 12 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[23\] " "Info: Pin Out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[23] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 13 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[22\] " "Info: Pin Out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[22] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 14 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[21\] " "Info: Pin Out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[21] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 15 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[20\] " "Info: Pin Out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[20] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 16 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[19\] " "Info: Pin Out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[19] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 17 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[18\] " "Info: Pin Out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[18] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 18 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[17\] " "Info: Pin Out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[17] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 19 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[16\] " "Info: Pin Out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[16] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 20 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[15\] " "Info: Pin Out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[15] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 21 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[14\] " "Info: Pin Out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[14] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 22 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[13\] " "Info: Pin Out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[13] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 23 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[12\] " "Info: Pin Out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[12] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 24 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[11\] " "Info: Pin Out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[11] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 25 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[10\] " "Info: Pin Out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[10] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 26 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[9\] " "Info: Pin Out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[9] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 27 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[8\] " "Info: Pin Out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[8] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 28 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[7\] " "Info: Pin Out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[7] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 29 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[6\] " "Info: Pin Out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[6] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 30 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[5\] " "Info: Pin Out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[5] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 31 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[4\] " "Info: Pin Out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[4] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 32 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[3\] " "Info: Pin Out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[3] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[2\] " "Info: Pin Out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[2] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[1\] " "Info: Pin Out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[1] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[0\] " "Info: Pin Out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Out[0] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 152 384 560 168 "Out\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 168 48 216 184 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 69 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_enable " "Info: Pin write_enable not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { write_enable } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 184 48 216 200 "write_enable" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[31\] " "Info: Pin input\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[31] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[30\] " "Info: Pin input\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[30] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[29\] " "Info: Pin input\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[29] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[28\] " "Info: Pin input\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[28] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[27\] " "Info: Pin input\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[27] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[26\] " "Info: Pin input\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[26] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[25\] " "Info: Pin input\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[25] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[24\] " "Info: Pin input\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[24] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[23\] " "Info: Pin input\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[23] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[22\] " "Info: Pin input\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[22] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[21\] " "Info: Pin input\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[21] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[20\] " "Info: Pin input\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[20] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[19\] " "Info: Pin input\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[19] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[18\] " "Info: Pin input\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[18] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[17\] " "Info: Pin input\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[17] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[16\] " "Info: Pin input\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[16] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[15\] " "Info: Pin input\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[15] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[14\] " "Info: Pin input\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[14] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[13\] " "Info: Pin input\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[13] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[12\] " "Info: Pin input\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[12] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[11\] " "Info: Pin input\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[11] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[10\] " "Info: Pin input\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[10] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[9\] " "Info: Pin input\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[9] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[8\] " "Info: Pin input\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[8] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[7\] " "Info: Pin input\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[7] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[6\] " "Info: Pin input\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[6] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[5\] " "Info: Pin input\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[5] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[4\] " "Info: Pin input\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[4] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[3\] " "Info: Pin input\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[3] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[2\] " "Info: Pin input\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[2] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[1\] " "Info: Pin input\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[1] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[0\] " "Info: Pin input\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input[0] } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 120 8 176 136 "input\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clear " "Info: Pin clear not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clear } } } { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { { 136 8 176 152 "clear" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/" 0 { } { { 0 { 0 ""} 0 71 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "67 unused 3.3V 35 32 0 " "Info: Number of I/O pins in group: 67 (unused VREF, 3.3V VCCIO, 35 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Warning: Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[31\] 0 " "Info: Pin \"Out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[30\] 0 " "Info: Pin \"Out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[29\] 0 " "Info: Pin \"Out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[28\] 0 " "Info: Pin \"Out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[27\] 0 " "Info: Pin \"Out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[26\] 0 " "Info: Pin \"Out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[25\] 0 " "Info: Pin \"Out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[24\] 0 " "Info: Pin \"Out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[23\] 0 " "Info: Pin \"Out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[22\] 0 " "Info: Pin \"Out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[21\] 0 " "Info: Pin \"Out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[20\] 0 " "Info: Pin \"Out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[19\] 0 " "Info: Pin \"Out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[18\] 0 " "Info: Pin \"Out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[17\] 0 " "Info: Pin \"Out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[16\] 0 " "Info: Pin \"Out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[15\] 0 " "Info: Pin \"Out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[14\] 0 " "Info: Pin \"Out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[13\] 0 " "Info: Pin \"Out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[12\] 0 " "Info: Pin \"Out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[11\] 0 " "Info: Pin \"Out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[10\] 0 " "Info: Pin \"Out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[9\] 0 " "Info: Pin \"Out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[8\] 0 " "Info: Pin \"Out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[7\] 0 " "Info: Pin \"Out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[6\] 0 " "Info: Pin \"Out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[5\] 0 " "Info: Pin \"Out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[4\] 0 " "Info: Pin \"Out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[3\] 0 " "Info: Pin \"Out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[2\] 0 " "Info: Pin \"Out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[1\] 0 " "Info: Pin \"Out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[0\] 0 " "Info: Pin \"Out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 11:39:03 2019 " "Info: Processing ended: Thu May 09 11:39:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 11:39:04 2019 " "Info: Processing started: Thu May 09 11:39:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Register_File -c Register_File " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Register_File -c Register_File" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 11:39:05 2019 " "Info: Processing ended: Thu May 09 11:39:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 11:39:06 2019 " "Info: Processing started: Thu May 09 11:39:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Register_File -c Register_File --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Register_File -c Register_File --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NOTHING_TO_TIMING_ANALYZE" "" "Warning: No paths found for timing analysis" {  } {  } 0 0 "No paths found for timing analysis" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 11:39:07 2019 " "Info: Processing ended: Thu May 09 11:39:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 79 s " "Info: Quartus II Full Compilation was successful. 0 errors, 79 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
