-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
-- Date        : Wed Jun 28 10:10:53 2017
-- Host        : juank-Inspiron-5521 running 64-bit Ubuntu 16.04.2 LTS
-- Command     : write_vhdl -mode funcsim -nolib -force -file
--               /home/juank/flujoDeCalor/flujoDeCalor.sim/sim_1/synth/func/flujoDeCalor_tb_func_synth.vhd
-- Design      : flujoDeCalor
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity calculoDeCelda is
  port (
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    \in_tsuperior[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tinferior[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tderecha[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end calculoDeCelda;

architecture STRUCTURE of calculoDeCelda is
  signal celda : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \celda_reg[13]_i_10_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_11_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_12_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_13_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_10_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_11_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_12_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_13_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_5_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_10_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_11_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_12_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_13_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_4_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_5_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_10_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_11_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_12_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_13_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_4_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_5_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_10_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_11_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_12_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_13_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_4_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_5_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_12_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_13_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal derecho_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal inferior_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal izquierdo_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal superior_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_celda_reg_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_celda_reg_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \celda_reg[13]_i_13\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \celda_reg[1]_i_10\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \celda_reg[5]_i_13\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \celda_reg[9]_i_10\ : label is "soft_lutpair1";
begin
\celda_reg[13]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(13),
      I1 => inferior_reg(13),
      I2 => izquierdo_reg(13),
      O => \celda_reg[13]_i_10_n_0\
    );
\celda_reg[13]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(12),
      I1 => superior_reg(12),
      I2 => izquierdo_reg(12),
      O => \celda_reg[13]_i_11_n_0\
    );
\celda_reg[13]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(11),
      I1 => izquierdo_reg(11),
      I2 => inferior_reg(11),
      O => \celda_reg[13]_i_12_n_0\
    );
\celda_reg[13]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(10),
      I1 => superior_reg(10),
      I2 => izquierdo_reg(10),
      O => \celda_reg[13]_i_13_n_0\
    );
\celda_reg[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(14),
      I1 => izquierdo_reg(14),
      I2 => superior_reg(14),
      I3 => \celda_reg[13]_i_10_n_0\,
      I4 => derecho_reg(14),
      O => \celda_reg[13]_i_2_n_0\
    );
\celda_reg[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(13),
      I1 => izquierdo_reg(13),
      I2 => superior_reg(13),
      I3 => \celda_reg[13]_i_11_n_0\,
      I4 => derecho_reg(13),
      O => \celda_reg[13]_i_3_n_0\
    );
\celda_reg[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(12),
      I1 => izquierdo_reg(12),
      I2 => superior_reg(12),
      I3 => \celda_reg[13]_i_12_n_0\,
      I4 => derecho_reg(12),
      O => \celda_reg[13]_i_4_n_0\
    );
\celda_reg[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(11),
      I1 => izquierdo_reg(11),
      I2 => superior_reg(11),
      I3 => \celda_reg[13]_i_13_n_0\,
      I4 => derecho_reg(11),
      O => \celda_reg[13]_i_5_n_0\
    );
\celda_reg[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_2_n_0\,
      I1 => superior_reg(15),
      I2 => izquierdo_reg(15),
      I3 => inferior_reg(15),
      I4 => derecho_reg(15),
      I5 => \celda_reg[17]_i_13_n_0\,
      O => \celda_reg[13]_i_6_n_0\
    );
\celda_reg[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_3_n_0\,
      I1 => superior_reg(14),
      I2 => izquierdo_reg(14),
      I3 => inferior_reg(14),
      I4 => derecho_reg(14),
      I5 => \celda_reg[13]_i_10_n_0\,
      O => \celda_reg[13]_i_7_n_0\
    );
\celda_reg[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_4_n_0\,
      I1 => superior_reg(13),
      I2 => izquierdo_reg(13),
      I3 => inferior_reg(13),
      I4 => derecho_reg(13),
      I5 => \celda_reg[13]_i_11_n_0\,
      O => \celda_reg[13]_i_8_n_0\
    );
\celda_reg[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_5_n_0\,
      I1 => superior_reg(12),
      I2 => izquierdo_reg(12),
      I3 => inferior_reg(12),
      I4 => derecho_reg(12),
      I5 => \celda_reg[13]_i_12_n_0\,
      O => \celda_reg[13]_i_9_n_0\
    );
\celda_reg[17]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(17),
      I1 => izquierdo_reg(17),
      I2 => inferior_reg(17),
      O => \celda_reg[17]_i_10_n_0\
    );
\celda_reg[17]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(16),
      I1 => inferior_reg(16),
      I2 => izquierdo_reg(16),
      O => \celda_reg[17]_i_11_n_0\
    );
\celda_reg[17]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(15),
      I1 => superior_reg(15),
      I2 => izquierdo_reg(15),
      O => \celda_reg[17]_i_12_n_0\
    );
\celda_reg[17]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(14),
      I1 => izquierdo_reg(14),
      I2 => inferior_reg(14),
      O => \celda_reg[17]_i_13_n_0\
    );
\celda_reg[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(18),
      I1 => izquierdo_reg(18),
      I2 => superior_reg(18),
      I3 => \celda_reg[17]_i_10_n_0\,
      I4 => derecho_reg(18),
      O => \celda_reg[17]_i_2_n_0\
    );
\celda_reg[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(17),
      I1 => izquierdo_reg(17),
      I2 => superior_reg(17),
      I3 => \celda_reg[17]_i_11_n_0\,
      I4 => derecho_reg(17),
      O => \celda_reg[17]_i_3_n_0\
    );
\celda_reg[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(16),
      I1 => izquierdo_reg(16),
      I2 => superior_reg(16),
      I3 => \celda_reg[17]_i_12_n_0\,
      I4 => derecho_reg(16),
      O => \celda_reg[17]_i_4_n_0\
    );
\celda_reg[17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(15),
      I1 => izquierdo_reg(15),
      I2 => superior_reg(15),
      I3 => \celda_reg[17]_i_13_n_0\,
      I4 => derecho_reg(15),
      O => \celda_reg[17]_i_5_n_0\
    );
\celda_reg[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_2_n_0\,
      I1 => superior_reg(19),
      I2 => izquierdo_reg(19),
      I3 => inferior_reg(19),
      I4 => derecho_reg(19),
      I5 => \celda_reg[21]_i_13_n_0\,
      O => \celda_reg[17]_i_6_n_0\
    );
\celda_reg[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_3_n_0\,
      I1 => superior_reg(18),
      I2 => izquierdo_reg(18),
      I3 => inferior_reg(18),
      I4 => derecho_reg(18),
      I5 => \celda_reg[17]_i_10_n_0\,
      O => \celda_reg[17]_i_7_n_0\
    );
\celda_reg[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_4_n_0\,
      I1 => superior_reg(17),
      I2 => izquierdo_reg(17),
      I3 => inferior_reg(17),
      I4 => derecho_reg(17),
      I5 => \celda_reg[17]_i_11_n_0\,
      O => \celda_reg[17]_i_8_n_0\
    );
\celda_reg[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_5_n_0\,
      I1 => superior_reg(16),
      I2 => izquierdo_reg(16),
      I3 => inferior_reg(16),
      I4 => derecho_reg(16),
      I5 => \celda_reg[17]_i_12_n_0\,
      O => \celda_reg[17]_i_9_n_0\
    );
\celda_reg[1]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(2),
      I1 => izquierdo_reg(2),
      I2 => superior_reg(2),
      O => \celda_reg[1]_i_10_n_0\
    );
\celda_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(2),
      I1 => izquierdo_reg(2),
      I2 => superior_reg(2),
      I3 => \celda_reg[1]_i_9_n_0\,
      I4 => derecho_reg(2),
      O => \celda_reg[1]_i_2_n_0\
    );
\celda_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \celda_reg[1]_i_9_n_0\,
      I1 => derecho_reg(2),
      I2 => inferior_reg(2),
      I3 => izquierdo_reg(2),
      I4 => superior_reg(2),
      O => \celda_reg[1]_i_3_n_0\
    );
\celda_reg[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(1),
      I1 => izquierdo_reg(1),
      I2 => inferior_reg(1),
      I3 => derecho_reg(1),
      O => \celda_reg[1]_i_4_n_0\
    );
\celda_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[1]_i_2_n_0\,
      I1 => superior_reg(3),
      I2 => izquierdo_reg(3),
      I3 => inferior_reg(3),
      I4 => derecho_reg(3),
      I5 => \celda_reg[5]_i_13_n_0\,
      O => \celda_reg[1]_i_5_n_0\
    );
\celda_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \celda_reg[1]_i_10_n_0\,
      I1 => derecho_reg(2),
      I2 => derecho_reg(1),
      I3 => inferior_reg(1),
      I4 => izquierdo_reg(1),
      I5 => superior_reg(1),
      O => \celda_reg[1]_i_6_n_0\
    );
\celda_reg[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \celda_reg[1]_i_4_n_0\,
      I1 => inferior_reg(0),
      I2 => superior_reg(0),
      I3 => izquierdo_reg(0),
      O => \celda_reg[1]_i_7_n_0\
    );
\celda_reg[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(0),
      I1 => izquierdo_reg(0),
      I2 => inferior_reg(0),
      I3 => derecho_reg(0),
      O => \celda_reg[1]_i_8_n_0\
    );
\celda_reg[1]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(1),
      I1 => izquierdo_reg(1),
      I2 => superior_reg(1),
      O => \celda_reg[1]_i_9_n_0\
    );
\celda_reg[21]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(21),
      I1 => izquierdo_reg(21),
      I2 => inferior_reg(21),
      O => \celda_reg[21]_i_10_n_0\
    );
\celda_reg[21]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(20),
      I1 => superior_reg(20),
      I2 => izquierdo_reg(20),
      O => \celda_reg[21]_i_11_n_0\
    );
\celda_reg[21]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(19),
      I1 => izquierdo_reg(19),
      I2 => inferior_reg(19),
      O => \celda_reg[21]_i_12_n_0\
    );
\celda_reg[21]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(18),
      I1 => superior_reg(18),
      I2 => izquierdo_reg(18),
      O => \celda_reg[21]_i_13_n_0\
    );
\celda_reg[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(22),
      I1 => izquierdo_reg(22),
      I2 => superior_reg(22),
      I3 => \celda_reg[21]_i_10_n_0\,
      I4 => derecho_reg(22),
      O => \celda_reg[21]_i_2_n_0\
    );
\celda_reg[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(21),
      I1 => izquierdo_reg(21),
      I2 => superior_reg(21),
      I3 => \celda_reg[21]_i_11_n_0\,
      I4 => derecho_reg(21),
      O => \celda_reg[21]_i_3_n_0\
    );
\celda_reg[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(20),
      I1 => izquierdo_reg(20),
      I2 => superior_reg(20),
      I3 => \celda_reg[21]_i_12_n_0\,
      I4 => derecho_reg(20),
      O => \celda_reg[21]_i_4_n_0\
    );
\celda_reg[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(19),
      I1 => izquierdo_reg(19),
      I2 => superior_reg(19),
      I3 => \celda_reg[21]_i_13_n_0\,
      I4 => derecho_reg(19),
      O => \celda_reg[21]_i_5_n_0\
    );
\celda_reg[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_2_n_0\,
      I1 => superior_reg(23),
      I2 => izquierdo_reg(23),
      I3 => inferior_reg(23),
      I4 => derecho_reg(23),
      I5 => \celda_reg[25]_i_13_n_0\,
      O => \celda_reg[21]_i_6_n_0\
    );
\celda_reg[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_3_n_0\,
      I1 => superior_reg(22),
      I2 => izquierdo_reg(22),
      I3 => inferior_reg(22),
      I4 => derecho_reg(22),
      I5 => \celda_reg[21]_i_10_n_0\,
      O => \celda_reg[21]_i_7_n_0\
    );
\celda_reg[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_4_n_0\,
      I1 => superior_reg(21),
      I2 => izquierdo_reg(21),
      I3 => inferior_reg(21),
      I4 => derecho_reg(21),
      I5 => \celda_reg[21]_i_11_n_0\,
      O => \celda_reg[21]_i_8_n_0\
    );
\celda_reg[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_5_n_0\,
      I1 => superior_reg(20),
      I2 => izquierdo_reg(20),
      I3 => inferior_reg(20),
      I4 => derecho_reg(20),
      I5 => \celda_reg[21]_i_12_n_0\,
      O => \celda_reg[21]_i_9_n_0\
    );
\celda_reg[25]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(25),
      I1 => izquierdo_reg(25),
      I2 => inferior_reg(25),
      O => \celda_reg[25]_i_10_n_0\
    );
\celda_reg[25]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(24),
      I1 => superior_reg(24),
      I2 => izquierdo_reg(24),
      O => \celda_reg[25]_i_11_n_0\
    );
\celda_reg[25]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(23),
      I1 => izquierdo_reg(23),
      I2 => inferior_reg(23),
      O => \celda_reg[25]_i_12_n_0\
    );
\celda_reg[25]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(22),
      I1 => superior_reg(22),
      I2 => inferior_reg(22),
      O => \celda_reg[25]_i_13_n_0\
    );
\celda_reg[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(26),
      I1 => izquierdo_reg(26),
      I2 => superior_reg(26),
      I3 => \celda_reg[25]_i_10_n_0\,
      I4 => derecho_reg(26),
      O => \celda_reg[25]_i_2_n_0\
    );
\celda_reg[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(25),
      I1 => izquierdo_reg(25),
      I2 => superior_reg(25),
      I3 => \celda_reg[25]_i_11_n_0\,
      I4 => derecho_reg(25),
      O => \celda_reg[25]_i_3_n_0\
    );
\celda_reg[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(24),
      I1 => izquierdo_reg(24),
      I2 => superior_reg(24),
      I3 => \celda_reg[25]_i_12_n_0\,
      I4 => derecho_reg(24),
      O => \celda_reg[25]_i_4_n_0\
    );
\celda_reg[25]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(23),
      I1 => izquierdo_reg(23),
      I2 => superior_reg(23),
      I3 => \celda_reg[25]_i_13_n_0\,
      I4 => derecho_reg(23),
      O => \celda_reg[25]_i_5_n_0\
    );
\celda_reg[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_2_n_0\,
      I1 => superior_reg(27),
      I2 => izquierdo_reg(27),
      I3 => inferior_reg(27),
      I4 => derecho_reg(27),
      I5 => \celda_reg[29]_i_11_n_0\,
      O => \celda_reg[25]_i_6_n_0\
    );
\celda_reg[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_3_n_0\,
      I1 => superior_reg(26),
      I2 => izquierdo_reg(26),
      I3 => inferior_reg(26),
      I4 => derecho_reg(26),
      I5 => \celda_reg[25]_i_10_n_0\,
      O => \celda_reg[25]_i_7_n_0\
    );
\celda_reg[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_4_n_0\,
      I1 => superior_reg(25),
      I2 => izquierdo_reg(25),
      I3 => inferior_reg(25),
      I4 => derecho_reg(25),
      I5 => \celda_reg[25]_i_11_n_0\,
      O => \celda_reg[25]_i_8_n_0\
    );
\celda_reg[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_5_n_0\,
      I1 => superior_reg(24),
      I2 => izquierdo_reg(24),
      I3 => inferior_reg(24),
      I4 => derecho_reg(24),
      I5 => \celda_reg[25]_i_12_n_0\,
      O => \celda_reg[25]_i_9_n_0\
    );
\celda_reg[29]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(27),
      I1 => izquierdo_reg(27),
      I2 => inferior_reg(27),
      O => \celda_reg[29]_i_10_n_0\
    );
\celda_reg[29]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(26),
      I1 => superior_reg(26),
      I2 => inferior_reg(26),
      O => \celda_reg[29]_i_11_n_0\
    );
\celda_reg[29]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(29),
      I1 => izquierdo_reg(29),
      I2 => superior_reg(29),
      O => \celda_reg[29]_i_12_n_0\
    );
\celda_reg[29]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(31),
      I1 => izquierdo_reg(31),
      I2 => inferior_reg(31),
      I3 => derecho_reg(31),
      O => \celda_reg[29]_i_13_n_0\
    );
\celda_reg[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(29),
      I1 => izquierdo_reg(29),
      I2 => superior_reg(29),
      I3 => \celda_reg[29]_i_9_n_0\,
      I4 => derecho_reg(29),
      O => \celda_reg[29]_i_2_n_0\
    );
\celda_reg[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(28),
      I1 => izquierdo_reg(28),
      I2 => superior_reg(28),
      I3 => \celda_reg[29]_i_10_n_0\,
      I4 => derecho_reg(28),
      O => \celda_reg[29]_i_3_n_0\
    );
\celda_reg[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(27),
      I1 => izquierdo_reg(27),
      I2 => superior_reg(27),
      I3 => \celda_reg[29]_i_11_n_0\,
      I4 => derecho_reg(27),
      O => \celda_reg[29]_i_4_n_0\
    );
\celda_reg[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => derecho_reg(30),
      I1 => \celda_reg[29]_i_12_n_0\,
      I2 => \celda_reg[29]_i_13_n_0\,
      I3 => superior_reg(30),
      I4 => inferior_reg(30),
      I5 => izquierdo_reg(30),
      O => \celda_reg[29]_i_5_n_0\
    );
\celda_reg[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_2_n_0\,
      I1 => superior_reg(30),
      I2 => izquierdo_reg(30),
      I3 => inferior_reg(30),
      I4 => derecho_reg(30),
      I5 => \celda_reg[29]_i_12_n_0\,
      O => \celda_reg[29]_i_6_n_0\
    );
\celda_reg[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_3_n_0\,
      I1 => superior_reg(29),
      I2 => izquierdo_reg(29),
      I3 => inferior_reg(29),
      I4 => derecho_reg(29),
      I5 => \celda_reg[29]_i_9_n_0\,
      O => \celda_reg[29]_i_7_n_0\
    );
\celda_reg[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_4_n_0\,
      I1 => superior_reg(28),
      I2 => izquierdo_reg(28),
      I3 => inferior_reg(28),
      I4 => derecho_reg(28),
      I5 => \celda_reg[29]_i_10_n_0\,
      O => \celda_reg[29]_i_8_n_0\
    );
\celda_reg[29]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(28),
      I1 => superior_reg(28),
      I2 => inferior_reg(28),
      O => \celda_reg[29]_i_9_n_0\
    );
\celda_reg[5]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(6),
      I1 => izquierdo_reg(6),
      I2 => superior_reg(6),
      O => \celda_reg[5]_i_10_n_0\
    );
\celda_reg[5]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(5),
      I1 => izquierdo_reg(5),
      I2 => superior_reg(5),
      O => \celda_reg[5]_i_11_n_0\
    );
\celda_reg[5]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(3),
      I1 => izquierdo_reg(3),
      I2 => superior_reg(3),
      O => \celda_reg[5]_i_12_n_0\
    );
\celda_reg[5]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(2),
      I1 => superior_reg(2),
      I2 => inferior_reg(2),
      O => \celda_reg[5]_i_13_n_0\
    );
\celda_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(6),
      I1 => superior_reg(5),
      I2 => izquierdo_reg(5),
      I3 => inferior_reg(5),
      I4 => \celda_reg[5]_i_10_n_0\,
      O => \celda_reg[5]_i_2_n_0\
    );
\celda_reg[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(5),
      I1 => izquierdo_reg(4),
      I2 => superior_reg(4),
      I3 => inferior_reg(4),
      I4 => \celda_reg[5]_i_11_n_0\,
      O => \celda_reg[5]_i_3_n_0\
    );
\celda_reg[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(4),
      I1 => izquierdo_reg(4),
      I2 => superior_reg(4),
      I3 => \celda_reg[5]_i_12_n_0\,
      I4 => derecho_reg(4),
      O => \celda_reg[5]_i_4_n_0\
    );
\celda_reg[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(3),
      I1 => izquierdo_reg(3),
      I2 => superior_reg(3),
      I3 => \celda_reg[5]_i_13_n_0\,
      I4 => derecho_reg(3),
      O => \celda_reg[5]_i_5_n_0\
    );
\celda_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_2_n_0\,
      I1 => \celda_reg[9]_i_13_n_0\,
      I2 => derecho_reg(7),
      I3 => inferior_reg(6),
      I4 => superior_reg(6),
      I5 => izquierdo_reg(6),
      O => \celda_reg[5]_i_6_n_0\
    );
\celda_reg[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_3_n_0\,
      I1 => \celda_reg[5]_i_10_n_0\,
      I2 => derecho_reg(6),
      I3 => inferior_reg(5),
      I4 => izquierdo_reg(5),
      I5 => superior_reg(5),
      O => \celda_reg[5]_i_7_n_0\
    );
\celda_reg[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_4_n_0\,
      I1 => \celda_reg[5]_i_11_n_0\,
      I2 => derecho_reg(5),
      I3 => inferior_reg(4),
      I4 => superior_reg(4),
      I5 => izquierdo_reg(4),
      O => \celda_reg[5]_i_8_n_0\
    );
\celda_reg[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[5]_i_5_n_0\,
      I1 => superior_reg(4),
      I2 => izquierdo_reg(4),
      I3 => inferior_reg(4),
      I4 => derecho_reg(4),
      I5 => \celda_reg[5]_i_12_n_0\,
      O => \celda_reg[5]_i_9_n_0\
    );
\celda_reg[9]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(10),
      I1 => izquierdo_reg(10),
      I2 => superior_reg(10),
      O => \celda_reg[9]_i_10_n_0\
    );
\celda_reg[9]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(9),
      I1 => izquierdo_reg(9),
      I2 => superior_reg(9),
      O => \celda_reg[9]_i_11_n_0\
    );
\celda_reg[9]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(8),
      I1 => izquierdo_reg(8),
      I2 => superior_reg(8),
      O => \celda_reg[9]_i_12_n_0\
    );
\celda_reg[9]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(7),
      I1 => izquierdo_reg(7),
      I2 => superior_reg(7),
      O => \celda_reg[9]_i_13_n_0\
    );
\celda_reg[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(10),
      I1 => superior_reg(9),
      I2 => izquierdo_reg(9),
      I3 => inferior_reg(9),
      I4 => \celda_reg[9]_i_10_n_0\,
      O => \celda_reg[9]_i_2_n_0\
    );
\celda_reg[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(9),
      I1 => izquierdo_reg(8),
      I2 => superior_reg(8),
      I3 => inferior_reg(8),
      I4 => \celda_reg[9]_i_11_n_0\,
      O => \celda_reg[9]_i_3_n_0\
    );
\celda_reg[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(8),
      I1 => superior_reg(7),
      I2 => izquierdo_reg(7),
      I3 => inferior_reg(7),
      I4 => \celda_reg[9]_i_12_n_0\,
      O => \celda_reg[9]_i_4_n_0\
    );
\celda_reg[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(7),
      I1 => izquierdo_reg(6),
      I2 => superior_reg(6),
      I3 => inferior_reg(6),
      I4 => \celda_reg[9]_i_13_n_0\,
      O => \celda_reg[9]_i_5_n_0\
    );
\celda_reg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[9]_i_2_n_0\,
      I1 => superior_reg(11),
      I2 => izquierdo_reg(11),
      I3 => inferior_reg(11),
      I4 => derecho_reg(11),
      I5 => \celda_reg[13]_i_13_n_0\,
      O => \celda_reg[9]_i_6_n_0\
    );
\celda_reg[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_3_n_0\,
      I1 => \celda_reg[9]_i_10_n_0\,
      I2 => derecho_reg(10),
      I3 => inferior_reg(9),
      I4 => izquierdo_reg(9),
      I5 => superior_reg(9),
      O => \celda_reg[9]_i_7_n_0\
    );
\celda_reg[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_4_n_0\,
      I1 => \celda_reg[9]_i_11_n_0\,
      I2 => derecho_reg(9),
      I3 => inferior_reg(8),
      I4 => superior_reg(8),
      I5 => izquierdo_reg(8),
      O => \celda_reg[9]_i_8_n_0\
    );
\celda_reg[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_5_n_0\,
      I1 => \celda_reg[9]_i_12_n_0\,
      I2 => derecho_reg(8),
      I3 => inferior_reg(7),
      I4 => izquierdo_reg(7),
      I5 => superior_reg(7),
      O => \celda_reg[9]_i_9_n_0\
    );
\celda_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(0),
      Q => Q(0),
      R => SR(0)
    );
\celda_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(10),
      Q => Q(10),
      R => SR(0)
    );
\celda_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(11),
      Q => Q(11),
      R => SR(0)
    );
\celda_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(12),
      Q => Q(12),
      R => SR(0)
    );
\celda_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(13),
      Q => Q(13),
      R => SR(0)
    );
\celda_reg_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[9]_i_1_n_0\,
      CO(3) => \celda_reg_reg[13]_i_1_n_0\,
      CO(2) => \celda_reg_reg[13]_i_1_n_1\,
      CO(1) => \celda_reg_reg[13]_i_1_n_2\,
      CO(0) => \celda_reg_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[13]_i_2_n_0\,
      DI(2) => \celda_reg[13]_i_3_n_0\,
      DI(1) => \celda_reg[13]_i_4_n_0\,
      DI(0) => \celda_reg[13]_i_5_n_0\,
      O(3 downto 0) => celda(13 downto 10),
      S(3) => \celda_reg[13]_i_6_n_0\,
      S(2) => \celda_reg[13]_i_7_n_0\,
      S(1) => \celda_reg[13]_i_8_n_0\,
      S(0) => \celda_reg[13]_i_9_n_0\
    );
\celda_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(14),
      Q => Q(14),
      R => SR(0)
    );
\celda_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(15),
      Q => Q(15),
      R => SR(0)
    );
\celda_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(16),
      Q => Q(16),
      R => SR(0)
    );
\celda_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(17),
      Q => Q(17),
      R => SR(0)
    );
\celda_reg_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[13]_i_1_n_0\,
      CO(3) => \celda_reg_reg[17]_i_1_n_0\,
      CO(2) => \celda_reg_reg[17]_i_1_n_1\,
      CO(1) => \celda_reg_reg[17]_i_1_n_2\,
      CO(0) => \celda_reg_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[17]_i_2_n_0\,
      DI(2) => \celda_reg[17]_i_3_n_0\,
      DI(1) => \celda_reg[17]_i_4_n_0\,
      DI(0) => \celda_reg[17]_i_5_n_0\,
      O(3 downto 0) => celda(17 downto 14),
      S(3) => \celda_reg[17]_i_6_n_0\,
      S(2) => \celda_reg[17]_i_7_n_0\,
      S(1) => \celda_reg[17]_i_8_n_0\,
      S(0) => \celda_reg[17]_i_9_n_0\
    );
\celda_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(18),
      Q => Q(18),
      R => SR(0)
    );
\celda_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(19),
      Q => Q(19),
      R => SR(0)
    );
\celda_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(1),
      Q => Q(1),
      R => SR(0)
    );
\celda_reg_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \celda_reg_reg[1]_i_1_n_0\,
      CO(2) => \celda_reg_reg[1]_i_1_n_1\,
      CO(1) => \celda_reg_reg[1]_i_1_n_2\,
      CO(0) => \celda_reg_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[1]_i_2_n_0\,
      DI(2) => \celda_reg[1]_i_3_n_0\,
      DI(1) => \celda_reg[1]_i_4_n_0\,
      DI(0) => derecho_reg(0),
      O(3 downto 2) => celda(1 downto 0),
      O(1 downto 0) => \NLW_celda_reg_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \celda_reg[1]_i_5_n_0\,
      S(2) => \celda_reg[1]_i_6_n_0\,
      S(1) => \celda_reg[1]_i_7_n_0\,
      S(0) => \celda_reg[1]_i_8_n_0\
    );
\celda_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(20),
      Q => Q(20),
      R => SR(0)
    );
\celda_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(21),
      Q => Q(21),
      R => SR(0)
    );
\celda_reg_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[17]_i_1_n_0\,
      CO(3) => \celda_reg_reg[21]_i_1_n_0\,
      CO(2) => \celda_reg_reg[21]_i_1_n_1\,
      CO(1) => \celda_reg_reg[21]_i_1_n_2\,
      CO(0) => \celda_reg_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[21]_i_2_n_0\,
      DI(2) => \celda_reg[21]_i_3_n_0\,
      DI(1) => \celda_reg[21]_i_4_n_0\,
      DI(0) => \celda_reg[21]_i_5_n_0\,
      O(3 downto 0) => celda(21 downto 18),
      S(3) => \celda_reg[21]_i_6_n_0\,
      S(2) => \celda_reg[21]_i_7_n_0\,
      S(1) => \celda_reg[21]_i_8_n_0\,
      S(0) => \celda_reg[21]_i_9_n_0\
    );
\celda_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(22),
      Q => Q(22),
      R => SR(0)
    );
\celda_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(23),
      Q => Q(23),
      R => SR(0)
    );
\celda_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(24),
      Q => Q(24),
      R => SR(0)
    );
\celda_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(25),
      Q => Q(25),
      R => SR(0)
    );
\celda_reg_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[21]_i_1_n_0\,
      CO(3) => \celda_reg_reg[25]_i_1_n_0\,
      CO(2) => \celda_reg_reg[25]_i_1_n_1\,
      CO(1) => \celda_reg_reg[25]_i_1_n_2\,
      CO(0) => \celda_reg_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[25]_i_2_n_0\,
      DI(2) => \celda_reg[25]_i_3_n_0\,
      DI(1) => \celda_reg[25]_i_4_n_0\,
      DI(0) => \celda_reg[25]_i_5_n_0\,
      O(3 downto 0) => celda(25 downto 22),
      S(3) => \celda_reg[25]_i_6_n_0\,
      S(2) => \celda_reg[25]_i_7_n_0\,
      S(1) => \celda_reg[25]_i_8_n_0\,
      S(0) => \celda_reg[25]_i_9_n_0\
    );
\celda_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(26),
      Q => Q(26),
      R => SR(0)
    );
\celda_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(27),
      Q => Q(27),
      R => SR(0)
    );
\celda_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(28),
      Q => Q(28),
      R => SR(0)
    );
\celda_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(29),
      Q => Q(29),
      R => SR(0)
    );
\celda_reg_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[25]_i_1_n_0\,
      CO(3) => \NLW_celda_reg_reg[29]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \celda_reg_reg[29]_i_1_n_1\,
      CO(1) => \celda_reg_reg[29]_i_1_n_2\,
      CO(0) => \celda_reg_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \celda_reg[29]_i_2_n_0\,
      DI(1) => \celda_reg[29]_i_3_n_0\,
      DI(0) => \celda_reg[29]_i_4_n_0\,
      O(3 downto 0) => celda(29 downto 26),
      S(3) => \celda_reg[29]_i_5_n_0\,
      S(2) => \celda_reg[29]_i_6_n_0\,
      S(1) => \celda_reg[29]_i_7_n_0\,
      S(0) => \celda_reg[29]_i_8_n_0\
    );
\celda_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(2),
      Q => Q(2),
      R => SR(0)
    );
\celda_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(3),
      Q => Q(3),
      R => SR(0)
    );
\celda_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(4),
      Q => Q(4),
      R => SR(0)
    );
\celda_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(5),
      Q => Q(5),
      R => SR(0)
    );
\celda_reg_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[1]_i_1_n_0\,
      CO(3) => \celda_reg_reg[5]_i_1_n_0\,
      CO(2) => \celda_reg_reg[5]_i_1_n_1\,
      CO(1) => \celda_reg_reg[5]_i_1_n_2\,
      CO(0) => \celda_reg_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[5]_i_2_n_0\,
      DI(2) => \celda_reg[5]_i_3_n_0\,
      DI(1) => \celda_reg[5]_i_4_n_0\,
      DI(0) => \celda_reg[5]_i_5_n_0\,
      O(3 downto 0) => celda(5 downto 2),
      S(3) => \celda_reg[5]_i_6_n_0\,
      S(2) => \celda_reg[5]_i_7_n_0\,
      S(1) => \celda_reg[5]_i_8_n_0\,
      S(0) => \celda_reg[5]_i_9_n_0\
    );
\celda_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(6),
      Q => Q(6),
      R => SR(0)
    );
\celda_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(7),
      Q => Q(7),
      R => SR(0)
    );
\celda_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(8),
      Q => Q(8),
      R => SR(0)
    );
\celda_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(9),
      Q => Q(9),
      R => SR(0)
    );
\celda_reg_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[5]_i_1_n_0\,
      CO(3) => \celda_reg_reg[9]_i_1_n_0\,
      CO(2) => \celda_reg_reg[9]_i_1_n_1\,
      CO(1) => \celda_reg_reg[9]_i_1_n_2\,
      CO(0) => \celda_reg_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[9]_i_2_n_0\,
      DI(2) => \celda_reg[9]_i_3_n_0\,
      DI(1) => \celda_reg[9]_i_4_n_0\,
      DI(0) => \celda_reg[9]_i_5_n_0\,
      O(3 downto 0) => celda(9 downto 6),
      S(3) => \celda_reg[9]_i_6_n_0\,
      S(2) => \celda_reg[9]_i_7_n_0\,
      S(1) => \celda_reg[9]_i_8_n_0\,
      S(0) => \celda_reg[9]_i_9_n_0\
    );
\derecho_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(0),
      Q => derecho_reg(0),
      R => SR(0)
    );
\derecho_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(10),
      Q => derecho_reg(10),
      R => SR(0)
    );
\derecho_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(11),
      Q => derecho_reg(11),
      R => SR(0)
    );
\derecho_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(12),
      Q => derecho_reg(12),
      R => SR(0)
    );
\derecho_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(13),
      Q => derecho_reg(13),
      R => SR(0)
    );
\derecho_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(14),
      Q => derecho_reg(14),
      R => SR(0)
    );
\derecho_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(15),
      Q => derecho_reg(15),
      R => SR(0)
    );
\derecho_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(16),
      Q => derecho_reg(16),
      R => SR(0)
    );
\derecho_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(17),
      Q => derecho_reg(17),
      R => SR(0)
    );
\derecho_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(18),
      Q => derecho_reg(18),
      R => SR(0)
    );
\derecho_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(19),
      Q => derecho_reg(19),
      R => SR(0)
    );
\derecho_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(1),
      Q => derecho_reg(1),
      R => SR(0)
    );
\derecho_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(20),
      Q => derecho_reg(20),
      R => SR(0)
    );
\derecho_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(21),
      Q => derecho_reg(21),
      R => SR(0)
    );
\derecho_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(22),
      Q => derecho_reg(22),
      R => SR(0)
    );
\derecho_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(23),
      Q => derecho_reg(23),
      R => SR(0)
    );
\derecho_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(24),
      Q => derecho_reg(24),
      R => SR(0)
    );
\derecho_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(25),
      Q => derecho_reg(25),
      R => SR(0)
    );
\derecho_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(26),
      Q => derecho_reg(26),
      R => SR(0)
    );
\derecho_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(27),
      Q => derecho_reg(27),
      R => SR(0)
    );
\derecho_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(28),
      Q => derecho_reg(28),
      R => SR(0)
    );
\derecho_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(29),
      Q => derecho_reg(29),
      R => SR(0)
    );
\derecho_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(2),
      Q => derecho_reg(2),
      R => SR(0)
    );
\derecho_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(30),
      Q => derecho_reg(30),
      R => SR(0)
    );
\derecho_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(31),
      Q => derecho_reg(31),
      R => SR(0)
    );
\derecho_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(3),
      Q => derecho_reg(3),
      R => SR(0)
    );
\derecho_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(4),
      Q => derecho_reg(4),
      R => SR(0)
    );
\derecho_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(5),
      Q => derecho_reg(5),
      R => SR(0)
    );
\derecho_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(6),
      Q => derecho_reg(6),
      R => SR(0)
    );
\derecho_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(7),
      Q => derecho_reg(7),
      R => SR(0)
    );
\derecho_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(8),
      Q => derecho_reg(8),
      R => SR(0)
    );
\derecho_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[0][31]\(9),
      Q => derecho_reg(9),
      R => SR(0)
    );
\inferior_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(0),
      Q => inferior_reg(0),
      R => SR(0)
    );
\inferior_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(10),
      Q => inferior_reg(10),
      R => SR(0)
    );
\inferior_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(11),
      Q => inferior_reg(11),
      R => SR(0)
    );
\inferior_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(12),
      Q => inferior_reg(12),
      R => SR(0)
    );
\inferior_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(13),
      Q => inferior_reg(13),
      R => SR(0)
    );
\inferior_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(14),
      Q => inferior_reg(14),
      R => SR(0)
    );
\inferior_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(15),
      Q => inferior_reg(15),
      R => SR(0)
    );
\inferior_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(16),
      Q => inferior_reg(16),
      R => SR(0)
    );
\inferior_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(17),
      Q => inferior_reg(17),
      R => SR(0)
    );
\inferior_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(18),
      Q => inferior_reg(18),
      R => SR(0)
    );
\inferior_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(19),
      Q => inferior_reg(19),
      R => SR(0)
    );
\inferior_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(1),
      Q => inferior_reg(1),
      R => SR(0)
    );
\inferior_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(20),
      Q => inferior_reg(20),
      R => SR(0)
    );
\inferior_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(21),
      Q => inferior_reg(21),
      R => SR(0)
    );
\inferior_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(22),
      Q => inferior_reg(22),
      R => SR(0)
    );
\inferior_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(23),
      Q => inferior_reg(23),
      R => SR(0)
    );
\inferior_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(24),
      Q => inferior_reg(24),
      R => SR(0)
    );
\inferior_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(25),
      Q => inferior_reg(25),
      R => SR(0)
    );
\inferior_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(26),
      Q => inferior_reg(26),
      R => SR(0)
    );
\inferior_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(27),
      Q => inferior_reg(27),
      R => SR(0)
    );
\inferior_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(28),
      Q => inferior_reg(28),
      R => SR(0)
    );
\inferior_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(29),
      Q => inferior_reg(29),
      R => SR(0)
    );
\inferior_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(2),
      Q => inferior_reg(2),
      R => SR(0)
    );
\inferior_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(30),
      Q => inferior_reg(30),
      R => SR(0)
    );
\inferior_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(31),
      Q => inferior_reg(31),
      R => SR(0)
    );
\inferior_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(3),
      Q => inferior_reg(3),
      R => SR(0)
    );
\inferior_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(4),
      Q => inferior_reg(4),
      R => SR(0)
    );
\inferior_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(5),
      Q => inferior_reg(5),
      R => SR(0)
    );
\inferior_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(6),
      Q => inferior_reg(6),
      R => SR(0)
    );
\inferior_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(7),
      Q => inferior_reg(7),
      R => SR(0)
    );
\inferior_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(8),
      Q => inferior_reg(8),
      R => SR(0)
    );
\inferior_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[0][31]\(9),
      Q => inferior_reg(9),
      R => SR(0)
    );
\izquierdo_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => izquierdo_reg(0),
      R => SR(0)
    );
\izquierdo_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(10),
      Q => izquierdo_reg(10),
      R => SR(0)
    );
\izquierdo_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(11),
      Q => izquierdo_reg(11),
      R => SR(0)
    );
\izquierdo_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(12),
      Q => izquierdo_reg(12),
      R => SR(0)
    );
\izquierdo_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(13),
      Q => izquierdo_reg(13),
      R => SR(0)
    );
\izquierdo_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(14),
      Q => izquierdo_reg(14),
      R => SR(0)
    );
\izquierdo_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(15),
      Q => izquierdo_reg(15),
      R => SR(0)
    );
\izquierdo_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(16),
      Q => izquierdo_reg(16),
      R => SR(0)
    );
\izquierdo_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(17),
      Q => izquierdo_reg(17),
      R => SR(0)
    );
\izquierdo_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(18),
      Q => izquierdo_reg(18),
      R => SR(0)
    );
\izquierdo_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(19),
      Q => izquierdo_reg(19),
      R => SR(0)
    );
\izquierdo_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => izquierdo_reg(1),
      R => SR(0)
    );
\izquierdo_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(20),
      Q => izquierdo_reg(20),
      R => SR(0)
    );
\izquierdo_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(21),
      Q => izquierdo_reg(21),
      R => SR(0)
    );
\izquierdo_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(22),
      Q => izquierdo_reg(22),
      R => SR(0)
    );
\izquierdo_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(23),
      Q => izquierdo_reg(23),
      R => SR(0)
    );
\izquierdo_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(24),
      Q => izquierdo_reg(24),
      R => SR(0)
    );
\izquierdo_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(25),
      Q => izquierdo_reg(25),
      R => SR(0)
    );
\izquierdo_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(26),
      Q => izquierdo_reg(26),
      R => SR(0)
    );
\izquierdo_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(27),
      Q => izquierdo_reg(27),
      R => SR(0)
    );
\izquierdo_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(28),
      Q => izquierdo_reg(28),
      R => SR(0)
    );
\izquierdo_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(29),
      Q => izquierdo_reg(29),
      R => SR(0)
    );
\izquierdo_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => izquierdo_reg(2),
      R => SR(0)
    );
\izquierdo_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(30),
      Q => izquierdo_reg(30),
      R => SR(0)
    );
\izquierdo_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(31),
      Q => izquierdo_reg(31),
      R => SR(0)
    );
\izquierdo_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => izquierdo_reg(3),
      R => SR(0)
    );
\izquierdo_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(4),
      Q => izquierdo_reg(4),
      R => SR(0)
    );
\izquierdo_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(5),
      Q => izquierdo_reg(5),
      R => SR(0)
    );
\izquierdo_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(6),
      Q => izquierdo_reg(6),
      R => SR(0)
    );
\izquierdo_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(7),
      Q => izquierdo_reg(7),
      R => SR(0)
    );
\izquierdo_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(8),
      Q => izquierdo_reg(8),
      R => SR(0)
    );
\izquierdo_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(9),
      Q => izquierdo_reg(9),
      R => SR(0)
    );
\superior_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(0),
      Q => superior_reg(0),
      R => SR(0)
    );
\superior_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(10),
      Q => superior_reg(10),
      R => SR(0)
    );
\superior_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(11),
      Q => superior_reg(11),
      R => SR(0)
    );
\superior_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(12),
      Q => superior_reg(12),
      R => SR(0)
    );
\superior_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(13),
      Q => superior_reg(13),
      R => SR(0)
    );
\superior_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(14),
      Q => superior_reg(14),
      R => SR(0)
    );
\superior_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(15),
      Q => superior_reg(15),
      R => SR(0)
    );
\superior_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(16),
      Q => superior_reg(16),
      R => SR(0)
    );
\superior_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(17),
      Q => superior_reg(17),
      R => SR(0)
    );
\superior_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(18),
      Q => superior_reg(18),
      R => SR(0)
    );
\superior_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(19),
      Q => superior_reg(19),
      R => SR(0)
    );
\superior_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(1),
      Q => superior_reg(1),
      R => SR(0)
    );
\superior_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(20),
      Q => superior_reg(20),
      R => SR(0)
    );
\superior_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(21),
      Q => superior_reg(21),
      R => SR(0)
    );
\superior_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(22),
      Q => superior_reg(22),
      R => SR(0)
    );
\superior_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(23),
      Q => superior_reg(23),
      R => SR(0)
    );
\superior_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(24),
      Q => superior_reg(24),
      R => SR(0)
    );
\superior_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(25),
      Q => superior_reg(25),
      R => SR(0)
    );
\superior_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(26),
      Q => superior_reg(26),
      R => SR(0)
    );
\superior_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(27),
      Q => superior_reg(27),
      R => SR(0)
    );
\superior_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(28),
      Q => superior_reg(28),
      R => SR(0)
    );
\superior_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(29),
      Q => superior_reg(29),
      R => SR(0)
    );
\superior_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(2),
      Q => superior_reg(2),
      R => SR(0)
    );
\superior_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(30),
      Q => superior_reg(30),
      R => SR(0)
    );
\superior_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(31),
      Q => superior_reg(31),
      R => SR(0)
    );
\superior_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(3),
      Q => superior_reg(3),
      R => SR(0)
    );
\superior_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(4),
      Q => superior_reg(4),
      R => SR(0)
    );
\superior_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(5),
      Q => superior_reg(5),
      R => SR(0)
    );
\superior_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(6),
      Q => superior_reg(6),
      R => SR(0)
    );
\superior_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(7),
      Q => superior_reg(7),
      R => SR(0)
    );
\superior_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(8),
      Q => superior_reg(8),
      R => SR(0)
    );
\superior_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[0][31]\(9),
      Q => superior_reg(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity calculoDeCelda_0 is
  port (
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    \in_tsuperior[1][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tinferior[1][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tderecha[1][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of calculoDeCelda_0 : entity is "calculoDeCelda";
end calculoDeCelda_0;

architecture STRUCTURE of calculoDeCelda_0 is
  signal celda : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \celda_reg[13]_i_10__0_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_11__0_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_12__0_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_13__0_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_4__0_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_5__0_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_10__0_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_11__0_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_12__0_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_13__0_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_3__0_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_4__0_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_5__0_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_10__0_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_9__0_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_10__0_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_11__0_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_12__0_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_13__0_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_3__0_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_4__0_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_5__0_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_10__0_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_11__0_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_12__0_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_13__0_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_3__0_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_4__0_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_5__0_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_10__0_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_11__0_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_12__0_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_13__0_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_3__0_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_4__0_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_5__0_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_9__0_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_10__0_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_11__0_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_12__0_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_13__0_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_5__0_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_10__0_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_11__0_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_12__0_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_13__0_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_5__0_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal derecho_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal inferior_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal izquierdo_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal superior_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_celda_reg_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_celda_reg_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \celda_reg[13]_i_13__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \celda_reg[1]_i_10__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \celda_reg[5]_i_13__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \celda_reg[9]_i_10__0\ : label is "soft_lutpair3";
begin
\celda_reg[13]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(13),
      I1 => inferior_reg(13),
      I2 => izquierdo_reg(13),
      O => \celda_reg[13]_i_10__0_n_0\
    );
\celda_reg[13]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(12),
      I1 => superior_reg(12),
      I2 => izquierdo_reg(12),
      O => \celda_reg[13]_i_11__0_n_0\
    );
\celda_reg[13]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(11),
      I1 => izquierdo_reg(11),
      I2 => inferior_reg(11),
      O => \celda_reg[13]_i_12__0_n_0\
    );
\celda_reg[13]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(10),
      I1 => superior_reg(10),
      I2 => izquierdo_reg(10),
      O => \celda_reg[13]_i_13__0_n_0\
    );
\celda_reg[13]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(14),
      I1 => izquierdo_reg(14),
      I2 => superior_reg(14),
      I3 => \celda_reg[13]_i_10__0_n_0\,
      I4 => derecho_reg(14),
      O => \celda_reg[13]_i_2__0_n_0\
    );
\celda_reg[13]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(13),
      I1 => izquierdo_reg(13),
      I2 => superior_reg(13),
      I3 => \celda_reg[13]_i_11__0_n_0\,
      I4 => derecho_reg(13),
      O => \celda_reg[13]_i_3__0_n_0\
    );
\celda_reg[13]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(12),
      I1 => izquierdo_reg(12),
      I2 => superior_reg(12),
      I3 => \celda_reg[13]_i_12__0_n_0\,
      I4 => derecho_reg(12),
      O => \celda_reg[13]_i_4__0_n_0\
    );
\celda_reg[13]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(11),
      I1 => izquierdo_reg(11),
      I2 => superior_reg(11),
      I3 => \celda_reg[13]_i_13__0_n_0\,
      I4 => derecho_reg(11),
      O => \celda_reg[13]_i_5__0_n_0\
    );
\celda_reg[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_2__0_n_0\,
      I1 => superior_reg(15),
      I2 => izquierdo_reg(15),
      I3 => inferior_reg(15),
      I4 => derecho_reg(15),
      I5 => \celda_reg[17]_i_13__0_n_0\,
      O => \celda_reg[13]_i_6_n_0\
    );
\celda_reg[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_3__0_n_0\,
      I1 => superior_reg(14),
      I2 => izquierdo_reg(14),
      I3 => inferior_reg(14),
      I4 => derecho_reg(14),
      I5 => \celda_reg[13]_i_10__0_n_0\,
      O => \celda_reg[13]_i_7_n_0\
    );
\celda_reg[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_4__0_n_0\,
      I1 => superior_reg(13),
      I2 => izquierdo_reg(13),
      I3 => inferior_reg(13),
      I4 => derecho_reg(13),
      I5 => \celda_reg[13]_i_11__0_n_0\,
      O => \celda_reg[13]_i_8_n_0\
    );
\celda_reg[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_5__0_n_0\,
      I1 => superior_reg(12),
      I2 => izquierdo_reg(12),
      I3 => inferior_reg(12),
      I4 => derecho_reg(12),
      I5 => \celda_reg[13]_i_12__0_n_0\,
      O => \celda_reg[13]_i_9_n_0\
    );
\celda_reg[17]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(17),
      I1 => izquierdo_reg(17),
      I2 => inferior_reg(17),
      O => \celda_reg[17]_i_10__0_n_0\
    );
\celda_reg[17]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(16),
      I1 => inferior_reg(16),
      I2 => izquierdo_reg(16),
      O => \celda_reg[17]_i_11__0_n_0\
    );
\celda_reg[17]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(15),
      I1 => superior_reg(15),
      I2 => izquierdo_reg(15),
      O => \celda_reg[17]_i_12__0_n_0\
    );
\celda_reg[17]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(14),
      I1 => izquierdo_reg(14),
      I2 => inferior_reg(14),
      O => \celda_reg[17]_i_13__0_n_0\
    );
\celda_reg[17]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(18),
      I1 => izquierdo_reg(18),
      I2 => superior_reg(18),
      I3 => \celda_reg[17]_i_10__0_n_0\,
      I4 => derecho_reg(18),
      O => \celda_reg[17]_i_2__0_n_0\
    );
\celda_reg[17]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(17),
      I1 => izquierdo_reg(17),
      I2 => superior_reg(17),
      I3 => \celda_reg[17]_i_11__0_n_0\,
      I4 => derecho_reg(17),
      O => \celda_reg[17]_i_3__0_n_0\
    );
\celda_reg[17]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(16),
      I1 => izquierdo_reg(16),
      I2 => superior_reg(16),
      I3 => \celda_reg[17]_i_12__0_n_0\,
      I4 => derecho_reg(16),
      O => \celda_reg[17]_i_4__0_n_0\
    );
\celda_reg[17]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(15),
      I1 => izquierdo_reg(15),
      I2 => superior_reg(15),
      I3 => \celda_reg[17]_i_13__0_n_0\,
      I4 => derecho_reg(15),
      O => \celda_reg[17]_i_5__0_n_0\
    );
\celda_reg[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_2__0_n_0\,
      I1 => superior_reg(19),
      I2 => izquierdo_reg(19),
      I3 => inferior_reg(19),
      I4 => derecho_reg(19),
      I5 => \celda_reg[21]_i_13__0_n_0\,
      O => \celda_reg[17]_i_6_n_0\
    );
\celda_reg[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_3__0_n_0\,
      I1 => superior_reg(18),
      I2 => izquierdo_reg(18),
      I3 => inferior_reg(18),
      I4 => derecho_reg(18),
      I5 => \celda_reg[17]_i_10__0_n_0\,
      O => \celda_reg[17]_i_7_n_0\
    );
\celda_reg[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_4__0_n_0\,
      I1 => superior_reg(17),
      I2 => izquierdo_reg(17),
      I3 => inferior_reg(17),
      I4 => derecho_reg(17),
      I5 => \celda_reg[17]_i_11__0_n_0\,
      O => \celda_reg[17]_i_8_n_0\
    );
\celda_reg[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_5__0_n_0\,
      I1 => superior_reg(16),
      I2 => izquierdo_reg(16),
      I3 => inferior_reg(16),
      I4 => derecho_reg(16),
      I5 => \celda_reg[17]_i_12__0_n_0\,
      O => \celda_reg[17]_i_9_n_0\
    );
\celda_reg[1]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(2),
      I1 => izquierdo_reg(2),
      I2 => superior_reg(2),
      O => \celda_reg[1]_i_10__0_n_0\
    );
\celda_reg[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(2),
      I1 => izquierdo_reg(2),
      I2 => superior_reg(2),
      I3 => \celda_reg[1]_i_9__0_n_0\,
      I4 => derecho_reg(2),
      O => \celda_reg[1]_i_2__0_n_0\
    );
\celda_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \celda_reg[1]_i_9__0_n_0\,
      I1 => derecho_reg(2),
      I2 => inferior_reg(2),
      I3 => izquierdo_reg(2),
      I4 => superior_reg(2),
      O => \celda_reg[1]_i_3_n_0\
    );
\celda_reg[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(1),
      I1 => izquierdo_reg(1),
      I2 => inferior_reg(1),
      I3 => derecho_reg(1),
      O => \celda_reg[1]_i_4_n_0\
    );
\celda_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[1]_i_2__0_n_0\,
      I1 => superior_reg(3),
      I2 => izquierdo_reg(3),
      I3 => inferior_reg(3),
      I4 => derecho_reg(3),
      I5 => \celda_reg[5]_i_13__0_n_0\,
      O => \celda_reg[1]_i_5_n_0\
    );
\celda_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \celda_reg[1]_i_10__0_n_0\,
      I1 => derecho_reg(2),
      I2 => derecho_reg(1),
      I3 => inferior_reg(1),
      I4 => izquierdo_reg(1),
      I5 => superior_reg(1),
      O => \celda_reg[1]_i_6_n_0\
    );
\celda_reg[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \celda_reg[1]_i_4_n_0\,
      I1 => inferior_reg(0),
      I2 => superior_reg(0),
      I3 => izquierdo_reg(0),
      O => \celda_reg[1]_i_7_n_0\
    );
\celda_reg[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(0),
      I1 => izquierdo_reg(0),
      I2 => inferior_reg(0),
      I3 => derecho_reg(0),
      O => \celda_reg[1]_i_8_n_0\
    );
\celda_reg[1]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(1),
      I1 => izquierdo_reg(1),
      I2 => superior_reg(1),
      O => \celda_reg[1]_i_9__0_n_0\
    );
\celda_reg[21]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(21),
      I1 => izquierdo_reg(21),
      I2 => inferior_reg(21),
      O => \celda_reg[21]_i_10__0_n_0\
    );
\celda_reg[21]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(20),
      I1 => superior_reg(20),
      I2 => izquierdo_reg(20),
      O => \celda_reg[21]_i_11__0_n_0\
    );
\celda_reg[21]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(19),
      I1 => izquierdo_reg(19),
      I2 => inferior_reg(19),
      O => \celda_reg[21]_i_12__0_n_0\
    );
\celda_reg[21]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(18),
      I1 => superior_reg(18),
      I2 => izquierdo_reg(18),
      O => \celda_reg[21]_i_13__0_n_0\
    );
\celda_reg[21]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(22),
      I1 => izquierdo_reg(22),
      I2 => superior_reg(22),
      I3 => \celda_reg[21]_i_10__0_n_0\,
      I4 => derecho_reg(22),
      O => \celda_reg[21]_i_2__0_n_0\
    );
\celda_reg[21]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(21),
      I1 => izquierdo_reg(21),
      I2 => superior_reg(21),
      I3 => \celda_reg[21]_i_11__0_n_0\,
      I4 => derecho_reg(21),
      O => \celda_reg[21]_i_3__0_n_0\
    );
\celda_reg[21]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(20),
      I1 => izquierdo_reg(20),
      I2 => superior_reg(20),
      I3 => \celda_reg[21]_i_12__0_n_0\,
      I4 => derecho_reg(20),
      O => \celda_reg[21]_i_4__0_n_0\
    );
\celda_reg[21]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(19),
      I1 => izquierdo_reg(19),
      I2 => superior_reg(19),
      I3 => \celda_reg[21]_i_13__0_n_0\,
      I4 => derecho_reg(19),
      O => \celda_reg[21]_i_5__0_n_0\
    );
\celda_reg[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_2__0_n_0\,
      I1 => superior_reg(23),
      I2 => izquierdo_reg(23),
      I3 => inferior_reg(23),
      I4 => derecho_reg(23),
      I5 => \celda_reg[25]_i_13__0_n_0\,
      O => \celda_reg[21]_i_6_n_0\
    );
\celda_reg[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_3__0_n_0\,
      I1 => superior_reg(22),
      I2 => izquierdo_reg(22),
      I3 => inferior_reg(22),
      I4 => derecho_reg(22),
      I5 => \celda_reg[21]_i_10__0_n_0\,
      O => \celda_reg[21]_i_7_n_0\
    );
\celda_reg[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_4__0_n_0\,
      I1 => superior_reg(21),
      I2 => izquierdo_reg(21),
      I3 => inferior_reg(21),
      I4 => derecho_reg(21),
      I5 => \celda_reg[21]_i_11__0_n_0\,
      O => \celda_reg[21]_i_8_n_0\
    );
\celda_reg[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_5__0_n_0\,
      I1 => superior_reg(20),
      I2 => izquierdo_reg(20),
      I3 => inferior_reg(20),
      I4 => derecho_reg(20),
      I5 => \celda_reg[21]_i_12__0_n_0\,
      O => \celda_reg[21]_i_9_n_0\
    );
\celda_reg[25]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(25),
      I1 => izquierdo_reg(25),
      I2 => inferior_reg(25),
      O => \celda_reg[25]_i_10__0_n_0\
    );
\celda_reg[25]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(24),
      I1 => superior_reg(24),
      I2 => izquierdo_reg(24),
      O => \celda_reg[25]_i_11__0_n_0\
    );
\celda_reg[25]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(23),
      I1 => izquierdo_reg(23),
      I2 => inferior_reg(23),
      O => \celda_reg[25]_i_12__0_n_0\
    );
\celda_reg[25]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(22),
      I1 => superior_reg(22),
      I2 => inferior_reg(22),
      O => \celda_reg[25]_i_13__0_n_0\
    );
\celda_reg[25]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(26),
      I1 => izquierdo_reg(26),
      I2 => superior_reg(26),
      I3 => \celda_reg[25]_i_10__0_n_0\,
      I4 => derecho_reg(26),
      O => \celda_reg[25]_i_2__0_n_0\
    );
\celda_reg[25]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(25),
      I1 => izquierdo_reg(25),
      I2 => superior_reg(25),
      I3 => \celda_reg[25]_i_11__0_n_0\,
      I4 => derecho_reg(25),
      O => \celda_reg[25]_i_3__0_n_0\
    );
\celda_reg[25]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(24),
      I1 => izquierdo_reg(24),
      I2 => superior_reg(24),
      I3 => \celda_reg[25]_i_12__0_n_0\,
      I4 => derecho_reg(24),
      O => \celda_reg[25]_i_4__0_n_0\
    );
\celda_reg[25]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(23),
      I1 => izquierdo_reg(23),
      I2 => superior_reg(23),
      I3 => \celda_reg[25]_i_13__0_n_0\,
      I4 => derecho_reg(23),
      O => \celda_reg[25]_i_5__0_n_0\
    );
\celda_reg[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_2__0_n_0\,
      I1 => superior_reg(27),
      I2 => izquierdo_reg(27),
      I3 => inferior_reg(27),
      I4 => derecho_reg(27),
      I5 => \celda_reg[29]_i_11__0_n_0\,
      O => \celda_reg[25]_i_6_n_0\
    );
\celda_reg[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_3__0_n_0\,
      I1 => superior_reg(26),
      I2 => izquierdo_reg(26),
      I3 => inferior_reg(26),
      I4 => derecho_reg(26),
      I5 => \celda_reg[25]_i_10__0_n_0\,
      O => \celda_reg[25]_i_7_n_0\
    );
\celda_reg[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_4__0_n_0\,
      I1 => superior_reg(25),
      I2 => izquierdo_reg(25),
      I3 => inferior_reg(25),
      I4 => derecho_reg(25),
      I5 => \celda_reg[25]_i_11__0_n_0\,
      O => \celda_reg[25]_i_8_n_0\
    );
\celda_reg[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_5__0_n_0\,
      I1 => superior_reg(24),
      I2 => izquierdo_reg(24),
      I3 => inferior_reg(24),
      I4 => derecho_reg(24),
      I5 => \celda_reg[25]_i_12__0_n_0\,
      O => \celda_reg[25]_i_9_n_0\
    );
\celda_reg[29]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(27),
      I1 => izquierdo_reg(27),
      I2 => inferior_reg(27),
      O => \celda_reg[29]_i_10__0_n_0\
    );
\celda_reg[29]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(26),
      I1 => superior_reg(26),
      I2 => inferior_reg(26),
      O => \celda_reg[29]_i_11__0_n_0\
    );
\celda_reg[29]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(29),
      I1 => izquierdo_reg(29),
      I2 => superior_reg(29),
      O => \celda_reg[29]_i_12__0_n_0\
    );
\celda_reg[29]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(31),
      I1 => izquierdo_reg(31),
      I2 => inferior_reg(31),
      I3 => derecho_reg(31),
      O => \celda_reg[29]_i_13__0_n_0\
    );
\celda_reg[29]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(29),
      I1 => izquierdo_reg(29),
      I2 => superior_reg(29),
      I3 => \celda_reg[29]_i_9__0_n_0\,
      I4 => derecho_reg(29),
      O => \celda_reg[29]_i_2__0_n_0\
    );
\celda_reg[29]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(28),
      I1 => izquierdo_reg(28),
      I2 => superior_reg(28),
      I3 => \celda_reg[29]_i_10__0_n_0\,
      I4 => derecho_reg(28),
      O => \celda_reg[29]_i_3__0_n_0\
    );
\celda_reg[29]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(27),
      I1 => izquierdo_reg(27),
      I2 => superior_reg(27),
      I3 => \celda_reg[29]_i_11__0_n_0\,
      I4 => derecho_reg(27),
      O => \celda_reg[29]_i_4__0_n_0\
    );
\celda_reg[29]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => derecho_reg(30),
      I1 => \celda_reg[29]_i_12__0_n_0\,
      I2 => \celda_reg[29]_i_13__0_n_0\,
      I3 => superior_reg(30),
      I4 => inferior_reg(30),
      I5 => izquierdo_reg(30),
      O => \celda_reg[29]_i_5__0_n_0\
    );
\celda_reg[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_2__0_n_0\,
      I1 => superior_reg(30),
      I2 => izquierdo_reg(30),
      I3 => inferior_reg(30),
      I4 => derecho_reg(30),
      I5 => \celda_reg[29]_i_12__0_n_0\,
      O => \celda_reg[29]_i_6_n_0\
    );
\celda_reg[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_3__0_n_0\,
      I1 => superior_reg(29),
      I2 => izquierdo_reg(29),
      I3 => inferior_reg(29),
      I4 => derecho_reg(29),
      I5 => \celda_reg[29]_i_9__0_n_0\,
      O => \celda_reg[29]_i_7_n_0\
    );
\celda_reg[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_4__0_n_0\,
      I1 => superior_reg(28),
      I2 => izquierdo_reg(28),
      I3 => inferior_reg(28),
      I4 => derecho_reg(28),
      I5 => \celda_reg[29]_i_10__0_n_0\,
      O => \celda_reg[29]_i_8_n_0\
    );
\celda_reg[29]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(28),
      I1 => superior_reg(28),
      I2 => inferior_reg(28),
      O => \celda_reg[29]_i_9__0_n_0\
    );
\celda_reg[5]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(6),
      I1 => izquierdo_reg(6),
      I2 => superior_reg(6),
      O => \celda_reg[5]_i_10__0_n_0\
    );
\celda_reg[5]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(5),
      I1 => izquierdo_reg(5),
      I2 => superior_reg(5),
      O => \celda_reg[5]_i_11__0_n_0\
    );
\celda_reg[5]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(3),
      I1 => izquierdo_reg(3),
      I2 => superior_reg(3),
      O => \celda_reg[5]_i_12__0_n_0\
    );
\celda_reg[5]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(2),
      I1 => superior_reg(2),
      I2 => inferior_reg(2),
      O => \celda_reg[5]_i_13__0_n_0\
    );
\celda_reg[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(6),
      I1 => superior_reg(5),
      I2 => izquierdo_reg(5),
      I3 => inferior_reg(5),
      I4 => \celda_reg[5]_i_10__0_n_0\,
      O => \celda_reg[5]_i_2__0_n_0\
    );
\celda_reg[5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(5),
      I1 => izquierdo_reg(4),
      I2 => superior_reg(4),
      I3 => inferior_reg(4),
      I4 => \celda_reg[5]_i_11__0_n_0\,
      O => \celda_reg[5]_i_3__0_n_0\
    );
\celda_reg[5]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(4),
      I1 => izquierdo_reg(4),
      I2 => superior_reg(4),
      I3 => \celda_reg[5]_i_12__0_n_0\,
      I4 => derecho_reg(4),
      O => \celda_reg[5]_i_4__0_n_0\
    );
\celda_reg[5]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(3),
      I1 => izquierdo_reg(3),
      I2 => superior_reg(3),
      I3 => \celda_reg[5]_i_13__0_n_0\,
      I4 => derecho_reg(3),
      O => \celda_reg[5]_i_5__0_n_0\
    );
\celda_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_2__0_n_0\,
      I1 => \celda_reg[9]_i_13__0_n_0\,
      I2 => derecho_reg(7),
      I3 => inferior_reg(6),
      I4 => superior_reg(6),
      I5 => izquierdo_reg(6),
      O => \celda_reg[5]_i_6_n_0\
    );
\celda_reg[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_3__0_n_0\,
      I1 => \celda_reg[5]_i_10__0_n_0\,
      I2 => derecho_reg(6),
      I3 => inferior_reg(5),
      I4 => izquierdo_reg(5),
      I5 => superior_reg(5),
      O => \celda_reg[5]_i_7_n_0\
    );
\celda_reg[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_4__0_n_0\,
      I1 => \celda_reg[5]_i_11__0_n_0\,
      I2 => derecho_reg(5),
      I3 => inferior_reg(4),
      I4 => superior_reg(4),
      I5 => izquierdo_reg(4),
      O => \celda_reg[5]_i_8_n_0\
    );
\celda_reg[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[5]_i_5__0_n_0\,
      I1 => superior_reg(4),
      I2 => izquierdo_reg(4),
      I3 => inferior_reg(4),
      I4 => derecho_reg(4),
      I5 => \celda_reg[5]_i_12__0_n_0\,
      O => \celda_reg[5]_i_9_n_0\
    );
\celda_reg[9]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(10),
      I1 => izquierdo_reg(10),
      I2 => superior_reg(10),
      O => \celda_reg[9]_i_10__0_n_0\
    );
\celda_reg[9]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(9),
      I1 => izquierdo_reg(9),
      I2 => superior_reg(9),
      O => \celda_reg[9]_i_11__0_n_0\
    );
\celda_reg[9]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(8),
      I1 => izquierdo_reg(8),
      I2 => superior_reg(8),
      O => \celda_reg[9]_i_12__0_n_0\
    );
\celda_reg[9]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(7),
      I1 => izquierdo_reg(7),
      I2 => superior_reg(7),
      O => \celda_reg[9]_i_13__0_n_0\
    );
\celda_reg[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(10),
      I1 => superior_reg(9),
      I2 => izquierdo_reg(9),
      I3 => inferior_reg(9),
      I4 => \celda_reg[9]_i_10__0_n_0\,
      O => \celda_reg[9]_i_2__0_n_0\
    );
\celda_reg[9]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(9),
      I1 => izquierdo_reg(8),
      I2 => superior_reg(8),
      I3 => inferior_reg(8),
      I4 => \celda_reg[9]_i_11__0_n_0\,
      O => \celda_reg[9]_i_3__0_n_0\
    );
\celda_reg[9]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(8),
      I1 => superior_reg(7),
      I2 => izquierdo_reg(7),
      I3 => inferior_reg(7),
      I4 => \celda_reg[9]_i_12__0_n_0\,
      O => \celda_reg[9]_i_4__0_n_0\
    );
\celda_reg[9]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(7),
      I1 => izquierdo_reg(6),
      I2 => superior_reg(6),
      I3 => inferior_reg(6),
      I4 => \celda_reg[9]_i_13__0_n_0\,
      O => \celda_reg[9]_i_5__0_n_0\
    );
\celda_reg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[9]_i_2__0_n_0\,
      I1 => superior_reg(11),
      I2 => izquierdo_reg(11),
      I3 => inferior_reg(11),
      I4 => derecho_reg(11),
      I5 => \celda_reg[13]_i_13__0_n_0\,
      O => \celda_reg[9]_i_6_n_0\
    );
\celda_reg[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_3__0_n_0\,
      I1 => \celda_reg[9]_i_10__0_n_0\,
      I2 => derecho_reg(10),
      I3 => inferior_reg(9),
      I4 => izquierdo_reg(9),
      I5 => superior_reg(9),
      O => \celda_reg[9]_i_7_n_0\
    );
\celda_reg[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_4__0_n_0\,
      I1 => \celda_reg[9]_i_11__0_n_0\,
      I2 => derecho_reg(9),
      I3 => inferior_reg(8),
      I4 => superior_reg(8),
      I5 => izquierdo_reg(8),
      O => \celda_reg[9]_i_8_n_0\
    );
\celda_reg[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_5__0_n_0\,
      I1 => \celda_reg[9]_i_12__0_n_0\,
      I2 => derecho_reg(8),
      I3 => inferior_reg(7),
      I4 => izquierdo_reg(7),
      I5 => superior_reg(7),
      O => \celda_reg[9]_i_9_n_0\
    );
\celda_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(0),
      Q => Q(0),
      R => SR(0)
    );
\celda_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(10),
      Q => Q(10),
      R => SR(0)
    );
\celda_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(11),
      Q => Q(11),
      R => SR(0)
    );
\celda_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(12),
      Q => Q(12),
      R => SR(0)
    );
\celda_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(13),
      Q => Q(13),
      R => SR(0)
    );
\celda_reg_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[9]_i_1_n_0\,
      CO(3) => \celda_reg_reg[13]_i_1_n_0\,
      CO(2) => \celda_reg_reg[13]_i_1_n_1\,
      CO(1) => \celda_reg_reg[13]_i_1_n_2\,
      CO(0) => \celda_reg_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[13]_i_2__0_n_0\,
      DI(2) => \celda_reg[13]_i_3__0_n_0\,
      DI(1) => \celda_reg[13]_i_4__0_n_0\,
      DI(0) => \celda_reg[13]_i_5__0_n_0\,
      O(3 downto 0) => celda(13 downto 10),
      S(3) => \celda_reg[13]_i_6_n_0\,
      S(2) => \celda_reg[13]_i_7_n_0\,
      S(1) => \celda_reg[13]_i_8_n_0\,
      S(0) => \celda_reg[13]_i_9_n_0\
    );
\celda_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(14),
      Q => Q(14),
      R => SR(0)
    );
\celda_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(15),
      Q => Q(15),
      R => SR(0)
    );
\celda_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(16),
      Q => Q(16),
      R => SR(0)
    );
\celda_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(17),
      Q => Q(17),
      R => SR(0)
    );
\celda_reg_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[13]_i_1_n_0\,
      CO(3) => \celda_reg_reg[17]_i_1_n_0\,
      CO(2) => \celda_reg_reg[17]_i_1_n_1\,
      CO(1) => \celda_reg_reg[17]_i_1_n_2\,
      CO(0) => \celda_reg_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[17]_i_2__0_n_0\,
      DI(2) => \celda_reg[17]_i_3__0_n_0\,
      DI(1) => \celda_reg[17]_i_4__0_n_0\,
      DI(0) => \celda_reg[17]_i_5__0_n_0\,
      O(3 downto 0) => celda(17 downto 14),
      S(3) => \celda_reg[17]_i_6_n_0\,
      S(2) => \celda_reg[17]_i_7_n_0\,
      S(1) => \celda_reg[17]_i_8_n_0\,
      S(0) => \celda_reg[17]_i_9_n_0\
    );
\celda_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(18),
      Q => Q(18),
      R => SR(0)
    );
\celda_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(19),
      Q => Q(19),
      R => SR(0)
    );
\celda_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(1),
      Q => Q(1),
      R => SR(0)
    );
\celda_reg_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \celda_reg_reg[1]_i_1_n_0\,
      CO(2) => \celda_reg_reg[1]_i_1_n_1\,
      CO(1) => \celda_reg_reg[1]_i_1_n_2\,
      CO(0) => \celda_reg_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[1]_i_2__0_n_0\,
      DI(2) => \celda_reg[1]_i_3_n_0\,
      DI(1) => \celda_reg[1]_i_4_n_0\,
      DI(0) => derecho_reg(0),
      O(3 downto 2) => celda(1 downto 0),
      O(1 downto 0) => \NLW_celda_reg_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \celda_reg[1]_i_5_n_0\,
      S(2) => \celda_reg[1]_i_6_n_0\,
      S(1) => \celda_reg[1]_i_7_n_0\,
      S(0) => \celda_reg[1]_i_8_n_0\
    );
\celda_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(20),
      Q => Q(20),
      R => SR(0)
    );
\celda_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(21),
      Q => Q(21),
      R => SR(0)
    );
\celda_reg_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[17]_i_1_n_0\,
      CO(3) => \celda_reg_reg[21]_i_1_n_0\,
      CO(2) => \celda_reg_reg[21]_i_1_n_1\,
      CO(1) => \celda_reg_reg[21]_i_1_n_2\,
      CO(0) => \celda_reg_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[21]_i_2__0_n_0\,
      DI(2) => \celda_reg[21]_i_3__0_n_0\,
      DI(1) => \celda_reg[21]_i_4__0_n_0\,
      DI(0) => \celda_reg[21]_i_5__0_n_0\,
      O(3 downto 0) => celda(21 downto 18),
      S(3) => \celda_reg[21]_i_6_n_0\,
      S(2) => \celda_reg[21]_i_7_n_0\,
      S(1) => \celda_reg[21]_i_8_n_0\,
      S(0) => \celda_reg[21]_i_9_n_0\
    );
\celda_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(22),
      Q => Q(22),
      R => SR(0)
    );
\celda_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(23),
      Q => Q(23),
      R => SR(0)
    );
\celda_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(24),
      Q => Q(24),
      R => SR(0)
    );
\celda_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(25),
      Q => Q(25),
      R => SR(0)
    );
\celda_reg_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[21]_i_1_n_0\,
      CO(3) => \celda_reg_reg[25]_i_1_n_0\,
      CO(2) => \celda_reg_reg[25]_i_1_n_1\,
      CO(1) => \celda_reg_reg[25]_i_1_n_2\,
      CO(0) => \celda_reg_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[25]_i_2__0_n_0\,
      DI(2) => \celda_reg[25]_i_3__0_n_0\,
      DI(1) => \celda_reg[25]_i_4__0_n_0\,
      DI(0) => \celda_reg[25]_i_5__0_n_0\,
      O(3 downto 0) => celda(25 downto 22),
      S(3) => \celda_reg[25]_i_6_n_0\,
      S(2) => \celda_reg[25]_i_7_n_0\,
      S(1) => \celda_reg[25]_i_8_n_0\,
      S(0) => \celda_reg[25]_i_9_n_0\
    );
\celda_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(26),
      Q => Q(26),
      R => SR(0)
    );
\celda_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(27),
      Q => Q(27),
      R => SR(0)
    );
\celda_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(28),
      Q => Q(28),
      R => SR(0)
    );
\celda_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(29),
      Q => Q(29),
      R => SR(0)
    );
\celda_reg_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[25]_i_1_n_0\,
      CO(3) => \NLW_celda_reg_reg[29]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \celda_reg_reg[29]_i_1_n_1\,
      CO(1) => \celda_reg_reg[29]_i_1_n_2\,
      CO(0) => \celda_reg_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \celda_reg[29]_i_2__0_n_0\,
      DI(1) => \celda_reg[29]_i_3__0_n_0\,
      DI(0) => \celda_reg[29]_i_4__0_n_0\,
      O(3 downto 0) => celda(29 downto 26),
      S(3) => \celda_reg[29]_i_5__0_n_0\,
      S(2) => \celda_reg[29]_i_6_n_0\,
      S(1) => \celda_reg[29]_i_7_n_0\,
      S(0) => \celda_reg[29]_i_8_n_0\
    );
\celda_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(2),
      Q => Q(2),
      R => SR(0)
    );
\celda_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(3),
      Q => Q(3),
      R => SR(0)
    );
\celda_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(4),
      Q => Q(4),
      R => SR(0)
    );
\celda_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(5),
      Q => Q(5),
      R => SR(0)
    );
\celda_reg_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[1]_i_1_n_0\,
      CO(3) => \celda_reg_reg[5]_i_1_n_0\,
      CO(2) => \celda_reg_reg[5]_i_1_n_1\,
      CO(1) => \celda_reg_reg[5]_i_1_n_2\,
      CO(0) => \celda_reg_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[5]_i_2__0_n_0\,
      DI(2) => \celda_reg[5]_i_3__0_n_0\,
      DI(1) => \celda_reg[5]_i_4__0_n_0\,
      DI(0) => \celda_reg[5]_i_5__0_n_0\,
      O(3 downto 0) => celda(5 downto 2),
      S(3) => \celda_reg[5]_i_6_n_0\,
      S(2) => \celda_reg[5]_i_7_n_0\,
      S(1) => \celda_reg[5]_i_8_n_0\,
      S(0) => \celda_reg[5]_i_9_n_0\
    );
\celda_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(6),
      Q => Q(6),
      R => SR(0)
    );
\celda_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(7),
      Q => Q(7),
      R => SR(0)
    );
\celda_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(8),
      Q => Q(8),
      R => SR(0)
    );
\celda_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(9),
      Q => Q(9),
      R => SR(0)
    );
\celda_reg_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[5]_i_1_n_0\,
      CO(3) => \celda_reg_reg[9]_i_1_n_0\,
      CO(2) => \celda_reg_reg[9]_i_1_n_1\,
      CO(1) => \celda_reg_reg[9]_i_1_n_2\,
      CO(0) => \celda_reg_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[9]_i_2__0_n_0\,
      DI(2) => \celda_reg[9]_i_3__0_n_0\,
      DI(1) => \celda_reg[9]_i_4__0_n_0\,
      DI(0) => \celda_reg[9]_i_5__0_n_0\,
      O(3 downto 0) => celda(9 downto 6),
      S(3) => \celda_reg[9]_i_6_n_0\,
      S(2) => \celda_reg[9]_i_7_n_0\,
      S(1) => \celda_reg[9]_i_8_n_0\,
      S(0) => \celda_reg[9]_i_9_n_0\
    );
\derecho_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(0),
      Q => derecho_reg(0),
      R => SR(0)
    );
\derecho_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(10),
      Q => derecho_reg(10),
      R => SR(0)
    );
\derecho_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(11),
      Q => derecho_reg(11),
      R => SR(0)
    );
\derecho_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(12),
      Q => derecho_reg(12),
      R => SR(0)
    );
\derecho_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(13),
      Q => derecho_reg(13),
      R => SR(0)
    );
\derecho_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(14),
      Q => derecho_reg(14),
      R => SR(0)
    );
\derecho_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(15),
      Q => derecho_reg(15),
      R => SR(0)
    );
\derecho_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(16),
      Q => derecho_reg(16),
      R => SR(0)
    );
\derecho_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(17),
      Q => derecho_reg(17),
      R => SR(0)
    );
\derecho_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(18),
      Q => derecho_reg(18),
      R => SR(0)
    );
\derecho_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(19),
      Q => derecho_reg(19),
      R => SR(0)
    );
\derecho_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(1),
      Q => derecho_reg(1),
      R => SR(0)
    );
\derecho_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(20),
      Q => derecho_reg(20),
      R => SR(0)
    );
\derecho_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(21),
      Q => derecho_reg(21),
      R => SR(0)
    );
\derecho_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(22),
      Q => derecho_reg(22),
      R => SR(0)
    );
\derecho_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(23),
      Q => derecho_reg(23),
      R => SR(0)
    );
\derecho_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(24),
      Q => derecho_reg(24),
      R => SR(0)
    );
\derecho_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(25),
      Q => derecho_reg(25),
      R => SR(0)
    );
\derecho_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(26),
      Q => derecho_reg(26),
      R => SR(0)
    );
\derecho_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(27),
      Q => derecho_reg(27),
      R => SR(0)
    );
\derecho_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(28),
      Q => derecho_reg(28),
      R => SR(0)
    );
\derecho_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(29),
      Q => derecho_reg(29),
      R => SR(0)
    );
\derecho_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(2),
      Q => derecho_reg(2),
      R => SR(0)
    );
\derecho_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(30),
      Q => derecho_reg(30),
      R => SR(0)
    );
\derecho_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(31),
      Q => derecho_reg(31),
      R => SR(0)
    );
\derecho_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(3),
      Q => derecho_reg(3),
      R => SR(0)
    );
\derecho_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(4),
      Q => derecho_reg(4),
      R => SR(0)
    );
\derecho_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(5),
      Q => derecho_reg(5),
      R => SR(0)
    );
\derecho_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(6),
      Q => derecho_reg(6),
      R => SR(0)
    );
\derecho_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(7),
      Q => derecho_reg(7),
      R => SR(0)
    );
\derecho_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(8),
      Q => derecho_reg(8),
      R => SR(0)
    );
\derecho_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[1][31]\(9),
      Q => derecho_reg(9),
      R => SR(0)
    );
\inferior_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(0),
      Q => inferior_reg(0),
      R => SR(0)
    );
\inferior_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(10),
      Q => inferior_reg(10),
      R => SR(0)
    );
\inferior_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(11),
      Q => inferior_reg(11),
      R => SR(0)
    );
\inferior_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(12),
      Q => inferior_reg(12),
      R => SR(0)
    );
\inferior_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(13),
      Q => inferior_reg(13),
      R => SR(0)
    );
\inferior_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(14),
      Q => inferior_reg(14),
      R => SR(0)
    );
\inferior_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(15),
      Q => inferior_reg(15),
      R => SR(0)
    );
\inferior_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(16),
      Q => inferior_reg(16),
      R => SR(0)
    );
\inferior_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(17),
      Q => inferior_reg(17),
      R => SR(0)
    );
\inferior_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(18),
      Q => inferior_reg(18),
      R => SR(0)
    );
\inferior_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(19),
      Q => inferior_reg(19),
      R => SR(0)
    );
\inferior_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(1),
      Q => inferior_reg(1),
      R => SR(0)
    );
\inferior_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(20),
      Q => inferior_reg(20),
      R => SR(0)
    );
\inferior_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(21),
      Q => inferior_reg(21),
      R => SR(0)
    );
\inferior_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(22),
      Q => inferior_reg(22),
      R => SR(0)
    );
\inferior_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(23),
      Q => inferior_reg(23),
      R => SR(0)
    );
\inferior_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(24),
      Q => inferior_reg(24),
      R => SR(0)
    );
\inferior_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(25),
      Q => inferior_reg(25),
      R => SR(0)
    );
\inferior_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(26),
      Q => inferior_reg(26),
      R => SR(0)
    );
\inferior_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(27),
      Q => inferior_reg(27),
      R => SR(0)
    );
\inferior_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(28),
      Q => inferior_reg(28),
      R => SR(0)
    );
\inferior_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(29),
      Q => inferior_reg(29),
      R => SR(0)
    );
\inferior_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(2),
      Q => inferior_reg(2),
      R => SR(0)
    );
\inferior_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(30),
      Q => inferior_reg(30),
      R => SR(0)
    );
\inferior_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(31),
      Q => inferior_reg(31),
      R => SR(0)
    );
\inferior_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(3),
      Q => inferior_reg(3),
      R => SR(0)
    );
\inferior_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(4),
      Q => inferior_reg(4),
      R => SR(0)
    );
\inferior_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(5),
      Q => inferior_reg(5),
      R => SR(0)
    );
\inferior_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(6),
      Q => inferior_reg(6),
      R => SR(0)
    );
\inferior_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(7),
      Q => inferior_reg(7),
      R => SR(0)
    );
\inferior_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(8),
      Q => inferior_reg(8),
      R => SR(0)
    );
\inferior_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[1][31]\(9),
      Q => inferior_reg(9),
      R => SR(0)
    );
\izquierdo_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => izquierdo_reg(0),
      R => SR(0)
    );
\izquierdo_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(10),
      Q => izquierdo_reg(10),
      R => SR(0)
    );
\izquierdo_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(11),
      Q => izquierdo_reg(11),
      R => SR(0)
    );
\izquierdo_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(12),
      Q => izquierdo_reg(12),
      R => SR(0)
    );
\izquierdo_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(13),
      Q => izquierdo_reg(13),
      R => SR(0)
    );
\izquierdo_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(14),
      Q => izquierdo_reg(14),
      R => SR(0)
    );
\izquierdo_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(15),
      Q => izquierdo_reg(15),
      R => SR(0)
    );
\izquierdo_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(16),
      Q => izquierdo_reg(16),
      R => SR(0)
    );
\izquierdo_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(17),
      Q => izquierdo_reg(17),
      R => SR(0)
    );
\izquierdo_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(18),
      Q => izquierdo_reg(18),
      R => SR(0)
    );
\izquierdo_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(19),
      Q => izquierdo_reg(19),
      R => SR(0)
    );
\izquierdo_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => izquierdo_reg(1),
      R => SR(0)
    );
\izquierdo_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(20),
      Q => izquierdo_reg(20),
      R => SR(0)
    );
\izquierdo_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(21),
      Q => izquierdo_reg(21),
      R => SR(0)
    );
\izquierdo_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(22),
      Q => izquierdo_reg(22),
      R => SR(0)
    );
\izquierdo_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(23),
      Q => izquierdo_reg(23),
      R => SR(0)
    );
\izquierdo_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(24),
      Q => izquierdo_reg(24),
      R => SR(0)
    );
\izquierdo_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(25),
      Q => izquierdo_reg(25),
      R => SR(0)
    );
\izquierdo_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(26),
      Q => izquierdo_reg(26),
      R => SR(0)
    );
\izquierdo_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(27),
      Q => izquierdo_reg(27),
      R => SR(0)
    );
\izquierdo_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(28),
      Q => izquierdo_reg(28),
      R => SR(0)
    );
\izquierdo_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(29),
      Q => izquierdo_reg(29),
      R => SR(0)
    );
\izquierdo_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => izquierdo_reg(2),
      R => SR(0)
    );
\izquierdo_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(30),
      Q => izquierdo_reg(30),
      R => SR(0)
    );
\izquierdo_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(31),
      Q => izquierdo_reg(31),
      R => SR(0)
    );
\izquierdo_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => izquierdo_reg(3),
      R => SR(0)
    );
\izquierdo_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(4),
      Q => izquierdo_reg(4),
      R => SR(0)
    );
\izquierdo_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(5),
      Q => izquierdo_reg(5),
      R => SR(0)
    );
\izquierdo_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(6),
      Q => izquierdo_reg(6),
      R => SR(0)
    );
\izquierdo_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(7),
      Q => izquierdo_reg(7),
      R => SR(0)
    );
\izquierdo_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(8),
      Q => izquierdo_reg(8),
      R => SR(0)
    );
\izquierdo_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(9),
      Q => izquierdo_reg(9),
      R => SR(0)
    );
\superior_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(0),
      Q => superior_reg(0),
      R => SR(0)
    );
\superior_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(10),
      Q => superior_reg(10),
      R => SR(0)
    );
\superior_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(11),
      Q => superior_reg(11),
      R => SR(0)
    );
\superior_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(12),
      Q => superior_reg(12),
      R => SR(0)
    );
\superior_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(13),
      Q => superior_reg(13),
      R => SR(0)
    );
\superior_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(14),
      Q => superior_reg(14),
      R => SR(0)
    );
\superior_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(15),
      Q => superior_reg(15),
      R => SR(0)
    );
\superior_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(16),
      Q => superior_reg(16),
      R => SR(0)
    );
\superior_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(17),
      Q => superior_reg(17),
      R => SR(0)
    );
\superior_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(18),
      Q => superior_reg(18),
      R => SR(0)
    );
\superior_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(19),
      Q => superior_reg(19),
      R => SR(0)
    );
\superior_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(1),
      Q => superior_reg(1),
      R => SR(0)
    );
\superior_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(20),
      Q => superior_reg(20),
      R => SR(0)
    );
\superior_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(21),
      Q => superior_reg(21),
      R => SR(0)
    );
\superior_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(22),
      Q => superior_reg(22),
      R => SR(0)
    );
\superior_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(23),
      Q => superior_reg(23),
      R => SR(0)
    );
\superior_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(24),
      Q => superior_reg(24),
      R => SR(0)
    );
\superior_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(25),
      Q => superior_reg(25),
      R => SR(0)
    );
\superior_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(26),
      Q => superior_reg(26),
      R => SR(0)
    );
\superior_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(27),
      Q => superior_reg(27),
      R => SR(0)
    );
\superior_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(28),
      Q => superior_reg(28),
      R => SR(0)
    );
\superior_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(29),
      Q => superior_reg(29),
      R => SR(0)
    );
\superior_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(2),
      Q => superior_reg(2),
      R => SR(0)
    );
\superior_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(30),
      Q => superior_reg(30),
      R => SR(0)
    );
\superior_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(31),
      Q => superior_reg(31),
      R => SR(0)
    );
\superior_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(3),
      Q => superior_reg(3),
      R => SR(0)
    );
\superior_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(4),
      Q => superior_reg(4),
      R => SR(0)
    );
\superior_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(5),
      Q => superior_reg(5),
      R => SR(0)
    );
\superior_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(6),
      Q => superior_reg(6),
      R => SR(0)
    );
\superior_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(7),
      Q => superior_reg(7),
      R => SR(0)
    );
\superior_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(8),
      Q => superior_reg(8),
      R => SR(0)
    );
\superior_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[1][31]\(9),
      Q => superior_reg(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity calculoDeCelda_1 is
  port (
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    \in_tsuperior[2][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tinferior[2][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tderecha[2][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of calculoDeCelda_1 : entity is "calculoDeCelda";
end calculoDeCelda_1;

architecture STRUCTURE of calculoDeCelda_1 is
  signal celda : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \celda_reg[13]_i_10__1_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_11__1_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_12__1_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_13__1_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_3__1_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_4__1_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_5__1_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_10__1_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_11__1_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_12__1_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_13__1_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_2__1_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_3__1_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_4__1_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_5__1_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_10__1_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_9__1_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_10__1_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_11__1_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_12__1_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_13__1_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_2__1_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_3__1_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_4__1_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_5__1_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_10__1_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_11__1_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_12__1_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_13__1_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_2__1_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_3__1_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_4__1_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_5__1_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_10__1_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_11__1_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_12__1_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_13__1_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_2__1_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_3__1_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_4__1_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_5__1_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_9__1_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_10__1_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_11__1_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_12__1_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_13__1_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_4__1_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_5__1_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_10__1_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_11__1_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_12__1_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_13__1_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_4__1_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_5__1_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal derecho_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal inferior_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal izquierdo_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal superior_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_celda_reg_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_celda_reg_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \celda_reg[13]_i_13__1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \celda_reg[1]_i_10__1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \celda_reg[5]_i_13__1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \celda_reg[9]_i_10__1\ : label is "soft_lutpair5";
begin
\celda_reg[13]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(13),
      I1 => inferior_reg(13),
      I2 => izquierdo_reg(13),
      O => \celda_reg[13]_i_10__1_n_0\
    );
\celda_reg[13]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(12),
      I1 => superior_reg(12),
      I2 => izquierdo_reg(12),
      O => \celda_reg[13]_i_11__1_n_0\
    );
\celda_reg[13]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(11),
      I1 => izquierdo_reg(11),
      I2 => inferior_reg(11),
      O => \celda_reg[13]_i_12__1_n_0\
    );
\celda_reg[13]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(10),
      I1 => superior_reg(10),
      I2 => izquierdo_reg(10),
      O => \celda_reg[13]_i_13__1_n_0\
    );
\celda_reg[13]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(14),
      I1 => izquierdo_reg(14),
      I2 => superior_reg(14),
      I3 => \celda_reg[13]_i_10__1_n_0\,
      I4 => derecho_reg(14),
      O => \celda_reg[13]_i_2__1_n_0\
    );
\celda_reg[13]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(13),
      I1 => izquierdo_reg(13),
      I2 => superior_reg(13),
      I3 => \celda_reg[13]_i_11__1_n_0\,
      I4 => derecho_reg(13),
      O => \celda_reg[13]_i_3__1_n_0\
    );
\celda_reg[13]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(12),
      I1 => izquierdo_reg(12),
      I2 => superior_reg(12),
      I3 => \celda_reg[13]_i_12__1_n_0\,
      I4 => derecho_reg(12),
      O => \celda_reg[13]_i_4__1_n_0\
    );
\celda_reg[13]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(11),
      I1 => izquierdo_reg(11),
      I2 => superior_reg(11),
      I3 => \celda_reg[13]_i_13__1_n_0\,
      I4 => derecho_reg(11),
      O => \celda_reg[13]_i_5__1_n_0\
    );
\celda_reg[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_2__1_n_0\,
      I1 => superior_reg(15),
      I2 => izquierdo_reg(15),
      I3 => inferior_reg(15),
      I4 => derecho_reg(15),
      I5 => \celda_reg[17]_i_13__1_n_0\,
      O => \celda_reg[13]_i_6_n_0\
    );
\celda_reg[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_3__1_n_0\,
      I1 => superior_reg(14),
      I2 => izquierdo_reg(14),
      I3 => inferior_reg(14),
      I4 => derecho_reg(14),
      I5 => \celda_reg[13]_i_10__1_n_0\,
      O => \celda_reg[13]_i_7_n_0\
    );
\celda_reg[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_4__1_n_0\,
      I1 => superior_reg(13),
      I2 => izquierdo_reg(13),
      I3 => inferior_reg(13),
      I4 => derecho_reg(13),
      I5 => \celda_reg[13]_i_11__1_n_0\,
      O => \celda_reg[13]_i_8_n_0\
    );
\celda_reg[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_5__1_n_0\,
      I1 => superior_reg(12),
      I2 => izquierdo_reg(12),
      I3 => inferior_reg(12),
      I4 => derecho_reg(12),
      I5 => \celda_reg[13]_i_12__1_n_0\,
      O => \celda_reg[13]_i_9_n_0\
    );
\celda_reg[17]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(17),
      I1 => izquierdo_reg(17),
      I2 => inferior_reg(17),
      O => \celda_reg[17]_i_10__1_n_0\
    );
\celda_reg[17]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(16),
      I1 => inferior_reg(16),
      I2 => izquierdo_reg(16),
      O => \celda_reg[17]_i_11__1_n_0\
    );
\celda_reg[17]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(15),
      I1 => superior_reg(15),
      I2 => izquierdo_reg(15),
      O => \celda_reg[17]_i_12__1_n_0\
    );
\celda_reg[17]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(14),
      I1 => izquierdo_reg(14),
      I2 => inferior_reg(14),
      O => \celda_reg[17]_i_13__1_n_0\
    );
\celda_reg[17]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(18),
      I1 => izquierdo_reg(18),
      I2 => superior_reg(18),
      I3 => \celda_reg[17]_i_10__1_n_0\,
      I4 => derecho_reg(18),
      O => \celda_reg[17]_i_2__1_n_0\
    );
\celda_reg[17]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(17),
      I1 => izquierdo_reg(17),
      I2 => superior_reg(17),
      I3 => \celda_reg[17]_i_11__1_n_0\,
      I4 => derecho_reg(17),
      O => \celda_reg[17]_i_3__1_n_0\
    );
\celda_reg[17]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(16),
      I1 => izquierdo_reg(16),
      I2 => superior_reg(16),
      I3 => \celda_reg[17]_i_12__1_n_0\,
      I4 => derecho_reg(16),
      O => \celda_reg[17]_i_4__1_n_0\
    );
\celda_reg[17]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(15),
      I1 => izquierdo_reg(15),
      I2 => superior_reg(15),
      I3 => \celda_reg[17]_i_13__1_n_0\,
      I4 => derecho_reg(15),
      O => \celda_reg[17]_i_5__1_n_0\
    );
\celda_reg[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_2__1_n_0\,
      I1 => superior_reg(19),
      I2 => izquierdo_reg(19),
      I3 => inferior_reg(19),
      I4 => derecho_reg(19),
      I5 => \celda_reg[21]_i_13__1_n_0\,
      O => \celda_reg[17]_i_6_n_0\
    );
\celda_reg[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_3__1_n_0\,
      I1 => superior_reg(18),
      I2 => izquierdo_reg(18),
      I3 => inferior_reg(18),
      I4 => derecho_reg(18),
      I5 => \celda_reg[17]_i_10__1_n_0\,
      O => \celda_reg[17]_i_7_n_0\
    );
\celda_reg[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_4__1_n_0\,
      I1 => superior_reg(17),
      I2 => izquierdo_reg(17),
      I3 => inferior_reg(17),
      I4 => derecho_reg(17),
      I5 => \celda_reg[17]_i_11__1_n_0\,
      O => \celda_reg[17]_i_8_n_0\
    );
\celda_reg[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_5__1_n_0\,
      I1 => superior_reg(16),
      I2 => izquierdo_reg(16),
      I3 => inferior_reg(16),
      I4 => derecho_reg(16),
      I5 => \celda_reg[17]_i_12__1_n_0\,
      O => \celda_reg[17]_i_9_n_0\
    );
\celda_reg[1]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(2),
      I1 => izquierdo_reg(2),
      I2 => superior_reg(2),
      O => \celda_reg[1]_i_10__1_n_0\
    );
\celda_reg[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(2),
      I1 => izquierdo_reg(2),
      I2 => superior_reg(2),
      I3 => \celda_reg[1]_i_9__1_n_0\,
      I4 => derecho_reg(2),
      O => \celda_reg[1]_i_2__1_n_0\
    );
\celda_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \celda_reg[1]_i_9__1_n_0\,
      I1 => derecho_reg(2),
      I2 => inferior_reg(2),
      I3 => izquierdo_reg(2),
      I4 => superior_reg(2),
      O => \celda_reg[1]_i_3_n_0\
    );
\celda_reg[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(1),
      I1 => izquierdo_reg(1),
      I2 => inferior_reg(1),
      I3 => derecho_reg(1),
      O => \celda_reg[1]_i_4_n_0\
    );
\celda_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[1]_i_2__1_n_0\,
      I1 => superior_reg(3),
      I2 => izquierdo_reg(3),
      I3 => inferior_reg(3),
      I4 => derecho_reg(3),
      I5 => \celda_reg[5]_i_13__1_n_0\,
      O => \celda_reg[1]_i_5_n_0\
    );
\celda_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \celda_reg[1]_i_10__1_n_0\,
      I1 => derecho_reg(2),
      I2 => derecho_reg(1),
      I3 => inferior_reg(1),
      I4 => izquierdo_reg(1),
      I5 => superior_reg(1),
      O => \celda_reg[1]_i_6_n_0\
    );
\celda_reg[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \celda_reg[1]_i_4_n_0\,
      I1 => inferior_reg(0),
      I2 => superior_reg(0),
      I3 => izquierdo_reg(0),
      O => \celda_reg[1]_i_7_n_0\
    );
\celda_reg[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(0),
      I1 => izquierdo_reg(0),
      I2 => inferior_reg(0),
      I3 => derecho_reg(0),
      O => \celda_reg[1]_i_8_n_0\
    );
\celda_reg[1]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(1),
      I1 => izquierdo_reg(1),
      I2 => superior_reg(1),
      O => \celda_reg[1]_i_9__1_n_0\
    );
\celda_reg[21]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(21),
      I1 => izquierdo_reg(21),
      I2 => inferior_reg(21),
      O => \celda_reg[21]_i_10__1_n_0\
    );
\celda_reg[21]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(20),
      I1 => superior_reg(20),
      I2 => izquierdo_reg(20),
      O => \celda_reg[21]_i_11__1_n_0\
    );
\celda_reg[21]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(19),
      I1 => izquierdo_reg(19),
      I2 => inferior_reg(19),
      O => \celda_reg[21]_i_12__1_n_0\
    );
\celda_reg[21]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(18),
      I1 => superior_reg(18),
      I2 => izquierdo_reg(18),
      O => \celda_reg[21]_i_13__1_n_0\
    );
\celda_reg[21]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(22),
      I1 => izquierdo_reg(22),
      I2 => superior_reg(22),
      I3 => \celda_reg[21]_i_10__1_n_0\,
      I4 => derecho_reg(22),
      O => \celda_reg[21]_i_2__1_n_0\
    );
\celda_reg[21]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(21),
      I1 => izquierdo_reg(21),
      I2 => superior_reg(21),
      I3 => \celda_reg[21]_i_11__1_n_0\,
      I4 => derecho_reg(21),
      O => \celda_reg[21]_i_3__1_n_0\
    );
\celda_reg[21]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(20),
      I1 => izquierdo_reg(20),
      I2 => superior_reg(20),
      I3 => \celda_reg[21]_i_12__1_n_0\,
      I4 => derecho_reg(20),
      O => \celda_reg[21]_i_4__1_n_0\
    );
\celda_reg[21]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(19),
      I1 => izquierdo_reg(19),
      I2 => superior_reg(19),
      I3 => \celda_reg[21]_i_13__1_n_0\,
      I4 => derecho_reg(19),
      O => \celda_reg[21]_i_5__1_n_0\
    );
\celda_reg[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_2__1_n_0\,
      I1 => superior_reg(23),
      I2 => izquierdo_reg(23),
      I3 => inferior_reg(23),
      I4 => derecho_reg(23),
      I5 => \celda_reg[25]_i_13__1_n_0\,
      O => \celda_reg[21]_i_6_n_0\
    );
\celda_reg[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_3__1_n_0\,
      I1 => superior_reg(22),
      I2 => izquierdo_reg(22),
      I3 => inferior_reg(22),
      I4 => derecho_reg(22),
      I5 => \celda_reg[21]_i_10__1_n_0\,
      O => \celda_reg[21]_i_7_n_0\
    );
\celda_reg[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_4__1_n_0\,
      I1 => superior_reg(21),
      I2 => izquierdo_reg(21),
      I3 => inferior_reg(21),
      I4 => derecho_reg(21),
      I5 => \celda_reg[21]_i_11__1_n_0\,
      O => \celda_reg[21]_i_8_n_0\
    );
\celda_reg[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_5__1_n_0\,
      I1 => superior_reg(20),
      I2 => izquierdo_reg(20),
      I3 => inferior_reg(20),
      I4 => derecho_reg(20),
      I5 => \celda_reg[21]_i_12__1_n_0\,
      O => \celda_reg[21]_i_9_n_0\
    );
\celda_reg[25]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(25),
      I1 => izquierdo_reg(25),
      I2 => inferior_reg(25),
      O => \celda_reg[25]_i_10__1_n_0\
    );
\celda_reg[25]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(24),
      I1 => superior_reg(24),
      I2 => izquierdo_reg(24),
      O => \celda_reg[25]_i_11__1_n_0\
    );
\celda_reg[25]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(23),
      I1 => izquierdo_reg(23),
      I2 => inferior_reg(23),
      O => \celda_reg[25]_i_12__1_n_0\
    );
\celda_reg[25]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(22),
      I1 => superior_reg(22),
      I2 => inferior_reg(22),
      O => \celda_reg[25]_i_13__1_n_0\
    );
\celda_reg[25]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(26),
      I1 => izquierdo_reg(26),
      I2 => superior_reg(26),
      I3 => \celda_reg[25]_i_10__1_n_0\,
      I4 => derecho_reg(26),
      O => \celda_reg[25]_i_2__1_n_0\
    );
\celda_reg[25]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(25),
      I1 => izquierdo_reg(25),
      I2 => superior_reg(25),
      I3 => \celda_reg[25]_i_11__1_n_0\,
      I4 => derecho_reg(25),
      O => \celda_reg[25]_i_3__1_n_0\
    );
\celda_reg[25]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(24),
      I1 => izquierdo_reg(24),
      I2 => superior_reg(24),
      I3 => \celda_reg[25]_i_12__1_n_0\,
      I4 => derecho_reg(24),
      O => \celda_reg[25]_i_4__1_n_0\
    );
\celda_reg[25]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(23),
      I1 => izquierdo_reg(23),
      I2 => superior_reg(23),
      I3 => \celda_reg[25]_i_13__1_n_0\,
      I4 => derecho_reg(23),
      O => \celda_reg[25]_i_5__1_n_0\
    );
\celda_reg[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_2__1_n_0\,
      I1 => superior_reg(27),
      I2 => izquierdo_reg(27),
      I3 => inferior_reg(27),
      I4 => derecho_reg(27),
      I5 => \celda_reg[29]_i_11__1_n_0\,
      O => \celda_reg[25]_i_6_n_0\
    );
\celda_reg[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_3__1_n_0\,
      I1 => superior_reg(26),
      I2 => izquierdo_reg(26),
      I3 => inferior_reg(26),
      I4 => derecho_reg(26),
      I5 => \celda_reg[25]_i_10__1_n_0\,
      O => \celda_reg[25]_i_7_n_0\
    );
\celda_reg[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_4__1_n_0\,
      I1 => superior_reg(25),
      I2 => izquierdo_reg(25),
      I3 => inferior_reg(25),
      I4 => derecho_reg(25),
      I5 => \celda_reg[25]_i_11__1_n_0\,
      O => \celda_reg[25]_i_8_n_0\
    );
\celda_reg[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_5__1_n_0\,
      I1 => superior_reg(24),
      I2 => izquierdo_reg(24),
      I3 => inferior_reg(24),
      I4 => derecho_reg(24),
      I5 => \celda_reg[25]_i_12__1_n_0\,
      O => \celda_reg[25]_i_9_n_0\
    );
\celda_reg[29]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(27),
      I1 => izquierdo_reg(27),
      I2 => inferior_reg(27),
      O => \celda_reg[29]_i_10__1_n_0\
    );
\celda_reg[29]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(26),
      I1 => superior_reg(26),
      I2 => inferior_reg(26),
      O => \celda_reg[29]_i_11__1_n_0\
    );
\celda_reg[29]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(29),
      I1 => izquierdo_reg(29),
      I2 => superior_reg(29),
      O => \celda_reg[29]_i_12__1_n_0\
    );
\celda_reg[29]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(31),
      I1 => izquierdo_reg(31),
      I2 => inferior_reg(31),
      I3 => derecho_reg(31),
      O => \celda_reg[29]_i_13__1_n_0\
    );
\celda_reg[29]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(29),
      I1 => izquierdo_reg(29),
      I2 => superior_reg(29),
      I3 => \celda_reg[29]_i_9__1_n_0\,
      I4 => derecho_reg(29),
      O => \celda_reg[29]_i_2__1_n_0\
    );
\celda_reg[29]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(28),
      I1 => izquierdo_reg(28),
      I2 => superior_reg(28),
      I3 => \celda_reg[29]_i_10__1_n_0\,
      I4 => derecho_reg(28),
      O => \celda_reg[29]_i_3__1_n_0\
    );
\celda_reg[29]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(27),
      I1 => izquierdo_reg(27),
      I2 => superior_reg(27),
      I3 => \celda_reg[29]_i_11__1_n_0\,
      I4 => derecho_reg(27),
      O => \celda_reg[29]_i_4__1_n_0\
    );
\celda_reg[29]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => derecho_reg(30),
      I1 => \celda_reg[29]_i_12__1_n_0\,
      I2 => \celda_reg[29]_i_13__1_n_0\,
      I3 => superior_reg(30),
      I4 => inferior_reg(30),
      I5 => izquierdo_reg(30),
      O => \celda_reg[29]_i_5__1_n_0\
    );
\celda_reg[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_2__1_n_0\,
      I1 => superior_reg(30),
      I2 => izquierdo_reg(30),
      I3 => inferior_reg(30),
      I4 => derecho_reg(30),
      I5 => \celda_reg[29]_i_12__1_n_0\,
      O => \celda_reg[29]_i_6_n_0\
    );
\celda_reg[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_3__1_n_0\,
      I1 => superior_reg(29),
      I2 => izquierdo_reg(29),
      I3 => inferior_reg(29),
      I4 => derecho_reg(29),
      I5 => \celda_reg[29]_i_9__1_n_0\,
      O => \celda_reg[29]_i_7_n_0\
    );
\celda_reg[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_4__1_n_0\,
      I1 => superior_reg(28),
      I2 => izquierdo_reg(28),
      I3 => inferior_reg(28),
      I4 => derecho_reg(28),
      I5 => \celda_reg[29]_i_10__1_n_0\,
      O => \celda_reg[29]_i_8_n_0\
    );
\celda_reg[29]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(28),
      I1 => superior_reg(28),
      I2 => inferior_reg(28),
      O => \celda_reg[29]_i_9__1_n_0\
    );
\celda_reg[5]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(6),
      I1 => izquierdo_reg(6),
      I2 => superior_reg(6),
      O => \celda_reg[5]_i_10__1_n_0\
    );
\celda_reg[5]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(5),
      I1 => izquierdo_reg(5),
      I2 => superior_reg(5),
      O => \celda_reg[5]_i_11__1_n_0\
    );
\celda_reg[5]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(3),
      I1 => izquierdo_reg(3),
      I2 => superior_reg(3),
      O => \celda_reg[5]_i_12__1_n_0\
    );
\celda_reg[5]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(2),
      I1 => superior_reg(2),
      I2 => inferior_reg(2),
      O => \celda_reg[5]_i_13__1_n_0\
    );
\celda_reg[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(6),
      I1 => superior_reg(5),
      I2 => izquierdo_reg(5),
      I3 => inferior_reg(5),
      I4 => \celda_reg[5]_i_10__1_n_0\,
      O => \celda_reg[5]_i_2__1_n_0\
    );
\celda_reg[5]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(5),
      I1 => izquierdo_reg(4),
      I2 => superior_reg(4),
      I3 => inferior_reg(4),
      I4 => \celda_reg[5]_i_11__1_n_0\,
      O => \celda_reg[5]_i_3__1_n_0\
    );
\celda_reg[5]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(4),
      I1 => izquierdo_reg(4),
      I2 => superior_reg(4),
      I3 => \celda_reg[5]_i_12__1_n_0\,
      I4 => derecho_reg(4),
      O => \celda_reg[5]_i_4__1_n_0\
    );
\celda_reg[5]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(3),
      I1 => izquierdo_reg(3),
      I2 => superior_reg(3),
      I3 => \celda_reg[5]_i_13__1_n_0\,
      I4 => derecho_reg(3),
      O => \celda_reg[5]_i_5__1_n_0\
    );
\celda_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_2__1_n_0\,
      I1 => \celda_reg[9]_i_13__1_n_0\,
      I2 => derecho_reg(7),
      I3 => inferior_reg(6),
      I4 => superior_reg(6),
      I5 => izquierdo_reg(6),
      O => \celda_reg[5]_i_6_n_0\
    );
\celda_reg[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_3__1_n_0\,
      I1 => \celda_reg[5]_i_10__1_n_0\,
      I2 => derecho_reg(6),
      I3 => inferior_reg(5),
      I4 => izquierdo_reg(5),
      I5 => superior_reg(5),
      O => \celda_reg[5]_i_7_n_0\
    );
\celda_reg[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_4__1_n_0\,
      I1 => \celda_reg[5]_i_11__1_n_0\,
      I2 => derecho_reg(5),
      I3 => inferior_reg(4),
      I4 => superior_reg(4),
      I5 => izquierdo_reg(4),
      O => \celda_reg[5]_i_8_n_0\
    );
\celda_reg[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[5]_i_5__1_n_0\,
      I1 => superior_reg(4),
      I2 => izquierdo_reg(4),
      I3 => inferior_reg(4),
      I4 => derecho_reg(4),
      I5 => \celda_reg[5]_i_12__1_n_0\,
      O => \celda_reg[5]_i_9_n_0\
    );
\celda_reg[9]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(10),
      I1 => izquierdo_reg(10),
      I2 => superior_reg(10),
      O => \celda_reg[9]_i_10__1_n_0\
    );
\celda_reg[9]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(9),
      I1 => izquierdo_reg(9),
      I2 => superior_reg(9),
      O => \celda_reg[9]_i_11__1_n_0\
    );
\celda_reg[9]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(8),
      I1 => izquierdo_reg(8),
      I2 => superior_reg(8),
      O => \celda_reg[9]_i_12__1_n_0\
    );
\celda_reg[9]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(7),
      I1 => izquierdo_reg(7),
      I2 => superior_reg(7),
      O => \celda_reg[9]_i_13__1_n_0\
    );
\celda_reg[9]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(10),
      I1 => superior_reg(9),
      I2 => izquierdo_reg(9),
      I3 => inferior_reg(9),
      I4 => \celda_reg[9]_i_10__1_n_0\,
      O => \celda_reg[9]_i_2__1_n_0\
    );
\celda_reg[9]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(9),
      I1 => izquierdo_reg(8),
      I2 => superior_reg(8),
      I3 => inferior_reg(8),
      I4 => \celda_reg[9]_i_11__1_n_0\,
      O => \celda_reg[9]_i_3__1_n_0\
    );
\celda_reg[9]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(8),
      I1 => superior_reg(7),
      I2 => izquierdo_reg(7),
      I3 => inferior_reg(7),
      I4 => \celda_reg[9]_i_12__1_n_0\,
      O => \celda_reg[9]_i_4__1_n_0\
    );
\celda_reg[9]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(7),
      I1 => izquierdo_reg(6),
      I2 => superior_reg(6),
      I3 => inferior_reg(6),
      I4 => \celda_reg[9]_i_13__1_n_0\,
      O => \celda_reg[9]_i_5__1_n_0\
    );
\celda_reg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[9]_i_2__1_n_0\,
      I1 => superior_reg(11),
      I2 => izquierdo_reg(11),
      I3 => inferior_reg(11),
      I4 => derecho_reg(11),
      I5 => \celda_reg[13]_i_13__1_n_0\,
      O => \celda_reg[9]_i_6_n_0\
    );
\celda_reg[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_3__1_n_0\,
      I1 => \celda_reg[9]_i_10__1_n_0\,
      I2 => derecho_reg(10),
      I3 => inferior_reg(9),
      I4 => izquierdo_reg(9),
      I5 => superior_reg(9),
      O => \celda_reg[9]_i_7_n_0\
    );
\celda_reg[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_4__1_n_0\,
      I1 => \celda_reg[9]_i_11__1_n_0\,
      I2 => derecho_reg(9),
      I3 => inferior_reg(8),
      I4 => superior_reg(8),
      I5 => izquierdo_reg(8),
      O => \celda_reg[9]_i_8_n_0\
    );
\celda_reg[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_5__1_n_0\,
      I1 => \celda_reg[9]_i_12__1_n_0\,
      I2 => derecho_reg(8),
      I3 => inferior_reg(7),
      I4 => izquierdo_reg(7),
      I5 => superior_reg(7),
      O => \celda_reg[9]_i_9_n_0\
    );
\celda_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(0),
      Q => Q(0),
      R => SR(0)
    );
\celda_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(10),
      Q => Q(10),
      R => SR(0)
    );
\celda_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(11),
      Q => Q(11),
      R => SR(0)
    );
\celda_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(12),
      Q => Q(12),
      R => SR(0)
    );
\celda_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(13),
      Q => Q(13),
      R => SR(0)
    );
\celda_reg_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[9]_i_1_n_0\,
      CO(3) => \celda_reg_reg[13]_i_1_n_0\,
      CO(2) => \celda_reg_reg[13]_i_1_n_1\,
      CO(1) => \celda_reg_reg[13]_i_1_n_2\,
      CO(0) => \celda_reg_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[13]_i_2__1_n_0\,
      DI(2) => \celda_reg[13]_i_3__1_n_0\,
      DI(1) => \celda_reg[13]_i_4__1_n_0\,
      DI(0) => \celda_reg[13]_i_5__1_n_0\,
      O(3 downto 0) => celda(13 downto 10),
      S(3) => \celda_reg[13]_i_6_n_0\,
      S(2) => \celda_reg[13]_i_7_n_0\,
      S(1) => \celda_reg[13]_i_8_n_0\,
      S(0) => \celda_reg[13]_i_9_n_0\
    );
\celda_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(14),
      Q => Q(14),
      R => SR(0)
    );
\celda_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(15),
      Q => Q(15),
      R => SR(0)
    );
\celda_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(16),
      Q => Q(16),
      R => SR(0)
    );
\celda_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(17),
      Q => Q(17),
      R => SR(0)
    );
\celda_reg_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[13]_i_1_n_0\,
      CO(3) => \celda_reg_reg[17]_i_1_n_0\,
      CO(2) => \celda_reg_reg[17]_i_1_n_1\,
      CO(1) => \celda_reg_reg[17]_i_1_n_2\,
      CO(0) => \celda_reg_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[17]_i_2__1_n_0\,
      DI(2) => \celda_reg[17]_i_3__1_n_0\,
      DI(1) => \celda_reg[17]_i_4__1_n_0\,
      DI(0) => \celda_reg[17]_i_5__1_n_0\,
      O(3 downto 0) => celda(17 downto 14),
      S(3) => \celda_reg[17]_i_6_n_0\,
      S(2) => \celda_reg[17]_i_7_n_0\,
      S(1) => \celda_reg[17]_i_8_n_0\,
      S(0) => \celda_reg[17]_i_9_n_0\
    );
\celda_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(18),
      Q => Q(18),
      R => SR(0)
    );
\celda_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(19),
      Q => Q(19),
      R => SR(0)
    );
\celda_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(1),
      Q => Q(1),
      R => SR(0)
    );
\celda_reg_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \celda_reg_reg[1]_i_1_n_0\,
      CO(2) => \celda_reg_reg[1]_i_1_n_1\,
      CO(1) => \celda_reg_reg[1]_i_1_n_2\,
      CO(0) => \celda_reg_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[1]_i_2__1_n_0\,
      DI(2) => \celda_reg[1]_i_3_n_0\,
      DI(1) => \celda_reg[1]_i_4_n_0\,
      DI(0) => derecho_reg(0),
      O(3 downto 2) => celda(1 downto 0),
      O(1 downto 0) => \NLW_celda_reg_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \celda_reg[1]_i_5_n_0\,
      S(2) => \celda_reg[1]_i_6_n_0\,
      S(1) => \celda_reg[1]_i_7_n_0\,
      S(0) => \celda_reg[1]_i_8_n_0\
    );
\celda_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(20),
      Q => Q(20),
      R => SR(0)
    );
\celda_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(21),
      Q => Q(21),
      R => SR(0)
    );
\celda_reg_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[17]_i_1_n_0\,
      CO(3) => \celda_reg_reg[21]_i_1_n_0\,
      CO(2) => \celda_reg_reg[21]_i_1_n_1\,
      CO(1) => \celda_reg_reg[21]_i_1_n_2\,
      CO(0) => \celda_reg_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[21]_i_2__1_n_0\,
      DI(2) => \celda_reg[21]_i_3__1_n_0\,
      DI(1) => \celda_reg[21]_i_4__1_n_0\,
      DI(0) => \celda_reg[21]_i_5__1_n_0\,
      O(3 downto 0) => celda(21 downto 18),
      S(3) => \celda_reg[21]_i_6_n_0\,
      S(2) => \celda_reg[21]_i_7_n_0\,
      S(1) => \celda_reg[21]_i_8_n_0\,
      S(0) => \celda_reg[21]_i_9_n_0\
    );
\celda_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(22),
      Q => Q(22),
      R => SR(0)
    );
\celda_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(23),
      Q => Q(23),
      R => SR(0)
    );
\celda_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(24),
      Q => Q(24),
      R => SR(0)
    );
\celda_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(25),
      Q => Q(25),
      R => SR(0)
    );
\celda_reg_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[21]_i_1_n_0\,
      CO(3) => \celda_reg_reg[25]_i_1_n_0\,
      CO(2) => \celda_reg_reg[25]_i_1_n_1\,
      CO(1) => \celda_reg_reg[25]_i_1_n_2\,
      CO(0) => \celda_reg_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[25]_i_2__1_n_0\,
      DI(2) => \celda_reg[25]_i_3__1_n_0\,
      DI(1) => \celda_reg[25]_i_4__1_n_0\,
      DI(0) => \celda_reg[25]_i_5__1_n_0\,
      O(3 downto 0) => celda(25 downto 22),
      S(3) => \celda_reg[25]_i_6_n_0\,
      S(2) => \celda_reg[25]_i_7_n_0\,
      S(1) => \celda_reg[25]_i_8_n_0\,
      S(0) => \celda_reg[25]_i_9_n_0\
    );
\celda_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(26),
      Q => Q(26),
      R => SR(0)
    );
\celda_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(27),
      Q => Q(27),
      R => SR(0)
    );
\celda_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(28),
      Q => Q(28),
      R => SR(0)
    );
\celda_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(29),
      Q => Q(29),
      R => SR(0)
    );
\celda_reg_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[25]_i_1_n_0\,
      CO(3) => \NLW_celda_reg_reg[29]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \celda_reg_reg[29]_i_1_n_1\,
      CO(1) => \celda_reg_reg[29]_i_1_n_2\,
      CO(0) => \celda_reg_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \celda_reg[29]_i_2__1_n_0\,
      DI(1) => \celda_reg[29]_i_3__1_n_0\,
      DI(0) => \celda_reg[29]_i_4__1_n_0\,
      O(3 downto 0) => celda(29 downto 26),
      S(3) => \celda_reg[29]_i_5__1_n_0\,
      S(2) => \celda_reg[29]_i_6_n_0\,
      S(1) => \celda_reg[29]_i_7_n_0\,
      S(0) => \celda_reg[29]_i_8_n_0\
    );
\celda_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(2),
      Q => Q(2),
      R => SR(0)
    );
\celda_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(3),
      Q => Q(3),
      R => SR(0)
    );
\celda_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(4),
      Q => Q(4),
      R => SR(0)
    );
\celda_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(5),
      Q => Q(5),
      R => SR(0)
    );
\celda_reg_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[1]_i_1_n_0\,
      CO(3) => \celda_reg_reg[5]_i_1_n_0\,
      CO(2) => \celda_reg_reg[5]_i_1_n_1\,
      CO(1) => \celda_reg_reg[5]_i_1_n_2\,
      CO(0) => \celda_reg_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[5]_i_2__1_n_0\,
      DI(2) => \celda_reg[5]_i_3__1_n_0\,
      DI(1) => \celda_reg[5]_i_4__1_n_0\,
      DI(0) => \celda_reg[5]_i_5__1_n_0\,
      O(3 downto 0) => celda(5 downto 2),
      S(3) => \celda_reg[5]_i_6_n_0\,
      S(2) => \celda_reg[5]_i_7_n_0\,
      S(1) => \celda_reg[5]_i_8_n_0\,
      S(0) => \celda_reg[5]_i_9_n_0\
    );
\celda_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(6),
      Q => Q(6),
      R => SR(0)
    );
\celda_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(7),
      Q => Q(7),
      R => SR(0)
    );
\celda_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(8),
      Q => Q(8),
      R => SR(0)
    );
\celda_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(9),
      Q => Q(9),
      R => SR(0)
    );
\celda_reg_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[5]_i_1_n_0\,
      CO(3) => \celda_reg_reg[9]_i_1_n_0\,
      CO(2) => \celda_reg_reg[9]_i_1_n_1\,
      CO(1) => \celda_reg_reg[9]_i_1_n_2\,
      CO(0) => \celda_reg_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[9]_i_2__1_n_0\,
      DI(2) => \celda_reg[9]_i_3__1_n_0\,
      DI(1) => \celda_reg[9]_i_4__1_n_0\,
      DI(0) => \celda_reg[9]_i_5__1_n_0\,
      O(3 downto 0) => celda(9 downto 6),
      S(3) => \celda_reg[9]_i_6_n_0\,
      S(2) => \celda_reg[9]_i_7_n_0\,
      S(1) => \celda_reg[9]_i_8_n_0\,
      S(0) => \celda_reg[9]_i_9_n_0\
    );
\derecho_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(0),
      Q => derecho_reg(0),
      R => SR(0)
    );
\derecho_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(10),
      Q => derecho_reg(10),
      R => SR(0)
    );
\derecho_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(11),
      Q => derecho_reg(11),
      R => SR(0)
    );
\derecho_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(12),
      Q => derecho_reg(12),
      R => SR(0)
    );
\derecho_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(13),
      Q => derecho_reg(13),
      R => SR(0)
    );
\derecho_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(14),
      Q => derecho_reg(14),
      R => SR(0)
    );
\derecho_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(15),
      Q => derecho_reg(15),
      R => SR(0)
    );
\derecho_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(16),
      Q => derecho_reg(16),
      R => SR(0)
    );
\derecho_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(17),
      Q => derecho_reg(17),
      R => SR(0)
    );
\derecho_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(18),
      Q => derecho_reg(18),
      R => SR(0)
    );
\derecho_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(19),
      Q => derecho_reg(19),
      R => SR(0)
    );
\derecho_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(1),
      Q => derecho_reg(1),
      R => SR(0)
    );
\derecho_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(20),
      Q => derecho_reg(20),
      R => SR(0)
    );
\derecho_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(21),
      Q => derecho_reg(21),
      R => SR(0)
    );
\derecho_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(22),
      Q => derecho_reg(22),
      R => SR(0)
    );
\derecho_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(23),
      Q => derecho_reg(23),
      R => SR(0)
    );
\derecho_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(24),
      Q => derecho_reg(24),
      R => SR(0)
    );
\derecho_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(25),
      Q => derecho_reg(25),
      R => SR(0)
    );
\derecho_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(26),
      Q => derecho_reg(26),
      R => SR(0)
    );
\derecho_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(27),
      Q => derecho_reg(27),
      R => SR(0)
    );
\derecho_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(28),
      Q => derecho_reg(28),
      R => SR(0)
    );
\derecho_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(29),
      Q => derecho_reg(29),
      R => SR(0)
    );
\derecho_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(2),
      Q => derecho_reg(2),
      R => SR(0)
    );
\derecho_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(30),
      Q => derecho_reg(30),
      R => SR(0)
    );
\derecho_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(31),
      Q => derecho_reg(31),
      R => SR(0)
    );
\derecho_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(3),
      Q => derecho_reg(3),
      R => SR(0)
    );
\derecho_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(4),
      Q => derecho_reg(4),
      R => SR(0)
    );
\derecho_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(5),
      Q => derecho_reg(5),
      R => SR(0)
    );
\derecho_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(6),
      Q => derecho_reg(6),
      R => SR(0)
    );
\derecho_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(7),
      Q => derecho_reg(7),
      R => SR(0)
    );
\derecho_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(8),
      Q => derecho_reg(8),
      R => SR(0)
    );
\derecho_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[2][31]\(9),
      Q => derecho_reg(9),
      R => SR(0)
    );
\inferior_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(0),
      Q => inferior_reg(0),
      R => SR(0)
    );
\inferior_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(10),
      Q => inferior_reg(10),
      R => SR(0)
    );
\inferior_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(11),
      Q => inferior_reg(11),
      R => SR(0)
    );
\inferior_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(12),
      Q => inferior_reg(12),
      R => SR(0)
    );
\inferior_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(13),
      Q => inferior_reg(13),
      R => SR(0)
    );
\inferior_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(14),
      Q => inferior_reg(14),
      R => SR(0)
    );
\inferior_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(15),
      Q => inferior_reg(15),
      R => SR(0)
    );
\inferior_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(16),
      Q => inferior_reg(16),
      R => SR(0)
    );
\inferior_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(17),
      Q => inferior_reg(17),
      R => SR(0)
    );
\inferior_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(18),
      Q => inferior_reg(18),
      R => SR(0)
    );
\inferior_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(19),
      Q => inferior_reg(19),
      R => SR(0)
    );
\inferior_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(1),
      Q => inferior_reg(1),
      R => SR(0)
    );
\inferior_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(20),
      Q => inferior_reg(20),
      R => SR(0)
    );
\inferior_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(21),
      Q => inferior_reg(21),
      R => SR(0)
    );
\inferior_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(22),
      Q => inferior_reg(22),
      R => SR(0)
    );
\inferior_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(23),
      Q => inferior_reg(23),
      R => SR(0)
    );
\inferior_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(24),
      Q => inferior_reg(24),
      R => SR(0)
    );
\inferior_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(25),
      Q => inferior_reg(25),
      R => SR(0)
    );
\inferior_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(26),
      Q => inferior_reg(26),
      R => SR(0)
    );
\inferior_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(27),
      Q => inferior_reg(27),
      R => SR(0)
    );
\inferior_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(28),
      Q => inferior_reg(28),
      R => SR(0)
    );
\inferior_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(29),
      Q => inferior_reg(29),
      R => SR(0)
    );
\inferior_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(2),
      Q => inferior_reg(2),
      R => SR(0)
    );
\inferior_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(30),
      Q => inferior_reg(30),
      R => SR(0)
    );
\inferior_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(31),
      Q => inferior_reg(31),
      R => SR(0)
    );
\inferior_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(3),
      Q => inferior_reg(3),
      R => SR(0)
    );
\inferior_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(4),
      Q => inferior_reg(4),
      R => SR(0)
    );
\inferior_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(5),
      Q => inferior_reg(5),
      R => SR(0)
    );
\inferior_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(6),
      Q => inferior_reg(6),
      R => SR(0)
    );
\inferior_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(7),
      Q => inferior_reg(7),
      R => SR(0)
    );
\inferior_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(8),
      Q => inferior_reg(8),
      R => SR(0)
    );
\inferior_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[2][31]\(9),
      Q => inferior_reg(9),
      R => SR(0)
    );
\izquierdo_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => izquierdo_reg(0),
      R => SR(0)
    );
\izquierdo_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(10),
      Q => izquierdo_reg(10),
      R => SR(0)
    );
\izquierdo_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(11),
      Q => izquierdo_reg(11),
      R => SR(0)
    );
\izquierdo_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(12),
      Q => izquierdo_reg(12),
      R => SR(0)
    );
\izquierdo_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(13),
      Q => izquierdo_reg(13),
      R => SR(0)
    );
\izquierdo_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(14),
      Q => izquierdo_reg(14),
      R => SR(0)
    );
\izquierdo_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(15),
      Q => izquierdo_reg(15),
      R => SR(0)
    );
\izquierdo_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(16),
      Q => izquierdo_reg(16),
      R => SR(0)
    );
\izquierdo_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(17),
      Q => izquierdo_reg(17),
      R => SR(0)
    );
\izquierdo_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(18),
      Q => izquierdo_reg(18),
      R => SR(0)
    );
\izquierdo_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(19),
      Q => izquierdo_reg(19),
      R => SR(0)
    );
\izquierdo_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => izquierdo_reg(1),
      R => SR(0)
    );
\izquierdo_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(20),
      Q => izquierdo_reg(20),
      R => SR(0)
    );
\izquierdo_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(21),
      Q => izquierdo_reg(21),
      R => SR(0)
    );
\izquierdo_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(22),
      Q => izquierdo_reg(22),
      R => SR(0)
    );
\izquierdo_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(23),
      Q => izquierdo_reg(23),
      R => SR(0)
    );
\izquierdo_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(24),
      Q => izquierdo_reg(24),
      R => SR(0)
    );
\izquierdo_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(25),
      Q => izquierdo_reg(25),
      R => SR(0)
    );
\izquierdo_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(26),
      Q => izquierdo_reg(26),
      R => SR(0)
    );
\izquierdo_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(27),
      Q => izquierdo_reg(27),
      R => SR(0)
    );
\izquierdo_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(28),
      Q => izquierdo_reg(28),
      R => SR(0)
    );
\izquierdo_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(29),
      Q => izquierdo_reg(29),
      R => SR(0)
    );
\izquierdo_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => izquierdo_reg(2),
      R => SR(0)
    );
\izquierdo_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(30),
      Q => izquierdo_reg(30),
      R => SR(0)
    );
\izquierdo_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(31),
      Q => izquierdo_reg(31),
      R => SR(0)
    );
\izquierdo_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => izquierdo_reg(3),
      R => SR(0)
    );
\izquierdo_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(4),
      Q => izquierdo_reg(4),
      R => SR(0)
    );
\izquierdo_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(5),
      Q => izquierdo_reg(5),
      R => SR(0)
    );
\izquierdo_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(6),
      Q => izquierdo_reg(6),
      R => SR(0)
    );
\izquierdo_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(7),
      Q => izquierdo_reg(7),
      R => SR(0)
    );
\izquierdo_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(8),
      Q => izquierdo_reg(8),
      R => SR(0)
    );
\izquierdo_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(9),
      Q => izquierdo_reg(9),
      R => SR(0)
    );
\superior_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(0),
      Q => superior_reg(0),
      R => SR(0)
    );
\superior_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(10),
      Q => superior_reg(10),
      R => SR(0)
    );
\superior_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(11),
      Q => superior_reg(11),
      R => SR(0)
    );
\superior_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(12),
      Q => superior_reg(12),
      R => SR(0)
    );
\superior_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(13),
      Q => superior_reg(13),
      R => SR(0)
    );
\superior_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(14),
      Q => superior_reg(14),
      R => SR(0)
    );
\superior_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(15),
      Q => superior_reg(15),
      R => SR(0)
    );
\superior_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(16),
      Q => superior_reg(16),
      R => SR(0)
    );
\superior_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(17),
      Q => superior_reg(17),
      R => SR(0)
    );
\superior_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(18),
      Q => superior_reg(18),
      R => SR(0)
    );
\superior_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(19),
      Q => superior_reg(19),
      R => SR(0)
    );
\superior_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(1),
      Q => superior_reg(1),
      R => SR(0)
    );
\superior_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(20),
      Q => superior_reg(20),
      R => SR(0)
    );
\superior_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(21),
      Q => superior_reg(21),
      R => SR(0)
    );
\superior_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(22),
      Q => superior_reg(22),
      R => SR(0)
    );
\superior_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(23),
      Q => superior_reg(23),
      R => SR(0)
    );
\superior_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(24),
      Q => superior_reg(24),
      R => SR(0)
    );
\superior_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(25),
      Q => superior_reg(25),
      R => SR(0)
    );
\superior_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(26),
      Q => superior_reg(26),
      R => SR(0)
    );
\superior_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(27),
      Q => superior_reg(27),
      R => SR(0)
    );
\superior_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(28),
      Q => superior_reg(28),
      R => SR(0)
    );
\superior_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(29),
      Q => superior_reg(29),
      R => SR(0)
    );
\superior_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(2),
      Q => superior_reg(2),
      R => SR(0)
    );
\superior_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(30),
      Q => superior_reg(30),
      R => SR(0)
    );
\superior_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(31),
      Q => superior_reg(31),
      R => SR(0)
    );
\superior_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(3),
      Q => superior_reg(3),
      R => SR(0)
    );
\superior_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(4),
      Q => superior_reg(4),
      R => SR(0)
    );
\superior_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(5),
      Q => superior_reg(5),
      R => SR(0)
    );
\superior_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(6),
      Q => superior_reg(6),
      R => SR(0)
    );
\superior_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(7),
      Q => superior_reg(7),
      R => SR(0)
    );
\superior_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(8),
      Q => superior_reg(8),
      R => SR(0)
    );
\superior_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[2][31]\(9),
      Q => superior_reg(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity calculoDeCelda_2 is
  port (
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    \in_tsuperior[3][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tinferior[3][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tderecha[3][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of calculoDeCelda_2 : entity is "calculoDeCelda";
end calculoDeCelda_2;

architecture STRUCTURE of calculoDeCelda_2 is
  signal celda : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \celda_reg[13]_i_10__2_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_11__2_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_12__2_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_13__2_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_2__2_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_3__2_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_4__2_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_5__2_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_10__2_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_11__2_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_12__2_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_13__2_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_2__2_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_3__2_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_4__2_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_5__2_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_10__2_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_9__2_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_10__2_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_11__2_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_12__2_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_13__2_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_2__2_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_3__2_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_4__2_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_5__2_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_10__2_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_11__2_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_12__2_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_13__2_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_2__2_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_3__2_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_4__2_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_5__2_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_10__2_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_11__2_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_12__2_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_13__2_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_2__2_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_3__2_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_4__2_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_5__2_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_9__2_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_10__2_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_11__2_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_12__2_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_13__2_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_3__2_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_4__2_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_5__2_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_10__2_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_11__2_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_12__2_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_13__2_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_3__2_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_4__2_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_5__2_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal derecho_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal inferior_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal izquierdo_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal superior_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_celda_reg_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_celda_reg_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \celda_reg[13]_i_13__2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \celda_reg[1]_i_10__2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \celda_reg[5]_i_13__2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \celda_reg[9]_i_10__2\ : label is "soft_lutpair7";
begin
\celda_reg[13]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(13),
      I1 => inferior_reg(13),
      I2 => izquierdo_reg(13),
      O => \celda_reg[13]_i_10__2_n_0\
    );
\celda_reg[13]_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(12),
      I1 => superior_reg(12),
      I2 => izquierdo_reg(12),
      O => \celda_reg[13]_i_11__2_n_0\
    );
\celda_reg[13]_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(11),
      I1 => izquierdo_reg(11),
      I2 => inferior_reg(11),
      O => \celda_reg[13]_i_12__2_n_0\
    );
\celda_reg[13]_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(10),
      I1 => superior_reg(10),
      I2 => izquierdo_reg(10),
      O => \celda_reg[13]_i_13__2_n_0\
    );
\celda_reg[13]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(14),
      I1 => izquierdo_reg(14),
      I2 => superior_reg(14),
      I3 => \celda_reg[13]_i_10__2_n_0\,
      I4 => derecho_reg(14),
      O => \celda_reg[13]_i_2__2_n_0\
    );
\celda_reg[13]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(13),
      I1 => izquierdo_reg(13),
      I2 => superior_reg(13),
      I3 => \celda_reg[13]_i_11__2_n_0\,
      I4 => derecho_reg(13),
      O => \celda_reg[13]_i_3__2_n_0\
    );
\celda_reg[13]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(12),
      I1 => izquierdo_reg(12),
      I2 => superior_reg(12),
      I3 => \celda_reg[13]_i_12__2_n_0\,
      I4 => derecho_reg(12),
      O => \celda_reg[13]_i_4__2_n_0\
    );
\celda_reg[13]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(11),
      I1 => izquierdo_reg(11),
      I2 => superior_reg(11),
      I3 => \celda_reg[13]_i_13__2_n_0\,
      I4 => derecho_reg(11),
      O => \celda_reg[13]_i_5__2_n_0\
    );
\celda_reg[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_2__2_n_0\,
      I1 => superior_reg(15),
      I2 => izquierdo_reg(15),
      I3 => inferior_reg(15),
      I4 => derecho_reg(15),
      I5 => \celda_reg[17]_i_13__2_n_0\,
      O => \celda_reg[13]_i_6_n_0\
    );
\celda_reg[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_3__2_n_0\,
      I1 => superior_reg(14),
      I2 => izquierdo_reg(14),
      I3 => inferior_reg(14),
      I4 => derecho_reg(14),
      I5 => \celda_reg[13]_i_10__2_n_0\,
      O => \celda_reg[13]_i_7_n_0\
    );
\celda_reg[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_4__2_n_0\,
      I1 => superior_reg(13),
      I2 => izquierdo_reg(13),
      I3 => inferior_reg(13),
      I4 => derecho_reg(13),
      I5 => \celda_reg[13]_i_11__2_n_0\,
      O => \celda_reg[13]_i_8_n_0\
    );
\celda_reg[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_5__2_n_0\,
      I1 => superior_reg(12),
      I2 => izquierdo_reg(12),
      I3 => inferior_reg(12),
      I4 => derecho_reg(12),
      I5 => \celda_reg[13]_i_12__2_n_0\,
      O => \celda_reg[13]_i_9_n_0\
    );
\celda_reg[17]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(17),
      I1 => izquierdo_reg(17),
      I2 => inferior_reg(17),
      O => \celda_reg[17]_i_10__2_n_0\
    );
\celda_reg[17]_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(16),
      I1 => inferior_reg(16),
      I2 => izquierdo_reg(16),
      O => \celda_reg[17]_i_11__2_n_0\
    );
\celda_reg[17]_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(15),
      I1 => superior_reg(15),
      I2 => izquierdo_reg(15),
      O => \celda_reg[17]_i_12__2_n_0\
    );
\celda_reg[17]_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(14),
      I1 => izquierdo_reg(14),
      I2 => inferior_reg(14),
      O => \celda_reg[17]_i_13__2_n_0\
    );
\celda_reg[17]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(18),
      I1 => izquierdo_reg(18),
      I2 => superior_reg(18),
      I3 => \celda_reg[17]_i_10__2_n_0\,
      I4 => derecho_reg(18),
      O => \celda_reg[17]_i_2__2_n_0\
    );
\celda_reg[17]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(17),
      I1 => izquierdo_reg(17),
      I2 => superior_reg(17),
      I3 => \celda_reg[17]_i_11__2_n_0\,
      I4 => derecho_reg(17),
      O => \celda_reg[17]_i_3__2_n_0\
    );
\celda_reg[17]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(16),
      I1 => izquierdo_reg(16),
      I2 => superior_reg(16),
      I3 => \celda_reg[17]_i_12__2_n_0\,
      I4 => derecho_reg(16),
      O => \celda_reg[17]_i_4__2_n_0\
    );
\celda_reg[17]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(15),
      I1 => izquierdo_reg(15),
      I2 => superior_reg(15),
      I3 => \celda_reg[17]_i_13__2_n_0\,
      I4 => derecho_reg(15),
      O => \celda_reg[17]_i_5__2_n_0\
    );
\celda_reg[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_2__2_n_0\,
      I1 => superior_reg(19),
      I2 => izquierdo_reg(19),
      I3 => inferior_reg(19),
      I4 => derecho_reg(19),
      I5 => \celda_reg[21]_i_13__2_n_0\,
      O => \celda_reg[17]_i_6_n_0\
    );
\celda_reg[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_3__2_n_0\,
      I1 => superior_reg(18),
      I2 => izquierdo_reg(18),
      I3 => inferior_reg(18),
      I4 => derecho_reg(18),
      I5 => \celda_reg[17]_i_10__2_n_0\,
      O => \celda_reg[17]_i_7_n_0\
    );
\celda_reg[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_4__2_n_0\,
      I1 => superior_reg(17),
      I2 => izquierdo_reg(17),
      I3 => inferior_reg(17),
      I4 => derecho_reg(17),
      I5 => \celda_reg[17]_i_11__2_n_0\,
      O => \celda_reg[17]_i_8_n_0\
    );
\celda_reg[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_5__2_n_0\,
      I1 => superior_reg(16),
      I2 => izquierdo_reg(16),
      I3 => inferior_reg(16),
      I4 => derecho_reg(16),
      I5 => \celda_reg[17]_i_12__2_n_0\,
      O => \celda_reg[17]_i_9_n_0\
    );
\celda_reg[1]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(2),
      I1 => izquierdo_reg(2),
      I2 => superior_reg(2),
      O => \celda_reg[1]_i_10__2_n_0\
    );
\celda_reg[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(2),
      I1 => izquierdo_reg(2),
      I2 => superior_reg(2),
      I3 => \celda_reg[1]_i_9__2_n_0\,
      I4 => derecho_reg(2),
      O => \celda_reg[1]_i_2__2_n_0\
    );
\celda_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \celda_reg[1]_i_9__2_n_0\,
      I1 => derecho_reg(2),
      I2 => inferior_reg(2),
      I3 => izquierdo_reg(2),
      I4 => superior_reg(2),
      O => \celda_reg[1]_i_3_n_0\
    );
\celda_reg[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(1),
      I1 => izquierdo_reg(1),
      I2 => inferior_reg(1),
      I3 => derecho_reg(1),
      O => \celda_reg[1]_i_4_n_0\
    );
\celda_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[1]_i_2__2_n_0\,
      I1 => superior_reg(3),
      I2 => izquierdo_reg(3),
      I3 => inferior_reg(3),
      I4 => derecho_reg(3),
      I5 => \celda_reg[5]_i_13__2_n_0\,
      O => \celda_reg[1]_i_5_n_0\
    );
\celda_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \celda_reg[1]_i_10__2_n_0\,
      I1 => derecho_reg(2),
      I2 => derecho_reg(1),
      I3 => inferior_reg(1),
      I4 => izquierdo_reg(1),
      I5 => superior_reg(1),
      O => \celda_reg[1]_i_6_n_0\
    );
\celda_reg[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \celda_reg[1]_i_4_n_0\,
      I1 => inferior_reg(0),
      I2 => superior_reg(0),
      I3 => izquierdo_reg(0),
      O => \celda_reg[1]_i_7_n_0\
    );
\celda_reg[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(0),
      I1 => izquierdo_reg(0),
      I2 => inferior_reg(0),
      I3 => derecho_reg(0),
      O => \celda_reg[1]_i_8_n_0\
    );
\celda_reg[1]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(1),
      I1 => izquierdo_reg(1),
      I2 => superior_reg(1),
      O => \celda_reg[1]_i_9__2_n_0\
    );
\celda_reg[21]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(21),
      I1 => izquierdo_reg(21),
      I2 => inferior_reg(21),
      O => \celda_reg[21]_i_10__2_n_0\
    );
\celda_reg[21]_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(20),
      I1 => superior_reg(20),
      I2 => izquierdo_reg(20),
      O => \celda_reg[21]_i_11__2_n_0\
    );
\celda_reg[21]_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(19),
      I1 => izquierdo_reg(19),
      I2 => inferior_reg(19),
      O => \celda_reg[21]_i_12__2_n_0\
    );
\celda_reg[21]_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(18),
      I1 => superior_reg(18),
      I2 => izquierdo_reg(18),
      O => \celda_reg[21]_i_13__2_n_0\
    );
\celda_reg[21]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(22),
      I1 => izquierdo_reg(22),
      I2 => superior_reg(22),
      I3 => \celda_reg[21]_i_10__2_n_0\,
      I4 => derecho_reg(22),
      O => \celda_reg[21]_i_2__2_n_0\
    );
\celda_reg[21]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(21),
      I1 => izquierdo_reg(21),
      I2 => superior_reg(21),
      I3 => \celda_reg[21]_i_11__2_n_0\,
      I4 => derecho_reg(21),
      O => \celda_reg[21]_i_3__2_n_0\
    );
\celda_reg[21]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(20),
      I1 => izquierdo_reg(20),
      I2 => superior_reg(20),
      I3 => \celda_reg[21]_i_12__2_n_0\,
      I4 => derecho_reg(20),
      O => \celda_reg[21]_i_4__2_n_0\
    );
\celda_reg[21]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(19),
      I1 => izquierdo_reg(19),
      I2 => superior_reg(19),
      I3 => \celda_reg[21]_i_13__2_n_0\,
      I4 => derecho_reg(19),
      O => \celda_reg[21]_i_5__2_n_0\
    );
\celda_reg[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_2__2_n_0\,
      I1 => superior_reg(23),
      I2 => izquierdo_reg(23),
      I3 => inferior_reg(23),
      I4 => derecho_reg(23),
      I5 => \celda_reg[25]_i_13__2_n_0\,
      O => \celda_reg[21]_i_6_n_0\
    );
\celda_reg[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_3__2_n_0\,
      I1 => superior_reg(22),
      I2 => izquierdo_reg(22),
      I3 => inferior_reg(22),
      I4 => derecho_reg(22),
      I5 => \celda_reg[21]_i_10__2_n_0\,
      O => \celda_reg[21]_i_7_n_0\
    );
\celda_reg[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_4__2_n_0\,
      I1 => superior_reg(21),
      I2 => izquierdo_reg(21),
      I3 => inferior_reg(21),
      I4 => derecho_reg(21),
      I5 => \celda_reg[21]_i_11__2_n_0\,
      O => \celda_reg[21]_i_8_n_0\
    );
\celda_reg[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_5__2_n_0\,
      I1 => superior_reg(20),
      I2 => izquierdo_reg(20),
      I3 => inferior_reg(20),
      I4 => derecho_reg(20),
      I5 => \celda_reg[21]_i_12__2_n_0\,
      O => \celda_reg[21]_i_9_n_0\
    );
\celda_reg[25]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(25),
      I1 => izquierdo_reg(25),
      I2 => inferior_reg(25),
      O => \celda_reg[25]_i_10__2_n_0\
    );
\celda_reg[25]_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(24),
      I1 => superior_reg(24),
      I2 => izquierdo_reg(24),
      O => \celda_reg[25]_i_11__2_n_0\
    );
\celda_reg[25]_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(23),
      I1 => izquierdo_reg(23),
      I2 => inferior_reg(23),
      O => \celda_reg[25]_i_12__2_n_0\
    );
\celda_reg[25]_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(22),
      I1 => superior_reg(22),
      I2 => inferior_reg(22),
      O => \celda_reg[25]_i_13__2_n_0\
    );
\celda_reg[25]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(26),
      I1 => izquierdo_reg(26),
      I2 => superior_reg(26),
      I3 => \celda_reg[25]_i_10__2_n_0\,
      I4 => derecho_reg(26),
      O => \celda_reg[25]_i_2__2_n_0\
    );
\celda_reg[25]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(25),
      I1 => izquierdo_reg(25),
      I2 => superior_reg(25),
      I3 => \celda_reg[25]_i_11__2_n_0\,
      I4 => derecho_reg(25),
      O => \celda_reg[25]_i_3__2_n_0\
    );
\celda_reg[25]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(24),
      I1 => izquierdo_reg(24),
      I2 => superior_reg(24),
      I3 => \celda_reg[25]_i_12__2_n_0\,
      I4 => derecho_reg(24),
      O => \celda_reg[25]_i_4__2_n_0\
    );
\celda_reg[25]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(23),
      I1 => izquierdo_reg(23),
      I2 => superior_reg(23),
      I3 => \celda_reg[25]_i_13__2_n_0\,
      I4 => derecho_reg(23),
      O => \celda_reg[25]_i_5__2_n_0\
    );
\celda_reg[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_2__2_n_0\,
      I1 => superior_reg(27),
      I2 => izquierdo_reg(27),
      I3 => inferior_reg(27),
      I4 => derecho_reg(27),
      I5 => \celda_reg[29]_i_11__2_n_0\,
      O => \celda_reg[25]_i_6_n_0\
    );
\celda_reg[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_3__2_n_0\,
      I1 => superior_reg(26),
      I2 => izquierdo_reg(26),
      I3 => inferior_reg(26),
      I4 => derecho_reg(26),
      I5 => \celda_reg[25]_i_10__2_n_0\,
      O => \celda_reg[25]_i_7_n_0\
    );
\celda_reg[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_4__2_n_0\,
      I1 => superior_reg(25),
      I2 => izquierdo_reg(25),
      I3 => inferior_reg(25),
      I4 => derecho_reg(25),
      I5 => \celda_reg[25]_i_11__2_n_0\,
      O => \celda_reg[25]_i_8_n_0\
    );
\celda_reg[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_5__2_n_0\,
      I1 => superior_reg(24),
      I2 => izquierdo_reg(24),
      I3 => inferior_reg(24),
      I4 => derecho_reg(24),
      I5 => \celda_reg[25]_i_12__2_n_0\,
      O => \celda_reg[25]_i_9_n_0\
    );
\celda_reg[29]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(27),
      I1 => izquierdo_reg(27),
      I2 => inferior_reg(27),
      O => \celda_reg[29]_i_10__2_n_0\
    );
\celda_reg[29]_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(26),
      I1 => superior_reg(26),
      I2 => inferior_reg(26),
      O => \celda_reg[29]_i_11__2_n_0\
    );
\celda_reg[29]_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(29),
      I1 => izquierdo_reg(29),
      I2 => superior_reg(29),
      O => \celda_reg[29]_i_12__2_n_0\
    );
\celda_reg[29]_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(31),
      I1 => izquierdo_reg(31),
      I2 => inferior_reg(31),
      I3 => derecho_reg(31),
      O => \celda_reg[29]_i_13__2_n_0\
    );
\celda_reg[29]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(29),
      I1 => izquierdo_reg(29),
      I2 => superior_reg(29),
      I3 => \celda_reg[29]_i_9__2_n_0\,
      I4 => derecho_reg(29),
      O => \celda_reg[29]_i_2__2_n_0\
    );
\celda_reg[29]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(28),
      I1 => izquierdo_reg(28),
      I2 => superior_reg(28),
      I3 => \celda_reg[29]_i_10__2_n_0\,
      I4 => derecho_reg(28),
      O => \celda_reg[29]_i_3__2_n_0\
    );
\celda_reg[29]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(27),
      I1 => izquierdo_reg(27),
      I2 => superior_reg(27),
      I3 => \celda_reg[29]_i_11__2_n_0\,
      I4 => derecho_reg(27),
      O => \celda_reg[29]_i_4__2_n_0\
    );
\celda_reg[29]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => derecho_reg(30),
      I1 => \celda_reg[29]_i_12__2_n_0\,
      I2 => \celda_reg[29]_i_13__2_n_0\,
      I3 => superior_reg(30),
      I4 => inferior_reg(30),
      I5 => izquierdo_reg(30),
      O => \celda_reg[29]_i_5__2_n_0\
    );
\celda_reg[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_2__2_n_0\,
      I1 => superior_reg(30),
      I2 => izquierdo_reg(30),
      I3 => inferior_reg(30),
      I4 => derecho_reg(30),
      I5 => \celda_reg[29]_i_12__2_n_0\,
      O => \celda_reg[29]_i_6_n_0\
    );
\celda_reg[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_3__2_n_0\,
      I1 => superior_reg(29),
      I2 => izquierdo_reg(29),
      I3 => inferior_reg(29),
      I4 => derecho_reg(29),
      I5 => \celda_reg[29]_i_9__2_n_0\,
      O => \celda_reg[29]_i_7_n_0\
    );
\celda_reg[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_4__2_n_0\,
      I1 => superior_reg(28),
      I2 => izquierdo_reg(28),
      I3 => inferior_reg(28),
      I4 => derecho_reg(28),
      I5 => \celda_reg[29]_i_10__2_n_0\,
      O => \celda_reg[29]_i_8_n_0\
    );
\celda_reg[29]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(28),
      I1 => superior_reg(28),
      I2 => inferior_reg(28),
      O => \celda_reg[29]_i_9__2_n_0\
    );
\celda_reg[5]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(6),
      I1 => izquierdo_reg(6),
      I2 => superior_reg(6),
      O => \celda_reg[5]_i_10__2_n_0\
    );
\celda_reg[5]_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(5),
      I1 => izquierdo_reg(5),
      I2 => superior_reg(5),
      O => \celda_reg[5]_i_11__2_n_0\
    );
\celda_reg[5]_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(3),
      I1 => izquierdo_reg(3),
      I2 => superior_reg(3),
      O => \celda_reg[5]_i_12__2_n_0\
    );
\celda_reg[5]_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(2),
      I1 => superior_reg(2),
      I2 => inferior_reg(2),
      O => \celda_reg[5]_i_13__2_n_0\
    );
\celda_reg[5]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(6),
      I1 => superior_reg(5),
      I2 => izquierdo_reg(5),
      I3 => inferior_reg(5),
      I4 => \celda_reg[5]_i_10__2_n_0\,
      O => \celda_reg[5]_i_2__2_n_0\
    );
\celda_reg[5]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(5),
      I1 => izquierdo_reg(4),
      I2 => superior_reg(4),
      I3 => inferior_reg(4),
      I4 => \celda_reg[5]_i_11__2_n_0\,
      O => \celda_reg[5]_i_3__2_n_0\
    );
\celda_reg[5]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(4),
      I1 => izquierdo_reg(4),
      I2 => superior_reg(4),
      I3 => \celda_reg[5]_i_12__2_n_0\,
      I4 => derecho_reg(4),
      O => \celda_reg[5]_i_4__2_n_0\
    );
\celda_reg[5]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(3),
      I1 => izquierdo_reg(3),
      I2 => superior_reg(3),
      I3 => \celda_reg[5]_i_13__2_n_0\,
      I4 => derecho_reg(3),
      O => \celda_reg[5]_i_5__2_n_0\
    );
\celda_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_2__2_n_0\,
      I1 => \celda_reg[9]_i_13__2_n_0\,
      I2 => derecho_reg(7),
      I3 => inferior_reg(6),
      I4 => superior_reg(6),
      I5 => izquierdo_reg(6),
      O => \celda_reg[5]_i_6_n_0\
    );
\celda_reg[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_3__2_n_0\,
      I1 => \celda_reg[5]_i_10__2_n_0\,
      I2 => derecho_reg(6),
      I3 => inferior_reg(5),
      I4 => izquierdo_reg(5),
      I5 => superior_reg(5),
      O => \celda_reg[5]_i_7_n_0\
    );
\celda_reg[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_4__2_n_0\,
      I1 => \celda_reg[5]_i_11__2_n_0\,
      I2 => derecho_reg(5),
      I3 => inferior_reg(4),
      I4 => superior_reg(4),
      I5 => izquierdo_reg(4),
      O => \celda_reg[5]_i_8_n_0\
    );
\celda_reg[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[5]_i_5__2_n_0\,
      I1 => superior_reg(4),
      I2 => izquierdo_reg(4),
      I3 => inferior_reg(4),
      I4 => derecho_reg(4),
      I5 => \celda_reg[5]_i_12__2_n_0\,
      O => \celda_reg[5]_i_9_n_0\
    );
\celda_reg[9]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(10),
      I1 => izquierdo_reg(10),
      I2 => superior_reg(10),
      O => \celda_reg[9]_i_10__2_n_0\
    );
\celda_reg[9]_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(9),
      I1 => izquierdo_reg(9),
      I2 => superior_reg(9),
      O => \celda_reg[9]_i_11__2_n_0\
    );
\celda_reg[9]_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(8),
      I1 => izquierdo_reg(8),
      I2 => superior_reg(8),
      O => \celda_reg[9]_i_12__2_n_0\
    );
\celda_reg[9]_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(7),
      I1 => izquierdo_reg(7),
      I2 => superior_reg(7),
      O => \celda_reg[9]_i_13__2_n_0\
    );
\celda_reg[9]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(10),
      I1 => superior_reg(9),
      I2 => izquierdo_reg(9),
      I3 => inferior_reg(9),
      I4 => \celda_reg[9]_i_10__2_n_0\,
      O => \celda_reg[9]_i_2__2_n_0\
    );
\celda_reg[9]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(9),
      I1 => izquierdo_reg(8),
      I2 => superior_reg(8),
      I3 => inferior_reg(8),
      I4 => \celda_reg[9]_i_11__2_n_0\,
      O => \celda_reg[9]_i_3__2_n_0\
    );
\celda_reg[9]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(8),
      I1 => superior_reg(7),
      I2 => izquierdo_reg(7),
      I3 => inferior_reg(7),
      I4 => \celda_reg[9]_i_12__2_n_0\,
      O => \celda_reg[9]_i_4__2_n_0\
    );
\celda_reg[9]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(7),
      I1 => izquierdo_reg(6),
      I2 => superior_reg(6),
      I3 => inferior_reg(6),
      I4 => \celda_reg[9]_i_13__2_n_0\,
      O => \celda_reg[9]_i_5__2_n_0\
    );
\celda_reg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[9]_i_2__2_n_0\,
      I1 => superior_reg(11),
      I2 => izquierdo_reg(11),
      I3 => inferior_reg(11),
      I4 => derecho_reg(11),
      I5 => \celda_reg[13]_i_13__2_n_0\,
      O => \celda_reg[9]_i_6_n_0\
    );
\celda_reg[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_3__2_n_0\,
      I1 => \celda_reg[9]_i_10__2_n_0\,
      I2 => derecho_reg(10),
      I3 => inferior_reg(9),
      I4 => izquierdo_reg(9),
      I5 => superior_reg(9),
      O => \celda_reg[9]_i_7_n_0\
    );
\celda_reg[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_4__2_n_0\,
      I1 => \celda_reg[9]_i_11__2_n_0\,
      I2 => derecho_reg(9),
      I3 => inferior_reg(8),
      I4 => superior_reg(8),
      I5 => izquierdo_reg(8),
      O => \celda_reg[9]_i_8_n_0\
    );
\celda_reg[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_5__2_n_0\,
      I1 => \celda_reg[9]_i_12__2_n_0\,
      I2 => derecho_reg(8),
      I3 => inferior_reg(7),
      I4 => izquierdo_reg(7),
      I5 => superior_reg(7),
      O => \celda_reg[9]_i_9_n_0\
    );
\celda_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(0),
      Q => Q(0),
      R => SR(0)
    );
\celda_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(10),
      Q => Q(10),
      R => SR(0)
    );
\celda_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(11),
      Q => Q(11),
      R => SR(0)
    );
\celda_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(12),
      Q => Q(12),
      R => SR(0)
    );
\celda_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(13),
      Q => Q(13),
      R => SR(0)
    );
\celda_reg_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[9]_i_1_n_0\,
      CO(3) => \celda_reg_reg[13]_i_1_n_0\,
      CO(2) => \celda_reg_reg[13]_i_1_n_1\,
      CO(1) => \celda_reg_reg[13]_i_1_n_2\,
      CO(0) => \celda_reg_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[13]_i_2__2_n_0\,
      DI(2) => \celda_reg[13]_i_3__2_n_0\,
      DI(1) => \celda_reg[13]_i_4__2_n_0\,
      DI(0) => \celda_reg[13]_i_5__2_n_0\,
      O(3 downto 0) => celda(13 downto 10),
      S(3) => \celda_reg[13]_i_6_n_0\,
      S(2) => \celda_reg[13]_i_7_n_0\,
      S(1) => \celda_reg[13]_i_8_n_0\,
      S(0) => \celda_reg[13]_i_9_n_0\
    );
\celda_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(14),
      Q => Q(14),
      R => SR(0)
    );
\celda_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(15),
      Q => Q(15),
      R => SR(0)
    );
\celda_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(16),
      Q => Q(16),
      R => SR(0)
    );
\celda_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(17),
      Q => Q(17),
      R => SR(0)
    );
\celda_reg_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[13]_i_1_n_0\,
      CO(3) => \celda_reg_reg[17]_i_1_n_0\,
      CO(2) => \celda_reg_reg[17]_i_1_n_1\,
      CO(1) => \celda_reg_reg[17]_i_1_n_2\,
      CO(0) => \celda_reg_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[17]_i_2__2_n_0\,
      DI(2) => \celda_reg[17]_i_3__2_n_0\,
      DI(1) => \celda_reg[17]_i_4__2_n_0\,
      DI(0) => \celda_reg[17]_i_5__2_n_0\,
      O(3 downto 0) => celda(17 downto 14),
      S(3) => \celda_reg[17]_i_6_n_0\,
      S(2) => \celda_reg[17]_i_7_n_0\,
      S(1) => \celda_reg[17]_i_8_n_0\,
      S(0) => \celda_reg[17]_i_9_n_0\
    );
\celda_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(18),
      Q => Q(18),
      R => SR(0)
    );
\celda_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(19),
      Q => Q(19),
      R => SR(0)
    );
\celda_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(1),
      Q => Q(1),
      R => SR(0)
    );
\celda_reg_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \celda_reg_reg[1]_i_1_n_0\,
      CO(2) => \celda_reg_reg[1]_i_1_n_1\,
      CO(1) => \celda_reg_reg[1]_i_1_n_2\,
      CO(0) => \celda_reg_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[1]_i_2__2_n_0\,
      DI(2) => \celda_reg[1]_i_3_n_0\,
      DI(1) => \celda_reg[1]_i_4_n_0\,
      DI(0) => derecho_reg(0),
      O(3 downto 2) => celda(1 downto 0),
      O(1 downto 0) => \NLW_celda_reg_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \celda_reg[1]_i_5_n_0\,
      S(2) => \celda_reg[1]_i_6_n_0\,
      S(1) => \celda_reg[1]_i_7_n_0\,
      S(0) => \celda_reg[1]_i_8_n_0\
    );
\celda_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(20),
      Q => Q(20),
      R => SR(0)
    );
\celda_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(21),
      Q => Q(21),
      R => SR(0)
    );
\celda_reg_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[17]_i_1_n_0\,
      CO(3) => \celda_reg_reg[21]_i_1_n_0\,
      CO(2) => \celda_reg_reg[21]_i_1_n_1\,
      CO(1) => \celda_reg_reg[21]_i_1_n_2\,
      CO(0) => \celda_reg_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[21]_i_2__2_n_0\,
      DI(2) => \celda_reg[21]_i_3__2_n_0\,
      DI(1) => \celda_reg[21]_i_4__2_n_0\,
      DI(0) => \celda_reg[21]_i_5__2_n_0\,
      O(3 downto 0) => celda(21 downto 18),
      S(3) => \celda_reg[21]_i_6_n_0\,
      S(2) => \celda_reg[21]_i_7_n_0\,
      S(1) => \celda_reg[21]_i_8_n_0\,
      S(0) => \celda_reg[21]_i_9_n_0\
    );
\celda_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(22),
      Q => Q(22),
      R => SR(0)
    );
\celda_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(23),
      Q => Q(23),
      R => SR(0)
    );
\celda_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(24),
      Q => Q(24),
      R => SR(0)
    );
\celda_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(25),
      Q => Q(25),
      R => SR(0)
    );
\celda_reg_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[21]_i_1_n_0\,
      CO(3) => \celda_reg_reg[25]_i_1_n_0\,
      CO(2) => \celda_reg_reg[25]_i_1_n_1\,
      CO(1) => \celda_reg_reg[25]_i_1_n_2\,
      CO(0) => \celda_reg_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[25]_i_2__2_n_0\,
      DI(2) => \celda_reg[25]_i_3__2_n_0\,
      DI(1) => \celda_reg[25]_i_4__2_n_0\,
      DI(0) => \celda_reg[25]_i_5__2_n_0\,
      O(3 downto 0) => celda(25 downto 22),
      S(3) => \celda_reg[25]_i_6_n_0\,
      S(2) => \celda_reg[25]_i_7_n_0\,
      S(1) => \celda_reg[25]_i_8_n_0\,
      S(0) => \celda_reg[25]_i_9_n_0\
    );
\celda_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(26),
      Q => Q(26),
      R => SR(0)
    );
\celda_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(27),
      Q => Q(27),
      R => SR(0)
    );
\celda_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(28),
      Q => Q(28),
      R => SR(0)
    );
\celda_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(29),
      Q => Q(29),
      R => SR(0)
    );
\celda_reg_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[25]_i_1_n_0\,
      CO(3) => \NLW_celda_reg_reg[29]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \celda_reg_reg[29]_i_1_n_1\,
      CO(1) => \celda_reg_reg[29]_i_1_n_2\,
      CO(0) => \celda_reg_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \celda_reg[29]_i_2__2_n_0\,
      DI(1) => \celda_reg[29]_i_3__2_n_0\,
      DI(0) => \celda_reg[29]_i_4__2_n_0\,
      O(3 downto 0) => celda(29 downto 26),
      S(3) => \celda_reg[29]_i_5__2_n_0\,
      S(2) => \celda_reg[29]_i_6_n_0\,
      S(1) => \celda_reg[29]_i_7_n_0\,
      S(0) => \celda_reg[29]_i_8_n_0\
    );
\celda_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(2),
      Q => Q(2),
      R => SR(0)
    );
\celda_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(3),
      Q => Q(3),
      R => SR(0)
    );
\celda_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(4),
      Q => Q(4),
      R => SR(0)
    );
\celda_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(5),
      Q => Q(5),
      R => SR(0)
    );
\celda_reg_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[1]_i_1_n_0\,
      CO(3) => \celda_reg_reg[5]_i_1_n_0\,
      CO(2) => \celda_reg_reg[5]_i_1_n_1\,
      CO(1) => \celda_reg_reg[5]_i_1_n_2\,
      CO(0) => \celda_reg_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[5]_i_2__2_n_0\,
      DI(2) => \celda_reg[5]_i_3__2_n_0\,
      DI(1) => \celda_reg[5]_i_4__2_n_0\,
      DI(0) => \celda_reg[5]_i_5__2_n_0\,
      O(3 downto 0) => celda(5 downto 2),
      S(3) => \celda_reg[5]_i_6_n_0\,
      S(2) => \celda_reg[5]_i_7_n_0\,
      S(1) => \celda_reg[5]_i_8_n_0\,
      S(0) => \celda_reg[5]_i_9_n_0\
    );
\celda_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(6),
      Q => Q(6),
      R => SR(0)
    );
\celda_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(7),
      Q => Q(7),
      R => SR(0)
    );
\celda_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(8),
      Q => Q(8),
      R => SR(0)
    );
\celda_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(9),
      Q => Q(9),
      R => SR(0)
    );
\celda_reg_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[5]_i_1_n_0\,
      CO(3) => \celda_reg_reg[9]_i_1_n_0\,
      CO(2) => \celda_reg_reg[9]_i_1_n_1\,
      CO(1) => \celda_reg_reg[9]_i_1_n_2\,
      CO(0) => \celda_reg_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[9]_i_2__2_n_0\,
      DI(2) => \celda_reg[9]_i_3__2_n_0\,
      DI(1) => \celda_reg[9]_i_4__2_n_0\,
      DI(0) => \celda_reg[9]_i_5__2_n_0\,
      O(3 downto 0) => celda(9 downto 6),
      S(3) => \celda_reg[9]_i_6_n_0\,
      S(2) => \celda_reg[9]_i_7_n_0\,
      S(1) => \celda_reg[9]_i_8_n_0\,
      S(0) => \celda_reg[9]_i_9_n_0\
    );
\derecho_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(0),
      Q => derecho_reg(0),
      R => SR(0)
    );
\derecho_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(10),
      Q => derecho_reg(10),
      R => SR(0)
    );
\derecho_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(11),
      Q => derecho_reg(11),
      R => SR(0)
    );
\derecho_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(12),
      Q => derecho_reg(12),
      R => SR(0)
    );
\derecho_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(13),
      Q => derecho_reg(13),
      R => SR(0)
    );
\derecho_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(14),
      Q => derecho_reg(14),
      R => SR(0)
    );
\derecho_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(15),
      Q => derecho_reg(15),
      R => SR(0)
    );
\derecho_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(16),
      Q => derecho_reg(16),
      R => SR(0)
    );
\derecho_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(17),
      Q => derecho_reg(17),
      R => SR(0)
    );
\derecho_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(18),
      Q => derecho_reg(18),
      R => SR(0)
    );
\derecho_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(19),
      Q => derecho_reg(19),
      R => SR(0)
    );
\derecho_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(1),
      Q => derecho_reg(1),
      R => SR(0)
    );
\derecho_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(20),
      Q => derecho_reg(20),
      R => SR(0)
    );
\derecho_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(21),
      Q => derecho_reg(21),
      R => SR(0)
    );
\derecho_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(22),
      Q => derecho_reg(22),
      R => SR(0)
    );
\derecho_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(23),
      Q => derecho_reg(23),
      R => SR(0)
    );
\derecho_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(24),
      Q => derecho_reg(24),
      R => SR(0)
    );
\derecho_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(25),
      Q => derecho_reg(25),
      R => SR(0)
    );
\derecho_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(26),
      Q => derecho_reg(26),
      R => SR(0)
    );
\derecho_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(27),
      Q => derecho_reg(27),
      R => SR(0)
    );
\derecho_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(28),
      Q => derecho_reg(28),
      R => SR(0)
    );
\derecho_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(29),
      Q => derecho_reg(29),
      R => SR(0)
    );
\derecho_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(2),
      Q => derecho_reg(2),
      R => SR(0)
    );
\derecho_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(30),
      Q => derecho_reg(30),
      R => SR(0)
    );
\derecho_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(31),
      Q => derecho_reg(31),
      R => SR(0)
    );
\derecho_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(3),
      Q => derecho_reg(3),
      R => SR(0)
    );
\derecho_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(4),
      Q => derecho_reg(4),
      R => SR(0)
    );
\derecho_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(5),
      Q => derecho_reg(5),
      R => SR(0)
    );
\derecho_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(6),
      Q => derecho_reg(6),
      R => SR(0)
    );
\derecho_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(7),
      Q => derecho_reg(7),
      R => SR(0)
    );
\derecho_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(8),
      Q => derecho_reg(8),
      R => SR(0)
    );
\derecho_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[3][31]\(9),
      Q => derecho_reg(9),
      R => SR(0)
    );
\inferior_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(0),
      Q => inferior_reg(0),
      R => SR(0)
    );
\inferior_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(10),
      Q => inferior_reg(10),
      R => SR(0)
    );
\inferior_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(11),
      Q => inferior_reg(11),
      R => SR(0)
    );
\inferior_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(12),
      Q => inferior_reg(12),
      R => SR(0)
    );
\inferior_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(13),
      Q => inferior_reg(13),
      R => SR(0)
    );
\inferior_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(14),
      Q => inferior_reg(14),
      R => SR(0)
    );
\inferior_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(15),
      Q => inferior_reg(15),
      R => SR(0)
    );
\inferior_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(16),
      Q => inferior_reg(16),
      R => SR(0)
    );
\inferior_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(17),
      Q => inferior_reg(17),
      R => SR(0)
    );
\inferior_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(18),
      Q => inferior_reg(18),
      R => SR(0)
    );
\inferior_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(19),
      Q => inferior_reg(19),
      R => SR(0)
    );
\inferior_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(1),
      Q => inferior_reg(1),
      R => SR(0)
    );
\inferior_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(20),
      Q => inferior_reg(20),
      R => SR(0)
    );
\inferior_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(21),
      Q => inferior_reg(21),
      R => SR(0)
    );
\inferior_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(22),
      Q => inferior_reg(22),
      R => SR(0)
    );
\inferior_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(23),
      Q => inferior_reg(23),
      R => SR(0)
    );
\inferior_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(24),
      Q => inferior_reg(24),
      R => SR(0)
    );
\inferior_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(25),
      Q => inferior_reg(25),
      R => SR(0)
    );
\inferior_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(26),
      Q => inferior_reg(26),
      R => SR(0)
    );
\inferior_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(27),
      Q => inferior_reg(27),
      R => SR(0)
    );
\inferior_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(28),
      Q => inferior_reg(28),
      R => SR(0)
    );
\inferior_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(29),
      Q => inferior_reg(29),
      R => SR(0)
    );
\inferior_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(2),
      Q => inferior_reg(2),
      R => SR(0)
    );
\inferior_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(30),
      Q => inferior_reg(30),
      R => SR(0)
    );
\inferior_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(31),
      Q => inferior_reg(31),
      R => SR(0)
    );
\inferior_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(3),
      Q => inferior_reg(3),
      R => SR(0)
    );
\inferior_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(4),
      Q => inferior_reg(4),
      R => SR(0)
    );
\inferior_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(5),
      Q => inferior_reg(5),
      R => SR(0)
    );
\inferior_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(6),
      Q => inferior_reg(6),
      R => SR(0)
    );
\inferior_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(7),
      Q => inferior_reg(7),
      R => SR(0)
    );
\inferior_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(8),
      Q => inferior_reg(8),
      R => SR(0)
    );
\inferior_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[3][31]\(9),
      Q => inferior_reg(9),
      R => SR(0)
    );
\izquierdo_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => izquierdo_reg(0),
      R => SR(0)
    );
\izquierdo_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(10),
      Q => izquierdo_reg(10),
      R => SR(0)
    );
\izquierdo_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(11),
      Q => izquierdo_reg(11),
      R => SR(0)
    );
\izquierdo_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(12),
      Q => izquierdo_reg(12),
      R => SR(0)
    );
\izquierdo_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(13),
      Q => izquierdo_reg(13),
      R => SR(0)
    );
\izquierdo_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(14),
      Q => izquierdo_reg(14),
      R => SR(0)
    );
\izquierdo_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(15),
      Q => izquierdo_reg(15),
      R => SR(0)
    );
\izquierdo_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(16),
      Q => izquierdo_reg(16),
      R => SR(0)
    );
\izquierdo_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(17),
      Q => izquierdo_reg(17),
      R => SR(0)
    );
\izquierdo_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(18),
      Q => izquierdo_reg(18),
      R => SR(0)
    );
\izquierdo_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(19),
      Q => izquierdo_reg(19),
      R => SR(0)
    );
\izquierdo_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => izquierdo_reg(1),
      R => SR(0)
    );
\izquierdo_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(20),
      Q => izquierdo_reg(20),
      R => SR(0)
    );
\izquierdo_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(21),
      Q => izquierdo_reg(21),
      R => SR(0)
    );
\izquierdo_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(22),
      Q => izquierdo_reg(22),
      R => SR(0)
    );
\izquierdo_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(23),
      Q => izquierdo_reg(23),
      R => SR(0)
    );
\izquierdo_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(24),
      Q => izquierdo_reg(24),
      R => SR(0)
    );
\izquierdo_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(25),
      Q => izquierdo_reg(25),
      R => SR(0)
    );
\izquierdo_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(26),
      Q => izquierdo_reg(26),
      R => SR(0)
    );
\izquierdo_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(27),
      Q => izquierdo_reg(27),
      R => SR(0)
    );
\izquierdo_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(28),
      Q => izquierdo_reg(28),
      R => SR(0)
    );
\izquierdo_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(29),
      Q => izquierdo_reg(29),
      R => SR(0)
    );
\izquierdo_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => izquierdo_reg(2),
      R => SR(0)
    );
\izquierdo_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(30),
      Q => izquierdo_reg(30),
      R => SR(0)
    );
\izquierdo_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(31),
      Q => izquierdo_reg(31),
      R => SR(0)
    );
\izquierdo_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => izquierdo_reg(3),
      R => SR(0)
    );
\izquierdo_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(4),
      Q => izquierdo_reg(4),
      R => SR(0)
    );
\izquierdo_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(5),
      Q => izquierdo_reg(5),
      R => SR(0)
    );
\izquierdo_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(6),
      Q => izquierdo_reg(6),
      R => SR(0)
    );
\izquierdo_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(7),
      Q => izquierdo_reg(7),
      R => SR(0)
    );
\izquierdo_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(8),
      Q => izquierdo_reg(8),
      R => SR(0)
    );
\izquierdo_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(9),
      Q => izquierdo_reg(9),
      R => SR(0)
    );
\superior_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(0),
      Q => superior_reg(0),
      R => SR(0)
    );
\superior_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(10),
      Q => superior_reg(10),
      R => SR(0)
    );
\superior_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(11),
      Q => superior_reg(11),
      R => SR(0)
    );
\superior_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(12),
      Q => superior_reg(12),
      R => SR(0)
    );
\superior_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(13),
      Q => superior_reg(13),
      R => SR(0)
    );
\superior_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(14),
      Q => superior_reg(14),
      R => SR(0)
    );
\superior_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(15),
      Q => superior_reg(15),
      R => SR(0)
    );
\superior_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(16),
      Q => superior_reg(16),
      R => SR(0)
    );
\superior_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(17),
      Q => superior_reg(17),
      R => SR(0)
    );
\superior_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(18),
      Q => superior_reg(18),
      R => SR(0)
    );
\superior_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(19),
      Q => superior_reg(19),
      R => SR(0)
    );
\superior_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(1),
      Q => superior_reg(1),
      R => SR(0)
    );
\superior_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(20),
      Q => superior_reg(20),
      R => SR(0)
    );
\superior_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(21),
      Q => superior_reg(21),
      R => SR(0)
    );
\superior_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(22),
      Q => superior_reg(22),
      R => SR(0)
    );
\superior_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(23),
      Q => superior_reg(23),
      R => SR(0)
    );
\superior_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(24),
      Q => superior_reg(24),
      R => SR(0)
    );
\superior_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(25),
      Q => superior_reg(25),
      R => SR(0)
    );
\superior_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(26),
      Q => superior_reg(26),
      R => SR(0)
    );
\superior_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(27),
      Q => superior_reg(27),
      R => SR(0)
    );
\superior_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(28),
      Q => superior_reg(28),
      R => SR(0)
    );
\superior_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(29),
      Q => superior_reg(29),
      R => SR(0)
    );
\superior_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(2),
      Q => superior_reg(2),
      R => SR(0)
    );
\superior_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(30),
      Q => superior_reg(30),
      R => SR(0)
    );
\superior_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(31),
      Q => superior_reg(31),
      R => SR(0)
    );
\superior_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(3),
      Q => superior_reg(3),
      R => SR(0)
    );
\superior_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(4),
      Q => superior_reg(4),
      R => SR(0)
    );
\superior_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(5),
      Q => superior_reg(5),
      R => SR(0)
    );
\superior_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(6),
      Q => superior_reg(6),
      R => SR(0)
    );
\superior_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(7),
      Q => superior_reg(7),
      R => SR(0)
    );
\superior_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(8),
      Q => superior_reg(8),
      R => SR(0)
    );
\superior_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[3][31]\(9),
      Q => superior_reg(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity calculoDeCelda_3 is
  port (
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    \in_tsuperior[4][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tinferior[4][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tderecha[4][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of calculoDeCelda_3 : entity is "calculoDeCelda";
end calculoDeCelda_3;

architecture STRUCTURE of calculoDeCelda_3 is
  signal celda : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \celda_reg[13]_i_10__3_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_11__3_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_12__3_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_13__3_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_2__3_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_3__3_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_4__3_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_5__3_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_10__3_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_11__3_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_12__3_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_13__3_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_2__3_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_3__3_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_4__3_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_5__3_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_10__3_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_9__3_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_10__3_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_11__3_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_12__3_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_13__3_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_2__3_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_3__3_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_4__3_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_5__3_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_10__3_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_11__3_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_12__3_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_13__3_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_2__3_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_3__3_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_4__3_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_5__3_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_10__3_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_11__3_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_12__3_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_13__3_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_2__3_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_3__3_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_4__3_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_5__3_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_9__3_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_10__3_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_11__3_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_12__3_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_13__3_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_2__3_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_3__3_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_4__3_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_5__3_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_10__3_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_11__3_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_12__3_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_13__3_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_2__3_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_3__3_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_4__3_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_5__3_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal derecho_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal inferior_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal izquierdo_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal superior_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_celda_reg_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_celda_reg_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \celda_reg[13]_i_13__3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \celda_reg[1]_i_10__3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \celda_reg[5]_i_13__3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \celda_reg[9]_i_10__3\ : label is "soft_lutpair9";
begin
\celda_reg[13]_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(13),
      I1 => inferior_reg(13),
      I2 => izquierdo_reg(13),
      O => \celda_reg[13]_i_10__3_n_0\
    );
\celda_reg[13]_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(12),
      I1 => superior_reg(12),
      I2 => izquierdo_reg(12),
      O => \celda_reg[13]_i_11__3_n_0\
    );
\celda_reg[13]_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(11),
      I1 => izquierdo_reg(11),
      I2 => inferior_reg(11),
      O => \celda_reg[13]_i_12__3_n_0\
    );
\celda_reg[13]_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(10),
      I1 => superior_reg(10),
      I2 => izquierdo_reg(10),
      O => \celda_reg[13]_i_13__3_n_0\
    );
\celda_reg[13]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(14),
      I1 => izquierdo_reg(14),
      I2 => superior_reg(14),
      I3 => \celda_reg[13]_i_10__3_n_0\,
      I4 => derecho_reg(14),
      O => \celda_reg[13]_i_2__3_n_0\
    );
\celda_reg[13]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(13),
      I1 => izquierdo_reg(13),
      I2 => superior_reg(13),
      I3 => \celda_reg[13]_i_11__3_n_0\,
      I4 => derecho_reg(13),
      O => \celda_reg[13]_i_3__3_n_0\
    );
\celda_reg[13]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(12),
      I1 => izquierdo_reg(12),
      I2 => superior_reg(12),
      I3 => \celda_reg[13]_i_12__3_n_0\,
      I4 => derecho_reg(12),
      O => \celda_reg[13]_i_4__3_n_0\
    );
\celda_reg[13]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(11),
      I1 => izquierdo_reg(11),
      I2 => superior_reg(11),
      I3 => \celda_reg[13]_i_13__3_n_0\,
      I4 => derecho_reg(11),
      O => \celda_reg[13]_i_5__3_n_0\
    );
\celda_reg[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_2__3_n_0\,
      I1 => superior_reg(15),
      I2 => izquierdo_reg(15),
      I3 => inferior_reg(15),
      I4 => derecho_reg(15),
      I5 => \celda_reg[17]_i_13__3_n_0\,
      O => \celda_reg[13]_i_6_n_0\
    );
\celda_reg[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_3__3_n_0\,
      I1 => superior_reg(14),
      I2 => izquierdo_reg(14),
      I3 => inferior_reg(14),
      I4 => derecho_reg(14),
      I5 => \celda_reg[13]_i_10__3_n_0\,
      O => \celda_reg[13]_i_7_n_0\
    );
\celda_reg[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_4__3_n_0\,
      I1 => superior_reg(13),
      I2 => izquierdo_reg(13),
      I3 => inferior_reg(13),
      I4 => derecho_reg(13),
      I5 => \celda_reg[13]_i_11__3_n_0\,
      O => \celda_reg[13]_i_8_n_0\
    );
\celda_reg[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_5__3_n_0\,
      I1 => superior_reg(12),
      I2 => izquierdo_reg(12),
      I3 => inferior_reg(12),
      I4 => derecho_reg(12),
      I5 => \celda_reg[13]_i_12__3_n_0\,
      O => \celda_reg[13]_i_9_n_0\
    );
\celda_reg[17]_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(17),
      I1 => izquierdo_reg(17),
      I2 => inferior_reg(17),
      O => \celda_reg[17]_i_10__3_n_0\
    );
\celda_reg[17]_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(16),
      I1 => inferior_reg(16),
      I2 => izquierdo_reg(16),
      O => \celda_reg[17]_i_11__3_n_0\
    );
\celda_reg[17]_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(15),
      I1 => superior_reg(15),
      I2 => izquierdo_reg(15),
      O => \celda_reg[17]_i_12__3_n_0\
    );
\celda_reg[17]_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(14),
      I1 => izquierdo_reg(14),
      I2 => inferior_reg(14),
      O => \celda_reg[17]_i_13__3_n_0\
    );
\celda_reg[17]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(18),
      I1 => izquierdo_reg(18),
      I2 => superior_reg(18),
      I3 => \celda_reg[17]_i_10__3_n_0\,
      I4 => derecho_reg(18),
      O => \celda_reg[17]_i_2__3_n_0\
    );
\celda_reg[17]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(17),
      I1 => izquierdo_reg(17),
      I2 => superior_reg(17),
      I3 => \celda_reg[17]_i_11__3_n_0\,
      I4 => derecho_reg(17),
      O => \celda_reg[17]_i_3__3_n_0\
    );
\celda_reg[17]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(16),
      I1 => izquierdo_reg(16),
      I2 => superior_reg(16),
      I3 => \celda_reg[17]_i_12__3_n_0\,
      I4 => derecho_reg(16),
      O => \celda_reg[17]_i_4__3_n_0\
    );
\celda_reg[17]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(15),
      I1 => izquierdo_reg(15),
      I2 => superior_reg(15),
      I3 => \celda_reg[17]_i_13__3_n_0\,
      I4 => derecho_reg(15),
      O => \celda_reg[17]_i_5__3_n_0\
    );
\celda_reg[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_2__3_n_0\,
      I1 => superior_reg(19),
      I2 => izquierdo_reg(19),
      I3 => inferior_reg(19),
      I4 => derecho_reg(19),
      I5 => \celda_reg[21]_i_13__3_n_0\,
      O => \celda_reg[17]_i_6_n_0\
    );
\celda_reg[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_3__3_n_0\,
      I1 => superior_reg(18),
      I2 => izquierdo_reg(18),
      I3 => inferior_reg(18),
      I4 => derecho_reg(18),
      I5 => \celda_reg[17]_i_10__3_n_0\,
      O => \celda_reg[17]_i_7_n_0\
    );
\celda_reg[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_4__3_n_0\,
      I1 => superior_reg(17),
      I2 => izquierdo_reg(17),
      I3 => inferior_reg(17),
      I4 => derecho_reg(17),
      I5 => \celda_reg[17]_i_11__3_n_0\,
      O => \celda_reg[17]_i_8_n_0\
    );
\celda_reg[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_5__3_n_0\,
      I1 => superior_reg(16),
      I2 => izquierdo_reg(16),
      I3 => inferior_reg(16),
      I4 => derecho_reg(16),
      I5 => \celda_reg[17]_i_12__3_n_0\,
      O => \celda_reg[17]_i_9_n_0\
    );
\celda_reg[1]_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(2),
      I1 => izquierdo_reg(2),
      I2 => superior_reg(2),
      O => \celda_reg[1]_i_10__3_n_0\
    );
\celda_reg[1]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(2),
      I1 => izquierdo_reg(2),
      I2 => superior_reg(2),
      I3 => \celda_reg[1]_i_9__3_n_0\,
      I4 => derecho_reg(2),
      O => \celda_reg[1]_i_2__3_n_0\
    );
\celda_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \celda_reg[1]_i_9__3_n_0\,
      I1 => derecho_reg(2),
      I2 => inferior_reg(2),
      I3 => izquierdo_reg(2),
      I4 => superior_reg(2),
      O => \celda_reg[1]_i_3_n_0\
    );
\celda_reg[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(1),
      I1 => izquierdo_reg(1),
      I2 => inferior_reg(1),
      I3 => derecho_reg(1),
      O => \celda_reg[1]_i_4_n_0\
    );
\celda_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[1]_i_2__3_n_0\,
      I1 => superior_reg(3),
      I2 => izquierdo_reg(3),
      I3 => inferior_reg(3),
      I4 => derecho_reg(3),
      I5 => \celda_reg[5]_i_13__3_n_0\,
      O => \celda_reg[1]_i_5_n_0\
    );
\celda_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \celda_reg[1]_i_10__3_n_0\,
      I1 => derecho_reg(2),
      I2 => derecho_reg(1),
      I3 => inferior_reg(1),
      I4 => izquierdo_reg(1),
      I5 => superior_reg(1),
      O => \celda_reg[1]_i_6_n_0\
    );
\celda_reg[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \celda_reg[1]_i_4_n_0\,
      I1 => inferior_reg(0),
      I2 => superior_reg(0),
      I3 => izquierdo_reg(0),
      O => \celda_reg[1]_i_7_n_0\
    );
\celda_reg[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(0),
      I1 => izquierdo_reg(0),
      I2 => inferior_reg(0),
      I3 => derecho_reg(0),
      O => \celda_reg[1]_i_8_n_0\
    );
\celda_reg[1]_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(1),
      I1 => izquierdo_reg(1),
      I2 => superior_reg(1),
      O => \celda_reg[1]_i_9__3_n_0\
    );
\celda_reg[21]_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(21),
      I1 => izquierdo_reg(21),
      I2 => inferior_reg(21),
      O => \celda_reg[21]_i_10__3_n_0\
    );
\celda_reg[21]_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(20),
      I1 => superior_reg(20),
      I2 => izquierdo_reg(20),
      O => \celda_reg[21]_i_11__3_n_0\
    );
\celda_reg[21]_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(19),
      I1 => izquierdo_reg(19),
      I2 => inferior_reg(19),
      O => \celda_reg[21]_i_12__3_n_0\
    );
\celda_reg[21]_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(18),
      I1 => superior_reg(18),
      I2 => izquierdo_reg(18),
      O => \celda_reg[21]_i_13__3_n_0\
    );
\celda_reg[21]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(22),
      I1 => izquierdo_reg(22),
      I2 => superior_reg(22),
      I3 => \celda_reg[21]_i_10__3_n_0\,
      I4 => derecho_reg(22),
      O => \celda_reg[21]_i_2__3_n_0\
    );
\celda_reg[21]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(21),
      I1 => izquierdo_reg(21),
      I2 => superior_reg(21),
      I3 => \celda_reg[21]_i_11__3_n_0\,
      I4 => derecho_reg(21),
      O => \celda_reg[21]_i_3__3_n_0\
    );
\celda_reg[21]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(20),
      I1 => izquierdo_reg(20),
      I2 => superior_reg(20),
      I3 => \celda_reg[21]_i_12__3_n_0\,
      I4 => derecho_reg(20),
      O => \celda_reg[21]_i_4__3_n_0\
    );
\celda_reg[21]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(19),
      I1 => izquierdo_reg(19),
      I2 => superior_reg(19),
      I3 => \celda_reg[21]_i_13__3_n_0\,
      I4 => derecho_reg(19),
      O => \celda_reg[21]_i_5__3_n_0\
    );
\celda_reg[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_2__3_n_0\,
      I1 => superior_reg(23),
      I2 => izquierdo_reg(23),
      I3 => inferior_reg(23),
      I4 => derecho_reg(23),
      I5 => \celda_reg[25]_i_13__3_n_0\,
      O => \celda_reg[21]_i_6_n_0\
    );
\celda_reg[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_3__3_n_0\,
      I1 => superior_reg(22),
      I2 => izquierdo_reg(22),
      I3 => inferior_reg(22),
      I4 => derecho_reg(22),
      I5 => \celda_reg[21]_i_10__3_n_0\,
      O => \celda_reg[21]_i_7_n_0\
    );
\celda_reg[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_4__3_n_0\,
      I1 => superior_reg(21),
      I2 => izquierdo_reg(21),
      I3 => inferior_reg(21),
      I4 => derecho_reg(21),
      I5 => \celda_reg[21]_i_11__3_n_0\,
      O => \celda_reg[21]_i_8_n_0\
    );
\celda_reg[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_5__3_n_0\,
      I1 => superior_reg(20),
      I2 => izquierdo_reg(20),
      I3 => inferior_reg(20),
      I4 => derecho_reg(20),
      I5 => \celda_reg[21]_i_12__3_n_0\,
      O => \celda_reg[21]_i_9_n_0\
    );
\celda_reg[25]_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(25),
      I1 => izquierdo_reg(25),
      I2 => inferior_reg(25),
      O => \celda_reg[25]_i_10__3_n_0\
    );
\celda_reg[25]_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(24),
      I1 => superior_reg(24),
      I2 => izquierdo_reg(24),
      O => \celda_reg[25]_i_11__3_n_0\
    );
\celda_reg[25]_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(23),
      I1 => izquierdo_reg(23),
      I2 => inferior_reg(23),
      O => \celda_reg[25]_i_12__3_n_0\
    );
\celda_reg[25]_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(22),
      I1 => superior_reg(22),
      I2 => inferior_reg(22),
      O => \celda_reg[25]_i_13__3_n_0\
    );
\celda_reg[25]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(26),
      I1 => izquierdo_reg(26),
      I2 => superior_reg(26),
      I3 => \celda_reg[25]_i_10__3_n_0\,
      I4 => derecho_reg(26),
      O => \celda_reg[25]_i_2__3_n_0\
    );
\celda_reg[25]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(25),
      I1 => izquierdo_reg(25),
      I2 => superior_reg(25),
      I3 => \celda_reg[25]_i_11__3_n_0\,
      I4 => derecho_reg(25),
      O => \celda_reg[25]_i_3__3_n_0\
    );
\celda_reg[25]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(24),
      I1 => izquierdo_reg(24),
      I2 => superior_reg(24),
      I3 => \celda_reg[25]_i_12__3_n_0\,
      I4 => derecho_reg(24),
      O => \celda_reg[25]_i_4__3_n_0\
    );
\celda_reg[25]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(23),
      I1 => izquierdo_reg(23),
      I2 => superior_reg(23),
      I3 => \celda_reg[25]_i_13__3_n_0\,
      I4 => derecho_reg(23),
      O => \celda_reg[25]_i_5__3_n_0\
    );
\celda_reg[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_2__3_n_0\,
      I1 => superior_reg(27),
      I2 => izquierdo_reg(27),
      I3 => inferior_reg(27),
      I4 => derecho_reg(27),
      I5 => \celda_reg[29]_i_11__3_n_0\,
      O => \celda_reg[25]_i_6_n_0\
    );
\celda_reg[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_3__3_n_0\,
      I1 => superior_reg(26),
      I2 => izquierdo_reg(26),
      I3 => inferior_reg(26),
      I4 => derecho_reg(26),
      I5 => \celda_reg[25]_i_10__3_n_0\,
      O => \celda_reg[25]_i_7_n_0\
    );
\celda_reg[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_4__3_n_0\,
      I1 => superior_reg(25),
      I2 => izquierdo_reg(25),
      I3 => inferior_reg(25),
      I4 => derecho_reg(25),
      I5 => \celda_reg[25]_i_11__3_n_0\,
      O => \celda_reg[25]_i_8_n_0\
    );
\celda_reg[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_5__3_n_0\,
      I1 => superior_reg(24),
      I2 => izquierdo_reg(24),
      I3 => inferior_reg(24),
      I4 => derecho_reg(24),
      I5 => \celda_reg[25]_i_12__3_n_0\,
      O => \celda_reg[25]_i_9_n_0\
    );
\celda_reg[29]_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(27),
      I1 => izquierdo_reg(27),
      I2 => inferior_reg(27),
      O => \celda_reg[29]_i_10__3_n_0\
    );
\celda_reg[29]_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(26),
      I1 => superior_reg(26),
      I2 => inferior_reg(26),
      O => \celda_reg[29]_i_11__3_n_0\
    );
\celda_reg[29]_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(29),
      I1 => izquierdo_reg(29),
      I2 => superior_reg(29),
      O => \celda_reg[29]_i_12__3_n_0\
    );
\celda_reg[29]_i_13__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(31),
      I1 => izquierdo_reg(31),
      I2 => inferior_reg(31),
      I3 => derecho_reg(31),
      O => \celda_reg[29]_i_13__3_n_0\
    );
\celda_reg[29]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(29),
      I1 => izquierdo_reg(29),
      I2 => superior_reg(29),
      I3 => \celda_reg[29]_i_9__3_n_0\,
      I4 => derecho_reg(29),
      O => \celda_reg[29]_i_2__3_n_0\
    );
\celda_reg[29]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(28),
      I1 => izquierdo_reg(28),
      I2 => superior_reg(28),
      I3 => \celda_reg[29]_i_10__3_n_0\,
      I4 => derecho_reg(28),
      O => \celda_reg[29]_i_3__3_n_0\
    );
\celda_reg[29]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(27),
      I1 => izquierdo_reg(27),
      I2 => superior_reg(27),
      I3 => \celda_reg[29]_i_11__3_n_0\,
      I4 => derecho_reg(27),
      O => \celda_reg[29]_i_4__3_n_0\
    );
\celda_reg[29]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => derecho_reg(30),
      I1 => \celda_reg[29]_i_12__3_n_0\,
      I2 => \celda_reg[29]_i_13__3_n_0\,
      I3 => superior_reg(30),
      I4 => inferior_reg(30),
      I5 => izquierdo_reg(30),
      O => \celda_reg[29]_i_5__3_n_0\
    );
\celda_reg[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_2__3_n_0\,
      I1 => superior_reg(30),
      I2 => izquierdo_reg(30),
      I3 => inferior_reg(30),
      I4 => derecho_reg(30),
      I5 => \celda_reg[29]_i_12__3_n_0\,
      O => \celda_reg[29]_i_6_n_0\
    );
\celda_reg[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_3__3_n_0\,
      I1 => superior_reg(29),
      I2 => izquierdo_reg(29),
      I3 => inferior_reg(29),
      I4 => derecho_reg(29),
      I5 => \celda_reg[29]_i_9__3_n_0\,
      O => \celda_reg[29]_i_7_n_0\
    );
\celda_reg[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_4__3_n_0\,
      I1 => superior_reg(28),
      I2 => izquierdo_reg(28),
      I3 => inferior_reg(28),
      I4 => derecho_reg(28),
      I5 => \celda_reg[29]_i_10__3_n_0\,
      O => \celda_reg[29]_i_8_n_0\
    );
\celda_reg[29]_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(28),
      I1 => superior_reg(28),
      I2 => inferior_reg(28),
      O => \celda_reg[29]_i_9__3_n_0\
    );
\celda_reg[5]_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(6),
      I1 => izquierdo_reg(6),
      I2 => superior_reg(6),
      O => \celda_reg[5]_i_10__3_n_0\
    );
\celda_reg[5]_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(5),
      I1 => izquierdo_reg(5),
      I2 => superior_reg(5),
      O => \celda_reg[5]_i_11__3_n_0\
    );
\celda_reg[5]_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(3),
      I1 => izquierdo_reg(3),
      I2 => superior_reg(3),
      O => \celda_reg[5]_i_12__3_n_0\
    );
\celda_reg[5]_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(2),
      I1 => superior_reg(2),
      I2 => inferior_reg(2),
      O => \celda_reg[5]_i_13__3_n_0\
    );
\celda_reg[5]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(6),
      I1 => superior_reg(5),
      I2 => izquierdo_reg(5),
      I3 => inferior_reg(5),
      I4 => \celda_reg[5]_i_10__3_n_0\,
      O => \celda_reg[5]_i_2__3_n_0\
    );
\celda_reg[5]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(5),
      I1 => izquierdo_reg(4),
      I2 => superior_reg(4),
      I3 => inferior_reg(4),
      I4 => \celda_reg[5]_i_11__3_n_0\,
      O => \celda_reg[5]_i_3__3_n_0\
    );
\celda_reg[5]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(4),
      I1 => izquierdo_reg(4),
      I2 => superior_reg(4),
      I3 => \celda_reg[5]_i_12__3_n_0\,
      I4 => derecho_reg(4),
      O => \celda_reg[5]_i_4__3_n_0\
    );
\celda_reg[5]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(3),
      I1 => izquierdo_reg(3),
      I2 => superior_reg(3),
      I3 => \celda_reg[5]_i_13__3_n_0\,
      I4 => derecho_reg(3),
      O => \celda_reg[5]_i_5__3_n_0\
    );
\celda_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_2__3_n_0\,
      I1 => \celda_reg[9]_i_13__3_n_0\,
      I2 => derecho_reg(7),
      I3 => inferior_reg(6),
      I4 => superior_reg(6),
      I5 => izquierdo_reg(6),
      O => \celda_reg[5]_i_6_n_0\
    );
\celda_reg[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_3__3_n_0\,
      I1 => \celda_reg[5]_i_10__3_n_0\,
      I2 => derecho_reg(6),
      I3 => inferior_reg(5),
      I4 => izquierdo_reg(5),
      I5 => superior_reg(5),
      O => \celda_reg[5]_i_7_n_0\
    );
\celda_reg[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_4__3_n_0\,
      I1 => \celda_reg[5]_i_11__3_n_0\,
      I2 => derecho_reg(5),
      I3 => inferior_reg(4),
      I4 => superior_reg(4),
      I5 => izquierdo_reg(4),
      O => \celda_reg[5]_i_8_n_0\
    );
\celda_reg[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[5]_i_5__3_n_0\,
      I1 => superior_reg(4),
      I2 => izquierdo_reg(4),
      I3 => inferior_reg(4),
      I4 => derecho_reg(4),
      I5 => \celda_reg[5]_i_12__3_n_0\,
      O => \celda_reg[5]_i_9_n_0\
    );
\celda_reg[9]_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(10),
      I1 => izquierdo_reg(10),
      I2 => superior_reg(10),
      O => \celda_reg[9]_i_10__3_n_0\
    );
\celda_reg[9]_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(9),
      I1 => izquierdo_reg(9),
      I2 => superior_reg(9),
      O => \celda_reg[9]_i_11__3_n_0\
    );
\celda_reg[9]_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(8),
      I1 => izquierdo_reg(8),
      I2 => superior_reg(8),
      O => \celda_reg[9]_i_12__3_n_0\
    );
\celda_reg[9]_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(7),
      I1 => izquierdo_reg(7),
      I2 => superior_reg(7),
      O => \celda_reg[9]_i_13__3_n_0\
    );
\celda_reg[9]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(10),
      I1 => superior_reg(9),
      I2 => izquierdo_reg(9),
      I3 => inferior_reg(9),
      I4 => \celda_reg[9]_i_10__3_n_0\,
      O => \celda_reg[9]_i_2__3_n_0\
    );
\celda_reg[9]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(9),
      I1 => izquierdo_reg(8),
      I2 => superior_reg(8),
      I3 => inferior_reg(8),
      I4 => \celda_reg[9]_i_11__3_n_0\,
      O => \celda_reg[9]_i_3__3_n_0\
    );
\celda_reg[9]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(8),
      I1 => superior_reg(7),
      I2 => izquierdo_reg(7),
      I3 => inferior_reg(7),
      I4 => \celda_reg[9]_i_12__3_n_0\,
      O => \celda_reg[9]_i_4__3_n_0\
    );
\celda_reg[9]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(7),
      I1 => izquierdo_reg(6),
      I2 => superior_reg(6),
      I3 => inferior_reg(6),
      I4 => \celda_reg[9]_i_13__3_n_0\,
      O => \celda_reg[9]_i_5__3_n_0\
    );
\celda_reg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[9]_i_2__3_n_0\,
      I1 => superior_reg(11),
      I2 => izquierdo_reg(11),
      I3 => inferior_reg(11),
      I4 => derecho_reg(11),
      I5 => \celda_reg[13]_i_13__3_n_0\,
      O => \celda_reg[9]_i_6_n_0\
    );
\celda_reg[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_3__3_n_0\,
      I1 => \celda_reg[9]_i_10__3_n_0\,
      I2 => derecho_reg(10),
      I3 => inferior_reg(9),
      I4 => izquierdo_reg(9),
      I5 => superior_reg(9),
      O => \celda_reg[9]_i_7_n_0\
    );
\celda_reg[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_4__3_n_0\,
      I1 => \celda_reg[9]_i_11__3_n_0\,
      I2 => derecho_reg(9),
      I3 => inferior_reg(8),
      I4 => superior_reg(8),
      I5 => izquierdo_reg(8),
      O => \celda_reg[9]_i_8_n_0\
    );
\celda_reg[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_5__3_n_0\,
      I1 => \celda_reg[9]_i_12__3_n_0\,
      I2 => derecho_reg(8),
      I3 => inferior_reg(7),
      I4 => izquierdo_reg(7),
      I5 => superior_reg(7),
      O => \celda_reg[9]_i_9_n_0\
    );
\celda_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(0),
      Q => Q(0),
      R => SR(0)
    );
\celda_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(10),
      Q => Q(10),
      R => SR(0)
    );
\celda_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(11),
      Q => Q(11),
      R => SR(0)
    );
\celda_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(12),
      Q => Q(12),
      R => SR(0)
    );
\celda_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(13),
      Q => Q(13),
      R => SR(0)
    );
\celda_reg_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[9]_i_1_n_0\,
      CO(3) => \celda_reg_reg[13]_i_1_n_0\,
      CO(2) => \celda_reg_reg[13]_i_1_n_1\,
      CO(1) => \celda_reg_reg[13]_i_1_n_2\,
      CO(0) => \celda_reg_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[13]_i_2__3_n_0\,
      DI(2) => \celda_reg[13]_i_3__3_n_0\,
      DI(1) => \celda_reg[13]_i_4__3_n_0\,
      DI(0) => \celda_reg[13]_i_5__3_n_0\,
      O(3 downto 0) => celda(13 downto 10),
      S(3) => \celda_reg[13]_i_6_n_0\,
      S(2) => \celda_reg[13]_i_7_n_0\,
      S(1) => \celda_reg[13]_i_8_n_0\,
      S(0) => \celda_reg[13]_i_9_n_0\
    );
\celda_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(14),
      Q => Q(14),
      R => SR(0)
    );
\celda_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(15),
      Q => Q(15),
      R => SR(0)
    );
\celda_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(16),
      Q => Q(16),
      R => SR(0)
    );
\celda_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(17),
      Q => Q(17),
      R => SR(0)
    );
\celda_reg_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[13]_i_1_n_0\,
      CO(3) => \celda_reg_reg[17]_i_1_n_0\,
      CO(2) => \celda_reg_reg[17]_i_1_n_1\,
      CO(1) => \celda_reg_reg[17]_i_1_n_2\,
      CO(0) => \celda_reg_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[17]_i_2__3_n_0\,
      DI(2) => \celda_reg[17]_i_3__3_n_0\,
      DI(1) => \celda_reg[17]_i_4__3_n_0\,
      DI(0) => \celda_reg[17]_i_5__3_n_0\,
      O(3 downto 0) => celda(17 downto 14),
      S(3) => \celda_reg[17]_i_6_n_0\,
      S(2) => \celda_reg[17]_i_7_n_0\,
      S(1) => \celda_reg[17]_i_8_n_0\,
      S(0) => \celda_reg[17]_i_9_n_0\
    );
\celda_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(18),
      Q => Q(18),
      R => SR(0)
    );
\celda_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(19),
      Q => Q(19),
      R => SR(0)
    );
\celda_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(1),
      Q => Q(1),
      R => SR(0)
    );
\celda_reg_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \celda_reg_reg[1]_i_1_n_0\,
      CO(2) => \celda_reg_reg[1]_i_1_n_1\,
      CO(1) => \celda_reg_reg[1]_i_1_n_2\,
      CO(0) => \celda_reg_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[1]_i_2__3_n_0\,
      DI(2) => \celda_reg[1]_i_3_n_0\,
      DI(1) => \celda_reg[1]_i_4_n_0\,
      DI(0) => derecho_reg(0),
      O(3 downto 2) => celda(1 downto 0),
      O(1 downto 0) => \NLW_celda_reg_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \celda_reg[1]_i_5_n_0\,
      S(2) => \celda_reg[1]_i_6_n_0\,
      S(1) => \celda_reg[1]_i_7_n_0\,
      S(0) => \celda_reg[1]_i_8_n_0\
    );
\celda_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(20),
      Q => Q(20),
      R => SR(0)
    );
\celda_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(21),
      Q => Q(21),
      R => SR(0)
    );
\celda_reg_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[17]_i_1_n_0\,
      CO(3) => \celda_reg_reg[21]_i_1_n_0\,
      CO(2) => \celda_reg_reg[21]_i_1_n_1\,
      CO(1) => \celda_reg_reg[21]_i_1_n_2\,
      CO(0) => \celda_reg_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[21]_i_2__3_n_0\,
      DI(2) => \celda_reg[21]_i_3__3_n_0\,
      DI(1) => \celda_reg[21]_i_4__3_n_0\,
      DI(0) => \celda_reg[21]_i_5__3_n_0\,
      O(3 downto 0) => celda(21 downto 18),
      S(3) => \celda_reg[21]_i_6_n_0\,
      S(2) => \celda_reg[21]_i_7_n_0\,
      S(1) => \celda_reg[21]_i_8_n_0\,
      S(0) => \celda_reg[21]_i_9_n_0\
    );
\celda_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(22),
      Q => Q(22),
      R => SR(0)
    );
\celda_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(23),
      Q => Q(23),
      R => SR(0)
    );
\celda_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(24),
      Q => Q(24),
      R => SR(0)
    );
\celda_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(25),
      Q => Q(25),
      R => SR(0)
    );
\celda_reg_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[21]_i_1_n_0\,
      CO(3) => \celda_reg_reg[25]_i_1_n_0\,
      CO(2) => \celda_reg_reg[25]_i_1_n_1\,
      CO(1) => \celda_reg_reg[25]_i_1_n_2\,
      CO(0) => \celda_reg_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[25]_i_2__3_n_0\,
      DI(2) => \celda_reg[25]_i_3__3_n_0\,
      DI(1) => \celda_reg[25]_i_4__3_n_0\,
      DI(0) => \celda_reg[25]_i_5__3_n_0\,
      O(3 downto 0) => celda(25 downto 22),
      S(3) => \celda_reg[25]_i_6_n_0\,
      S(2) => \celda_reg[25]_i_7_n_0\,
      S(1) => \celda_reg[25]_i_8_n_0\,
      S(0) => \celda_reg[25]_i_9_n_0\
    );
\celda_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(26),
      Q => Q(26),
      R => SR(0)
    );
\celda_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(27),
      Q => Q(27),
      R => SR(0)
    );
\celda_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(28),
      Q => Q(28),
      R => SR(0)
    );
\celda_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(29),
      Q => Q(29),
      R => SR(0)
    );
\celda_reg_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[25]_i_1_n_0\,
      CO(3) => \NLW_celda_reg_reg[29]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \celda_reg_reg[29]_i_1_n_1\,
      CO(1) => \celda_reg_reg[29]_i_1_n_2\,
      CO(0) => \celda_reg_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \celda_reg[29]_i_2__3_n_0\,
      DI(1) => \celda_reg[29]_i_3__3_n_0\,
      DI(0) => \celda_reg[29]_i_4__3_n_0\,
      O(3 downto 0) => celda(29 downto 26),
      S(3) => \celda_reg[29]_i_5__3_n_0\,
      S(2) => \celda_reg[29]_i_6_n_0\,
      S(1) => \celda_reg[29]_i_7_n_0\,
      S(0) => \celda_reg[29]_i_8_n_0\
    );
\celda_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(2),
      Q => Q(2),
      R => SR(0)
    );
\celda_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(3),
      Q => Q(3),
      R => SR(0)
    );
\celda_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(4),
      Q => Q(4),
      R => SR(0)
    );
\celda_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(5),
      Q => Q(5),
      R => SR(0)
    );
\celda_reg_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[1]_i_1_n_0\,
      CO(3) => \celda_reg_reg[5]_i_1_n_0\,
      CO(2) => \celda_reg_reg[5]_i_1_n_1\,
      CO(1) => \celda_reg_reg[5]_i_1_n_2\,
      CO(0) => \celda_reg_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[5]_i_2__3_n_0\,
      DI(2) => \celda_reg[5]_i_3__3_n_0\,
      DI(1) => \celda_reg[5]_i_4__3_n_0\,
      DI(0) => \celda_reg[5]_i_5__3_n_0\,
      O(3 downto 0) => celda(5 downto 2),
      S(3) => \celda_reg[5]_i_6_n_0\,
      S(2) => \celda_reg[5]_i_7_n_0\,
      S(1) => \celda_reg[5]_i_8_n_0\,
      S(0) => \celda_reg[5]_i_9_n_0\
    );
\celda_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(6),
      Q => Q(6),
      R => SR(0)
    );
\celda_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(7),
      Q => Q(7),
      R => SR(0)
    );
\celda_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(8),
      Q => Q(8),
      R => SR(0)
    );
\celda_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(9),
      Q => Q(9),
      R => SR(0)
    );
\celda_reg_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[5]_i_1_n_0\,
      CO(3) => \celda_reg_reg[9]_i_1_n_0\,
      CO(2) => \celda_reg_reg[9]_i_1_n_1\,
      CO(1) => \celda_reg_reg[9]_i_1_n_2\,
      CO(0) => \celda_reg_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[9]_i_2__3_n_0\,
      DI(2) => \celda_reg[9]_i_3__3_n_0\,
      DI(1) => \celda_reg[9]_i_4__3_n_0\,
      DI(0) => \celda_reg[9]_i_5__3_n_0\,
      O(3 downto 0) => celda(9 downto 6),
      S(3) => \celda_reg[9]_i_6_n_0\,
      S(2) => \celda_reg[9]_i_7_n_0\,
      S(1) => \celda_reg[9]_i_8_n_0\,
      S(0) => \celda_reg[9]_i_9_n_0\
    );
\derecho_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(0),
      Q => derecho_reg(0),
      R => SR(0)
    );
\derecho_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(10),
      Q => derecho_reg(10),
      R => SR(0)
    );
\derecho_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(11),
      Q => derecho_reg(11),
      R => SR(0)
    );
\derecho_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(12),
      Q => derecho_reg(12),
      R => SR(0)
    );
\derecho_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(13),
      Q => derecho_reg(13),
      R => SR(0)
    );
\derecho_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(14),
      Q => derecho_reg(14),
      R => SR(0)
    );
\derecho_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(15),
      Q => derecho_reg(15),
      R => SR(0)
    );
\derecho_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(16),
      Q => derecho_reg(16),
      R => SR(0)
    );
\derecho_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(17),
      Q => derecho_reg(17),
      R => SR(0)
    );
\derecho_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(18),
      Q => derecho_reg(18),
      R => SR(0)
    );
\derecho_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(19),
      Q => derecho_reg(19),
      R => SR(0)
    );
\derecho_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(1),
      Q => derecho_reg(1),
      R => SR(0)
    );
\derecho_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(20),
      Q => derecho_reg(20),
      R => SR(0)
    );
\derecho_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(21),
      Q => derecho_reg(21),
      R => SR(0)
    );
\derecho_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(22),
      Q => derecho_reg(22),
      R => SR(0)
    );
\derecho_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(23),
      Q => derecho_reg(23),
      R => SR(0)
    );
\derecho_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(24),
      Q => derecho_reg(24),
      R => SR(0)
    );
\derecho_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(25),
      Q => derecho_reg(25),
      R => SR(0)
    );
\derecho_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(26),
      Q => derecho_reg(26),
      R => SR(0)
    );
\derecho_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(27),
      Q => derecho_reg(27),
      R => SR(0)
    );
\derecho_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(28),
      Q => derecho_reg(28),
      R => SR(0)
    );
\derecho_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(29),
      Q => derecho_reg(29),
      R => SR(0)
    );
\derecho_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(2),
      Q => derecho_reg(2),
      R => SR(0)
    );
\derecho_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(30),
      Q => derecho_reg(30),
      R => SR(0)
    );
\derecho_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(31),
      Q => derecho_reg(31),
      R => SR(0)
    );
\derecho_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(3),
      Q => derecho_reg(3),
      R => SR(0)
    );
\derecho_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(4),
      Q => derecho_reg(4),
      R => SR(0)
    );
\derecho_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(5),
      Q => derecho_reg(5),
      R => SR(0)
    );
\derecho_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(6),
      Q => derecho_reg(6),
      R => SR(0)
    );
\derecho_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(7),
      Q => derecho_reg(7),
      R => SR(0)
    );
\derecho_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(8),
      Q => derecho_reg(8),
      R => SR(0)
    );
\derecho_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[4][31]\(9),
      Q => derecho_reg(9),
      R => SR(0)
    );
\inferior_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(0),
      Q => inferior_reg(0),
      R => SR(0)
    );
\inferior_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(10),
      Q => inferior_reg(10),
      R => SR(0)
    );
\inferior_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(11),
      Q => inferior_reg(11),
      R => SR(0)
    );
\inferior_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(12),
      Q => inferior_reg(12),
      R => SR(0)
    );
\inferior_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(13),
      Q => inferior_reg(13),
      R => SR(0)
    );
\inferior_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(14),
      Q => inferior_reg(14),
      R => SR(0)
    );
\inferior_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(15),
      Q => inferior_reg(15),
      R => SR(0)
    );
\inferior_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(16),
      Q => inferior_reg(16),
      R => SR(0)
    );
\inferior_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(17),
      Q => inferior_reg(17),
      R => SR(0)
    );
\inferior_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(18),
      Q => inferior_reg(18),
      R => SR(0)
    );
\inferior_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(19),
      Q => inferior_reg(19),
      R => SR(0)
    );
\inferior_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(1),
      Q => inferior_reg(1),
      R => SR(0)
    );
\inferior_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(20),
      Q => inferior_reg(20),
      R => SR(0)
    );
\inferior_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(21),
      Q => inferior_reg(21),
      R => SR(0)
    );
\inferior_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(22),
      Q => inferior_reg(22),
      R => SR(0)
    );
\inferior_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(23),
      Q => inferior_reg(23),
      R => SR(0)
    );
\inferior_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(24),
      Q => inferior_reg(24),
      R => SR(0)
    );
\inferior_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(25),
      Q => inferior_reg(25),
      R => SR(0)
    );
\inferior_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(26),
      Q => inferior_reg(26),
      R => SR(0)
    );
\inferior_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(27),
      Q => inferior_reg(27),
      R => SR(0)
    );
\inferior_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(28),
      Q => inferior_reg(28),
      R => SR(0)
    );
\inferior_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(29),
      Q => inferior_reg(29),
      R => SR(0)
    );
\inferior_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(2),
      Q => inferior_reg(2),
      R => SR(0)
    );
\inferior_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(30),
      Q => inferior_reg(30),
      R => SR(0)
    );
\inferior_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(31),
      Q => inferior_reg(31),
      R => SR(0)
    );
\inferior_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(3),
      Q => inferior_reg(3),
      R => SR(0)
    );
\inferior_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(4),
      Q => inferior_reg(4),
      R => SR(0)
    );
\inferior_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(5),
      Q => inferior_reg(5),
      R => SR(0)
    );
\inferior_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(6),
      Q => inferior_reg(6),
      R => SR(0)
    );
\inferior_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(7),
      Q => inferior_reg(7),
      R => SR(0)
    );
\inferior_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(8),
      Q => inferior_reg(8),
      R => SR(0)
    );
\inferior_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[4][31]\(9),
      Q => inferior_reg(9),
      R => SR(0)
    );
\izquierdo_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => izquierdo_reg(0),
      R => SR(0)
    );
\izquierdo_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(10),
      Q => izquierdo_reg(10),
      R => SR(0)
    );
\izquierdo_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(11),
      Q => izquierdo_reg(11),
      R => SR(0)
    );
\izquierdo_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(12),
      Q => izquierdo_reg(12),
      R => SR(0)
    );
\izquierdo_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(13),
      Q => izquierdo_reg(13),
      R => SR(0)
    );
\izquierdo_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(14),
      Q => izquierdo_reg(14),
      R => SR(0)
    );
\izquierdo_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(15),
      Q => izquierdo_reg(15),
      R => SR(0)
    );
\izquierdo_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(16),
      Q => izquierdo_reg(16),
      R => SR(0)
    );
\izquierdo_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(17),
      Q => izquierdo_reg(17),
      R => SR(0)
    );
\izquierdo_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(18),
      Q => izquierdo_reg(18),
      R => SR(0)
    );
\izquierdo_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(19),
      Q => izquierdo_reg(19),
      R => SR(0)
    );
\izquierdo_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => izquierdo_reg(1),
      R => SR(0)
    );
\izquierdo_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(20),
      Q => izquierdo_reg(20),
      R => SR(0)
    );
\izquierdo_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(21),
      Q => izquierdo_reg(21),
      R => SR(0)
    );
\izquierdo_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(22),
      Q => izquierdo_reg(22),
      R => SR(0)
    );
\izquierdo_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(23),
      Q => izquierdo_reg(23),
      R => SR(0)
    );
\izquierdo_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(24),
      Q => izquierdo_reg(24),
      R => SR(0)
    );
\izquierdo_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(25),
      Q => izquierdo_reg(25),
      R => SR(0)
    );
\izquierdo_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(26),
      Q => izquierdo_reg(26),
      R => SR(0)
    );
\izquierdo_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(27),
      Q => izquierdo_reg(27),
      R => SR(0)
    );
\izquierdo_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(28),
      Q => izquierdo_reg(28),
      R => SR(0)
    );
\izquierdo_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(29),
      Q => izquierdo_reg(29),
      R => SR(0)
    );
\izquierdo_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => izquierdo_reg(2),
      R => SR(0)
    );
\izquierdo_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(30),
      Q => izquierdo_reg(30),
      R => SR(0)
    );
\izquierdo_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(31),
      Q => izquierdo_reg(31),
      R => SR(0)
    );
\izquierdo_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => izquierdo_reg(3),
      R => SR(0)
    );
\izquierdo_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(4),
      Q => izquierdo_reg(4),
      R => SR(0)
    );
\izquierdo_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(5),
      Q => izquierdo_reg(5),
      R => SR(0)
    );
\izquierdo_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(6),
      Q => izquierdo_reg(6),
      R => SR(0)
    );
\izquierdo_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(7),
      Q => izquierdo_reg(7),
      R => SR(0)
    );
\izquierdo_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(8),
      Q => izquierdo_reg(8),
      R => SR(0)
    );
\izquierdo_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(9),
      Q => izquierdo_reg(9),
      R => SR(0)
    );
\superior_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(0),
      Q => superior_reg(0),
      R => SR(0)
    );
\superior_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(10),
      Q => superior_reg(10),
      R => SR(0)
    );
\superior_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(11),
      Q => superior_reg(11),
      R => SR(0)
    );
\superior_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(12),
      Q => superior_reg(12),
      R => SR(0)
    );
\superior_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(13),
      Q => superior_reg(13),
      R => SR(0)
    );
\superior_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(14),
      Q => superior_reg(14),
      R => SR(0)
    );
\superior_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(15),
      Q => superior_reg(15),
      R => SR(0)
    );
\superior_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(16),
      Q => superior_reg(16),
      R => SR(0)
    );
\superior_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(17),
      Q => superior_reg(17),
      R => SR(0)
    );
\superior_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(18),
      Q => superior_reg(18),
      R => SR(0)
    );
\superior_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(19),
      Q => superior_reg(19),
      R => SR(0)
    );
\superior_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(1),
      Q => superior_reg(1),
      R => SR(0)
    );
\superior_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(20),
      Q => superior_reg(20),
      R => SR(0)
    );
\superior_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(21),
      Q => superior_reg(21),
      R => SR(0)
    );
\superior_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(22),
      Q => superior_reg(22),
      R => SR(0)
    );
\superior_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(23),
      Q => superior_reg(23),
      R => SR(0)
    );
\superior_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(24),
      Q => superior_reg(24),
      R => SR(0)
    );
\superior_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(25),
      Q => superior_reg(25),
      R => SR(0)
    );
\superior_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(26),
      Q => superior_reg(26),
      R => SR(0)
    );
\superior_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(27),
      Q => superior_reg(27),
      R => SR(0)
    );
\superior_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(28),
      Q => superior_reg(28),
      R => SR(0)
    );
\superior_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(29),
      Q => superior_reg(29),
      R => SR(0)
    );
\superior_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(2),
      Q => superior_reg(2),
      R => SR(0)
    );
\superior_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(30),
      Q => superior_reg(30),
      R => SR(0)
    );
\superior_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(31),
      Q => superior_reg(31),
      R => SR(0)
    );
\superior_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(3),
      Q => superior_reg(3),
      R => SR(0)
    );
\superior_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(4),
      Q => superior_reg(4),
      R => SR(0)
    );
\superior_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(5),
      Q => superior_reg(5),
      R => SR(0)
    );
\superior_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(6),
      Q => superior_reg(6),
      R => SR(0)
    );
\superior_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(7),
      Q => superior_reg(7),
      R => SR(0)
    );
\superior_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(8),
      Q => superior_reg(8),
      R => SR(0)
    );
\superior_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[4][31]\(9),
      Q => superior_reg(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity calculoDeCelda_4 is
  port (
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    \in_tsuperior[5][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tinferior[5][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tderecha[5][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of calculoDeCelda_4 : entity is "calculoDeCelda";
end calculoDeCelda_4;

architecture STRUCTURE of calculoDeCelda_4 is
  signal celda : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \celda_reg[13]_i_10__4_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_11__4_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_12__4_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_13__4_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_2__4_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_3__4_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_4__4_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_5__4_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_10__4_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_11__4_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_12__4_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_13__4_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_2__4_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_3__4_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_4__4_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_5__4_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_10__4_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_9__4_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_10__4_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_11__4_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_12__4_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_13__4_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_2__4_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_3__4_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_4__4_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_5__4_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_10__4_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_11__4_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_12__4_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_13__4_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_2__4_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_3__4_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_4__4_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_5__4_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_10__4_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_11__4_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_12__4_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_13__4_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_2__4_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_3__4_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_4__4_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_5__4_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_9__4_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_10__4_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_11__4_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_12__4_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_13__4_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_2__4_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_3__4_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_4__4_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_5__4_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_10__4_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_11__4_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_12__4_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_13__4_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_2__4_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_3__4_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_4__4_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_5__4_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal derecho_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal inferior_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal izquierdo_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal superior_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_celda_reg_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_celda_reg_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \celda_reg[13]_i_13__4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \celda_reg[1]_i_10__4\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \celda_reg[5]_i_13__4\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \celda_reg[9]_i_10__4\ : label is "soft_lutpair11";
begin
\celda_reg[13]_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(13),
      I1 => inferior_reg(13),
      I2 => izquierdo_reg(13),
      O => \celda_reg[13]_i_10__4_n_0\
    );
\celda_reg[13]_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(12),
      I1 => superior_reg(12),
      I2 => izquierdo_reg(12),
      O => \celda_reg[13]_i_11__4_n_0\
    );
\celda_reg[13]_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(11),
      I1 => izquierdo_reg(11),
      I2 => inferior_reg(11),
      O => \celda_reg[13]_i_12__4_n_0\
    );
\celda_reg[13]_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(10),
      I1 => superior_reg(10),
      I2 => izquierdo_reg(10),
      O => \celda_reg[13]_i_13__4_n_0\
    );
\celda_reg[13]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(14),
      I1 => izquierdo_reg(14),
      I2 => superior_reg(14),
      I3 => \celda_reg[13]_i_10__4_n_0\,
      I4 => derecho_reg(14),
      O => \celda_reg[13]_i_2__4_n_0\
    );
\celda_reg[13]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(13),
      I1 => izquierdo_reg(13),
      I2 => superior_reg(13),
      I3 => \celda_reg[13]_i_11__4_n_0\,
      I4 => derecho_reg(13),
      O => \celda_reg[13]_i_3__4_n_0\
    );
\celda_reg[13]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(12),
      I1 => izquierdo_reg(12),
      I2 => superior_reg(12),
      I3 => \celda_reg[13]_i_12__4_n_0\,
      I4 => derecho_reg(12),
      O => \celda_reg[13]_i_4__4_n_0\
    );
\celda_reg[13]_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(11),
      I1 => izquierdo_reg(11),
      I2 => superior_reg(11),
      I3 => \celda_reg[13]_i_13__4_n_0\,
      I4 => derecho_reg(11),
      O => \celda_reg[13]_i_5__4_n_0\
    );
\celda_reg[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_2__4_n_0\,
      I1 => superior_reg(15),
      I2 => izquierdo_reg(15),
      I3 => inferior_reg(15),
      I4 => derecho_reg(15),
      I5 => \celda_reg[17]_i_13__4_n_0\,
      O => \celda_reg[13]_i_6_n_0\
    );
\celda_reg[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_3__4_n_0\,
      I1 => superior_reg(14),
      I2 => izquierdo_reg(14),
      I3 => inferior_reg(14),
      I4 => derecho_reg(14),
      I5 => \celda_reg[13]_i_10__4_n_0\,
      O => \celda_reg[13]_i_7_n_0\
    );
\celda_reg[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_4__4_n_0\,
      I1 => superior_reg(13),
      I2 => izquierdo_reg(13),
      I3 => inferior_reg(13),
      I4 => derecho_reg(13),
      I5 => \celda_reg[13]_i_11__4_n_0\,
      O => \celda_reg[13]_i_8_n_0\
    );
\celda_reg[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_5__4_n_0\,
      I1 => superior_reg(12),
      I2 => izquierdo_reg(12),
      I3 => inferior_reg(12),
      I4 => derecho_reg(12),
      I5 => \celda_reg[13]_i_12__4_n_0\,
      O => \celda_reg[13]_i_9_n_0\
    );
\celda_reg[17]_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(17),
      I1 => izquierdo_reg(17),
      I2 => inferior_reg(17),
      O => \celda_reg[17]_i_10__4_n_0\
    );
\celda_reg[17]_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(16),
      I1 => inferior_reg(16),
      I2 => izquierdo_reg(16),
      O => \celda_reg[17]_i_11__4_n_0\
    );
\celda_reg[17]_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(15),
      I1 => superior_reg(15),
      I2 => izquierdo_reg(15),
      O => \celda_reg[17]_i_12__4_n_0\
    );
\celda_reg[17]_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(14),
      I1 => izquierdo_reg(14),
      I2 => inferior_reg(14),
      O => \celda_reg[17]_i_13__4_n_0\
    );
\celda_reg[17]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(18),
      I1 => izquierdo_reg(18),
      I2 => superior_reg(18),
      I3 => \celda_reg[17]_i_10__4_n_0\,
      I4 => derecho_reg(18),
      O => \celda_reg[17]_i_2__4_n_0\
    );
\celda_reg[17]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(17),
      I1 => izquierdo_reg(17),
      I2 => superior_reg(17),
      I3 => \celda_reg[17]_i_11__4_n_0\,
      I4 => derecho_reg(17),
      O => \celda_reg[17]_i_3__4_n_0\
    );
\celda_reg[17]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(16),
      I1 => izquierdo_reg(16),
      I2 => superior_reg(16),
      I3 => \celda_reg[17]_i_12__4_n_0\,
      I4 => derecho_reg(16),
      O => \celda_reg[17]_i_4__4_n_0\
    );
\celda_reg[17]_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(15),
      I1 => izquierdo_reg(15),
      I2 => superior_reg(15),
      I3 => \celda_reg[17]_i_13__4_n_0\,
      I4 => derecho_reg(15),
      O => \celda_reg[17]_i_5__4_n_0\
    );
\celda_reg[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_2__4_n_0\,
      I1 => superior_reg(19),
      I2 => izquierdo_reg(19),
      I3 => inferior_reg(19),
      I4 => derecho_reg(19),
      I5 => \celda_reg[21]_i_13__4_n_0\,
      O => \celda_reg[17]_i_6_n_0\
    );
\celda_reg[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_3__4_n_0\,
      I1 => superior_reg(18),
      I2 => izquierdo_reg(18),
      I3 => inferior_reg(18),
      I4 => derecho_reg(18),
      I5 => \celda_reg[17]_i_10__4_n_0\,
      O => \celda_reg[17]_i_7_n_0\
    );
\celda_reg[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_4__4_n_0\,
      I1 => superior_reg(17),
      I2 => izquierdo_reg(17),
      I3 => inferior_reg(17),
      I4 => derecho_reg(17),
      I5 => \celda_reg[17]_i_11__4_n_0\,
      O => \celda_reg[17]_i_8_n_0\
    );
\celda_reg[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_5__4_n_0\,
      I1 => superior_reg(16),
      I2 => izquierdo_reg(16),
      I3 => inferior_reg(16),
      I4 => derecho_reg(16),
      I5 => \celda_reg[17]_i_12__4_n_0\,
      O => \celda_reg[17]_i_9_n_0\
    );
\celda_reg[1]_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(2),
      I1 => izquierdo_reg(2),
      I2 => superior_reg(2),
      O => \celda_reg[1]_i_10__4_n_0\
    );
\celda_reg[1]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(2),
      I1 => izquierdo_reg(2),
      I2 => superior_reg(2),
      I3 => \celda_reg[1]_i_9__4_n_0\,
      I4 => derecho_reg(2),
      O => \celda_reg[1]_i_2__4_n_0\
    );
\celda_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \celda_reg[1]_i_9__4_n_0\,
      I1 => derecho_reg(2),
      I2 => inferior_reg(2),
      I3 => izquierdo_reg(2),
      I4 => superior_reg(2),
      O => \celda_reg[1]_i_3_n_0\
    );
\celda_reg[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(1),
      I1 => izquierdo_reg(1),
      I2 => inferior_reg(1),
      I3 => derecho_reg(1),
      O => \celda_reg[1]_i_4_n_0\
    );
\celda_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[1]_i_2__4_n_0\,
      I1 => superior_reg(3),
      I2 => izquierdo_reg(3),
      I3 => inferior_reg(3),
      I4 => derecho_reg(3),
      I5 => \celda_reg[5]_i_13__4_n_0\,
      O => \celda_reg[1]_i_5_n_0\
    );
\celda_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \celda_reg[1]_i_10__4_n_0\,
      I1 => derecho_reg(2),
      I2 => derecho_reg(1),
      I3 => inferior_reg(1),
      I4 => izquierdo_reg(1),
      I5 => superior_reg(1),
      O => \celda_reg[1]_i_6_n_0\
    );
\celda_reg[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \celda_reg[1]_i_4_n_0\,
      I1 => inferior_reg(0),
      I2 => superior_reg(0),
      I3 => izquierdo_reg(0),
      O => \celda_reg[1]_i_7_n_0\
    );
\celda_reg[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(0),
      I1 => izquierdo_reg(0),
      I2 => inferior_reg(0),
      I3 => derecho_reg(0),
      O => \celda_reg[1]_i_8_n_0\
    );
\celda_reg[1]_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(1),
      I1 => izquierdo_reg(1),
      I2 => superior_reg(1),
      O => \celda_reg[1]_i_9__4_n_0\
    );
\celda_reg[21]_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(21),
      I1 => izquierdo_reg(21),
      I2 => inferior_reg(21),
      O => \celda_reg[21]_i_10__4_n_0\
    );
\celda_reg[21]_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(20),
      I1 => superior_reg(20),
      I2 => izquierdo_reg(20),
      O => \celda_reg[21]_i_11__4_n_0\
    );
\celda_reg[21]_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(19),
      I1 => izquierdo_reg(19),
      I2 => inferior_reg(19),
      O => \celda_reg[21]_i_12__4_n_0\
    );
\celda_reg[21]_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(18),
      I1 => superior_reg(18),
      I2 => izquierdo_reg(18),
      O => \celda_reg[21]_i_13__4_n_0\
    );
\celda_reg[21]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(22),
      I1 => izquierdo_reg(22),
      I2 => superior_reg(22),
      I3 => \celda_reg[21]_i_10__4_n_0\,
      I4 => derecho_reg(22),
      O => \celda_reg[21]_i_2__4_n_0\
    );
\celda_reg[21]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(21),
      I1 => izquierdo_reg(21),
      I2 => superior_reg(21),
      I3 => \celda_reg[21]_i_11__4_n_0\,
      I4 => derecho_reg(21),
      O => \celda_reg[21]_i_3__4_n_0\
    );
\celda_reg[21]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(20),
      I1 => izquierdo_reg(20),
      I2 => superior_reg(20),
      I3 => \celda_reg[21]_i_12__4_n_0\,
      I4 => derecho_reg(20),
      O => \celda_reg[21]_i_4__4_n_0\
    );
\celda_reg[21]_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(19),
      I1 => izquierdo_reg(19),
      I2 => superior_reg(19),
      I3 => \celda_reg[21]_i_13__4_n_0\,
      I4 => derecho_reg(19),
      O => \celda_reg[21]_i_5__4_n_0\
    );
\celda_reg[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_2__4_n_0\,
      I1 => superior_reg(23),
      I2 => izquierdo_reg(23),
      I3 => inferior_reg(23),
      I4 => derecho_reg(23),
      I5 => \celda_reg[25]_i_13__4_n_0\,
      O => \celda_reg[21]_i_6_n_0\
    );
\celda_reg[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_3__4_n_0\,
      I1 => superior_reg(22),
      I2 => izquierdo_reg(22),
      I3 => inferior_reg(22),
      I4 => derecho_reg(22),
      I5 => \celda_reg[21]_i_10__4_n_0\,
      O => \celda_reg[21]_i_7_n_0\
    );
\celda_reg[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_4__4_n_0\,
      I1 => superior_reg(21),
      I2 => izquierdo_reg(21),
      I3 => inferior_reg(21),
      I4 => derecho_reg(21),
      I5 => \celda_reg[21]_i_11__4_n_0\,
      O => \celda_reg[21]_i_8_n_0\
    );
\celda_reg[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_5__4_n_0\,
      I1 => superior_reg(20),
      I2 => izquierdo_reg(20),
      I3 => inferior_reg(20),
      I4 => derecho_reg(20),
      I5 => \celda_reg[21]_i_12__4_n_0\,
      O => \celda_reg[21]_i_9_n_0\
    );
\celda_reg[25]_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(25),
      I1 => izquierdo_reg(25),
      I2 => inferior_reg(25),
      O => \celda_reg[25]_i_10__4_n_0\
    );
\celda_reg[25]_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(24),
      I1 => superior_reg(24),
      I2 => izquierdo_reg(24),
      O => \celda_reg[25]_i_11__4_n_0\
    );
\celda_reg[25]_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(23),
      I1 => izquierdo_reg(23),
      I2 => inferior_reg(23),
      O => \celda_reg[25]_i_12__4_n_0\
    );
\celda_reg[25]_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(22),
      I1 => superior_reg(22),
      I2 => inferior_reg(22),
      O => \celda_reg[25]_i_13__4_n_0\
    );
\celda_reg[25]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(26),
      I1 => izquierdo_reg(26),
      I2 => superior_reg(26),
      I3 => \celda_reg[25]_i_10__4_n_0\,
      I4 => derecho_reg(26),
      O => \celda_reg[25]_i_2__4_n_0\
    );
\celda_reg[25]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(25),
      I1 => izquierdo_reg(25),
      I2 => superior_reg(25),
      I3 => \celda_reg[25]_i_11__4_n_0\,
      I4 => derecho_reg(25),
      O => \celda_reg[25]_i_3__4_n_0\
    );
\celda_reg[25]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(24),
      I1 => izquierdo_reg(24),
      I2 => superior_reg(24),
      I3 => \celda_reg[25]_i_12__4_n_0\,
      I4 => derecho_reg(24),
      O => \celda_reg[25]_i_4__4_n_0\
    );
\celda_reg[25]_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(23),
      I1 => izquierdo_reg(23),
      I2 => superior_reg(23),
      I3 => \celda_reg[25]_i_13__4_n_0\,
      I4 => derecho_reg(23),
      O => \celda_reg[25]_i_5__4_n_0\
    );
\celda_reg[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_2__4_n_0\,
      I1 => superior_reg(27),
      I2 => izquierdo_reg(27),
      I3 => inferior_reg(27),
      I4 => derecho_reg(27),
      I5 => \celda_reg[29]_i_11__4_n_0\,
      O => \celda_reg[25]_i_6_n_0\
    );
\celda_reg[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_3__4_n_0\,
      I1 => superior_reg(26),
      I2 => izquierdo_reg(26),
      I3 => inferior_reg(26),
      I4 => derecho_reg(26),
      I5 => \celda_reg[25]_i_10__4_n_0\,
      O => \celda_reg[25]_i_7_n_0\
    );
\celda_reg[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_4__4_n_0\,
      I1 => superior_reg(25),
      I2 => izquierdo_reg(25),
      I3 => inferior_reg(25),
      I4 => derecho_reg(25),
      I5 => \celda_reg[25]_i_11__4_n_0\,
      O => \celda_reg[25]_i_8_n_0\
    );
\celda_reg[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_5__4_n_0\,
      I1 => superior_reg(24),
      I2 => izquierdo_reg(24),
      I3 => inferior_reg(24),
      I4 => derecho_reg(24),
      I5 => \celda_reg[25]_i_12__4_n_0\,
      O => \celda_reg[25]_i_9_n_0\
    );
\celda_reg[29]_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(27),
      I1 => izquierdo_reg(27),
      I2 => inferior_reg(27),
      O => \celda_reg[29]_i_10__4_n_0\
    );
\celda_reg[29]_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(26),
      I1 => superior_reg(26),
      I2 => inferior_reg(26),
      O => \celda_reg[29]_i_11__4_n_0\
    );
\celda_reg[29]_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(29),
      I1 => izquierdo_reg(29),
      I2 => superior_reg(29),
      O => \celda_reg[29]_i_12__4_n_0\
    );
\celda_reg[29]_i_13__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(31),
      I1 => izquierdo_reg(31),
      I2 => inferior_reg(31),
      I3 => derecho_reg(31),
      O => \celda_reg[29]_i_13__4_n_0\
    );
\celda_reg[29]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(29),
      I1 => izquierdo_reg(29),
      I2 => superior_reg(29),
      I3 => \celda_reg[29]_i_9__4_n_0\,
      I4 => derecho_reg(29),
      O => \celda_reg[29]_i_2__4_n_0\
    );
\celda_reg[29]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(28),
      I1 => izquierdo_reg(28),
      I2 => superior_reg(28),
      I3 => \celda_reg[29]_i_10__4_n_0\,
      I4 => derecho_reg(28),
      O => \celda_reg[29]_i_3__4_n_0\
    );
\celda_reg[29]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(27),
      I1 => izquierdo_reg(27),
      I2 => superior_reg(27),
      I3 => \celda_reg[29]_i_11__4_n_0\,
      I4 => derecho_reg(27),
      O => \celda_reg[29]_i_4__4_n_0\
    );
\celda_reg[29]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => derecho_reg(30),
      I1 => \celda_reg[29]_i_12__4_n_0\,
      I2 => \celda_reg[29]_i_13__4_n_0\,
      I3 => superior_reg(30),
      I4 => inferior_reg(30),
      I5 => izquierdo_reg(30),
      O => \celda_reg[29]_i_5__4_n_0\
    );
\celda_reg[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_2__4_n_0\,
      I1 => superior_reg(30),
      I2 => izquierdo_reg(30),
      I3 => inferior_reg(30),
      I4 => derecho_reg(30),
      I5 => \celda_reg[29]_i_12__4_n_0\,
      O => \celda_reg[29]_i_6_n_0\
    );
\celda_reg[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_3__4_n_0\,
      I1 => superior_reg(29),
      I2 => izquierdo_reg(29),
      I3 => inferior_reg(29),
      I4 => derecho_reg(29),
      I5 => \celda_reg[29]_i_9__4_n_0\,
      O => \celda_reg[29]_i_7_n_0\
    );
\celda_reg[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_4__4_n_0\,
      I1 => superior_reg(28),
      I2 => izquierdo_reg(28),
      I3 => inferior_reg(28),
      I4 => derecho_reg(28),
      I5 => \celda_reg[29]_i_10__4_n_0\,
      O => \celda_reg[29]_i_8_n_0\
    );
\celda_reg[29]_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(28),
      I1 => superior_reg(28),
      I2 => inferior_reg(28),
      O => \celda_reg[29]_i_9__4_n_0\
    );
\celda_reg[5]_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(6),
      I1 => izquierdo_reg(6),
      I2 => superior_reg(6),
      O => \celda_reg[5]_i_10__4_n_0\
    );
\celda_reg[5]_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(5),
      I1 => izquierdo_reg(5),
      I2 => superior_reg(5),
      O => \celda_reg[5]_i_11__4_n_0\
    );
\celda_reg[5]_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(3),
      I1 => izquierdo_reg(3),
      I2 => superior_reg(3),
      O => \celda_reg[5]_i_12__4_n_0\
    );
\celda_reg[5]_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(2),
      I1 => superior_reg(2),
      I2 => inferior_reg(2),
      O => \celda_reg[5]_i_13__4_n_0\
    );
\celda_reg[5]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(6),
      I1 => superior_reg(5),
      I2 => izquierdo_reg(5),
      I3 => inferior_reg(5),
      I4 => \celda_reg[5]_i_10__4_n_0\,
      O => \celda_reg[5]_i_2__4_n_0\
    );
\celda_reg[5]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(5),
      I1 => izquierdo_reg(4),
      I2 => superior_reg(4),
      I3 => inferior_reg(4),
      I4 => \celda_reg[5]_i_11__4_n_0\,
      O => \celda_reg[5]_i_3__4_n_0\
    );
\celda_reg[5]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(4),
      I1 => izquierdo_reg(4),
      I2 => superior_reg(4),
      I3 => \celda_reg[5]_i_12__4_n_0\,
      I4 => derecho_reg(4),
      O => \celda_reg[5]_i_4__4_n_0\
    );
\celda_reg[5]_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(3),
      I1 => izquierdo_reg(3),
      I2 => superior_reg(3),
      I3 => \celda_reg[5]_i_13__4_n_0\,
      I4 => derecho_reg(3),
      O => \celda_reg[5]_i_5__4_n_0\
    );
\celda_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_2__4_n_0\,
      I1 => \celda_reg[9]_i_13__4_n_0\,
      I2 => derecho_reg(7),
      I3 => inferior_reg(6),
      I4 => superior_reg(6),
      I5 => izquierdo_reg(6),
      O => \celda_reg[5]_i_6_n_0\
    );
\celda_reg[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_3__4_n_0\,
      I1 => \celda_reg[5]_i_10__4_n_0\,
      I2 => derecho_reg(6),
      I3 => inferior_reg(5),
      I4 => izquierdo_reg(5),
      I5 => superior_reg(5),
      O => \celda_reg[5]_i_7_n_0\
    );
\celda_reg[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_4__4_n_0\,
      I1 => \celda_reg[5]_i_11__4_n_0\,
      I2 => derecho_reg(5),
      I3 => inferior_reg(4),
      I4 => superior_reg(4),
      I5 => izquierdo_reg(4),
      O => \celda_reg[5]_i_8_n_0\
    );
\celda_reg[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[5]_i_5__4_n_0\,
      I1 => superior_reg(4),
      I2 => izquierdo_reg(4),
      I3 => inferior_reg(4),
      I4 => derecho_reg(4),
      I5 => \celda_reg[5]_i_12__4_n_0\,
      O => \celda_reg[5]_i_9_n_0\
    );
\celda_reg[9]_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(10),
      I1 => izquierdo_reg(10),
      I2 => superior_reg(10),
      O => \celda_reg[9]_i_10__4_n_0\
    );
\celda_reg[9]_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(9),
      I1 => izquierdo_reg(9),
      I2 => superior_reg(9),
      O => \celda_reg[9]_i_11__4_n_0\
    );
\celda_reg[9]_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(8),
      I1 => izquierdo_reg(8),
      I2 => superior_reg(8),
      O => \celda_reg[9]_i_12__4_n_0\
    );
\celda_reg[9]_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(7),
      I1 => izquierdo_reg(7),
      I2 => superior_reg(7),
      O => \celda_reg[9]_i_13__4_n_0\
    );
\celda_reg[9]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(10),
      I1 => superior_reg(9),
      I2 => izquierdo_reg(9),
      I3 => inferior_reg(9),
      I4 => \celda_reg[9]_i_10__4_n_0\,
      O => \celda_reg[9]_i_2__4_n_0\
    );
\celda_reg[9]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(9),
      I1 => izquierdo_reg(8),
      I2 => superior_reg(8),
      I3 => inferior_reg(8),
      I4 => \celda_reg[9]_i_11__4_n_0\,
      O => \celda_reg[9]_i_3__4_n_0\
    );
\celda_reg[9]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(8),
      I1 => superior_reg(7),
      I2 => izquierdo_reg(7),
      I3 => inferior_reg(7),
      I4 => \celda_reg[9]_i_12__4_n_0\,
      O => \celda_reg[9]_i_4__4_n_0\
    );
\celda_reg[9]_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(7),
      I1 => izquierdo_reg(6),
      I2 => superior_reg(6),
      I3 => inferior_reg(6),
      I4 => \celda_reg[9]_i_13__4_n_0\,
      O => \celda_reg[9]_i_5__4_n_0\
    );
\celda_reg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[9]_i_2__4_n_0\,
      I1 => superior_reg(11),
      I2 => izquierdo_reg(11),
      I3 => inferior_reg(11),
      I4 => derecho_reg(11),
      I5 => \celda_reg[13]_i_13__4_n_0\,
      O => \celda_reg[9]_i_6_n_0\
    );
\celda_reg[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_3__4_n_0\,
      I1 => \celda_reg[9]_i_10__4_n_0\,
      I2 => derecho_reg(10),
      I3 => inferior_reg(9),
      I4 => izquierdo_reg(9),
      I5 => superior_reg(9),
      O => \celda_reg[9]_i_7_n_0\
    );
\celda_reg[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_4__4_n_0\,
      I1 => \celda_reg[9]_i_11__4_n_0\,
      I2 => derecho_reg(9),
      I3 => inferior_reg(8),
      I4 => superior_reg(8),
      I5 => izquierdo_reg(8),
      O => \celda_reg[9]_i_8_n_0\
    );
\celda_reg[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_5__4_n_0\,
      I1 => \celda_reg[9]_i_12__4_n_0\,
      I2 => derecho_reg(8),
      I3 => inferior_reg(7),
      I4 => izquierdo_reg(7),
      I5 => superior_reg(7),
      O => \celda_reg[9]_i_9_n_0\
    );
\celda_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(0),
      Q => Q(0),
      R => SR(0)
    );
\celda_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(10),
      Q => Q(10),
      R => SR(0)
    );
\celda_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(11),
      Q => Q(11),
      R => SR(0)
    );
\celda_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(12),
      Q => Q(12),
      R => SR(0)
    );
\celda_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(13),
      Q => Q(13),
      R => SR(0)
    );
\celda_reg_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[9]_i_1_n_0\,
      CO(3) => \celda_reg_reg[13]_i_1_n_0\,
      CO(2) => \celda_reg_reg[13]_i_1_n_1\,
      CO(1) => \celda_reg_reg[13]_i_1_n_2\,
      CO(0) => \celda_reg_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[13]_i_2__4_n_0\,
      DI(2) => \celda_reg[13]_i_3__4_n_0\,
      DI(1) => \celda_reg[13]_i_4__4_n_0\,
      DI(0) => \celda_reg[13]_i_5__4_n_0\,
      O(3 downto 0) => celda(13 downto 10),
      S(3) => \celda_reg[13]_i_6_n_0\,
      S(2) => \celda_reg[13]_i_7_n_0\,
      S(1) => \celda_reg[13]_i_8_n_0\,
      S(0) => \celda_reg[13]_i_9_n_0\
    );
\celda_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(14),
      Q => Q(14),
      R => SR(0)
    );
\celda_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(15),
      Q => Q(15),
      R => SR(0)
    );
\celda_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(16),
      Q => Q(16),
      R => SR(0)
    );
\celda_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(17),
      Q => Q(17),
      R => SR(0)
    );
\celda_reg_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[13]_i_1_n_0\,
      CO(3) => \celda_reg_reg[17]_i_1_n_0\,
      CO(2) => \celda_reg_reg[17]_i_1_n_1\,
      CO(1) => \celda_reg_reg[17]_i_1_n_2\,
      CO(0) => \celda_reg_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[17]_i_2__4_n_0\,
      DI(2) => \celda_reg[17]_i_3__4_n_0\,
      DI(1) => \celda_reg[17]_i_4__4_n_0\,
      DI(0) => \celda_reg[17]_i_5__4_n_0\,
      O(3 downto 0) => celda(17 downto 14),
      S(3) => \celda_reg[17]_i_6_n_0\,
      S(2) => \celda_reg[17]_i_7_n_0\,
      S(1) => \celda_reg[17]_i_8_n_0\,
      S(0) => \celda_reg[17]_i_9_n_0\
    );
\celda_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(18),
      Q => Q(18),
      R => SR(0)
    );
\celda_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(19),
      Q => Q(19),
      R => SR(0)
    );
\celda_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(1),
      Q => Q(1),
      R => SR(0)
    );
\celda_reg_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \celda_reg_reg[1]_i_1_n_0\,
      CO(2) => \celda_reg_reg[1]_i_1_n_1\,
      CO(1) => \celda_reg_reg[1]_i_1_n_2\,
      CO(0) => \celda_reg_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[1]_i_2__4_n_0\,
      DI(2) => \celda_reg[1]_i_3_n_0\,
      DI(1) => \celda_reg[1]_i_4_n_0\,
      DI(0) => derecho_reg(0),
      O(3 downto 2) => celda(1 downto 0),
      O(1 downto 0) => \NLW_celda_reg_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \celda_reg[1]_i_5_n_0\,
      S(2) => \celda_reg[1]_i_6_n_0\,
      S(1) => \celda_reg[1]_i_7_n_0\,
      S(0) => \celda_reg[1]_i_8_n_0\
    );
\celda_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(20),
      Q => Q(20),
      R => SR(0)
    );
\celda_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(21),
      Q => Q(21),
      R => SR(0)
    );
\celda_reg_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[17]_i_1_n_0\,
      CO(3) => \celda_reg_reg[21]_i_1_n_0\,
      CO(2) => \celda_reg_reg[21]_i_1_n_1\,
      CO(1) => \celda_reg_reg[21]_i_1_n_2\,
      CO(0) => \celda_reg_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[21]_i_2__4_n_0\,
      DI(2) => \celda_reg[21]_i_3__4_n_0\,
      DI(1) => \celda_reg[21]_i_4__4_n_0\,
      DI(0) => \celda_reg[21]_i_5__4_n_0\,
      O(3 downto 0) => celda(21 downto 18),
      S(3) => \celda_reg[21]_i_6_n_0\,
      S(2) => \celda_reg[21]_i_7_n_0\,
      S(1) => \celda_reg[21]_i_8_n_0\,
      S(0) => \celda_reg[21]_i_9_n_0\
    );
\celda_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(22),
      Q => Q(22),
      R => SR(0)
    );
\celda_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(23),
      Q => Q(23),
      R => SR(0)
    );
\celda_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(24),
      Q => Q(24),
      R => SR(0)
    );
\celda_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(25),
      Q => Q(25),
      R => SR(0)
    );
\celda_reg_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[21]_i_1_n_0\,
      CO(3) => \celda_reg_reg[25]_i_1_n_0\,
      CO(2) => \celda_reg_reg[25]_i_1_n_1\,
      CO(1) => \celda_reg_reg[25]_i_1_n_2\,
      CO(0) => \celda_reg_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[25]_i_2__4_n_0\,
      DI(2) => \celda_reg[25]_i_3__4_n_0\,
      DI(1) => \celda_reg[25]_i_4__4_n_0\,
      DI(0) => \celda_reg[25]_i_5__4_n_0\,
      O(3 downto 0) => celda(25 downto 22),
      S(3) => \celda_reg[25]_i_6_n_0\,
      S(2) => \celda_reg[25]_i_7_n_0\,
      S(1) => \celda_reg[25]_i_8_n_0\,
      S(0) => \celda_reg[25]_i_9_n_0\
    );
\celda_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(26),
      Q => Q(26),
      R => SR(0)
    );
\celda_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(27),
      Q => Q(27),
      R => SR(0)
    );
\celda_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(28),
      Q => Q(28),
      R => SR(0)
    );
\celda_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(29),
      Q => Q(29),
      R => SR(0)
    );
\celda_reg_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[25]_i_1_n_0\,
      CO(3) => \NLW_celda_reg_reg[29]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \celda_reg_reg[29]_i_1_n_1\,
      CO(1) => \celda_reg_reg[29]_i_1_n_2\,
      CO(0) => \celda_reg_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \celda_reg[29]_i_2__4_n_0\,
      DI(1) => \celda_reg[29]_i_3__4_n_0\,
      DI(0) => \celda_reg[29]_i_4__4_n_0\,
      O(3 downto 0) => celda(29 downto 26),
      S(3) => \celda_reg[29]_i_5__4_n_0\,
      S(2) => \celda_reg[29]_i_6_n_0\,
      S(1) => \celda_reg[29]_i_7_n_0\,
      S(0) => \celda_reg[29]_i_8_n_0\
    );
\celda_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(2),
      Q => Q(2),
      R => SR(0)
    );
\celda_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(3),
      Q => Q(3),
      R => SR(0)
    );
\celda_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(4),
      Q => Q(4),
      R => SR(0)
    );
\celda_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(5),
      Q => Q(5),
      R => SR(0)
    );
\celda_reg_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[1]_i_1_n_0\,
      CO(3) => \celda_reg_reg[5]_i_1_n_0\,
      CO(2) => \celda_reg_reg[5]_i_1_n_1\,
      CO(1) => \celda_reg_reg[5]_i_1_n_2\,
      CO(0) => \celda_reg_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[5]_i_2__4_n_0\,
      DI(2) => \celda_reg[5]_i_3__4_n_0\,
      DI(1) => \celda_reg[5]_i_4__4_n_0\,
      DI(0) => \celda_reg[5]_i_5__4_n_0\,
      O(3 downto 0) => celda(5 downto 2),
      S(3) => \celda_reg[5]_i_6_n_0\,
      S(2) => \celda_reg[5]_i_7_n_0\,
      S(1) => \celda_reg[5]_i_8_n_0\,
      S(0) => \celda_reg[5]_i_9_n_0\
    );
\celda_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(6),
      Q => Q(6),
      R => SR(0)
    );
\celda_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(7),
      Q => Q(7),
      R => SR(0)
    );
\celda_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(8),
      Q => Q(8),
      R => SR(0)
    );
\celda_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(9),
      Q => Q(9),
      R => SR(0)
    );
\celda_reg_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[5]_i_1_n_0\,
      CO(3) => \celda_reg_reg[9]_i_1_n_0\,
      CO(2) => \celda_reg_reg[9]_i_1_n_1\,
      CO(1) => \celda_reg_reg[9]_i_1_n_2\,
      CO(0) => \celda_reg_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[9]_i_2__4_n_0\,
      DI(2) => \celda_reg[9]_i_3__4_n_0\,
      DI(1) => \celda_reg[9]_i_4__4_n_0\,
      DI(0) => \celda_reg[9]_i_5__4_n_0\,
      O(3 downto 0) => celda(9 downto 6),
      S(3) => \celda_reg[9]_i_6_n_0\,
      S(2) => \celda_reg[9]_i_7_n_0\,
      S(1) => \celda_reg[9]_i_8_n_0\,
      S(0) => \celda_reg[9]_i_9_n_0\
    );
\derecho_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(0),
      Q => derecho_reg(0),
      R => SR(0)
    );
\derecho_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(10),
      Q => derecho_reg(10),
      R => SR(0)
    );
\derecho_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(11),
      Q => derecho_reg(11),
      R => SR(0)
    );
\derecho_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(12),
      Q => derecho_reg(12),
      R => SR(0)
    );
\derecho_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(13),
      Q => derecho_reg(13),
      R => SR(0)
    );
\derecho_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(14),
      Q => derecho_reg(14),
      R => SR(0)
    );
\derecho_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(15),
      Q => derecho_reg(15),
      R => SR(0)
    );
\derecho_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(16),
      Q => derecho_reg(16),
      R => SR(0)
    );
\derecho_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(17),
      Q => derecho_reg(17),
      R => SR(0)
    );
\derecho_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(18),
      Q => derecho_reg(18),
      R => SR(0)
    );
\derecho_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(19),
      Q => derecho_reg(19),
      R => SR(0)
    );
\derecho_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(1),
      Q => derecho_reg(1),
      R => SR(0)
    );
\derecho_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(20),
      Q => derecho_reg(20),
      R => SR(0)
    );
\derecho_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(21),
      Q => derecho_reg(21),
      R => SR(0)
    );
\derecho_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(22),
      Q => derecho_reg(22),
      R => SR(0)
    );
\derecho_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(23),
      Q => derecho_reg(23),
      R => SR(0)
    );
\derecho_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(24),
      Q => derecho_reg(24),
      R => SR(0)
    );
\derecho_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(25),
      Q => derecho_reg(25),
      R => SR(0)
    );
\derecho_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(26),
      Q => derecho_reg(26),
      R => SR(0)
    );
\derecho_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(27),
      Q => derecho_reg(27),
      R => SR(0)
    );
\derecho_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(28),
      Q => derecho_reg(28),
      R => SR(0)
    );
\derecho_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(29),
      Q => derecho_reg(29),
      R => SR(0)
    );
\derecho_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(2),
      Q => derecho_reg(2),
      R => SR(0)
    );
\derecho_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(30),
      Q => derecho_reg(30),
      R => SR(0)
    );
\derecho_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(31),
      Q => derecho_reg(31),
      R => SR(0)
    );
\derecho_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(3),
      Q => derecho_reg(3),
      R => SR(0)
    );
\derecho_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(4),
      Q => derecho_reg(4),
      R => SR(0)
    );
\derecho_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(5),
      Q => derecho_reg(5),
      R => SR(0)
    );
\derecho_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(6),
      Q => derecho_reg(6),
      R => SR(0)
    );
\derecho_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(7),
      Q => derecho_reg(7),
      R => SR(0)
    );
\derecho_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(8),
      Q => derecho_reg(8),
      R => SR(0)
    );
\derecho_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[5][31]\(9),
      Q => derecho_reg(9),
      R => SR(0)
    );
\inferior_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(0),
      Q => inferior_reg(0),
      R => SR(0)
    );
\inferior_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(10),
      Q => inferior_reg(10),
      R => SR(0)
    );
\inferior_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(11),
      Q => inferior_reg(11),
      R => SR(0)
    );
\inferior_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(12),
      Q => inferior_reg(12),
      R => SR(0)
    );
\inferior_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(13),
      Q => inferior_reg(13),
      R => SR(0)
    );
\inferior_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(14),
      Q => inferior_reg(14),
      R => SR(0)
    );
\inferior_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(15),
      Q => inferior_reg(15),
      R => SR(0)
    );
\inferior_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(16),
      Q => inferior_reg(16),
      R => SR(0)
    );
\inferior_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(17),
      Q => inferior_reg(17),
      R => SR(0)
    );
\inferior_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(18),
      Q => inferior_reg(18),
      R => SR(0)
    );
\inferior_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(19),
      Q => inferior_reg(19),
      R => SR(0)
    );
\inferior_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(1),
      Q => inferior_reg(1),
      R => SR(0)
    );
\inferior_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(20),
      Q => inferior_reg(20),
      R => SR(0)
    );
\inferior_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(21),
      Q => inferior_reg(21),
      R => SR(0)
    );
\inferior_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(22),
      Q => inferior_reg(22),
      R => SR(0)
    );
\inferior_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(23),
      Q => inferior_reg(23),
      R => SR(0)
    );
\inferior_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(24),
      Q => inferior_reg(24),
      R => SR(0)
    );
\inferior_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(25),
      Q => inferior_reg(25),
      R => SR(0)
    );
\inferior_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(26),
      Q => inferior_reg(26),
      R => SR(0)
    );
\inferior_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(27),
      Q => inferior_reg(27),
      R => SR(0)
    );
\inferior_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(28),
      Q => inferior_reg(28),
      R => SR(0)
    );
\inferior_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(29),
      Q => inferior_reg(29),
      R => SR(0)
    );
\inferior_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(2),
      Q => inferior_reg(2),
      R => SR(0)
    );
\inferior_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(30),
      Q => inferior_reg(30),
      R => SR(0)
    );
\inferior_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(31),
      Q => inferior_reg(31),
      R => SR(0)
    );
\inferior_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(3),
      Q => inferior_reg(3),
      R => SR(0)
    );
\inferior_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(4),
      Q => inferior_reg(4),
      R => SR(0)
    );
\inferior_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(5),
      Q => inferior_reg(5),
      R => SR(0)
    );
\inferior_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(6),
      Q => inferior_reg(6),
      R => SR(0)
    );
\inferior_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(7),
      Q => inferior_reg(7),
      R => SR(0)
    );
\inferior_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(8),
      Q => inferior_reg(8),
      R => SR(0)
    );
\inferior_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[5][31]\(9),
      Q => inferior_reg(9),
      R => SR(0)
    );
\izquierdo_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => izquierdo_reg(0),
      R => SR(0)
    );
\izquierdo_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(10),
      Q => izquierdo_reg(10),
      R => SR(0)
    );
\izquierdo_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(11),
      Q => izquierdo_reg(11),
      R => SR(0)
    );
\izquierdo_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(12),
      Q => izquierdo_reg(12),
      R => SR(0)
    );
\izquierdo_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(13),
      Q => izquierdo_reg(13),
      R => SR(0)
    );
\izquierdo_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(14),
      Q => izquierdo_reg(14),
      R => SR(0)
    );
\izquierdo_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(15),
      Q => izquierdo_reg(15),
      R => SR(0)
    );
\izquierdo_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(16),
      Q => izquierdo_reg(16),
      R => SR(0)
    );
\izquierdo_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(17),
      Q => izquierdo_reg(17),
      R => SR(0)
    );
\izquierdo_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(18),
      Q => izquierdo_reg(18),
      R => SR(0)
    );
\izquierdo_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(19),
      Q => izquierdo_reg(19),
      R => SR(0)
    );
\izquierdo_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => izquierdo_reg(1),
      R => SR(0)
    );
\izquierdo_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(20),
      Q => izquierdo_reg(20),
      R => SR(0)
    );
\izquierdo_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(21),
      Q => izquierdo_reg(21),
      R => SR(0)
    );
\izquierdo_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(22),
      Q => izquierdo_reg(22),
      R => SR(0)
    );
\izquierdo_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(23),
      Q => izquierdo_reg(23),
      R => SR(0)
    );
\izquierdo_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(24),
      Q => izquierdo_reg(24),
      R => SR(0)
    );
\izquierdo_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(25),
      Q => izquierdo_reg(25),
      R => SR(0)
    );
\izquierdo_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(26),
      Q => izquierdo_reg(26),
      R => SR(0)
    );
\izquierdo_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(27),
      Q => izquierdo_reg(27),
      R => SR(0)
    );
\izquierdo_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(28),
      Q => izquierdo_reg(28),
      R => SR(0)
    );
\izquierdo_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(29),
      Q => izquierdo_reg(29),
      R => SR(0)
    );
\izquierdo_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => izquierdo_reg(2),
      R => SR(0)
    );
\izquierdo_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(30),
      Q => izquierdo_reg(30),
      R => SR(0)
    );
\izquierdo_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(31),
      Q => izquierdo_reg(31),
      R => SR(0)
    );
\izquierdo_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => izquierdo_reg(3),
      R => SR(0)
    );
\izquierdo_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(4),
      Q => izquierdo_reg(4),
      R => SR(0)
    );
\izquierdo_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(5),
      Q => izquierdo_reg(5),
      R => SR(0)
    );
\izquierdo_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(6),
      Q => izquierdo_reg(6),
      R => SR(0)
    );
\izquierdo_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(7),
      Q => izquierdo_reg(7),
      R => SR(0)
    );
\izquierdo_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(8),
      Q => izquierdo_reg(8),
      R => SR(0)
    );
\izquierdo_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(9),
      Q => izquierdo_reg(9),
      R => SR(0)
    );
\superior_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(0),
      Q => superior_reg(0),
      R => SR(0)
    );
\superior_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(10),
      Q => superior_reg(10),
      R => SR(0)
    );
\superior_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(11),
      Q => superior_reg(11),
      R => SR(0)
    );
\superior_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(12),
      Q => superior_reg(12),
      R => SR(0)
    );
\superior_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(13),
      Q => superior_reg(13),
      R => SR(0)
    );
\superior_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(14),
      Q => superior_reg(14),
      R => SR(0)
    );
\superior_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(15),
      Q => superior_reg(15),
      R => SR(0)
    );
\superior_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(16),
      Q => superior_reg(16),
      R => SR(0)
    );
\superior_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(17),
      Q => superior_reg(17),
      R => SR(0)
    );
\superior_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(18),
      Q => superior_reg(18),
      R => SR(0)
    );
\superior_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(19),
      Q => superior_reg(19),
      R => SR(0)
    );
\superior_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(1),
      Q => superior_reg(1),
      R => SR(0)
    );
\superior_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(20),
      Q => superior_reg(20),
      R => SR(0)
    );
\superior_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(21),
      Q => superior_reg(21),
      R => SR(0)
    );
\superior_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(22),
      Q => superior_reg(22),
      R => SR(0)
    );
\superior_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(23),
      Q => superior_reg(23),
      R => SR(0)
    );
\superior_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(24),
      Q => superior_reg(24),
      R => SR(0)
    );
\superior_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(25),
      Q => superior_reg(25),
      R => SR(0)
    );
\superior_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(26),
      Q => superior_reg(26),
      R => SR(0)
    );
\superior_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(27),
      Q => superior_reg(27),
      R => SR(0)
    );
\superior_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(28),
      Q => superior_reg(28),
      R => SR(0)
    );
\superior_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(29),
      Q => superior_reg(29),
      R => SR(0)
    );
\superior_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(2),
      Q => superior_reg(2),
      R => SR(0)
    );
\superior_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(30),
      Q => superior_reg(30),
      R => SR(0)
    );
\superior_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(31),
      Q => superior_reg(31),
      R => SR(0)
    );
\superior_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(3),
      Q => superior_reg(3),
      R => SR(0)
    );
\superior_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(4),
      Q => superior_reg(4),
      R => SR(0)
    );
\superior_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(5),
      Q => superior_reg(5),
      R => SR(0)
    );
\superior_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(6),
      Q => superior_reg(6),
      R => SR(0)
    );
\superior_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(7),
      Q => superior_reg(7),
      R => SR(0)
    );
\superior_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(8),
      Q => superior_reg(8),
      R => SR(0)
    );
\superior_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[5][31]\(9),
      Q => superior_reg(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity calculoDeCelda_5 is
  port (
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    \in_tsuperior[6][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tinferior[6][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tderecha[6][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of calculoDeCelda_5 : entity is "calculoDeCelda";
end calculoDeCelda_5;

architecture STRUCTURE of calculoDeCelda_5 is
  signal celda : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \celda_reg[13]_i_10__5_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_11__5_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_12__5_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_13__5_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_2__5_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_3__5_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_4__5_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_5__5_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_10__5_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_11__5_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_12__5_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_13__5_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_2__5_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_3__5_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_4__5_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_5__5_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_10__5_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_9__5_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_10__5_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_11__5_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_12__5_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_13__5_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_2__5_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_3__5_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_4__5_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_5__5_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_10__5_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_11__5_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_12__5_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_13__5_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_2__5_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_3__5_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_4__5_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_5__5_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_10__5_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_11__5_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_12__5_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_13__5_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_2__5_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_3__5_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_4__5_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_5__5_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_9__5_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_10__5_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_11__5_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_12__5_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_13__5_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_2__5_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_3__5_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_4__5_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_5__5_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_10__5_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_11__5_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_12__5_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_13__5_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_2__5_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_3__5_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_4__5_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_5__5_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal derecho_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal inferior_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal izquierdo_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal superior_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_celda_reg_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_celda_reg_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \celda_reg[13]_i_13__5\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \celda_reg[1]_i_10__5\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \celda_reg[5]_i_13__5\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \celda_reg[9]_i_10__5\ : label is "soft_lutpair13";
begin
\celda_reg[13]_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(13),
      I1 => inferior_reg(13),
      I2 => izquierdo_reg(13),
      O => \celda_reg[13]_i_10__5_n_0\
    );
\celda_reg[13]_i_11__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(12),
      I1 => superior_reg(12),
      I2 => izquierdo_reg(12),
      O => \celda_reg[13]_i_11__5_n_0\
    );
\celda_reg[13]_i_12__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(11),
      I1 => izquierdo_reg(11),
      I2 => inferior_reg(11),
      O => \celda_reg[13]_i_12__5_n_0\
    );
\celda_reg[13]_i_13__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(10),
      I1 => superior_reg(10),
      I2 => izquierdo_reg(10),
      O => \celda_reg[13]_i_13__5_n_0\
    );
\celda_reg[13]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(14),
      I1 => izquierdo_reg(14),
      I2 => superior_reg(14),
      I3 => \celda_reg[13]_i_10__5_n_0\,
      I4 => derecho_reg(14),
      O => \celda_reg[13]_i_2__5_n_0\
    );
\celda_reg[13]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(13),
      I1 => izquierdo_reg(13),
      I2 => superior_reg(13),
      I3 => \celda_reg[13]_i_11__5_n_0\,
      I4 => derecho_reg(13),
      O => \celda_reg[13]_i_3__5_n_0\
    );
\celda_reg[13]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(12),
      I1 => izquierdo_reg(12),
      I2 => superior_reg(12),
      I3 => \celda_reg[13]_i_12__5_n_0\,
      I4 => derecho_reg(12),
      O => \celda_reg[13]_i_4__5_n_0\
    );
\celda_reg[13]_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(11),
      I1 => izquierdo_reg(11),
      I2 => superior_reg(11),
      I3 => \celda_reg[13]_i_13__5_n_0\,
      I4 => derecho_reg(11),
      O => \celda_reg[13]_i_5__5_n_0\
    );
\celda_reg[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_2__5_n_0\,
      I1 => superior_reg(15),
      I2 => izquierdo_reg(15),
      I3 => inferior_reg(15),
      I4 => derecho_reg(15),
      I5 => \celda_reg[17]_i_13__5_n_0\,
      O => \celda_reg[13]_i_6_n_0\
    );
\celda_reg[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_3__5_n_0\,
      I1 => superior_reg(14),
      I2 => izquierdo_reg(14),
      I3 => inferior_reg(14),
      I4 => derecho_reg(14),
      I5 => \celda_reg[13]_i_10__5_n_0\,
      O => \celda_reg[13]_i_7_n_0\
    );
\celda_reg[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_4__5_n_0\,
      I1 => superior_reg(13),
      I2 => izquierdo_reg(13),
      I3 => inferior_reg(13),
      I4 => derecho_reg(13),
      I5 => \celda_reg[13]_i_11__5_n_0\,
      O => \celda_reg[13]_i_8_n_0\
    );
\celda_reg[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_5__5_n_0\,
      I1 => superior_reg(12),
      I2 => izquierdo_reg(12),
      I3 => inferior_reg(12),
      I4 => derecho_reg(12),
      I5 => \celda_reg[13]_i_12__5_n_0\,
      O => \celda_reg[13]_i_9_n_0\
    );
\celda_reg[17]_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(17),
      I1 => izquierdo_reg(17),
      I2 => inferior_reg(17),
      O => \celda_reg[17]_i_10__5_n_0\
    );
\celda_reg[17]_i_11__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(16),
      I1 => inferior_reg(16),
      I2 => izquierdo_reg(16),
      O => \celda_reg[17]_i_11__5_n_0\
    );
\celda_reg[17]_i_12__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(15),
      I1 => superior_reg(15),
      I2 => izquierdo_reg(15),
      O => \celda_reg[17]_i_12__5_n_0\
    );
\celda_reg[17]_i_13__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(14),
      I1 => izquierdo_reg(14),
      I2 => inferior_reg(14),
      O => \celda_reg[17]_i_13__5_n_0\
    );
\celda_reg[17]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(18),
      I1 => izquierdo_reg(18),
      I2 => superior_reg(18),
      I3 => \celda_reg[17]_i_10__5_n_0\,
      I4 => derecho_reg(18),
      O => \celda_reg[17]_i_2__5_n_0\
    );
\celda_reg[17]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(17),
      I1 => izquierdo_reg(17),
      I2 => superior_reg(17),
      I3 => \celda_reg[17]_i_11__5_n_0\,
      I4 => derecho_reg(17),
      O => \celda_reg[17]_i_3__5_n_0\
    );
\celda_reg[17]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(16),
      I1 => izquierdo_reg(16),
      I2 => superior_reg(16),
      I3 => \celda_reg[17]_i_12__5_n_0\,
      I4 => derecho_reg(16),
      O => \celda_reg[17]_i_4__5_n_0\
    );
\celda_reg[17]_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(15),
      I1 => izquierdo_reg(15),
      I2 => superior_reg(15),
      I3 => \celda_reg[17]_i_13__5_n_0\,
      I4 => derecho_reg(15),
      O => \celda_reg[17]_i_5__5_n_0\
    );
\celda_reg[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_2__5_n_0\,
      I1 => superior_reg(19),
      I2 => izquierdo_reg(19),
      I3 => inferior_reg(19),
      I4 => derecho_reg(19),
      I5 => \celda_reg[21]_i_13__5_n_0\,
      O => \celda_reg[17]_i_6_n_0\
    );
\celda_reg[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_3__5_n_0\,
      I1 => superior_reg(18),
      I2 => izquierdo_reg(18),
      I3 => inferior_reg(18),
      I4 => derecho_reg(18),
      I5 => \celda_reg[17]_i_10__5_n_0\,
      O => \celda_reg[17]_i_7_n_0\
    );
\celda_reg[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_4__5_n_0\,
      I1 => superior_reg(17),
      I2 => izquierdo_reg(17),
      I3 => inferior_reg(17),
      I4 => derecho_reg(17),
      I5 => \celda_reg[17]_i_11__5_n_0\,
      O => \celda_reg[17]_i_8_n_0\
    );
\celda_reg[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_5__5_n_0\,
      I1 => superior_reg(16),
      I2 => izquierdo_reg(16),
      I3 => inferior_reg(16),
      I4 => derecho_reg(16),
      I5 => \celda_reg[17]_i_12__5_n_0\,
      O => \celda_reg[17]_i_9_n_0\
    );
\celda_reg[1]_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(2),
      I1 => izquierdo_reg(2),
      I2 => superior_reg(2),
      O => \celda_reg[1]_i_10__5_n_0\
    );
\celda_reg[1]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(2),
      I1 => izquierdo_reg(2),
      I2 => superior_reg(2),
      I3 => \celda_reg[1]_i_9__5_n_0\,
      I4 => derecho_reg(2),
      O => \celda_reg[1]_i_2__5_n_0\
    );
\celda_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \celda_reg[1]_i_9__5_n_0\,
      I1 => derecho_reg(2),
      I2 => inferior_reg(2),
      I3 => izquierdo_reg(2),
      I4 => superior_reg(2),
      O => \celda_reg[1]_i_3_n_0\
    );
\celda_reg[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(1),
      I1 => izquierdo_reg(1),
      I2 => inferior_reg(1),
      I3 => derecho_reg(1),
      O => \celda_reg[1]_i_4_n_0\
    );
\celda_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[1]_i_2__5_n_0\,
      I1 => superior_reg(3),
      I2 => izquierdo_reg(3),
      I3 => inferior_reg(3),
      I4 => derecho_reg(3),
      I5 => \celda_reg[5]_i_13__5_n_0\,
      O => \celda_reg[1]_i_5_n_0\
    );
\celda_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \celda_reg[1]_i_10__5_n_0\,
      I1 => derecho_reg(2),
      I2 => derecho_reg(1),
      I3 => inferior_reg(1),
      I4 => izquierdo_reg(1),
      I5 => superior_reg(1),
      O => \celda_reg[1]_i_6_n_0\
    );
\celda_reg[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \celda_reg[1]_i_4_n_0\,
      I1 => inferior_reg(0),
      I2 => superior_reg(0),
      I3 => izquierdo_reg(0),
      O => \celda_reg[1]_i_7_n_0\
    );
\celda_reg[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(0),
      I1 => izquierdo_reg(0),
      I2 => inferior_reg(0),
      I3 => derecho_reg(0),
      O => \celda_reg[1]_i_8_n_0\
    );
\celda_reg[1]_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(1),
      I1 => izquierdo_reg(1),
      I2 => superior_reg(1),
      O => \celda_reg[1]_i_9__5_n_0\
    );
\celda_reg[21]_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(21),
      I1 => izquierdo_reg(21),
      I2 => inferior_reg(21),
      O => \celda_reg[21]_i_10__5_n_0\
    );
\celda_reg[21]_i_11__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(20),
      I1 => superior_reg(20),
      I2 => izquierdo_reg(20),
      O => \celda_reg[21]_i_11__5_n_0\
    );
\celda_reg[21]_i_12__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(19),
      I1 => izquierdo_reg(19),
      I2 => inferior_reg(19),
      O => \celda_reg[21]_i_12__5_n_0\
    );
\celda_reg[21]_i_13__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(18),
      I1 => superior_reg(18),
      I2 => izquierdo_reg(18),
      O => \celda_reg[21]_i_13__5_n_0\
    );
\celda_reg[21]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(22),
      I1 => izquierdo_reg(22),
      I2 => superior_reg(22),
      I3 => \celda_reg[21]_i_10__5_n_0\,
      I4 => derecho_reg(22),
      O => \celda_reg[21]_i_2__5_n_0\
    );
\celda_reg[21]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(21),
      I1 => izquierdo_reg(21),
      I2 => superior_reg(21),
      I3 => \celda_reg[21]_i_11__5_n_0\,
      I4 => derecho_reg(21),
      O => \celda_reg[21]_i_3__5_n_0\
    );
\celda_reg[21]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(20),
      I1 => izquierdo_reg(20),
      I2 => superior_reg(20),
      I3 => \celda_reg[21]_i_12__5_n_0\,
      I4 => derecho_reg(20),
      O => \celda_reg[21]_i_4__5_n_0\
    );
\celda_reg[21]_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(19),
      I1 => izquierdo_reg(19),
      I2 => superior_reg(19),
      I3 => \celda_reg[21]_i_13__5_n_0\,
      I4 => derecho_reg(19),
      O => \celda_reg[21]_i_5__5_n_0\
    );
\celda_reg[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_2__5_n_0\,
      I1 => superior_reg(23),
      I2 => izquierdo_reg(23),
      I3 => inferior_reg(23),
      I4 => derecho_reg(23),
      I5 => \celda_reg[25]_i_13__5_n_0\,
      O => \celda_reg[21]_i_6_n_0\
    );
\celda_reg[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_3__5_n_0\,
      I1 => superior_reg(22),
      I2 => izquierdo_reg(22),
      I3 => inferior_reg(22),
      I4 => derecho_reg(22),
      I5 => \celda_reg[21]_i_10__5_n_0\,
      O => \celda_reg[21]_i_7_n_0\
    );
\celda_reg[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_4__5_n_0\,
      I1 => superior_reg(21),
      I2 => izquierdo_reg(21),
      I3 => inferior_reg(21),
      I4 => derecho_reg(21),
      I5 => \celda_reg[21]_i_11__5_n_0\,
      O => \celda_reg[21]_i_8_n_0\
    );
\celda_reg[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_5__5_n_0\,
      I1 => superior_reg(20),
      I2 => izquierdo_reg(20),
      I3 => inferior_reg(20),
      I4 => derecho_reg(20),
      I5 => \celda_reg[21]_i_12__5_n_0\,
      O => \celda_reg[21]_i_9_n_0\
    );
\celda_reg[25]_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(25),
      I1 => izquierdo_reg(25),
      I2 => inferior_reg(25),
      O => \celda_reg[25]_i_10__5_n_0\
    );
\celda_reg[25]_i_11__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(24),
      I1 => superior_reg(24),
      I2 => izquierdo_reg(24),
      O => \celda_reg[25]_i_11__5_n_0\
    );
\celda_reg[25]_i_12__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(23),
      I1 => izquierdo_reg(23),
      I2 => inferior_reg(23),
      O => \celda_reg[25]_i_12__5_n_0\
    );
\celda_reg[25]_i_13__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(22),
      I1 => superior_reg(22),
      I2 => inferior_reg(22),
      O => \celda_reg[25]_i_13__5_n_0\
    );
\celda_reg[25]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(26),
      I1 => izquierdo_reg(26),
      I2 => superior_reg(26),
      I3 => \celda_reg[25]_i_10__5_n_0\,
      I4 => derecho_reg(26),
      O => \celda_reg[25]_i_2__5_n_0\
    );
\celda_reg[25]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(25),
      I1 => izquierdo_reg(25),
      I2 => superior_reg(25),
      I3 => \celda_reg[25]_i_11__5_n_0\,
      I4 => derecho_reg(25),
      O => \celda_reg[25]_i_3__5_n_0\
    );
\celda_reg[25]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(24),
      I1 => izquierdo_reg(24),
      I2 => superior_reg(24),
      I3 => \celda_reg[25]_i_12__5_n_0\,
      I4 => derecho_reg(24),
      O => \celda_reg[25]_i_4__5_n_0\
    );
\celda_reg[25]_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(23),
      I1 => izquierdo_reg(23),
      I2 => superior_reg(23),
      I3 => \celda_reg[25]_i_13__5_n_0\,
      I4 => derecho_reg(23),
      O => \celda_reg[25]_i_5__5_n_0\
    );
\celda_reg[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_2__5_n_0\,
      I1 => superior_reg(27),
      I2 => izquierdo_reg(27),
      I3 => inferior_reg(27),
      I4 => derecho_reg(27),
      I5 => \celda_reg[29]_i_11__5_n_0\,
      O => \celda_reg[25]_i_6_n_0\
    );
\celda_reg[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_3__5_n_0\,
      I1 => superior_reg(26),
      I2 => izquierdo_reg(26),
      I3 => inferior_reg(26),
      I4 => derecho_reg(26),
      I5 => \celda_reg[25]_i_10__5_n_0\,
      O => \celda_reg[25]_i_7_n_0\
    );
\celda_reg[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_4__5_n_0\,
      I1 => superior_reg(25),
      I2 => izquierdo_reg(25),
      I3 => inferior_reg(25),
      I4 => derecho_reg(25),
      I5 => \celda_reg[25]_i_11__5_n_0\,
      O => \celda_reg[25]_i_8_n_0\
    );
\celda_reg[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_5__5_n_0\,
      I1 => superior_reg(24),
      I2 => izquierdo_reg(24),
      I3 => inferior_reg(24),
      I4 => derecho_reg(24),
      I5 => \celda_reg[25]_i_12__5_n_0\,
      O => \celda_reg[25]_i_9_n_0\
    );
\celda_reg[29]_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(27),
      I1 => izquierdo_reg(27),
      I2 => inferior_reg(27),
      O => \celda_reg[29]_i_10__5_n_0\
    );
\celda_reg[29]_i_11__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(26),
      I1 => superior_reg(26),
      I2 => inferior_reg(26),
      O => \celda_reg[29]_i_11__5_n_0\
    );
\celda_reg[29]_i_12__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(29),
      I1 => izquierdo_reg(29),
      I2 => superior_reg(29),
      O => \celda_reg[29]_i_12__5_n_0\
    );
\celda_reg[29]_i_13__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(31),
      I1 => izquierdo_reg(31),
      I2 => inferior_reg(31),
      I3 => derecho_reg(31),
      O => \celda_reg[29]_i_13__5_n_0\
    );
\celda_reg[29]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(29),
      I1 => izquierdo_reg(29),
      I2 => superior_reg(29),
      I3 => \celda_reg[29]_i_9__5_n_0\,
      I4 => derecho_reg(29),
      O => \celda_reg[29]_i_2__5_n_0\
    );
\celda_reg[29]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(28),
      I1 => izquierdo_reg(28),
      I2 => superior_reg(28),
      I3 => \celda_reg[29]_i_10__5_n_0\,
      I4 => derecho_reg(28),
      O => \celda_reg[29]_i_3__5_n_0\
    );
\celda_reg[29]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(27),
      I1 => izquierdo_reg(27),
      I2 => superior_reg(27),
      I3 => \celda_reg[29]_i_11__5_n_0\,
      I4 => derecho_reg(27),
      O => \celda_reg[29]_i_4__5_n_0\
    );
\celda_reg[29]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => derecho_reg(30),
      I1 => \celda_reg[29]_i_12__5_n_0\,
      I2 => \celda_reg[29]_i_13__5_n_0\,
      I3 => superior_reg(30),
      I4 => inferior_reg(30),
      I5 => izquierdo_reg(30),
      O => \celda_reg[29]_i_5__5_n_0\
    );
\celda_reg[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_2__5_n_0\,
      I1 => superior_reg(30),
      I2 => izquierdo_reg(30),
      I3 => inferior_reg(30),
      I4 => derecho_reg(30),
      I5 => \celda_reg[29]_i_12__5_n_0\,
      O => \celda_reg[29]_i_6_n_0\
    );
\celda_reg[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_3__5_n_0\,
      I1 => superior_reg(29),
      I2 => izquierdo_reg(29),
      I3 => inferior_reg(29),
      I4 => derecho_reg(29),
      I5 => \celda_reg[29]_i_9__5_n_0\,
      O => \celda_reg[29]_i_7_n_0\
    );
\celda_reg[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_4__5_n_0\,
      I1 => superior_reg(28),
      I2 => izquierdo_reg(28),
      I3 => inferior_reg(28),
      I4 => derecho_reg(28),
      I5 => \celda_reg[29]_i_10__5_n_0\,
      O => \celda_reg[29]_i_8_n_0\
    );
\celda_reg[29]_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(28),
      I1 => superior_reg(28),
      I2 => inferior_reg(28),
      O => \celda_reg[29]_i_9__5_n_0\
    );
\celda_reg[5]_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(6),
      I1 => izquierdo_reg(6),
      I2 => superior_reg(6),
      O => \celda_reg[5]_i_10__5_n_0\
    );
\celda_reg[5]_i_11__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(5),
      I1 => izquierdo_reg(5),
      I2 => superior_reg(5),
      O => \celda_reg[5]_i_11__5_n_0\
    );
\celda_reg[5]_i_12__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(3),
      I1 => izquierdo_reg(3),
      I2 => superior_reg(3),
      O => \celda_reg[5]_i_12__5_n_0\
    );
\celda_reg[5]_i_13__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(2),
      I1 => superior_reg(2),
      I2 => inferior_reg(2),
      O => \celda_reg[5]_i_13__5_n_0\
    );
\celda_reg[5]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(6),
      I1 => superior_reg(5),
      I2 => izquierdo_reg(5),
      I3 => inferior_reg(5),
      I4 => \celda_reg[5]_i_10__5_n_0\,
      O => \celda_reg[5]_i_2__5_n_0\
    );
\celda_reg[5]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(5),
      I1 => izquierdo_reg(4),
      I2 => superior_reg(4),
      I3 => inferior_reg(4),
      I4 => \celda_reg[5]_i_11__5_n_0\,
      O => \celda_reg[5]_i_3__5_n_0\
    );
\celda_reg[5]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(4),
      I1 => izquierdo_reg(4),
      I2 => superior_reg(4),
      I3 => \celda_reg[5]_i_12__5_n_0\,
      I4 => derecho_reg(4),
      O => \celda_reg[5]_i_4__5_n_0\
    );
\celda_reg[5]_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(3),
      I1 => izquierdo_reg(3),
      I2 => superior_reg(3),
      I3 => \celda_reg[5]_i_13__5_n_0\,
      I4 => derecho_reg(3),
      O => \celda_reg[5]_i_5__5_n_0\
    );
\celda_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_2__5_n_0\,
      I1 => \celda_reg[9]_i_13__5_n_0\,
      I2 => derecho_reg(7),
      I3 => inferior_reg(6),
      I4 => superior_reg(6),
      I5 => izquierdo_reg(6),
      O => \celda_reg[5]_i_6_n_0\
    );
\celda_reg[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_3__5_n_0\,
      I1 => \celda_reg[5]_i_10__5_n_0\,
      I2 => derecho_reg(6),
      I3 => inferior_reg(5),
      I4 => izquierdo_reg(5),
      I5 => superior_reg(5),
      O => \celda_reg[5]_i_7_n_0\
    );
\celda_reg[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_4__5_n_0\,
      I1 => \celda_reg[5]_i_11__5_n_0\,
      I2 => derecho_reg(5),
      I3 => inferior_reg(4),
      I4 => superior_reg(4),
      I5 => izquierdo_reg(4),
      O => \celda_reg[5]_i_8_n_0\
    );
\celda_reg[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[5]_i_5__5_n_0\,
      I1 => superior_reg(4),
      I2 => izquierdo_reg(4),
      I3 => inferior_reg(4),
      I4 => derecho_reg(4),
      I5 => \celda_reg[5]_i_12__5_n_0\,
      O => \celda_reg[5]_i_9_n_0\
    );
\celda_reg[9]_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(10),
      I1 => izquierdo_reg(10),
      I2 => superior_reg(10),
      O => \celda_reg[9]_i_10__5_n_0\
    );
\celda_reg[9]_i_11__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(9),
      I1 => izquierdo_reg(9),
      I2 => superior_reg(9),
      O => \celda_reg[9]_i_11__5_n_0\
    );
\celda_reg[9]_i_12__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(8),
      I1 => izquierdo_reg(8),
      I2 => superior_reg(8),
      O => \celda_reg[9]_i_12__5_n_0\
    );
\celda_reg[9]_i_13__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(7),
      I1 => izquierdo_reg(7),
      I2 => superior_reg(7),
      O => \celda_reg[9]_i_13__5_n_0\
    );
\celda_reg[9]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(10),
      I1 => superior_reg(9),
      I2 => izquierdo_reg(9),
      I3 => inferior_reg(9),
      I4 => \celda_reg[9]_i_10__5_n_0\,
      O => \celda_reg[9]_i_2__5_n_0\
    );
\celda_reg[9]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(9),
      I1 => izquierdo_reg(8),
      I2 => superior_reg(8),
      I3 => inferior_reg(8),
      I4 => \celda_reg[9]_i_11__5_n_0\,
      O => \celda_reg[9]_i_3__5_n_0\
    );
\celda_reg[9]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(8),
      I1 => superior_reg(7),
      I2 => izquierdo_reg(7),
      I3 => inferior_reg(7),
      I4 => \celda_reg[9]_i_12__5_n_0\,
      O => \celda_reg[9]_i_4__5_n_0\
    );
\celda_reg[9]_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(7),
      I1 => izquierdo_reg(6),
      I2 => superior_reg(6),
      I3 => inferior_reg(6),
      I4 => \celda_reg[9]_i_13__5_n_0\,
      O => \celda_reg[9]_i_5__5_n_0\
    );
\celda_reg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[9]_i_2__5_n_0\,
      I1 => superior_reg(11),
      I2 => izquierdo_reg(11),
      I3 => inferior_reg(11),
      I4 => derecho_reg(11),
      I5 => \celda_reg[13]_i_13__5_n_0\,
      O => \celda_reg[9]_i_6_n_0\
    );
\celda_reg[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_3__5_n_0\,
      I1 => \celda_reg[9]_i_10__5_n_0\,
      I2 => derecho_reg(10),
      I3 => inferior_reg(9),
      I4 => izquierdo_reg(9),
      I5 => superior_reg(9),
      O => \celda_reg[9]_i_7_n_0\
    );
\celda_reg[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_4__5_n_0\,
      I1 => \celda_reg[9]_i_11__5_n_0\,
      I2 => derecho_reg(9),
      I3 => inferior_reg(8),
      I4 => superior_reg(8),
      I5 => izquierdo_reg(8),
      O => \celda_reg[9]_i_8_n_0\
    );
\celda_reg[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_5__5_n_0\,
      I1 => \celda_reg[9]_i_12__5_n_0\,
      I2 => derecho_reg(8),
      I3 => inferior_reg(7),
      I4 => izquierdo_reg(7),
      I5 => superior_reg(7),
      O => \celda_reg[9]_i_9_n_0\
    );
\celda_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(0),
      Q => Q(0),
      R => SR(0)
    );
\celda_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(10),
      Q => Q(10),
      R => SR(0)
    );
\celda_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(11),
      Q => Q(11),
      R => SR(0)
    );
\celda_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(12),
      Q => Q(12),
      R => SR(0)
    );
\celda_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(13),
      Q => Q(13),
      R => SR(0)
    );
\celda_reg_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[9]_i_1_n_0\,
      CO(3) => \celda_reg_reg[13]_i_1_n_0\,
      CO(2) => \celda_reg_reg[13]_i_1_n_1\,
      CO(1) => \celda_reg_reg[13]_i_1_n_2\,
      CO(0) => \celda_reg_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[13]_i_2__5_n_0\,
      DI(2) => \celda_reg[13]_i_3__5_n_0\,
      DI(1) => \celda_reg[13]_i_4__5_n_0\,
      DI(0) => \celda_reg[13]_i_5__5_n_0\,
      O(3 downto 0) => celda(13 downto 10),
      S(3) => \celda_reg[13]_i_6_n_0\,
      S(2) => \celda_reg[13]_i_7_n_0\,
      S(1) => \celda_reg[13]_i_8_n_0\,
      S(0) => \celda_reg[13]_i_9_n_0\
    );
\celda_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(14),
      Q => Q(14),
      R => SR(0)
    );
\celda_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(15),
      Q => Q(15),
      R => SR(0)
    );
\celda_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(16),
      Q => Q(16),
      R => SR(0)
    );
\celda_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(17),
      Q => Q(17),
      R => SR(0)
    );
\celda_reg_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[13]_i_1_n_0\,
      CO(3) => \celda_reg_reg[17]_i_1_n_0\,
      CO(2) => \celda_reg_reg[17]_i_1_n_1\,
      CO(1) => \celda_reg_reg[17]_i_1_n_2\,
      CO(0) => \celda_reg_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[17]_i_2__5_n_0\,
      DI(2) => \celda_reg[17]_i_3__5_n_0\,
      DI(1) => \celda_reg[17]_i_4__5_n_0\,
      DI(0) => \celda_reg[17]_i_5__5_n_0\,
      O(3 downto 0) => celda(17 downto 14),
      S(3) => \celda_reg[17]_i_6_n_0\,
      S(2) => \celda_reg[17]_i_7_n_0\,
      S(1) => \celda_reg[17]_i_8_n_0\,
      S(0) => \celda_reg[17]_i_9_n_0\
    );
\celda_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(18),
      Q => Q(18),
      R => SR(0)
    );
\celda_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(19),
      Q => Q(19),
      R => SR(0)
    );
\celda_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(1),
      Q => Q(1),
      R => SR(0)
    );
\celda_reg_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \celda_reg_reg[1]_i_1_n_0\,
      CO(2) => \celda_reg_reg[1]_i_1_n_1\,
      CO(1) => \celda_reg_reg[1]_i_1_n_2\,
      CO(0) => \celda_reg_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[1]_i_2__5_n_0\,
      DI(2) => \celda_reg[1]_i_3_n_0\,
      DI(1) => \celda_reg[1]_i_4_n_0\,
      DI(0) => derecho_reg(0),
      O(3 downto 2) => celda(1 downto 0),
      O(1 downto 0) => \NLW_celda_reg_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \celda_reg[1]_i_5_n_0\,
      S(2) => \celda_reg[1]_i_6_n_0\,
      S(1) => \celda_reg[1]_i_7_n_0\,
      S(0) => \celda_reg[1]_i_8_n_0\
    );
\celda_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(20),
      Q => Q(20),
      R => SR(0)
    );
\celda_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(21),
      Q => Q(21),
      R => SR(0)
    );
\celda_reg_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[17]_i_1_n_0\,
      CO(3) => \celda_reg_reg[21]_i_1_n_0\,
      CO(2) => \celda_reg_reg[21]_i_1_n_1\,
      CO(1) => \celda_reg_reg[21]_i_1_n_2\,
      CO(0) => \celda_reg_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[21]_i_2__5_n_0\,
      DI(2) => \celda_reg[21]_i_3__5_n_0\,
      DI(1) => \celda_reg[21]_i_4__5_n_0\,
      DI(0) => \celda_reg[21]_i_5__5_n_0\,
      O(3 downto 0) => celda(21 downto 18),
      S(3) => \celda_reg[21]_i_6_n_0\,
      S(2) => \celda_reg[21]_i_7_n_0\,
      S(1) => \celda_reg[21]_i_8_n_0\,
      S(0) => \celda_reg[21]_i_9_n_0\
    );
\celda_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(22),
      Q => Q(22),
      R => SR(0)
    );
\celda_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(23),
      Q => Q(23),
      R => SR(0)
    );
\celda_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(24),
      Q => Q(24),
      R => SR(0)
    );
\celda_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(25),
      Q => Q(25),
      R => SR(0)
    );
\celda_reg_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[21]_i_1_n_0\,
      CO(3) => \celda_reg_reg[25]_i_1_n_0\,
      CO(2) => \celda_reg_reg[25]_i_1_n_1\,
      CO(1) => \celda_reg_reg[25]_i_1_n_2\,
      CO(0) => \celda_reg_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[25]_i_2__5_n_0\,
      DI(2) => \celda_reg[25]_i_3__5_n_0\,
      DI(1) => \celda_reg[25]_i_4__5_n_0\,
      DI(0) => \celda_reg[25]_i_5__5_n_0\,
      O(3 downto 0) => celda(25 downto 22),
      S(3) => \celda_reg[25]_i_6_n_0\,
      S(2) => \celda_reg[25]_i_7_n_0\,
      S(1) => \celda_reg[25]_i_8_n_0\,
      S(0) => \celda_reg[25]_i_9_n_0\
    );
\celda_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(26),
      Q => Q(26),
      R => SR(0)
    );
\celda_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(27),
      Q => Q(27),
      R => SR(0)
    );
\celda_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(28),
      Q => Q(28),
      R => SR(0)
    );
\celda_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(29),
      Q => Q(29),
      R => SR(0)
    );
\celda_reg_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[25]_i_1_n_0\,
      CO(3) => \NLW_celda_reg_reg[29]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \celda_reg_reg[29]_i_1_n_1\,
      CO(1) => \celda_reg_reg[29]_i_1_n_2\,
      CO(0) => \celda_reg_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \celda_reg[29]_i_2__5_n_0\,
      DI(1) => \celda_reg[29]_i_3__5_n_0\,
      DI(0) => \celda_reg[29]_i_4__5_n_0\,
      O(3 downto 0) => celda(29 downto 26),
      S(3) => \celda_reg[29]_i_5__5_n_0\,
      S(2) => \celda_reg[29]_i_6_n_0\,
      S(1) => \celda_reg[29]_i_7_n_0\,
      S(0) => \celda_reg[29]_i_8_n_0\
    );
\celda_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(2),
      Q => Q(2),
      R => SR(0)
    );
\celda_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(3),
      Q => Q(3),
      R => SR(0)
    );
\celda_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(4),
      Q => Q(4),
      R => SR(0)
    );
\celda_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(5),
      Q => Q(5),
      R => SR(0)
    );
\celda_reg_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[1]_i_1_n_0\,
      CO(3) => \celda_reg_reg[5]_i_1_n_0\,
      CO(2) => \celda_reg_reg[5]_i_1_n_1\,
      CO(1) => \celda_reg_reg[5]_i_1_n_2\,
      CO(0) => \celda_reg_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[5]_i_2__5_n_0\,
      DI(2) => \celda_reg[5]_i_3__5_n_0\,
      DI(1) => \celda_reg[5]_i_4__5_n_0\,
      DI(0) => \celda_reg[5]_i_5__5_n_0\,
      O(3 downto 0) => celda(5 downto 2),
      S(3) => \celda_reg[5]_i_6_n_0\,
      S(2) => \celda_reg[5]_i_7_n_0\,
      S(1) => \celda_reg[5]_i_8_n_0\,
      S(0) => \celda_reg[5]_i_9_n_0\
    );
\celda_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(6),
      Q => Q(6),
      R => SR(0)
    );
\celda_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(7),
      Q => Q(7),
      R => SR(0)
    );
\celda_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(8),
      Q => Q(8),
      R => SR(0)
    );
\celda_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(9),
      Q => Q(9),
      R => SR(0)
    );
\celda_reg_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[5]_i_1_n_0\,
      CO(3) => \celda_reg_reg[9]_i_1_n_0\,
      CO(2) => \celda_reg_reg[9]_i_1_n_1\,
      CO(1) => \celda_reg_reg[9]_i_1_n_2\,
      CO(0) => \celda_reg_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[9]_i_2__5_n_0\,
      DI(2) => \celda_reg[9]_i_3__5_n_0\,
      DI(1) => \celda_reg[9]_i_4__5_n_0\,
      DI(0) => \celda_reg[9]_i_5__5_n_0\,
      O(3 downto 0) => celda(9 downto 6),
      S(3) => \celda_reg[9]_i_6_n_0\,
      S(2) => \celda_reg[9]_i_7_n_0\,
      S(1) => \celda_reg[9]_i_8_n_0\,
      S(0) => \celda_reg[9]_i_9_n_0\
    );
\derecho_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(0),
      Q => derecho_reg(0),
      R => SR(0)
    );
\derecho_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(10),
      Q => derecho_reg(10),
      R => SR(0)
    );
\derecho_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(11),
      Q => derecho_reg(11),
      R => SR(0)
    );
\derecho_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(12),
      Q => derecho_reg(12),
      R => SR(0)
    );
\derecho_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(13),
      Q => derecho_reg(13),
      R => SR(0)
    );
\derecho_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(14),
      Q => derecho_reg(14),
      R => SR(0)
    );
\derecho_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(15),
      Q => derecho_reg(15),
      R => SR(0)
    );
\derecho_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(16),
      Q => derecho_reg(16),
      R => SR(0)
    );
\derecho_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(17),
      Q => derecho_reg(17),
      R => SR(0)
    );
\derecho_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(18),
      Q => derecho_reg(18),
      R => SR(0)
    );
\derecho_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(19),
      Q => derecho_reg(19),
      R => SR(0)
    );
\derecho_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(1),
      Q => derecho_reg(1),
      R => SR(0)
    );
\derecho_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(20),
      Q => derecho_reg(20),
      R => SR(0)
    );
\derecho_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(21),
      Q => derecho_reg(21),
      R => SR(0)
    );
\derecho_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(22),
      Q => derecho_reg(22),
      R => SR(0)
    );
\derecho_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(23),
      Q => derecho_reg(23),
      R => SR(0)
    );
\derecho_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(24),
      Q => derecho_reg(24),
      R => SR(0)
    );
\derecho_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(25),
      Q => derecho_reg(25),
      R => SR(0)
    );
\derecho_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(26),
      Q => derecho_reg(26),
      R => SR(0)
    );
\derecho_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(27),
      Q => derecho_reg(27),
      R => SR(0)
    );
\derecho_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(28),
      Q => derecho_reg(28),
      R => SR(0)
    );
\derecho_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(29),
      Q => derecho_reg(29),
      R => SR(0)
    );
\derecho_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(2),
      Q => derecho_reg(2),
      R => SR(0)
    );
\derecho_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(30),
      Q => derecho_reg(30),
      R => SR(0)
    );
\derecho_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(31),
      Q => derecho_reg(31),
      R => SR(0)
    );
\derecho_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(3),
      Q => derecho_reg(3),
      R => SR(0)
    );
\derecho_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(4),
      Q => derecho_reg(4),
      R => SR(0)
    );
\derecho_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(5),
      Q => derecho_reg(5),
      R => SR(0)
    );
\derecho_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(6),
      Q => derecho_reg(6),
      R => SR(0)
    );
\derecho_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(7),
      Q => derecho_reg(7),
      R => SR(0)
    );
\derecho_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(8),
      Q => derecho_reg(8),
      R => SR(0)
    );
\derecho_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[6][31]\(9),
      Q => derecho_reg(9),
      R => SR(0)
    );
\inferior_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(0),
      Q => inferior_reg(0),
      R => SR(0)
    );
\inferior_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(10),
      Q => inferior_reg(10),
      R => SR(0)
    );
\inferior_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(11),
      Q => inferior_reg(11),
      R => SR(0)
    );
\inferior_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(12),
      Q => inferior_reg(12),
      R => SR(0)
    );
\inferior_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(13),
      Q => inferior_reg(13),
      R => SR(0)
    );
\inferior_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(14),
      Q => inferior_reg(14),
      R => SR(0)
    );
\inferior_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(15),
      Q => inferior_reg(15),
      R => SR(0)
    );
\inferior_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(16),
      Q => inferior_reg(16),
      R => SR(0)
    );
\inferior_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(17),
      Q => inferior_reg(17),
      R => SR(0)
    );
\inferior_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(18),
      Q => inferior_reg(18),
      R => SR(0)
    );
\inferior_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(19),
      Q => inferior_reg(19),
      R => SR(0)
    );
\inferior_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(1),
      Q => inferior_reg(1),
      R => SR(0)
    );
\inferior_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(20),
      Q => inferior_reg(20),
      R => SR(0)
    );
\inferior_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(21),
      Q => inferior_reg(21),
      R => SR(0)
    );
\inferior_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(22),
      Q => inferior_reg(22),
      R => SR(0)
    );
\inferior_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(23),
      Q => inferior_reg(23),
      R => SR(0)
    );
\inferior_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(24),
      Q => inferior_reg(24),
      R => SR(0)
    );
\inferior_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(25),
      Q => inferior_reg(25),
      R => SR(0)
    );
\inferior_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(26),
      Q => inferior_reg(26),
      R => SR(0)
    );
\inferior_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(27),
      Q => inferior_reg(27),
      R => SR(0)
    );
\inferior_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(28),
      Q => inferior_reg(28),
      R => SR(0)
    );
\inferior_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(29),
      Q => inferior_reg(29),
      R => SR(0)
    );
\inferior_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(2),
      Q => inferior_reg(2),
      R => SR(0)
    );
\inferior_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(30),
      Q => inferior_reg(30),
      R => SR(0)
    );
\inferior_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(31),
      Q => inferior_reg(31),
      R => SR(0)
    );
\inferior_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(3),
      Q => inferior_reg(3),
      R => SR(0)
    );
\inferior_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(4),
      Q => inferior_reg(4),
      R => SR(0)
    );
\inferior_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(5),
      Q => inferior_reg(5),
      R => SR(0)
    );
\inferior_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(6),
      Q => inferior_reg(6),
      R => SR(0)
    );
\inferior_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(7),
      Q => inferior_reg(7),
      R => SR(0)
    );
\inferior_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(8),
      Q => inferior_reg(8),
      R => SR(0)
    );
\inferior_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[6][31]\(9),
      Q => inferior_reg(9),
      R => SR(0)
    );
\izquierdo_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => izquierdo_reg(0),
      R => SR(0)
    );
\izquierdo_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(10),
      Q => izquierdo_reg(10),
      R => SR(0)
    );
\izquierdo_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(11),
      Q => izquierdo_reg(11),
      R => SR(0)
    );
\izquierdo_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(12),
      Q => izquierdo_reg(12),
      R => SR(0)
    );
\izquierdo_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(13),
      Q => izquierdo_reg(13),
      R => SR(0)
    );
\izquierdo_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(14),
      Q => izquierdo_reg(14),
      R => SR(0)
    );
\izquierdo_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(15),
      Q => izquierdo_reg(15),
      R => SR(0)
    );
\izquierdo_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(16),
      Q => izquierdo_reg(16),
      R => SR(0)
    );
\izquierdo_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(17),
      Q => izquierdo_reg(17),
      R => SR(0)
    );
\izquierdo_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(18),
      Q => izquierdo_reg(18),
      R => SR(0)
    );
\izquierdo_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(19),
      Q => izquierdo_reg(19),
      R => SR(0)
    );
\izquierdo_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => izquierdo_reg(1),
      R => SR(0)
    );
\izquierdo_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(20),
      Q => izquierdo_reg(20),
      R => SR(0)
    );
\izquierdo_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(21),
      Q => izquierdo_reg(21),
      R => SR(0)
    );
\izquierdo_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(22),
      Q => izquierdo_reg(22),
      R => SR(0)
    );
\izquierdo_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(23),
      Q => izquierdo_reg(23),
      R => SR(0)
    );
\izquierdo_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(24),
      Q => izquierdo_reg(24),
      R => SR(0)
    );
\izquierdo_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(25),
      Q => izquierdo_reg(25),
      R => SR(0)
    );
\izquierdo_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(26),
      Q => izquierdo_reg(26),
      R => SR(0)
    );
\izquierdo_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(27),
      Q => izquierdo_reg(27),
      R => SR(0)
    );
\izquierdo_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(28),
      Q => izquierdo_reg(28),
      R => SR(0)
    );
\izquierdo_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(29),
      Q => izquierdo_reg(29),
      R => SR(0)
    );
\izquierdo_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => izquierdo_reg(2),
      R => SR(0)
    );
\izquierdo_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(30),
      Q => izquierdo_reg(30),
      R => SR(0)
    );
\izquierdo_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(31),
      Q => izquierdo_reg(31),
      R => SR(0)
    );
\izquierdo_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => izquierdo_reg(3),
      R => SR(0)
    );
\izquierdo_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(4),
      Q => izquierdo_reg(4),
      R => SR(0)
    );
\izquierdo_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(5),
      Q => izquierdo_reg(5),
      R => SR(0)
    );
\izquierdo_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(6),
      Q => izquierdo_reg(6),
      R => SR(0)
    );
\izquierdo_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(7),
      Q => izquierdo_reg(7),
      R => SR(0)
    );
\izquierdo_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(8),
      Q => izquierdo_reg(8),
      R => SR(0)
    );
\izquierdo_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(9),
      Q => izquierdo_reg(9),
      R => SR(0)
    );
\superior_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(0),
      Q => superior_reg(0),
      R => SR(0)
    );
\superior_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(10),
      Q => superior_reg(10),
      R => SR(0)
    );
\superior_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(11),
      Q => superior_reg(11),
      R => SR(0)
    );
\superior_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(12),
      Q => superior_reg(12),
      R => SR(0)
    );
\superior_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(13),
      Q => superior_reg(13),
      R => SR(0)
    );
\superior_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(14),
      Q => superior_reg(14),
      R => SR(0)
    );
\superior_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(15),
      Q => superior_reg(15),
      R => SR(0)
    );
\superior_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(16),
      Q => superior_reg(16),
      R => SR(0)
    );
\superior_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(17),
      Q => superior_reg(17),
      R => SR(0)
    );
\superior_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(18),
      Q => superior_reg(18),
      R => SR(0)
    );
\superior_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(19),
      Q => superior_reg(19),
      R => SR(0)
    );
\superior_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(1),
      Q => superior_reg(1),
      R => SR(0)
    );
\superior_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(20),
      Q => superior_reg(20),
      R => SR(0)
    );
\superior_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(21),
      Q => superior_reg(21),
      R => SR(0)
    );
\superior_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(22),
      Q => superior_reg(22),
      R => SR(0)
    );
\superior_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(23),
      Q => superior_reg(23),
      R => SR(0)
    );
\superior_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(24),
      Q => superior_reg(24),
      R => SR(0)
    );
\superior_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(25),
      Q => superior_reg(25),
      R => SR(0)
    );
\superior_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(26),
      Q => superior_reg(26),
      R => SR(0)
    );
\superior_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(27),
      Q => superior_reg(27),
      R => SR(0)
    );
\superior_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(28),
      Q => superior_reg(28),
      R => SR(0)
    );
\superior_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(29),
      Q => superior_reg(29),
      R => SR(0)
    );
\superior_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(2),
      Q => superior_reg(2),
      R => SR(0)
    );
\superior_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(30),
      Q => superior_reg(30),
      R => SR(0)
    );
\superior_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(31),
      Q => superior_reg(31),
      R => SR(0)
    );
\superior_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(3),
      Q => superior_reg(3),
      R => SR(0)
    );
\superior_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(4),
      Q => superior_reg(4),
      R => SR(0)
    );
\superior_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(5),
      Q => superior_reg(5),
      R => SR(0)
    );
\superior_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(6),
      Q => superior_reg(6),
      R => SR(0)
    );
\superior_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(7),
      Q => superior_reg(7),
      R => SR(0)
    );
\superior_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(8),
      Q => superior_reg(8),
      R => SR(0)
    );
\superior_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[6][31]\(9),
      Q => superior_reg(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity calculoDeCelda_6 is
  port (
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    \in_tsuperior[7][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tinferior[7][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tderecha[7][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of calculoDeCelda_6 : entity is "calculoDeCelda";
end calculoDeCelda_6;

architecture STRUCTURE of calculoDeCelda_6 is
  signal celda : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \celda_reg[13]_i_10__6_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_11__6_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_12__6_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_13__6_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_2__6_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_3__6_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_4__6_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_5__6_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_10__6_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_11__6_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_12__6_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_13__6_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_2__6_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_3__6_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_4__6_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_5__6_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_10__6_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_2__6_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_9__6_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_10__6_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_11__6_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_12__6_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_13__6_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_2__6_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_3__6_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_4__6_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_5__6_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_10__6_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_11__6_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_12__6_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_13__6_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_2__6_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_3__6_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_4__6_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_5__6_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_10__6_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_11__6_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_12__6_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_13__6_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_2__6_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_3__6_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_4__6_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_5__6_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_9__6_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_10__6_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_11__6_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_12__6_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_13__6_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_2__6_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_3__6_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_4__6_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_5__6_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_10__6_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_11__6_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_12__6_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_13__6_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_2__6_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_3__6_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_4__6_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_5__6_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal derecho_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal inferior_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal izquierdo_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal superior_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_celda_reg_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_celda_reg_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \celda_reg[13]_i_13__6\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \celda_reg[1]_i_10__6\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \celda_reg[5]_i_13__6\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \celda_reg[9]_i_10__6\ : label is "soft_lutpair15";
begin
\celda_reg[13]_i_10__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(13),
      I1 => inferior_reg(13),
      I2 => izquierdo_reg(13),
      O => \celda_reg[13]_i_10__6_n_0\
    );
\celda_reg[13]_i_11__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(12),
      I1 => superior_reg(12),
      I2 => izquierdo_reg(12),
      O => \celda_reg[13]_i_11__6_n_0\
    );
\celda_reg[13]_i_12__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(11),
      I1 => izquierdo_reg(11),
      I2 => inferior_reg(11),
      O => \celda_reg[13]_i_12__6_n_0\
    );
\celda_reg[13]_i_13__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(10),
      I1 => superior_reg(10),
      I2 => izquierdo_reg(10),
      O => \celda_reg[13]_i_13__6_n_0\
    );
\celda_reg[13]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(14),
      I1 => izquierdo_reg(14),
      I2 => superior_reg(14),
      I3 => \celda_reg[13]_i_10__6_n_0\,
      I4 => derecho_reg(14),
      O => \celda_reg[13]_i_2__6_n_0\
    );
\celda_reg[13]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(13),
      I1 => izquierdo_reg(13),
      I2 => superior_reg(13),
      I3 => \celda_reg[13]_i_11__6_n_0\,
      I4 => derecho_reg(13),
      O => \celda_reg[13]_i_3__6_n_0\
    );
\celda_reg[13]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(12),
      I1 => izquierdo_reg(12),
      I2 => superior_reg(12),
      I3 => \celda_reg[13]_i_12__6_n_0\,
      I4 => derecho_reg(12),
      O => \celda_reg[13]_i_4__6_n_0\
    );
\celda_reg[13]_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(11),
      I1 => izquierdo_reg(11),
      I2 => superior_reg(11),
      I3 => \celda_reg[13]_i_13__6_n_0\,
      I4 => derecho_reg(11),
      O => \celda_reg[13]_i_5__6_n_0\
    );
\celda_reg[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_2__6_n_0\,
      I1 => superior_reg(15),
      I2 => izquierdo_reg(15),
      I3 => inferior_reg(15),
      I4 => derecho_reg(15),
      I5 => \celda_reg[17]_i_13__6_n_0\,
      O => \celda_reg[13]_i_6_n_0\
    );
\celda_reg[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_3__6_n_0\,
      I1 => superior_reg(14),
      I2 => izquierdo_reg(14),
      I3 => inferior_reg(14),
      I4 => derecho_reg(14),
      I5 => \celda_reg[13]_i_10__6_n_0\,
      O => \celda_reg[13]_i_7_n_0\
    );
\celda_reg[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_4__6_n_0\,
      I1 => superior_reg(13),
      I2 => izquierdo_reg(13),
      I3 => inferior_reg(13),
      I4 => derecho_reg(13),
      I5 => \celda_reg[13]_i_11__6_n_0\,
      O => \celda_reg[13]_i_8_n_0\
    );
\celda_reg[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_5__6_n_0\,
      I1 => superior_reg(12),
      I2 => izquierdo_reg(12),
      I3 => inferior_reg(12),
      I4 => derecho_reg(12),
      I5 => \celda_reg[13]_i_12__6_n_0\,
      O => \celda_reg[13]_i_9_n_0\
    );
\celda_reg[17]_i_10__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(17),
      I1 => izquierdo_reg(17),
      I2 => inferior_reg(17),
      O => \celda_reg[17]_i_10__6_n_0\
    );
\celda_reg[17]_i_11__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(16),
      I1 => inferior_reg(16),
      I2 => izquierdo_reg(16),
      O => \celda_reg[17]_i_11__6_n_0\
    );
\celda_reg[17]_i_12__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(15),
      I1 => superior_reg(15),
      I2 => izquierdo_reg(15),
      O => \celda_reg[17]_i_12__6_n_0\
    );
\celda_reg[17]_i_13__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(14),
      I1 => izquierdo_reg(14),
      I2 => inferior_reg(14),
      O => \celda_reg[17]_i_13__6_n_0\
    );
\celda_reg[17]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(18),
      I1 => izquierdo_reg(18),
      I2 => superior_reg(18),
      I3 => \celda_reg[17]_i_10__6_n_0\,
      I4 => derecho_reg(18),
      O => \celda_reg[17]_i_2__6_n_0\
    );
\celda_reg[17]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(17),
      I1 => izquierdo_reg(17),
      I2 => superior_reg(17),
      I3 => \celda_reg[17]_i_11__6_n_0\,
      I4 => derecho_reg(17),
      O => \celda_reg[17]_i_3__6_n_0\
    );
\celda_reg[17]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(16),
      I1 => izquierdo_reg(16),
      I2 => superior_reg(16),
      I3 => \celda_reg[17]_i_12__6_n_0\,
      I4 => derecho_reg(16),
      O => \celda_reg[17]_i_4__6_n_0\
    );
\celda_reg[17]_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(15),
      I1 => izquierdo_reg(15),
      I2 => superior_reg(15),
      I3 => \celda_reg[17]_i_13__6_n_0\,
      I4 => derecho_reg(15),
      O => \celda_reg[17]_i_5__6_n_0\
    );
\celda_reg[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_2__6_n_0\,
      I1 => superior_reg(19),
      I2 => izquierdo_reg(19),
      I3 => inferior_reg(19),
      I4 => derecho_reg(19),
      I5 => \celda_reg[21]_i_13__6_n_0\,
      O => \celda_reg[17]_i_6_n_0\
    );
\celda_reg[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_3__6_n_0\,
      I1 => superior_reg(18),
      I2 => izquierdo_reg(18),
      I3 => inferior_reg(18),
      I4 => derecho_reg(18),
      I5 => \celda_reg[17]_i_10__6_n_0\,
      O => \celda_reg[17]_i_7_n_0\
    );
\celda_reg[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_4__6_n_0\,
      I1 => superior_reg(17),
      I2 => izquierdo_reg(17),
      I3 => inferior_reg(17),
      I4 => derecho_reg(17),
      I5 => \celda_reg[17]_i_11__6_n_0\,
      O => \celda_reg[17]_i_8_n_0\
    );
\celda_reg[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_5__6_n_0\,
      I1 => superior_reg(16),
      I2 => izquierdo_reg(16),
      I3 => inferior_reg(16),
      I4 => derecho_reg(16),
      I5 => \celda_reg[17]_i_12__6_n_0\,
      O => \celda_reg[17]_i_9_n_0\
    );
\celda_reg[1]_i_10__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(2),
      I1 => izquierdo_reg(2),
      I2 => superior_reg(2),
      O => \celda_reg[1]_i_10__6_n_0\
    );
\celda_reg[1]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(2),
      I1 => izquierdo_reg(2),
      I2 => superior_reg(2),
      I3 => \celda_reg[1]_i_9__6_n_0\,
      I4 => derecho_reg(2),
      O => \celda_reg[1]_i_2__6_n_0\
    );
\celda_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \celda_reg[1]_i_9__6_n_0\,
      I1 => derecho_reg(2),
      I2 => inferior_reg(2),
      I3 => izquierdo_reg(2),
      I4 => superior_reg(2),
      O => \celda_reg[1]_i_3_n_0\
    );
\celda_reg[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(1),
      I1 => izquierdo_reg(1),
      I2 => inferior_reg(1),
      I3 => derecho_reg(1),
      O => \celda_reg[1]_i_4_n_0\
    );
\celda_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[1]_i_2__6_n_0\,
      I1 => superior_reg(3),
      I2 => izquierdo_reg(3),
      I3 => inferior_reg(3),
      I4 => derecho_reg(3),
      I5 => \celda_reg[5]_i_13__6_n_0\,
      O => \celda_reg[1]_i_5_n_0\
    );
\celda_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \celda_reg[1]_i_10__6_n_0\,
      I1 => derecho_reg(2),
      I2 => derecho_reg(1),
      I3 => inferior_reg(1),
      I4 => izquierdo_reg(1),
      I5 => superior_reg(1),
      O => \celda_reg[1]_i_6_n_0\
    );
\celda_reg[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \celda_reg[1]_i_4_n_0\,
      I1 => inferior_reg(0),
      I2 => superior_reg(0),
      I3 => izquierdo_reg(0),
      O => \celda_reg[1]_i_7_n_0\
    );
\celda_reg[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(0),
      I1 => izquierdo_reg(0),
      I2 => inferior_reg(0),
      I3 => derecho_reg(0),
      O => \celda_reg[1]_i_8_n_0\
    );
\celda_reg[1]_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(1),
      I1 => izquierdo_reg(1),
      I2 => superior_reg(1),
      O => \celda_reg[1]_i_9__6_n_0\
    );
\celda_reg[21]_i_10__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(21),
      I1 => izquierdo_reg(21),
      I2 => inferior_reg(21),
      O => \celda_reg[21]_i_10__6_n_0\
    );
\celda_reg[21]_i_11__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(20),
      I1 => superior_reg(20),
      I2 => izquierdo_reg(20),
      O => \celda_reg[21]_i_11__6_n_0\
    );
\celda_reg[21]_i_12__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(19),
      I1 => izquierdo_reg(19),
      I2 => inferior_reg(19),
      O => \celda_reg[21]_i_12__6_n_0\
    );
\celda_reg[21]_i_13__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(18),
      I1 => superior_reg(18),
      I2 => izquierdo_reg(18),
      O => \celda_reg[21]_i_13__6_n_0\
    );
\celda_reg[21]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(22),
      I1 => izquierdo_reg(22),
      I2 => superior_reg(22),
      I3 => \celda_reg[21]_i_10__6_n_0\,
      I4 => derecho_reg(22),
      O => \celda_reg[21]_i_2__6_n_0\
    );
\celda_reg[21]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(21),
      I1 => izquierdo_reg(21),
      I2 => superior_reg(21),
      I3 => \celda_reg[21]_i_11__6_n_0\,
      I4 => derecho_reg(21),
      O => \celda_reg[21]_i_3__6_n_0\
    );
\celda_reg[21]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(20),
      I1 => izquierdo_reg(20),
      I2 => superior_reg(20),
      I3 => \celda_reg[21]_i_12__6_n_0\,
      I4 => derecho_reg(20),
      O => \celda_reg[21]_i_4__6_n_0\
    );
\celda_reg[21]_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(19),
      I1 => izquierdo_reg(19),
      I2 => superior_reg(19),
      I3 => \celda_reg[21]_i_13__6_n_0\,
      I4 => derecho_reg(19),
      O => \celda_reg[21]_i_5__6_n_0\
    );
\celda_reg[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_2__6_n_0\,
      I1 => superior_reg(23),
      I2 => izquierdo_reg(23),
      I3 => inferior_reg(23),
      I4 => derecho_reg(23),
      I5 => \celda_reg[25]_i_13__6_n_0\,
      O => \celda_reg[21]_i_6_n_0\
    );
\celda_reg[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_3__6_n_0\,
      I1 => superior_reg(22),
      I2 => izquierdo_reg(22),
      I3 => inferior_reg(22),
      I4 => derecho_reg(22),
      I5 => \celda_reg[21]_i_10__6_n_0\,
      O => \celda_reg[21]_i_7_n_0\
    );
\celda_reg[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_4__6_n_0\,
      I1 => superior_reg(21),
      I2 => izquierdo_reg(21),
      I3 => inferior_reg(21),
      I4 => derecho_reg(21),
      I5 => \celda_reg[21]_i_11__6_n_0\,
      O => \celda_reg[21]_i_8_n_0\
    );
\celda_reg[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_5__6_n_0\,
      I1 => superior_reg(20),
      I2 => izquierdo_reg(20),
      I3 => inferior_reg(20),
      I4 => derecho_reg(20),
      I5 => \celda_reg[21]_i_12__6_n_0\,
      O => \celda_reg[21]_i_9_n_0\
    );
\celda_reg[25]_i_10__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(25),
      I1 => izquierdo_reg(25),
      I2 => inferior_reg(25),
      O => \celda_reg[25]_i_10__6_n_0\
    );
\celda_reg[25]_i_11__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(24),
      I1 => superior_reg(24),
      I2 => izquierdo_reg(24),
      O => \celda_reg[25]_i_11__6_n_0\
    );
\celda_reg[25]_i_12__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(23),
      I1 => izquierdo_reg(23),
      I2 => inferior_reg(23),
      O => \celda_reg[25]_i_12__6_n_0\
    );
\celda_reg[25]_i_13__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(22),
      I1 => superior_reg(22),
      I2 => inferior_reg(22),
      O => \celda_reg[25]_i_13__6_n_0\
    );
\celda_reg[25]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(26),
      I1 => izquierdo_reg(26),
      I2 => superior_reg(26),
      I3 => \celda_reg[25]_i_10__6_n_0\,
      I4 => derecho_reg(26),
      O => \celda_reg[25]_i_2__6_n_0\
    );
\celda_reg[25]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(25),
      I1 => izquierdo_reg(25),
      I2 => superior_reg(25),
      I3 => \celda_reg[25]_i_11__6_n_0\,
      I4 => derecho_reg(25),
      O => \celda_reg[25]_i_3__6_n_0\
    );
\celda_reg[25]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(24),
      I1 => izquierdo_reg(24),
      I2 => superior_reg(24),
      I3 => \celda_reg[25]_i_12__6_n_0\,
      I4 => derecho_reg(24),
      O => \celda_reg[25]_i_4__6_n_0\
    );
\celda_reg[25]_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(23),
      I1 => izquierdo_reg(23),
      I2 => superior_reg(23),
      I3 => \celda_reg[25]_i_13__6_n_0\,
      I4 => derecho_reg(23),
      O => \celda_reg[25]_i_5__6_n_0\
    );
\celda_reg[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_2__6_n_0\,
      I1 => superior_reg(27),
      I2 => izquierdo_reg(27),
      I3 => inferior_reg(27),
      I4 => derecho_reg(27),
      I5 => \celda_reg[29]_i_11__6_n_0\,
      O => \celda_reg[25]_i_6_n_0\
    );
\celda_reg[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_3__6_n_0\,
      I1 => superior_reg(26),
      I2 => izquierdo_reg(26),
      I3 => inferior_reg(26),
      I4 => derecho_reg(26),
      I5 => \celda_reg[25]_i_10__6_n_0\,
      O => \celda_reg[25]_i_7_n_0\
    );
\celda_reg[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_4__6_n_0\,
      I1 => superior_reg(25),
      I2 => izquierdo_reg(25),
      I3 => inferior_reg(25),
      I4 => derecho_reg(25),
      I5 => \celda_reg[25]_i_11__6_n_0\,
      O => \celda_reg[25]_i_8_n_0\
    );
\celda_reg[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_5__6_n_0\,
      I1 => superior_reg(24),
      I2 => izquierdo_reg(24),
      I3 => inferior_reg(24),
      I4 => derecho_reg(24),
      I5 => \celda_reg[25]_i_12__6_n_0\,
      O => \celda_reg[25]_i_9_n_0\
    );
\celda_reg[29]_i_10__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(27),
      I1 => izquierdo_reg(27),
      I2 => inferior_reg(27),
      O => \celda_reg[29]_i_10__6_n_0\
    );
\celda_reg[29]_i_11__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(26),
      I1 => superior_reg(26),
      I2 => inferior_reg(26),
      O => \celda_reg[29]_i_11__6_n_0\
    );
\celda_reg[29]_i_12__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(29),
      I1 => izquierdo_reg(29),
      I2 => superior_reg(29),
      O => \celda_reg[29]_i_12__6_n_0\
    );
\celda_reg[29]_i_13__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(31),
      I1 => izquierdo_reg(31),
      I2 => inferior_reg(31),
      I3 => derecho_reg(31),
      O => \celda_reg[29]_i_13__6_n_0\
    );
\celda_reg[29]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(29),
      I1 => izquierdo_reg(29),
      I2 => superior_reg(29),
      I3 => \celda_reg[29]_i_9__6_n_0\,
      I4 => derecho_reg(29),
      O => \celda_reg[29]_i_2__6_n_0\
    );
\celda_reg[29]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(28),
      I1 => izquierdo_reg(28),
      I2 => superior_reg(28),
      I3 => \celda_reg[29]_i_10__6_n_0\,
      I4 => derecho_reg(28),
      O => \celda_reg[29]_i_3__6_n_0\
    );
\celda_reg[29]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(27),
      I1 => izquierdo_reg(27),
      I2 => superior_reg(27),
      I3 => \celda_reg[29]_i_11__6_n_0\,
      I4 => derecho_reg(27),
      O => \celda_reg[29]_i_4__6_n_0\
    );
\celda_reg[29]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => derecho_reg(30),
      I1 => \celda_reg[29]_i_12__6_n_0\,
      I2 => \celda_reg[29]_i_13__6_n_0\,
      I3 => superior_reg(30),
      I4 => inferior_reg(30),
      I5 => izquierdo_reg(30),
      O => \celda_reg[29]_i_5__6_n_0\
    );
\celda_reg[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_2__6_n_0\,
      I1 => superior_reg(30),
      I2 => izquierdo_reg(30),
      I3 => inferior_reg(30),
      I4 => derecho_reg(30),
      I5 => \celda_reg[29]_i_12__6_n_0\,
      O => \celda_reg[29]_i_6_n_0\
    );
\celda_reg[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_3__6_n_0\,
      I1 => superior_reg(29),
      I2 => izquierdo_reg(29),
      I3 => inferior_reg(29),
      I4 => derecho_reg(29),
      I5 => \celda_reg[29]_i_9__6_n_0\,
      O => \celda_reg[29]_i_7_n_0\
    );
\celda_reg[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_4__6_n_0\,
      I1 => superior_reg(28),
      I2 => izquierdo_reg(28),
      I3 => inferior_reg(28),
      I4 => derecho_reg(28),
      I5 => \celda_reg[29]_i_10__6_n_0\,
      O => \celda_reg[29]_i_8_n_0\
    );
\celda_reg[29]_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(28),
      I1 => superior_reg(28),
      I2 => inferior_reg(28),
      O => \celda_reg[29]_i_9__6_n_0\
    );
\celda_reg[5]_i_10__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(6),
      I1 => izquierdo_reg(6),
      I2 => superior_reg(6),
      O => \celda_reg[5]_i_10__6_n_0\
    );
\celda_reg[5]_i_11__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(5),
      I1 => izquierdo_reg(5),
      I2 => superior_reg(5),
      O => \celda_reg[5]_i_11__6_n_0\
    );
\celda_reg[5]_i_12__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(3),
      I1 => izquierdo_reg(3),
      I2 => superior_reg(3),
      O => \celda_reg[5]_i_12__6_n_0\
    );
\celda_reg[5]_i_13__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(2),
      I1 => superior_reg(2),
      I2 => inferior_reg(2),
      O => \celda_reg[5]_i_13__6_n_0\
    );
\celda_reg[5]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(6),
      I1 => superior_reg(5),
      I2 => izquierdo_reg(5),
      I3 => inferior_reg(5),
      I4 => \celda_reg[5]_i_10__6_n_0\,
      O => \celda_reg[5]_i_2__6_n_0\
    );
\celda_reg[5]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(5),
      I1 => izquierdo_reg(4),
      I2 => superior_reg(4),
      I3 => inferior_reg(4),
      I4 => \celda_reg[5]_i_11__6_n_0\,
      O => \celda_reg[5]_i_3__6_n_0\
    );
\celda_reg[5]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(4),
      I1 => izquierdo_reg(4),
      I2 => superior_reg(4),
      I3 => \celda_reg[5]_i_12__6_n_0\,
      I4 => derecho_reg(4),
      O => \celda_reg[5]_i_4__6_n_0\
    );
\celda_reg[5]_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(3),
      I1 => izquierdo_reg(3),
      I2 => superior_reg(3),
      I3 => \celda_reg[5]_i_13__6_n_0\,
      I4 => derecho_reg(3),
      O => \celda_reg[5]_i_5__6_n_0\
    );
\celda_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_2__6_n_0\,
      I1 => \celda_reg[9]_i_13__6_n_0\,
      I2 => derecho_reg(7),
      I3 => inferior_reg(6),
      I4 => superior_reg(6),
      I5 => izquierdo_reg(6),
      O => \celda_reg[5]_i_6_n_0\
    );
\celda_reg[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_3__6_n_0\,
      I1 => \celda_reg[5]_i_10__6_n_0\,
      I2 => derecho_reg(6),
      I3 => inferior_reg(5),
      I4 => izquierdo_reg(5),
      I5 => superior_reg(5),
      O => \celda_reg[5]_i_7_n_0\
    );
\celda_reg[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_4__6_n_0\,
      I1 => \celda_reg[5]_i_11__6_n_0\,
      I2 => derecho_reg(5),
      I3 => inferior_reg(4),
      I4 => superior_reg(4),
      I5 => izquierdo_reg(4),
      O => \celda_reg[5]_i_8_n_0\
    );
\celda_reg[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[5]_i_5__6_n_0\,
      I1 => superior_reg(4),
      I2 => izquierdo_reg(4),
      I3 => inferior_reg(4),
      I4 => derecho_reg(4),
      I5 => \celda_reg[5]_i_12__6_n_0\,
      O => \celda_reg[5]_i_9_n_0\
    );
\celda_reg[9]_i_10__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(10),
      I1 => izquierdo_reg(10),
      I2 => superior_reg(10),
      O => \celda_reg[9]_i_10__6_n_0\
    );
\celda_reg[9]_i_11__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(9),
      I1 => izquierdo_reg(9),
      I2 => superior_reg(9),
      O => \celda_reg[9]_i_11__6_n_0\
    );
\celda_reg[9]_i_12__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(8),
      I1 => izquierdo_reg(8),
      I2 => superior_reg(8),
      O => \celda_reg[9]_i_12__6_n_0\
    );
\celda_reg[9]_i_13__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(7),
      I1 => izquierdo_reg(7),
      I2 => superior_reg(7),
      O => \celda_reg[9]_i_13__6_n_0\
    );
\celda_reg[9]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(10),
      I1 => superior_reg(9),
      I2 => izquierdo_reg(9),
      I3 => inferior_reg(9),
      I4 => \celda_reg[9]_i_10__6_n_0\,
      O => \celda_reg[9]_i_2__6_n_0\
    );
\celda_reg[9]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(9),
      I1 => izquierdo_reg(8),
      I2 => superior_reg(8),
      I3 => inferior_reg(8),
      I4 => \celda_reg[9]_i_11__6_n_0\,
      O => \celda_reg[9]_i_3__6_n_0\
    );
\celda_reg[9]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(8),
      I1 => superior_reg(7),
      I2 => izquierdo_reg(7),
      I3 => inferior_reg(7),
      I4 => \celda_reg[9]_i_12__6_n_0\,
      O => \celda_reg[9]_i_4__6_n_0\
    );
\celda_reg[9]_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(7),
      I1 => izquierdo_reg(6),
      I2 => superior_reg(6),
      I3 => inferior_reg(6),
      I4 => \celda_reg[9]_i_13__6_n_0\,
      O => \celda_reg[9]_i_5__6_n_0\
    );
\celda_reg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[9]_i_2__6_n_0\,
      I1 => superior_reg(11),
      I2 => izquierdo_reg(11),
      I3 => inferior_reg(11),
      I4 => derecho_reg(11),
      I5 => \celda_reg[13]_i_13__6_n_0\,
      O => \celda_reg[9]_i_6_n_0\
    );
\celda_reg[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_3__6_n_0\,
      I1 => \celda_reg[9]_i_10__6_n_0\,
      I2 => derecho_reg(10),
      I3 => inferior_reg(9),
      I4 => izquierdo_reg(9),
      I5 => superior_reg(9),
      O => \celda_reg[9]_i_7_n_0\
    );
\celda_reg[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_4__6_n_0\,
      I1 => \celda_reg[9]_i_11__6_n_0\,
      I2 => derecho_reg(9),
      I3 => inferior_reg(8),
      I4 => superior_reg(8),
      I5 => izquierdo_reg(8),
      O => \celda_reg[9]_i_8_n_0\
    );
\celda_reg[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_5__6_n_0\,
      I1 => \celda_reg[9]_i_12__6_n_0\,
      I2 => derecho_reg(8),
      I3 => inferior_reg(7),
      I4 => izquierdo_reg(7),
      I5 => superior_reg(7),
      O => \celda_reg[9]_i_9_n_0\
    );
\celda_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(0),
      Q => Q(0),
      R => SR(0)
    );
\celda_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(10),
      Q => Q(10),
      R => SR(0)
    );
\celda_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(11),
      Q => Q(11),
      R => SR(0)
    );
\celda_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(12),
      Q => Q(12),
      R => SR(0)
    );
\celda_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(13),
      Q => Q(13),
      R => SR(0)
    );
\celda_reg_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[9]_i_1_n_0\,
      CO(3) => \celda_reg_reg[13]_i_1_n_0\,
      CO(2) => \celda_reg_reg[13]_i_1_n_1\,
      CO(1) => \celda_reg_reg[13]_i_1_n_2\,
      CO(0) => \celda_reg_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[13]_i_2__6_n_0\,
      DI(2) => \celda_reg[13]_i_3__6_n_0\,
      DI(1) => \celda_reg[13]_i_4__6_n_0\,
      DI(0) => \celda_reg[13]_i_5__6_n_0\,
      O(3 downto 0) => celda(13 downto 10),
      S(3) => \celda_reg[13]_i_6_n_0\,
      S(2) => \celda_reg[13]_i_7_n_0\,
      S(1) => \celda_reg[13]_i_8_n_0\,
      S(0) => \celda_reg[13]_i_9_n_0\
    );
\celda_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(14),
      Q => Q(14),
      R => SR(0)
    );
\celda_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(15),
      Q => Q(15),
      R => SR(0)
    );
\celda_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(16),
      Q => Q(16),
      R => SR(0)
    );
\celda_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(17),
      Q => Q(17),
      R => SR(0)
    );
\celda_reg_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[13]_i_1_n_0\,
      CO(3) => \celda_reg_reg[17]_i_1_n_0\,
      CO(2) => \celda_reg_reg[17]_i_1_n_1\,
      CO(1) => \celda_reg_reg[17]_i_1_n_2\,
      CO(0) => \celda_reg_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[17]_i_2__6_n_0\,
      DI(2) => \celda_reg[17]_i_3__6_n_0\,
      DI(1) => \celda_reg[17]_i_4__6_n_0\,
      DI(0) => \celda_reg[17]_i_5__6_n_0\,
      O(3 downto 0) => celda(17 downto 14),
      S(3) => \celda_reg[17]_i_6_n_0\,
      S(2) => \celda_reg[17]_i_7_n_0\,
      S(1) => \celda_reg[17]_i_8_n_0\,
      S(0) => \celda_reg[17]_i_9_n_0\
    );
\celda_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(18),
      Q => Q(18),
      R => SR(0)
    );
\celda_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(19),
      Q => Q(19),
      R => SR(0)
    );
\celda_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(1),
      Q => Q(1),
      R => SR(0)
    );
\celda_reg_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \celda_reg_reg[1]_i_1_n_0\,
      CO(2) => \celda_reg_reg[1]_i_1_n_1\,
      CO(1) => \celda_reg_reg[1]_i_1_n_2\,
      CO(0) => \celda_reg_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[1]_i_2__6_n_0\,
      DI(2) => \celda_reg[1]_i_3_n_0\,
      DI(1) => \celda_reg[1]_i_4_n_0\,
      DI(0) => derecho_reg(0),
      O(3 downto 2) => celda(1 downto 0),
      O(1 downto 0) => \NLW_celda_reg_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \celda_reg[1]_i_5_n_0\,
      S(2) => \celda_reg[1]_i_6_n_0\,
      S(1) => \celda_reg[1]_i_7_n_0\,
      S(0) => \celda_reg[1]_i_8_n_0\
    );
\celda_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(20),
      Q => Q(20),
      R => SR(0)
    );
\celda_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(21),
      Q => Q(21),
      R => SR(0)
    );
\celda_reg_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[17]_i_1_n_0\,
      CO(3) => \celda_reg_reg[21]_i_1_n_0\,
      CO(2) => \celda_reg_reg[21]_i_1_n_1\,
      CO(1) => \celda_reg_reg[21]_i_1_n_2\,
      CO(0) => \celda_reg_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[21]_i_2__6_n_0\,
      DI(2) => \celda_reg[21]_i_3__6_n_0\,
      DI(1) => \celda_reg[21]_i_4__6_n_0\,
      DI(0) => \celda_reg[21]_i_5__6_n_0\,
      O(3 downto 0) => celda(21 downto 18),
      S(3) => \celda_reg[21]_i_6_n_0\,
      S(2) => \celda_reg[21]_i_7_n_0\,
      S(1) => \celda_reg[21]_i_8_n_0\,
      S(0) => \celda_reg[21]_i_9_n_0\
    );
\celda_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(22),
      Q => Q(22),
      R => SR(0)
    );
\celda_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(23),
      Q => Q(23),
      R => SR(0)
    );
\celda_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(24),
      Q => Q(24),
      R => SR(0)
    );
\celda_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(25),
      Q => Q(25),
      R => SR(0)
    );
\celda_reg_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[21]_i_1_n_0\,
      CO(3) => \celda_reg_reg[25]_i_1_n_0\,
      CO(2) => \celda_reg_reg[25]_i_1_n_1\,
      CO(1) => \celda_reg_reg[25]_i_1_n_2\,
      CO(0) => \celda_reg_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[25]_i_2__6_n_0\,
      DI(2) => \celda_reg[25]_i_3__6_n_0\,
      DI(1) => \celda_reg[25]_i_4__6_n_0\,
      DI(0) => \celda_reg[25]_i_5__6_n_0\,
      O(3 downto 0) => celda(25 downto 22),
      S(3) => \celda_reg[25]_i_6_n_0\,
      S(2) => \celda_reg[25]_i_7_n_0\,
      S(1) => \celda_reg[25]_i_8_n_0\,
      S(0) => \celda_reg[25]_i_9_n_0\
    );
\celda_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(26),
      Q => Q(26),
      R => SR(0)
    );
\celda_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(27),
      Q => Q(27),
      R => SR(0)
    );
\celda_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(28),
      Q => Q(28),
      R => SR(0)
    );
\celda_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(29),
      Q => Q(29),
      R => SR(0)
    );
\celda_reg_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[25]_i_1_n_0\,
      CO(3) => \NLW_celda_reg_reg[29]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \celda_reg_reg[29]_i_1_n_1\,
      CO(1) => \celda_reg_reg[29]_i_1_n_2\,
      CO(0) => \celda_reg_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \celda_reg[29]_i_2__6_n_0\,
      DI(1) => \celda_reg[29]_i_3__6_n_0\,
      DI(0) => \celda_reg[29]_i_4__6_n_0\,
      O(3 downto 0) => celda(29 downto 26),
      S(3) => \celda_reg[29]_i_5__6_n_0\,
      S(2) => \celda_reg[29]_i_6_n_0\,
      S(1) => \celda_reg[29]_i_7_n_0\,
      S(0) => \celda_reg[29]_i_8_n_0\
    );
\celda_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(2),
      Q => Q(2),
      R => SR(0)
    );
\celda_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(3),
      Q => Q(3),
      R => SR(0)
    );
\celda_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(4),
      Q => Q(4),
      R => SR(0)
    );
\celda_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(5),
      Q => Q(5),
      R => SR(0)
    );
\celda_reg_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[1]_i_1_n_0\,
      CO(3) => \celda_reg_reg[5]_i_1_n_0\,
      CO(2) => \celda_reg_reg[5]_i_1_n_1\,
      CO(1) => \celda_reg_reg[5]_i_1_n_2\,
      CO(0) => \celda_reg_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[5]_i_2__6_n_0\,
      DI(2) => \celda_reg[5]_i_3__6_n_0\,
      DI(1) => \celda_reg[5]_i_4__6_n_0\,
      DI(0) => \celda_reg[5]_i_5__6_n_0\,
      O(3 downto 0) => celda(5 downto 2),
      S(3) => \celda_reg[5]_i_6_n_0\,
      S(2) => \celda_reg[5]_i_7_n_0\,
      S(1) => \celda_reg[5]_i_8_n_0\,
      S(0) => \celda_reg[5]_i_9_n_0\
    );
\celda_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(6),
      Q => Q(6),
      R => SR(0)
    );
\celda_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(7),
      Q => Q(7),
      R => SR(0)
    );
\celda_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(8),
      Q => Q(8),
      R => SR(0)
    );
\celda_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(9),
      Q => Q(9),
      R => SR(0)
    );
\celda_reg_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[5]_i_1_n_0\,
      CO(3) => \celda_reg_reg[9]_i_1_n_0\,
      CO(2) => \celda_reg_reg[9]_i_1_n_1\,
      CO(1) => \celda_reg_reg[9]_i_1_n_2\,
      CO(0) => \celda_reg_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[9]_i_2__6_n_0\,
      DI(2) => \celda_reg[9]_i_3__6_n_0\,
      DI(1) => \celda_reg[9]_i_4__6_n_0\,
      DI(0) => \celda_reg[9]_i_5__6_n_0\,
      O(3 downto 0) => celda(9 downto 6),
      S(3) => \celda_reg[9]_i_6_n_0\,
      S(2) => \celda_reg[9]_i_7_n_0\,
      S(1) => \celda_reg[9]_i_8_n_0\,
      S(0) => \celda_reg[9]_i_9_n_0\
    );
\derecho_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(0),
      Q => derecho_reg(0),
      R => SR(0)
    );
\derecho_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(10),
      Q => derecho_reg(10),
      R => SR(0)
    );
\derecho_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(11),
      Q => derecho_reg(11),
      R => SR(0)
    );
\derecho_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(12),
      Q => derecho_reg(12),
      R => SR(0)
    );
\derecho_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(13),
      Q => derecho_reg(13),
      R => SR(0)
    );
\derecho_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(14),
      Q => derecho_reg(14),
      R => SR(0)
    );
\derecho_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(15),
      Q => derecho_reg(15),
      R => SR(0)
    );
\derecho_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(16),
      Q => derecho_reg(16),
      R => SR(0)
    );
\derecho_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(17),
      Q => derecho_reg(17),
      R => SR(0)
    );
\derecho_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(18),
      Q => derecho_reg(18),
      R => SR(0)
    );
\derecho_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(19),
      Q => derecho_reg(19),
      R => SR(0)
    );
\derecho_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(1),
      Q => derecho_reg(1),
      R => SR(0)
    );
\derecho_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(20),
      Q => derecho_reg(20),
      R => SR(0)
    );
\derecho_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(21),
      Q => derecho_reg(21),
      R => SR(0)
    );
\derecho_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(22),
      Q => derecho_reg(22),
      R => SR(0)
    );
\derecho_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(23),
      Q => derecho_reg(23),
      R => SR(0)
    );
\derecho_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(24),
      Q => derecho_reg(24),
      R => SR(0)
    );
\derecho_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(25),
      Q => derecho_reg(25),
      R => SR(0)
    );
\derecho_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(26),
      Q => derecho_reg(26),
      R => SR(0)
    );
\derecho_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(27),
      Q => derecho_reg(27),
      R => SR(0)
    );
\derecho_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(28),
      Q => derecho_reg(28),
      R => SR(0)
    );
\derecho_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(29),
      Q => derecho_reg(29),
      R => SR(0)
    );
\derecho_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(2),
      Q => derecho_reg(2),
      R => SR(0)
    );
\derecho_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(30),
      Q => derecho_reg(30),
      R => SR(0)
    );
\derecho_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(31),
      Q => derecho_reg(31),
      R => SR(0)
    );
\derecho_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(3),
      Q => derecho_reg(3),
      R => SR(0)
    );
\derecho_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(4),
      Q => derecho_reg(4),
      R => SR(0)
    );
\derecho_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(5),
      Q => derecho_reg(5),
      R => SR(0)
    );
\derecho_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(6),
      Q => derecho_reg(6),
      R => SR(0)
    );
\derecho_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(7),
      Q => derecho_reg(7),
      R => SR(0)
    );
\derecho_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(8),
      Q => derecho_reg(8),
      R => SR(0)
    );
\derecho_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[7][31]\(9),
      Q => derecho_reg(9),
      R => SR(0)
    );
\inferior_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(0),
      Q => inferior_reg(0),
      R => SR(0)
    );
\inferior_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(10),
      Q => inferior_reg(10),
      R => SR(0)
    );
\inferior_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(11),
      Q => inferior_reg(11),
      R => SR(0)
    );
\inferior_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(12),
      Q => inferior_reg(12),
      R => SR(0)
    );
\inferior_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(13),
      Q => inferior_reg(13),
      R => SR(0)
    );
\inferior_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(14),
      Q => inferior_reg(14),
      R => SR(0)
    );
\inferior_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(15),
      Q => inferior_reg(15),
      R => SR(0)
    );
\inferior_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(16),
      Q => inferior_reg(16),
      R => SR(0)
    );
\inferior_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(17),
      Q => inferior_reg(17),
      R => SR(0)
    );
\inferior_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(18),
      Q => inferior_reg(18),
      R => SR(0)
    );
\inferior_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(19),
      Q => inferior_reg(19),
      R => SR(0)
    );
\inferior_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(1),
      Q => inferior_reg(1),
      R => SR(0)
    );
\inferior_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(20),
      Q => inferior_reg(20),
      R => SR(0)
    );
\inferior_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(21),
      Q => inferior_reg(21),
      R => SR(0)
    );
\inferior_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(22),
      Q => inferior_reg(22),
      R => SR(0)
    );
\inferior_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(23),
      Q => inferior_reg(23),
      R => SR(0)
    );
\inferior_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(24),
      Q => inferior_reg(24),
      R => SR(0)
    );
\inferior_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(25),
      Q => inferior_reg(25),
      R => SR(0)
    );
\inferior_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(26),
      Q => inferior_reg(26),
      R => SR(0)
    );
\inferior_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(27),
      Q => inferior_reg(27),
      R => SR(0)
    );
\inferior_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(28),
      Q => inferior_reg(28),
      R => SR(0)
    );
\inferior_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(29),
      Q => inferior_reg(29),
      R => SR(0)
    );
\inferior_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(2),
      Q => inferior_reg(2),
      R => SR(0)
    );
\inferior_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(30),
      Q => inferior_reg(30),
      R => SR(0)
    );
\inferior_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(31),
      Q => inferior_reg(31),
      R => SR(0)
    );
\inferior_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(3),
      Q => inferior_reg(3),
      R => SR(0)
    );
\inferior_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(4),
      Q => inferior_reg(4),
      R => SR(0)
    );
\inferior_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(5),
      Q => inferior_reg(5),
      R => SR(0)
    );
\inferior_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(6),
      Q => inferior_reg(6),
      R => SR(0)
    );
\inferior_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(7),
      Q => inferior_reg(7),
      R => SR(0)
    );
\inferior_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(8),
      Q => inferior_reg(8),
      R => SR(0)
    );
\inferior_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[7][31]\(9),
      Q => inferior_reg(9),
      R => SR(0)
    );
\izquierdo_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => izquierdo_reg(0),
      R => SR(0)
    );
\izquierdo_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(10),
      Q => izquierdo_reg(10),
      R => SR(0)
    );
\izquierdo_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(11),
      Q => izquierdo_reg(11),
      R => SR(0)
    );
\izquierdo_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(12),
      Q => izquierdo_reg(12),
      R => SR(0)
    );
\izquierdo_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(13),
      Q => izquierdo_reg(13),
      R => SR(0)
    );
\izquierdo_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(14),
      Q => izquierdo_reg(14),
      R => SR(0)
    );
\izquierdo_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(15),
      Q => izquierdo_reg(15),
      R => SR(0)
    );
\izquierdo_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(16),
      Q => izquierdo_reg(16),
      R => SR(0)
    );
\izquierdo_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(17),
      Q => izquierdo_reg(17),
      R => SR(0)
    );
\izquierdo_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(18),
      Q => izquierdo_reg(18),
      R => SR(0)
    );
\izquierdo_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(19),
      Q => izquierdo_reg(19),
      R => SR(0)
    );
\izquierdo_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => izquierdo_reg(1),
      R => SR(0)
    );
\izquierdo_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(20),
      Q => izquierdo_reg(20),
      R => SR(0)
    );
\izquierdo_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(21),
      Q => izquierdo_reg(21),
      R => SR(0)
    );
\izquierdo_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(22),
      Q => izquierdo_reg(22),
      R => SR(0)
    );
\izquierdo_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(23),
      Q => izquierdo_reg(23),
      R => SR(0)
    );
\izquierdo_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(24),
      Q => izquierdo_reg(24),
      R => SR(0)
    );
\izquierdo_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(25),
      Q => izquierdo_reg(25),
      R => SR(0)
    );
\izquierdo_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(26),
      Q => izquierdo_reg(26),
      R => SR(0)
    );
\izquierdo_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(27),
      Q => izquierdo_reg(27),
      R => SR(0)
    );
\izquierdo_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(28),
      Q => izquierdo_reg(28),
      R => SR(0)
    );
\izquierdo_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(29),
      Q => izquierdo_reg(29),
      R => SR(0)
    );
\izquierdo_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => izquierdo_reg(2),
      R => SR(0)
    );
\izquierdo_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(30),
      Q => izquierdo_reg(30),
      R => SR(0)
    );
\izquierdo_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(31),
      Q => izquierdo_reg(31),
      R => SR(0)
    );
\izquierdo_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => izquierdo_reg(3),
      R => SR(0)
    );
\izquierdo_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(4),
      Q => izquierdo_reg(4),
      R => SR(0)
    );
\izquierdo_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(5),
      Q => izquierdo_reg(5),
      R => SR(0)
    );
\izquierdo_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(6),
      Q => izquierdo_reg(6),
      R => SR(0)
    );
\izquierdo_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(7),
      Q => izquierdo_reg(7),
      R => SR(0)
    );
\izquierdo_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(8),
      Q => izquierdo_reg(8),
      R => SR(0)
    );
\izquierdo_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(9),
      Q => izquierdo_reg(9),
      R => SR(0)
    );
\superior_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(0),
      Q => superior_reg(0),
      R => SR(0)
    );
\superior_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(10),
      Q => superior_reg(10),
      R => SR(0)
    );
\superior_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(11),
      Q => superior_reg(11),
      R => SR(0)
    );
\superior_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(12),
      Q => superior_reg(12),
      R => SR(0)
    );
\superior_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(13),
      Q => superior_reg(13),
      R => SR(0)
    );
\superior_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(14),
      Q => superior_reg(14),
      R => SR(0)
    );
\superior_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(15),
      Q => superior_reg(15),
      R => SR(0)
    );
\superior_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(16),
      Q => superior_reg(16),
      R => SR(0)
    );
\superior_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(17),
      Q => superior_reg(17),
      R => SR(0)
    );
\superior_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(18),
      Q => superior_reg(18),
      R => SR(0)
    );
\superior_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(19),
      Q => superior_reg(19),
      R => SR(0)
    );
\superior_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(1),
      Q => superior_reg(1),
      R => SR(0)
    );
\superior_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(20),
      Q => superior_reg(20),
      R => SR(0)
    );
\superior_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(21),
      Q => superior_reg(21),
      R => SR(0)
    );
\superior_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(22),
      Q => superior_reg(22),
      R => SR(0)
    );
\superior_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(23),
      Q => superior_reg(23),
      R => SR(0)
    );
\superior_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(24),
      Q => superior_reg(24),
      R => SR(0)
    );
\superior_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(25),
      Q => superior_reg(25),
      R => SR(0)
    );
\superior_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(26),
      Q => superior_reg(26),
      R => SR(0)
    );
\superior_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(27),
      Q => superior_reg(27),
      R => SR(0)
    );
\superior_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(28),
      Q => superior_reg(28),
      R => SR(0)
    );
\superior_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(29),
      Q => superior_reg(29),
      R => SR(0)
    );
\superior_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(2),
      Q => superior_reg(2),
      R => SR(0)
    );
\superior_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(30),
      Q => superior_reg(30),
      R => SR(0)
    );
\superior_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(31),
      Q => superior_reg(31),
      R => SR(0)
    );
\superior_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(3),
      Q => superior_reg(3),
      R => SR(0)
    );
\superior_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(4),
      Q => superior_reg(4),
      R => SR(0)
    );
\superior_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(5),
      Q => superior_reg(5),
      R => SR(0)
    );
\superior_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(6),
      Q => superior_reg(6),
      R => SR(0)
    );
\superior_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(7),
      Q => superior_reg(7),
      R => SR(0)
    );
\superior_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(8),
      Q => superior_reg(8),
      R => SR(0)
    );
\superior_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[7][31]\(9),
      Q => superior_reg(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity calculoDeCelda_7 is
  port (
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    \in_tsuperior[8][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tinferior[8][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tderecha[8][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of calculoDeCelda_7 : entity is "calculoDeCelda";
end calculoDeCelda_7;

architecture STRUCTURE of calculoDeCelda_7 is
  signal celda : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \celda_reg[13]_i_10__7_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_11__7_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_12__7_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_13__7_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_2__7_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_3__7_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_4__7_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_5__7_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_10__7_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_11__7_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_12__7_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_13__7_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_2__7_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_3__7_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_4__7_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_5__7_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[17]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_10__7_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_2__7_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[1]_i_9__7_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_10__7_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_11__7_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_12__7_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_13__7_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_2__7_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_3__7_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_4__7_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_5__7_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[21]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_10__7_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_11__7_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_12__7_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_13__7_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_2__7_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_3__7_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_4__7_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_5__7_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[25]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_10__7_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_11__7_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_12__7_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_13__7_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_2__7_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_3__7_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_4__7_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_5__7_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[29]_i_9__7_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_10__7_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_11__7_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_12__7_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_13__7_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_2__7_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_3__7_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_4__7_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_5__7_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_10__7_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_11__7_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_12__7_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_13__7_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_2__7_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_3__7_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_4__7_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_5__7_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \celda_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \celda_reg_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal derecho_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal inferior_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal izquierdo_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal superior_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_celda_reg_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_celda_reg_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \celda_reg[13]_i_13__7\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \celda_reg[1]_i_10__7\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \celda_reg[5]_i_13__7\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \celda_reg[9]_i_10__7\ : label is "soft_lutpair17";
begin
\celda_reg[13]_i_10__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(13),
      I1 => inferior_reg(13),
      I2 => izquierdo_reg(13),
      O => \celda_reg[13]_i_10__7_n_0\
    );
\celda_reg[13]_i_11__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(12),
      I1 => superior_reg(12),
      I2 => izquierdo_reg(12),
      O => \celda_reg[13]_i_11__7_n_0\
    );
\celda_reg[13]_i_12__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(11),
      I1 => izquierdo_reg(11),
      I2 => inferior_reg(11),
      O => \celda_reg[13]_i_12__7_n_0\
    );
\celda_reg[13]_i_13__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(10),
      I1 => superior_reg(10),
      I2 => izquierdo_reg(10),
      O => \celda_reg[13]_i_13__7_n_0\
    );
\celda_reg[13]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(14),
      I1 => izquierdo_reg(14),
      I2 => superior_reg(14),
      I3 => \celda_reg[13]_i_10__7_n_0\,
      I4 => derecho_reg(14),
      O => \celda_reg[13]_i_2__7_n_0\
    );
\celda_reg[13]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(13),
      I1 => izquierdo_reg(13),
      I2 => superior_reg(13),
      I3 => \celda_reg[13]_i_11__7_n_0\,
      I4 => derecho_reg(13),
      O => \celda_reg[13]_i_3__7_n_0\
    );
\celda_reg[13]_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(12),
      I1 => izquierdo_reg(12),
      I2 => superior_reg(12),
      I3 => \celda_reg[13]_i_12__7_n_0\,
      I4 => derecho_reg(12),
      O => \celda_reg[13]_i_4__7_n_0\
    );
\celda_reg[13]_i_5__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(11),
      I1 => izquierdo_reg(11),
      I2 => superior_reg(11),
      I3 => \celda_reg[13]_i_13__7_n_0\,
      I4 => derecho_reg(11),
      O => \celda_reg[13]_i_5__7_n_0\
    );
\celda_reg[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_2__7_n_0\,
      I1 => superior_reg(15),
      I2 => izquierdo_reg(15),
      I3 => inferior_reg(15),
      I4 => derecho_reg(15),
      I5 => \celda_reg[17]_i_13__7_n_0\,
      O => \celda_reg[13]_i_6_n_0\
    );
\celda_reg[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_3__7_n_0\,
      I1 => superior_reg(14),
      I2 => izquierdo_reg(14),
      I3 => inferior_reg(14),
      I4 => derecho_reg(14),
      I5 => \celda_reg[13]_i_10__7_n_0\,
      O => \celda_reg[13]_i_7_n_0\
    );
\celda_reg[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_4__7_n_0\,
      I1 => superior_reg(13),
      I2 => izquierdo_reg(13),
      I3 => inferior_reg(13),
      I4 => derecho_reg(13),
      I5 => \celda_reg[13]_i_11__7_n_0\,
      O => \celda_reg[13]_i_8_n_0\
    );
\celda_reg[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[13]_i_5__7_n_0\,
      I1 => superior_reg(12),
      I2 => izquierdo_reg(12),
      I3 => inferior_reg(12),
      I4 => derecho_reg(12),
      I5 => \celda_reg[13]_i_12__7_n_0\,
      O => \celda_reg[13]_i_9_n_0\
    );
\celda_reg[17]_i_10__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(17),
      I1 => izquierdo_reg(17),
      I2 => inferior_reg(17),
      O => \celda_reg[17]_i_10__7_n_0\
    );
\celda_reg[17]_i_11__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(16),
      I1 => inferior_reg(16),
      I2 => izquierdo_reg(16),
      O => \celda_reg[17]_i_11__7_n_0\
    );
\celda_reg[17]_i_12__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(15),
      I1 => superior_reg(15),
      I2 => izquierdo_reg(15),
      O => \celda_reg[17]_i_12__7_n_0\
    );
\celda_reg[17]_i_13__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(14),
      I1 => izquierdo_reg(14),
      I2 => inferior_reg(14),
      O => \celda_reg[17]_i_13__7_n_0\
    );
\celda_reg[17]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(18),
      I1 => izquierdo_reg(18),
      I2 => superior_reg(18),
      I3 => \celda_reg[17]_i_10__7_n_0\,
      I4 => derecho_reg(18),
      O => \celda_reg[17]_i_2__7_n_0\
    );
\celda_reg[17]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(17),
      I1 => izquierdo_reg(17),
      I2 => superior_reg(17),
      I3 => \celda_reg[17]_i_11__7_n_0\,
      I4 => derecho_reg(17),
      O => \celda_reg[17]_i_3__7_n_0\
    );
\celda_reg[17]_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(16),
      I1 => izquierdo_reg(16),
      I2 => superior_reg(16),
      I3 => \celda_reg[17]_i_12__7_n_0\,
      I4 => derecho_reg(16),
      O => \celda_reg[17]_i_4__7_n_0\
    );
\celda_reg[17]_i_5__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(15),
      I1 => izquierdo_reg(15),
      I2 => superior_reg(15),
      I3 => \celda_reg[17]_i_13__7_n_0\,
      I4 => derecho_reg(15),
      O => \celda_reg[17]_i_5__7_n_0\
    );
\celda_reg[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_2__7_n_0\,
      I1 => superior_reg(19),
      I2 => izquierdo_reg(19),
      I3 => inferior_reg(19),
      I4 => derecho_reg(19),
      I5 => \celda_reg[21]_i_13__7_n_0\,
      O => \celda_reg[17]_i_6_n_0\
    );
\celda_reg[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_3__7_n_0\,
      I1 => superior_reg(18),
      I2 => izquierdo_reg(18),
      I3 => inferior_reg(18),
      I4 => derecho_reg(18),
      I5 => \celda_reg[17]_i_10__7_n_0\,
      O => \celda_reg[17]_i_7_n_0\
    );
\celda_reg[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_4__7_n_0\,
      I1 => superior_reg(17),
      I2 => izquierdo_reg(17),
      I3 => inferior_reg(17),
      I4 => derecho_reg(17),
      I5 => \celda_reg[17]_i_11__7_n_0\,
      O => \celda_reg[17]_i_8_n_0\
    );
\celda_reg[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[17]_i_5__7_n_0\,
      I1 => superior_reg(16),
      I2 => izquierdo_reg(16),
      I3 => inferior_reg(16),
      I4 => derecho_reg(16),
      I5 => \celda_reg[17]_i_12__7_n_0\,
      O => \celda_reg[17]_i_9_n_0\
    );
\celda_reg[1]_i_10__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(2),
      I1 => izquierdo_reg(2),
      I2 => superior_reg(2),
      O => \celda_reg[1]_i_10__7_n_0\
    );
\celda_reg[1]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(2),
      I1 => izquierdo_reg(2),
      I2 => superior_reg(2),
      I3 => \celda_reg[1]_i_9__7_n_0\,
      I4 => derecho_reg(2),
      O => \celda_reg[1]_i_2__7_n_0\
    );
\celda_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \celda_reg[1]_i_9__7_n_0\,
      I1 => derecho_reg(2),
      I2 => inferior_reg(2),
      I3 => izquierdo_reg(2),
      I4 => superior_reg(2),
      O => \celda_reg[1]_i_3_n_0\
    );
\celda_reg[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(1),
      I1 => izquierdo_reg(1),
      I2 => inferior_reg(1),
      I3 => derecho_reg(1),
      O => \celda_reg[1]_i_4_n_0\
    );
\celda_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[1]_i_2__7_n_0\,
      I1 => superior_reg(3),
      I2 => izquierdo_reg(3),
      I3 => inferior_reg(3),
      I4 => derecho_reg(3),
      I5 => \celda_reg[5]_i_13__7_n_0\,
      O => \celda_reg[1]_i_5_n_0\
    );
\celda_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \celda_reg[1]_i_10__7_n_0\,
      I1 => derecho_reg(2),
      I2 => derecho_reg(1),
      I3 => inferior_reg(1),
      I4 => izquierdo_reg(1),
      I5 => superior_reg(1),
      O => \celda_reg[1]_i_6_n_0\
    );
\celda_reg[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \celda_reg[1]_i_4_n_0\,
      I1 => inferior_reg(0),
      I2 => superior_reg(0),
      I3 => izquierdo_reg(0),
      O => \celda_reg[1]_i_7_n_0\
    );
\celda_reg[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(0),
      I1 => izquierdo_reg(0),
      I2 => inferior_reg(0),
      I3 => derecho_reg(0),
      O => \celda_reg[1]_i_8_n_0\
    );
\celda_reg[1]_i_9__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(1),
      I1 => izquierdo_reg(1),
      I2 => superior_reg(1),
      O => \celda_reg[1]_i_9__7_n_0\
    );
\celda_reg[21]_i_10__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(21),
      I1 => izquierdo_reg(21),
      I2 => inferior_reg(21),
      O => \celda_reg[21]_i_10__7_n_0\
    );
\celda_reg[21]_i_11__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(20),
      I1 => superior_reg(20),
      I2 => izquierdo_reg(20),
      O => \celda_reg[21]_i_11__7_n_0\
    );
\celda_reg[21]_i_12__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(19),
      I1 => izquierdo_reg(19),
      I2 => inferior_reg(19),
      O => \celda_reg[21]_i_12__7_n_0\
    );
\celda_reg[21]_i_13__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(18),
      I1 => superior_reg(18),
      I2 => izquierdo_reg(18),
      O => \celda_reg[21]_i_13__7_n_0\
    );
\celda_reg[21]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(22),
      I1 => izquierdo_reg(22),
      I2 => superior_reg(22),
      I3 => \celda_reg[21]_i_10__7_n_0\,
      I4 => derecho_reg(22),
      O => \celda_reg[21]_i_2__7_n_0\
    );
\celda_reg[21]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(21),
      I1 => izquierdo_reg(21),
      I2 => superior_reg(21),
      I3 => \celda_reg[21]_i_11__7_n_0\,
      I4 => derecho_reg(21),
      O => \celda_reg[21]_i_3__7_n_0\
    );
\celda_reg[21]_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(20),
      I1 => izquierdo_reg(20),
      I2 => superior_reg(20),
      I3 => \celda_reg[21]_i_12__7_n_0\,
      I4 => derecho_reg(20),
      O => \celda_reg[21]_i_4__7_n_0\
    );
\celda_reg[21]_i_5__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(19),
      I1 => izquierdo_reg(19),
      I2 => superior_reg(19),
      I3 => \celda_reg[21]_i_13__7_n_0\,
      I4 => derecho_reg(19),
      O => \celda_reg[21]_i_5__7_n_0\
    );
\celda_reg[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_2__7_n_0\,
      I1 => superior_reg(23),
      I2 => izquierdo_reg(23),
      I3 => inferior_reg(23),
      I4 => derecho_reg(23),
      I5 => \celda_reg[25]_i_13__7_n_0\,
      O => \celda_reg[21]_i_6_n_0\
    );
\celda_reg[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_3__7_n_0\,
      I1 => superior_reg(22),
      I2 => izquierdo_reg(22),
      I3 => inferior_reg(22),
      I4 => derecho_reg(22),
      I5 => \celda_reg[21]_i_10__7_n_0\,
      O => \celda_reg[21]_i_7_n_0\
    );
\celda_reg[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_4__7_n_0\,
      I1 => superior_reg(21),
      I2 => izquierdo_reg(21),
      I3 => inferior_reg(21),
      I4 => derecho_reg(21),
      I5 => \celda_reg[21]_i_11__7_n_0\,
      O => \celda_reg[21]_i_8_n_0\
    );
\celda_reg[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[21]_i_5__7_n_0\,
      I1 => superior_reg(20),
      I2 => izquierdo_reg(20),
      I3 => inferior_reg(20),
      I4 => derecho_reg(20),
      I5 => \celda_reg[21]_i_12__7_n_0\,
      O => \celda_reg[21]_i_9_n_0\
    );
\celda_reg[25]_i_10__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(25),
      I1 => izquierdo_reg(25),
      I2 => inferior_reg(25),
      O => \celda_reg[25]_i_10__7_n_0\
    );
\celda_reg[25]_i_11__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(24),
      I1 => superior_reg(24),
      I2 => izquierdo_reg(24),
      O => \celda_reg[25]_i_11__7_n_0\
    );
\celda_reg[25]_i_12__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(23),
      I1 => izquierdo_reg(23),
      I2 => inferior_reg(23),
      O => \celda_reg[25]_i_12__7_n_0\
    );
\celda_reg[25]_i_13__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(22),
      I1 => superior_reg(22),
      I2 => inferior_reg(22),
      O => \celda_reg[25]_i_13__7_n_0\
    );
\celda_reg[25]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(26),
      I1 => izquierdo_reg(26),
      I2 => superior_reg(26),
      I3 => \celda_reg[25]_i_10__7_n_0\,
      I4 => derecho_reg(26),
      O => \celda_reg[25]_i_2__7_n_0\
    );
\celda_reg[25]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(25),
      I1 => izquierdo_reg(25),
      I2 => superior_reg(25),
      I3 => \celda_reg[25]_i_11__7_n_0\,
      I4 => derecho_reg(25),
      O => \celda_reg[25]_i_3__7_n_0\
    );
\celda_reg[25]_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(24),
      I1 => izquierdo_reg(24),
      I2 => superior_reg(24),
      I3 => \celda_reg[25]_i_12__7_n_0\,
      I4 => derecho_reg(24),
      O => \celda_reg[25]_i_4__7_n_0\
    );
\celda_reg[25]_i_5__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(23),
      I1 => izquierdo_reg(23),
      I2 => superior_reg(23),
      I3 => \celda_reg[25]_i_13__7_n_0\,
      I4 => derecho_reg(23),
      O => \celda_reg[25]_i_5__7_n_0\
    );
\celda_reg[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_2__7_n_0\,
      I1 => superior_reg(27),
      I2 => izquierdo_reg(27),
      I3 => inferior_reg(27),
      I4 => derecho_reg(27),
      I5 => \celda_reg[29]_i_11__7_n_0\,
      O => \celda_reg[25]_i_6_n_0\
    );
\celda_reg[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_3__7_n_0\,
      I1 => superior_reg(26),
      I2 => izquierdo_reg(26),
      I3 => inferior_reg(26),
      I4 => derecho_reg(26),
      I5 => \celda_reg[25]_i_10__7_n_0\,
      O => \celda_reg[25]_i_7_n_0\
    );
\celda_reg[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_4__7_n_0\,
      I1 => superior_reg(25),
      I2 => izquierdo_reg(25),
      I3 => inferior_reg(25),
      I4 => derecho_reg(25),
      I5 => \celda_reg[25]_i_11__7_n_0\,
      O => \celda_reg[25]_i_8_n_0\
    );
\celda_reg[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[25]_i_5__7_n_0\,
      I1 => superior_reg(24),
      I2 => izquierdo_reg(24),
      I3 => inferior_reg(24),
      I4 => derecho_reg(24),
      I5 => \celda_reg[25]_i_12__7_n_0\,
      O => \celda_reg[25]_i_9_n_0\
    );
\celda_reg[29]_i_10__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => superior_reg(27),
      I1 => izquierdo_reg(27),
      I2 => inferior_reg(27),
      O => \celda_reg[29]_i_10__7_n_0\
    );
\celda_reg[29]_i_11__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(26),
      I1 => superior_reg(26),
      I2 => inferior_reg(26),
      O => \celda_reg[29]_i_11__7_n_0\
    );
\celda_reg[29]_i_12__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(29),
      I1 => izquierdo_reg(29),
      I2 => superior_reg(29),
      O => \celda_reg[29]_i_12__7_n_0\
    );
\celda_reg[29]_i_13__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => superior_reg(31),
      I1 => izquierdo_reg(31),
      I2 => inferior_reg(31),
      I3 => derecho_reg(31),
      O => \celda_reg[29]_i_13__7_n_0\
    );
\celda_reg[29]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(29),
      I1 => izquierdo_reg(29),
      I2 => superior_reg(29),
      I3 => \celda_reg[29]_i_9__7_n_0\,
      I4 => derecho_reg(29),
      O => \celda_reg[29]_i_2__7_n_0\
    );
\celda_reg[29]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(28),
      I1 => izquierdo_reg(28),
      I2 => superior_reg(28),
      I3 => \celda_reg[29]_i_10__7_n_0\,
      I4 => derecho_reg(28),
      O => \celda_reg[29]_i_3__7_n_0\
    );
\celda_reg[29]_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(27),
      I1 => izquierdo_reg(27),
      I2 => superior_reg(27),
      I3 => \celda_reg[29]_i_11__7_n_0\,
      I4 => derecho_reg(27),
      O => \celda_reg[29]_i_4__7_n_0\
    );
\celda_reg[29]_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => derecho_reg(30),
      I1 => \celda_reg[29]_i_12__7_n_0\,
      I2 => \celda_reg[29]_i_13__7_n_0\,
      I3 => superior_reg(30),
      I4 => inferior_reg(30),
      I5 => izquierdo_reg(30),
      O => \celda_reg[29]_i_5__7_n_0\
    );
\celda_reg[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_2__7_n_0\,
      I1 => superior_reg(30),
      I2 => izquierdo_reg(30),
      I3 => inferior_reg(30),
      I4 => derecho_reg(30),
      I5 => \celda_reg[29]_i_12__7_n_0\,
      O => \celda_reg[29]_i_6_n_0\
    );
\celda_reg[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_3__7_n_0\,
      I1 => superior_reg(29),
      I2 => izquierdo_reg(29),
      I3 => inferior_reg(29),
      I4 => derecho_reg(29),
      I5 => \celda_reg[29]_i_9__7_n_0\,
      O => \celda_reg[29]_i_7_n_0\
    );
\celda_reg[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[29]_i_4__7_n_0\,
      I1 => superior_reg(28),
      I2 => izquierdo_reg(28),
      I3 => inferior_reg(28),
      I4 => derecho_reg(28),
      I5 => \celda_reg[29]_i_10__7_n_0\,
      O => \celda_reg[29]_i_8_n_0\
    );
\celda_reg[29]_i_9__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(28),
      I1 => superior_reg(28),
      I2 => inferior_reg(28),
      O => \celda_reg[29]_i_9__7_n_0\
    );
\celda_reg[5]_i_10__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(6),
      I1 => izquierdo_reg(6),
      I2 => superior_reg(6),
      O => \celda_reg[5]_i_10__7_n_0\
    );
\celda_reg[5]_i_11__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(5),
      I1 => izquierdo_reg(5),
      I2 => superior_reg(5),
      O => \celda_reg[5]_i_11__7_n_0\
    );
\celda_reg[5]_i_12__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inferior_reg(3),
      I1 => izquierdo_reg(3),
      I2 => superior_reg(3),
      O => \celda_reg[5]_i_12__7_n_0\
    );
\celda_reg[5]_i_13__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => izquierdo_reg(2),
      I1 => superior_reg(2),
      I2 => inferior_reg(2),
      O => \celda_reg[5]_i_13__7_n_0\
    );
\celda_reg[5]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(6),
      I1 => superior_reg(5),
      I2 => izquierdo_reg(5),
      I3 => inferior_reg(5),
      I4 => \celda_reg[5]_i_10__7_n_0\,
      O => \celda_reg[5]_i_2__7_n_0\
    );
\celda_reg[5]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(5),
      I1 => izquierdo_reg(4),
      I2 => superior_reg(4),
      I3 => inferior_reg(4),
      I4 => \celda_reg[5]_i_11__7_n_0\,
      O => \celda_reg[5]_i_3__7_n_0\
    );
\celda_reg[5]_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(4),
      I1 => izquierdo_reg(4),
      I2 => superior_reg(4),
      I3 => \celda_reg[5]_i_12__7_n_0\,
      I4 => derecho_reg(4),
      O => \celda_reg[5]_i_4__7_n_0\
    );
\celda_reg[5]_i_5__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => inferior_reg(3),
      I1 => izquierdo_reg(3),
      I2 => superior_reg(3),
      I3 => \celda_reg[5]_i_13__7_n_0\,
      I4 => derecho_reg(3),
      O => \celda_reg[5]_i_5__7_n_0\
    );
\celda_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_2__7_n_0\,
      I1 => \celda_reg[9]_i_13__7_n_0\,
      I2 => derecho_reg(7),
      I3 => inferior_reg(6),
      I4 => superior_reg(6),
      I5 => izquierdo_reg(6),
      O => \celda_reg[5]_i_6_n_0\
    );
\celda_reg[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_3__7_n_0\,
      I1 => \celda_reg[5]_i_10__7_n_0\,
      I2 => derecho_reg(6),
      I3 => inferior_reg(5),
      I4 => izquierdo_reg(5),
      I5 => superior_reg(5),
      O => \celda_reg[5]_i_7_n_0\
    );
\celda_reg[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[5]_i_4__7_n_0\,
      I1 => \celda_reg[5]_i_11__7_n_0\,
      I2 => derecho_reg(5),
      I3 => inferior_reg(4),
      I4 => superior_reg(4),
      I5 => izquierdo_reg(4),
      O => \celda_reg[5]_i_8_n_0\
    );
\celda_reg[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[5]_i_5__7_n_0\,
      I1 => superior_reg(4),
      I2 => izquierdo_reg(4),
      I3 => inferior_reg(4),
      I4 => derecho_reg(4),
      I5 => \celda_reg[5]_i_12__7_n_0\,
      O => \celda_reg[5]_i_9_n_0\
    );
\celda_reg[9]_i_10__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(10),
      I1 => izquierdo_reg(10),
      I2 => superior_reg(10),
      O => \celda_reg[9]_i_10__7_n_0\
    );
\celda_reg[9]_i_11__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(9),
      I1 => izquierdo_reg(9),
      I2 => superior_reg(9),
      O => \celda_reg[9]_i_11__7_n_0\
    );
\celda_reg[9]_i_12__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(8),
      I1 => izquierdo_reg(8),
      I2 => superior_reg(8),
      O => \celda_reg[9]_i_12__7_n_0\
    );
\celda_reg[9]_i_13__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inferior_reg(7),
      I1 => izquierdo_reg(7),
      I2 => superior_reg(7),
      O => \celda_reg[9]_i_13__7_n_0\
    );
\celda_reg[9]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(10),
      I1 => superior_reg(9),
      I2 => izquierdo_reg(9),
      I3 => inferior_reg(9),
      I4 => \celda_reg[9]_i_10__7_n_0\,
      O => \celda_reg[9]_i_2__7_n_0\
    );
\celda_reg[9]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(9),
      I1 => izquierdo_reg(8),
      I2 => superior_reg(8),
      I3 => inferior_reg(8),
      I4 => \celda_reg[9]_i_11__7_n_0\,
      O => \celda_reg[9]_i_3__7_n_0\
    );
\celda_reg[9]_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(8),
      I1 => superior_reg(7),
      I2 => izquierdo_reg(7),
      I3 => inferior_reg(7),
      I4 => \celda_reg[9]_i_12__7_n_0\,
      O => \celda_reg[9]_i_4__7_n_0\
    );
\celda_reg[9]_i_5__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => derecho_reg(7),
      I1 => izquierdo_reg(6),
      I2 => superior_reg(6),
      I3 => inferior_reg(6),
      I4 => \celda_reg[9]_i_13__7_n_0\,
      O => \celda_reg[9]_i_5__7_n_0\
    );
\celda_reg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \celda_reg[9]_i_2__7_n_0\,
      I1 => superior_reg(11),
      I2 => izquierdo_reg(11),
      I3 => inferior_reg(11),
      I4 => derecho_reg(11),
      I5 => \celda_reg[13]_i_13__7_n_0\,
      O => \celda_reg[9]_i_6_n_0\
    );
\celda_reg[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_3__7_n_0\,
      I1 => \celda_reg[9]_i_10__7_n_0\,
      I2 => derecho_reg(10),
      I3 => inferior_reg(9),
      I4 => izquierdo_reg(9),
      I5 => superior_reg(9),
      O => \celda_reg[9]_i_7_n_0\
    );
\celda_reg[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_4__7_n_0\,
      I1 => \celda_reg[9]_i_11__7_n_0\,
      I2 => derecho_reg(9),
      I3 => inferior_reg(8),
      I4 => superior_reg(8),
      I5 => izquierdo_reg(8),
      O => \celda_reg[9]_i_8_n_0\
    );
\celda_reg[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \celda_reg[9]_i_5__7_n_0\,
      I1 => \celda_reg[9]_i_12__7_n_0\,
      I2 => derecho_reg(8),
      I3 => inferior_reg(7),
      I4 => izquierdo_reg(7),
      I5 => superior_reg(7),
      O => \celda_reg[9]_i_9_n_0\
    );
\celda_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(0),
      Q => Q(0),
      R => SR(0)
    );
\celda_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(10),
      Q => Q(10),
      R => SR(0)
    );
\celda_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(11),
      Q => Q(11),
      R => SR(0)
    );
\celda_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(12),
      Q => Q(12),
      R => SR(0)
    );
\celda_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(13),
      Q => Q(13),
      R => SR(0)
    );
\celda_reg_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[9]_i_1_n_0\,
      CO(3) => \celda_reg_reg[13]_i_1_n_0\,
      CO(2) => \celda_reg_reg[13]_i_1_n_1\,
      CO(1) => \celda_reg_reg[13]_i_1_n_2\,
      CO(0) => \celda_reg_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[13]_i_2__7_n_0\,
      DI(2) => \celda_reg[13]_i_3__7_n_0\,
      DI(1) => \celda_reg[13]_i_4__7_n_0\,
      DI(0) => \celda_reg[13]_i_5__7_n_0\,
      O(3 downto 0) => celda(13 downto 10),
      S(3) => \celda_reg[13]_i_6_n_0\,
      S(2) => \celda_reg[13]_i_7_n_0\,
      S(1) => \celda_reg[13]_i_8_n_0\,
      S(0) => \celda_reg[13]_i_9_n_0\
    );
\celda_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(14),
      Q => Q(14),
      R => SR(0)
    );
\celda_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(15),
      Q => Q(15),
      R => SR(0)
    );
\celda_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(16),
      Q => Q(16),
      R => SR(0)
    );
\celda_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(17),
      Q => Q(17),
      R => SR(0)
    );
\celda_reg_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[13]_i_1_n_0\,
      CO(3) => \celda_reg_reg[17]_i_1_n_0\,
      CO(2) => \celda_reg_reg[17]_i_1_n_1\,
      CO(1) => \celda_reg_reg[17]_i_1_n_2\,
      CO(0) => \celda_reg_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[17]_i_2__7_n_0\,
      DI(2) => \celda_reg[17]_i_3__7_n_0\,
      DI(1) => \celda_reg[17]_i_4__7_n_0\,
      DI(0) => \celda_reg[17]_i_5__7_n_0\,
      O(3 downto 0) => celda(17 downto 14),
      S(3) => \celda_reg[17]_i_6_n_0\,
      S(2) => \celda_reg[17]_i_7_n_0\,
      S(1) => \celda_reg[17]_i_8_n_0\,
      S(0) => \celda_reg[17]_i_9_n_0\
    );
\celda_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(18),
      Q => Q(18),
      R => SR(0)
    );
\celda_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(19),
      Q => Q(19),
      R => SR(0)
    );
\celda_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(1),
      Q => Q(1),
      R => SR(0)
    );
\celda_reg_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \celda_reg_reg[1]_i_1_n_0\,
      CO(2) => \celda_reg_reg[1]_i_1_n_1\,
      CO(1) => \celda_reg_reg[1]_i_1_n_2\,
      CO(0) => \celda_reg_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[1]_i_2__7_n_0\,
      DI(2) => \celda_reg[1]_i_3_n_0\,
      DI(1) => \celda_reg[1]_i_4_n_0\,
      DI(0) => derecho_reg(0),
      O(3 downto 2) => celda(1 downto 0),
      O(1 downto 0) => \NLW_celda_reg_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \celda_reg[1]_i_5_n_0\,
      S(2) => \celda_reg[1]_i_6_n_0\,
      S(1) => \celda_reg[1]_i_7_n_0\,
      S(0) => \celda_reg[1]_i_8_n_0\
    );
\celda_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(20),
      Q => Q(20),
      R => SR(0)
    );
\celda_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(21),
      Q => Q(21),
      R => SR(0)
    );
\celda_reg_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[17]_i_1_n_0\,
      CO(3) => \celda_reg_reg[21]_i_1_n_0\,
      CO(2) => \celda_reg_reg[21]_i_1_n_1\,
      CO(1) => \celda_reg_reg[21]_i_1_n_2\,
      CO(0) => \celda_reg_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[21]_i_2__7_n_0\,
      DI(2) => \celda_reg[21]_i_3__7_n_0\,
      DI(1) => \celda_reg[21]_i_4__7_n_0\,
      DI(0) => \celda_reg[21]_i_5__7_n_0\,
      O(3 downto 0) => celda(21 downto 18),
      S(3) => \celda_reg[21]_i_6_n_0\,
      S(2) => \celda_reg[21]_i_7_n_0\,
      S(1) => \celda_reg[21]_i_8_n_0\,
      S(0) => \celda_reg[21]_i_9_n_0\
    );
\celda_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(22),
      Q => Q(22),
      R => SR(0)
    );
\celda_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(23),
      Q => Q(23),
      R => SR(0)
    );
\celda_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(24),
      Q => Q(24),
      R => SR(0)
    );
\celda_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(25),
      Q => Q(25),
      R => SR(0)
    );
\celda_reg_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[21]_i_1_n_0\,
      CO(3) => \celda_reg_reg[25]_i_1_n_0\,
      CO(2) => \celda_reg_reg[25]_i_1_n_1\,
      CO(1) => \celda_reg_reg[25]_i_1_n_2\,
      CO(0) => \celda_reg_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[25]_i_2__7_n_0\,
      DI(2) => \celda_reg[25]_i_3__7_n_0\,
      DI(1) => \celda_reg[25]_i_4__7_n_0\,
      DI(0) => \celda_reg[25]_i_5__7_n_0\,
      O(3 downto 0) => celda(25 downto 22),
      S(3) => \celda_reg[25]_i_6_n_0\,
      S(2) => \celda_reg[25]_i_7_n_0\,
      S(1) => \celda_reg[25]_i_8_n_0\,
      S(0) => \celda_reg[25]_i_9_n_0\
    );
\celda_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(26),
      Q => Q(26),
      R => SR(0)
    );
\celda_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(27),
      Q => Q(27),
      R => SR(0)
    );
\celda_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(28),
      Q => Q(28),
      R => SR(0)
    );
\celda_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(29),
      Q => Q(29),
      R => SR(0)
    );
\celda_reg_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[25]_i_1_n_0\,
      CO(3) => \NLW_celda_reg_reg[29]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \celda_reg_reg[29]_i_1_n_1\,
      CO(1) => \celda_reg_reg[29]_i_1_n_2\,
      CO(0) => \celda_reg_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \celda_reg[29]_i_2__7_n_0\,
      DI(1) => \celda_reg[29]_i_3__7_n_0\,
      DI(0) => \celda_reg[29]_i_4__7_n_0\,
      O(3 downto 0) => celda(29 downto 26),
      S(3) => \celda_reg[29]_i_5__7_n_0\,
      S(2) => \celda_reg[29]_i_6_n_0\,
      S(1) => \celda_reg[29]_i_7_n_0\,
      S(0) => \celda_reg[29]_i_8_n_0\
    );
\celda_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(2),
      Q => Q(2),
      R => SR(0)
    );
\celda_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(3),
      Q => Q(3),
      R => SR(0)
    );
\celda_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(4),
      Q => Q(4),
      R => SR(0)
    );
\celda_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(5),
      Q => Q(5),
      R => SR(0)
    );
\celda_reg_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[1]_i_1_n_0\,
      CO(3) => \celda_reg_reg[5]_i_1_n_0\,
      CO(2) => \celda_reg_reg[5]_i_1_n_1\,
      CO(1) => \celda_reg_reg[5]_i_1_n_2\,
      CO(0) => \celda_reg_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[5]_i_2__7_n_0\,
      DI(2) => \celda_reg[5]_i_3__7_n_0\,
      DI(1) => \celda_reg[5]_i_4__7_n_0\,
      DI(0) => \celda_reg[5]_i_5__7_n_0\,
      O(3 downto 0) => celda(5 downto 2),
      S(3) => \celda_reg[5]_i_6_n_0\,
      S(2) => \celda_reg[5]_i_7_n_0\,
      S(1) => \celda_reg[5]_i_8_n_0\,
      S(0) => \celda_reg[5]_i_9_n_0\
    );
\celda_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(6),
      Q => Q(6),
      R => SR(0)
    );
\celda_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(7),
      Q => Q(7),
      R => SR(0)
    );
\celda_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(8),
      Q => Q(8),
      R => SR(0)
    );
\celda_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => celda(9),
      Q => Q(9),
      R => SR(0)
    );
\celda_reg_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \celda_reg_reg[5]_i_1_n_0\,
      CO(3) => \celda_reg_reg[9]_i_1_n_0\,
      CO(2) => \celda_reg_reg[9]_i_1_n_1\,
      CO(1) => \celda_reg_reg[9]_i_1_n_2\,
      CO(0) => \celda_reg_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \celda_reg[9]_i_2__7_n_0\,
      DI(2) => \celda_reg[9]_i_3__7_n_0\,
      DI(1) => \celda_reg[9]_i_4__7_n_0\,
      DI(0) => \celda_reg[9]_i_5__7_n_0\,
      O(3 downto 0) => celda(9 downto 6),
      S(3) => \celda_reg[9]_i_6_n_0\,
      S(2) => \celda_reg[9]_i_7_n_0\,
      S(1) => \celda_reg[9]_i_8_n_0\,
      S(0) => \celda_reg[9]_i_9_n_0\
    );
\derecho_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(0),
      Q => derecho_reg(0),
      R => SR(0)
    );
\derecho_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(10),
      Q => derecho_reg(10),
      R => SR(0)
    );
\derecho_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(11),
      Q => derecho_reg(11),
      R => SR(0)
    );
\derecho_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(12),
      Q => derecho_reg(12),
      R => SR(0)
    );
\derecho_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(13),
      Q => derecho_reg(13),
      R => SR(0)
    );
\derecho_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(14),
      Q => derecho_reg(14),
      R => SR(0)
    );
\derecho_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(15),
      Q => derecho_reg(15),
      R => SR(0)
    );
\derecho_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(16),
      Q => derecho_reg(16),
      R => SR(0)
    );
\derecho_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(17),
      Q => derecho_reg(17),
      R => SR(0)
    );
\derecho_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(18),
      Q => derecho_reg(18),
      R => SR(0)
    );
\derecho_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(19),
      Q => derecho_reg(19),
      R => SR(0)
    );
\derecho_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(1),
      Q => derecho_reg(1),
      R => SR(0)
    );
\derecho_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(20),
      Q => derecho_reg(20),
      R => SR(0)
    );
\derecho_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(21),
      Q => derecho_reg(21),
      R => SR(0)
    );
\derecho_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(22),
      Q => derecho_reg(22),
      R => SR(0)
    );
\derecho_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(23),
      Q => derecho_reg(23),
      R => SR(0)
    );
\derecho_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(24),
      Q => derecho_reg(24),
      R => SR(0)
    );
\derecho_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(25),
      Q => derecho_reg(25),
      R => SR(0)
    );
\derecho_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(26),
      Q => derecho_reg(26),
      R => SR(0)
    );
\derecho_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(27),
      Q => derecho_reg(27),
      R => SR(0)
    );
\derecho_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(28),
      Q => derecho_reg(28),
      R => SR(0)
    );
\derecho_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(29),
      Q => derecho_reg(29),
      R => SR(0)
    );
\derecho_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(2),
      Q => derecho_reg(2),
      R => SR(0)
    );
\derecho_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(30),
      Q => derecho_reg(30),
      R => SR(0)
    );
\derecho_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(31),
      Q => derecho_reg(31),
      R => SR(0)
    );
\derecho_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(3),
      Q => derecho_reg(3),
      R => SR(0)
    );
\derecho_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(4),
      Q => derecho_reg(4),
      R => SR(0)
    );
\derecho_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(5),
      Q => derecho_reg(5),
      R => SR(0)
    );
\derecho_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(6),
      Q => derecho_reg(6),
      R => SR(0)
    );
\derecho_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(7),
      Q => derecho_reg(7),
      R => SR(0)
    );
\derecho_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(8),
      Q => derecho_reg(8),
      R => SR(0)
    );
\derecho_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tderecha[8][31]\(9),
      Q => derecho_reg(9),
      R => SR(0)
    );
\inferior_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(0),
      Q => inferior_reg(0),
      R => SR(0)
    );
\inferior_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(10),
      Q => inferior_reg(10),
      R => SR(0)
    );
\inferior_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(11),
      Q => inferior_reg(11),
      R => SR(0)
    );
\inferior_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(12),
      Q => inferior_reg(12),
      R => SR(0)
    );
\inferior_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(13),
      Q => inferior_reg(13),
      R => SR(0)
    );
\inferior_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(14),
      Q => inferior_reg(14),
      R => SR(0)
    );
\inferior_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(15),
      Q => inferior_reg(15),
      R => SR(0)
    );
\inferior_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(16),
      Q => inferior_reg(16),
      R => SR(0)
    );
\inferior_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(17),
      Q => inferior_reg(17),
      R => SR(0)
    );
\inferior_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(18),
      Q => inferior_reg(18),
      R => SR(0)
    );
\inferior_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(19),
      Q => inferior_reg(19),
      R => SR(0)
    );
\inferior_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(1),
      Q => inferior_reg(1),
      R => SR(0)
    );
\inferior_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(20),
      Q => inferior_reg(20),
      R => SR(0)
    );
\inferior_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(21),
      Q => inferior_reg(21),
      R => SR(0)
    );
\inferior_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(22),
      Q => inferior_reg(22),
      R => SR(0)
    );
\inferior_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(23),
      Q => inferior_reg(23),
      R => SR(0)
    );
\inferior_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(24),
      Q => inferior_reg(24),
      R => SR(0)
    );
\inferior_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(25),
      Q => inferior_reg(25),
      R => SR(0)
    );
\inferior_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(26),
      Q => inferior_reg(26),
      R => SR(0)
    );
\inferior_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(27),
      Q => inferior_reg(27),
      R => SR(0)
    );
\inferior_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(28),
      Q => inferior_reg(28),
      R => SR(0)
    );
\inferior_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(29),
      Q => inferior_reg(29),
      R => SR(0)
    );
\inferior_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(2),
      Q => inferior_reg(2),
      R => SR(0)
    );
\inferior_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(30),
      Q => inferior_reg(30),
      R => SR(0)
    );
\inferior_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(31),
      Q => inferior_reg(31),
      R => SR(0)
    );
\inferior_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(3),
      Q => inferior_reg(3),
      R => SR(0)
    );
\inferior_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(4),
      Q => inferior_reg(4),
      R => SR(0)
    );
\inferior_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(5),
      Q => inferior_reg(5),
      R => SR(0)
    );
\inferior_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(6),
      Q => inferior_reg(6),
      R => SR(0)
    );
\inferior_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(7),
      Q => inferior_reg(7),
      R => SR(0)
    );
\inferior_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(8),
      Q => inferior_reg(8),
      R => SR(0)
    );
\inferior_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tinferior[8][31]\(9),
      Q => inferior_reg(9),
      R => SR(0)
    );
\izquierdo_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => izquierdo_reg(0),
      R => SR(0)
    );
\izquierdo_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(10),
      Q => izquierdo_reg(10),
      R => SR(0)
    );
\izquierdo_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(11),
      Q => izquierdo_reg(11),
      R => SR(0)
    );
\izquierdo_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(12),
      Q => izquierdo_reg(12),
      R => SR(0)
    );
\izquierdo_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(13),
      Q => izquierdo_reg(13),
      R => SR(0)
    );
\izquierdo_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(14),
      Q => izquierdo_reg(14),
      R => SR(0)
    );
\izquierdo_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(15),
      Q => izquierdo_reg(15),
      R => SR(0)
    );
\izquierdo_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(16),
      Q => izquierdo_reg(16),
      R => SR(0)
    );
\izquierdo_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(17),
      Q => izquierdo_reg(17),
      R => SR(0)
    );
\izquierdo_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(18),
      Q => izquierdo_reg(18),
      R => SR(0)
    );
\izquierdo_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(19),
      Q => izquierdo_reg(19),
      R => SR(0)
    );
\izquierdo_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => izquierdo_reg(1),
      R => SR(0)
    );
\izquierdo_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(20),
      Q => izquierdo_reg(20),
      R => SR(0)
    );
\izquierdo_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(21),
      Q => izquierdo_reg(21),
      R => SR(0)
    );
\izquierdo_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(22),
      Q => izquierdo_reg(22),
      R => SR(0)
    );
\izquierdo_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(23),
      Q => izquierdo_reg(23),
      R => SR(0)
    );
\izquierdo_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(24),
      Q => izquierdo_reg(24),
      R => SR(0)
    );
\izquierdo_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(25),
      Q => izquierdo_reg(25),
      R => SR(0)
    );
\izquierdo_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(26),
      Q => izquierdo_reg(26),
      R => SR(0)
    );
\izquierdo_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(27),
      Q => izquierdo_reg(27),
      R => SR(0)
    );
\izquierdo_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(28),
      Q => izquierdo_reg(28),
      R => SR(0)
    );
\izquierdo_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(29),
      Q => izquierdo_reg(29),
      R => SR(0)
    );
\izquierdo_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => izquierdo_reg(2),
      R => SR(0)
    );
\izquierdo_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(30),
      Q => izquierdo_reg(30),
      R => SR(0)
    );
\izquierdo_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(31),
      Q => izquierdo_reg(31),
      R => SR(0)
    );
\izquierdo_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => izquierdo_reg(3),
      R => SR(0)
    );
\izquierdo_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(4),
      Q => izquierdo_reg(4),
      R => SR(0)
    );
\izquierdo_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(5),
      Q => izquierdo_reg(5),
      R => SR(0)
    );
\izquierdo_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(6),
      Q => izquierdo_reg(6),
      R => SR(0)
    );
\izquierdo_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(7),
      Q => izquierdo_reg(7),
      R => SR(0)
    );
\izquierdo_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(8),
      Q => izquierdo_reg(8),
      R => SR(0)
    );
\izquierdo_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(9),
      Q => izquierdo_reg(9),
      R => SR(0)
    );
\superior_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(0),
      Q => superior_reg(0),
      R => SR(0)
    );
\superior_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(10),
      Q => superior_reg(10),
      R => SR(0)
    );
\superior_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(11),
      Q => superior_reg(11),
      R => SR(0)
    );
\superior_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(12),
      Q => superior_reg(12),
      R => SR(0)
    );
\superior_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(13),
      Q => superior_reg(13),
      R => SR(0)
    );
\superior_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(14),
      Q => superior_reg(14),
      R => SR(0)
    );
\superior_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(15),
      Q => superior_reg(15),
      R => SR(0)
    );
\superior_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(16),
      Q => superior_reg(16),
      R => SR(0)
    );
\superior_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(17),
      Q => superior_reg(17),
      R => SR(0)
    );
\superior_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(18),
      Q => superior_reg(18),
      R => SR(0)
    );
\superior_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(19),
      Q => superior_reg(19),
      R => SR(0)
    );
\superior_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(1),
      Q => superior_reg(1),
      R => SR(0)
    );
\superior_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(20),
      Q => superior_reg(20),
      R => SR(0)
    );
\superior_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(21),
      Q => superior_reg(21),
      R => SR(0)
    );
\superior_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(22),
      Q => superior_reg(22),
      R => SR(0)
    );
\superior_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(23),
      Q => superior_reg(23),
      R => SR(0)
    );
\superior_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(24),
      Q => superior_reg(24),
      R => SR(0)
    );
\superior_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(25),
      Q => superior_reg(25),
      R => SR(0)
    );
\superior_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(26),
      Q => superior_reg(26),
      R => SR(0)
    );
\superior_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(27),
      Q => superior_reg(27),
      R => SR(0)
    );
\superior_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(28),
      Q => superior_reg(28),
      R => SR(0)
    );
\superior_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(29),
      Q => superior_reg(29),
      R => SR(0)
    );
\superior_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(2),
      Q => superior_reg(2),
      R => SR(0)
    );
\superior_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(30),
      Q => superior_reg(30),
      R => SR(0)
    );
\superior_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(31),
      Q => superior_reg(31),
      R => SR(0)
    );
\superior_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(3),
      Q => superior_reg(3),
      R => SR(0)
    );
\superior_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(4),
      Q => superior_reg(4),
      R => SR(0)
    );
\superior_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(5),
      Q => superior_reg(5),
      R => SR(0)
    );
\superior_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(6),
      Q => superior_reg(6),
      R => SR(0)
    );
\superior_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(7),
      Q => superior_reg(7),
      R => SR(0)
    );
\superior_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(8),
      Q => superior_reg(8),
      R => SR(0)
    );
\superior_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \in_tsuperior[8][31]\(9),
      Q => superior_reg(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity flujoDeCalor is
  port (
    \in_tderecha[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tderecha[1]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tderecha[2]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tderecha[3]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tderecha[4]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tderecha[5]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tderecha[6]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tderecha[7]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tderecha[8]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tderecha[9]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tsuperior[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tsuperior[1]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tsuperior[2]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tsuperior[3]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tsuperior[4]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tsuperior[5]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tsuperior[6]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tsuperior[7]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tsuperior[8]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tsuperior[9]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tinferior[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tinferior[1]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tinferior[2]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tinferior[3]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tinferior[4]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tinferior[5]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tinferior[6]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tinferior[7]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tinferior[8]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tinferior[9]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tizquierda[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tizquierda[1]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tizquierda[2]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tizquierda[3]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tizquierda[4]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tizquierda[5]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tizquierda[6]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tizquierda[7]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tizquierda[8]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_tizquierda[9]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk_fc : in STD_LOGIC;
    reset_fc : in STD_LOGIC;
    \out_tcelda[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out_tcelda[1]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out_tcelda[2]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out_tcelda[3]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out_tcelda[4]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out_tcelda[5]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out_tcelda[6]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out_tcelda[7]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out_tcelda[8]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out_tcelda[9]\ : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of flujoDeCalor : entity is true;
  attribute N : integer;
  attribute N of flujoDeCalor : entity is 31;
  attribute cantidadCeldas : integer;
  attribute cantidadCeldas of flujoDeCalor : entity is 9;
end flujoDeCalor;

architecture STRUCTURE of flujoDeCalor is
  signal clk_fc_IBUF : STD_LOGIC;
  signal clk_fc_IBUF_BUFG : STD_LOGIC;
  signal \derecho_reg_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[10]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[10]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[10]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[11]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[11]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[11]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[11]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[12]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[13]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[13]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[13]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[13]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[14]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[14]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[14]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[14]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[15]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[15]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[15]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[16]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[17]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[17]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[17]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[17]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[18]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[18]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[18]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[18]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[19]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[19]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[19]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[19]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[20]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[21]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[21]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[21]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[21]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[22]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[22]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[22]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[22]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[22]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[23]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[23]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[23]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[23]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[24]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[24]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[25]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[25]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[25]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[25]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[25]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[26]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[26]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[26]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[26]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[26]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[27]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[27]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[27]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[27]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[27]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[28]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[28]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[28]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[29]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[29]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[29]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[29]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[29]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[30]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[30]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[30]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[30]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[30]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[31]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[31]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[31]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[31]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[31]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[5]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[6]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[7]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[9]_i_1__5_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[9]_i_1__6_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[9]_i_1__7_n_0\ : STD_LOGIC;
  signal \derecho_reg_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[10]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[10]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[10]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[11]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[11]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[11]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[11]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[12]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[13]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[13]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[13]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[13]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[14]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[14]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[14]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[14]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[15]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[15]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[15]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[16]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[17]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[17]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[17]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[17]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[18]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[18]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[18]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[18]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[19]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[19]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[19]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[19]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[20]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[21]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[21]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[21]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[21]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[22]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[22]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[22]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[22]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[22]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[23]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[23]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[23]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[23]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[24]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[24]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[25]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[25]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[25]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[25]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[25]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[26]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[26]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[26]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[26]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[26]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[27]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[27]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[27]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[27]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[27]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[28]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[28]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[28]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[29]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[29]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[29]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[29]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[29]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[30]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[30]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[30]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[30]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[30]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[31]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[31]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[31]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[31]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[31]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[5]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[6]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[7]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[9]_i_1__5_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[9]_i_1__6_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[9]_i_1__7_n_0\ : STD_LOGIC;
  signal \inferior_reg_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[10]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[10]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[10]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[11]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[11]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[11]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[11]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[12]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[13]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[13]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[13]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[13]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[14]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[14]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[14]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[14]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[15]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[15]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[15]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[16]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[17]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[17]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[17]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[17]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[18]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[18]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[18]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[18]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[19]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[19]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[19]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[19]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[20]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[21]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[21]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[21]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[21]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[22]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[22]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[22]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[22]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[22]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[23]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[23]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[23]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[23]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[24]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[24]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[25]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[25]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[25]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[25]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[25]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[26]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[26]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[26]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[26]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[26]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[27]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[27]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[27]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[27]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[27]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[28]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[28]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[28]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[29]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[29]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[29]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[29]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[29]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[30]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[30]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[30]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[30]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[30]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[31]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[31]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[31]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[31]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[31]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[5]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[6]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[7]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[9]_i_1__5_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[9]_i_1__6_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[9]_i_1__7_n_0\ : STD_LOGIC;
  signal \izquierdo_reg_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \out_tcelda[0]_OBUF\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \out_tcelda[1]_OBUF\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \out_tcelda[2]_OBUF\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \out_tcelda[3]_OBUF\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \out_tcelda[4]_OBUF\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \out_tcelda[5]_OBUF\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \out_tcelda[6]_OBUF\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \out_tcelda[7]_OBUF\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \out_tcelda[8]_OBUF\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal reset_fc_IBUF : STD_LOGIC;
  signal \superior_reg_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[10]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[10]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[10]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[11]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[11]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[11]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[11]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[12]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[13]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[13]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[13]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[13]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[14]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[14]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[14]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[14]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[15]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[15]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[15]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[16]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[17]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[17]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[17]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[17]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[18]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[18]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[18]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[18]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[19]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[19]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[19]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[19]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[20]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[21]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[21]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[21]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[21]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[22]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[22]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[22]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[22]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[22]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[23]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[23]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[23]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[23]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[24]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[24]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[25]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[25]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[25]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[25]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[25]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[26]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[26]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[26]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[26]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[26]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[27]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[27]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[27]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[27]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[27]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[28]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[28]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[28]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[29]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[29]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[29]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[29]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[29]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[30]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[30]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[30]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[30]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[30]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[31]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[31]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[31]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[31]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[31]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[5]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[6]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[7]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[9]_i_1__5_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[9]_i_1__6_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[9]_i_1__7_n_0\ : STD_LOGIC;
  signal \superior_reg_reg[9]_i_1_n_0\ : STD_LOGIC;
begin
clk_fc_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => clk_fc_IBUF,
      O => clk_fc_IBUF_BUFG
    );
clk_fc_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => clk_fc,
      O => clk_fc_IBUF
    );
\derecho_reg_reg[0]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(0),
      O => \derecho_reg_reg[0]_i_1_n_0\
    );
\derecho_reg_reg[0]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(0),
      O => \derecho_reg_reg[0]_i_1__0_n_0\
    );
\derecho_reg_reg[0]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(0),
      O => \derecho_reg_reg[0]_i_1__1_n_0\
    );
\derecho_reg_reg[0]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(0),
      O => \derecho_reg_reg[0]_i_1__2_n_0\
    );
\derecho_reg_reg[0]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(0),
      O => \derecho_reg_reg[0]_i_1__3_n_0\
    );
\derecho_reg_reg[0]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(0),
      O => \derecho_reg_reg[0]_i_1__4_n_0\
    );
\derecho_reg_reg[0]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(0),
      O => \derecho_reg_reg[0]_i_1__5_n_0\
    );
\derecho_reg_reg[0]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(0),
      O => \derecho_reg_reg[0]_i_1__6_n_0\
    );
\derecho_reg_reg[0]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(0),
      O => \derecho_reg_reg[0]_i_1__7_n_0\
    );
\derecho_reg_reg[10]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(10),
      O => \derecho_reg_reg[10]_i_1_n_0\
    );
\derecho_reg_reg[10]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(10),
      O => \derecho_reg_reg[10]_i_1__0_n_0\
    );
\derecho_reg_reg[10]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(10),
      O => \derecho_reg_reg[10]_i_1__1_n_0\
    );
\derecho_reg_reg[10]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(10),
      O => \derecho_reg_reg[10]_i_1__2_n_0\
    );
\derecho_reg_reg[10]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(10),
      O => \derecho_reg_reg[10]_i_1__3_n_0\
    );
\derecho_reg_reg[10]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(10),
      O => \derecho_reg_reg[10]_i_1__4_n_0\
    );
\derecho_reg_reg[10]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(10),
      O => \derecho_reg_reg[10]_i_1__5_n_0\
    );
\derecho_reg_reg[10]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(10),
      O => \derecho_reg_reg[10]_i_1__6_n_0\
    );
\derecho_reg_reg[10]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(10),
      O => \derecho_reg_reg[10]_i_1__7_n_0\
    );
\derecho_reg_reg[11]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(11),
      O => \derecho_reg_reg[11]_i_1_n_0\
    );
\derecho_reg_reg[11]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(11),
      O => \derecho_reg_reg[11]_i_1__0_n_0\
    );
\derecho_reg_reg[11]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(11),
      O => \derecho_reg_reg[11]_i_1__1_n_0\
    );
\derecho_reg_reg[11]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(11),
      O => \derecho_reg_reg[11]_i_1__2_n_0\
    );
\derecho_reg_reg[11]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(11),
      O => \derecho_reg_reg[11]_i_1__3_n_0\
    );
\derecho_reg_reg[11]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(11),
      O => \derecho_reg_reg[11]_i_1__4_n_0\
    );
\derecho_reg_reg[11]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(11),
      O => \derecho_reg_reg[11]_i_1__5_n_0\
    );
\derecho_reg_reg[11]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(11),
      O => \derecho_reg_reg[11]_i_1__6_n_0\
    );
\derecho_reg_reg[11]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(11),
      O => \derecho_reg_reg[11]_i_1__7_n_0\
    );
\derecho_reg_reg[12]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(12),
      O => \derecho_reg_reg[12]_i_1_n_0\
    );
\derecho_reg_reg[12]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(12),
      O => \derecho_reg_reg[12]_i_1__0_n_0\
    );
\derecho_reg_reg[12]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(12),
      O => \derecho_reg_reg[12]_i_1__1_n_0\
    );
\derecho_reg_reg[12]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(12),
      O => \derecho_reg_reg[12]_i_1__2_n_0\
    );
\derecho_reg_reg[12]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(12),
      O => \derecho_reg_reg[12]_i_1__3_n_0\
    );
\derecho_reg_reg[12]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(12),
      O => \derecho_reg_reg[12]_i_1__4_n_0\
    );
\derecho_reg_reg[12]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(12),
      O => \derecho_reg_reg[12]_i_1__5_n_0\
    );
\derecho_reg_reg[12]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(12),
      O => \derecho_reg_reg[12]_i_1__6_n_0\
    );
\derecho_reg_reg[12]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(12),
      O => \derecho_reg_reg[12]_i_1__7_n_0\
    );
\derecho_reg_reg[13]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(13),
      O => \derecho_reg_reg[13]_i_1_n_0\
    );
\derecho_reg_reg[13]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(13),
      O => \derecho_reg_reg[13]_i_1__0_n_0\
    );
\derecho_reg_reg[13]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(13),
      O => \derecho_reg_reg[13]_i_1__1_n_0\
    );
\derecho_reg_reg[13]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(13),
      O => \derecho_reg_reg[13]_i_1__2_n_0\
    );
\derecho_reg_reg[13]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(13),
      O => \derecho_reg_reg[13]_i_1__3_n_0\
    );
\derecho_reg_reg[13]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(13),
      O => \derecho_reg_reg[13]_i_1__4_n_0\
    );
\derecho_reg_reg[13]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(13),
      O => \derecho_reg_reg[13]_i_1__5_n_0\
    );
\derecho_reg_reg[13]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(13),
      O => \derecho_reg_reg[13]_i_1__6_n_0\
    );
\derecho_reg_reg[13]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(13),
      O => \derecho_reg_reg[13]_i_1__7_n_0\
    );
\derecho_reg_reg[14]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(14),
      O => \derecho_reg_reg[14]_i_1_n_0\
    );
\derecho_reg_reg[14]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(14),
      O => \derecho_reg_reg[14]_i_1__0_n_0\
    );
\derecho_reg_reg[14]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(14),
      O => \derecho_reg_reg[14]_i_1__1_n_0\
    );
\derecho_reg_reg[14]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(14),
      O => \derecho_reg_reg[14]_i_1__2_n_0\
    );
\derecho_reg_reg[14]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(14),
      O => \derecho_reg_reg[14]_i_1__3_n_0\
    );
\derecho_reg_reg[14]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(14),
      O => \derecho_reg_reg[14]_i_1__4_n_0\
    );
\derecho_reg_reg[14]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(14),
      O => \derecho_reg_reg[14]_i_1__5_n_0\
    );
\derecho_reg_reg[14]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(14),
      O => \derecho_reg_reg[14]_i_1__6_n_0\
    );
\derecho_reg_reg[14]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(14),
      O => \derecho_reg_reg[14]_i_1__7_n_0\
    );
\derecho_reg_reg[15]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(15),
      O => \derecho_reg_reg[15]_i_1_n_0\
    );
\derecho_reg_reg[15]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(15),
      O => \derecho_reg_reg[15]_i_1__0_n_0\
    );
\derecho_reg_reg[15]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(15),
      O => \derecho_reg_reg[15]_i_1__1_n_0\
    );
\derecho_reg_reg[15]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(15),
      O => \derecho_reg_reg[15]_i_1__2_n_0\
    );
\derecho_reg_reg[15]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(15),
      O => \derecho_reg_reg[15]_i_1__3_n_0\
    );
\derecho_reg_reg[15]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(15),
      O => \derecho_reg_reg[15]_i_1__4_n_0\
    );
\derecho_reg_reg[15]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(15),
      O => \derecho_reg_reg[15]_i_1__5_n_0\
    );
\derecho_reg_reg[15]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(15),
      O => \derecho_reg_reg[15]_i_1__6_n_0\
    );
\derecho_reg_reg[15]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(15),
      O => \derecho_reg_reg[15]_i_1__7_n_0\
    );
\derecho_reg_reg[16]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(16),
      O => \derecho_reg_reg[16]_i_1_n_0\
    );
\derecho_reg_reg[16]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(16),
      O => \derecho_reg_reg[16]_i_1__0_n_0\
    );
\derecho_reg_reg[16]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(16),
      O => \derecho_reg_reg[16]_i_1__1_n_0\
    );
\derecho_reg_reg[16]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(16),
      O => \derecho_reg_reg[16]_i_1__2_n_0\
    );
\derecho_reg_reg[16]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(16),
      O => \derecho_reg_reg[16]_i_1__3_n_0\
    );
\derecho_reg_reg[16]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(16),
      O => \derecho_reg_reg[16]_i_1__4_n_0\
    );
\derecho_reg_reg[16]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(16),
      O => \derecho_reg_reg[16]_i_1__5_n_0\
    );
\derecho_reg_reg[16]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(16),
      O => \derecho_reg_reg[16]_i_1__6_n_0\
    );
\derecho_reg_reg[16]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(16),
      O => \derecho_reg_reg[16]_i_1__7_n_0\
    );
\derecho_reg_reg[17]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(17),
      O => \derecho_reg_reg[17]_i_1_n_0\
    );
\derecho_reg_reg[17]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(17),
      O => \derecho_reg_reg[17]_i_1__0_n_0\
    );
\derecho_reg_reg[17]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(17),
      O => \derecho_reg_reg[17]_i_1__1_n_0\
    );
\derecho_reg_reg[17]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(17),
      O => \derecho_reg_reg[17]_i_1__2_n_0\
    );
\derecho_reg_reg[17]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(17),
      O => \derecho_reg_reg[17]_i_1__3_n_0\
    );
\derecho_reg_reg[17]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(17),
      O => \derecho_reg_reg[17]_i_1__4_n_0\
    );
\derecho_reg_reg[17]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(17),
      O => \derecho_reg_reg[17]_i_1__5_n_0\
    );
\derecho_reg_reg[17]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(17),
      O => \derecho_reg_reg[17]_i_1__6_n_0\
    );
\derecho_reg_reg[17]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(17),
      O => \derecho_reg_reg[17]_i_1__7_n_0\
    );
\derecho_reg_reg[18]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(18),
      O => \derecho_reg_reg[18]_i_1_n_0\
    );
\derecho_reg_reg[18]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(18),
      O => \derecho_reg_reg[18]_i_1__0_n_0\
    );
\derecho_reg_reg[18]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(18),
      O => \derecho_reg_reg[18]_i_1__1_n_0\
    );
\derecho_reg_reg[18]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(18),
      O => \derecho_reg_reg[18]_i_1__2_n_0\
    );
\derecho_reg_reg[18]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(18),
      O => \derecho_reg_reg[18]_i_1__3_n_0\
    );
\derecho_reg_reg[18]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(18),
      O => \derecho_reg_reg[18]_i_1__4_n_0\
    );
\derecho_reg_reg[18]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(18),
      O => \derecho_reg_reg[18]_i_1__5_n_0\
    );
\derecho_reg_reg[18]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(18),
      O => \derecho_reg_reg[18]_i_1__6_n_0\
    );
\derecho_reg_reg[18]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(18),
      O => \derecho_reg_reg[18]_i_1__7_n_0\
    );
\derecho_reg_reg[19]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(19),
      O => \derecho_reg_reg[19]_i_1_n_0\
    );
\derecho_reg_reg[19]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(19),
      O => \derecho_reg_reg[19]_i_1__0_n_0\
    );
\derecho_reg_reg[19]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(19),
      O => \derecho_reg_reg[19]_i_1__1_n_0\
    );
\derecho_reg_reg[19]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(19),
      O => \derecho_reg_reg[19]_i_1__2_n_0\
    );
\derecho_reg_reg[19]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(19),
      O => \derecho_reg_reg[19]_i_1__3_n_0\
    );
\derecho_reg_reg[19]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(19),
      O => \derecho_reg_reg[19]_i_1__4_n_0\
    );
\derecho_reg_reg[19]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(19),
      O => \derecho_reg_reg[19]_i_1__5_n_0\
    );
\derecho_reg_reg[19]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(19),
      O => \derecho_reg_reg[19]_i_1__6_n_0\
    );
\derecho_reg_reg[19]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(19),
      O => \derecho_reg_reg[19]_i_1__7_n_0\
    );
\derecho_reg_reg[1]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(1),
      O => \derecho_reg_reg[1]_i_1_n_0\
    );
\derecho_reg_reg[1]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(1),
      O => \derecho_reg_reg[1]_i_1__0_n_0\
    );
\derecho_reg_reg[1]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(1),
      O => \derecho_reg_reg[1]_i_1__1_n_0\
    );
\derecho_reg_reg[1]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(1),
      O => \derecho_reg_reg[1]_i_1__2_n_0\
    );
\derecho_reg_reg[1]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(1),
      O => \derecho_reg_reg[1]_i_1__3_n_0\
    );
\derecho_reg_reg[1]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(1),
      O => \derecho_reg_reg[1]_i_1__4_n_0\
    );
\derecho_reg_reg[1]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(1),
      O => \derecho_reg_reg[1]_i_1__5_n_0\
    );
\derecho_reg_reg[1]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(1),
      O => \derecho_reg_reg[1]_i_1__6_n_0\
    );
\derecho_reg_reg[1]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(1),
      O => \derecho_reg_reg[1]_i_1__7_n_0\
    );
\derecho_reg_reg[20]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(20),
      O => \derecho_reg_reg[20]_i_1_n_0\
    );
\derecho_reg_reg[20]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(20),
      O => \derecho_reg_reg[20]_i_1__0_n_0\
    );
\derecho_reg_reg[20]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(20),
      O => \derecho_reg_reg[20]_i_1__1_n_0\
    );
\derecho_reg_reg[20]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(20),
      O => \derecho_reg_reg[20]_i_1__2_n_0\
    );
\derecho_reg_reg[20]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(20),
      O => \derecho_reg_reg[20]_i_1__3_n_0\
    );
\derecho_reg_reg[20]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(20),
      O => \derecho_reg_reg[20]_i_1__4_n_0\
    );
\derecho_reg_reg[20]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(20),
      O => \derecho_reg_reg[20]_i_1__5_n_0\
    );
\derecho_reg_reg[20]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(20),
      O => \derecho_reg_reg[20]_i_1__6_n_0\
    );
\derecho_reg_reg[20]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(20),
      O => \derecho_reg_reg[20]_i_1__7_n_0\
    );
\derecho_reg_reg[21]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(21),
      O => \derecho_reg_reg[21]_i_1_n_0\
    );
\derecho_reg_reg[21]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(21),
      O => \derecho_reg_reg[21]_i_1__0_n_0\
    );
\derecho_reg_reg[21]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(21),
      O => \derecho_reg_reg[21]_i_1__1_n_0\
    );
\derecho_reg_reg[21]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(21),
      O => \derecho_reg_reg[21]_i_1__2_n_0\
    );
\derecho_reg_reg[21]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(21),
      O => \derecho_reg_reg[21]_i_1__3_n_0\
    );
\derecho_reg_reg[21]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(21),
      O => \derecho_reg_reg[21]_i_1__4_n_0\
    );
\derecho_reg_reg[21]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(21),
      O => \derecho_reg_reg[21]_i_1__5_n_0\
    );
\derecho_reg_reg[21]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(21),
      O => \derecho_reg_reg[21]_i_1__6_n_0\
    );
\derecho_reg_reg[21]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(21),
      O => \derecho_reg_reg[21]_i_1__7_n_0\
    );
\derecho_reg_reg[22]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(22),
      O => \derecho_reg_reg[22]_i_1_n_0\
    );
\derecho_reg_reg[22]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(22),
      O => \derecho_reg_reg[22]_i_1__0_n_0\
    );
\derecho_reg_reg[22]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(22),
      O => \derecho_reg_reg[22]_i_1__1_n_0\
    );
\derecho_reg_reg[22]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(22),
      O => \derecho_reg_reg[22]_i_1__2_n_0\
    );
\derecho_reg_reg[22]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(22),
      O => \derecho_reg_reg[22]_i_1__3_n_0\
    );
\derecho_reg_reg[22]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(22),
      O => \derecho_reg_reg[22]_i_1__4_n_0\
    );
\derecho_reg_reg[22]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(22),
      O => \derecho_reg_reg[22]_i_1__5_n_0\
    );
\derecho_reg_reg[22]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(22),
      O => \derecho_reg_reg[22]_i_1__6_n_0\
    );
\derecho_reg_reg[22]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(22),
      O => \derecho_reg_reg[22]_i_1__7_n_0\
    );
\derecho_reg_reg[23]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(23),
      O => \derecho_reg_reg[23]_i_1_n_0\
    );
\derecho_reg_reg[23]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(23),
      O => \derecho_reg_reg[23]_i_1__0_n_0\
    );
\derecho_reg_reg[23]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(23),
      O => \derecho_reg_reg[23]_i_1__1_n_0\
    );
\derecho_reg_reg[23]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(23),
      O => \derecho_reg_reg[23]_i_1__2_n_0\
    );
\derecho_reg_reg[23]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(23),
      O => \derecho_reg_reg[23]_i_1__3_n_0\
    );
\derecho_reg_reg[23]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(23),
      O => \derecho_reg_reg[23]_i_1__4_n_0\
    );
\derecho_reg_reg[23]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(23),
      O => \derecho_reg_reg[23]_i_1__5_n_0\
    );
\derecho_reg_reg[23]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(23),
      O => \derecho_reg_reg[23]_i_1__6_n_0\
    );
\derecho_reg_reg[23]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(23),
      O => \derecho_reg_reg[23]_i_1__7_n_0\
    );
\derecho_reg_reg[24]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(24),
      O => \derecho_reg_reg[24]_i_1_n_0\
    );
\derecho_reg_reg[24]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(24),
      O => \derecho_reg_reg[24]_i_1__0_n_0\
    );
\derecho_reg_reg[24]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(24),
      O => \derecho_reg_reg[24]_i_1__1_n_0\
    );
\derecho_reg_reg[24]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(24),
      O => \derecho_reg_reg[24]_i_1__2_n_0\
    );
\derecho_reg_reg[24]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(24),
      O => \derecho_reg_reg[24]_i_1__3_n_0\
    );
\derecho_reg_reg[24]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(24),
      O => \derecho_reg_reg[24]_i_1__4_n_0\
    );
\derecho_reg_reg[24]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(24),
      O => \derecho_reg_reg[24]_i_1__5_n_0\
    );
\derecho_reg_reg[24]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(24),
      O => \derecho_reg_reg[24]_i_1__6_n_0\
    );
\derecho_reg_reg[24]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(24),
      O => \derecho_reg_reg[24]_i_1__7_n_0\
    );
\derecho_reg_reg[25]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(25),
      O => \derecho_reg_reg[25]_i_1_n_0\
    );
\derecho_reg_reg[25]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(25),
      O => \derecho_reg_reg[25]_i_1__0_n_0\
    );
\derecho_reg_reg[25]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(25),
      O => \derecho_reg_reg[25]_i_1__1_n_0\
    );
\derecho_reg_reg[25]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(25),
      O => \derecho_reg_reg[25]_i_1__2_n_0\
    );
\derecho_reg_reg[25]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(25),
      O => \derecho_reg_reg[25]_i_1__3_n_0\
    );
\derecho_reg_reg[25]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(25),
      O => \derecho_reg_reg[25]_i_1__4_n_0\
    );
\derecho_reg_reg[25]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(25),
      O => \derecho_reg_reg[25]_i_1__5_n_0\
    );
\derecho_reg_reg[25]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(25),
      O => \derecho_reg_reg[25]_i_1__6_n_0\
    );
\derecho_reg_reg[25]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(25),
      O => \derecho_reg_reg[25]_i_1__7_n_0\
    );
\derecho_reg_reg[26]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(26),
      O => \derecho_reg_reg[26]_i_1_n_0\
    );
\derecho_reg_reg[26]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(26),
      O => \derecho_reg_reg[26]_i_1__0_n_0\
    );
\derecho_reg_reg[26]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(26),
      O => \derecho_reg_reg[26]_i_1__1_n_0\
    );
\derecho_reg_reg[26]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(26),
      O => \derecho_reg_reg[26]_i_1__2_n_0\
    );
\derecho_reg_reg[26]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(26),
      O => \derecho_reg_reg[26]_i_1__3_n_0\
    );
\derecho_reg_reg[26]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(26),
      O => \derecho_reg_reg[26]_i_1__4_n_0\
    );
\derecho_reg_reg[26]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(26),
      O => \derecho_reg_reg[26]_i_1__5_n_0\
    );
\derecho_reg_reg[26]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(26),
      O => \derecho_reg_reg[26]_i_1__6_n_0\
    );
\derecho_reg_reg[26]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(26),
      O => \derecho_reg_reg[26]_i_1__7_n_0\
    );
\derecho_reg_reg[27]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(27),
      O => \derecho_reg_reg[27]_i_1_n_0\
    );
\derecho_reg_reg[27]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(27),
      O => \derecho_reg_reg[27]_i_1__0_n_0\
    );
\derecho_reg_reg[27]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(27),
      O => \derecho_reg_reg[27]_i_1__1_n_0\
    );
\derecho_reg_reg[27]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(27),
      O => \derecho_reg_reg[27]_i_1__2_n_0\
    );
\derecho_reg_reg[27]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(27),
      O => \derecho_reg_reg[27]_i_1__3_n_0\
    );
\derecho_reg_reg[27]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(27),
      O => \derecho_reg_reg[27]_i_1__4_n_0\
    );
\derecho_reg_reg[27]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(27),
      O => \derecho_reg_reg[27]_i_1__5_n_0\
    );
\derecho_reg_reg[27]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(27),
      O => \derecho_reg_reg[27]_i_1__6_n_0\
    );
\derecho_reg_reg[27]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(27),
      O => \derecho_reg_reg[27]_i_1__7_n_0\
    );
\derecho_reg_reg[28]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(28),
      O => \derecho_reg_reg[28]_i_1_n_0\
    );
\derecho_reg_reg[28]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(28),
      O => \derecho_reg_reg[28]_i_1__0_n_0\
    );
\derecho_reg_reg[28]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(28),
      O => \derecho_reg_reg[28]_i_1__1_n_0\
    );
\derecho_reg_reg[28]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(28),
      O => \derecho_reg_reg[28]_i_1__2_n_0\
    );
\derecho_reg_reg[28]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(28),
      O => \derecho_reg_reg[28]_i_1__3_n_0\
    );
\derecho_reg_reg[28]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(28),
      O => \derecho_reg_reg[28]_i_1__4_n_0\
    );
\derecho_reg_reg[28]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(28),
      O => \derecho_reg_reg[28]_i_1__5_n_0\
    );
\derecho_reg_reg[28]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(28),
      O => \derecho_reg_reg[28]_i_1__6_n_0\
    );
\derecho_reg_reg[28]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(28),
      O => \derecho_reg_reg[28]_i_1__7_n_0\
    );
\derecho_reg_reg[29]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(29),
      O => \derecho_reg_reg[29]_i_1_n_0\
    );
\derecho_reg_reg[29]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(29),
      O => \derecho_reg_reg[29]_i_1__0_n_0\
    );
\derecho_reg_reg[29]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(29),
      O => \derecho_reg_reg[29]_i_1__1_n_0\
    );
\derecho_reg_reg[29]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(29),
      O => \derecho_reg_reg[29]_i_1__2_n_0\
    );
\derecho_reg_reg[29]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(29),
      O => \derecho_reg_reg[29]_i_1__3_n_0\
    );
\derecho_reg_reg[29]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(29),
      O => \derecho_reg_reg[29]_i_1__4_n_0\
    );
\derecho_reg_reg[29]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(29),
      O => \derecho_reg_reg[29]_i_1__5_n_0\
    );
\derecho_reg_reg[29]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(29),
      O => \derecho_reg_reg[29]_i_1__6_n_0\
    );
\derecho_reg_reg[29]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(29),
      O => \derecho_reg_reg[29]_i_1__7_n_0\
    );
\derecho_reg_reg[2]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(2),
      O => \derecho_reg_reg[2]_i_1_n_0\
    );
\derecho_reg_reg[2]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(2),
      O => \derecho_reg_reg[2]_i_1__0_n_0\
    );
\derecho_reg_reg[2]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(2),
      O => \derecho_reg_reg[2]_i_1__1_n_0\
    );
\derecho_reg_reg[2]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(2),
      O => \derecho_reg_reg[2]_i_1__2_n_0\
    );
\derecho_reg_reg[2]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(2),
      O => \derecho_reg_reg[2]_i_1__3_n_0\
    );
\derecho_reg_reg[2]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(2),
      O => \derecho_reg_reg[2]_i_1__4_n_0\
    );
\derecho_reg_reg[2]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(2),
      O => \derecho_reg_reg[2]_i_1__5_n_0\
    );
\derecho_reg_reg[2]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(2),
      O => \derecho_reg_reg[2]_i_1__6_n_0\
    );
\derecho_reg_reg[2]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(2),
      O => \derecho_reg_reg[2]_i_1__7_n_0\
    );
\derecho_reg_reg[30]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(30),
      O => \derecho_reg_reg[30]_i_1_n_0\
    );
\derecho_reg_reg[30]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(30),
      O => \derecho_reg_reg[30]_i_1__0_n_0\
    );
\derecho_reg_reg[30]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(30),
      O => \derecho_reg_reg[30]_i_1__1_n_0\
    );
\derecho_reg_reg[30]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(30),
      O => \derecho_reg_reg[30]_i_1__2_n_0\
    );
\derecho_reg_reg[30]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(30),
      O => \derecho_reg_reg[30]_i_1__3_n_0\
    );
\derecho_reg_reg[30]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(30),
      O => \derecho_reg_reg[30]_i_1__4_n_0\
    );
\derecho_reg_reg[30]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(30),
      O => \derecho_reg_reg[30]_i_1__5_n_0\
    );
\derecho_reg_reg[30]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(30),
      O => \derecho_reg_reg[30]_i_1__6_n_0\
    );
\derecho_reg_reg[30]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(30),
      O => \derecho_reg_reg[30]_i_1__7_n_0\
    );
\derecho_reg_reg[31]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(31),
      O => \derecho_reg_reg[31]_i_1_n_0\
    );
\derecho_reg_reg[31]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(31),
      O => \derecho_reg_reg[31]_i_1__0_n_0\
    );
\derecho_reg_reg[31]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(31),
      O => \derecho_reg_reg[31]_i_1__1_n_0\
    );
\derecho_reg_reg[31]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(31),
      O => \derecho_reg_reg[31]_i_1__2_n_0\
    );
\derecho_reg_reg[31]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(31),
      O => \derecho_reg_reg[31]_i_1__3_n_0\
    );
\derecho_reg_reg[31]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(31),
      O => \derecho_reg_reg[31]_i_1__4_n_0\
    );
\derecho_reg_reg[31]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(31),
      O => \derecho_reg_reg[31]_i_1__5_n_0\
    );
\derecho_reg_reg[31]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(31),
      O => \derecho_reg_reg[31]_i_1__6_n_0\
    );
\derecho_reg_reg[31]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(31),
      O => \derecho_reg_reg[31]_i_1__7_n_0\
    );
\derecho_reg_reg[3]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(3),
      O => \derecho_reg_reg[3]_i_1_n_0\
    );
\derecho_reg_reg[3]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(3),
      O => \derecho_reg_reg[3]_i_1__0_n_0\
    );
\derecho_reg_reg[3]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(3),
      O => \derecho_reg_reg[3]_i_1__1_n_0\
    );
\derecho_reg_reg[3]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(3),
      O => \derecho_reg_reg[3]_i_1__2_n_0\
    );
\derecho_reg_reg[3]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(3),
      O => \derecho_reg_reg[3]_i_1__3_n_0\
    );
\derecho_reg_reg[3]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(3),
      O => \derecho_reg_reg[3]_i_1__4_n_0\
    );
\derecho_reg_reg[3]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(3),
      O => \derecho_reg_reg[3]_i_1__5_n_0\
    );
\derecho_reg_reg[3]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(3),
      O => \derecho_reg_reg[3]_i_1__6_n_0\
    );
\derecho_reg_reg[3]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(3),
      O => \derecho_reg_reg[3]_i_1__7_n_0\
    );
\derecho_reg_reg[4]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(4),
      O => \derecho_reg_reg[4]_i_1_n_0\
    );
\derecho_reg_reg[4]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(4),
      O => \derecho_reg_reg[4]_i_1__0_n_0\
    );
\derecho_reg_reg[4]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(4),
      O => \derecho_reg_reg[4]_i_1__1_n_0\
    );
\derecho_reg_reg[4]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(4),
      O => \derecho_reg_reg[4]_i_1__2_n_0\
    );
\derecho_reg_reg[4]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(4),
      O => \derecho_reg_reg[4]_i_1__3_n_0\
    );
\derecho_reg_reg[4]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(4),
      O => \derecho_reg_reg[4]_i_1__4_n_0\
    );
\derecho_reg_reg[4]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(4),
      O => \derecho_reg_reg[4]_i_1__5_n_0\
    );
\derecho_reg_reg[4]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(4),
      O => \derecho_reg_reg[4]_i_1__6_n_0\
    );
\derecho_reg_reg[4]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(4),
      O => \derecho_reg_reg[4]_i_1__7_n_0\
    );
\derecho_reg_reg[5]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(5),
      O => \derecho_reg_reg[5]_i_1_n_0\
    );
\derecho_reg_reg[5]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(5),
      O => \derecho_reg_reg[5]_i_1__0_n_0\
    );
\derecho_reg_reg[5]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(5),
      O => \derecho_reg_reg[5]_i_1__1_n_0\
    );
\derecho_reg_reg[5]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(5),
      O => \derecho_reg_reg[5]_i_1__2_n_0\
    );
\derecho_reg_reg[5]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(5),
      O => \derecho_reg_reg[5]_i_1__3_n_0\
    );
\derecho_reg_reg[5]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(5),
      O => \derecho_reg_reg[5]_i_1__4_n_0\
    );
\derecho_reg_reg[5]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(5),
      O => \derecho_reg_reg[5]_i_1__5_n_0\
    );
\derecho_reg_reg[5]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(5),
      O => \derecho_reg_reg[5]_i_1__6_n_0\
    );
\derecho_reg_reg[5]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(5),
      O => \derecho_reg_reg[5]_i_1__7_n_0\
    );
\derecho_reg_reg[6]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(6),
      O => \derecho_reg_reg[6]_i_1_n_0\
    );
\derecho_reg_reg[6]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(6),
      O => \derecho_reg_reg[6]_i_1__0_n_0\
    );
\derecho_reg_reg[6]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(6),
      O => \derecho_reg_reg[6]_i_1__1_n_0\
    );
\derecho_reg_reg[6]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(6),
      O => \derecho_reg_reg[6]_i_1__2_n_0\
    );
\derecho_reg_reg[6]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(6),
      O => \derecho_reg_reg[6]_i_1__3_n_0\
    );
\derecho_reg_reg[6]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(6),
      O => \derecho_reg_reg[6]_i_1__4_n_0\
    );
\derecho_reg_reg[6]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(6),
      O => \derecho_reg_reg[6]_i_1__5_n_0\
    );
\derecho_reg_reg[6]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(6),
      O => \derecho_reg_reg[6]_i_1__6_n_0\
    );
\derecho_reg_reg[6]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(6),
      O => \derecho_reg_reg[6]_i_1__7_n_0\
    );
\derecho_reg_reg[7]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(7),
      O => \derecho_reg_reg[7]_i_1_n_0\
    );
\derecho_reg_reg[7]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(7),
      O => \derecho_reg_reg[7]_i_1__0_n_0\
    );
\derecho_reg_reg[7]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(7),
      O => \derecho_reg_reg[7]_i_1__1_n_0\
    );
\derecho_reg_reg[7]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(7),
      O => \derecho_reg_reg[7]_i_1__2_n_0\
    );
\derecho_reg_reg[7]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(7),
      O => \derecho_reg_reg[7]_i_1__3_n_0\
    );
\derecho_reg_reg[7]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(7),
      O => \derecho_reg_reg[7]_i_1__4_n_0\
    );
\derecho_reg_reg[7]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(7),
      O => \derecho_reg_reg[7]_i_1__5_n_0\
    );
\derecho_reg_reg[7]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(7),
      O => \derecho_reg_reg[7]_i_1__6_n_0\
    );
\derecho_reg_reg[7]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(7),
      O => \derecho_reg_reg[7]_i_1__7_n_0\
    );
\derecho_reg_reg[8]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(8),
      O => \derecho_reg_reg[8]_i_1_n_0\
    );
\derecho_reg_reg[8]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(8),
      O => \derecho_reg_reg[8]_i_1__0_n_0\
    );
\derecho_reg_reg[8]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(8),
      O => \derecho_reg_reg[8]_i_1__1_n_0\
    );
\derecho_reg_reg[8]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(8),
      O => \derecho_reg_reg[8]_i_1__2_n_0\
    );
\derecho_reg_reg[8]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(8),
      O => \derecho_reg_reg[8]_i_1__3_n_0\
    );
\derecho_reg_reg[8]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(8),
      O => \derecho_reg_reg[8]_i_1__4_n_0\
    );
\derecho_reg_reg[8]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(8),
      O => \derecho_reg_reg[8]_i_1__5_n_0\
    );
\derecho_reg_reg[8]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(8),
      O => \derecho_reg_reg[8]_i_1__6_n_0\
    );
\derecho_reg_reg[8]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(8),
      O => \derecho_reg_reg[8]_i_1__7_n_0\
    );
\derecho_reg_reg[9]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[0]\(9),
      O => \derecho_reg_reg[9]_i_1_n_0\
    );
\derecho_reg_reg[9]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[1]\(9),
      O => \derecho_reg_reg[9]_i_1__0_n_0\
    );
\derecho_reg_reg[9]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[2]\(9),
      O => \derecho_reg_reg[9]_i_1__1_n_0\
    );
\derecho_reg_reg[9]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[3]\(9),
      O => \derecho_reg_reg[9]_i_1__2_n_0\
    );
\derecho_reg_reg[9]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[4]\(9),
      O => \derecho_reg_reg[9]_i_1__3_n_0\
    );
\derecho_reg_reg[9]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[5]\(9),
      O => \derecho_reg_reg[9]_i_1__4_n_0\
    );
\derecho_reg_reg[9]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[6]\(9),
      O => \derecho_reg_reg[9]_i_1__5_n_0\
    );
\derecho_reg_reg[9]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[7]\(9),
      O => \derecho_reg_reg[9]_i_1__6_n_0\
    );
\derecho_reg_reg[9]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tderecha[8]\(9),
      O => \derecho_reg_reg[9]_i_1__7_n_0\
    );
\gen_cflujoCalor[0].celda0\: entity work.calculoDeCelda
     port map (
      CLK => clk_fc_IBUF_BUFG,
      D(31) => \izquierdo_reg_reg[31]_i_1_n_0\,
      D(30) => \izquierdo_reg_reg[30]_i_1_n_0\,
      D(29) => \izquierdo_reg_reg[29]_i_1_n_0\,
      D(28) => \izquierdo_reg_reg[28]_i_1_n_0\,
      D(27) => \izquierdo_reg_reg[27]_i_1_n_0\,
      D(26) => \izquierdo_reg_reg[26]_i_1_n_0\,
      D(25) => \izquierdo_reg_reg[25]_i_1_n_0\,
      D(24) => \izquierdo_reg_reg[24]_i_1_n_0\,
      D(23) => \izquierdo_reg_reg[23]_i_1_n_0\,
      D(22) => \izquierdo_reg_reg[22]_i_1_n_0\,
      D(21) => \izquierdo_reg_reg[21]_i_1_n_0\,
      D(20) => \izquierdo_reg_reg[20]_i_1_n_0\,
      D(19) => \izquierdo_reg_reg[19]_i_1_n_0\,
      D(18) => \izquierdo_reg_reg[18]_i_1_n_0\,
      D(17) => \izquierdo_reg_reg[17]_i_1_n_0\,
      D(16) => \izquierdo_reg_reg[16]_i_1_n_0\,
      D(15) => \izquierdo_reg_reg[15]_i_1_n_0\,
      D(14) => \izquierdo_reg_reg[14]_i_1_n_0\,
      D(13) => \izquierdo_reg_reg[13]_i_1_n_0\,
      D(12) => \izquierdo_reg_reg[12]_i_1_n_0\,
      D(11) => \izquierdo_reg_reg[11]_i_1_n_0\,
      D(10) => \izquierdo_reg_reg[10]_i_1_n_0\,
      D(9) => \izquierdo_reg_reg[9]_i_1_n_0\,
      D(8) => \izquierdo_reg_reg[8]_i_1_n_0\,
      D(7) => \izquierdo_reg_reg[7]_i_1_n_0\,
      D(6) => \izquierdo_reg_reg[6]_i_1_n_0\,
      D(5) => \izquierdo_reg_reg[5]_i_1_n_0\,
      D(4) => \izquierdo_reg_reg[4]_i_1_n_0\,
      D(3) => \izquierdo_reg_reg[3]_i_1_n_0\,
      D(2) => \izquierdo_reg_reg[2]_i_1_n_0\,
      D(1) => \izquierdo_reg_reg[1]_i_1_n_0\,
      D(0) => \izquierdo_reg_reg[0]_i_1_n_0\,
      Q(29 downto 0) => \out_tcelda[0]_OBUF\(29 downto 0),
      SR(0) => reset_fc_IBUF,
      \in_tderecha[0][31]\(31) => \derecho_reg_reg[31]_i_1_n_0\,
      \in_tderecha[0][31]\(30) => \derecho_reg_reg[30]_i_1_n_0\,
      \in_tderecha[0][31]\(29) => \derecho_reg_reg[29]_i_1_n_0\,
      \in_tderecha[0][31]\(28) => \derecho_reg_reg[28]_i_1_n_0\,
      \in_tderecha[0][31]\(27) => \derecho_reg_reg[27]_i_1_n_0\,
      \in_tderecha[0][31]\(26) => \derecho_reg_reg[26]_i_1_n_0\,
      \in_tderecha[0][31]\(25) => \derecho_reg_reg[25]_i_1_n_0\,
      \in_tderecha[0][31]\(24) => \derecho_reg_reg[24]_i_1_n_0\,
      \in_tderecha[0][31]\(23) => \derecho_reg_reg[23]_i_1_n_0\,
      \in_tderecha[0][31]\(22) => \derecho_reg_reg[22]_i_1_n_0\,
      \in_tderecha[0][31]\(21) => \derecho_reg_reg[21]_i_1_n_0\,
      \in_tderecha[0][31]\(20) => \derecho_reg_reg[20]_i_1_n_0\,
      \in_tderecha[0][31]\(19) => \derecho_reg_reg[19]_i_1_n_0\,
      \in_tderecha[0][31]\(18) => \derecho_reg_reg[18]_i_1_n_0\,
      \in_tderecha[0][31]\(17) => \derecho_reg_reg[17]_i_1_n_0\,
      \in_tderecha[0][31]\(16) => \derecho_reg_reg[16]_i_1_n_0\,
      \in_tderecha[0][31]\(15) => \derecho_reg_reg[15]_i_1_n_0\,
      \in_tderecha[0][31]\(14) => \derecho_reg_reg[14]_i_1_n_0\,
      \in_tderecha[0][31]\(13) => \derecho_reg_reg[13]_i_1_n_0\,
      \in_tderecha[0][31]\(12) => \derecho_reg_reg[12]_i_1_n_0\,
      \in_tderecha[0][31]\(11) => \derecho_reg_reg[11]_i_1_n_0\,
      \in_tderecha[0][31]\(10) => \derecho_reg_reg[10]_i_1_n_0\,
      \in_tderecha[0][31]\(9) => \derecho_reg_reg[9]_i_1_n_0\,
      \in_tderecha[0][31]\(8) => \derecho_reg_reg[8]_i_1_n_0\,
      \in_tderecha[0][31]\(7) => \derecho_reg_reg[7]_i_1_n_0\,
      \in_tderecha[0][31]\(6) => \derecho_reg_reg[6]_i_1_n_0\,
      \in_tderecha[0][31]\(5) => \derecho_reg_reg[5]_i_1_n_0\,
      \in_tderecha[0][31]\(4) => \derecho_reg_reg[4]_i_1_n_0\,
      \in_tderecha[0][31]\(3) => \derecho_reg_reg[3]_i_1_n_0\,
      \in_tderecha[0][31]\(2) => \derecho_reg_reg[2]_i_1_n_0\,
      \in_tderecha[0][31]\(1) => \derecho_reg_reg[1]_i_1_n_0\,
      \in_tderecha[0][31]\(0) => \derecho_reg_reg[0]_i_1_n_0\,
      \in_tinferior[0][31]\(31) => \inferior_reg_reg[31]_i_1_n_0\,
      \in_tinferior[0][31]\(30) => \inferior_reg_reg[30]_i_1_n_0\,
      \in_tinferior[0][31]\(29) => \inferior_reg_reg[29]_i_1_n_0\,
      \in_tinferior[0][31]\(28) => \inferior_reg_reg[28]_i_1_n_0\,
      \in_tinferior[0][31]\(27) => \inferior_reg_reg[27]_i_1_n_0\,
      \in_tinferior[0][31]\(26) => \inferior_reg_reg[26]_i_1_n_0\,
      \in_tinferior[0][31]\(25) => \inferior_reg_reg[25]_i_1_n_0\,
      \in_tinferior[0][31]\(24) => \inferior_reg_reg[24]_i_1_n_0\,
      \in_tinferior[0][31]\(23) => \inferior_reg_reg[23]_i_1_n_0\,
      \in_tinferior[0][31]\(22) => \inferior_reg_reg[22]_i_1_n_0\,
      \in_tinferior[0][31]\(21) => \inferior_reg_reg[21]_i_1_n_0\,
      \in_tinferior[0][31]\(20) => \inferior_reg_reg[20]_i_1_n_0\,
      \in_tinferior[0][31]\(19) => \inferior_reg_reg[19]_i_1_n_0\,
      \in_tinferior[0][31]\(18) => \inferior_reg_reg[18]_i_1_n_0\,
      \in_tinferior[0][31]\(17) => \inferior_reg_reg[17]_i_1_n_0\,
      \in_tinferior[0][31]\(16) => \inferior_reg_reg[16]_i_1_n_0\,
      \in_tinferior[0][31]\(15) => \inferior_reg_reg[15]_i_1_n_0\,
      \in_tinferior[0][31]\(14) => \inferior_reg_reg[14]_i_1_n_0\,
      \in_tinferior[0][31]\(13) => \inferior_reg_reg[13]_i_1_n_0\,
      \in_tinferior[0][31]\(12) => \inferior_reg_reg[12]_i_1_n_0\,
      \in_tinferior[0][31]\(11) => \inferior_reg_reg[11]_i_1_n_0\,
      \in_tinferior[0][31]\(10) => \inferior_reg_reg[10]_i_1_n_0\,
      \in_tinferior[0][31]\(9) => \inferior_reg_reg[9]_i_1_n_0\,
      \in_tinferior[0][31]\(8) => \inferior_reg_reg[8]_i_1_n_0\,
      \in_tinferior[0][31]\(7) => \inferior_reg_reg[7]_i_1_n_0\,
      \in_tinferior[0][31]\(6) => \inferior_reg_reg[6]_i_1_n_0\,
      \in_tinferior[0][31]\(5) => \inferior_reg_reg[5]_i_1_n_0\,
      \in_tinferior[0][31]\(4) => \inferior_reg_reg[4]_i_1_n_0\,
      \in_tinferior[0][31]\(3) => \inferior_reg_reg[3]_i_1_n_0\,
      \in_tinferior[0][31]\(2) => \inferior_reg_reg[2]_i_1_n_0\,
      \in_tinferior[0][31]\(1) => \inferior_reg_reg[1]_i_1_n_0\,
      \in_tinferior[0][31]\(0) => \inferior_reg_reg[0]_i_1_n_0\,
      \in_tsuperior[0][31]\(31) => \superior_reg_reg[31]_i_1_n_0\,
      \in_tsuperior[0][31]\(30) => \superior_reg_reg[30]_i_1_n_0\,
      \in_tsuperior[0][31]\(29) => \superior_reg_reg[29]_i_1_n_0\,
      \in_tsuperior[0][31]\(28) => \superior_reg_reg[28]_i_1_n_0\,
      \in_tsuperior[0][31]\(27) => \superior_reg_reg[27]_i_1_n_0\,
      \in_tsuperior[0][31]\(26) => \superior_reg_reg[26]_i_1_n_0\,
      \in_tsuperior[0][31]\(25) => \superior_reg_reg[25]_i_1_n_0\,
      \in_tsuperior[0][31]\(24) => \superior_reg_reg[24]_i_1_n_0\,
      \in_tsuperior[0][31]\(23) => \superior_reg_reg[23]_i_1_n_0\,
      \in_tsuperior[0][31]\(22) => \superior_reg_reg[22]_i_1_n_0\,
      \in_tsuperior[0][31]\(21) => \superior_reg_reg[21]_i_1_n_0\,
      \in_tsuperior[0][31]\(20) => \superior_reg_reg[20]_i_1_n_0\,
      \in_tsuperior[0][31]\(19) => \superior_reg_reg[19]_i_1_n_0\,
      \in_tsuperior[0][31]\(18) => \superior_reg_reg[18]_i_1_n_0\,
      \in_tsuperior[0][31]\(17) => \superior_reg_reg[17]_i_1_n_0\,
      \in_tsuperior[0][31]\(16) => \superior_reg_reg[16]_i_1_n_0\,
      \in_tsuperior[0][31]\(15) => \superior_reg_reg[15]_i_1_n_0\,
      \in_tsuperior[0][31]\(14) => \superior_reg_reg[14]_i_1_n_0\,
      \in_tsuperior[0][31]\(13) => \superior_reg_reg[13]_i_1_n_0\,
      \in_tsuperior[0][31]\(12) => \superior_reg_reg[12]_i_1_n_0\,
      \in_tsuperior[0][31]\(11) => \superior_reg_reg[11]_i_1_n_0\,
      \in_tsuperior[0][31]\(10) => \superior_reg_reg[10]_i_1_n_0\,
      \in_tsuperior[0][31]\(9) => \superior_reg_reg[9]_i_1_n_0\,
      \in_tsuperior[0][31]\(8) => \superior_reg_reg[8]_i_1_n_0\,
      \in_tsuperior[0][31]\(7) => \superior_reg_reg[7]_i_1_n_0\,
      \in_tsuperior[0][31]\(6) => \superior_reg_reg[6]_i_1_n_0\,
      \in_tsuperior[0][31]\(5) => \superior_reg_reg[5]_i_1_n_0\,
      \in_tsuperior[0][31]\(4) => \superior_reg_reg[4]_i_1_n_0\,
      \in_tsuperior[0][31]\(3) => \superior_reg_reg[3]_i_1_n_0\,
      \in_tsuperior[0][31]\(2) => \superior_reg_reg[2]_i_1_n_0\,
      \in_tsuperior[0][31]\(1) => \superior_reg_reg[1]_i_1_n_0\,
      \in_tsuperior[0][31]\(0) => \superior_reg_reg[0]_i_1_n_0\
    );
\gen_cflujoCalor[1].celda0\: entity work.calculoDeCelda_0
     port map (
      CLK => clk_fc_IBUF_BUFG,
      D(31) => \izquierdo_reg_reg[31]_i_1__0_n_0\,
      D(30) => \izquierdo_reg_reg[30]_i_1__0_n_0\,
      D(29) => \izquierdo_reg_reg[29]_i_1__0_n_0\,
      D(28) => \izquierdo_reg_reg[28]_i_1__0_n_0\,
      D(27) => \izquierdo_reg_reg[27]_i_1__0_n_0\,
      D(26) => \izquierdo_reg_reg[26]_i_1__0_n_0\,
      D(25) => \izquierdo_reg_reg[25]_i_1__0_n_0\,
      D(24) => \izquierdo_reg_reg[24]_i_1__0_n_0\,
      D(23) => \izquierdo_reg_reg[23]_i_1__0_n_0\,
      D(22) => \izquierdo_reg_reg[22]_i_1__0_n_0\,
      D(21) => \izquierdo_reg_reg[21]_i_1__0_n_0\,
      D(20) => \izquierdo_reg_reg[20]_i_1__0_n_0\,
      D(19) => \izquierdo_reg_reg[19]_i_1__0_n_0\,
      D(18) => \izquierdo_reg_reg[18]_i_1__0_n_0\,
      D(17) => \izquierdo_reg_reg[17]_i_1__0_n_0\,
      D(16) => \izquierdo_reg_reg[16]_i_1__0_n_0\,
      D(15) => \izquierdo_reg_reg[15]_i_1__0_n_0\,
      D(14) => \izquierdo_reg_reg[14]_i_1__0_n_0\,
      D(13) => \izquierdo_reg_reg[13]_i_1__0_n_0\,
      D(12) => \izquierdo_reg_reg[12]_i_1__0_n_0\,
      D(11) => \izquierdo_reg_reg[11]_i_1__0_n_0\,
      D(10) => \izquierdo_reg_reg[10]_i_1__0_n_0\,
      D(9) => \izquierdo_reg_reg[9]_i_1__0_n_0\,
      D(8) => \izquierdo_reg_reg[8]_i_1__0_n_0\,
      D(7) => \izquierdo_reg_reg[7]_i_1__0_n_0\,
      D(6) => \izquierdo_reg_reg[6]_i_1__0_n_0\,
      D(5) => \izquierdo_reg_reg[5]_i_1__0_n_0\,
      D(4) => \izquierdo_reg_reg[4]_i_1__0_n_0\,
      D(3) => \izquierdo_reg_reg[3]_i_1__0_n_0\,
      D(2) => \izquierdo_reg_reg[2]_i_1__0_n_0\,
      D(1) => \izquierdo_reg_reg[1]_i_1__0_n_0\,
      D(0) => \izquierdo_reg_reg[0]_i_1__0_n_0\,
      Q(29 downto 0) => \out_tcelda[1]_OBUF\(29 downto 0),
      SR(0) => reset_fc_IBUF,
      \in_tderecha[1][31]\(31) => \derecho_reg_reg[31]_i_1__0_n_0\,
      \in_tderecha[1][31]\(30) => \derecho_reg_reg[30]_i_1__0_n_0\,
      \in_tderecha[1][31]\(29) => \derecho_reg_reg[29]_i_1__0_n_0\,
      \in_tderecha[1][31]\(28) => \derecho_reg_reg[28]_i_1__0_n_0\,
      \in_tderecha[1][31]\(27) => \derecho_reg_reg[27]_i_1__0_n_0\,
      \in_tderecha[1][31]\(26) => \derecho_reg_reg[26]_i_1__0_n_0\,
      \in_tderecha[1][31]\(25) => \derecho_reg_reg[25]_i_1__0_n_0\,
      \in_tderecha[1][31]\(24) => \derecho_reg_reg[24]_i_1__0_n_0\,
      \in_tderecha[1][31]\(23) => \derecho_reg_reg[23]_i_1__0_n_0\,
      \in_tderecha[1][31]\(22) => \derecho_reg_reg[22]_i_1__0_n_0\,
      \in_tderecha[1][31]\(21) => \derecho_reg_reg[21]_i_1__0_n_0\,
      \in_tderecha[1][31]\(20) => \derecho_reg_reg[20]_i_1__0_n_0\,
      \in_tderecha[1][31]\(19) => \derecho_reg_reg[19]_i_1__0_n_0\,
      \in_tderecha[1][31]\(18) => \derecho_reg_reg[18]_i_1__0_n_0\,
      \in_tderecha[1][31]\(17) => \derecho_reg_reg[17]_i_1__0_n_0\,
      \in_tderecha[1][31]\(16) => \derecho_reg_reg[16]_i_1__0_n_0\,
      \in_tderecha[1][31]\(15) => \derecho_reg_reg[15]_i_1__0_n_0\,
      \in_tderecha[1][31]\(14) => \derecho_reg_reg[14]_i_1__0_n_0\,
      \in_tderecha[1][31]\(13) => \derecho_reg_reg[13]_i_1__0_n_0\,
      \in_tderecha[1][31]\(12) => \derecho_reg_reg[12]_i_1__0_n_0\,
      \in_tderecha[1][31]\(11) => \derecho_reg_reg[11]_i_1__0_n_0\,
      \in_tderecha[1][31]\(10) => \derecho_reg_reg[10]_i_1__0_n_0\,
      \in_tderecha[1][31]\(9) => \derecho_reg_reg[9]_i_1__0_n_0\,
      \in_tderecha[1][31]\(8) => \derecho_reg_reg[8]_i_1__0_n_0\,
      \in_tderecha[1][31]\(7) => \derecho_reg_reg[7]_i_1__0_n_0\,
      \in_tderecha[1][31]\(6) => \derecho_reg_reg[6]_i_1__0_n_0\,
      \in_tderecha[1][31]\(5) => \derecho_reg_reg[5]_i_1__0_n_0\,
      \in_tderecha[1][31]\(4) => \derecho_reg_reg[4]_i_1__0_n_0\,
      \in_tderecha[1][31]\(3) => \derecho_reg_reg[3]_i_1__0_n_0\,
      \in_tderecha[1][31]\(2) => \derecho_reg_reg[2]_i_1__0_n_0\,
      \in_tderecha[1][31]\(1) => \derecho_reg_reg[1]_i_1__0_n_0\,
      \in_tderecha[1][31]\(0) => \derecho_reg_reg[0]_i_1__0_n_0\,
      \in_tinferior[1][31]\(31) => \inferior_reg_reg[31]_i_1__0_n_0\,
      \in_tinferior[1][31]\(30) => \inferior_reg_reg[30]_i_1__0_n_0\,
      \in_tinferior[1][31]\(29) => \inferior_reg_reg[29]_i_1__0_n_0\,
      \in_tinferior[1][31]\(28) => \inferior_reg_reg[28]_i_1__0_n_0\,
      \in_tinferior[1][31]\(27) => \inferior_reg_reg[27]_i_1__0_n_0\,
      \in_tinferior[1][31]\(26) => \inferior_reg_reg[26]_i_1__0_n_0\,
      \in_tinferior[1][31]\(25) => \inferior_reg_reg[25]_i_1__0_n_0\,
      \in_tinferior[1][31]\(24) => \inferior_reg_reg[24]_i_1__0_n_0\,
      \in_tinferior[1][31]\(23) => \inferior_reg_reg[23]_i_1__0_n_0\,
      \in_tinferior[1][31]\(22) => \inferior_reg_reg[22]_i_1__0_n_0\,
      \in_tinferior[1][31]\(21) => \inferior_reg_reg[21]_i_1__0_n_0\,
      \in_tinferior[1][31]\(20) => \inferior_reg_reg[20]_i_1__0_n_0\,
      \in_tinferior[1][31]\(19) => \inferior_reg_reg[19]_i_1__0_n_0\,
      \in_tinferior[1][31]\(18) => \inferior_reg_reg[18]_i_1__0_n_0\,
      \in_tinferior[1][31]\(17) => \inferior_reg_reg[17]_i_1__0_n_0\,
      \in_tinferior[1][31]\(16) => \inferior_reg_reg[16]_i_1__0_n_0\,
      \in_tinferior[1][31]\(15) => \inferior_reg_reg[15]_i_1__0_n_0\,
      \in_tinferior[1][31]\(14) => \inferior_reg_reg[14]_i_1__0_n_0\,
      \in_tinferior[1][31]\(13) => \inferior_reg_reg[13]_i_1__0_n_0\,
      \in_tinferior[1][31]\(12) => \inferior_reg_reg[12]_i_1__0_n_0\,
      \in_tinferior[1][31]\(11) => \inferior_reg_reg[11]_i_1__0_n_0\,
      \in_tinferior[1][31]\(10) => \inferior_reg_reg[10]_i_1__0_n_0\,
      \in_tinferior[1][31]\(9) => \inferior_reg_reg[9]_i_1__0_n_0\,
      \in_tinferior[1][31]\(8) => \inferior_reg_reg[8]_i_1__0_n_0\,
      \in_tinferior[1][31]\(7) => \inferior_reg_reg[7]_i_1__0_n_0\,
      \in_tinferior[1][31]\(6) => \inferior_reg_reg[6]_i_1__0_n_0\,
      \in_tinferior[1][31]\(5) => \inferior_reg_reg[5]_i_1__0_n_0\,
      \in_tinferior[1][31]\(4) => \inferior_reg_reg[4]_i_1__0_n_0\,
      \in_tinferior[1][31]\(3) => \inferior_reg_reg[3]_i_1__0_n_0\,
      \in_tinferior[1][31]\(2) => \inferior_reg_reg[2]_i_1__0_n_0\,
      \in_tinferior[1][31]\(1) => \inferior_reg_reg[1]_i_1__0_n_0\,
      \in_tinferior[1][31]\(0) => \inferior_reg_reg[0]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(31) => \superior_reg_reg[31]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(30) => \superior_reg_reg[30]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(29) => \superior_reg_reg[29]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(28) => \superior_reg_reg[28]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(27) => \superior_reg_reg[27]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(26) => \superior_reg_reg[26]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(25) => \superior_reg_reg[25]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(24) => \superior_reg_reg[24]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(23) => \superior_reg_reg[23]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(22) => \superior_reg_reg[22]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(21) => \superior_reg_reg[21]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(20) => \superior_reg_reg[20]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(19) => \superior_reg_reg[19]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(18) => \superior_reg_reg[18]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(17) => \superior_reg_reg[17]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(16) => \superior_reg_reg[16]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(15) => \superior_reg_reg[15]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(14) => \superior_reg_reg[14]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(13) => \superior_reg_reg[13]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(12) => \superior_reg_reg[12]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(11) => \superior_reg_reg[11]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(10) => \superior_reg_reg[10]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(9) => \superior_reg_reg[9]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(8) => \superior_reg_reg[8]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(7) => \superior_reg_reg[7]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(6) => \superior_reg_reg[6]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(5) => \superior_reg_reg[5]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(4) => \superior_reg_reg[4]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(3) => \superior_reg_reg[3]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(2) => \superior_reg_reg[2]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(1) => \superior_reg_reg[1]_i_1__0_n_0\,
      \in_tsuperior[1][31]\(0) => \superior_reg_reg[0]_i_1__0_n_0\
    );
\gen_cflujoCalor[2].celda0\: entity work.calculoDeCelda_1
     port map (
      CLK => clk_fc_IBUF_BUFG,
      D(31) => \izquierdo_reg_reg[31]_i_1__1_n_0\,
      D(30) => \izquierdo_reg_reg[30]_i_1__1_n_0\,
      D(29) => \izquierdo_reg_reg[29]_i_1__1_n_0\,
      D(28) => \izquierdo_reg_reg[28]_i_1__1_n_0\,
      D(27) => \izquierdo_reg_reg[27]_i_1__1_n_0\,
      D(26) => \izquierdo_reg_reg[26]_i_1__1_n_0\,
      D(25) => \izquierdo_reg_reg[25]_i_1__1_n_0\,
      D(24) => \izquierdo_reg_reg[24]_i_1__1_n_0\,
      D(23) => \izquierdo_reg_reg[23]_i_1__1_n_0\,
      D(22) => \izquierdo_reg_reg[22]_i_1__1_n_0\,
      D(21) => \izquierdo_reg_reg[21]_i_1__1_n_0\,
      D(20) => \izquierdo_reg_reg[20]_i_1__1_n_0\,
      D(19) => \izquierdo_reg_reg[19]_i_1__1_n_0\,
      D(18) => \izquierdo_reg_reg[18]_i_1__1_n_0\,
      D(17) => \izquierdo_reg_reg[17]_i_1__1_n_0\,
      D(16) => \izquierdo_reg_reg[16]_i_1__1_n_0\,
      D(15) => \izquierdo_reg_reg[15]_i_1__1_n_0\,
      D(14) => \izquierdo_reg_reg[14]_i_1__1_n_0\,
      D(13) => \izquierdo_reg_reg[13]_i_1__1_n_0\,
      D(12) => \izquierdo_reg_reg[12]_i_1__1_n_0\,
      D(11) => \izquierdo_reg_reg[11]_i_1__1_n_0\,
      D(10) => \izquierdo_reg_reg[10]_i_1__1_n_0\,
      D(9) => \izquierdo_reg_reg[9]_i_1__1_n_0\,
      D(8) => \izquierdo_reg_reg[8]_i_1__1_n_0\,
      D(7) => \izquierdo_reg_reg[7]_i_1__1_n_0\,
      D(6) => \izquierdo_reg_reg[6]_i_1__1_n_0\,
      D(5) => \izquierdo_reg_reg[5]_i_1__1_n_0\,
      D(4) => \izquierdo_reg_reg[4]_i_1__1_n_0\,
      D(3) => \izquierdo_reg_reg[3]_i_1__1_n_0\,
      D(2) => \izquierdo_reg_reg[2]_i_1__1_n_0\,
      D(1) => \izquierdo_reg_reg[1]_i_1__1_n_0\,
      D(0) => \izquierdo_reg_reg[0]_i_1__1_n_0\,
      Q(29 downto 0) => \out_tcelda[2]_OBUF\(29 downto 0),
      SR(0) => reset_fc_IBUF,
      \in_tderecha[2][31]\(31) => \derecho_reg_reg[31]_i_1__1_n_0\,
      \in_tderecha[2][31]\(30) => \derecho_reg_reg[30]_i_1__1_n_0\,
      \in_tderecha[2][31]\(29) => \derecho_reg_reg[29]_i_1__1_n_0\,
      \in_tderecha[2][31]\(28) => \derecho_reg_reg[28]_i_1__1_n_0\,
      \in_tderecha[2][31]\(27) => \derecho_reg_reg[27]_i_1__1_n_0\,
      \in_tderecha[2][31]\(26) => \derecho_reg_reg[26]_i_1__1_n_0\,
      \in_tderecha[2][31]\(25) => \derecho_reg_reg[25]_i_1__1_n_0\,
      \in_tderecha[2][31]\(24) => \derecho_reg_reg[24]_i_1__1_n_0\,
      \in_tderecha[2][31]\(23) => \derecho_reg_reg[23]_i_1__1_n_0\,
      \in_tderecha[2][31]\(22) => \derecho_reg_reg[22]_i_1__1_n_0\,
      \in_tderecha[2][31]\(21) => \derecho_reg_reg[21]_i_1__1_n_0\,
      \in_tderecha[2][31]\(20) => \derecho_reg_reg[20]_i_1__1_n_0\,
      \in_tderecha[2][31]\(19) => \derecho_reg_reg[19]_i_1__1_n_0\,
      \in_tderecha[2][31]\(18) => \derecho_reg_reg[18]_i_1__1_n_0\,
      \in_tderecha[2][31]\(17) => \derecho_reg_reg[17]_i_1__1_n_0\,
      \in_tderecha[2][31]\(16) => \derecho_reg_reg[16]_i_1__1_n_0\,
      \in_tderecha[2][31]\(15) => \derecho_reg_reg[15]_i_1__1_n_0\,
      \in_tderecha[2][31]\(14) => \derecho_reg_reg[14]_i_1__1_n_0\,
      \in_tderecha[2][31]\(13) => \derecho_reg_reg[13]_i_1__1_n_0\,
      \in_tderecha[2][31]\(12) => \derecho_reg_reg[12]_i_1__1_n_0\,
      \in_tderecha[2][31]\(11) => \derecho_reg_reg[11]_i_1__1_n_0\,
      \in_tderecha[2][31]\(10) => \derecho_reg_reg[10]_i_1__1_n_0\,
      \in_tderecha[2][31]\(9) => \derecho_reg_reg[9]_i_1__1_n_0\,
      \in_tderecha[2][31]\(8) => \derecho_reg_reg[8]_i_1__1_n_0\,
      \in_tderecha[2][31]\(7) => \derecho_reg_reg[7]_i_1__1_n_0\,
      \in_tderecha[2][31]\(6) => \derecho_reg_reg[6]_i_1__1_n_0\,
      \in_tderecha[2][31]\(5) => \derecho_reg_reg[5]_i_1__1_n_0\,
      \in_tderecha[2][31]\(4) => \derecho_reg_reg[4]_i_1__1_n_0\,
      \in_tderecha[2][31]\(3) => \derecho_reg_reg[3]_i_1__1_n_0\,
      \in_tderecha[2][31]\(2) => \derecho_reg_reg[2]_i_1__1_n_0\,
      \in_tderecha[2][31]\(1) => \derecho_reg_reg[1]_i_1__1_n_0\,
      \in_tderecha[2][31]\(0) => \derecho_reg_reg[0]_i_1__1_n_0\,
      \in_tinferior[2][31]\(31) => \inferior_reg_reg[31]_i_1__1_n_0\,
      \in_tinferior[2][31]\(30) => \inferior_reg_reg[30]_i_1__1_n_0\,
      \in_tinferior[2][31]\(29) => \inferior_reg_reg[29]_i_1__1_n_0\,
      \in_tinferior[2][31]\(28) => \inferior_reg_reg[28]_i_1__1_n_0\,
      \in_tinferior[2][31]\(27) => \inferior_reg_reg[27]_i_1__1_n_0\,
      \in_tinferior[2][31]\(26) => \inferior_reg_reg[26]_i_1__1_n_0\,
      \in_tinferior[2][31]\(25) => \inferior_reg_reg[25]_i_1__1_n_0\,
      \in_tinferior[2][31]\(24) => \inferior_reg_reg[24]_i_1__1_n_0\,
      \in_tinferior[2][31]\(23) => \inferior_reg_reg[23]_i_1__1_n_0\,
      \in_tinferior[2][31]\(22) => \inferior_reg_reg[22]_i_1__1_n_0\,
      \in_tinferior[2][31]\(21) => \inferior_reg_reg[21]_i_1__1_n_0\,
      \in_tinferior[2][31]\(20) => \inferior_reg_reg[20]_i_1__1_n_0\,
      \in_tinferior[2][31]\(19) => \inferior_reg_reg[19]_i_1__1_n_0\,
      \in_tinferior[2][31]\(18) => \inferior_reg_reg[18]_i_1__1_n_0\,
      \in_tinferior[2][31]\(17) => \inferior_reg_reg[17]_i_1__1_n_0\,
      \in_tinferior[2][31]\(16) => \inferior_reg_reg[16]_i_1__1_n_0\,
      \in_tinferior[2][31]\(15) => \inferior_reg_reg[15]_i_1__1_n_0\,
      \in_tinferior[2][31]\(14) => \inferior_reg_reg[14]_i_1__1_n_0\,
      \in_tinferior[2][31]\(13) => \inferior_reg_reg[13]_i_1__1_n_0\,
      \in_tinferior[2][31]\(12) => \inferior_reg_reg[12]_i_1__1_n_0\,
      \in_tinferior[2][31]\(11) => \inferior_reg_reg[11]_i_1__1_n_0\,
      \in_tinferior[2][31]\(10) => \inferior_reg_reg[10]_i_1__1_n_0\,
      \in_tinferior[2][31]\(9) => \inferior_reg_reg[9]_i_1__1_n_0\,
      \in_tinferior[2][31]\(8) => \inferior_reg_reg[8]_i_1__1_n_0\,
      \in_tinferior[2][31]\(7) => \inferior_reg_reg[7]_i_1__1_n_0\,
      \in_tinferior[2][31]\(6) => \inferior_reg_reg[6]_i_1__1_n_0\,
      \in_tinferior[2][31]\(5) => \inferior_reg_reg[5]_i_1__1_n_0\,
      \in_tinferior[2][31]\(4) => \inferior_reg_reg[4]_i_1__1_n_0\,
      \in_tinferior[2][31]\(3) => \inferior_reg_reg[3]_i_1__1_n_0\,
      \in_tinferior[2][31]\(2) => \inferior_reg_reg[2]_i_1__1_n_0\,
      \in_tinferior[2][31]\(1) => \inferior_reg_reg[1]_i_1__1_n_0\,
      \in_tinferior[2][31]\(0) => \inferior_reg_reg[0]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(31) => \superior_reg_reg[31]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(30) => \superior_reg_reg[30]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(29) => \superior_reg_reg[29]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(28) => \superior_reg_reg[28]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(27) => \superior_reg_reg[27]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(26) => \superior_reg_reg[26]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(25) => \superior_reg_reg[25]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(24) => \superior_reg_reg[24]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(23) => \superior_reg_reg[23]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(22) => \superior_reg_reg[22]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(21) => \superior_reg_reg[21]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(20) => \superior_reg_reg[20]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(19) => \superior_reg_reg[19]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(18) => \superior_reg_reg[18]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(17) => \superior_reg_reg[17]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(16) => \superior_reg_reg[16]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(15) => \superior_reg_reg[15]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(14) => \superior_reg_reg[14]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(13) => \superior_reg_reg[13]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(12) => \superior_reg_reg[12]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(11) => \superior_reg_reg[11]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(10) => \superior_reg_reg[10]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(9) => \superior_reg_reg[9]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(8) => \superior_reg_reg[8]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(7) => \superior_reg_reg[7]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(6) => \superior_reg_reg[6]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(5) => \superior_reg_reg[5]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(4) => \superior_reg_reg[4]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(3) => \superior_reg_reg[3]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(2) => \superior_reg_reg[2]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(1) => \superior_reg_reg[1]_i_1__1_n_0\,
      \in_tsuperior[2][31]\(0) => \superior_reg_reg[0]_i_1__1_n_0\
    );
\gen_cflujoCalor[3].celda0\: entity work.calculoDeCelda_2
     port map (
      CLK => clk_fc_IBUF_BUFG,
      D(31) => \izquierdo_reg_reg[31]_i_1__2_n_0\,
      D(30) => \izquierdo_reg_reg[30]_i_1__2_n_0\,
      D(29) => \izquierdo_reg_reg[29]_i_1__2_n_0\,
      D(28) => \izquierdo_reg_reg[28]_i_1__2_n_0\,
      D(27) => \izquierdo_reg_reg[27]_i_1__2_n_0\,
      D(26) => \izquierdo_reg_reg[26]_i_1__2_n_0\,
      D(25) => \izquierdo_reg_reg[25]_i_1__2_n_0\,
      D(24) => \izquierdo_reg_reg[24]_i_1__2_n_0\,
      D(23) => \izquierdo_reg_reg[23]_i_1__2_n_0\,
      D(22) => \izquierdo_reg_reg[22]_i_1__2_n_0\,
      D(21) => \izquierdo_reg_reg[21]_i_1__2_n_0\,
      D(20) => \izquierdo_reg_reg[20]_i_1__2_n_0\,
      D(19) => \izquierdo_reg_reg[19]_i_1__2_n_0\,
      D(18) => \izquierdo_reg_reg[18]_i_1__2_n_0\,
      D(17) => \izquierdo_reg_reg[17]_i_1__2_n_0\,
      D(16) => \izquierdo_reg_reg[16]_i_1__2_n_0\,
      D(15) => \izquierdo_reg_reg[15]_i_1__2_n_0\,
      D(14) => \izquierdo_reg_reg[14]_i_1__2_n_0\,
      D(13) => \izquierdo_reg_reg[13]_i_1__2_n_0\,
      D(12) => \izquierdo_reg_reg[12]_i_1__2_n_0\,
      D(11) => \izquierdo_reg_reg[11]_i_1__2_n_0\,
      D(10) => \izquierdo_reg_reg[10]_i_1__2_n_0\,
      D(9) => \izquierdo_reg_reg[9]_i_1__2_n_0\,
      D(8) => \izquierdo_reg_reg[8]_i_1__2_n_0\,
      D(7) => \izquierdo_reg_reg[7]_i_1__2_n_0\,
      D(6) => \izquierdo_reg_reg[6]_i_1__2_n_0\,
      D(5) => \izquierdo_reg_reg[5]_i_1__2_n_0\,
      D(4) => \izquierdo_reg_reg[4]_i_1__2_n_0\,
      D(3) => \izquierdo_reg_reg[3]_i_1__2_n_0\,
      D(2) => \izquierdo_reg_reg[2]_i_1__2_n_0\,
      D(1) => \izquierdo_reg_reg[1]_i_1__2_n_0\,
      D(0) => \izquierdo_reg_reg[0]_i_1__2_n_0\,
      Q(29 downto 0) => \out_tcelda[3]_OBUF\(29 downto 0),
      SR(0) => reset_fc_IBUF,
      \in_tderecha[3][31]\(31) => \derecho_reg_reg[31]_i_1__2_n_0\,
      \in_tderecha[3][31]\(30) => \derecho_reg_reg[30]_i_1__2_n_0\,
      \in_tderecha[3][31]\(29) => \derecho_reg_reg[29]_i_1__2_n_0\,
      \in_tderecha[3][31]\(28) => \derecho_reg_reg[28]_i_1__2_n_0\,
      \in_tderecha[3][31]\(27) => \derecho_reg_reg[27]_i_1__2_n_0\,
      \in_tderecha[3][31]\(26) => \derecho_reg_reg[26]_i_1__2_n_0\,
      \in_tderecha[3][31]\(25) => \derecho_reg_reg[25]_i_1__2_n_0\,
      \in_tderecha[3][31]\(24) => \derecho_reg_reg[24]_i_1__2_n_0\,
      \in_tderecha[3][31]\(23) => \derecho_reg_reg[23]_i_1__2_n_0\,
      \in_tderecha[3][31]\(22) => \derecho_reg_reg[22]_i_1__2_n_0\,
      \in_tderecha[3][31]\(21) => \derecho_reg_reg[21]_i_1__2_n_0\,
      \in_tderecha[3][31]\(20) => \derecho_reg_reg[20]_i_1__2_n_0\,
      \in_tderecha[3][31]\(19) => \derecho_reg_reg[19]_i_1__2_n_0\,
      \in_tderecha[3][31]\(18) => \derecho_reg_reg[18]_i_1__2_n_0\,
      \in_tderecha[3][31]\(17) => \derecho_reg_reg[17]_i_1__2_n_0\,
      \in_tderecha[3][31]\(16) => \derecho_reg_reg[16]_i_1__2_n_0\,
      \in_tderecha[3][31]\(15) => \derecho_reg_reg[15]_i_1__2_n_0\,
      \in_tderecha[3][31]\(14) => \derecho_reg_reg[14]_i_1__2_n_0\,
      \in_tderecha[3][31]\(13) => \derecho_reg_reg[13]_i_1__2_n_0\,
      \in_tderecha[3][31]\(12) => \derecho_reg_reg[12]_i_1__2_n_0\,
      \in_tderecha[3][31]\(11) => \derecho_reg_reg[11]_i_1__2_n_0\,
      \in_tderecha[3][31]\(10) => \derecho_reg_reg[10]_i_1__2_n_0\,
      \in_tderecha[3][31]\(9) => \derecho_reg_reg[9]_i_1__2_n_0\,
      \in_tderecha[3][31]\(8) => \derecho_reg_reg[8]_i_1__2_n_0\,
      \in_tderecha[3][31]\(7) => \derecho_reg_reg[7]_i_1__2_n_0\,
      \in_tderecha[3][31]\(6) => \derecho_reg_reg[6]_i_1__2_n_0\,
      \in_tderecha[3][31]\(5) => \derecho_reg_reg[5]_i_1__2_n_0\,
      \in_tderecha[3][31]\(4) => \derecho_reg_reg[4]_i_1__2_n_0\,
      \in_tderecha[3][31]\(3) => \derecho_reg_reg[3]_i_1__2_n_0\,
      \in_tderecha[3][31]\(2) => \derecho_reg_reg[2]_i_1__2_n_0\,
      \in_tderecha[3][31]\(1) => \derecho_reg_reg[1]_i_1__2_n_0\,
      \in_tderecha[3][31]\(0) => \derecho_reg_reg[0]_i_1__2_n_0\,
      \in_tinferior[3][31]\(31) => \inferior_reg_reg[31]_i_1__2_n_0\,
      \in_tinferior[3][31]\(30) => \inferior_reg_reg[30]_i_1__2_n_0\,
      \in_tinferior[3][31]\(29) => \inferior_reg_reg[29]_i_1__2_n_0\,
      \in_tinferior[3][31]\(28) => \inferior_reg_reg[28]_i_1__2_n_0\,
      \in_tinferior[3][31]\(27) => \inferior_reg_reg[27]_i_1__2_n_0\,
      \in_tinferior[3][31]\(26) => \inferior_reg_reg[26]_i_1__2_n_0\,
      \in_tinferior[3][31]\(25) => \inferior_reg_reg[25]_i_1__2_n_0\,
      \in_tinferior[3][31]\(24) => \inferior_reg_reg[24]_i_1__2_n_0\,
      \in_tinferior[3][31]\(23) => \inferior_reg_reg[23]_i_1__2_n_0\,
      \in_tinferior[3][31]\(22) => \inferior_reg_reg[22]_i_1__2_n_0\,
      \in_tinferior[3][31]\(21) => \inferior_reg_reg[21]_i_1__2_n_0\,
      \in_tinferior[3][31]\(20) => \inferior_reg_reg[20]_i_1__2_n_0\,
      \in_tinferior[3][31]\(19) => \inferior_reg_reg[19]_i_1__2_n_0\,
      \in_tinferior[3][31]\(18) => \inferior_reg_reg[18]_i_1__2_n_0\,
      \in_tinferior[3][31]\(17) => \inferior_reg_reg[17]_i_1__2_n_0\,
      \in_tinferior[3][31]\(16) => \inferior_reg_reg[16]_i_1__2_n_0\,
      \in_tinferior[3][31]\(15) => \inferior_reg_reg[15]_i_1__2_n_0\,
      \in_tinferior[3][31]\(14) => \inferior_reg_reg[14]_i_1__2_n_0\,
      \in_tinferior[3][31]\(13) => \inferior_reg_reg[13]_i_1__2_n_0\,
      \in_tinferior[3][31]\(12) => \inferior_reg_reg[12]_i_1__2_n_0\,
      \in_tinferior[3][31]\(11) => \inferior_reg_reg[11]_i_1__2_n_0\,
      \in_tinferior[3][31]\(10) => \inferior_reg_reg[10]_i_1__2_n_0\,
      \in_tinferior[3][31]\(9) => \inferior_reg_reg[9]_i_1__2_n_0\,
      \in_tinferior[3][31]\(8) => \inferior_reg_reg[8]_i_1__2_n_0\,
      \in_tinferior[3][31]\(7) => \inferior_reg_reg[7]_i_1__2_n_0\,
      \in_tinferior[3][31]\(6) => \inferior_reg_reg[6]_i_1__2_n_0\,
      \in_tinferior[3][31]\(5) => \inferior_reg_reg[5]_i_1__2_n_0\,
      \in_tinferior[3][31]\(4) => \inferior_reg_reg[4]_i_1__2_n_0\,
      \in_tinferior[3][31]\(3) => \inferior_reg_reg[3]_i_1__2_n_0\,
      \in_tinferior[3][31]\(2) => \inferior_reg_reg[2]_i_1__2_n_0\,
      \in_tinferior[3][31]\(1) => \inferior_reg_reg[1]_i_1__2_n_0\,
      \in_tinferior[3][31]\(0) => \inferior_reg_reg[0]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(31) => \superior_reg_reg[31]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(30) => \superior_reg_reg[30]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(29) => \superior_reg_reg[29]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(28) => \superior_reg_reg[28]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(27) => \superior_reg_reg[27]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(26) => \superior_reg_reg[26]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(25) => \superior_reg_reg[25]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(24) => \superior_reg_reg[24]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(23) => \superior_reg_reg[23]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(22) => \superior_reg_reg[22]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(21) => \superior_reg_reg[21]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(20) => \superior_reg_reg[20]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(19) => \superior_reg_reg[19]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(18) => \superior_reg_reg[18]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(17) => \superior_reg_reg[17]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(16) => \superior_reg_reg[16]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(15) => \superior_reg_reg[15]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(14) => \superior_reg_reg[14]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(13) => \superior_reg_reg[13]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(12) => \superior_reg_reg[12]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(11) => \superior_reg_reg[11]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(10) => \superior_reg_reg[10]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(9) => \superior_reg_reg[9]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(8) => \superior_reg_reg[8]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(7) => \superior_reg_reg[7]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(6) => \superior_reg_reg[6]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(5) => \superior_reg_reg[5]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(4) => \superior_reg_reg[4]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(3) => \superior_reg_reg[3]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(2) => \superior_reg_reg[2]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(1) => \superior_reg_reg[1]_i_1__2_n_0\,
      \in_tsuperior[3][31]\(0) => \superior_reg_reg[0]_i_1__2_n_0\
    );
\gen_cflujoCalor[4].celda0\: entity work.calculoDeCelda_3
     port map (
      CLK => clk_fc_IBUF_BUFG,
      D(31) => \izquierdo_reg_reg[31]_i_1__3_n_0\,
      D(30) => \izquierdo_reg_reg[30]_i_1__3_n_0\,
      D(29) => \izquierdo_reg_reg[29]_i_1__3_n_0\,
      D(28) => \izquierdo_reg_reg[28]_i_1__3_n_0\,
      D(27) => \izquierdo_reg_reg[27]_i_1__3_n_0\,
      D(26) => \izquierdo_reg_reg[26]_i_1__3_n_0\,
      D(25) => \izquierdo_reg_reg[25]_i_1__3_n_0\,
      D(24) => \izquierdo_reg_reg[24]_i_1__3_n_0\,
      D(23) => \izquierdo_reg_reg[23]_i_1__3_n_0\,
      D(22) => \izquierdo_reg_reg[22]_i_1__3_n_0\,
      D(21) => \izquierdo_reg_reg[21]_i_1__3_n_0\,
      D(20) => \izquierdo_reg_reg[20]_i_1__3_n_0\,
      D(19) => \izquierdo_reg_reg[19]_i_1__3_n_0\,
      D(18) => \izquierdo_reg_reg[18]_i_1__3_n_0\,
      D(17) => \izquierdo_reg_reg[17]_i_1__3_n_0\,
      D(16) => \izquierdo_reg_reg[16]_i_1__3_n_0\,
      D(15) => \izquierdo_reg_reg[15]_i_1__3_n_0\,
      D(14) => \izquierdo_reg_reg[14]_i_1__3_n_0\,
      D(13) => \izquierdo_reg_reg[13]_i_1__3_n_0\,
      D(12) => \izquierdo_reg_reg[12]_i_1__3_n_0\,
      D(11) => \izquierdo_reg_reg[11]_i_1__3_n_0\,
      D(10) => \izquierdo_reg_reg[10]_i_1__3_n_0\,
      D(9) => \izquierdo_reg_reg[9]_i_1__3_n_0\,
      D(8) => \izquierdo_reg_reg[8]_i_1__3_n_0\,
      D(7) => \izquierdo_reg_reg[7]_i_1__3_n_0\,
      D(6) => \izquierdo_reg_reg[6]_i_1__3_n_0\,
      D(5) => \izquierdo_reg_reg[5]_i_1__3_n_0\,
      D(4) => \izquierdo_reg_reg[4]_i_1__3_n_0\,
      D(3) => \izquierdo_reg_reg[3]_i_1__3_n_0\,
      D(2) => \izquierdo_reg_reg[2]_i_1__3_n_0\,
      D(1) => \izquierdo_reg_reg[1]_i_1__3_n_0\,
      D(0) => \izquierdo_reg_reg[0]_i_1__3_n_0\,
      Q(29 downto 0) => \out_tcelda[4]_OBUF\(29 downto 0),
      SR(0) => reset_fc_IBUF,
      \in_tderecha[4][31]\(31) => \derecho_reg_reg[31]_i_1__3_n_0\,
      \in_tderecha[4][31]\(30) => \derecho_reg_reg[30]_i_1__3_n_0\,
      \in_tderecha[4][31]\(29) => \derecho_reg_reg[29]_i_1__3_n_0\,
      \in_tderecha[4][31]\(28) => \derecho_reg_reg[28]_i_1__3_n_0\,
      \in_tderecha[4][31]\(27) => \derecho_reg_reg[27]_i_1__3_n_0\,
      \in_tderecha[4][31]\(26) => \derecho_reg_reg[26]_i_1__3_n_0\,
      \in_tderecha[4][31]\(25) => \derecho_reg_reg[25]_i_1__3_n_0\,
      \in_tderecha[4][31]\(24) => \derecho_reg_reg[24]_i_1__3_n_0\,
      \in_tderecha[4][31]\(23) => \derecho_reg_reg[23]_i_1__3_n_0\,
      \in_tderecha[4][31]\(22) => \derecho_reg_reg[22]_i_1__3_n_0\,
      \in_tderecha[4][31]\(21) => \derecho_reg_reg[21]_i_1__3_n_0\,
      \in_tderecha[4][31]\(20) => \derecho_reg_reg[20]_i_1__3_n_0\,
      \in_tderecha[4][31]\(19) => \derecho_reg_reg[19]_i_1__3_n_0\,
      \in_tderecha[4][31]\(18) => \derecho_reg_reg[18]_i_1__3_n_0\,
      \in_tderecha[4][31]\(17) => \derecho_reg_reg[17]_i_1__3_n_0\,
      \in_tderecha[4][31]\(16) => \derecho_reg_reg[16]_i_1__3_n_0\,
      \in_tderecha[4][31]\(15) => \derecho_reg_reg[15]_i_1__3_n_0\,
      \in_tderecha[4][31]\(14) => \derecho_reg_reg[14]_i_1__3_n_0\,
      \in_tderecha[4][31]\(13) => \derecho_reg_reg[13]_i_1__3_n_0\,
      \in_tderecha[4][31]\(12) => \derecho_reg_reg[12]_i_1__3_n_0\,
      \in_tderecha[4][31]\(11) => \derecho_reg_reg[11]_i_1__3_n_0\,
      \in_tderecha[4][31]\(10) => \derecho_reg_reg[10]_i_1__3_n_0\,
      \in_tderecha[4][31]\(9) => \derecho_reg_reg[9]_i_1__3_n_0\,
      \in_tderecha[4][31]\(8) => \derecho_reg_reg[8]_i_1__3_n_0\,
      \in_tderecha[4][31]\(7) => \derecho_reg_reg[7]_i_1__3_n_0\,
      \in_tderecha[4][31]\(6) => \derecho_reg_reg[6]_i_1__3_n_0\,
      \in_tderecha[4][31]\(5) => \derecho_reg_reg[5]_i_1__3_n_0\,
      \in_tderecha[4][31]\(4) => \derecho_reg_reg[4]_i_1__3_n_0\,
      \in_tderecha[4][31]\(3) => \derecho_reg_reg[3]_i_1__3_n_0\,
      \in_tderecha[4][31]\(2) => \derecho_reg_reg[2]_i_1__3_n_0\,
      \in_tderecha[4][31]\(1) => \derecho_reg_reg[1]_i_1__3_n_0\,
      \in_tderecha[4][31]\(0) => \derecho_reg_reg[0]_i_1__3_n_0\,
      \in_tinferior[4][31]\(31) => \inferior_reg_reg[31]_i_1__3_n_0\,
      \in_tinferior[4][31]\(30) => \inferior_reg_reg[30]_i_1__3_n_0\,
      \in_tinferior[4][31]\(29) => \inferior_reg_reg[29]_i_1__3_n_0\,
      \in_tinferior[4][31]\(28) => \inferior_reg_reg[28]_i_1__3_n_0\,
      \in_tinferior[4][31]\(27) => \inferior_reg_reg[27]_i_1__3_n_0\,
      \in_tinferior[4][31]\(26) => \inferior_reg_reg[26]_i_1__3_n_0\,
      \in_tinferior[4][31]\(25) => \inferior_reg_reg[25]_i_1__3_n_0\,
      \in_tinferior[4][31]\(24) => \inferior_reg_reg[24]_i_1__3_n_0\,
      \in_tinferior[4][31]\(23) => \inferior_reg_reg[23]_i_1__3_n_0\,
      \in_tinferior[4][31]\(22) => \inferior_reg_reg[22]_i_1__3_n_0\,
      \in_tinferior[4][31]\(21) => \inferior_reg_reg[21]_i_1__3_n_0\,
      \in_tinferior[4][31]\(20) => \inferior_reg_reg[20]_i_1__3_n_0\,
      \in_tinferior[4][31]\(19) => \inferior_reg_reg[19]_i_1__3_n_0\,
      \in_tinferior[4][31]\(18) => \inferior_reg_reg[18]_i_1__3_n_0\,
      \in_tinferior[4][31]\(17) => \inferior_reg_reg[17]_i_1__3_n_0\,
      \in_tinferior[4][31]\(16) => \inferior_reg_reg[16]_i_1__3_n_0\,
      \in_tinferior[4][31]\(15) => \inferior_reg_reg[15]_i_1__3_n_0\,
      \in_tinferior[4][31]\(14) => \inferior_reg_reg[14]_i_1__3_n_0\,
      \in_tinferior[4][31]\(13) => \inferior_reg_reg[13]_i_1__3_n_0\,
      \in_tinferior[4][31]\(12) => \inferior_reg_reg[12]_i_1__3_n_0\,
      \in_tinferior[4][31]\(11) => \inferior_reg_reg[11]_i_1__3_n_0\,
      \in_tinferior[4][31]\(10) => \inferior_reg_reg[10]_i_1__3_n_0\,
      \in_tinferior[4][31]\(9) => \inferior_reg_reg[9]_i_1__3_n_0\,
      \in_tinferior[4][31]\(8) => \inferior_reg_reg[8]_i_1__3_n_0\,
      \in_tinferior[4][31]\(7) => \inferior_reg_reg[7]_i_1__3_n_0\,
      \in_tinferior[4][31]\(6) => \inferior_reg_reg[6]_i_1__3_n_0\,
      \in_tinferior[4][31]\(5) => \inferior_reg_reg[5]_i_1__3_n_0\,
      \in_tinferior[4][31]\(4) => \inferior_reg_reg[4]_i_1__3_n_0\,
      \in_tinferior[4][31]\(3) => \inferior_reg_reg[3]_i_1__3_n_0\,
      \in_tinferior[4][31]\(2) => \inferior_reg_reg[2]_i_1__3_n_0\,
      \in_tinferior[4][31]\(1) => \inferior_reg_reg[1]_i_1__3_n_0\,
      \in_tinferior[4][31]\(0) => \inferior_reg_reg[0]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(31) => \superior_reg_reg[31]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(30) => \superior_reg_reg[30]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(29) => \superior_reg_reg[29]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(28) => \superior_reg_reg[28]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(27) => \superior_reg_reg[27]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(26) => \superior_reg_reg[26]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(25) => \superior_reg_reg[25]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(24) => \superior_reg_reg[24]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(23) => \superior_reg_reg[23]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(22) => \superior_reg_reg[22]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(21) => \superior_reg_reg[21]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(20) => \superior_reg_reg[20]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(19) => \superior_reg_reg[19]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(18) => \superior_reg_reg[18]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(17) => \superior_reg_reg[17]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(16) => \superior_reg_reg[16]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(15) => \superior_reg_reg[15]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(14) => \superior_reg_reg[14]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(13) => \superior_reg_reg[13]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(12) => \superior_reg_reg[12]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(11) => \superior_reg_reg[11]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(10) => \superior_reg_reg[10]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(9) => \superior_reg_reg[9]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(8) => \superior_reg_reg[8]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(7) => \superior_reg_reg[7]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(6) => \superior_reg_reg[6]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(5) => \superior_reg_reg[5]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(4) => \superior_reg_reg[4]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(3) => \superior_reg_reg[3]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(2) => \superior_reg_reg[2]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(1) => \superior_reg_reg[1]_i_1__3_n_0\,
      \in_tsuperior[4][31]\(0) => \superior_reg_reg[0]_i_1__3_n_0\
    );
\gen_cflujoCalor[5].celda0\: entity work.calculoDeCelda_4
     port map (
      CLK => clk_fc_IBUF_BUFG,
      D(31) => \izquierdo_reg_reg[31]_i_1__4_n_0\,
      D(30) => \izquierdo_reg_reg[30]_i_1__4_n_0\,
      D(29) => \izquierdo_reg_reg[29]_i_1__4_n_0\,
      D(28) => \izquierdo_reg_reg[28]_i_1__4_n_0\,
      D(27) => \izquierdo_reg_reg[27]_i_1__4_n_0\,
      D(26) => \izquierdo_reg_reg[26]_i_1__4_n_0\,
      D(25) => \izquierdo_reg_reg[25]_i_1__4_n_0\,
      D(24) => \izquierdo_reg_reg[24]_i_1__4_n_0\,
      D(23) => \izquierdo_reg_reg[23]_i_1__4_n_0\,
      D(22) => \izquierdo_reg_reg[22]_i_1__4_n_0\,
      D(21) => \izquierdo_reg_reg[21]_i_1__4_n_0\,
      D(20) => \izquierdo_reg_reg[20]_i_1__4_n_0\,
      D(19) => \izquierdo_reg_reg[19]_i_1__4_n_0\,
      D(18) => \izquierdo_reg_reg[18]_i_1__4_n_0\,
      D(17) => \izquierdo_reg_reg[17]_i_1__4_n_0\,
      D(16) => \izquierdo_reg_reg[16]_i_1__4_n_0\,
      D(15) => \izquierdo_reg_reg[15]_i_1__4_n_0\,
      D(14) => \izquierdo_reg_reg[14]_i_1__4_n_0\,
      D(13) => \izquierdo_reg_reg[13]_i_1__4_n_0\,
      D(12) => \izquierdo_reg_reg[12]_i_1__4_n_0\,
      D(11) => \izquierdo_reg_reg[11]_i_1__4_n_0\,
      D(10) => \izquierdo_reg_reg[10]_i_1__4_n_0\,
      D(9) => \izquierdo_reg_reg[9]_i_1__4_n_0\,
      D(8) => \izquierdo_reg_reg[8]_i_1__4_n_0\,
      D(7) => \izquierdo_reg_reg[7]_i_1__4_n_0\,
      D(6) => \izquierdo_reg_reg[6]_i_1__4_n_0\,
      D(5) => \izquierdo_reg_reg[5]_i_1__4_n_0\,
      D(4) => \izquierdo_reg_reg[4]_i_1__4_n_0\,
      D(3) => \izquierdo_reg_reg[3]_i_1__4_n_0\,
      D(2) => \izquierdo_reg_reg[2]_i_1__4_n_0\,
      D(1) => \izquierdo_reg_reg[1]_i_1__4_n_0\,
      D(0) => \izquierdo_reg_reg[0]_i_1__4_n_0\,
      Q(29 downto 0) => \out_tcelda[5]_OBUF\(29 downto 0),
      SR(0) => reset_fc_IBUF,
      \in_tderecha[5][31]\(31) => \derecho_reg_reg[31]_i_1__4_n_0\,
      \in_tderecha[5][31]\(30) => \derecho_reg_reg[30]_i_1__4_n_0\,
      \in_tderecha[5][31]\(29) => \derecho_reg_reg[29]_i_1__4_n_0\,
      \in_tderecha[5][31]\(28) => \derecho_reg_reg[28]_i_1__4_n_0\,
      \in_tderecha[5][31]\(27) => \derecho_reg_reg[27]_i_1__4_n_0\,
      \in_tderecha[5][31]\(26) => \derecho_reg_reg[26]_i_1__4_n_0\,
      \in_tderecha[5][31]\(25) => \derecho_reg_reg[25]_i_1__4_n_0\,
      \in_tderecha[5][31]\(24) => \derecho_reg_reg[24]_i_1__4_n_0\,
      \in_tderecha[5][31]\(23) => \derecho_reg_reg[23]_i_1__4_n_0\,
      \in_tderecha[5][31]\(22) => \derecho_reg_reg[22]_i_1__4_n_0\,
      \in_tderecha[5][31]\(21) => \derecho_reg_reg[21]_i_1__4_n_0\,
      \in_tderecha[5][31]\(20) => \derecho_reg_reg[20]_i_1__4_n_0\,
      \in_tderecha[5][31]\(19) => \derecho_reg_reg[19]_i_1__4_n_0\,
      \in_tderecha[5][31]\(18) => \derecho_reg_reg[18]_i_1__4_n_0\,
      \in_tderecha[5][31]\(17) => \derecho_reg_reg[17]_i_1__4_n_0\,
      \in_tderecha[5][31]\(16) => \derecho_reg_reg[16]_i_1__4_n_0\,
      \in_tderecha[5][31]\(15) => \derecho_reg_reg[15]_i_1__4_n_0\,
      \in_tderecha[5][31]\(14) => \derecho_reg_reg[14]_i_1__4_n_0\,
      \in_tderecha[5][31]\(13) => \derecho_reg_reg[13]_i_1__4_n_0\,
      \in_tderecha[5][31]\(12) => \derecho_reg_reg[12]_i_1__4_n_0\,
      \in_tderecha[5][31]\(11) => \derecho_reg_reg[11]_i_1__4_n_0\,
      \in_tderecha[5][31]\(10) => \derecho_reg_reg[10]_i_1__4_n_0\,
      \in_tderecha[5][31]\(9) => \derecho_reg_reg[9]_i_1__4_n_0\,
      \in_tderecha[5][31]\(8) => \derecho_reg_reg[8]_i_1__4_n_0\,
      \in_tderecha[5][31]\(7) => \derecho_reg_reg[7]_i_1__4_n_0\,
      \in_tderecha[5][31]\(6) => \derecho_reg_reg[6]_i_1__4_n_0\,
      \in_tderecha[5][31]\(5) => \derecho_reg_reg[5]_i_1__4_n_0\,
      \in_tderecha[5][31]\(4) => \derecho_reg_reg[4]_i_1__4_n_0\,
      \in_tderecha[5][31]\(3) => \derecho_reg_reg[3]_i_1__4_n_0\,
      \in_tderecha[5][31]\(2) => \derecho_reg_reg[2]_i_1__4_n_0\,
      \in_tderecha[5][31]\(1) => \derecho_reg_reg[1]_i_1__4_n_0\,
      \in_tderecha[5][31]\(0) => \derecho_reg_reg[0]_i_1__4_n_0\,
      \in_tinferior[5][31]\(31) => \inferior_reg_reg[31]_i_1__4_n_0\,
      \in_tinferior[5][31]\(30) => \inferior_reg_reg[30]_i_1__4_n_0\,
      \in_tinferior[5][31]\(29) => \inferior_reg_reg[29]_i_1__4_n_0\,
      \in_tinferior[5][31]\(28) => \inferior_reg_reg[28]_i_1__4_n_0\,
      \in_tinferior[5][31]\(27) => \inferior_reg_reg[27]_i_1__4_n_0\,
      \in_tinferior[5][31]\(26) => \inferior_reg_reg[26]_i_1__4_n_0\,
      \in_tinferior[5][31]\(25) => \inferior_reg_reg[25]_i_1__4_n_0\,
      \in_tinferior[5][31]\(24) => \inferior_reg_reg[24]_i_1__4_n_0\,
      \in_tinferior[5][31]\(23) => \inferior_reg_reg[23]_i_1__4_n_0\,
      \in_tinferior[5][31]\(22) => \inferior_reg_reg[22]_i_1__4_n_0\,
      \in_tinferior[5][31]\(21) => \inferior_reg_reg[21]_i_1__4_n_0\,
      \in_tinferior[5][31]\(20) => \inferior_reg_reg[20]_i_1__4_n_0\,
      \in_tinferior[5][31]\(19) => \inferior_reg_reg[19]_i_1__4_n_0\,
      \in_tinferior[5][31]\(18) => \inferior_reg_reg[18]_i_1__4_n_0\,
      \in_tinferior[5][31]\(17) => \inferior_reg_reg[17]_i_1__4_n_0\,
      \in_tinferior[5][31]\(16) => \inferior_reg_reg[16]_i_1__4_n_0\,
      \in_tinferior[5][31]\(15) => \inferior_reg_reg[15]_i_1__4_n_0\,
      \in_tinferior[5][31]\(14) => \inferior_reg_reg[14]_i_1__4_n_0\,
      \in_tinferior[5][31]\(13) => \inferior_reg_reg[13]_i_1__4_n_0\,
      \in_tinferior[5][31]\(12) => \inferior_reg_reg[12]_i_1__4_n_0\,
      \in_tinferior[5][31]\(11) => \inferior_reg_reg[11]_i_1__4_n_0\,
      \in_tinferior[5][31]\(10) => \inferior_reg_reg[10]_i_1__4_n_0\,
      \in_tinferior[5][31]\(9) => \inferior_reg_reg[9]_i_1__4_n_0\,
      \in_tinferior[5][31]\(8) => \inferior_reg_reg[8]_i_1__4_n_0\,
      \in_tinferior[5][31]\(7) => \inferior_reg_reg[7]_i_1__4_n_0\,
      \in_tinferior[5][31]\(6) => \inferior_reg_reg[6]_i_1__4_n_0\,
      \in_tinferior[5][31]\(5) => \inferior_reg_reg[5]_i_1__4_n_0\,
      \in_tinferior[5][31]\(4) => \inferior_reg_reg[4]_i_1__4_n_0\,
      \in_tinferior[5][31]\(3) => \inferior_reg_reg[3]_i_1__4_n_0\,
      \in_tinferior[5][31]\(2) => \inferior_reg_reg[2]_i_1__4_n_0\,
      \in_tinferior[5][31]\(1) => \inferior_reg_reg[1]_i_1__4_n_0\,
      \in_tinferior[5][31]\(0) => \inferior_reg_reg[0]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(31) => \superior_reg_reg[31]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(30) => \superior_reg_reg[30]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(29) => \superior_reg_reg[29]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(28) => \superior_reg_reg[28]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(27) => \superior_reg_reg[27]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(26) => \superior_reg_reg[26]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(25) => \superior_reg_reg[25]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(24) => \superior_reg_reg[24]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(23) => \superior_reg_reg[23]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(22) => \superior_reg_reg[22]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(21) => \superior_reg_reg[21]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(20) => \superior_reg_reg[20]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(19) => \superior_reg_reg[19]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(18) => \superior_reg_reg[18]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(17) => \superior_reg_reg[17]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(16) => \superior_reg_reg[16]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(15) => \superior_reg_reg[15]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(14) => \superior_reg_reg[14]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(13) => \superior_reg_reg[13]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(12) => \superior_reg_reg[12]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(11) => \superior_reg_reg[11]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(10) => \superior_reg_reg[10]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(9) => \superior_reg_reg[9]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(8) => \superior_reg_reg[8]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(7) => \superior_reg_reg[7]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(6) => \superior_reg_reg[6]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(5) => \superior_reg_reg[5]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(4) => \superior_reg_reg[4]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(3) => \superior_reg_reg[3]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(2) => \superior_reg_reg[2]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(1) => \superior_reg_reg[1]_i_1__4_n_0\,
      \in_tsuperior[5][31]\(0) => \superior_reg_reg[0]_i_1__4_n_0\
    );
\gen_cflujoCalor[6].celda0\: entity work.calculoDeCelda_5
     port map (
      CLK => clk_fc_IBUF_BUFG,
      D(31) => \izquierdo_reg_reg[31]_i_1__5_n_0\,
      D(30) => \izquierdo_reg_reg[30]_i_1__5_n_0\,
      D(29) => \izquierdo_reg_reg[29]_i_1__5_n_0\,
      D(28) => \izquierdo_reg_reg[28]_i_1__5_n_0\,
      D(27) => \izquierdo_reg_reg[27]_i_1__5_n_0\,
      D(26) => \izquierdo_reg_reg[26]_i_1__5_n_0\,
      D(25) => \izquierdo_reg_reg[25]_i_1__5_n_0\,
      D(24) => \izquierdo_reg_reg[24]_i_1__5_n_0\,
      D(23) => \izquierdo_reg_reg[23]_i_1__5_n_0\,
      D(22) => \izquierdo_reg_reg[22]_i_1__5_n_0\,
      D(21) => \izquierdo_reg_reg[21]_i_1__5_n_0\,
      D(20) => \izquierdo_reg_reg[20]_i_1__5_n_0\,
      D(19) => \izquierdo_reg_reg[19]_i_1__5_n_0\,
      D(18) => \izquierdo_reg_reg[18]_i_1__5_n_0\,
      D(17) => \izquierdo_reg_reg[17]_i_1__5_n_0\,
      D(16) => \izquierdo_reg_reg[16]_i_1__5_n_0\,
      D(15) => \izquierdo_reg_reg[15]_i_1__5_n_0\,
      D(14) => \izquierdo_reg_reg[14]_i_1__5_n_0\,
      D(13) => \izquierdo_reg_reg[13]_i_1__5_n_0\,
      D(12) => \izquierdo_reg_reg[12]_i_1__5_n_0\,
      D(11) => \izquierdo_reg_reg[11]_i_1__5_n_0\,
      D(10) => \izquierdo_reg_reg[10]_i_1__5_n_0\,
      D(9) => \izquierdo_reg_reg[9]_i_1__5_n_0\,
      D(8) => \izquierdo_reg_reg[8]_i_1__5_n_0\,
      D(7) => \izquierdo_reg_reg[7]_i_1__5_n_0\,
      D(6) => \izquierdo_reg_reg[6]_i_1__5_n_0\,
      D(5) => \izquierdo_reg_reg[5]_i_1__5_n_0\,
      D(4) => \izquierdo_reg_reg[4]_i_1__5_n_0\,
      D(3) => \izquierdo_reg_reg[3]_i_1__5_n_0\,
      D(2) => \izquierdo_reg_reg[2]_i_1__5_n_0\,
      D(1) => \izquierdo_reg_reg[1]_i_1__5_n_0\,
      D(0) => \izquierdo_reg_reg[0]_i_1__5_n_0\,
      Q(29 downto 0) => \out_tcelda[6]_OBUF\(29 downto 0),
      SR(0) => reset_fc_IBUF,
      \in_tderecha[6][31]\(31) => \derecho_reg_reg[31]_i_1__5_n_0\,
      \in_tderecha[6][31]\(30) => \derecho_reg_reg[30]_i_1__5_n_0\,
      \in_tderecha[6][31]\(29) => \derecho_reg_reg[29]_i_1__5_n_0\,
      \in_tderecha[6][31]\(28) => \derecho_reg_reg[28]_i_1__5_n_0\,
      \in_tderecha[6][31]\(27) => \derecho_reg_reg[27]_i_1__5_n_0\,
      \in_tderecha[6][31]\(26) => \derecho_reg_reg[26]_i_1__5_n_0\,
      \in_tderecha[6][31]\(25) => \derecho_reg_reg[25]_i_1__5_n_0\,
      \in_tderecha[6][31]\(24) => \derecho_reg_reg[24]_i_1__5_n_0\,
      \in_tderecha[6][31]\(23) => \derecho_reg_reg[23]_i_1__5_n_0\,
      \in_tderecha[6][31]\(22) => \derecho_reg_reg[22]_i_1__5_n_0\,
      \in_tderecha[6][31]\(21) => \derecho_reg_reg[21]_i_1__5_n_0\,
      \in_tderecha[6][31]\(20) => \derecho_reg_reg[20]_i_1__5_n_0\,
      \in_tderecha[6][31]\(19) => \derecho_reg_reg[19]_i_1__5_n_0\,
      \in_tderecha[6][31]\(18) => \derecho_reg_reg[18]_i_1__5_n_0\,
      \in_tderecha[6][31]\(17) => \derecho_reg_reg[17]_i_1__5_n_0\,
      \in_tderecha[6][31]\(16) => \derecho_reg_reg[16]_i_1__5_n_0\,
      \in_tderecha[6][31]\(15) => \derecho_reg_reg[15]_i_1__5_n_0\,
      \in_tderecha[6][31]\(14) => \derecho_reg_reg[14]_i_1__5_n_0\,
      \in_tderecha[6][31]\(13) => \derecho_reg_reg[13]_i_1__5_n_0\,
      \in_tderecha[6][31]\(12) => \derecho_reg_reg[12]_i_1__5_n_0\,
      \in_tderecha[6][31]\(11) => \derecho_reg_reg[11]_i_1__5_n_0\,
      \in_tderecha[6][31]\(10) => \derecho_reg_reg[10]_i_1__5_n_0\,
      \in_tderecha[6][31]\(9) => \derecho_reg_reg[9]_i_1__5_n_0\,
      \in_tderecha[6][31]\(8) => \derecho_reg_reg[8]_i_1__5_n_0\,
      \in_tderecha[6][31]\(7) => \derecho_reg_reg[7]_i_1__5_n_0\,
      \in_tderecha[6][31]\(6) => \derecho_reg_reg[6]_i_1__5_n_0\,
      \in_tderecha[6][31]\(5) => \derecho_reg_reg[5]_i_1__5_n_0\,
      \in_tderecha[6][31]\(4) => \derecho_reg_reg[4]_i_1__5_n_0\,
      \in_tderecha[6][31]\(3) => \derecho_reg_reg[3]_i_1__5_n_0\,
      \in_tderecha[6][31]\(2) => \derecho_reg_reg[2]_i_1__5_n_0\,
      \in_tderecha[6][31]\(1) => \derecho_reg_reg[1]_i_1__5_n_0\,
      \in_tderecha[6][31]\(0) => \derecho_reg_reg[0]_i_1__5_n_0\,
      \in_tinferior[6][31]\(31) => \inferior_reg_reg[31]_i_1__5_n_0\,
      \in_tinferior[6][31]\(30) => \inferior_reg_reg[30]_i_1__5_n_0\,
      \in_tinferior[6][31]\(29) => \inferior_reg_reg[29]_i_1__5_n_0\,
      \in_tinferior[6][31]\(28) => \inferior_reg_reg[28]_i_1__5_n_0\,
      \in_tinferior[6][31]\(27) => \inferior_reg_reg[27]_i_1__5_n_0\,
      \in_tinferior[6][31]\(26) => \inferior_reg_reg[26]_i_1__5_n_0\,
      \in_tinferior[6][31]\(25) => \inferior_reg_reg[25]_i_1__5_n_0\,
      \in_tinferior[6][31]\(24) => \inferior_reg_reg[24]_i_1__5_n_0\,
      \in_tinferior[6][31]\(23) => \inferior_reg_reg[23]_i_1__5_n_0\,
      \in_tinferior[6][31]\(22) => \inferior_reg_reg[22]_i_1__5_n_0\,
      \in_tinferior[6][31]\(21) => \inferior_reg_reg[21]_i_1__5_n_0\,
      \in_tinferior[6][31]\(20) => \inferior_reg_reg[20]_i_1__5_n_0\,
      \in_tinferior[6][31]\(19) => \inferior_reg_reg[19]_i_1__5_n_0\,
      \in_tinferior[6][31]\(18) => \inferior_reg_reg[18]_i_1__5_n_0\,
      \in_tinferior[6][31]\(17) => \inferior_reg_reg[17]_i_1__5_n_0\,
      \in_tinferior[6][31]\(16) => \inferior_reg_reg[16]_i_1__5_n_0\,
      \in_tinferior[6][31]\(15) => \inferior_reg_reg[15]_i_1__5_n_0\,
      \in_tinferior[6][31]\(14) => \inferior_reg_reg[14]_i_1__5_n_0\,
      \in_tinferior[6][31]\(13) => \inferior_reg_reg[13]_i_1__5_n_0\,
      \in_tinferior[6][31]\(12) => \inferior_reg_reg[12]_i_1__5_n_0\,
      \in_tinferior[6][31]\(11) => \inferior_reg_reg[11]_i_1__5_n_0\,
      \in_tinferior[6][31]\(10) => \inferior_reg_reg[10]_i_1__5_n_0\,
      \in_tinferior[6][31]\(9) => \inferior_reg_reg[9]_i_1__5_n_0\,
      \in_tinferior[6][31]\(8) => \inferior_reg_reg[8]_i_1__5_n_0\,
      \in_tinferior[6][31]\(7) => \inferior_reg_reg[7]_i_1__5_n_0\,
      \in_tinferior[6][31]\(6) => \inferior_reg_reg[6]_i_1__5_n_0\,
      \in_tinferior[6][31]\(5) => \inferior_reg_reg[5]_i_1__5_n_0\,
      \in_tinferior[6][31]\(4) => \inferior_reg_reg[4]_i_1__5_n_0\,
      \in_tinferior[6][31]\(3) => \inferior_reg_reg[3]_i_1__5_n_0\,
      \in_tinferior[6][31]\(2) => \inferior_reg_reg[2]_i_1__5_n_0\,
      \in_tinferior[6][31]\(1) => \inferior_reg_reg[1]_i_1__5_n_0\,
      \in_tinferior[6][31]\(0) => \inferior_reg_reg[0]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(31) => \superior_reg_reg[31]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(30) => \superior_reg_reg[30]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(29) => \superior_reg_reg[29]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(28) => \superior_reg_reg[28]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(27) => \superior_reg_reg[27]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(26) => \superior_reg_reg[26]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(25) => \superior_reg_reg[25]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(24) => \superior_reg_reg[24]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(23) => \superior_reg_reg[23]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(22) => \superior_reg_reg[22]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(21) => \superior_reg_reg[21]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(20) => \superior_reg_reg[20]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(19) => \superior_reg_reg[19]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(18) => \superior_reg_reg[18]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(17) => \superior_reg_reg[17]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(16) => \superior_reg_reg[16]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(15) => \superior_reg_reg[15]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(14) => \superior_reg_reg[14]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(13) => \superior_reg_reg[13]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(12) => \superior_reg_reg[12]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(11) => \superior_reg_reg[11]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(10) => \superior_reg_reg[10]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(9) => \superior_reg_reg[9]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(8) => \superior_reg_reg[8]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(7) => \superior_reg_reg[7]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(6) => \superior_reg_reg[6]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(5) => \superior_reg_reg[5]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(4) => \superior_reg_reg[4]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(3) => \superior_reg_reg[3]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(2) => \superior_reg_reg[2]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(1) => \superior_reg_reg[1]_i_1__5_n_0\,
      \in_tsuperior[6][31]\(0) => \superior_reg_reg[0]_i_1__5_n_0\
    );
\gen_cflujoCalor[7].celda0\: entity work.calculoDeCelda_6
     port map (
      CLK => clk_fc_IBUF_BUFG,
      D(31) => \izquierdo_reg_reg[31]_i_1__6_n_0\,
      D(30) => \izquierdo_reg_reg[30]_i_1__6_n_0\,
      D(29) => \izquierdo_reg_reg[29]_i_1__6_n_0\,
      D(28) => \izquierdo_reg_reg[28]_i_1__6_n_0\,
      D(27) => \izquierdo_reg_reg[27]_i_1__6_n_0\,
      D(26) => \izquierdo_reg_reg[26]_i_1__6_n_0\,
      D(25) => \izquierdo_reg_reg[25]_i_1__6_n_0\,
      D(24) => \izquierdo_reg_reg[24]_i_1__6_n_0\,
      D(23) => \izquierdo_reg_reg[23]_i_1__6_n_0\,
      D(22) => \izquierdo_reg_reg[22]_i_1__6_n_0\,
      D(21) => \izquierdo_reg_reg[21]_i_1__6_n_0\,
      D(20) => \izquierdo_reg_reg[20]_i_1__6_n_0\,
      D(19) => \izquierdo_reg_reg[19]_i_1__6_n_0\,
      D(18) => \izquierdo_reg_reg[18]_i_1__6_n_0\,
      D(17) => \izquierdo_reg_reg[17]_i_1__6_n_0\,
      D(16) => \izquierdo_reg_reg[16]_i_1__6_n_0\,
      D(15) => \izquierdo_reg_reg[15]_i_1__6_n_0\,
      D(14) => \izquierdo_reg_reg[14]_i_1__6_n_0\,
      D(13) => \izquierdo_reg_reg[13]_i_1__6_n_0\,
      D(12) => \izquierdo_reg_reg[12]_i_1__6_n_0\,
      D(11) => \izquierdo_reg_reg[11]_i_1__6_n_0\,
      D(10) => \izquierdo_reg_reg[10]_i_1__6_n_0\,
      D(9) => \izquierdo_reg_reg[9]_i_1__6_n_0\,
      D(8) => \izquierdo_reg_reg[8]_i_1__6_n_0\,
      D(7) => \izquierdo_reg_reg[7]_i_1__6_n_0\,
      D(6) => \izquierdo_reg_reg[6]_i_1__6_n_0\,
      D(5) => \izquierdo_reg_reg[5]_i_1__6_n_0\,
      D(4) => \izquierdo_reg_reg[4]_i_1__6_n_0\,
      D(3) => \izquierdo_reg_reg[3]_i_1__6_n_0\,
      D(2) => \izquierdo_reg_reg[2]_i_1__6_n_0\,
      D(1) => \izquierdo_reg_reg[1]_i_1__6_n_0\,
      D(0) => \izquierdo_reg_reg[0]_i_1__6_n_0\,
      Q(29 downto 0) => \out_tcelda[7]_OBUF\(29 downto 0),
      SR(0) => reset_fc_IBUF,
      \in_tderecha[7][31]\(31) => \derecho_reg_reg[31]_i_1__6_n_0\,
      \in_tderecha[7][31]\(30) => \derecho_reg_reg[30]_i_1__6_n_0\,
      \in_tderecha[7][31]\(29) => \derecho_reg_reg[29]_i_1__6_n_0\,
      \in_tderecha[7][31]\(28) => \derecho_reg_reg[28]_i_1__6_n_0\,
      \in_tderecha[7][31]\(27) => \derecho_reg_reg[27]_i_1__6_n_0\,
      \in_tderecha[7][31]\(26) => \derecho_reg_reg[26]_i_1__6_n_0\,
      \in_tderecha[7][31]\(25) => \derecho_reg_reg[25]_i_1__6_n_0\,
      \in_tderecha[7][31]\(24) => \derecho_reg_reg[24]_i_1__6_n_0\,
      \in_tderecha[7][31]\(23) => \derecho_reg_reg[23]_i_1__6_n_0\,
      \in_tderecha[7][31]\(22) => \derecho_reg_reg[22]_i_1__6_n_0\,
      \in_tderecha[7][31]\(21) => \derecho_reg_reg[21]_i_1__6_n_0\,
      \in_tderecha[7][31]\(20) => \derecho_reg_reg[20]_i_1__6_n_0\,
      \in_tderecha[7][31]\(19) => \derecho_reg_reg[19]_i_1__6_n_0\,
      \in_tderecha[7][31]\(18) => \derecho_reg_reg[18]_i_1__6_n_0\,
      \in_tderecha[7][31]\(17) => \derecho_reg_reg[17]_i_1__6_n_0\,
      \in_tderecha[7][31]\(16) => \derecho_reg_reg[16]_i_1__6_n_0\,
      \in_tderecha[7][31]\(15) => \derecho_reg_reg[15]_i_1__6_n_0\,
      \in_tderecha[7][31]\(14) => \derecho_reg_reg[14]_i_1__6_n_0\,
      \in_tderecha[7][31]\(13) => \derecho_reg_reg[13]_i_1__6_n_0\,
      \in_tderecha[7][31]\(12) => \derecho_reg_reg[12]_i_1__6_n_0\,
      \in_tderecha[7][31]\(11) => \derecho_reg_reg[11]_i_1__6_n_0\,
      \in_tderecha[7][31]\(10) => \derecho_reg_reg[10]_i_1__6_n_0\,
      \in_tderecha[7][31]\(9) => \derecho_reg_reg[9]_i_1__6_n_0\,
      \in_tderecha[7][31]\(8) => \derecho_reg_reg[8]_i_1__6_n_0\,
      \in_tderecha[7][31]\(7) => \derecho_reg_reg[7]_i_1__6_n_0\,
      \in_tderecha[7][31]\(6) => \derecho_reg_reg[6]_i_1__6_n_0\,
      \in_tderecha[7][31]\(5) => \derecho_reg_reg[5]_i_1__6_n_0\,
      \in_tderecha[7][31]\(4) => \derecho_reg_reg[4]_i_1__6_n_0\,
      \in_tderecha[7][31]\(3) => \derecho_reg_reg[3]_i_1__6_n_0\,
      \in_tderecha[7][31]\(2) => \derecho_reg_reg[2]_i_1__6_n_0\,
      \in_tderecha[7][31]\(1) => \derecho_reg_reg[1]_i_1__6_n_0\,
      \in_tderecha[7][31]\(0) => \derecho_reg_reg[0]_i_1__6_n_0\,
      \in_tinferior[7][31]\(31) => \inferior_reg_reg[31]_i_1__6_n_0\,
      \in_tinferior[7][31]\(30) => \inferior_reg_reg[30]_i_1__6_n_0\,
      \in_tinferior[7][31]\(29) => \inferior_reg_reg[29]_i_1__6_n_0\,
      \in_tinferior[7][31]\(28) => \inferior_reg_reg[28]_i_1__6_n_0\,
      \in_tinferior[7][31]\(27) => \inferior_reg_reg[27]_i_1__6_n_0\,
      \in_tinferior[7][31]\(26) => \inferior_reg_reg[26]_i_1__6_n_0\,
      \in_tinferior[7][31]\(25) => \inferior_reg_reg[25]_i_1__6_n_0\,
      \in_tinferior[7][31]\(24) => \inferior_reg_reg[24]_i_1__6_n_0\,
      \in_tinferior[7][31]\(23) => \inferior_reg_reg[23]_i_1__6_n_0\,
      \in_tinferior[7][31]\(22) => \inferior_reg_reg[22]_i_1__6_n_0\,
      \in_tinferior[7][31]\(21) => \inferior_reg_reg[21]_i_1__6_n_0\,
      \in_tinferior[7][31]\(20) => \inferior_reg_reg[20]_i_1__6_n_0\,
      \in_tinferior[7][31]\(19) => \inferior_reg_reg[19]_i_1__6_n_0\,
      \in_tinferior[7][31]\(18) => \inferior_reg_reg[18]_i_1__6_n_0\,
      \in_tinferior[7][31]\(17) => \inferior_reg_reg[17]_i_1__6_n_0\,
      \in_tinferior[7][31]\(16) => \inferior_reg_reg[16]_i_1__6_n_0\,
      \in_tinferior[7][31]\(15) => \inferior_reg_reg[15]_i_1__6_n_0\,
      \in_tinferior[7][31]\(14) => \inferior_reg_reg[14]_i_1__6_n_0\,
      \in_tinferior[7][31]\(13) => \inferior_reg_reg[13]_i_1__6_n_0\,
      \in_tinferior[7][31]\(12) => \inferior_reg_reg[12]_i_1__6_n_0\,
      \in_tinferior[7][31]\(11) => \inferior_reg_reg[11]_i_1__6_n_0\,
      \in_tinferior[7][31]\(10) => \inferior_reg_reg[10]_i_1__6_n_0\,
      \in_tinferior[7][31]\(9) => \inferior_reg_reg[9]_i_1__6_n_0\,
      \in_tinferior[7][31]\(8) => \inferior_reg_reg[8]_i_1__6_n_0\,
      \in_tinferior[7][31]\(7) => \inferior_reg_reg[7]_i_1__6_n_0\,
      \in_tinferior[7][31]\(6) => \inferior_reg_reg[6]_i_1__6_n_0\,
      \in_tinferior[7][31]\(5) => \inferior_reg_reg[5]_i_1__6_n_0\,
      \in_tinferior[7][31]\(4) => \inferior_reg_reg[4]_i_1__6_n_0\,
      \in_tinferior[7][31]\(3) => \inferior_reg_reg[3]_i_1__6_n_0\,
      \in_tinferior[7][31]\(2) => \inferior_reg_reg[2]_i_1__6_n_0\,
      \in_tinferior[7][31]\(1) => \inferior_reg_reg[1]_i_1__6_n_0\,
      \in_tinferior[7][31]\(0) => \inferior_reg_reg[0]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(31) => \superior_reg_reg[31]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(30) => \superior_reg_reg[30]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(29) => \superior_reg_reg[29]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(28) => \superior_reg_reg[28]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(27) => \superior_reg_reg[27]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(26) => \superior_reg_reg[26]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(25) => \superior_reg_reg[25]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(24) => \superior_reg_reg[24]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(23) => \superior_reg_reg[23]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(22) => \superior_reg_reg[22]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(21) => \superior_reg_reg[21]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(20) => \superior_reg_reg[20]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(19) => \superior_reg_reg[19]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(18) => \superior_reg_reg[18]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(17) => \superior_reg_reg[17]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(16) => \superior_reg_reg[16]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(15) => \superior_reg_reg[15]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(14) => \superior_reg_reg[14]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(13) => \superior_reg_reg[13]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(12) => \superior_reg_reg[12]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(11) => \superior_reg_reg[11]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(10) => \superior_reg_reg[10]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(9) => \superior_reg_reg[9]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(8) => \superior_reg_reg[8]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(7) => \superior_reg_reg[7]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(6) => \superior_reg_reg[6]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(5) => \superior_reg_reg[5]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(4) => \superior_reg_reg[4]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(3) => \superior_reg_reg[3]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(2) => \superior_reg_reg[2]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(1) => \superior_reg_reg[1]_i_1__6_n_0\,
      \in_tsuperior[7][31]\(0) => \superior_reg_reg[0]_i_1__6_n_0\
    );
\gen_cflujoCalor[8].celda0\: entity work.calculoDeCelda_7
     port map (
      CLK => clk_fc_IBUF_BUFG,
      D(31) => \izquierdo_reg_reg[31]_i_1__7_n_0\,
      D(30) => \izquierdo_reg_reg[30]_i_1__7_n_0\,
      D(29) => \izquierdo_reg_reg[29]_i_1__7_n_0\,
      D(28) => \izquierdo_reg_reg[28]_i_1__7_n_0\,
      D(27) => \izquierdo_reg_reg[27]_i_1__7_n_0\,
      D(26) => \izquierdo_reg_reg[26]_i_1__7_n_0\,
      D(25) => \izquierdo_reg_reg[25]_i_1__7_n_0\,
      D(24) => \izquierdo_reg_reg[24]_i_1__7_n_0\,
      D(23) => \izquierdo_reg_reg[23]_i_1__7_n_0\,
      D(22) => \izquierdo_reg_reg[22]_i_1__7_n_0\,
      D(21) => \izquierdo_reg_reg[21]_i_1__7_n_0\,
      D(20) => \izquierdo_reg_reg[20]_i_1__7_n_0\,
      D(19) => \izquierdo_reg_reg[19]_i_1__7_n_0\,
      D(18) => \izquierdo_reg_reg[18]_i_1__7_n_0\,
      D(17) => \izquierdo_reg_reg[17]_i_1__7_n_0\,
      D(16) => \izquierdo_reg_reg[16]_i_1__7_n_0\,
      D(15) => \izquierdo_reg_reg[15]_i_1__7_n_0\,
      D(14) => \izquierdo_reg_reg[14]_i_1__7_n_0\,
      D(13) => \izquierdo_reg_reg[13]_i_1__7_n_0\,
      D(12) => \izquierdo_reg_reg[12]_i_1__7_n_0\,
      D(11) => \izquierdo_reg_reg[11]_i_1__7_n_0\,
      D(10) => \izquierdo_reg_reg[10]_i_1__7_n_0\,
      D(9) => \izquierdo_reg_reg[9]_i_1__7_n_0\,
      D(8) => \izquierdo_reg_reg[8]_i_1__7_n_0\,
      D(7) => \izquierdo_reg_reg[7]_i_1__7_n_0\,
      D(6) => \izquierdo_reg_reg[6]_i_1__7_n_0\,
      D(5) => \izquierdo_reg_reg[5]_i_1__7_n_0\,
      D(4) => \izquierdo_reg_reg[4]_i_1__7_n_0\,
      D(3) => \izquierdo_reg_reg[3]_i_1__7_n_0\,
      D(2) => \izquierdo_reg_reg[2]_i_1__7_n_0\,
      D(1) => \izquierdo_reg_reg[1]_i_1__7_n_0\,
      D(0) => \izquierdo_reg_reg[0]_i_1__7_n_0\,
      Q(29 downto 0) => \out_tcelda[8]_OBUF\(29 downto 0),
      SR(0) => reset_fc_IBUF,
      \in_tderecha[8][31]\(31) => \derecho_reg_reg[31]_i_1__7_n_0\,
      \in_tderecha[8][31]\(30) => \derecho_reg_reg[30]_i_1__7_n_0\,
      \in_tderecha[8][31]\(29) => \derecho_reg_reg[29]_i_1__7_n_0\,
      \in_tderecha[8][31]\(28) => \derecho_reg_reg[28]_i_1__7_n_0\,
      \in_tderecha[8][31]\(27) => \derecho_reg_reg[27]_i_1__7_n_0\,
      \in_tderecha[8][31]\(26) => \derecho_reg_reg[26]_i_1__7_n_0\,
      \in_tderecha[8][31]\(25) => \derecho_reg_reg[25]_i_1__7_n_0\,
      \in_tderecha[8][31]\(24) => \derecho_reg_reg[24]_i_1__7_n_0\,
      \in_tderecha[8][31]\(23) => \derecho_reg_reg[23]_i_1__7_n_0\,
      \in_tderecha[8][31]\(22) => \derecho_reg_reg[22]_i_1__7_n_0\,
      \in_tderecha[8][31]\(21) => \derecho_reg_reg[21]_i_1__7_n_0\,
      \in_tderecha[8][31]\(20) => \derecho_reg_reg[20]_i_1__7_n_0\,
      \in_tderecha[8][31]\(19) => \derecho_reg_reg[19]_i_1__7_n_0\,
      \in_tderecha[8][31]\(18) => \derecho_reg_reg[18]_i_1__7_n_0\,
      \in_tderecha[8][31]\(17) => \derecho_reg_reg[17]_i_1__7_n_0\,
      \in_tderecha[8][31]\(16) => \derecho_reg_reg[16]_i_1__7_n_0\,
      \in_tderecha[8][31]\(15) => \derecho_reg_reg[15]_i_1__7_n_0\,
      \in_tderecha[8][31]\(14) => \derecho_reg_reg[14]_i_1__7_n_0\,
      \in_tderecha[8][31]\(13) => \derecho_reg_reg[13]_i_1__7_n_0\,
      \in_tderecha[8][31]\(12) => \derecho_reg_reg[12]_i_1__7_n_0\,
      \in_tderecha[8][31]\(11) => \derecho_reg_reg[11]_i_1__7_n_0\,
      \in_tderecha[8][31]\(10) => \derecho_reg_reg[10]_i_1__7_n_0\,
      \in_tderecha[8][31]\(9) => \derecho_reg_reg[9]_i_1__7_n_0\,
      \in_tderecha[8][31]\(8) => \derecho_reg_reg[8]_i_1__7_n_0\,
      \in_tderecha[8][31]\(7) => \derecho_reg_reg[7]_i_1__7_n_0\,
      \in_tderecha[8][31]\(6) => \derecho_reg_reg[6]_i_1__7_n_0\,
      \in_tderecha[8][31]\(5) => \derecho_reg_reg[5]_i_1__7_n_0\,
      \in_tderecha[8][31]\(4) => \derecho_reg_reg[4]_i_1__7_n_0\,
      \in_tderecha[8][31]\(3) => \derecho_reg_reg[3]_i_1__7_n_0\,
      \in_tderecha[8][31]\(2) => \derecho_reg_reg[2]_i_1__7_n_0\,
      \in_tderecha[8][31]\(1) => \derecho_reg_reg[1]_i_1__7_n_0\,
      \in_tderecha[8][31]\(0) => \derecho_reg_reg[0]_i_1__7_n_0\,
      \in_tinferior[8][31]\(31) => \inferior_reg_reg[31]_i_1__7_n_0\,
      \in_tinferior[8][31]\(30) => \inferior_reg_reg[30]_i_1__7_n_0\,
      \in_tinferior[8][31]\(29) => \inferior_reg_reg[29]_i_1__7_n_0\,
      \in_tinferior[8][31]\(28) => \inferior_reg_reg[28]_i_1__7_n_0\,
      \in_tinferior[8][31]\(27) => \inferior_reg_reg[27]_i_1__7_n_0\,
      \in_tinferior[8][31]\(26) => \inferior_reg_reg[26]_i_1__7_n_0\,
      \in_tinferior[8][31]\(25) => \inferior_reg_reg[25]_i_1__7_n_0\,
      \in_tinferior[8][31]\(24) => \inferior_reg_reg[24]_i_1__7_n_0\,
      \in_tinferior[8][31]\(23) => \inferior_reg_reg[23]_i_1__7_n_0\,
      \in_tinferior[8][31]\(22) => \inferior_reg_reg[22]_i_1__7_n_0\,
      \in_tinferior[8][31]\(21) => \inferior_reg_reg[21]_i_1__7_n_0\,
      \in_tinferior[8][31]\(20) => \inferior_reg_reg[20]_i_1__7_n_0\,
      \in_tinferior[8][31]\(19) => \inferior_reg_reg[19]_i_1__7_n_0\,
      \in_tinferior[8][31]\(18) => \inferior_reg_reg[18]_i_1__7_n_0\,
      \in_tinferior[8][31]\(17) => \inferior_reg_reg[17]_i_1__7_n_0\,
      \in_tinferior[8][31]\(16) => \inferior_reg_reg[16]_i_1__7_n_0\,
      \in_tinferior[8][31]\(15) => \inferior_reg_reg[15]_i_1__7_n_0\,
      \in_tinferior[8][31]\(14) => \inferior_reg_reg[14]_i_1__7_n_0\,
      \in_tinferior[8][31]\(13) => \inferior_reg_reg[13]_i_1__7_n_0\,
      \in_tinferior[8][31]\(12) => \inferior_reg_reg[12]_i_1__7_n_0\,
      \in_tinferior[8][31]\(11) => \inferior_reg_reg[11]_i_1__7_n_0\,
      \in_tinferior[8][31]\(10) => \inferior_reg_reg[10]_i_1__7_n_0\,
      \in_tinferior[8][31]\(9) => \inferior_reg_reg[9]_i_1__7_n_0\,
      \in_tinferior[8][31]\(8) => \inferior_reg_reg[8]_i_1__7_n_0\,
      \in_tinferior[8][31]\(7) => \inferior_reg_reg[7]_i_1__7_n_0\,
      \in_tinferior[8][31]\(6) => \inferior_reg_reg[6]_i_1__7_n_0\,
      \in_tinferior[8][31]\(5) => \inferior_reg_reg[5]_i_1__7_n_0\,
      \in_tinferior[8][31]\(4) => \inferior_reg_reg[4]_i_1__7_n_0\,
      \in_tinferior[8][31]\(3) => \inferior_reg_reg[3]_i_1__7_n_0\,
      \in_tinferior[8][31]\(2) => \inferior_reg_reg[2]_i_1__7_n_0\,
      \in_tinferior[8][31]\(1) => \inferior_reg_reg[1]_i_1__7_n_0\,
      \in_tinferior[8][31]\(0) => \inferior_reg_reg[0]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(31) => \superior_reg_reg[31]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(30) => \superior_reg_reg[30]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(29) => \superior_reg_reg[29]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(28) => \superior_reg_reg[28]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(27) => \superior_reg_reg[27]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(26) => \superior_reg_reg[26]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(25) => \superior_reg_reg[25]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(24) => \superior_reg_reg[24]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(23) => \superior_reg_reg[23]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(22) => \superior_reg_reg[22]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(21) => \superior_reg_reg[21]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(20) => \superior_reg_reg[20]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(19) => \superior_reg_reg[19]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(18) => \superior_reg_reg[18]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(17) => \superior_reg_reg[17]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(16) => \superior_reg_reg[16]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(15) => \superior_reg_reg[15]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(14) => \superior_reg_reg[14]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(13) => \superior_reg_reg[13]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(12) => \superior_reg_reg[12]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(11) => \superior_reg_reg[11]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(10) => \superior_reg_reg[10]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(9) => \superior_reg_reg[9]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(8) => \superior_reg_reg[8]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(7) => \superior_reg_reg[7]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(6) => \superior_reg_reg[6]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(5) => \superior_reg_reg[5]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(4) => \superior_reg_reg[4]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(3) => \superior_reg_reg[3]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(2) => \superior_reg_reg[2]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(1) => \superior_reg_reg[1]_i_1__7_n_0\,
      \in_tsuperior[8][31]\(0) => \superior_reg_reg[0]_i_1__7_n_0\
    );
\inferior_reg_reg[0]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(0),
      O => \inferior_reg_reg[0]_i_1_n_0\
    );
\inferior_reg_reg[0]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(0),
      O => \inferior_reg_reg[0]_i_1__0_n_0\
    );
\inferior_reg_reg[0]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(0),
      O => \inferior_reg_reg[0]_i_1__1_n_0\
    );
\inferior_reg_reg[0]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(0),
      O => \inferior_reg_reg[0]_i_1__2_n_0\
    );
\inferior_reg_reg[0]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(0),
      O => \inferior_reg_reg[0]_i_1__3_n_0\
    );
\inferior_reg_reg[0]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(0),
      O => \inferior_reg_reg[0]_i_1__4_n_0\
    );
\inferior_reg_reg[0]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(0),
      O => \inferior_reg_reg[0]_i_1__5_n_0\
    );
\inferior_reg_reg[0]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(0),
      O => \inferior_reg_reg[0]_i_1__6_n_0\
    );
\inferior_reg_reg[0]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(0),
      O => \inferior_reg_reg[0]_i_1__7_n_0\
    );
\inferior_reg_reg[10]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(10),
      O => \inferior_reg_reg[10]_i_1_n_0\
    );
\inferior_reg_reg[10]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(10),
      O => \inferior_reg_reg[10]_i_1__0_n_0\
    );
\inferior_reg_reg[10]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(10),
      O => \inferior_reg_reg[10]_i_1__1_n_0\
    );
\inferior_reg_reg[10]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(10),
      O => \inferior_reg_reg[10]_i_1__2_n_0\
    );
\inferior_reg_reg[10]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(10),
      O => \inferior_reg_reg[10]_i_1__3_n_0\
    );
\inferior_reg_reg[10]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(10),
      O => \inferior_reg_reg[10]_i_1__4_n_0\
    );
\inferior_reg_reg[10]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(10),
      O => \inferior_reg_reg[10]_i_1__5_n_0\
    );
\inferior_reg_reg[10]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(10),
      O => \inferior_reg_reg[10]_i_1__6_n_0\
    );
\inferior_reg_reg[10]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(10),
      O => \inferior_reg_reg[10]_i_1__7_n_0\
    );
\inferior_reg_reg[11]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(11),
      O => \inferior_reg_reg[11]_i_1_n_0\
    );
\inferior_reg_reg[11]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(11),
      O => \inferior_reg_reg[11]_i_1__0_n_0\
    );
\inferior_reg_reg[11]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(11),
      O => \inferior_reg_reg[11]_i_1__1_n_0\
    );
\inferior_reg_reg[11]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(11),
      O => \inferior_reg_reg[11]_i_1__2_n_0\
    );
\inferior_reg_reg[11]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(11),
      O => \inferior_reg_reg[11]_i_1__3_n_0\
    );
\inferior_reg_reg[11]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(11),
      O => \inferior_reg_reg[11]_i_1__4_n_0\
    );
\inferior_reg_reg[11]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(11),
      O => \inferior_reg_reg[11]_i_1__5_n_0\
    );
\inferior_reg_reg[11]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(11),
      O => \inferior_reg_reg[11]_i_1__6_n_0\
    );
\inferior_reg_reg[11]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(11),
      O => \inferior_reg_reg[11]_i_1__7_n_0\
    );
\inferior_reg_reg[12]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(12),
      O => \inferior_reg_reg[12]_i_1_n_0\
    );
\inferior_reg_reg[12]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(12),
      O => \inferior_reg_reg[12]_i_1__0_n_0\
    );
\inferior_reg_reg[12]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(12),
      O => \inferior_reg_reg[12]_i_1__1_n_0\
    );
\inferior_reg_reg[12]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(12),
      O => \inferior_reg_reg[12]_i_1__2_n_0\
    );
\inferior_reg_reg[12]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(12),
      O => \inferior_reg_reg[12]_i_1__3_n_0\
    );
\inferior_reg_reg[12]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(12),
      O => \inferior_reg_reg[12]_i_1__4_n_0\
    );
\inferior_reg_reg[12]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(12),
      O => \inferior_reg_reg[12]_i_1__5_n_0\
    );
\inferior_reg_reg[12]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(12),
      O => \inferior_reg_reg[12]_i_1__6_n_0\
    );
\inferior_reg_reg[12]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(12),
      O => \inferior_reg_reg[12]_i_1__7_n_0\
    );
\inferior_reg_reg[13]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(13),
      O => \inferior_reg_reg[13]_i_1_n_0\
    );
\inferior_reg_reg[13]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(13),
      O => \inferior_reg_reg[13]_i_1__0_n_0\
    );
\inferior_reg_reg[13]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(13),
      O => \inferior_reg_reg[13]_i_1__1_n_0\
    );
\inferior_reg_reg[13]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(13),
      O => \inferior_reg_reg[13]_i_1__2_n_0\
    );
\inferior_reg_reg[13]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(13),
      O => \inferior_reg_reg[13]_i_1__3_n_0\
    );
\inferior_reg_reg[13]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(13),
      O => \inferior_reg_reg[13]_i_1__4_n_0\
    );
\inferior_reg_reg[13]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(13),
      O => \inferior_reg_reg[13]_i_1__5_n_0\
    );
\inferior_reg_reg[13]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(13),
      O => \inferior_reg_reg[13]_i_1__6_n_0\
    );
\inferior_reg_reg[13]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(13),
      O => \inferior_reg_reg[13]_i_1__7_n_0\
    );
\inferior_reg_reg[14]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(14),
      O => \inferior_reg_reg[14]_i_1_n_0\
    );
\inferior_reg_reg[14]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(14),
      O => \inferior_reg_reg[14]_i_1__0_n_0\
    );
\inferior_reg_reg[14]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(14),
      O => \inferior_reg_reg[14]_i_1__1_n_0\
    );
\inferior_reg_reg[14]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(14),
      O => \inferior_reg_reg[14]_i_1__2_n_0\
    );
\inferior_reg_reg[14]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(14),
      O => \inferior_reg_reg[14]_i_1__3_n_0\
    );
\inferior_reg_reg[14]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(14),
      O => \inferior_reg_reg[14]_i_1__4_n_0\
    );
\inferior_reg_reg[14]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(14),
      O => \inferior_reg_reg[14]_i_1__5_n_0\
    );
\inferior_reg_reg[14]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(14),
      O => \inferior_reg_reg[14]_i_1__6_n_0\
    );
\inferior_reg_reg[14]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(14),
      O => \inferior_reg_reg[14]_i_1__7_n_0\
    );
\inferior_reg_reg[15]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(15),
      O => \inferior_reg_reg[15]_i_1_n_0\
    );
\inferior_reg_reg[15]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(15),
      O => \inferior_reg_reg[15]_i_1__0_n_0\
    );
\inferior_reg_reg[15]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(15),
      O => \inferior_reg_reg[15]_i_1__1_n_0\
    );
\inferior_reg_reg[15]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(15),
      O => \inferior_reg_reg[15]_i_1__2_n_0\
    );
\inferior_reg_reg[15]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(15),
      O => \inferior_reg_reg[15]_i_1__3_n_0\
    );
\inferior_reg_reg[15]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(15),
      O => \inferior_reg_reg[15]_i_1__4_n_0\
    );
\inferior_reg_reg[15]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(15),
      O => \inferior_reg_reg[15]_i_1__5_n_0\
    );
\inferior_reg_reg[15]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(15),
      O => \inferior_reg_reg[15]_i_1__6_n_0\
    );
\inferior_reg_reg[15]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(15),
      O => \inferior_reg_reg[15]_i_1__7_n_0\
    );
\inferior_reg_reg[16]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(16),
      O => \inferior_reg_reg[16]_i_1_n_0\
    );
\inferior_reg_reg[16]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(16),
      O => \inferior_reg_reg[16]_i_1__0_n_0\
    );
\inferior_reg_reg[16]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(16),
      O => \inferior_reg_reg[16]_i_1__1_n_0\
    );
\inferior_reg_reg[16]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(16),
      O => \inferior_reg_reg[16]_i_1__2_n_0\
    );
\inferior_reg_reg[16]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(16),
      O => \inferior_reg_reg[16]_i_1__3_n_0\
    );
\inferior_reg_reg[16]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(16),
      O => \inferior_reg_reg[16]_i_1__4_n_0\
    );
\inferior_reg_reg[16]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(16),
      O => \inferior_reg_reg[16]_i_1__5_n_0\
    );
\inferior_reg_reg[16]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(16),
      O => \inferior_reg_reg[16]_i_1__6_n_0\
    );
\inferior_reg_reg[16]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(16),
      O => \inferior_reg_reg[16]_i_1__7_n_0\
    );
\inferior_reg_reg[17]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(17),
      O => \inferior_reg_reg[17]_i_1_n_0\
    );
\inferior_reg_reg[17]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(17),
      O => \inferior_reg_reg[17]_i_1__0_n_0\
    );
\inferior_reg_reg[17]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(17),
      O => \inferior_reg_reg[17]_i_1__1_n_0\
    );
\inferior_reg_reg[17]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(17),
      O => \inferior_reg_reg[17]_i_1__2_n_0\
    );
\inferior_reg_reg[17]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(17),
      O => \inferior_reg_reg[17]_i_1__3_n_0\
    );
\inferior_reg_reg[17]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(17),
      O => \inferior_reg_reg[17]_i_1__4_n_0\
    );
\inferior_reg_reg[17]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(17),
      O => \inferior_reg_reg[17]_i_1__5_n_0\
    );
\inferior_reg_reg[17]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(17),
      O => \inferior_reg_reg[17]_i_1__6_n_0\
    );
\inferior_reg_reg[17]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(17),
      O => \inferior_reg_reg[17]_i_1__7_n_0\
    );
\inferior_reg_reg[18]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(18),
      O => \inferior_reg_reg[18]_i_1_n_0\
    );
\inferior_reg_reg[18]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(18),
      O => \inferior_reg_reg[18]_i_1__0_n_0\
    );
\inferior_reg_reg[18]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(18),
      O => \inferior_reg_reg[18]_i_1__1_n_0\
    );
\inferior_reg_reg[18]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(18),
      O => \inferior_reg_reg[18]_i_1__2_n_0\
    );
\inferior_reg_reg[18]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(18),
      O => \inferior_reg_reg[18]_i_1__3_n_0\
    );
\inferior_reg_reg[18]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(18),
      O => \inferior_reg_reg[18]_i_1__4_n_0\
    );
\inferior_reg_reg[18]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(18),
      O => \inferior_reg_reg[18]_i_1__5_n_0\
    );
\inferior_reg_reg[18]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(18),
      O => \inferior_reg_reg[18]_i_1__6_n_0\
    );
\inferior_reg_reg[18]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(18),
      O => \inferior_reg_reg[18]_i_1__7_n_0\
    );
\inferior_reg_reg[19]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(19),
      O => \inferior_reg_reg[19]_i_1_n_0\
    );
\inferior_reg_reg[19]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(19),
      O => \inferior_reg_reg[19]_i_1__0_n_0\
    );
\inferior_reg_reg[19]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(19),
      O => \inferior_reg_reg[19]_i_1__1_n_0\
    );
\inferior_reg_reg[19]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(19),
      O => \inferior_reg_reg[19]_i_1__2_n_0\
    );
\inferior_reg_reg[19]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(19),
      O => \inferior_reg_reg[19]_i_1__3_n_0\
    );
\inferior_reg_reg[19]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(19),
      O => \inferior_reg_reg[19]_i_1__4_n_0\
    );
\inferior_reg_reg[19]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(19),
      O => \inferior_reg_reg[19]_i_1__5_n_0\
    );
\inferior_reg_reg[19]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(19),
      O => \inferior_reg_reg[19]_i_1__6_n_0\
    );
\inferior_reg_reg[19]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(19),
      O => \inferior_reg_reg[19]_i_1__7_n_0\
    );
\inferior_reg_reg[1]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(1),
      O => \inferior_reg_reg[1]_i_1_n_0\
    );
\inferior_reg_reg[1]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(1),
      O => \inferior_reg_reg[1]_i_1__0_n_0\
    );
\inferior_reg_reg[1]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(1),
      O => \inferior_reg_reg[1]_i_1__1_n_0\
    );
\inferior_reg_reg[1]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(1),
      O => \inferior_reg_reg[1]_i_1__2_n_0\
    );
\inferior_reg_reg[1]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(1),
      O => \inferior_reg_reg[1]_i_1__3_n_0\
    );
\inferior_reg_reg[1]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(1),
      O => \inferior_reg_reg[1]_i_1__4_n_0\
    );
\inferior_reg_reg[1]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(1),
      O => \inferior_reg_reg[1]_i_1__5_n_0\
    );
\inferior_reg_reg[1]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(1),
      O => \inferior_reg_reg[1]_i_1__6_n_0\
    );
\inferior_reg_reg[1]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(1),
      O => \inferior_reg_reg[1]_i_1__7_n_0\
    );
\inferior_reg_reg[20]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(20),
      O => \inferior_reg_reg[20]_i_1_n_0\
    );
\inferior_reg_reg[20]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(20),
      O => \inferior_reg_reg[20]_i_1__0_n_0\
    );
\inferior_reg_reg[20]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(20),
      O => \inferior_reg_reg[20]_i_1__1_n_0\
    );
\inferior_reg_reg[20]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(20),
      O => \inferior_reg_reg[20]_i_1__2_n_0\
    );
\inferior_reg_reg[20]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(20),
      O => \inferior_reg_reg[20]_i_1__3_n_0\
    );
\inferior_reg_reg[20]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(20),
      O => \inferior_reg_reg[20]_i_1__4_n_0\
    );
\inferior_reg_reg[20]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(20),
      O => \inferior_reg_reg[20]_i_1__5_n_0\
    );
\inferior_reg_reg[20]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(20),
      O => \inferior_reg_reg[20]_i_1__6_n_0\
    );
\inferior_reg_reg[20]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(20),
      O => \inferior_reg_reg[20]_i_1__7_n_0\
    );
\inferior_reg_reg[21]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(21),
      O => \inferior_reg_reg[21]_i_1_n_0\
    );
\inferior_reg_reg[21]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(21),
      O => \inferior_reg_reg[21]_i_1__0_n_0\
    );
\inferior_reg_reg[21]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(21),
      O => \inferior_reg_reg[21]_i_1__1_n_0\
    );
\inferior_reg_reg[21]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(21),
      O => \inferior_reg_reg[21]_i_1__2_n_0\
    );
\inferior_reg_reg[21]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(21),
      O => \inferior_reg_reg[21]_i_1__3_n_0\
    );
\inferior_reg_reg[21]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(21),
      O => \inferior_reg_reg[21]_i_1__4_n_0\
    );
\inferior_reg_reg[21]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(21),
      O => \inferior_reg_reg[21]_i_1__5_n_0\
    );
\inferior_reg_reg[21]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(21),
      O => \inferior_reg_reg[21]_i_1__6_n_0\
    );
\inferior_reg_reg[21]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(21),
      O => \inferior_reg_reg[21]_i_1__7_n_0\
    );
\inferior_reg_reg[22]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(22),
      O => \inferior_reg_reg[22]_i_1_n_0\
    );
\inferior_reg_reg[22]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(22),
      O => \inferior_reg_reg[22]_i_1__0_n_0\
    );
\inferior_reg_reg[22]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(22),
      O => \inferior_reg_reg[22]_i_1__1_n_0\
    );
\inferior_reg_reg[22]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(22),
      O => \inferior_reg_reg[22]_i_1__2_n_0\
    );
\inferior_reg_reg[22]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(22),
      O => \inferior_reg_reg[22]_i_1__3_n_0\
    );
\inferior_reg_reg[22]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(22),
      O => \inferior_reg_reg[22]_i_1__4_n_0\
    );
\inferior_reg_reg[22]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(22),
      O => \inferior_reg_reg[22]_i_1__5_n_0\
    );
\inferior_reg_reg[22]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(22),
      O => \inferior_reg_reg[22]_i_1__6_n_0\
    );
\inferior_reg_reg[22]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(22),
      O => \inferior_reg_reg[22]_i_1__7_n_0\
    );
\inferior_reg_reg[23]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(23),
      O => \inferior_reg_reg[23]_i_1_n_0\
    );
\inferior_reg_reg[23]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(23),
      O => \inferior_reg_reg[23]_i_1__0_n_0\
    );
\inferior_reg_reg[23]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(23),
      O => \inferior_reg_reg[23]_i_1__1_n_0\
    );
\inferior_reg_reg[23]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(23),
      O => \inferior_reg_reg[23]_i_1__2_n_0\
    );
\inferior_reg_reg[23]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(23),
      O => \inferior_reg_reg[23]_i_1__3_n_0\
    );
\inferior_reg_reg[23]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(23),
      O => \inferior_reg_reg[23]_i_1__4_n_0\
    );
\inferior_reg_reg[23]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(23),
      O => \inferior_reg_reg[23]_i_1__5_n_0\
    );
\inferior_reg_reg[23]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(23),
      O => \inferior_reg_reg[23]_i_1__6_n_0\
    );
\inferior_reg_reg[23]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(23),
      O => \inferior_reg_reg[23]_i_1__7_n_0\
    );
\inferior_reg_reg[24]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(24),
      O => \inferior_reg_reg[24]_i_1_n_0\
    );
\inferior_reg_reg[24]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(24),
      O => \inferior_reg_reg[24]_i_1__0_n_0\
    );
\inferior_reg_reg[24]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(24),
      O => \inferior_reg_reg[24]_i_1__1_n_0\
    );
\inferior_reg_reg[24]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(24),
      O => \inferior_reg_reg[24]_i_1__2_n_0\
    );
\inferior_reg_reg[24]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(24),
      O => \inferior_reg_reg[24]_i_1__3_n_0\
    );
\inferior_reg_reg[24]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(24),
      O => \inferior_reg_reg[24]_i_1__4_n_0\
    );
\inferior_reg_reg[24]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(24),
      O => \inferior_reg_reg[24]_i_1__5_n_0\
    );
\inferior_reg_reg[24]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(24),
      O => \inferior_reg_reg[24]_i_1__6_n_0\
    );
\inferior_reg_reg[24]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(24),
      O => \inferior_reg_reg[24]_i_1__7_n_0\
    );
\inferior_reg_reg[25]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(25),
      O => \inferior_reg_reg[25]_i_1_n_0\
    );
\inferior_reg_reg[25]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(25),
      O => \inferior_reg_reg[25]_i_1__0_n_0\
    );
\inferior_reg_reg[25]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(25),
      O => \inferior_reg_reg[25]_i_1__1_n_0\
    );
\inferior_reg_reg[25]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(25),
      O => \inferior_reg_reg[25]_i_1__2_n_0\
    );
\inferior_reg_reg[25]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(25),
      O => \inferior_reg_reg[25]_i_1__3_n_0\
    );
\inferior_reg_reg[25]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(25),
      O => \inferior_reg_reg[25]_i_1__4_n_0\
    );
\inferior_reg_reg[25]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(25),
      O => \inferior_reg_reg[25]_i_1__5_n_0\
    );
\inferior_reg_reg[25]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(25),
      O => \inferior_reg_reg[25]_i_1__6_n_0\
    );
\inferior_reg_reg[25]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(25),
      O => \inferior_reg_reg[25]_i_1__7_n_0\
    );
\inferior_reg_reg[26]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(26),
      O => \inferior_reg_reg[26]_i_1_n_0\
    );
\inferior_reg_reg[26]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(26),
      O => \inferior_reg_reg[26]_i_1__0_n_0\
    );
\inferior_reg_reg[26]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(26),
      O => \inferior_reg_reg[26]_i_1__1_n_0\
    );
\inferior_reg_reg[26]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(26),
      O => \inferior_reg_reg[26]_i_1__2_n_0\
    );
\inferior_reg_reg[26]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(26),
      O => \inferior_reg_reg[26]_i_1__3_n_0\
    );
\inferior_reg_reg[26]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(26),
      O => \inferior_reg_reg[26]_i_1__4_n_0\
    );
\inferior_reg_reg[26]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(26),
      O => \inferior_reg_reg[26]_i_1__5_n_0\
    );
\inferior_reg_reg[26]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(26),
      O => \inferior_reg_reg[26]_i_1__6_n_0\
    );
\inferior_reg_reg[26]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(26),
      O => \inferior_reg_reg[26]_i_1__7_n_0\
    );
\inferior_reg_reg[27]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(27),
      O => \inferior_reg_reg[27]_i_1_n_0\
    );
\inferior_reg_reg[27]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(27),
      O => \inferior_reg_reg[27]_i_1__0_n_0\
    );
\inferior_reg_reg[27]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(27),
      O => \inferior_reg_reg[27]_i_1__1_n_0\
    );
\inferior_reg_reg[27]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(27),
      O => \inferior_reg_reg[27]_i_1__2_n_0\
    );
\inferior_reg_reg[27]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(27),
      O => \inferior_reg_reg[27]_i_1__3_n_0\
    );
\inferior_reg_reg[27]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(27),
      O => \inferior_reg_reg[27]_i_1__4_n_0\
    );
\inferior_reg_reg[27]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(27),
      O => \inferior_reg_reg[27]_i_1__5_n_0\
    );
\inferior_reg_reg[27]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(27),
      O => \inferior_reg_reg[27]_i_1__6_n_0\
    );
\inferior_reg_reg[27]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(27),
      O => \inferior_reg_reg[27]_i_1__7_n_0\
    );
\inferior_reg_reg[28]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(28),
      O => \inferior_reg_reg[28]_i_1_n_0\
    );
\inferior_reg_reg[28]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(28),
      O => \inferior_reg_reg[28]_i_1__0_n_0\
    );
\inferior_reg_reg[28]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(28),
      O => \inferior_reg_reg[28]_i_1__1_n_0\
    );
\inferior_reg_reg[28]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(28),
      O => \inferior_reg_reg[28]_i_1__2_n_0\
    );
\inferior_reg_reg[28]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(28),
      O => \inferior_reg_reg[28]_i_1__3_n_0\
    );
\inferior_reg_reg[28]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(28),
      O => \inferior_reg_reg[28]_i_1__4_n_0\
    );
\inferior_reg_reg[28]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(28),
      O => \inferior_reg_reg[28]_i_1__5_n_0\
    );
\inferior_reg_reg[28]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(28),
      O => \inferior_reg_reg[28]_i_1__6_n_0\
    );
\inferior_reg_reg[28]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(28),
      O => \inferior_reg_reg[28]_i_1__7_n_0\
    );
\inferior_reg_reg[29]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(29),
      O => \inferior_reg_reg[29]_i_1_n_0\
    );
\inferior_reg_reg[29]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(29),
      O => \inferior_reg_reg[29]_i_1__0_n_0\
    );
\inferior_reg_reg[29]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(29),
      O => \inferior_reg_reg[29]_i_1__1_n_0\
    );
\inferior_reg_reg[29]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(29),
      O => \inferior_reg_reg[29]_i_1__2_n_0\
    );
\inferior_reg_reg[29]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(29),
      O => \inferior_reg_reg[29]_i_1__3_n_0\
    );
\inferior_reg_reg[29]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(29),
      O => \inferior_reg_reg[29]_i_1__4_n_0\
    );
\inferior_reg_reg[29]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(29),
      O => \inferior_reg_reg[29]_i_1__5_n_0\
    );
\inferior_reg_reg[29]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(29),
      O => \inferior_reg_reg[29]_i_1__6_n_0\
    );
\inferior_reg_reg[29]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(29),
      O => \inferior_reg_reg[29]_i_1__7_n_0\
    );
\inferior_reg_reg[2]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(2),
      O => \inferior_reg_reg[2]_i_1_n_0\
    );
\inferior_reg_reg[2]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(2),
      O => \inferior_reg_reg[2]_i_1__0_n_0\
    );
\inferior_reg_reg[2]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(2),
      O => \inferior_reg_reg[2]_i_1__1_n_0\
    );
\inferior_reg_reg[2]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(2),
      O => \inferior_reg_reg[2]_i_1__2_n_0\
    );
\inferior_reg_reg[2]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(2),
      O => \inferior_reg_reg[2]_i_1__3_n_0\
    );
\inferior_reg_reg[2]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(2),
      O => \inferior_reg_reg[2]_i_1__4_n_0\
    );
\inferior_reg_reg[2]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(2),
      O => \inferior_reg_reg[2]_i_1__5_n_0\
    );
\inferior_reg_reg[2]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(2),
      O => \inferior_reg_reg[2]_i_1__6_n_0\
    );
\inferior_reg_reg[2]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(2),
      O => \inferior_reg_reg[2]_i_1__7_n_0\
    );
\inferior_reg_reg[30]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(30),
      O => \inferior_reg_reg[30]_i_1_n_0\
    );
\inferior_reg_reg[30]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(30),
      O => \inferior_reg_reg[30]_i_1__0_n_0\
    );
\inferior_reg_reg[30]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(30),
      O => \inferior_reg_reg[30]_i_1__1_n_0\
    );
\inferior_reg_reg[30]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(30),
      O => \inferior_reg_reg[30]_i_1__2_n_0\
    );
\inferior_reg_reg[30]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(30),
      O => \inferior_reg_reg[30]_i_1__3_n_0\
    );
\inferior_reg_reg[30]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(30),
      O => \inferior_reg_reg[30]_i_1__4_n_0\
    );
\inferior_reg_reg[30]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(30),
      O => \inferior_reg_reg[30]_i_1__5_n_0\
    );
\inferior_reg_reg[30]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(30),
      O => \inferior_reg_reg[30]_i_1__6_n_0\
    );
\inferior_reg_reg[30]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(30),
      O => \inferior_reg_reg[30]_i_1__7_n_0\
    );
\inferior_reg_reg[31]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(31),
      O => \inferior_reg_reg[31]_i_1_n_0\
    );
\inferior_reg_reg[31]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(31),
      O => \inferior_reg_reg[31]_i_1__0_n_0\
    );
\inferior_reg_reg[31]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(31),
      O => \inferior_reg_reg[31]_i_1__1_n_0\
    );
\inferior_reg_reg[31]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(31),
      O => \inferior_reg_reg[31]_i_1__2_n_0\
    );
\inferior_reg_reg[31]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(31),
      O => \inferior_reg_reg[31]_i_1__3_n_0\
    );
\inferior_reg_reg[31]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(31),
      O => \inferior_reg_reg[31]_i_1__4_n_0\
    );
\inferior_reg_reg[31]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(31),
      O => \inferior_reg_reg[31]_i_1__5_n_0\
    );
\inferior_reg_reg[31]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(31),
      O => \inferior_reg_reg[31]_i_1__6_n_0\
    );
\inferior_reg_reg[31]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(31),
      O => \inferior_reg_reg[31]_i_1__7_n_0\
    );
\inferior_reg_reg[3]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(3),
      O => \inferior_reg_reg[3]_i_1_n_0\
    );
\inferior_reg_reg[3]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(3),
      O => \inferior_reg_reg[3]_i_1__0_n_0\
    );
\inferior_reg_reg[3]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(3),
      O => \inferior_reg_reg[3]_i_1__1_n_0\
    );
\inferior_reg_reg[3]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(3),
      O => \inferior_reg_reg[3]_i_1__2_n_0\
    );
\inferior_reg_reg[3]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(3),
      O => \inferior_reg_reg[3]_i_1__3_n_0\
    );
\inferior_reg_reg[3]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(3),
      O => \inferior_reg_reg[3]_i_1__4_n_0\
    );
\inferior_reg_reg[3]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(3),
      O => \inferior_reg_reg[3]_i_1__5_n_0\
    );
\inferior_reg_reg[3]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(3),
      O => \inferior_reg_reg[3]_i_1__6_n_0\
    );
\inferior_reg_reg[3]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(3),
      O => \inferior_reg_reg[3]_i_1__7_n_0\
    );
\inferior_reg_reg[4]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(4),
      O => \inferior_reg_reg[4]_i_1_n_0\
    );
\inferior_reg_reg[4]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(4),
      O => \inferior_reg_reg[4]_i_1__0_n_0\
    );
\inferior_reg_reg[4]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(4),
      O => \inferior_reg_reg[4]_i_1__1_n_0\
    );
\inferior_reg_reg[4]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(4),
      O => \inferior_reg_reg[4]_i_1__2_n_0\
    );
\inferior_reg_reg[4]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(4),
      O => \inferior_reg_reg[4]_i_1__3_n_0\
    );
\inferior_reg_reg[4]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(4),
      O => \inferior_reg_reg[4]_i_1__4_n_0\
    );
\inferior_reg_reg[4]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(4),
      O => \inferior_reg_reg[4]_i_1__5_n_0\
    );
\inferior_reg_reg[4]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(4),
      O => \inferior_reg_reg[4]_i_1__6_n_0\
    );
\inferior_reg_reg[4]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(4),
      O => \inferior_reg_reg[4]_i_1__7_n_0\
    );
\inferior_reg_reg[5]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(5),
      O => \inferior_reg_reg[5]_i_1_n_0\
    );
\inferior_reg_reg[5]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(5),
      O => \inferior_reg_reg[5]_i_1__0_n_0\
    );
\inferior_reg_reg[5]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(5),
      O => \inferior_reg_reg[5]_i_1__1_n_0\
    );
\inferior_reg_reg[5]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(5),
      O => \inferior_reg_reg[5]_i_1__2_n_0\
    );
\inferior_reg_reg[5]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(5),
      O => \inferior_reg_reg[5]_i_1__3_n_0\
    );
\inferior_reg_reg[5]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(5),
      O => \inferior_reg_reg[5]_i_1__4_n_0\
    );
\inferior_reg_reg[5]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(5),
      O => \inferior_reg_reg[5]_i_1__5_n_0\
    );
\inferior_reg_reg[5]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(5),
      O => \inferior_reg_reg[5]_i_1__6_n_0\
    );
\inferior_reg_reg[5]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(5),
      O => \inferior_reg_reg[5]_i_1__7_n_0\
    );
\inferior_reg_reg[6]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(6),
      O => \inferior_reg_reg[6]_i_1_n_0\
    );
\inferior_reg_reg[6]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(6),
      O => \inferior_reg_reg[6]_i_1__0_n_0\
    );
\inferior_reg_reg[6]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(6),
      O => \inferior_reg_reg[6]_i_1__1_n_0\
    );
\inferior_reg_reg[6]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(6),
      O => \inferior_reg_reg[6]_i_1__2_n_0\
    );
\inferior_reg_reg[6]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(6),
      O => \inferior_reg_reg[6]_i_1__3_n_0\
    );
\inferior_reg_reg[6]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(6),
      O => \inferior_reg_reg[6]_i_1__4_n_0\
    );
\inferior_reg_reg[6]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(6),
      O => \inferior_reg_reg[6]_i_1__5_n_0\
    );
\inferior_reg_reg[6]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(6),
      O => \inferior_reg_reg[6]_i_1__6_n_0\
    );
\inferior_reg_reg[6]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(6),
      O => \inferior_reg_reg[6]_i_1__7_n_0\
    );
\inferior_reg_reg[7]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(7),
      O => \inferior_reg_reg[7]_i_1_n_0\
    );
\inferior_reg_reg[7]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(7),
      O => \inferior_reg_reg[7]_i_1__0_n_0\
    );
\inferior_reg_reg[7]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(7),
      O => \inferior_reg_reg[7]_i_1__1_n_0\
    );
\inferior_reg_reg[7]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(7),
      O => \inferior_reg_reg[7]_i_1__2_n_0\
    );
\inferior_reg_reg[7]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(7),
      O => \inferior_reg_reg[7]_i_1__3_n_0\
    );
\inferior_reg_reg[7]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(7),
      O => \inferior_reg_reg[7]_i_1__4_n_0\
    );
\inferior_reg_reg[7]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(7),
      O => \inferior_reg_reg[7]_i_1__5_n_0\
    );
\inferior_reg_reg[7]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(7),
      O => \inferior_reg_reg[7]_i_1__6_n_0\
    );
\inferior_reg_reg[7]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(7),
      O => \inferior_reg_reg[7]_i_1__7_n_0\
    );
\inferior_reg_reg[8]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(8),
      O => \inferior_reg_reg[8]_i_1_n_0\
    );
\inferior_reg_reg[8]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(8),
      O => \inferior_reg_reg[8]_i_1__0_n_0\
    );
\inferior_reg_reg[8]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(8),
      O => \inferior_reg_reg[8]_i_1__1_n_0\
    );
\inferior_reg_reg[8]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(8),
      O => \inferior_reg_reg[8]_i_1__2_n_0\
    );
\inferior_reg_reg[8]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(8),
      O => \inferior_reg_reg[8]_i_1__3_n_0\
    );
\inferior_reg_reg[8]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(8),
      O => \inferior_reg_reg[8]_i_1__4_n_0\
    );
\inferior_reg_reg[8]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(8),
      O => \inferior_reg_reg[8]_i_1__5_n_0\
    );
\inferior_reg_reg[8]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(8),
      O => \inferior_reg_reg[8]_i_1__6_n_0\
    );
\inferior_reg_reg[8]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(8),
      O => \inferior_reg_reg[8]_i_1__7_n_0\
    );
\inferior_reg_reg[9]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[0]\(9),
      O => \inferior_reg_reg[9]_i_1_n_0\
    );
\inferior_reg_reg[9]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[1]\(9),
      O => \inferior_reg_reg[9]_i_1__0_n_0\
    );
\inferior_reg_reg[9]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[2]\(9),
      O => \inferior_reg_reg[9]_i_1__1_n_0\
    );
\inferior_reg_reg[9]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[3]\(9),
      O => \inferior_reg_reg[9]_i_1__2_n_0\
    );
\inferior_reg_reg[9]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[4]\(9),
      O => \inferior_reg_reg[9]_i_1__3_n_0\
    );
\inferior_reg_reg[9]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[5]\(9),
      O => \inferior_reg_reg[9]_i_1__4_n_0\
    );
\inferior_reg_reg[9]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[6]\(9),
      O => \inferior_reg_reg[9]_i_1__5_n_0\
    );
\inferior_reg_reg[9]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[7]\(9),
      O => \inferior_reg_reg[9]_i_1__6_n_0\
    );
\inferior_reg_reg[9]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tinferior[8]\(9),
      O => \inferior_reg_reg[9]_i_1__7_n_0\
    );
\izquierdo_reg_reg[0]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(0),
      O => \izquierdo_reg_reg[0]_i_1_n_0\
    );
\izquierdo_reg_reg[0]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(0),
      O => \izquierdo_reg_reg[0]_i_1__0_n_0\
    );
\izquierdo_reg_reg[0]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(0),
      O => \izquierdo_reg_reg[0]_i_1__1_n_0\
    );
\izquierdo_reg_reg[0]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(0),
      O => \izquierdo_reg_reg[0]_i_1__2_n_0\
    );
\izquierdo_reg_reg[0]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(0),
      O => \izquierdo_reg_reg[0]_i_1__3_n_0\
    );
\izquierdo_reg_reg[0]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(0),
      O => \izquierdo_reg_reg[0]_i_1__4_n_0\
    );
\izquierdo_reg_reg[0]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(0),
      O => \izquierdo_reg_reg[0]_i_1__5_n_0\
    );
\izquierdo_reg_reg[0]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(0),
      O => \izquierdo_reg_reg[0]_i_1__6_n_0\
    );
\izquierdo_reg_reg[0]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(0),
      O => \izquierdo_reg_reg[0]_i_1__7_n_0\
    );
\izquierdo_reg_reg[10]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(10),
      O => \izquierdo_reg_reg[10]_i_1_n_0\
    );
\izquierdo_reg_reg[10]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(10),
      O => \izquierdo_reg_reg[10]_i_1__0_n_0\
    );
\izquierdo_reg_reg[10]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(10),
      O => \izquierdo_reg_reg[10]_i_1__1_n_0\
    );
\izquierdo_reg_reg[10]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(10),
      O => \izquierdo_reg_reg[10]_i_1__2_n_0\
    );
\izquierdo_reg_reg[10]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(10),
      O => \izquierdo_reg_reg[10]_i_1__3_n_0\
    );
\izquierdo_reg_reg[10]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(10),
      O => \izquierdo_reg_reg[10]_i_1__4_n_0\
    );
\izquierdo_reg_reg[10]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(10),
      O => \izquierdo_reg_reg[10]_i_1__5_n_0\
    );
\izquierdo_reg_reg[10]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(10),
      O => \izquierdo_reg_reg[10]_i_1__6_n_0\
    );
\izquierdo_reg_reg[10]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(10),
      O => \izquierdo_reg_reg[10]_i_1__7_n_0\
    );
\izquierdo_reg_reg[11]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(11),
      O => \izquierdo_reg_reg[11]_i_1_n_0\
    );
\izquierdo_reg_reg[11]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(11),
      O => \izquierdo_reg_reg[11]_i_1__0_n_0\
    );
\izquierdo_reg_reg[11]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(11),
      O => \izquierdo_reg_reg[11]_i_1__1_n_0\
    );
\izquierdo_reg_reg[11]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(11),
      O => \izquierdo_reg_reg[11]_i_1__2_n_0\
    );
\izquierdo_reg_reg[11]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(11),
      O => \izquierdo_reg_reg[11]_i_1__3_n_0\
    );
\izquierdo_reg_reg[11]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(11),
      O => \izquierdo_reg_reg[11]_i_1__4_n_0\
    );
\izquierdo_reg_reg[11]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(11),
      O => \izquierdo_reg_reg[11]_i_1__5_n_0\
    );
\izquierdo_reg_reg[11]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(11),
      O => \izquierdo_reg_reg[11]_i_1__6_n_0\
    );
\izquierdo_reg_reg[11]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(11),
      O => \izquierdo_reg_reg[11]_i_1__7_n_0\
    );
\izquierdo_reg_reg[12]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(12),
      O => \izquierdo_reg_reg[12]_i_1_n_0\
    );
\izquierdo_reg_reg[12]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(12),
      O => \izquierdo_reg_reg[12]_i_1__0_n_0\
    );
\izquierdo_reg_reg[12]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(12),
      O => \izquierdo_reg_reg[12]_i_1__1_n_0\
    );
\izquierdo_reg_reg[12]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(12),
      O => \izquierdo_reg_reg[12]_i_1__2_n_0\
    );
\izquierdo_reg_reg[12]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(12),
      O => \izquierdo_reg_reg[12]_i_1__3_n_0\
    );
\izquierdo_reg_reg[12]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(12),
      O => \izquierdo_reg_reg[12]_i_1__4_n_0\
    );
\izquierdo_reg_reg[12]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(12),
      O => \izquierdo_reg_reg[12]_i_1__5_n_0\
    );
\izquierdo_reg_reg[12]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(12),
      O => \izquierdo_reg_reg[12]_i_1__6_n_0\
    );
\izquierdo_reg_reg[12]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(12),
      O => \izquierdo_reg_reg[12]_i_1__7_n_0\
    );
\izquierdo_reg_reg[13]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(13),
      O => \izquierdo_reg_reg[13]_i_1_n_0\
    );
\izquierdo_reg_reg[13]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(13),
      O => \izquierdo_reg_reg[13]_i_1__0_n_0\
    );
\izquierdo_reg_reg[13]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(13),
      O => \izquierdo_reg_reg[13]_i_1__1_n_0\
    );
\izquierdo_reg_reg[13]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(13),
      O => \izquierdo_reg_reg[13]_i_1__2_n_0\
    );
\izquierdo_reg_reg[13]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(13),
      O => \izquierdo_reg_reg[13]_i_1__3_n_0\
    );
\izquierdo_reg_reg[13]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(13),
      O => \izquierdo_reg_reg[13]_i_1__4_n_0\
    );
\izquierdo_reg_reg[13]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(13),
      O => \izquierdo_reg_reg[13]_i_1__5_n_0\
    );
\izquierdo_reg_reg[13]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(13),
      O => \izquierdo_reg_reg[13]_i_1__6_n_0\
    );
\izquierdo_reg_reg[13]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(13),
      O => \izquierdo_reg_reg[13]_i_1__7_n_0\
    );
\izquierdo_reg_reg[14]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(14),
      O => \izquierdo_reg_reg[14]_i_1_n_0\
    );
\izquierdo_reg_reg[14]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(14),
      O => \izquierdo_reg_reg[14]_i_1__0_n_0\
    );
\izquierdo_reg_reg[14]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(14),
      O => \izquierdo_reg_reg[14]_i_1__1_n_0\
    );
\izquierdo_reg_reg[14]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(14),
      O => \izquierdo_reg_reg[14]_i_1__2_n_0\
    );
\izquierdo_reg_reg[14]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(14),
      O => \izquierdo_reg_reg[14]_i_1__3_n_0\
    );
\izquierdo_reg_reg[14]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(14),
      O => \izquierdo_reg_reg[14]_i_1__4_n_0\
    );
\izquierdo_reg_reg[14]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(14),
      O => \izquierdo_reg_reg[14]_i_1__5_n_0\
    );
\izquierdo_reg_reg[14]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(14),
      O => \izquierdo_reg_reg[14]_i_1__6_n_0\
    );
\izquierdo_reg_reg[14]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(14),
      O => \izquierdo_reg_reg[14]_i_1__7_n_0\
    );
\izquierdo_reg_reg[15]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(15),
      O => \izquierdo_reg_reg[15]_i_1_n_0\
    );
\izquierdo_reg_reg[15]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(15),
      O => \izquierdo_reg_reg[15]_i_1__0_n_0\
    );
\izquierdo_reg_reg[15]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(15),
      O => \izquierdo_reg_reg[15]_i_1__1_n_0\
    );
\izquierdo_reg_reg[15]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(15),
      O => \izquierdo_reg_reg[15]_i_1__2_n_0\
    );
\izquierdo_reg_reg[15]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(15),
      O => \izquierdo_reg_reg[15]_i_1__3_n_0\
    );
\izquierdo_reg_reg[15]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(15),
      O => \izquierdo_reg_reg[15]_i_1__4_n_0\
    );
\izquierdo_reg_reg[15]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(15),
      O => \izquierdo_reg_reg[15]_i_1__5_n_0\
    );
\izquierdo_reg_reg[15]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(15),
      O => \izquierdo_reg_reg[15]_i_1__6_n_0\
    );
\izquierdo_reg_reg[15]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(15),
      O => \izquierdo_reg_reg[15]_i_1__7_n_0\
    );
\izquierdo_reg_reg[16]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(16),
      O => \izquierdo_reg_reg[16]_i_1_n_0\
    );
\izquierdo_reg_reg[16]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(16),
      O => \izquierdo_reg_reg[16]_i_1__0_n_0\
    );
\izquierdo_reg_reg[16]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(16),
      O => \izquierdo_reg_reg[16]_i_1__1_n_0\
    );
\izquierdo_reg_reg[16]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(16),
      O => \izquierdo_reg_reg[16]_i_1__2_n_0\
    );
\izquierdo_reg_reg[16]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(16),
      O => \izquierdo_reg_reg[16]_i_1__3_n_0\
    );
\izquierdo_reg_reg[16]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(16),
      O => \izquierdo_reg_reg[16]_i_1__4_n_0\
    );
\izquierdo_reg_reg[16]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(16),
      O => \izquierdo_reg_reg[16]_i_1__5_n_0\
    );
\izquierdo_reg_reg[16]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(16),
      O => \izquierdo_reg_reg[16]_i_1__6_n_0\
    );
\izquierdo_reg_reg[16]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(16),
      O => \izquierdo_reg_reg[16]_i_1__7_n_0\
    );
\izquierdo_reg_reg[17]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(17),
      O => \izquierdo_reg_reg[17]_i_1_n_0\
    );
\izquierdo_reg_reg[17]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(17),
      O => \izquierdo_reg_reg[17]_i_1__0_n_0\
    );
\izquierdo_reg_reg[17]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(17),
      O => \izquierdo_reg_reg[17]_i_1__1_n_0\
    );
\izquierdo_reg_reg[17]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(17),
      O => \izquierdo_reg_reg[17]_i_1__2_n_0\
    );
\izquierdo_reg_reg[17]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(17),
      O => \izquierdo_reg_reg[17]_i_1__3_n_0\
    );
\izquierdo_reg_reg[17]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(17),
      O => \izquierdo_reg_reg[17]_i_1__4_n_0\
    );
\izquierdo_reg_reg[17]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(17),
      O => \izquierdo_reg_reg[17]_i_1__5_n_0\
    );
\izquierdo_reg_reg[17]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(17),
      O => \izquierdo_reg_reg[17]_i_1__6_n_0\
    );
\izquierdo_reg_reg[17]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(17),
      O => \izquierdo_reg_reg[17]_i_1__7_n_0\
    );
\izquierdo_reg_reg[18]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(18),
      O => \izquierdo_reg_reg[18]_i_1_n_0\
    );
\izquierdo_reg_reg[18]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(18),
      O => \izquierdo_reg_reg[18]_i_1__0_n_0\
    );
\izquierdo_reg_reg[18]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(18),
      O => \izquierdo_reg_reg[18]_i_1__1_n_0\
    );
\izquierdo_reg_reg[18]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(18),
      O => \izquierdo_reg_reg[18]_i_1__2_n_0\
    );
\izquierdo_reg_reg[18]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(18),
      O => \izquierdo_reg_reg[18]_i_1__3_n_0\
    );
\izquierdo_reg_reg[18]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(18),
      O => \izquierdo_reg_reg[18]_i_1__4_n_0\
    );
\izquierdo_reg_reg[18]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(18),
      O => \izquierdo_reg_reg[18]_i_1__5_n_0\
    );
\izquierdo_reg_reg[18]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(18),
      O => \izquierdo_reg_reg[18]_i_1__6_n_0\
    );
\izquierdo_reg_reg[18]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(18),
      O => \izquierdo_reg_reg[18]_i_1__7_n_0\
    );
\izquierdo_reg_reg[19]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(19),
      O => \izquierdo_reg_reg[19]_i_1_n_0\
    );
\izquierdo_reg_reg[19]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(19),
      O => \izquierdo_reg_reg[19]_i_1__0_n_0\
    );
\izquierdo_reg_reg[19]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(19),
      O => \izquierdo_reg_reg[19]_i_1__1_n_0\
    );
\izquierdo_reg_reg[19]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(19),
      O => \izquierdo_reg_reg[19]_i_1__2_n_0\
    );
\izquierdo_reg_reg[19]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(19),
      O => \izquierdo_reg_reg[19]_i_1__3_n_0\
    );
\izquierdo_reg_reg[19]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(19),
      O => \izquierdo_reg_reg[19]_i_1__4_n_0\
    );
\izquierdo_reg_reg[19]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(19),
      O => \izquierdo_reg_reg[19]_i_1__5_n_0\
    );
\izquierdo_reg_reg[19]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(19),
      O => \izquierdo_reg_reg[19]_i_1__6_n_0\
    );
\izquierdo_reg_reg[19]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(19),
      O => \izquierdo_reg_reg[19]_i_1__7_n_0\
    );
\izquierdo_reg_reg[1]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(1),
      O => \izquierdo_reg_reg[1]_i_1_n_0\
    );
\izquierdo_reg_reg[1]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(1),
      O => \izquierdo_reg_reg[1]_i_1__0_n_0\
    );
\izquierdo_reg_reg[1]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(1),
      O => \izquierdo_reg_reg[1]_i_1__1_n_0\
    );
\izquierdo_reg_reg[1]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(1),
      O => \izquierdo_reg_reg[1]_i_1__2_n_0\
    );
\izquierdo_reg_reg[1]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(1),
      O => \izquierdo_reg_reg[1]_i_1__3_n_0\
    );
\izquierdo_reg_reg[1]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(1),
      O => \izquierdo_reg_reg[1]_i_1__4_n_0\
    );
\izquierdo_reg_reg[1]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(1),
      O => \izquierdo_reg_reg[1]_i_1__5_n_0\
    );
\izquierdo_reg_reg[1]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(1),
      O => \izquierdo_reg_reg[1]_i_1__6_n_0\
    );
\izquierdo_reg_reg[1]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(1),
      O => \izquierdo_reg_reg[1]_i_1__7_n_0\
    );
\izquierdo_reg_reg[20]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(20),
      O => \izquierdo_reg_reg[20]_i_1_n_0\
    );
\izquierdo_reg_reg[20]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(20),
      O => \izquierdo_reg_reg[20]_i_1__0_n_0\
    );
\izquierdo_reg_reg[20]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(20),
      O => \izquierdo_reg_reg[20]_i_1__1_n_0\
    );
\izquierdo_reg_reg[20]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(20),
      O => \izquierdo_reg_reg[20]_i_1__2_n_0\
    );
\izquierdo_reg_reg[20]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(20),
      O => \izquierdo_reg_reg[20]_i_1__3_n_0\
    );
\izquierdo_reg_reg[20]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(20),
      O => \izquierdo_reg_reg[20]_i_1__4_n_0\
    );
\izquierdo_reg_reg[20]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(20),
      O => \izquierdo_reg_reg[20]_i_1__5_n_0\
    );
\izquierdo_reg_reg[20]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(20),
      O => \izquierdo_reg_reg[20]_i_1__6_n_0\
    );
\izquierdo_reg_reg[20]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(20),
      O => \izquierdo_reg_reg[20]_i_1__7_n_0\
    );
\izquierdo_reg_reg[21]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(21),
      O => \izquierdo_reg_reg[21]_i_1_n_0\
    );
\izquierdo_reg_reg[21]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(21),
      O => \izquierdo_reg_reg[21]_i_1__0_n_0\
    );
\izquierdo_reg_reg[21]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(21),
      O => \izquierdo_reg_reg[21]_i_1__1_n_0\
    );
\izquierdo_reg_reg[21]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(21),
      O => \izquierdo_reg_reg[21]_i_1__2_n_0\
    );
\izquierdo_reg_reg[21]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(21),
      O => \izquierdo_reg_reg[21]_i_1__3_n_0\
    );
\izquierdo_reg_reg[21]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(21),
      O => \izquierdo_reg_reg[21]_i_1__4_n_0\
    );
\izquierdo_reg_reg[21]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(21),
      O => \izquierdo_reg_reg[21]_i_1__5_n_0\
    );
\izquierdo_reg_reg[21]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(21),
      O => \izquierdo_reg_reg[21]_i_1__6_n_0\
    );
\izquierdo_reg_reg[21]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(21),
      O => \izquierdo_reg_reg[21]_i_1__7_n_0\
    );
\izquierdo_reg_reg[22]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(22),
      O => \izquierdo_reg_reg[22]_i_1_n_0\
    );
\izquierdo_reg_reg[22]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(22),
      O => \izquierdo_reg_reg[22]_i_1__0_n_0\
    );
\izquierdo_reg_reg[22]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(22),
      O => \izquierdo_reg_reg[22]_i_1__1_n_0\
    );
\izquierdo_reg_reg[22]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(22),
      O => \izquierdo_reg_reg[22]_i_1__2_n_0\
    );
\izquierdo_reg_reg[22]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(22),
      O => \izquierdo_reg_reg[22]_i_1__3_n_0\
    );
\izquierdo_reg_reg[22]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(22),
      O => \izquierdo_reg_reg[22]_i_1__4_n_0\
    );
\izquierdo_reg_reg[22]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(22),
      O => \izquierdo_reg_reg[22]_i_1__5_n_0\
    );
\izquierdo_reg_reg[22]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(22),
      O => \izquierdo_reg_reg[22]_i_1__6_n_0\
    );
\izquierdo_reg_reg[22]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(22),
      O => \izquierdo_reg_reg[22]_i_1__7_n_0\
    );
\izquierdo_reg_reg[23]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(23),
      O => \izquierdo_reg_reg[23]_i_1_n_0\
    );
\izquierdo_reg_reg[23]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(23),
      O => \izquierdo_reg_reg[23]_i_1__0_n_0\
    );
\izquierdo_reg_reg[23]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(23),
      O => \izquierdo_reg_reg[23]_i_1__1_n_0\
    );
\izquierdo_reg_reg[23]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(23),
      O => \izquierdo_reg_reg[23]_i_1__2_n_0\
    );
\izquierdo_reg_reg[23]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(23),
      O => \izquierdo_reg_reg[23]_i_1__3_n_0\
    );
\izquierdo_reg_reg[23]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(23),
      O => \izquierdo_reg_reg[23]_i_1__4_n_0\
    );
\izquierdo_reg_reg[23]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(23),
      O => \izquierdo_reg_reg[23]_i_1__5_n_0\
    );
\izquierdo_reg_reg[23]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(23),
      O => \izquierdo_reg_reg[23]_i_1__6_n_0\
    );
\izquierdo_reg_reg[23]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(23),
      O => \izquierdo_reg_reg[23]_i_1__7_n_0\
    );
\izquierdo_reg_reg[24]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(24),
      O => \izquierdo_reg_reg[24]_i_1_n_0\
    );
\izquierdo_reg_reg[24]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(24),
      O => \izquierdo_reg_reg[24]_i_1__0_n_0\
    );
\izquierdo_reg_reg[24]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(24),
      O => \izquierdo_reg_reg[24]_i_1__1_n_0\
    );
\izquierdo_reg_reg[24]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(24),
      O => \izquierdo_reg_reg[24]_i_1__2_n_0\
    );
\izquierdo_reg_reg[24]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(24),
      O => \izquierdo_reg_reg[24]_i_1__3_n_0\
    );
\izquierdo_reg_reg[24]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(24),
      O => \izquierdo_reg_reg[24]_i_1__4_n_0\
    );
\izquierdo_reg_reg[24]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(24),
      O => \izquierdo_reg_reg[24]_i_1__5_n_0\
    );
\izquierdo_reg_reg[24]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(24),
      O => \izquierdo_reg_reg[24]_i_1__6_n_0\
    );
\izquierdo_reg_reg[24]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(24),
      O => \izquierdo_reg_reg[24]_i_1__7_n_0\
    );
\izquierdo_reg_reg[25]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(25),
      O => \izquierdo_reg_reg[25]_i_1_n_0\
    );
\izquierdo_reg_reg[25]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(25),
      O => \izquierdo_reg_reg[25]_i_1__0_n_0\
    );
\izquierdo_reg_reg[25]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(25),
      O => \izquierdo_reg_reg[25]_i_1__1_n_0\
    );
\izquierdo_reg_reg[25]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(25),
      O => \izquierdo_reg_reg[25]_i_1__2_n_0\
    );
\izquierdo_reg_reg[25]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(25),
      O => \izquierdo_reg_reg[25]_i_1__3_n_0\
    );
\izquierdo_reg_reg[25]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(25),
      O => \izquierdo_reg_reg[25]_i_1__4_n_0\
    );
\izquierdo_reg_reg[25]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(25),
      O => \izquierdo_reg_reg[25]_i_1__5_n_0\
    );
\izquierdo_reg_reg[25]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(25),
      O => \izquierdo_reg_reg[25]_i_1__6_n_0\
    );
\izquierdo_reg_reg[25]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(25),
      O => \izquierdo_reg_reg[25]_i_1__7_n_0\
    );
\izquierdo_reg_reg[26]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(26),
      O => \izquierdo_reg_reg[26]_i_1_n_0\
    );
\izquierdo_reg_reg[26]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(26),
      O => \izquierdo_reg_reg[26]_i_1__0_n_0\
    );
\izquierdo_reg_reg[26]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(26),
      O => \izquierdo_reg_reg[26]_i_1__1_n_0\
    );
\izquierdo_reg_reg[26]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(26),
      O => \izquierdo_reg_reg[26]_i_1__2_n_0\
    );
\izquierdo_reg_reg[26]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(26),
      O => \izquierdo_reg_reg[26]_i_1__3_n_0\
    );
\izquierdo_reg_reg[26]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(26),
      O => \izquierdo_reg_reg[26]_i_1__4_n_0\
    );
\izquierdo_reg_reg[26]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(26),
      O => \izquierdo_reg_reg[26]_i_1__5_n_0\
    );
\izquierdo_reg_reg[26]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(26),
      O => \izquierdo_reg_reg[26]_i_1__6_n_0\
    );
\izquierdo_reg_reg[26]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(26),
      O => \izquierdo_reg_reg[26]_i_1__7_n_0\
    );
\izquierdo_reg_reg[27]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(27),
      O => \izquierdo_reg_reg[27]_i_1_n_0\
    );
\izquierdo_reg_reg[27]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(27),
      O => \izquierdo_reg_reg[27]_i_1__0_n_0\
    );
\izquierdo_reg_reg[27]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(27),
      O => \izquierdo_reg_reg[27]_i_1__1_n_0\
    );
\izquierdo_reg_reg[27]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(27),
      O => \izquierdo_reg_reg[27]_i_1__2_n_0\
    );
\izquierdo_reg_reg[27]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(27),
      O => \izquierdo_reg_reg[27]_i_1__3_n_0\
    );
\izquierdo_reg_reg[27]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(27),
      O => \izquierdo_reg_reg[27]_i_1__4_n_0\
    );
\izquierdo_reg_reg[27]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(27),
      O => \izquierdo_reg_reg[27]_i_1__5_n_0\
    );
\izquierdo_reg_reg[27]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(27),
      O => \izquierdo_reg_reg[27]_i_1__6_n_0\
    );
\izquierdo_reg_reg[27]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(27),
      O => \izquierdo_reg_reg[27]_i_1__7_n_0\
    );
\izquierdo_reg_reg[28]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(28),
      O => \izquierdo_reg_reg[28]_i_1_n_0\
    );
\izquierdo_reg_reg[28]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(28),
      O => \izquierdo_reg_reg[28]_i_1__0_n_0\
    );
\izquierdo_reg_reg[28]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(28),
      O => \izquierdo_reg_reg[28]_i_1__1_n_0\
    );
\izquierdo_reg_reg[28]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(28),
      O => \izquierdo_reg_reg[28]_i_1__2_n_0\
    );
\izquierdo_reg_reg[28]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(28),
      O => \izquierdo_reg_reg[28]_i_1__3_n_0\
    );
\izquierdo_reg_reg[28]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(28),
      O => \izquierdo_reg_reg[28]_i_1__4_n_0\
    );
\izquierdo_reg_reg[28]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(28),
      O => \izquierdo_reg_reg[28]_i_1__5_n_0\
    );
\izquierdo_reg_reg[28]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(28),
      O => \izquierdo_reg_reg[28]_i_1__6_n_0\
    );
\izquierdo_reg_reg[28]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(28),
      O => \izquierdo_reg_reg[28]_i_1__7_n_0\
    );
\izquierdo_reg_reg[29]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(29),
      O => \izquierdo_reg_reg[29]_i_1_n_0\
    );
\izquierdo_reg_reg[29]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(29),
      O => \izquierdo_reg_reg[29]_i_1__0_n_0\
    );
\izquierdo_reg_reg[29]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(29),
      O => \izquierdo_reg_reg[29]_i_1__1_n_0\
    );
\izquierdo_reg_reg[29]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(29),
      O => \izquierdo_reg_reg[29]_i_1__2_n_0\
    );
\izquierdo_reg_reg[29]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(29),
      O => \izquierdo_reg_reg[29]_i_1__3_n_0\
    );
\izquierdo_reg_reg[29]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(29),
      O => \izquierdo_reg_reg[29]_i_1__4_n_0\
    );
\izquierdo_reg_reg[29]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(29),
      O => \izquierdo_reg_reg[29]_i_1__5_n_0\
    );
\izquierdo_reg_reg[29]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(29),
      O => \izquierdo_reg_reg[29]_i_1__6_n_0\
    );
\izquierdo_reg_reg[29]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(29),
      O => \izquierdo_reg_reg[29]_i_1__7_n_0\
    );
\izquierdo_reg_reg[2]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(2),
      O => \izquierdo_reg_reg[2]_i_1_n_0\
    );
\izquierdo_reg_reg[2]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(2),
      O => \izquierdo_reg_reg[2]_i_1__0_n_0\
    );
\izquierdo_reg_reg[2]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(2),
      O => \izquierdo_reg_reg[2]_i_1__1_n_0\
    );
\izquierdo_reg_reg[2]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(2),
      O => \izquierdo_reg_reg[2]_i_1__2_n_0\
    );
\izquierdo_reg_reg[2]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(2),
      O => \izquierdo_reg_reg[2]_i_1__3_n_0\
    );
\izquierdo_reg_reg[2]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(2),
      O => \izquierdo_reg_reg[2]_i_1__4_n_0\
    );
\izquierdo_reg_reg[2]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(2),
      O => \izquierdo_reg_reg[2]_i_1__5_n_0\
    );
\izquierdo_reg_reg[2]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(2),
      O => \izquierdo_reg_reg[2]_i_1__6_n_0\
    );
\izquierdo_reg_reg[2]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(2),
      O => \izquierdo_reg_reg[2]_i_1__7_n_0\
    );
\izquierdo_reg_reg[30]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(30),
      O => \izquierdo_reg_reg[30]_i_1_n_0\
    );
\izquierdo_reg_reg[30]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(30),
      O => \izquierdo_reg_reg[30]_i_1__0_n_0\
    );
\izquierdo_reg_reg[30]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(30),
      O => \izquierdo_reg_reg[30]_i_1__1_n_0\
    );
\izquierdo_reg_reg[30]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(30),
      O => \izquierdo_reg_reg[30]_i_1__2_n_0\
    );
\izquierdo_reg_reg[30]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(30),
      O => \izquierdo_reg_reg[30]_i_1__3_n_0\
    );
\izquierdo_reg_reg[30]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(30),
      O => \izquierdo_reg_reg[30]_i_1__4_n_0\
    );
\izquierdo_reg_reg[30]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(30),
      O => \izquierdo_reg_reg[30]_i_1__5_n_0\
    );
\izquierdo_reg_reg[30]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(30),
      O => \izquierdo_reg_reg[30]_i_1__6_n_0\
    );
\izquierdo_reg_reg[30]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(30),
      O => \izquierdo_reg_reg[30]_i_1__7_n_0\
    );
\izquierdo_reg_reg[31]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(31),
      O => \izquierdo_reg_reg[31]_i_1_n_0\
    );
\izquierdo_reg_reg[31]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(31),
      O => \izquierdo_reg_reg[31]_i_1__0_n_0\
    );
\izquierdo_reg_reg[31]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(31),
      O => \izquierdo_reg_reg[31]_i_1__1_n_0\
    );
\izquierdo_reg_reg[31]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(31),
      O => \izquierdo_reg_reg[31]_i_1__2_n_0\
    );
\izquierdo_reg_reg[31]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(31),
      O => \izquierdo_reg_reg[31]_i_1__3_n_0\
    );
\izquierdo_reg_reg[31]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(31),
      O => \izquierdo_reg_reg[31]_i_1__4_n_0\
    );
\izquierdo_reg_reg[31]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(31),
      O => \izquierdo_reg_reg[31]_i_1__5_n_0\
    );
\izquierdo_reg_reg[31]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(31),
      O => \izquierdo_reg_reg[31]_i_1__6_n_0\
    );
\izquierdo_reg_reg[31]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(31),
      O => \izquierdo_reg_reg[31]_i_1__7_n_0\
    );
\izquierdo_reg_reg[3]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(3),
      O => \izquierdo_reg_reg[3]_i_1_n_0\
    );
\izquierdo_reg_reg[3]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(3),
      O => \izquierdo_reg_reg[3]_i_1__0_n_0\
    );
\izquierdo_reg_reg[3]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(3),
      O => \izquierdo_reg_reg[3]_i_1__1_n_0\
    );
\izquierdo_reg_reg[3]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(3),
      O => \izquierdo_reg_reg[3]_i_1__2_n_0\
    );
\izquierdo_reg_reg[3]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(3),
      O => \izquierdo_reg_reg[3]_i_1__3_n_0\
    );
\izquierdo_reg_reg[3]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(3),
      O => \izquierdo_reg_reg[3]_i_1__4_n_0\
    );
\izquierdo_reg_reg[3]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(3),
      O => \izquierdo_reg_reg[3]_i_1__5_n_0\
    );
\izquierdo_reg_reg[3]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(3),
      O => \izquierdo_reg_reg[3]_i_1__6_n_0\
    );
\izquierdo_reg_reg[3]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(3),
      O => \izquierdo_reg_reg[3]_i_1__7_n_0\
    );
\izquierdo_reg_reg[4]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(4),
      O => \izquierdo_reg_reg[4]_i_1_n_0\
    );
\izquierdo_reg_reg[4]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(4),
      O => \izquierdo_reg_reg[4]_i_1__0_n_0\
    );
\izquierdo_reg_reg[4]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(4),
      O => \izquierdo_reg_reg[4]_i_1__1_n_0\
    );
\izquierdo_reg_reg[4]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(4),
      O => \izquierdo_reg_reg[4]_i_1__2_n_0\
    );
\izquierdo_reg_reg[4]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(4),
      O => \izquierdo_reg_reg[4]_i_1__3_n_0\
    );
\izquierdo_reg_reg[4]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(4),
      O => \izquierdo_reg_reg[4]_i_1__4_n_0\
    );
\izquierdo_reg_reg[4]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(4),
      O => \izquierdo_reg_reg[4]_i_1__5_n_0\
    );
\izquierdo_reg_reg[4]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(4),
      O => \izquierdo_reg_reg[4]_i_1__6_n_0\
    );
\izquierdo_reg_reg[4]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(4),
      O => \izquierdo_reg_reg[4]_i_1__7_n_0\
    );
\izquierdo_reg_reg[5]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(5),
      O => \izquierdo_reg_reg[5]_i_1_n_0\
    );
\izquierdo_reg_reg[5]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(5),
      O => \izquierdo_reg_reg[5]_i_1__0_n_0\
    );
\izquierdo_reg_reg[5]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(5),
      O => \izquierdo_reg_reg[5]_i_1__1_n_0\
    );
\izquierdo_reg_reg[5]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(5),
      O => \izquierdo_reg_reg[5]_i_1__2_n_0\
    );
\izquierdo_reg_reg[5]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(5),
      O => \izquierdo_reg_reg[5]_i_1__3_n_0\
    );
\izquierdo_reg_reg[5]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(5),
      O => \izquierdo_reg_reg[5]_i_1__4_n_0\
    );
\izquierdo_reg_reg[5]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(5),
      O => \izquierdo_reg_reg[5]_i_1__5_n_0\
    );
\izquierdo_reg_reg[5]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(5),
      O => \izquierdo_reg_reg[5]_i_1__6_n_0\
    );
\izquierdo_reg_reg[5]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(5),
      O => \izquierdo_reg_reg[5]_i_1__7_n_0\
    );
\izquierdo_reg_reg[6]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(6),
      O => \izquierdo_reg_reg[6]_i_1_n_0\
    );
\izquierdo_reg_reg[6]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(6),
      O => \izquierdo_reg_reg[6]_i_1__0_n_0\
    );
\izquierdo_reg_reg[6]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(6),
      O => \izquierdo_reg_reg[6]_i_1__1_n_0\
    );
\izquierdo_reg_reg[6]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(6),
      O => \izquierdo_reg_reg[6]_i_1__2_n_0\
    );
\izquierdo_reg_reg[6]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(6),
      O => \izquierdo_reg_reg[6]_i_1__3_n_0\
    );
\izquierdo_reg_reg[6]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(6),
      O => \izquierdo_reg_reg[6]_i_1__4_n_0\
    );
\izquierdo_reg_reg[6]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(6),
      O => \izquierdo_reg_reg[6]_i_1__5_n_0\
    );
\izquierdo_reg_reg[6]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(6),
      O => \izquierdo_reg_reg[6]_i_1__6_n_0\
    );
\izquierdo_reg_reg[6]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(6),
      O => \izquierdo_reg_reg[6]_i_1__7_n_0\
    );
\izquierdo_reg_reg[7]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(7),
      O => \izquierdo_reg_reg[7]_i_1_n_0\
    );
\izquierdo_reg_reg[7]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(7),
      O => \izquierdo_reg_reg[7]_i_1__0_n_0\
    );
\izquierdo_reg_reg[7]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(7),
      O => \izquierdo_reg_reg[7]_i_1__1_n_0\
    );
\izquierdo_reg_reg[7]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(7),
      O => \izquierdo_reg_reg[7]_i_1__2_n_0\
    );
\izquierdo_reg_reg[7]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(7),
      O => \izquierdo_reg_reg[7]_i_1__3_n_0\
    );
\izquierdo_reg_reg[7]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(7),
      O => \izquierdo_reg_reg[7]_i_1__4_n_0\
    );
\izquierdo_reg_reg[7]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(7),
      O => \izquierdo_reg_reg[7]_i_1__5_n_0\
    );
\izquierdo_reg_reg[7]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(7),
      O => \izquierdo_reg_reg[7]_i_1__6_n_0\
    );
\izquierdo_reg_reg[7]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(7),
      O => \izquierdo_reg_reg[7]_i_1__7_n_0\
    );
\izquierdo_reg_reg[8]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(8),
      O => \izquierdo_reg_reg[8]_i_1_n_0\
    );
\izquierdo_reg_reg[8]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(8),
      O => \izquierdo_reg_reg[8]_i_1__0_n_0\
    );
\izquierdo_reg_reg[8]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(8),
      O => \izquierdo_reg_reg[8]_i_1__1_n_0\
    );
\izquierdo_reg_reg[8]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(8),
      O => \izquierdo_reg_reg[8]_i_1__2_n_0\
    );
\izquierdo_reg_reg[8]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(8),
      O => \izquierdo_reg_reg[8]_i_1__3_n_0\
    );
\izquierdo_reg_reg[8]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(8),
      O => \izquierdo_reg_reg[8]_i_1__4_n_0\
    );
\izquierdo_reg_reg[8]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(8),
      O => \izquierdo_reg_reg[8]_i_1__5_n_0\
    );
\izquierdo_reg_reg[8]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(8),
      O => \izquierdo_reg_reg[8]_i_1__6_n_0\
    );
\izquierdo_reg_reg[8]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(8),
      O => \izquierdo_reg_reg[8]_i_1__7_n_0\
    );
\izquierdo_reg_reg[9]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[0]\(9),
      O => \izquierdo_reg_reg[9]_i_1_n_0\
    );
\izquierdo_reg_reg[9]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[1]\(9),
      O => \izquierdo_reg_reg[9]_i_1__0_n_0\
    );
\izquierdo_reg_reg[9]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[2]\(9),
      O => \izquierdo_reg_reg[9]_i_1__1_n_0\
    );
\izquierdo_reg_reg[9]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[3]\(9),
      O => \izquierdo_reg_reg[9]_i_1__2_n_0\
    );
\izquierdo_reg_reg[9]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[4]\(9),
      O => \izquierdo_reg_reg[9]_i_1__3_n_0\
    );
\izquierdo_reg_reg[9]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[5]\(9),
      O => \izquierdo_reg_reg[9]_i_1__4_n_0\
    );
\izquierdo_reg_reg[9]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[6]\(9),
      O => \izquierdo_reg_reg[9]_i_1__5_n_0\
    );
\izquierdo_reg_reg[9]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[7]\(9),
      O => \izquierdo_reg_reg[9]_i_1__6_n_0\
    );
\izquierdo_reg_reg[9]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tizquierda[8]\(9),
      O => \izquierdo_reg_reg[9]_i_1__7_n_0\
    );
\out_tcelda[0][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(0),
      O => \out_tcelda[0]\(0)
    );
\out_tcelda[0][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(10),
      O => \out_tcelda[0]\(10)
    );
\out_tcelda[0][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(11),
      O => \out_tcelda[0]\(11)
    );
\out_tcelda[0][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(12),
      O => \out_tcelda[0]\(12)
    );
\out_tcelda[0][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(13),
      O => \out_tcelda[0]\(13)
    );
\out_tcelda[0][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(14),
      O => \out_tcelda[0]\(14)
    );
\out_tcelda[0][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(15),
      O => \out_tcelda[0]\(15)
    );
\out_tcelda[0][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(16),
      O => \out_tcelda[0]\(16)
    );
\out_tcelda[0][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(17),
      O => \out_tcelda[0]\(17)
    );
\out_tcelda[0][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(18),
      O => \out_tcelda[0]\(18)
    );
\out_tcelda[0][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(19),
      O => \out_tcelda[0]\(19)
    );
\out_tcelda[0][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(1),
      O => \out_tcelda[0]\(1)
    );
\out_tcelda[0][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(20),
      O => \out_tcelda[0]\(20)
    );
\out_tcelda[0][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(21),
      O => \out_tcelda[0]\(21)
    );
\out_tcelda[0][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(22),
      O => \out_tcelda[0]\(22)
    );
\out_tcelda[0][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(23),
      O => \out_tcelda[0]\(23)
    );
\out_tcelda[0][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(24),
      O => \out_tcelda[0]\(24)
    );
\out_tcelda[0][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(25),
      O => \out_tcelda[0]\(25)
    );
\out_tcelda[0][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(26),
      O => \out_tcelda[0]\(26)
    );
\out_tcelda[0][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(27),
      O => \out_tcelda[0]\(27)
    );
\out_tcelda[0][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(28),
      O => \out_tcelda[0]\(28)
    );
\out_tcelda[0][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(29),
      O => \out_tcelda[0]\(29)
    );
\out_tcelda[0][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(2),
      O => \out_tcelda[0]\(2)
    );
\out_tcelda[0][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => \out_tcelda[0]\(30)
    );
\out_tcelda[0][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => \out_tcelda[0]\(31)
    );
\out_tcelda[0][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(3),
      O => \out_tcelda[0]\(3)
    );
\out_tcelda[0][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(4),
      O => \out_tcelda[0]\(4)
    );
\out_tcelda[0][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(5),
      O => \out_tcelda[0]\(5)
    );
\out_tcelda[0][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(6),
      O => \out_tcelda[0]\(6)
    );
\out_tcelda[0][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(7),
      O => \out_tcelda[0]\(7)
    );
\out_tcelda[0][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(8),
      O => \out_tcelda[0]\(8)
    );
\out_tcelda[0][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[0]_OBUF\(9),
      O => \out_tcelda[0]\(9)
    );
\out_tcelda[1][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(0),
      O => \out_tcelda[1]\(0)
    );
\out_tcelda[1][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(10),
      O => \out_tcelda[1]\(10)
    );
\out_tcelda[1][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(11),
      O => \out_tcelda[1]\(11)
    );
\out_tcelda[1][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(12),
      O => \out_tcelda[1]\(12)
    );
\out_tcelda[1][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(13),
      O => \out_tcelda[1]\(13)
    );
\out_tcelda[1][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(14),
      O => \out_tcelda[1]\(14)
    );
\out_tcelda[1][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(15),
      O => \out_tcelda[1]\(15)
    );
\out_tcelda[1][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(16),
      O => \out_tcelda[1]\(16)
    );
\out_tcelda[1][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(17),
      O => \out_tcelda[1]\(17)
    );
\out_tcelda[1][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(18),
      O => \out_tcelda[1]\(18)
    );
\out_tcelda[1][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(19),
      O => \out_tcelda[1]\(19)
    );
\out_tcelda[1][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(1),
      O => \out_tcelda[1]\(1)
    );
\out_tcelda[1][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(20),
      O => \out_tcelda[1]\(20)
    );
\out_tcelda[1][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(21),
      O => \out_tcelda[1]\(21)
    );
\out_tcelda[1][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(22),
      O => \out_tcelda[1]\(22)
    );
\out_tcelda[1][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(23),
      O => \out_tcelda[1]\(23)
    );
\out_tcelda[1][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(24),
      O => \out_tcelda[1]\(24)
    );
\out_tcelda[1][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(25),
      O => \out_tcelda[1]\(25)
    );
\out_tcelda[1][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(26),
      O => \out_tcelda[1]\(26)
    );
\out_tcelda[1][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(27),
      O => \out_tcelda[1]\(27)
    );
\out_tcelda[1][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(28),
      O => \out_tcelda[1]\(28)
    );
\out_tcelda[1][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(29),
      O => \out_tcelda[1]\(29)
    );
\out_tcelda[1][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(2),
      O => \out_tcelda[1]\(2)
    );
\out_tcelda[1][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => \out_tcelda[1]\(30)
    );
\out_tcelda[1][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => \out_tcelda[1]\(31)
    );
\out_tcelda[1][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(3),
      O => \out_tcelda[1]\(3)
    );
\out_tcelda[1][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(4),
      O => \out_tcelda[1]\(4)
    );
\out_tcelda[1][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(5),
      O => \out_tcelda[1]\(5)
    );
\out_tcelda[1][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(6),
      O => \out_tcelda[1]\(6)
    );
\out_tcelda[1][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(7),
      O => \out_tcelda[1]\(7)
    );
\out_tcelda[1][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(8),
      O => \out_tcelda[1]\(8)
    );
\out_tcelda[1][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[1]_OBUF\(9),
      O => \out_tcelda[1]\(9)
    );
\out_tcelda[2][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(0),
      O => \out_tcelda[2]\(0)
    );
\out_tcelda[2][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(10),
      O => \out_tcelda[2]\(10)
    );
\out_tcelda[2][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(11),
      O => \out_tcelda[2]\(11)
    );
\out_tcelda[2][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(12),
      O => \out_tcelda[2]\(12)
    );
\out_tcelda[2][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(13),
      O => \out_tcelda[2]\(13)
    );
\out_tcelda[2][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(14),
      O => \out_tcelda[2]\(14)
    );
\out_tcelda[2][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(15),
      O => \out_tcelda[2]\(15)
    );
\out_tcelda[2][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(16),
      O => \out_tcelda[2]\(16)
    );
\out_tcelda[2][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(17),
      O => \out_tcelda[2]\(17)
    );
\out_tcelda[2][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(18),
      O => \out_tcelda[2]\(18)
    );
\out_tcelda[2][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(19),
      O => \out_tcelda[2]\(19)
    );
\out_tcelda[2][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(1),
      O => \out_tcelda[2]\(1)
    );
\out_tcelda[2][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(20),
      O => \out_tcelda[2]\(20)
    );
\out_tcelda[2][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(21),
      O => \out_tcelda[2]\(21)
    );
\out_tcelda[2][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(22),
      O => \out_tcelda[2]\(22)
    );
\out_tcelda[2][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(23),
      O => \out_tcelda[2]\(23)
    );
\out_tcelda[2][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(24),
      O => \out_tcelda[2]\(24)
    );
\out_tcelda[2][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(25),
      O => \out_tcelda[2]\(25)
    );
\out_tcelda[2][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(26),
      O => \out_tcelda[2]\(26)
    );
\out_tcelda[2][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(27),
      O => \out_tcelda[2]\(27)
    );
\out_tcelda[2][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(28),
      O => \out_tcelda[2]\(28)
    );
\out_tcelda[2][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(29),
      O => \out_tcelda[2]\(29)
    );
\out_tcelda[2][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(2),
      O => \out_tcelda[2]\(2)
    );
\out_tcelda[2][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => \out_tcelda[2]\(30)
    );
\out_tcelda[2][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => \out_tcelda[2]\(31)
    );
\out_tcelda[2][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(3),
      O => \out_tcelda[2]\(3)
    );
\out_tcelda[2][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(4),
      O => \out_tcelda[2]\(4)
    );
\out_tcelda[2][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(5),
      O => \out_tcelda[2]\(5)
    );
\out_tcelda[2][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(6),
      O => \out_tcelda[2]\(6)
    );
\out_tcelda[2][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(7),
      O => \out_tcelda[2]\(7)
    );
\out_tcelda[2][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(8),
      O => \out_tcelda[2]\(8)
    );
\out_tcelda[2][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[2]_OBUF\(9),
      O => \out_tcelda[2]\(9)
    );
\out_tcelda[3][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(0),
      O => \out_tcelda[3]\(0)
    );
\out_tcelda[3][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(10),
      O => \out_tcelda[3]\(10)
    );
\out_tcelda[3][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(11),
      O => \out_tcelda[3]\(11)
    );
\out_tcelda[3][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(12),
      O => \out_tcelda[3]\(12)
    );
\out_tcelda[3][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(13),
      O => \out_tcelda[3]\(13)
    );
\out_tcelda[3][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(14),
      O => \out_tcelda[3]\(14)
    );
\out_tcelda[3][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(15),
      O => \out_tcelda[3]\(15)
    );
\out_tcelda[3][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(16),
      O => \out_tcelda[3]\(16)
    );
\out_tcelda[3][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(17),
      O => \out_tcelda[3]\(17)
    );
\out_tcelda[3][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(18),
      O => \out_tcelda[3]\(18)
    );
\out_tcelda[3][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(19),
      O => \out_tcelda[3]\(19)
    );
\out_tcelda[3][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(1),
      O => \out_tcelda[3]\(1)
    );
\out_tcelda[3][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(20),
      O => \out_tcelda[3]\(20)
    );
\out_tcelda[3][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(21),
      O => \out_tcelda[3]\(21)
    );
\out_tcelda[3][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(22),
      O => \out_tcelda[3]\(22)
    );
\out_tcelda[3][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(23),
      O => \out_tcelda[3]\(23)
    );
\out_tcelda[3][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(24),
      O => \out_tcelda[3]\(24)
    );
\out_tcelda[3][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(25),
      O => \out_tcelda[3]\(25)
    );
\out_tcelda[3][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(26),
      O => \out_tcelda[3]\(26)
    );
\out_tcelda[3][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(27),
      O => \out_tcelda[3]\(27)
    );
\out_tcelda[3][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(28),
      O => \out_tcelda[3]\(28)
    );
\out_tcelda[3][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(29),
      O => \out_tcelda[3]\(29)
    );
\out_tcelda[3][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(2),
      O => \out_tcelda[3]\(2)
    );
\out_tcelda[3][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => \out_tcelda[3]\(30)
    );
\out_tcelda[3][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => \out_tcelda[3]\(31)
    );
\out_tcelda[3][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(3),
      O => \out_tcelda[3]\(3)
    );
\out_tcelda[3][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(4),
      O => \out_tcelda[3]\(4)
    );
\out_tcelda[3][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(5),
      O => \out_tcelda[3]\(5)
    );
\out_tcelda[3][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(6),
      O => \out_tcelda[3]\(6)
    );
\out_tcelda[3][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(7),
      O => \out_tcelda[3]\(7)
    );
\out_tcelda[3][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(8),
      O => \out_tcelda[3]\(8)
    );
\out_tcelda[3][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[3]_OBUF\(9),
      O => \out_tcelda[3]\(9)
    );
\out_tcelda[4][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(0),
      O => \out_tcelda[4]\(0)
    );
\out_tcelda[4][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(10),
      O => \out_tcelda[4]\(10)
    );
\out_tcelda[4][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(11),
      O => \out_tcelda[4]\(11)
    );
\out_tcelda[4][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(12),
      O => \out_tcelda[4]\(12)
    );
\out_tcelda[4][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(13),
      O => \out_tcelda[4]\(13)
    );
\out_tcelda[4][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(14),
      O => \out_tcelda[4]\(14)
    );
\out_tcelda[4][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(15),
      O => \out_tcelda[4]\(15)
    );
\out_tcelda[4][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(16),
      O => \out_tcelda[4]\(16)
    );
\out_tcelda[4][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(17),
      O => \out_tcelda[4]\(17)
    );
\out_tcelda[4][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(18),
      O => \out_tcelda[4]\(18)
    );
\out_tcelda[4][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(19),
      O => \out_tcelda[4]\(19)
    );
\out_tcelda[4][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(1),
      O => \out_tcelda[4]\(1)
    );
\out_tcelda[4][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(20),
      O => \out_tcelda[4]\(20)
    );
\out_tcelda[4][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(21),
      O => \out_tcelda[4]\(21)
    );
\out_tcelda[4][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(22),
      O => \out_tcelda[4]\(22)
    );
\out_tcelda[4][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(23),
      O => \out_tcelda[4]\(23)
    );
\out_tcelda[4][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(24),
      O => \out_tcelda[4]\(24)
    );
\out_tcelda[4][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(25),
      O => \out_tcelda[4]\(25)
    );
\out_tcelda[4][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(26),
      O => \out_tcelda[4]\(26)
    );
\out_tcelda[4][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(27),
      O => \out_tcelda[4]\(27)
    );
\out_tcelda[4][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(28),
      O => \out_tcelda[4]\(28)
    );
\out_tcelda[4][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(29),
      O => \out_tcelda[4]\(29)
    );
\out_tcelda[4][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(2),
      O => \out_tcelda[4]\(2)
    );
\out_tcelda[4][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => \out_tcelda[4]\(30)
    );
\out_tcelda[4][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => \out_tcelda[4]\(31)
    );
\out_tcelda[4][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(3),
      O => \out_tcelda[4]\(3)
    );
\out_tcelda[4][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(4),
      O => \out_tcelda[4]\(4)
    );
\out_tcelda[4][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(5),
      O => \out_tcelda[4]\(5)
    );
\out_tcelda[4][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(6),
      O => \out_tcelda[4]\(6)
    );
\out_tcelda[4][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(7),
      O => \out_tcelda[4]\(7)
    );
\out_tcelda[4][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(8),
      O => \out_tcelda[4]\(8)
    );
\out_tcelda[4][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[4]_OBUF\(9),
      O => \out_tcelda[4]\(9)
    );
\out_tcelda[5][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(0),
      O => \out_tcelda[5]\(0)
    );
\out_tcelda[5][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(10),
      O => \out_tcelda[5]\(10)
    );
\out_tcelda[5][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(11),
      O => \out_tcelda[5]\(11)
    );
\out_tcelda[5][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(12),
      O => \out_tcelda[5]\(12)
    );
\out_tcelda[5][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(13),
      O => \out_tcelda[5]\(13)
    );
\out_tcelda[5][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(14),
      O => \out_tcelda[5]\(14)
    );
\out_tcelda[5][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(15),
      O => \out_tcelda[5]\(15)
    );
\out_tcelda[5][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(16),
      O => \out_tcelda[5]\(16)
    );
\out_tcelda[5][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(17),
      O => \out_tcelda[5]\(17)
    );
\out_tcelda[5][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(18),
      O => \out_tcelda[5]\(18)
    );
\out_tcelda[5][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(19),
      O => \out_tcelda[5]\(19)
    );
\out_tcelda[5][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(1),
      O => \out_tcelda[5]\(1)
    );
\out_tcelda[5][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(20),
      O => \out_tcelda[5]\(20)
    );
\out_tcelda[5][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(21),
      O => \out_tcelda[5]\(21)
    );
\out_tcelda[5][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(22),
      O => \out_tcelda[5]\(22)
    );
\out_tcelda[5][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(23),
      O => \out_tcelda[5]\(23)
    );
\out_tcelda[5][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(24),
      O => \out_tcelda[5]\(24)
    );
\out_tcelda[5][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(25),
      O => \out_tcelda[5]\(25)
    );
\out_tcelda[5][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(26),
      O => \out_tcelda[5]\(26)
    );
\out_tcelda[5][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(27),
      O => \out_tcelda[5]\(27)
    );
\out_tcelda[5][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(28),
      O => \out_tcelda[5]\(28)
    );
\out_tcelda[5][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(29),
      O => \out_tcelda[5]\(29)
    );
\out_tcelda[5][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(2),
      O => \out_tcelda[5]\(2)
    );
\out_tcelda[5][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => \out_tcelda[5]\(30)
    );
\out_tcelda[5][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => \out_tcelda[5]\(31)
    );
\out_tcelda[5][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(3),
      O => \out_tcelda[5]\(3)
    );
\out_tcelda[5][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(4),
      O => \out_tcelda[5]\(4)
    );
\out_tcelda[5][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(5),
      O => \out_tcelda[5]\(5)
    );
\out_tcelda[5][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(6),
      O => \out_tcelda[5]\(6)
    );
\out_tcelda[5][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(7),
      O => \out_tcelda[5]\(7)
    );
\out_tcelda[5][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(8),
      O => \out_tcelda[5]\(8)
    );
\out_tcelda[5][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[5]_OBUF\(9),
      O => \out_tcelda[5]\(9)
    );
\out_tcelda[6][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(0),
      O => \out_tcelda[6]\(0)
    );
\out_tcelda[6][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(10),
      O => \out_tcelda[6]\(10)
    );
\out_tcelda[6][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(11),
      O => \out_tcelda[6]\(11)
    );
\out_tcelda[6][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(12),
      O => \out_tcelda[6]\(12)
    );
\out_tcelda[6][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(13),
      O => \out_tcelda[6]\(13)
    );
\out_tcelda[6][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(14),
      O => \out_tcelda[6]\(14)
    );
\out_tcelda[6][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(15),
      O => \out_tcelda[6]\(15)
    );
\out_tcelda[6][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(16),
      O => \out_tcelda[6]\(16)
    );
\out_tcelda[6][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(17),
      O => \out_tcelda[6]\(17)
    );
\out_tcelda[6][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(18),
      O => \out_tcelda[6]\(18)
    );
\out_tcelda[6][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(19),
      O => \out_tcelda[6]\(19)
    );
\out_tcelda[6][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(1),
      O => \out_tcelda[6]\(1)
    );
\out_tcelda[6][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(20),
      O => \out_tcelda[6]\(20)
    );
\out_tcelda[6][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(21),
      O => \out_tcelda[6]\(21)
    );
\out_tcelda[6][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(22),
      O => \out_tcelda[6]\(22)
    );
\out_tcelda[6][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(23),
      O => \out_tcelda[6]\(23)
    );
\out_tcelda[6][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(24),
      O => \out_tcelda[6]\(24)
    );
\out_tcelda[6][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(25),
      O => \out_tcelda[6]\(25)
    );
\out_tcelda[6][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(26),
      O => \out_tcelda[6]\(26)
    );
\out_tcelda[6][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(27),
      O => \out_tcelda[6]\(27)
    );
\out_tcelda[6][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(28),
      O => \out_tcelda[6]\(28)
    );
\out_tcelda[6][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(29),
      O => \out_tcelda[6]\(29)
    );
\out_tcelda[6][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(2),
      O => \out_tcelda[6]\(2)
    );
\out_tcelda[6][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => \out_tcelda[6]\(30)
    );
\out_tcelda[6][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => \out_tcelda[6]\(31)
    );
\out_tcelda[6][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(3),
      O => \out_tcelda[6]\(3)
    );
\out_tcelda[6][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(4),
      O => \out_tcelda[6]\(4)
    );
\out_tcelda[6][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(5),
      O => \out_tcelda[6]\(5)
    );
\out_tcelda[6][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(6),
      O => \out_tcelda[6]\(6)
    );
\out_tcelda[6][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(7),
      O => \out_tcelda[6]\(7)
    );
\out_tcelda[6][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(8),
      O => \out_tcelda[6]\(8)
    );
\out_tcelda[6][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[6]_OBUF\(9),
      O => \out_tcelda[6]\(9)
    );
\out_tcelda[7][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(0),
      O => \out_tcelda[7]\(0)
    );
\out_tcelda[7][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(10),
      O => \out_tcelda[7]\(10)
    );
\out_tcelda[7][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(11),
      O => \out_tcelda[7]\(11)
    );
\out_tcelda[7][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(12),
      O => \out_tcelda[7]\(12)
    );
\out_tcelda[7][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(13),
      O => \out_tcelda[7]\(13)
    );
\out_tcelda[7][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(14),
      O => \out_tcelda[7]\(14)
    );
\out_tcelda[7][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(15),
      O => \out_tcelda[7]\(15)
    );
\out_tcelda[7][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(16),
      O => \out_tcelda[7]\(16)
    );
\out_tcelda[7][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(17),
      O => \out_tcelda[7]\(17)
    );
\out_tcelda[7][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(18),
      O => \out_tcelda[7]\(18)
    );
\out_tcelda[7][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(19),
      O => \out_tcelda[7]\(19)
    );
\out_tcelda[7][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(1),
      O => \out_tcelda[7]\(1)
    );
\out_tcelda[7][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(20),
      O => \out_tcelda[7]\(20)
    );
\out_tcelda[7][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(21),
      O => \out_tcelda[7]\(21)
    );
\out_tcelda[7][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(22),
      O => \out_tcelda[7]\(22)
    );
\out_tcelda[7][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(23),
      O => \out_tcelda[7]\(23)
    );
\out_tcelda[7][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(24),
      O => \out_tcelda[7]\(24)
    );
\out_tcelda[7][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(25),
      O => \out_tcelda[7]\(25)
    );
\out_tcelda[7][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(26),
      O => \out_tcelda[7]\(26)
    );
\out_tcelda[7][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(27),
      O => \out_tcelda[7]\(27)
    );
\out_tcelda[7][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(28),
      O => \out_tcelda[7]\(28)
    );
\out_tcelda[7][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(29),
      O => \out_tcelda[7]\(29)
    );
\out_tcelda[7][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(2),
      O => \out_tcelda[7]\(2)
    );
\out_tcelda[7][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => \out_tcelda[7]\(30)
    );
\out_tcelda[7][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => \out_tcelda[7]\(31)
    );
\out_tcelda[7][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(3),
      O => \out_tcelda[7]\(3)
    );
\out_tcelda[7][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(4),
      O => \out_tcelda[7]\(4)
    );
\out_tcelda[7][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(5),
      O => \out_tcelda[7]\(5)
    );
\out_tcelda[7][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(6),
      O => \out_tcelda[7]\(6)
    );
\out_tcelda[7][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(7),
      O => \out_tcelda[7]\(7)
    );
\out_tcelda[7][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(8),
      O => \out_tcelda[7]\(8)
    );
\out_tcelda[7][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[7]_OBUF\(9),
      O => \out_tcelda[7]\(9)
    );
\out_tcelda[8][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(0),
      O => \out_tcelda[8]\(0)
    );
\out_tcelda[8][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(10),
      O => \out_tcelda[8]\(10)
    );
\out_tcelda[8][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(11),
      O => \out_tcelda[8]\(11)
    );
\out_tcelda[8][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(12),
      O => \out_tcelda[8]\(12)
    );
\out_tcelda[8][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(13),
      O => \out_tcelda[8]\(13)
    );
\out_tcelda[8][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(14),
      O => \out_tcelda[8]\(14)
    );
\out_tcelda[8][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(15),
      O => \out_tcelda[8]\(15)
    );
\out_tcelda[8][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(16),
      O => \out_tcelda[8]\(16)
    );
\out_tcelda[8][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(17),
      O => \out_tcelda[8]\(17)
    );
\out_tcelda[8][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(18),
      O => \out_tcelda[8]\(18)
    );
\out_tcelda[8][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(19),
      O => \out_tcelda[8]\(19)
    );
\out_tcelda[8][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(1),
      O => \out_tcelda[8]\(1)
    );
\out_tcelda[8][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(20),
      O => \out_tcelda[8]\(20)
    );
\out_tcelda[8][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(21),
      O => \out_tcelda[8]\(21)
    );
\out_tcelda[8][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(22),
      O => \out_tcelda[8]\(22)
    );
\out_tcelda[8][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(23),
      O => \out_tcelda[8]\(23)
    );
\out_tcelda[8][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(24),
      O => \out_tcelda[8]\(24)
    );
\out_tcelda[8][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(25),
      O => \out_tcelda[8]\(25)
    );
\out_tcelda[8][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(26),
      O => \out_tcelda[8]\(26)
    );
\out_tcelda[8][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(27),
      O => \out_tcelda[8]\(27)
    );
\out_tcelda[8][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(28),
      O => \out_tcelda[8]\(28)
    );
\out_tcelda[8][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(29),
      O => \out_tcelda[8]\(29)
    );
\out_tcelda[8][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(2),
      O => \out_tcelda[8]\(2)
    );
\out_tcelda[8][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => \out_tcelda[8]\(30)
    );
\out_tcelda[8][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => \out_tcelda[8]\(31)
    );
\out_tcelda[8][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(3),
      O => \out_tcelda[8]\(3)
    );
\out_tcelda[8][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(4),
      O => \out_tcelda[8]\(4)
    );
\out_tcelda[8][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(5),
      O => \out_tcelda[8]\(5)
    );
\out_tcelda[8][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(6),
      O => \out_tcelda[8]\(6)
    );
\out_tcelda[8][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(7),
      O => \out_tcelda[8]\(7)
    );
\out_tcelda[8][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(8),
      O => \out_tcelda[8]\(8)
    );
\out_tcelda[8][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \out_tcelda[8]_OBUF\(9),
      O => \out_tcelda[8]\(9)
    );
\out_tcelda[9][0]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(0),
      T => '1'
    );
\out_tcelda[9][10]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(10),
      T => '1'
    );
\out_tcelda[9][11]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(11),
      T => '1'
    );
\out_tcelda[9][12]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(12),
      T => '1'
    );
\out_tcelda[9][13]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(13),
      T => '1'
    );
\out_tcelda[9][14]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(14),
      T => '1'
    );
\out_tcelda[9][15]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(15),
      T => '1'
    );
\out_tcelda[9][16]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(16),
      T => '1'
    );
\out_tcelda[9][17]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(17),
      T => '1'
    );
\out_tcelda[9][18]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(18),
      T => '1'
    );
\out_tcelda[9][19]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(19),
      T => '1'
    );
\out_tcelda[9][1]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(1),
      T => '1'
    );
\out_tcelda[9][20]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(20),
      T => '1'
    );
\out_tcelda[9][21]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(21),
      T => '1'
    );
\out_tcelda[9][22]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(22),
      T => '1'
    );
\out_tcelda[9][23]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(23),
      T => '1'
    );
\out_tcelda[9][24]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(24),
      T => '1'
    );
\out_tcelda[9][25]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(25),
      T => '1'
    );
\out_tcelda[9][26]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(26),
      T => '1'
    );
\out_tcelda[9][27]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(27),
      T => '1'
    );
\out_tcelda[9][28]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(28),
      T => '1'
    );
\out_tcelda[9][29]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(29),
      T => '1'
    );
\out_tcelda[9][2]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(2),
      T => '1'
    );
\out_tcelda[9][30]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(30),
      T => '1'
    );
\out_tcelda[9][31]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(31),
      T => '1'
    );
\out_tcelda[9][3]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(3),
      T => '1'
    );
\out_tcelda[9][4]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(4),
      T => '1'
    );
\out_tcelda[9][5]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(5),
      T => '1'
    );
\out_tcelda[9][6]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(6),
      T => '1'
    );
\out_tcelda[9][7]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(7),
      T => '1'
    );
\out_tcelda[9][8]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(8),
      T => '1'
    );
\out_tcelda[9][9]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => \out_tcelda[9]\(9),
      T => '1'
    );
reset_fc_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => reset_fc,
      O => reset_fc_IBUF
    );
\superior_reg_reg[0]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(0),
      O => \superior_reg_reg[0]_i_1_n_0\
    );
\superior_reg_reg[0]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(0),
      O => \superior_reg_reg[0]_i_1__0_n_0\
    );
\superior_reg_reg[0]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(0),
      O => \superior_reg_reg[0]_i_1__1_n_0\
    );
\superior_reg_reg[0]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(0),
      O => \superior_reg_reg[0]_i_1__2_n_0\
    );
\superior_reg_reg[0]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(0),
      O => \superior_reg_reg[0]_i_1__3_n_0\
    );
\superior_reg_reg[0]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(0),
      O => \superior_reg_reg[0]_i_1__4_n_0\
    );
\superior_reg_reg[0]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(0),
      O => \superior_reg_reg[0]_i_1__5_n_0\
    );
\superior_reg_reg[0]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(0),
      O => \superior_reg_reg[0]_i_1__6_n_0\
    );
\superior_reg_reg[0]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(0),
      O => \superior_reg_reg[0]_i_1__7_n_0\
    );
\superior_reg_reg[10]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(10),
      O => \superior_reg_reg[10]_i_1_n_0\
    );
\superior_reg_reg[10]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(10),
      O => \superior_reg_reg[10]_i_1__0_n_0\
    );
\superior_reg_reg[10]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(10),
      O => \superior_reg_reg[10]_i_1__1_n_0\
    );
\superior_reg_reg[10]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(10),
      O => \superior_reg_reg[10]_i_1__2_n_0\
    );
\superior_reg_reg[10]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(10),
      O => \superior_reg_reg[10]_i_1__3_n_0\
    );
\superior_reg_reg[10]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(10),
      O => \superior_reg_reg[10]_i_1__4_n_0\
    );
\superior_reg_reg[10]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(10),
      O => \superior_reg_reg[10]_i_1__5_n_0\
    );
\superior_reg_reg[10]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(10),
      O => \superior_reg_reg[10]_i_1__6_n_0\
    );
\superior_reg_reg[10]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(10),
      O => \superior_reg_reg[10]_i_1__7_n_0\
    );
\superior_reg_reg[11]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(11),
      O => \superior_reg_reg[11]_i_1_n_0\
    );
\superior_reg_reg[11]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(11),
      O => \superior_reg_reg[11]_i_1__0_n_0\
    );
\superior_reg_reg[11]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(11),
      O => \superior_reg_reg[11]_i_1__1_n_0\
    );
\superior_reg_reg[11]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(11),
      O => \superior_reg_reg[11]_i_1__2_n_0\
    );
\superior_reg_reg[11]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(11),
      O => \superior_reg_reg[11]_i_1__3_n_0\
    );
\superior_reg_reg[11]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(11),
      O => \superior_reg_reg[11]_i_1__4_n_0\
    );
\superior_reg_reg[11]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(11),
      O => \superior_reg_reg[11]_i_1__5_n_0\
    );
\superior_reg_reg[11]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(11),
      O => \superior_reg_reg[11]_i_1__6_n_0\
    );
\superior_reg_reg[11]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(11),
      O => \superior_reg_reg[11]_i_1__7_n_0\
    );
\superior_reg_reg[12]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(12),
      O => \superior_reg_reg[12]_i_1_n_0\
    );
\superior_reg_reg[12]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(12),
      O => \superior_reg_reg[12]_i_1__0_n_0\
    );
\superior_reg_reg[12]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(12),
      O => \superior_reg_reg[12]_i_1__1_n_0\
    );
\superior_reg_reg[12]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(12),
      O => \superior_reg_reg[12]_i_1__2_n_0\
    );
\superior_reg_reg[12]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(12),
      O => \superior_reg_reg[12]_i_1__3_n_0\
    );
\superior_reg_reg[12]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(12),
      O => \superior_reg_reg[12]_i_1__4_n_0\
    );
\superior_reg_reg[12]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(12),
      O => \superior_reg_reg[12]_i_1__5_n_0\
    );
\superior_reg_reg[12]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(12),
      O => \superior_reg_reg[12]_i_1__6_n_0\
    );
\superior_reg_reg[12]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(12),
      O => \superior_reg_reg[12]_i_1__7_n_0\
    );
\superior_reg_reg[13]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(13),
      O => \superior_reg_reg[13]_i_1_n_0\
    );
\superior_reg_reg[13]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(13),
      O => \superior_reg_reg[13]_i_1__0_n_0\
    );
\superior_reg_reg[13]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(13),
      O => \superior_reg_reg[13]_i_1__1_n_0\
    );
\superior_reg_reg[13]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(13),
      O => \superior_reg_reg[13]_i_1__2_n_0\
    );
\superior_reg_reg[13]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(13),
      O => \superior_reg_reg[13]_i_1__3_n_0\
    );
\superior_reg_reg[13]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(13),
      O => \superior_reg_reg[13]_i_1__4_n_0\
    );
\superior_reg_reg[13]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(13),
      O => \superior_reg_reg[13]_i_1__5_n_0\
    );
\superior_reg_reg[13]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(13),
      O => \superior_reg_reg[13]_i_1__6_n_0\
    );
\superior_reg_reg[13]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(13),
      O => \superior_reg_reg[13]_i_1__7_n_0\
    );
\superior_reg_reg[14]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(14),
      O => \superior_reg_reg[14]_i_1_n_0\
    );
\superior_reg_reg[14]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(14),
      O => \superior_reg_reg[14]_i_1__0_n_0\
    );
\superior_reg_reg[14]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(14),
      O => \superior_reg_reg[14]_i_1__1_n_0\
    );
\superior_reg_reg[14]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(14),
      O => \superior_reg_reg[14]_i_1__2_n_0\
    );
\superior_reg_reg[14]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(14),
      O => \superior_reg_reg[14]_i_1__3_n_0\
    );
\superior_reg_reg[14]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(14),
      O => \superior_reg_reg[14]_i_1__4_n_0\
    );
\superior_reg_reg[14]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(14),
      O => \superior_reg_reg[14]_i_1__5_n_0\
    );
\superior_reg_reg[14]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(14),
      O => \superior_reg_reg[14]_i_1__6_n_0\
    );
\superior_reg_reg[14]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(14),
      O => \superior_reg_reg[14]_i_1__7_n_0\
    );
\superior_reg_reg[15]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(15),
      O => \superior_reg_reg[15]_i_1_n_0\
    );
\superior_reg_reg[15]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(15),
      O => \superior_reg_reg[15]_i_1__0_n_0\
    );
\superior_reg_reg[15]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(15),
      O => \superior_reg_reg[15]_i_1__1_n_0\
    );
\superior_reg_reg[15]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(15),
      O => \superior_reg_reg[15]_i_1__2_n_0\
    );
\superior_reg_reg[15]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(15),
      O => \superior_reg_reg[15]_i_1__3_n_0\
    );
\superior_reg_reg[15]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(15),
      O => \superior_reg_reg[15]_i_1__4_n_0\
    );
\superior_reg_reg[15]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(15),
      O => \superior_reg_reg[15]_i_1__5_n_0\
    );
\superior_reg_reg[15]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(15),
      O => \superior_reg_reg[15]_i_1__6_n_0\
    );
\superior_reg_reg[15]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(15),
      O => \superior_reg_reg[15]_i_1__7_n_0\
    );
\superior_reg_reg[16]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(16),
      O => \superior_reg_reg[16]_i_1_n_0\
    );
\superior_reg_reg[16]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(16),
      O => \superior_reg_reg[16]_i_1__0_n_0\
    );
\superior_reg_reg[16]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(16),
      O => \superior_reg_reg[16]_i_1__1_n_0\
    );
\superior_reg_reg[16]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(16),
      O => \superior_reg_reg[16]_i_1__2_n_0\
    );
\superior_reg_reg[16]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(16),
      O => \superior_reg_reg[16]_i_1__3_n_0\
    );
\superior_reg_reg[16]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(16),
      O => \superior_reg_reg[16]_i_1__4_n_0\
    );
\superior_reg_reg[16]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(16),
      O => \superior_reg_reg[16]_i_1__5_n_0\
    );
\superior_reg_reg[16]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(16),
      O => \superior_reg_reg[16]_i_1__6_n_0\
    );
\superior_reg_reg[16]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(16),
      O => \superior_reg_reg[16]_i_1__7_n_0\
    );
\superior_reg_reg[17]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(17),
      O => \superior_reg_reg[17]_i_1_n_0\
    );
\superior_reg_reg[17]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(17),
      O => \superior_reg_reg[17]_i_1__0_n_0\
    );
\superior_reg_reg[17]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(17),
      O => \superior_reg_reg[17]_i_1__1_n_0\
    );
\superior_reg_reg[17]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(17),
      O => \superior_reg_reg[17]_i_1__2_n_0\
    );
\superior_reg_reg[17]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(17),
      O => \superior_reg_reg[17]_i_1__3_n_0\
    );
\superior_reg_reg[17]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(17),
      O => \superior_reg_reg[17]_i_1__4_n_0\
    );
\superior_reg_reg[17]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(17),
      O => \superior_reg_reg[17]_i_1__5_n_0\
    );
\superior_reg_reg[17]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(17),
      O => \superior_reg_reg[17]_i_1__6_n_0\
    );
\superior_reg_reg[17]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(17),
      O => \superior_reg_reg[17]_i_1__7_n_0\
    );
\superior_reg_reg[18]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(18),
      O => \superior_reg_reg[18]_i_1_n_0\
    );
\superior_reg_reg[18]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(18),
      O => \superior_reg_reg[18]_i_1__0_n_0\
    );
\superior_reg_reg[18]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(18),
      O => \superior_reg_reg[18]_i_1__1_n_0\
    );
\superior_reg_reg[18]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(18),
      O => \superior_reg_reg[18]_i_1__2_n_0\
    );
\superior_reg_reg[18]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(18),
      O => \superior_reg_reg[18]_i_1__3_n_0\
    );
\superior_reg_reg[18]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(18),
      O => \superior_reg_reg[18]_i_1__4_n_0\
    );
\superior_reg_reg[18]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(18),
      O => \superior_reg_reg[18]_i_1__5_n_0\
    );
\superior_reg_reg[18]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(18),
      O => \superior_reg_reg[18]_i_1__6_n_0\
    );
\superior_reg_reg[18]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(18),
      O => \superior_reg_reg[18]_i_1__7_n_0\
    );
\superior_reg_reg[19]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(19),
      O => \superior_reg_reg[19]_i_1_n_0\
    );
\superior_reg_reg[19]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(19),
      O => \superior_reg_reg[19]_i_1__0_n_0\
    );
\superior_reg_reg[19]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(19),
      O => \superior_reg_reg[19]_i_1__1_n_0\
    );
\superior_reg_reg[19]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(19),
      O => \superior_reg_reg[19]_i_1__2_n_0\
    );
\superior_reg_reg[19]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(19),
      O => \superior_reg_reg[19]_i_1__3_n_0\
    );
\superior_reg_reg[19]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(19),
      O => \superior_reg_reg[19]_i_1__4_n_0\
    );
\superior_reg_reg[19]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(19),
      O => \superior_reg_reg[19]_i_1__5_n_0\
    );
\superior_reg_reg[19]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(19),
      O => \superior_reg_reg[19]_i_1__6_n_0\
    );
\superior_reg_reg[19]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(19),
      O => \superior_reg_reg[19]_i_1__7_n_0\
    );
\superior_reg_reg[1]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(1),
      O => \superior_reg_reg[1]_i_1_n_0\
    );
\superior_reg_reg[1]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(1),
      O => \superior_reg_reg[1]_i_1__0_n_0\
    );
\superior_reg_reg[1]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(1),
      O => \superior_reg_reg[1]_i_1__1_n_0\
    );
\superior_reg_reg[1]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(1),
      O => \superior_reg_reg[1]_i_1__2_n_0\
    );
\superior_reg_reg[1]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(1),
      O => \superior_reg_reg[1]_i_1__3_n_0\
    );
\superior_reg_reg[1]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(1),
      O => \superior_reg_reg[1]_i_1__4_n_0\
    );
\superior_reg_reg[1]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(1),
      O => \superior_reg_reg[1]_i_1__5_n_0\
    );
\superior_reg_reg[1]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(1),
      O => \superior_reg_reg[1]_i_1__6_n_0\
    );
\superior_reg_reg[1]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(1),
      O => \superior_reg_reg[1]_i_1__7_n_0\
    );
\superior_reg_reg[20]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(20),
      O => \superior_reg_reg[20]_i_1_n_0\
    );
\superior_reg_reg[20]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(20),
      O => \superior_reg_reg[20]_i_1__0_n_0\
    );
\superior_reg_reg[20]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(20),
      O => \superior_reg_reg[20]_i_1__1_n_0\
    );
\superior_reg_reg[20]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(20),
      O => \superior_reg_reg[20]_i_1__2_n_0\
    );
\superior_reg_reg[20]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(20),
      O => \superior_reg_reg[20]_i_1__3_n_0\
    );
\superior_reg_reg[20]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(20),
      O => \superior_reg_reg[20]_i_1__4_n_0\
    );
\superior_reg_reg[20]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(20),
      O => \superior_reg_reg[20]_i_1__5_n_0\
    );
\superior_reg_reg[20]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(20),
      O => \superior_reg_reg[20]_i_1__6_n_0\
    );
\superior_reg_reg[20]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(20),
      O => \superior_reg_reg[20]_i_1__7_n_0\
    );
\superior_reg_reg[21]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(21),
      O => \superior_reg_reg[21]_i_1_n_0\
    );
\superior_reg_reg[21]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(21),
      O => \superior_reg_reg[21]_i_1__0_n_0\
    );
\superior_reg_reg[21]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(21),
      O => \superior_reg_reg[21]_i_1__1_n_0\
    );
\superior_reg_reg[21]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(21),
      O => \superior_reg_reg[21]_i_1__2_n_0\
    );
\superior_reg_reg[21]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(21),
      O => \superior_reg_reg[21]_i_1__3_n_0\
    );
\superior_reg_reg[21]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(21),
      O => \superior_reg_reg[21]_i_1__4_n_0\
    );
\superior_reg_reg[21]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(21),
      O => \superior_reg_reg[21]_i_1__5_n_0\
    );
\superior_reg_reg[21]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(21),
      O => \superior_reg_reg[21]_i_1__6_n_0\
    );
\superior_reg_reg[21]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(21),
      O => \superior_reg_reg[21]_i_1__7_n_0\
    );
\superior_reg_reg[22]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(22),
      O => \superior_reg_reg[22]_i_1_n_0\
    );
\superior_reg_reg[22]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(22),
      O => \superior_reg_reg[22]_i_1__0_n_0\
    );
\superior_reg_reg[22]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(22),
      O => \superior_reg_reg[22]_i_1__1_n_0\
    );
\superior_reg_reg[22]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(22),
      O => \superior_reg_reg[22]_i_1__2_n_0\
    );
\superior_reg_reg[22]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(22),
      O => \superior_reg_reg[22]_i_1__3_n_0\
    );
\superior_reg_reg[22]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(22),
      O => \superior_reg_reg[22]_i_1__4_n_0\
    );
\superior_reg_reg[22]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(22),
      O => \superior_reg_reg[22]_i_1__5_n_0\
    );
\superior_reg_reg[22]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(22),
      O => \superior_reg_reg[22]_i_1__6_n_0\
    );
\superior_reg_reg[22]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(22),
      O => \superior_reg_reg[22]_i_1__7_n_0\
    );
\superior_reg_reg[23]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(23),
      O => \superior_reg_reg[23]_i_1_n_0\
    );
\superior_reg_reg[23]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(23),
      O => \superior_reg_reg[23]_i_1__0_n_0\
    );
\superior_reg_reg[23]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(23),
      O => \superior_reg_reg[23]_i_1__1_n_0\
    );
\superior_reg_reg[23]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(23),
      O => \superior_reg_reg[23]_i_1__2_n_0\
    );
\superior_reg_reg[23]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(23),
      O => \superior_reg_reg[23]_i_1__3_n_0\
    );
\superior_reg_reg[23]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(23),
      O => \superior_reg_reg[23]_i_1__4_n_0\
    );
\superior_reg_reg[23]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(23),
      O => \superior_reg_reg[23]_i_1__5_n_0\
    );
\superior_reg_reg[23]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(23),
      O => \superior_reg_reg[23]_i_1__6_n_0\
    );
\superior_reg_reg[23]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(23),
      O => \superior_reg_reg[23]_i_1__7_n_0\
    );
\superior_reg_reg[24]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(24),
      O => \superior_reg_reg[24]_i_1_n_0\
    );
\superior_reg_reg[24]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(24),
      O => \superior_reg_reg[24]_i_1__0_n_0\
    );
\superior_reg_reg[24]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(24),
      O => \superior_reg_reg[24]_i_1__1_n_0\
    );
\superior_reg_reg[24]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(24),
      O => \superior_reg_reg[24]_i_1__2_n_0\
    );
\superior_reg_reg[24]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(24),
      O => \superior_reg_reg[24]_i_1__3_n_0\
    );
\superior_reg_reg[24]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(24),
      O => \superior_reg_reg[24]_i_1__4_n_0\
    );
\superior_reg_reg[24]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(24),
      O => \superior_reg_reg[24]_i_1__5_n_0\
    );
\superior_reg_reg[24]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(24),
      O => \superior_reg_reg[24]_i_1__6_n_0\
    );
\superior_reg_reg[24]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(24),
      O => \superior_reg_reg[24]_i_1__7_n_0\
    );
\superior_reg_reg[25]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(25),
      O => \superior_reg_reg[25]_i_1_n_0\
    );
\superior_reg_reg[25]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(25),
      O => \superior_reg_reg[25]_i_1__0_n_0\
    );
\superior_reg_reg[25]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(25),
      O => \superior_reg_reg[25]_i_1__1_n_0\
    );
\superior_reg_reg[25]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(25),
      O => \superior_reg_reg[25]_i_1__2_n_0\
    );
\superior_reg_reg[25]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(25),
      O => \superior_reg_reg[25]_i_1__3_n_0\
    );
\superior_reg_reg[25]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(25),
      O => \superior_reg_reg[25]_i_1__4_n_0\
    );
\superior_reg_reg[25]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(25),
      O => \superior_reg_reg[25]_i_1__5_n_0\
    );
\superior_reg_reg[25]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(25),
      O => \superior_reg_reg[25]_i_1__6_n_0\
    );
\superior_reg_reg[25]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(25),
      O => \superior_reg_reg[25]_i_1__7_n_0\
    );
\superior_reg_reg[26]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(26),
      O => \superior_reg_reg[26]_i_1_n_0\
    );
\superior_reg_reg[26]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(26),
      O => \superior_reg_reg[26]_i_1__0_n_0\
    );
\superior_reg_reg[26]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(26),
      O => \superior_reg_reg[26]_i_1__1_n_0\
    );
\superior_reg_reg[26]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(26),
      O => \superior_reg_reg[26]_i_1__2_n_0\
    );
\superior_reg_reg[26]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(26),
      O => \superior_reg_reg[26]_i_1__3_n_0\
    );
\superior_reg_reg[26]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(26),
      O => \superior_reg_reg[26]_i_1__4_n_0\
    );
\superior_reg_reg[26]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(26),
      O => \superior_reg_reg[26]_i_1__5_n_0\
    );
\superior_reg_reg[26]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(26),
      O => \superior_reg_reg[26]_i_1__6_n_0\
    );
\superior_reg_reg[26]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(26),
      O => \superior_reg_reg[26]_i_1__7_n_0\
    );
\superior_reg_reg[27]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(27),
      O => \superior_reg_reg[27]_i_1_n_0\
    );
\superior_reg_reg[27]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(27),
      O => \superior_reg_reg[27]_i_1__0_n_0\
    );
\superior_reg_reg[27]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(27),
      O => \superior_reg_reg[27]_i_1__1_n_0\
    );
\superior_reg_reg[27]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(27),
      O => \superior_reg_reg[27]_i_1__2_n_0\
    );
\superior_reg_reg[27]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(27),
      O => \superior_reg_reg[27]_i_1__3_n_0\
    );
\superior_reg_reg[27]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(27),
      O => \superior_reg_reg[27]_i_1__4_n_0\
    );
\superior_reg_reg[27]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(27),
      O => \superior_reg_reg[27]_i_1__5_n_0\
    );
\superior_reg_reg[27]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(27),
      O => \superior_reg_reg[27]_i_1__6_n_0\
    );
\superior_reg_reg[27]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(27),
      O => \superior_reg_reg[27]_i_1__7_n_0\
    );
\superior_reg_reg[28]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(28),
      O => \superior_reg_reg[28]_i_1_n_0\
    );
\superior_reg_reg[28]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(28),
      O => \superior_reg_reg[28]_i_1__0_n_0\
    );
\superior_reg_reg[28]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(28),
      O => \superior_reg_reg[28]_i_1__1_n_0\
    );
\superior_reg_reg[28]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(28),
      O => \superior_reg_reg[28]_i_1__2_n_0\
    );
\superior_reg_reg[28]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(28),
      O => \superior_reg_reg[28]_i_1__3_n_0\
    );
\superior_reg_reg[28]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(28),
      O => \superior_reg_reg[28]_i_1__4_n_0\
    );
\superior_reg_reg[28]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(28),
      O => \superior_reg_reg[28]_i_1__5_n_0\
    );
\superior_reg_reg[28]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(28),
      O => \superior_reg_reg[28]_i_1__6_n_0\
    );
\superior_reg_reg[28]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(28),
      O => \superior_reg_reg[28]_i_1__7_n_0\
    );
\superior_reg_reg[29]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(29),
      O => \superior_reg_reg[29]_i_1_n_0\
    );
\superior_reg_reg[29]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(29),
      O => \superior_reg_reg[29]_i_1__0_n_0\
    );
\superior_reg_reg[29]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(29),
      O => \superior_reg_reg[29]_i_1__1_n_0\
    );
\superior_reg_reg[29]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(29),
      O => \superior_reg_reg[29]_i_1__2_n_0\
    );
\superior_reg_reg[29]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(29),
      O => \superior_reg_reg[29]_i_1__3_n_0\
    );
\superior_reg_reg[29]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(29),
      O => \superior_reg_reg[29]_i_1__4_n_0\
    );
\superior_reg_reg[29]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(29),
      O => \superior_reg_reg[29]_i_1__5_n_0\
    );
\superior_reg_reg[29]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(29),
      O => \superior_reg_reg[29]_i_1__6_n_0\
    );
\superior_reg_reg[29]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(29),
      O => \superior_reg_reg[29]_i_1__7_n_0\
    );
\superior_reg_reg[2]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(2),
      O => \superior_reg_reg[2]_i_1_n_0\
    );
\superior_reg_reg[2]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(2),
      O => \superior_reg_reg[2]_i_1__0_n_0\
    );
\superior_reg_reg[2]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(2),
      O => \superior_reg_reg[2]_i_1__1_n_0\
    );
\superior_reg_reg[2]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(2),
      O => \superior_reg_reg[2]_i_1__2_n_0\
    );
\superior_reg_reg[2]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(2),
      O => \superior_reg_reg[2]_i_1__3_n_0\
    );
\superior_reg_reg[2]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(2),
      O => \superior_reg_reg[2]_i_1__4_n_0\
    );
\superior_reg_reg[2]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(2),
      O => \superior_reg_reg[2]_i_1__5_n_0\
    );
\superior_reg_reg[2]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(2),
      O => \superior_reg_reg[2]_i_1__6_n_0\
    );
\superior_reg_reg[2]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(2),
      O => \superior_reg_reg[2]_i_1__7_n_0\
    );
\superior_reg_reg[30]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(30),
      O => \superior_reg_reg[30]_i_1_n_0\
    );
\superior_reg_reg[30]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(30),
      O => \superior_reg_reg[30]_i_1__0_n_0\
    );
\superior_reg_reg[30]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(30),
      O => \superior_reg_reg[30]_i_1__1_n_0\
    );
\superior_reg_reg[30]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(30),
      O => \superior_reg_reg[30]_i_1__2_n_0\
    );
\superior_reg_reg[30]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(30),
      O => \superior_reg_reg[30]_i_1__3_n_0\
    );
\superior_reg_reg[30]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(30),
      O => \superior_reg_reg[30]_i_1__4_n_0\
    );
\superior_reg_reg[30]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(30),
      O => \superior_reg_reg[30]_i_1__5_n_0\
    );
\superior_reg_reg[30]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(30),
      O => \superior_reg_reg[30]_i_1__6_n_0\
    );
\superior_reg_reg[30]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(30),
      O => \superior_reg_reg[30]_i_1__7_n_0\
    );
\superior_reg_reg[31]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(31),
      O => \superior_reg_reg[31]_i_1_n_0\
    );
\superior_reg_reg[31]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(31),
      O => \superior_reg_reg[31]_i_1__0_n_0\
    );
\superior_reg_reg[31]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(31),
      O => \superior_reg_reg[31]_i_1__1_n_0\
    );
\superior_reg_reg[31]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(31),
      O => \superior_reg_reg[31]_i_1__2_n_0\
    );
\superior_reg_reg[31]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(31),
      O => \superior_reg_reg[31]_i_1__3_n_0\
    );
\superior_reg_reg[31]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(31),
      O => \superior_reg_reg[31]_i_1__4_n_0\
    );
\superior_reg_reg[31]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(31),
      O => \superior_reg_reg[31]_i_1__5_n_0\
    );
\superior_reg_reg[31]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(31),
      O => \superior_reg_reg[31]_i_1__6_n_0\
    );
\superior_reg_reg[31]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(31),
      O => \superior_reg_reg[31]_i_1__7_n_0\
    );
\superior_reg_reg[3]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(3),
      O => \superior_reg_reg[3]_i_1_n_0\
    );
\superior_reg_reg[3]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(3),
      O => \superior_reg_reg[3]_i_1__0_n_0\
    );
\superior_reg_reg[3]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(3),
      O => \superior_reg_reg[3]_i_1__1_n_0\
    );
\superior_reg_reg[3]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(3),
      O => \superior_reg_reg[3]_i_1__2_n_0\
    );
\superior_reg_reg[3]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(3),
      O => \superior_reg_reg[3]_i_1__3_n_0\
    );
\superior_reg_reg[3]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(3),
      O => \superior_reg_reg[3]_i_1__4_n_0\
    );
\superior_reg_reg[3]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(3),
      O => \superior_reg_reg[3]_i_1__5_n_0\
    );
\superior_reg_reg[3]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(3),
      O => \superior_reg_reg[3]_i_1__6_n_0\
    );
\superior_reg_reg[3]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(3),
      O => \superior_reg_reg[3]_i_1__7_n_0\
    );
\superior_reg_reg[4]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(4),
      O => \superior_reg_reg[4]_i_1_n_0\
    );
\superior_reg_reg[4]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(4),
      O => \superior_reg_reg[4]_i_1__0_n_0\
    );
\superior_reg_reg[4]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(4),
      O => \superior_reg_reg[4]_i_1__1_n_0\
    );
\superior_reg_reg[4]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(4),
      O => \superior_reg_reg[4]_i_1__2_n_0\
    );
\superior_reg_reg[4]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(4),
      O => \superior_reg_reg[4]_i_1__3_n_0\
    );
\superior_reg_reg[4]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(4),
      O => \superior_reg_reg[4]_i_1__4_n_0\
    );
\superior_reg_reg[4]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(4),
      O => \superior_reg_reg[4]_i_1__5_n_0\
    );
\superior_reg_reg[4]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(4),
      O => \superior_reg_reg[4]_i_1__6_n_0\
    );
\superior_reg_reg[4]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(4),
      O => \superior_reg_reg[4]_i_1__7_n_0\
    );
\superior_reg_reg[5]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(5),
      O => \superior_reg_reg[5]_i_1_n_0\
    );
\superior_reg_reg[5]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(5),
      O => \superior_reg_reg[5]_i_1__0_n_0\
    );
\superior_reg_reg[5]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(5),
      O => \superior_reg_reg[5]_i_1__1_n_0\
    );
\superior_reg_reg[5]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(5),
      O => \superior_reg_reg[5]_i_1__2_n_0\
    );
\superior_reg_reg[5]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(5),
      O => \superior_reg_reg[5]_i_1__3_n_0\
    );
\superior_reg_reg[5]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(5),
      O => \superior_reg_reg[5]_i_1__4_n_0\
    );
\superior_reg_reg[5]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(5),
      O => \superior_reg_reg[5]_i_1__5_n_0\
    );
\superior_reg_reg[5]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(5),
      O => \superior_reg_reg[5]_i_1__6_n_0\
    );
\superior_reg_reg[5]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(5),
      O => \superior_reg_reg[5]_i_1__7_n_0\
    );
\superior_reg_reg[6]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(6),
      O => \superior_reg_reg[6]_i_1_n_0\
    );
\superior_reg_reg[6]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(6),
      O => \superior_reg_reg[6]_i_1__0_n_0\
    );
\superior_reg_reg[6]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(6),
      O => \superior_reg_reg[6]_i_1__1_n_0\
    );
\superior_reg_reg[6]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(6),
      O => \superior_reg_reg[6]_i_1__2_n_0\
    );
\superior_reg_reg[6]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(6),
      O => \superior_reg_reg[6]_i_1__3_n_0\
    );
\superior_reg_reg[6]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(6),
      O => \superior_reg_reg[6]_i_1__4_n_0\
    );
\superior_reg_reg[6]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(6),
      O => \superior_reg_reg[6]_i_1__5_n_0\
    );
\superior_reg_reg[6]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(6),
      O => \superior_reg_reg[6]_i_1__6_n_0\
    );
\superior_reg_reg[6]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(6),
      O => \superior_reg_reg[6]_i_1__7_n_0\
    );
\superior_reg_reg[7]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(7),
      O => \superior_reg_reg[7]_i_1_n_0\
    );
\superior_reg_reg[7]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(7),
      O => \superior_reg_reg[7]_i_1__0_n_0\
    );
\superior_reg_reg[7]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(7),
      O => \superior_reg_reg[7]_i_1__1_n_0\
    );
\superior_reg_reg[7]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(7),
      O => \superior_reg_reg[7]_i_1__2_n_0\
    );
\superior_reg_reg[7]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(7),
      O => \superior_reg_reg[7]_i_1__3_n_0\
    );
\superior_reg_reg[7]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(7),
      O => \superior_reg_reg[7]_i_1__4_n_0\
    );
\superior_reg_reg[7]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(7),
      O => \superior_reg_reg[7]_i_1__5_n_0\
    );
\superior_reg_reg[7]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(7),
      O => \superior_reg_reg[7]_i_1__6_n_0\
    );
\superior_reg_reg[7]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(7),
      O => \superior_reg_reg[7]_i_1__7_n_0\
    );
\superior_reg_reg[8]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(8),
      O => \superior_reg_reg[8]_i_1_n_0\
    );
\superior_reg_reg[8]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(8),
      O => \superior_reg_reg[8]_i_1__0_n_0\
    );
\superior_reg_reg[8]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(8),
      O => \superior_reg_reg[8]_i_1__1_n_0\
    );
\superior_reg_reg[8]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(8),
      O => \superior_reg_reg[8]_i_1__2_n_0\
    );
\superior_reg_reg[8]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(8),
      O => \superior_reg_reg[8]_i_1__3_n_0\
    );
\superior_reg_reg[8]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(8),
      O => \superior_reg_reg[8]_i_1__4_n_0\
    );
\superior_reg_reg[8]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(8),
      O => \superior_reg_reg[8]_i_1__5_n_0\
    );
\superior_reg_reg[8]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(8),
      O => \superior_reg_reg[8]_i_1__6_n_0\
    );
\superior_reg_reg[8]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(8),
      O => \superior_reg_reg[8]_i_1__7_n_0\
    );
\superior_reg_reg[9]_i_1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[0]\(9),
      O => \superior_reg_reg[9]_i_1_n_0\
    );
\superior_reg_reg[9]_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[1]\(9),
      O => \superior_reg_reg[9]_i_1__0_n_0\
    );
\superior_reg_reg[9]_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[2]\(9),
      O => \superior_reg_reg[9]_i_1__1_n_0\
    );
\superior_reg_reg[9]_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[3]\(9),
      O => \superior_reg_reg[9]_i_1__2_n_0\
    );
\superior_reg_reg[9]_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[4]\(9),
      O => \superior_reg_reg[9]_i_1__3_n_0\
    );
\superior_reg_reg[9]_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[5]\(9),
      O => \superior_reg_reg[9]_i_1__4_n_0\
    );
\superior_reg_reg[9]_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[6]\(9),
      O => \superior_reg_reg[9]_i_1__5_n_0\
    );
\superior_reg_reg[9]_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[7]\(9),
      O => \superior_reg_reg[9]_i_1__6_n_0\
    );
\superior_reg_reg[9]_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \in_tsuperior[8]\(9),
      O => \superior_reg_reg[9]_i_1__7_n_0\
    );
end STRUCTURE;
