[10/10 16:04:24      0s] 
[10/10 16:04:24      0s] Cadence Innovus(TM) Implementation System.
[10/10 16:04:24      0s] Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
[10/10 16:04:24      0s] 
[10/10 16:04:24      0s] Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
[10/10 16:04:24      0s] Options:	-batch -stylus -log /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/prects -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/prects_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/prects_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:flow_current dir . db {enc dbs/floorplan.enc_2 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:schedule_prects_report_prects} step flow_step:schedule_prects_report_prects features {} str implementation.prects.schedule_prects_report_prects} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/prects}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:schedule_prects_report_prects} step flow_step:schedule_prects_report_prects features {} str implementation.prects.schedule_prects_report_prects}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/prects_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
[10/10 16:04:24      0s] Date:		Fri Oct 10 16:04:24 2025
[10/10 16:04:24      0s] Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.69.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
[10/10 16:04:24      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[10/10 16:04:24      0s] 
[10/10 16:04:24      0s] License:
[10/10 16:04:24      0s] 		[16:04:24.185737] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
[10/10 16:04:24      0s] 
[10/10 16:04:24      0s] 		invs	Innovus Implementation System	25.1	checkout succeeded
[10/10 16:04:24      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[10/10 16:04:25      0s] **ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
[10/10 16:04:25      0s] Type 'man IMPOAX-124' for more detail.
[10/10 16:04:25      0s] **ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
[10/10 16:04:25      0s] Type 'man IMPOAX-332' for more detail.
[10/10 16:04:25      0s] INFO: OA features are disabled in this session.
[10/10 16:04:41     16s] Memory management switch to non-aggressive memory release mode.
[10/10 16:04:41     16s] 
[10/10 16:04:41     16s] OS Mmap count monitoring thread starts. Limit of OS Mmap count is 65530
[10/10 16:04:41     16s] 
[10/10 16:04:42     17s] 
[10/10 16:04:42     17s] 
[10/10 16:04:46     19s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v25.11-s102_1 (64bit) 08/27/2025 13:03 (Linux 4.18.0-305.el8.x86_64)
[10/10 16:04:52     24s] @(#)CDS: NanoRoute 25.11-s102_1 NR250730-0928/25_11-UB (database version 18.20.674) {superthreading v2.20}
[10/10 16:04:52     24s] @(#)CDS: AAE 25.11-s028 (64bit) 08/27/2025 (Linux 4.18.0-305.el8.x86_64)
[10/10 16:04:52     24s] @(#)CDS: CTE 25.11-s034_1 () Aug 18 2025 08:55:47 ( )
[10/10 16:04:52     24s] @(#)CDS: SYNTECH 25.11-s013_1 () Jul 30 2025 05:18:51 ( )
[10/10 16:04:52     24s] @(#)CDS: CPE v25.11-s029
[10/10 16:04:52     24s] @(#)CDS: IQuantus/TQuantus 24.1.0-s290 (64bit) Sun Jul 20 21:40:56 PDT 2025 (Linux 4.18.0-305.el8.x86_64)
[10/10 16:04:52     24s] @(#)CDS: OA 22.62-p010 Tue Jun 10 08:32:29 2025
[10/10 16:04:52     24s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[10/10 16:04:52     24s] @(#)CDS: RCDB 11.15.0
[10/10 16:04:52     24s] @(#)CDS: STYLUS 25.10-b003_1 (03/20/2025 14:55 PDT)
[10/10 16:04:52     24s] @(#)CDS: IntegrityPlanner-25.11-186 (25.11) (2025-07-16 18:29:01+0800)
[10/10 16:04:52     24s] @(#)CDS: SYNTHESIS_ENGINE 25.11-s095
[10/10 16:04:52     24s] @(#)CDS: TCDB v25.10-b001
[10/10 16:04:52     24s] Create and set the environment variable TMPDIR to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_2473913_97ac8ca4-72e9-46b8-981d-66c470e7a863_ece-rschsrv.ece.gatech.edu_dkhalil8_QWeQng.

[10/10 16:04:52     24s] Create and set the environment variable TMPDIR to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_2473913_97ac8ca4-72e9-46b8-981d-66c470e7a863_ece-rschsrv.ece.gatech.edu_dkhalil8_QWeQng.
[10/10 16:04:52     24s] 
[10/10 16:04:52     24s] Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
[10/10 16:04:53     25s] [INFO] Loading Pegasus 24.13 fill procedures
[10/10 16:04:56     28s] Info: Process UID = 2473913 / 97ac8ca4-72e9-46b8-981d-66c470e7a863 / Ih7Mf014Zp
[10/10 16:05:00     32s] 
[10/10 16:05:00     32s] **INFO:  MMMC transition support version v31-84 
[10/10 16:05:00     32s] 
[10/10 16:05:00     32s] #@ Processing -execute option
[10/10 16:05:00     32s] @innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/prects_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/prects_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:flow_current dir . db {enc dbs/floorplan.enc_2 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:schedule_prects_report_prects} step flow_step:schedule_prects_report_prects features {} str implementation.prects.schedule_prects_report_prects} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/prects}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:schedule_prects_report_prects} step flow_step:schedule_prects_report_prects features {} str implementation.prects.schedule_prects_report_prects}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/prects_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
[10/10 16:05:00     32s] init_flow summary:
[10/10 16:05:00     32s]   Flow script        : 
[10/10 16:05:00     32s]   YAML script        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml
[10/10 16:05:00     32s]   Flow               : flow:flow_current
[10/10 16:05:00     32s]   From               : implementation.prects.block_start
[10/10 16:05:00     32s]   To                 : implementation.prects.schedule_prects_report_prects
[10/10 16:05:00     32s]   Top directory      : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
[10/10 16:05:00     32s]   Working directory  : .
[10/10 16:05:00     32s]   Starting database  : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2
[10/10 16:05:00     32s]   Run tag            : 
[10/10 16:05:00     32s]   Branch name        : 
[10/10 16:05:00     32s]   Metrics file       : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/prects_2
[10/10 16:05:00     32s]   Status file        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/prects_2
[10/10 16:05:00     32s] reading previous metrics...
[10/10 16:05:01     33s] Sourcing flow scripts...
[10/10 16:05:03     34s] Sourcing flow scripts done.
[10/10 16:05:03     34s] Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
[10/10 16:05:03     34s] #@ Begin verbose flow_step activate_views
[10/10 16:05:03     34s] @flow 2: apply {{} {
[10/10 16:05:03     34s]     set db [get_db flow_starting_db]
[10/10 16:05:03     34s]     set flow [lindex [get_db flow_hier_path] end]
[10/10 16:05:03     34s]     set setup_views [get_feature -obj $flow setup_views]
[10/10 16:05:03     34s]     set hold_views [get_feature -obj $flow hold_views]
[10/10 16:05:03     34s]     set leakage_view [get_feature -obj $flow leakage_view]
[10/10 16:05:03     34s]     set dynamic_view [get_feature -obj $flow dynamic_view]
[10/10 16:05:03     34s]   
[10/10 16:05:03     34s]     if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
[10/10 16:05:03     34s]       #- use read_db args for DB types and set_analysis_views for TCL
[10/10 16:05:03     34s]       if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
[10/10 16:05:03     34s]         set cmd "set_analysis_view"
[10/10 16:05:03     34s]         if {$setup_views ne ""} {
[10/10 16:05:03     34s]           append cmd " -setup [list $setup_views]"
[10/10 16:05:03     34s]         } else {
[10/10 16:05:03     34s]           append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
[10/10 16:05:03     34s]         }
[10/10 16:05:03     34s]         if {$hold_views ne ""} {
[10/10 16:05:03     34s]           append cmd " -hold [list $hold_views]"
[10/10 16:05:03     34s]         } else {
[10/10 16:05:03     34s]           append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
[10/10 16:05:03     34s]         }
[10/10 16:05:03     34s]         if {$leakage_view ne ""} {
[10/10 16:05:03     34s]           append cmd " -leakage [list $leakage_view]"
[10/10 16:05:03     34s]         } else {
[10/10 16:05:03     34s]           if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
[10/10 16:05:03     34s]             append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
[10/10 16:05:03     34s]           }
[10/10 16:05:03     34s]         }
[10/10 16:05:03     34s]         if {$dynamic_view ne ""} {
[10/10 16:05:03     34s]           append cmd " -dynamic [list $dynamic_view]"
[10/10 16:05:03     34s]         } else {
[10/10 16:05:03     34s]           if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
[10/10 16:05:03     34s]             append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
[10/10 16:05:03     34s]           }
[10/10 16:05:03     34s]         }
[10/10 16:05:03     34s]         eval $cmd
[10/10 16:05:03     34s]       } elseif {[llength [get_db analysis_views]] == 0} {
[10/10 16:05:03     34s]         set cmd "set_flowkit_read_db_args"
[10/10 16:05:03     34s]         if {$setup_views ne ""} {
[10/10 16:05:03     34s]           append cmd " -setup_views [list $setup_views]"
[10/10 16:05:03     34s]         }
[10/10 16:05:03     34s]         if {$hold_views ne ""} {
[10/10 16:05:03     34s]           append cmd " -hold_views [list $hold_views]"
[10/10 16:05:03     34s]         }
[10/10 16:05:03     34s]         if {$leakage_view ne ""} {
[10/10 16:05:03     34s]           append cmd " -leakage_view [list $leakage_view]"
[10/10 16:05:03     34s]         }
[10/10 16:05:03     34s]         if {$dynamic_view ne ""} {
[10/10 16:05:03     34s]           append cmd " -dynamic_view [list $dynamic_view]"
[10/10 16:05:03     34s]         }
[10/10 16:05:03     34s]         eval $cmd
[10/10 16:05:03     34s]       } else {
[10/10 16:05:03     34s]       }
[10/10 16:05:03     34s]     }
[10/10 16:05:03     34s]   }}
[10/10 16:05:03     34s] #@ End verbose flow_step activate_views
[10/10 16:05:03     34s] #@ Begin verbose flow_step init_mcpu
[10/10 16:05:03     34s] @flow 2: apply {{} {
[10/10 16:05:03     34s]     # Multi host/cpu attributes
[10/10 16:05:03     34s]     #-----------------------------------------------------------------------------
[10/10 16:05:03     34s]     # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
[10/10 16:05:03     34s]     # the specified dist script.  This connects the number of CPUs being reserved
[10/10 16:05:03     34s]     # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
[10/10 16:05:03     34s]     # a typical environment variable exported by distribution platforms and is
[10/10 16:05:03     34s]     # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
[10/10 16:05:03     34s]     if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
[10/10 16:05:03     34s]       set max_cpus $::env(FLOWTOOL_NUM_CPUS)
[10/10 16:05:03     34s]     } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
[10/10 16:05:03     34s]       set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
[10/10 16:05:03     34s]     } else {
[10/10 16:05:03     34s]       set max_cpus 1
[10/10 16:05:03     34s]     }
[10/10 16:05:03     34s]     switch -glob [get_db program_short_name] {
[10/10 16:05:03     34s]       default       {}
[10/10 16:05:03     34s]       joules*       -
[10/10 16:05:03     34s]       genus*        -
[10/10 16:05:03     34s]       innovus*      -
[10/10 16:05:03     34s]       tempus*       -
[10/10 16:05:03     34s]       voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
[10/10 16:05:03     34s]     }
[10/10 16:05:03     34s] if {[get_feature opt_signoff]} {
[10/10 16:05:03     34s]       if {[is_flow -inside flow:opt_signoff]} {
[10/10 16:05:03     34s]         set_multi_cpu_usage -verbose -remote_host 1
[10/10 16:05:03     34s]         set_multi_cpu_usage -verbose -cpu_per_remote_host 16
[10/10 16:05:03     34s]         set_distributed_hosts -local
[10/10 16:05:03     34s]       }
[10/10 16:05:03     34s] }
[10/10 16:05:03     34s]   }}
[10/10 16:05:03     34s] set_multi_cpu_usage -local_cpu 1
[10/10 16:05:03     34s] #@ End verbose flow_step init_mcpu
[10/10 16:05:03     34s] End steps for plugin point Cadence.plugin.flowkit.read_db.pre
[10/10 16:05:03     34s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/10 16:05:03     34s] #% Begin load design ... (date=10/10 16:05:03, mem=2092.9M)
[10/10 16:05:04     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:05:04     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:05:04     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:05:05     36s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:05:05     36s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:05:05     36s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:05:05     36s] **WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
[10/10 16:05:05     36s] ##  Process: 130           (User Set)               
[10/10 16:05:05     36s] ##     Node: (not set)                           
[10/10 16:05:05     36s] 
[10/10 16:05:05     36s] ##  Check design process and node:  
[10/10 16:05:05     36s] ##  Design tech node is not set.
[10/10 16:05:05     36s] 
[10/10 16:05:05     36s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[10/10 16:05:05     36s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[10/10 16:05:05     36s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[10/10 16:05:05     36s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[10/10 16:05:05     36s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[10/10 16:05:05     36s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:05:05     36s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:05:05     36s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:05:05     36s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:05:05     36s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:05:05     36s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:05:05     36s] Loading design 'top_lvl' saved by 'Innovus' '25.11-s102_1' on 'Fri Oct 10 16:03:30 2025'.
[10/10 16:05:05     36s] **ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
[10/10 16:05:05     36s] Type 'man IMPOAX-124' for more detail.
[10/10 16:05:05     36s] **ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
[10/10 16:05:05     36s] Type 'man IMPOAX-332' for more detail.
[10/10 16:05:06     36s] Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
[10/10 16:05:06     37s] Read 109 cells in library 'sky130_tt_1.8_25' 
[10/10 16:05:06     37s] Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
[10/10 16:05:06     37s] Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
[10/10 16:05:06     37s] Ending "PreSetAnalysisView" (total cpu=0:00:00.7, real=0:00:00.0, peak res=2162.6M, current mem=2102.0M)
[10/10 16:05:06     37s] 
[10/10 16:05:06     37s] Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/libs/lef/sky130_scl_9T.tlef ...
[10/10 16:05:06     37s] 
[10/10 16:05:06     37s] Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/libs/lef/sky130_scl_9T.lef ...
[10/10 16:05:06     37s] Set DBUPerIGU to M2 pitch 460.
[10/10 16:05:06     37s] 
[10/10 16:05:06     37s] Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
[10/10 16:05:06     37s] **WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:05:06     37s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[10/10 16:05:06     37s] To increase the message display limit, refer to the product command reference manual.
[10/10 16:05:06     37s] **WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:05:06     37s] **WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:05:06     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:05:06     37s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[10/10 16:05:06     37s] To increase the message display limit, refer to the product command reference manual.
[10/10 16:05:06     37s] 
[10/10 16:05:06     37s] ##  Check design process and node:  
[10/10 16:05:06     37s] ##  Design tech node is not set.
[10/10 16:05:06     37s] 
[10/10 16:05:06     37s] Loading view definition file from /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/viewDefinition.tcl
[10/10 16:05:06     37s] % Begin Load netlist data ... (date=10/10 16:05:06, mem=2110.7M)
[10/10 16:05:06     37s] *** Begin netlist parsing (mem=2110.7M) ***
[10/10 16:05:06     37s] Created 110 new cells from 2 timing libraries.
[10/10 16:05:06     37s] Reading netlist ...
[10/10 16:05:06     37s] Backslashed names will retain backslash and a trailing blank character.
[10/10 16:05:06     37s] Reading verilogBinary netlist '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.v.bin'
[10/10 16:05:06     37s] 
[10/10 16:05:06     37s] *** Memory Usage v#1 (Current mem = 2118.762M, initial mem = 944.137M) ***
[10/10 16:05:06     37s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2118.8M) ***
[10/10 16:05:06     37s] % End Load netlist data ... (date=10/10 16:05:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=2118.7M, current mem=2118.7M)
[10/10 16:05:06     37s] Top level cell is top_lvl.
[10/10 16:05:07     37s] Hooked 110 DB cells to tlib cells.
[10/10 16:05:07     37s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2121.5M, current mem=2121.5M)
[10/10 16:05:07     37s] Starting recursive module instantiation check.
[10/10 16:05:07     37s] No recursion found.
[10/10 16:05:07     37s] Building hierarchical netlist for Cell top_lvl ...
[10/10 16:05:07     37s] ***** UseNewTieNetMode *****.
[10/10 16:05:07     37s] *** Netlist is unique.
[10/10 16:05:07     37s] Setting Std. cell height to 4140 DBU (smallest netlist inst).
[10/10 16:05:07     37s] ** info: there are 119 modules.
[10/10 16:05:07     37s] ** info: there are 840 stdCell insts.
[10/10 16:05:07     37s] ** info: there are 840 stdCell insts with at least one signal pin.
[10/10 16:05:07     37s] ** info: there are 2 macros.
[10/10 16:05:07     37s] 
[10/10 16:05:07     37s] *** Memory Usage v#1 (Current mem = 2148.918M, initial mem = 944.137M) ***
[10/10 16:05:07     37s] *info: set bottom ioPad orient R0
[10/10 16:05:07     37s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[10/10 16:05:07     37s] Type 'man IMPFP-3961' for more detail.
[10/10 16:05:07     37s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[10/10 16:05:07     37s] Type 'man IMPFP-3961' for more detail.
[10/10 16:05:07     38s] Start create_tracks
[10/10 16:05:07     38s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[10/10 16:05:07     38s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[10/10 16:05:07     38s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[10/10 16:05:07     38s] Loading preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/gui.pref.tcl ...
[10/10 16:05:07     38s] **WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
[10/10 16:05:07     38s] ##  Process: 130           (User Set)               
[10/10 16:05:07     38s] ##     Node: (not set)                           
[10/10 16:05:07     38s] 
[10/10 16:05:07     38s] ##  Check design process and node:  
[10/10 16:05:07     38s] ##  Design tech node is not set.
[10/10 16:05:07     38s] 
[10/10 16:05:07     38s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[10/10 16:05:07     38s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[10/10 16:05:07     38s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[10/10 16:05:07     38s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[10/10 16:05:07     38s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[10/10 16:05:07     38s] Change floorplan default-technical-site to 'CoreSite'.
[10/10 16:05:07     38s] Extraction setup Delayed 
[10/10 16:05:07     38s] *Info: initialize multi-corner CTS.
[10/10 16:05:08     38s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2429.9M, current mem=2166.5M)
[10/10 16:05:08     38s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/10 16:05:08     38s] 
[10/10 16:05:08     38s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[10/10 16:05:08     38s] Summary for sequential cells identification: 
[10/10 16:05:08     38s]   Identified SBFF number: 16
[10/10 16:05:08     38s]   Identified MBFF number: 0
[10/10 16:05:08     38s]   Identified SB Latch number: 2
[10/10 16:05:08     38s]   Identified MB Latch number: 0
[10/10 16:05:08     38s]   Not identified SBFF number: 0
[10/10 16:05:08     38s]   Not identified MBFF number: 0
[10/10 16:05:08     38s]   Not identified SB Latch number: 0
[10/10 16:05:08     38s]   Not identified MB Latch number: 0
[10/10 16:05:08     38s]   Number of sequential cells which are not FFs: 1
[10/10 16:05:08     38s] Total number of combinational cells: 87
[10/10 16:05:08     38s] Total number of sequential cells: 19
[10/10 16:05:08     38s] Total number of tristate cells: 3
[10/10 16:05:08     38s] Total number of level shifter cells: 0
[10/10 16:05:08     38s] Total number of power gating cells: 0
[10/10 16:05:08     38s] Total number of isolation cells: 0
[10/10 16:05:08     38s] Total number of power switch cells: 0
[10/10 16:05:08     38s] Total number of pulse generator cells: 0
[10/10 16:05:08     38s] Total number of always on buffers: 0
[10/10 16:05:08     38s] Total number of retention cells: 0
[10/10 16:05:08     38s] Total number of physical cells: 0
[10/10 16:05:08     38s] List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4[10/10 16:05:08     38s] 
[10/10 16:05:08     38s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
 CLKBUFX8 BUFX8 BUFX16
[10/10 16:05:08     38s] Total number of usable buffers: 7
[10/10 16:05:08     38s] List of unusable buffers:
[10/10 16:05:08     38s] Total number of unusable buffers: 0
[10/10 16:05:08     38s] List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
[10/10 16:05:08     38s] Total number of usable inverters: 9
[10/10 16:05:08     38s] List of unusable inverters:
[10/10 16:05:08     38s] Total number of unusable inverters: 0
[10/10 16:05:08     38s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[10/10 16:05:08     38s] Total number of identified usable delay cells: 4
[10/10 16:05:08     38s] List of identified unusable delay cells:
[10/10 16:05:08     38s] Total number of identified unusable delay cells: 0
[10/10 16:05:08     38s] 
[10/10 16:05:08     38s] TimeStamp Deleting Cell Server Begin ...
[10/10 16:05:08     38s] 
[10/10 16:05:08     38s] TimeStamp Deleting Cell Server End ...
[10/10 16:05:08     39s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2443.4M, current mem=2443.3M)
[10/10 16:05:08     39s] 
[10/10 16:05:08     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[10/10 16:05:08     39s] Summary for sequential cells identification: 
[10/10 16:05:08     39s]   Identified SBFF number: 16
[10/10 16:05:08     39s]   Identified MBFF number: 0
[10/10 16:05:08     39s]   Identified SB Latch number: 2
[10/10 16:05:08     39s]   Identified MB Latch number: 0
[10/10 16:05:08     39s]   Not identified SBFF number: 0
[10/10 16:05:08     39s]   Not identified MBFF number: 0
[10/10 16:05:08     39s]   Not identified SB Latch number: 0
[10/10 16:05:08     39s]   Not identified MB Latch number: 0
[10/10 16:05:08     39s]   Number of sequential cells which are not FFs: 1
[10/10 16:05:08     39s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/10 16:05:08     39s]    : PowerDomain = none : Weighted F : unweighted  = 35.60 (1.000) with rcCorner = 0
[10/10 16:05:08     39s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/10 16:05:08     39s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/10 16:05:08     39s]    : PowerDomain = none : Weighted F : unweighted  = 35.60 (1.000) with rcCorner = 0
[10/10 16:05:08     39s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/10 16:05:08     39s] 
[10/10 16:05:08     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[10/10 16:05:08     39s] 
[10/10 16:05:08     39s] TimeStamp Deleting Cell Server Begin ...
[10/10 16:05:08     39s] 
[10/10 16:05:08     39s] TimeStamp Deleting Cell Server End ...
[10/10 16:05:08     39s] Reading floorplan file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.fp.gz (mem = 2445.6M).
[10/10 16:05:08     39s] % Begin Load floorplan data ... (date=10/10 16:05:08, mem=2445.6M)
[10/10 16:05:08     39s] *info: reset 1316 existing net BottomPreferredLayer and AvoidDetour
[10/10 16:05:08     39s] Deleting old partition specification.
[10/10 16:05:08     39s] Set FPlanBox to (0 0 1025800 1301800)
[10/10 16:05:08     39s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[10/10 16:05:08     39s] Type 'man IMPFP-3961' for more detail.
[10/10 16:05:08     39s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[10/10 16:05:08     39s] Type 'man IMPFP-3961' for more detail.
[10/10 16:05:08     39s]  ... processed partition successfully.
[10/10 16:05:08     39s] Reading binary special route file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.fp.spr.gz (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:03:28 2025, version: 1)
[10/10 16:05:08     39s] Convert 0 swires and 0 svias from compressed groups
[10/10 16:05:08     39s] 145 swires and 314 svias were compressed
[10/10 16:05:08     39s] 145 swires and 76 svias were decompressed from small or sparse groups
[10/10 16:05:08     39s] Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2447.5M, current mem=2447.5M)
[10/10 16:05:08     39s] Extracting standard cell pins and blockage ...... 
[10/10 16:05:08     39s] Pin and blockage extraction finished
[10/10 16:05:08     39s] Delete all existing relative floorplan constraints.
[10/10 16:05:08     39s] % End Load floorplan data ... (date=10/10 16:05:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=2447.9M, current mem=2447.9M)
[10/10 16:05:08     39s] Reading congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.route.congmap.gz ...
[10/10 16:05:08     39s] % Begin Load SymbolTable ... (date=10/10 16:05:08, mem=2448.0M)
[10/10 16:05:08     39s] % End Load SymbolTable ... (date=10/10 16:05:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=2448.4M, current mem=2448.4M)
[10/10 16:05:08     39s] Loading place ...
[10/10 16:05:09     39s] % Begin Load placement data ... (date=10/10 16:05:08, mem=2448.4M)
[10/10 16:05:09     39s] Reading placement file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.place.gz.
[10/10 16:05:09     39s] ** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:03:29 2025, version# 2) ...
[10/10 16:05:09     39s] Read Views for adaptive view pruning ...
[10/10 16:05:09     39s] Read 0 views from Binary DB for adaptive view pruning
[10/10 16:05:09     39s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2448.4M) ***
[10/10 16:05:09     39s] Total net length = 2.975e+03 (8.352e+02 2.140e+03) (ext = 1.961e+03)
[10/10 16:05:09     39s] % End Load placement data ... (date=10/10 16:05:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=2448.6M, current mem=2448.6M)
[10/10 16:05:09     39s] Reading PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Fri Oct 10 16:03:28 2025)
[10/10 16:05:09     39s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2449.1M) ***
[10/10 16:05:09     39s] % Begin Load routing data ... (date=10/10 16:05:09, mem=2448.9M)
[10/10 16:05:09     39s] Reading routing file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.route.gz.
[10/10 16:05:09     39s] Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:03:29 2025 Format: 23.1) ...
[10/10 16:05:09     39s] *** Total 1278 nets are successfully restored.
[10/10 16:05:09     39s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2450.0M) ***
[10/10 16:05:09     39s] % End Load routing data ... (date=10/10 16:05:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=2450.0M, current mem=2449.1M)
[10/10 16:05:09     39s] Loading Drc markers ...
[10/10 16:05:09     39s] ... 404 markers are loaded ...
[10/10 16:05:09     39s] ... 0 geometry drc markers are loaded ...
[10/10 16:05:09     39s] ... 0 antenna drc markers are loaded ...
[10/10 16:05:09     39s] TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[10/10 16:05:09     39s] Reading property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.prop
[10/10 16:05:09     39s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2452.1M) ***
[10/10 16:05:09     39s] Change floorplan default-technical-site to 'CoreSite'.
[10/10 16:05:10     40s] eee: Design meta data check started
[10/10 16:05:10     40s] Loading preRoute extraction data from directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/extraction/' ...
[10/10 16:05:10     40s] eee: Design meta data check completed
[10/10 16:05:10     40s] Extraction setup Started for TopCell top_lvl 
[10/10 16:05:10     40s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[10/10 16:05:10     40s] eee: __QRC_SADV_USE_LE__ is set 0
[10/10 16:05:10     40s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[10/10 16:05:10     40s] Generating auto layer map file.
[10/10 16:05:10     40s] eee: cut Layer Id 33 mapped to tech Id 6 of Layer mcon 
[10/10 16:05:10     40s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[10/10 16:05:10     40s] eee:       33	    mcon	        6	       mcon	Via            
[10/10 16:05:10     40s] eee:        1	    met1	        7	     metal1	Metal          
[10/10 16:05:10     40s] eee:       34	     via	        8	       via1	Via            
[10/10 16:05:10     40s] eee:        2	    met2	        9	     metal2	Metal          
[10/10 16:05:10     40s] eee:       35	    via2	       10	       via2	Via            
[10/10 16:05:10     40s] eee:        3	    met3	       11	     metal3	Metal          
[10/10 16:05:10     40s] eee:       36	    via3	       12	       via3	Via            
[10/10 16:05:10     40s] eee:        4	    met4	       13	     metal4	Metal          
[10/10 16:05:10     40s] eee:       37	    via4	       14	       via4	Via            
[10/10 16:05:10     40s] eee:        5	    met5	       15	     metal5	Metal          
[10/10 16:05:10     40s] eee: TechFile: /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/libs/mmmc/Nominal_25C/qrcTechFile
[10/10 16:05:10     40s] eee: HoWee  : 0 0 0 0 0 
[10/10 16:05:10     40s] eee: Erosn  : 0 0 0 0 0 
[10/10 16:05:10     40s] eee: nrColor: 0 0 0 0 0 
[10/10 16:05:10     40s] eee: Save / Restore of RC patterns enabled 
[10/10 16:05:10     40s] eee: Pattern meta data check started
[10/10 16:05:10     40s] eee: Pattern meta data check completed
[10/10 16:05:10     40s] eee: Pattern data restore started
[10/10 16:05:10     40s] Loading preRoute extracted patterns from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.techData.gz' ...
[10/10 16:05:10     40s] eee: Pattern data restore completed
[10/10 16:05:10     40s] Completed (cpu: 0:00:00.3 real: 0:00:00.0)
[10/10 16:05:10     40s] Set Shrink Factor to 1.00000
[10/10 16:05:10     40s] eee: escapedRCCornerName (Nominal_25C)
[10/10 16:05:10     40s] Summary of Active RC-Corners : 
[10/10 16:05:10     40s]  
[10/10 16:05:10     40s]  Analysis View: tt_v1.8_25C_Nominal_25_func
[10/10 16:05:10     40s]     RC-Corner Name        : Nominal_25C
[10/10 16:05:10     40s]     RC-Corner Index       : 0
[10/10 16:05:10     40s]     RC-Corner Temperature : 25 Celsius
[10/10 16:05:10     40s]     RC-Corner Cap Table   : ''
[10/10 16:05:10     40s]     RC-Corner PreRoute Res Factor         : 1
[10/10 16:05:10     40s]     RC-Corner PreRoute Cap Factor         : 1
[10/10 16:05:10     40s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/10 16:05:10     40s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/10 16:05:10     40s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/10 16:05:10     40s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[10/10 16:05:10     40s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[10/10 16:05:10     40s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[10/10 16:05:10     40s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[10/10 16:05:10     40s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[10/10 16:05:10     40s]     RC-Corner Technology file: '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/libs/mmmc/Nominal_25C/qrcTechFile'
[10/10 16:05:10     40s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[10/10 16:05:10     40s] eee: Grid density data restore started
[10/10 16:05:10     40s] eee: Grid density data restore failed
[10/10 16:05:10     40s] eee: pegSigSF=1.070000
[10/10 16:05:10     40s] Updating RC Grid density data for preRoute extraction ...
[10/10 16:05:10     40s] Initializing multi-corner resistance tables ...
[10/10 16:05:10     40s] eee: Grid unit RC data computation started
[10/10 16:05:10     40s] eee: Grid unit RC data computation completed
[10/10 16:05:10     40s] eee: l=1 avDens=0.105999 usedTrk=3885.997995 availTrk=36660.637345 sigTrk=3885.997995
[10/10 16:05:10     40s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[10/10 16:05:10     40s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[10/10 16:05:10     40s] eee: l=4 avDens=0.027863 usedTrk=806.247899 availTrk=28936.591042 sigTrk=806.247899
[10/10 16:05:10     40s] eee: l=5 avDens=0.157043 usedTrk=1421.111739 availTrk=9049.180328 sigTrk=1421.111739
[10/10 16:05:10     40s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:05:10     40s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[10/10 16:05:10     40s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.266169 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[10/10 16:05:10     40s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[10/10 16:05:10     40s] eee: Metal Layers Info:
[10/10 16:05:10     40s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:05:10     40s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[10/10 16:05:10     40s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:05:10     40s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[10/10 16:05:10     40s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[10/10 16:05:10     40s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[10/10 16:05:10     40s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[10/10 16:05:10     40s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[10/10 16:05:10     40s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:05:10     40s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[10/10 16:05:10     40s] eee: +-----------------------NDR Info-----------------------+
[10/10 16:05:10     40s] eee: NDR Count = 0, Fake NDR = 0
[10/10 16:05:10     40s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[10/10 16:05:10     40s] Start generating vias ..
[10/10 16:05:10     40s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1 timing=1 sns=1 ppa_info=1
[10/10 16:05:10     40s] #Skip building auto via since it is not turned on.
[10/10 16:05:10     40s] Extracting standard cell pins and blockage ...... 
[10/10 16:05:10     40s] Pin and blockage extraction finished
[10/10 16:05:10     40s] Via generation completed.
[10/10 16:05:10     40s] % Begin Load power constraints ... (date=10/10 16:05:10, mem=2468.0M)
[10/10 16:05:10     40s] source /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl_power_constraints.tcl
[10/10 16:05:10     40s] % End Load power constraints ... (date=10/10 16:05:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=2468.6M, current mem=2468.6M)
[10/10 16:05:10     40s] % Begin load AAE data ... (date=10/10 16:05:10, mem=2503.2M)
[10/10 16:05:11     40s] % End load AAE data ... (date=10/10 16:05:10, total cpu=0:00:00.0, real=0:00:01.0, peak res=2503.2M, current mem=2503.2M)
[10/10 16:05:11     40s] Restoring CCOpt config...
[10/10 16:05:11     40s] Restoring CCOpt config done.
[10/10 16:05:11     40s] 
[10/10 16:05:11     40s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[10/10 16:05:11     40s] Summary for sequential cells identification: 
[10/10 16:05:11     40s]   Identified SBFF number: 16
[10/10 16:05:11     40s]   Identified MBFF number: 0
[10/10 16:05:11     40s]   Identified SB Latch number: 2
[10/10 16:05:11     40s]   Identified MB Latch number: 0
[10/10 16:05:11     40s]   Not identified SBFF number: 0
[10/10 16:05:11     40s]   Not identified MBFF number: 0
[10/10 16:05:11     40s]   Not identified SB Latch number: 0
[10/10 16:05:11     40s]   Not identified MB Latch number: 0
[10/10 16:05:11     40s]   Number of sequential cells which are not FFs: 1
[10/10 16:05:11     40s] Total number of combinational cells: 87
[10/10 16:05:11     40s] Total number of sequential cells: 19
[10/10 16:05:11     40s] Total number of tristate cells: 3
[10/10 16:05:11     40s] Total number of level shifter cells: 0
[10/10 16:05:11     40s] 
[10/10 16:05:11     40s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[10/10 16:05:11     40s] Total number of power gating cells: 0
[10/10 16:05:11     40s] Total number of isolation cells: 0
[10/10 16:05:11     40s] Total number of power switch cells: 0
[10/10 16:05:11     40s] Total number of pulse generator cells: 0
[10/10 16:05:11     40s] Total number of always on buffers: 0
[10/10 16:05:11     40s] Total number of retention cells: 0
[10/10 16:05:11     40s] Total number of physical cells: 0
[10/10 16:05:11     40s] List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
[10/10 16:05:11     40s] Total number of usable buffers: 7
[10/10 16:05:11     40s] List of unusable buffers:
[10/10 16:05:11     40s] Total number of unusable buffers: 0
[10/10 16:05:11     40s] List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
[10/10 16:05:11     40s] Total number of usable inverters: 9
[10/10 16:05:11     40s] List of unusable inverters:
[10/10 16:05:11     40s] Total number of unusable inverters: 0
[10/10 16:05:11     40s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[10/10 16:05:11     40s] Total number of identified usable delay cells: 4
[10/10 16:05:11     40s] List of identified unusable delay cells:
[10/10 16:05:11     40s] Total number of identified unusable delay cells: 0
[10/10 16:05:11     40s] 
[10/10 16:05:11     40s] TimeStamp Deleting Cell Server Begin ...
[10/10 16:05:11     40s] 
[10/10 16:05:11     40s] TimeStamp Deleting Cell Server End ...
[10/10 16:05:11     40s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
[10/10 16:05:11     40s] timing_aocv_enable_gba_combine_launch_capture
[10/10 16:05:11     40s] timing_enable_backward_compatible_latch_thru_mt_mode
[10/10 16:05:11     40s] #% End load design ... (date=10/10 16:05:11, total cpu=0:00:06.5, real=0:00:08.0, peak res=2533.7M, current mem=2504.9M)
[10/10 16:05:11     40s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/10 16:05:11     40s] 
[10/10 16:05:11     40s] *** Summary of all messages that are not suppressed in this session:
[10/10 16:05:11     40s] Severity  ID               Count  Summary                                  
[10/10 16:05:11     40s] WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
[10/10 16:05:11     40s] WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
[10/10 16:05:11     40s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[10/10 16:05:11     40s] WARNING   IMPDBTCL-321        12  The attribute '%s' still works but will ...
[10/10 16:05:11     40s] WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
[10/10 16:05:11     40s] ERROR     IMPOAX-124           1  OpenAccess (OA) shared library installat...
[10/10 16:05:11     40s] ERROR     IMPOAX-332           1  Failed to initialize OpenAccess (OA) dat...
[10/10 16:05:11     40s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[10/10 16:05:11     40s] *** Message Summary: 143 warning(s), 2 error(s)
[10/10 16:05:11     40s] 
[10/10 16:05:11     41s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:05:11     41s] UM:*                                                                   read_db
[10/10 16:05:11     41s] Sourcing flow scripts...
[10/10 16:05:12     41s] Sourcing flow scripts done.
[10/10 16:05:12     41s] reading previous metrics...
[10/10 16:05:13     42s] Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
[10/10 16:05:13     42s] #@ Begin verbose flow_step activate_views
[10/10 16:05:13     42s] @flow 2: apply {{} {
[10/10 16:05:13     42s]     set db [get_db flow_starting_db]
[10/10 16:05:13     42s]     set flow [lindex [get_db flow_hier_path] end]
[10/10 16:05:13     42s]     set setup_views [get_feature -obj $flow setup_views]
[10/10 16:05:13     42s]     set hold_views [get_feature -obj $flow hold_views]
[10/10 16:05:13     42s]     set leakage_view [get_feature -obj $flow leakage_view]
[10/10 16:05:13     42s]     set dynamic_view [get_feature -obj $flow dynamic_view]
[10/10 16:05:13     42s]   
[10/10 16:05:13     42s]     if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
[10/10 16:05:13     42s]       #- use read_db args for DB types and set_analysis_views for TCL
[10/10 16:05:13     42s]       if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
[10/10 16:05:13     42s]         set cmd "set_analysis_view"
[10/10 16:05:13     42s]         if {$setup_views ne ""} {
[10/10 16:05:13     42s]           append cmd " -setup [list $setup_views]"
[10/10 16:05:13     42s]         } else {
[10/10 16:05:13     42s]           append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
[10/10 16:05:13     42s]         }
[10/10 16:05:13     42s]         if {$hold_views ne ""} {
[10/10 16:05:13     42s]           append cmd " -hold [list $hold_views]"
[10/10 16:05:13     42s]         } else {
[10/10 16:05:13     42s]           append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
[10/10 16:05:13     42s]         }
[10/10 16:05:13     42s]         if {$leakage_view ne ""} {
[10/10 16:05:13     42s]           append cmd " -leakage [list $leakage_view]"
[10/10 16:05:13     42s]         } else {
[10/10 16:05:13     42s]           if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
[10/10 16:05:13     42s]             append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
[10/10 16:05:13     42s]           }
[10/10 16:05:13     42s]         }
[10/10 16:05:13     42s]         if {$dynamic_view ne ""} {
[10/10 16:05:13     42s]           append cmd " -dynamic [list $dynamic_view]"
[10/10 16:05:13     42s]         } else {
[10/10 16:05:13     42s]           if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
[10/10 16:05:13     42s]             append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
[10/10 16:05:13     42s]           }
[10/10 16:05:13     42s]         }
[10/10 16:05:13     42s]         eval $cmd
[10/10 16:05:13     42s]       } elseif {[llength [get_db analysis_views]] == 0} {
[10/10 16:05:13     42s]         set cmd "set_flowkit_read_db_args"
[10/10 16:05:13     42s]         if {$setup_views ne ""} {
[10/10 16:05:13     42s]           append cmd " -setup_views [list $setup_views]"
[10/10 16:05:13     42s]         }
[10/10 16:05:13     42s]         if {$hold_views ne ""} {
[10/10 16:05:13     42s]           append cmd " -hold_views [list $hold_views]"
[10/10 16:05:13     42s]         }
[10/10 16:05:13     42s]         if {$leakage_view ne ""} {
[10/10 16:05:13     42s]           append cmd " -leakage_view [list $leakage_view]"
[10/10 16:05:13     42s]         }
[10/10 16:05:13     42s]         if {$dynamic_view ne ""} {
[10/10 16:05:13     42s]           append cmd " -dynamic_view [list $dynamic_view]"
[10/10 16:05:13     42s]         }
[10/10 16:05:13     42s]         eval $cmd
[10/10 16:05:13     42s]       } else {
[10/10 16:05:13     42s]       }
[10/10 16:05:13     42s]     }
[10/10 16:05:13     42s]   }}
[10/10 16:05:13     42s] #@ End verbose flow_step activate_views
[10/10 16:05:13     42s] #@ Begin verbose flow_step init_mcpu
[10/10 16:05:13     42s] @flow 2: apply {{} {
[10/10 16:05:13     42s]     # Multi host/cpu attributes
[10/10 16:05:13     42s]     #-----------------------------------------------------------------------------
[10/10 16:05:13     42s]     # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
[10/10 16:05:13     42s]     # the specified dist script.  This connects the number of CPUs being reserved
[10/10 16:05:13     42s]     # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
[10/10 16:05:13     42s]     # a typical environment variable exported by distribution platforms and is
[10/10 16:05:13     42s]     # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
[10/10 16:05:13     42s]     if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
[10/10 16:05:13     42s]       set max_cpus $::env(FLOWTOOL_NUM_CPUS)
[10/10 16:05:13     42s]     } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
[10/10 16:05:13     42s]       set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
[10/10 16:05:13     42s]     } else {
[10/10 16:05:13     42s]       set max_cpus 1
[10/10 16:05:13     42s]     }
[10/10 16:05:13     42s]     switch -glob [get_db program_short_name] {
[10/10 16:05:13     42s]       default       {}
[10/10 16:05:13     42s]       joules*       -
[10/10 16:05:13     42s]       genus*        -
[10/10 16:05:13     42s]       innovus*      -
[10/10 16:05:13     42s]       tempus*       -
[10/10 16:05:13     42s]       voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
[10/10 16:05:13     42s]     }
[10/10 16:05:13     42s] if {[get_feature opt_signoff]} {
[10/10 16:05:13     42s]       if {[is_flow -inside flow:opt_signoff]} {
[10/10 16:05:13     42s]         set_multi_cpu_usage -verbose -remote_host 1
[10/10 16:05:13     42s]         set_multi_cpu_usage -verbose -cpu_per_remote_host 16
[10/10 16:05:13     42s]         set_distributed_hosts -local
[10/10 16:05:13     42s]       }
[10/10 16:05:13     42s] }
[10/10 16:05:13     42s]   }}
[10/10 16:05:13     42s] set_multi_cpu_usage -local_cpu 1
[10/10 16:05:13     42s] #@ End verbose flow_step init_mcpu
[10/10 16:05:13     42s] End steps for plugin point Cadence.plugin.flowkit.read_db.post
[10/10 16:05:13     43s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:05:13     43s] UM:*                                                                   init_flow
[10/10 16:05:14     43s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:05:14     43s] UM:*                                                                   prects
[10/10 16:05:15     44s] #@ Begin verbose flow_step implementation.prects.block_start
[10/10 16:05:15     44s] @@flow 2: set_db flow_write_db_common false
[10/10 16:05:15     44s] #@ End verbose flow_step implementation.prects.block_start
[10/10 16:05:16     45s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:05:16     45s] UM:          46.34             50                                      block_start
[10/10 16:05:20     49s] #@ Begin verbose flow_step implementation.prects.init_innovus.init_innovus_yaml
[10/10 16:05:20     49s] @flow 2: if {[get_feature report_lec]} {...}
[10/10 16:05:20     49s] @flow 8: # Design attributes  [get_db -category design]
[10/10 16:05:20     49s] @flow 9: #-------------------------------------------------------------------------------
[10/10 16:05:20     49s] @@flow 10: set_db design_process_node 130
[10/10 16:05:20     49s] **WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
[10/10 16:05:20     49s] ##  Process: 130           (User Set)               
[10/10 16:05:20     49s] ##     Node: (not set)                           
[10/10 16:05:20     49s] 
[10/10 16:05:20     49s] ##  Check design process and node:  
[10/10 16:05:20     49s] ##  Design tech node is not set.
[10/10 16:05:20     49s] 
[10/10 16:05:20     49s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[10/10 16:05:20     49s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[10/10 16:05:20     49s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[10/10 16:05:20     49s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[10/10 16:05:20     49s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[10/10 16:05:20     49s] @@flow 11: set_db design_top_routing_layer met5
[10/10 16:05:20     49s] @@flow 12: set_db design_bottom_routing_layer met1
[10/10 16:05:20     49s] @@flow 13: set_db design_flow_effort standard
[10/10 16:05:20     49s] @@flow 14: set_db design_power_effort none
[10/10 16:05:20     49s] @flow 16: # Timing attributes  [get_db -category timing && delaycalc]
[10/10 16:05:20     49s] @flow 17: #-------------------------------------------------------------------------------
[10/10 16:05:20     49s] @@flow 18: set_db timing_analysis_cppr           both
[10/10 16:05:20     49s] @@flow 19: set_db timing_analysis_type           ocv
[10/10 16:05:20     49s] @@flow 20: set_db timing_analysis_aocv 0
[10/10 16:05:20     49s] @@flow 21: set_db timing_analysis_socv 0
[10/10 16:05:20     49s] @flow 22: if {[get_feature report_pba]} {...}
[10/10 16:05:20     49s] @flow 26: # Extraction attributes  [get_db -category extract_rc]
[10/10 16:05:20     50s] @flow 27: #-------------------------------------------------------------------------------
[10/10 16:05:20     50s] @flow 28: if {[is_flow -after route.block_finish]} {...}
[10/10 16:05:20     50s] @flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
[10/10 16:05:20     50s] @flow 34: #-------------------------------------------------------------------------------
[10/10 16:05:20     50s] @@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
[10/10 16:05:20     50s] @flow 37: # Optimization attributes  [get_db -category opt]
[10/10 16:05:20     50s] @flow 38: #-------------------------------------------------------------------------------
[10/10 16:05:20     50s] @@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
[10/10 16:05:20     50s] @@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
[10/10 16:05:20     50s] @flow 42: # Clock attributes  [get_db -category cts]
[10/10 16:05:20     50s] @flow 43: #-------------------------------------------------------------------------------
[10/10 16:05:20     50s] @@flow 44: set_db cts_target_skew auto
[10/10 16:05:20     50s] @@flow 45: set_db cts_target_max_transition_time_top 100
[10/10 16:05:20     50s] @@flow 46: set_db cts_target_max_transition_time_trunk 100
[10/10 16:05:20     50s] @@flow 47: set_db cts_target_max_transition_time_leaf 100
[10/10 16:05:20     50s] @@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
[10/10 16:05:20     50s] @@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
[10/10 16:05:20     50s] @@flow 51: set_db cts_clock_gating_cells ICGX1
[10/10 16:05:20     50s] @@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
[10/10 16:05:20     50s] @flow 54: # Filler attributes  [get_db -category add_fillers]
[10/10 16:05:20     50s] @flow 55: #-------------------------------------------------------------------------------
[10/10 16:05:20     50s] @@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
[10/10 16:05:20     50s] @flow 58: # Routing attributes  [get_db -category route]
[10/10 16:05:20     50s] @flow 59: #-------------------------------------------------------------------------------
[10/10 16:05:20     50s] #@ End verbose flow_step implementation.prects.init_innovus.init_innovus_yaml
[10/10 16:05:21     51s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:05:21     51s] UM:           5.63              5                                      init_innovus_yaml
[10/10 16:05:21     51s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:05:21     51s] UM:*                                                                   init_innovus
[10/10 16:05:26     55s] #@ Begin verbose flow_step implementation.prects.init_innovus.init_innovus_user
[10/10 16:05:26     55s] @flow 2: # Timing attributes  [get_db -category timing && delaycalc]
[10/10 16:05:26     55s] @flow 3: #-----------------------------------------------------------------------------
[10/10 16:05:26     55s] @flow 5: # Extraction attributes  [get_db -category extract_rc]
[10/10 16:05:26     55s] @flow 6: #-----------------------------------------------------------------------------
[10/10 16:05:26     55s] @flow 8: # Floorplan attributes  [get_db -category floorplan]
[10/10 16:05:26     55s] @flow 9: #-----------------------------------------------------------------------------
[10/10 16:05:26     55s] @@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
[10/10 16:05:26     55s] @flow 12: # Placement attributes  [get_db -category place]
[10/10 16:05:26     55s] @flow 13: #-----------------------------------------------------------------------------
[10/10 16:05:26     55s] @flow 15: # Optimization attributes  [get_db -category opt]
[10/10 16:05:26     55s] @flow 16: #-----------------------------------------------------------------------------
[10/10 16:05:26     55s] @flow 18: # Clock attributes  [get_db -category cts]
[10/10 16:05:26     55s] @flow 19: #-----------------------------------------------------------------------------
[10/10 16:05:26     55s] @flow 21: # Routing attributes  [get_db -category route]
[10/10 16:05:26     55s] @flow 22: #-----------------------------------------------------------------------------
[10/10 16:05:26     55s] #@ End verbose flow_step implementation.prects.init_innovus.init_innovus_user
[10/10 16:05:27     56s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:05:27     56s] UM:           5.08              6                                      init_innovus_user
[10/10 16:05:31     61s] #@ Begin verbose flow_step implementation.prects.add_clock_spec
[10/10 16:05:31     61s] @flow 2: #- automatically create clock spec if one is not available
[10/10 16:05:31     61s] @flow 3: if {[llength [get_db clock_trees]] == 0} {
[10/10 16:05:31     61s] @@flow 4: create_clock_tree_spec
[10/10 16:05:31     61s] Creating clock tree spec for modes (timing configs): func
[10/10 16:05:31     61s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[10/10 16:05:31     61s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/10 16:05:31     61s] 
[10/10 16:05:31     61s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/10 16:05:31     61s] Summary for sequential cells identification: 
[10/10 16:05:31     61s]   Identified SBFF number: 16
[10/10 16:05:31     61s]   Identified MBFF number: 0
[10/10 16:05:31     61s]   Identified SB Latch number: 2
[10/10 16:05:31     61s]   Identified MB Latch number: 0
[10/10 16:05:31     61s]   Not identified SBFF number: 0
[10/10 16:05:31     61s]   Not identified MBFF number: 0
[10/10 16:05:31     61s]   Not identified SB Latch number: 0
[10/10 16:05:31     61s]   Not identified MB Latch number: 0
[10/10 16:05:31     61s]   Number of sequential cells which are not FFs: 1
[10/10 16:05:31     61s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/10 16:05:31     61s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/10 16:05:31     61s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/10 16:05:31     61s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/10 16:05:31     61s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/10 16:05:31     61s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/10 16:05:31     61s] TLC MultiMap info (StdDelay):
[10/10 16:05:31     61s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[10/10 16:05:31     61s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[10/10 16:05:31     61s]  Setting StdDelay to: 37.6ps
[10/10 16:05:31     61s] 
[10/10 16:05:31     61s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/10 16:05:31     61s] Reset timing graph...
[10/10 16:05:31     61s] Ignoring AAE DB Resetting ...
[10/10 16:05:31     61s] Reset timing graph done.
[10/10 16:05:31     61s] Ignoring AAE DB Resetting ...
[10/10 16:05:32     61s] Analyzing clock structure...
[10/10 16:05:32     61s] Analyzing clock structure done.
[10/10 16:05:32     61s] Reset timing graph...
[10/10 16:05:32     61s] Ignoring AAE DB Resetting ...
[10/10 16:05:32     61s] Reset timing graph done.
[10/10 16:05:32     61s] Extracting original clock gating for core_clock...
[10/10 16:05:32     61s]   clock_tree core_clock contains 90 sinks and 0 clock gates.
[10/10 16:05:32     61s] Extracting original clock gating for core_clock done.
[10/10 16:05:32     61s] The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
[10/10 16:05:32     61s] Checking clock tree convergence...
[10/10 16:05:32     61s] Checking clock tree convergence done.
[10/10 16:05:32     61s] @flow 5: }
[10/10 16:05:32     61s] #@ End verbose flow_step implementation.prects.add_clock_spec
[10/10 16:05:33     62s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:05:33     62s] UM:           5.95              6                                      add_clock_spec
[10/10 16:05:37     66s] #@ Begin verbose flow_step implementation.prects.add_clock_route_types
[10/10 16:05:37     66s] @flow 2: #- define route_types and/or route_rules
[10/10 16:05:37     66s] @flow 3: #create_route_type -name cts_top   < PLACEHOLDER: CLOCK TOP ROUTE RULE >
[10/10 16:05:37     66s] @flow 4: #create_route_type -name cts_trunk < PLACEHOLDER: CLOCK TRUNK ROUTE RULE >
[10/10 16:05:37     66s] @flow 5: #create_route_type -name cts_leaf  < PLACEHOLDER: CLOCK LEAF ROUTE RULE >
[10/10 16:05:37     66s] @@flow 7: set_db cts_route_type_top  default
[10/10 16:05:37     66s] @@flow 8: set_db cts_route_type_trunk default
[10/10 16:05:37     66s] @@flow 9: set_db cts_route_type_leaf  default
[10/10 16:05:37     67s] #@ End verbose flow_step implementation.prects.add_clock_route_types
[10/10 16:05:38     68s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:05:38     68s] UM:           5.28              5                                      add_clock_route_types
[10/10 16:05:43     72s] #@ Begin verbose flow_step implementation.prects.commit_route_types
[10/10 16:05:43     72s] @flow 2: #- assign route_types to clock nets
[10/10 16:05:43     72s] @@flow 3: commit_clock_tree_route_attributes
[10/10 16:05:43     72s] (commit_clock_tree_route_attributes): Committed routing attributes to 1 clock nets from 1 route_types.
[10/10 16:05:43     72s] #@ End verbose flow_step implementation.prects.commit_route_types
[10/10 16:05:44     73s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:05:44     73s] UM:           5.23              5                                      commit_route_types
[10/10 16:05:48     77s] #@ Begin verbose flow_step implementation.prects.run_place_opt
[10/10 16:05:48     77s] @flow 2: #- perform global placement and ideal clock setup optimization
[10/10 16:05:48     77s] @@flow 3: place_opt_design -report_dir debug -report_prefix [get_db flow_report_name]
[10/10 16:05:48     77s] #% Begin place_opt_design (date=10/10 16:05:48, mem=2688.7M)
[10/10 16:05:48     77s] **INFO: User settings:
[10/10 16:05:48     77s] setAnalysisMode -monteCarlo                         false
[10/10 16:05:48     77s] setDelayCalMode -engine                             aae
[10/10 16:05:48     77s] design_bottom_routing_layer                         met1
[10/10 16:05:48     77s] design_flow_effort                                  standard
[10/10 16:05:48     77s] design_power_effort                                 none
[10/10 16:05:48     77s] design_process_node                                 130
[10/10 16:05:48     77s] design_top_routing_layer                            met5
[10/10 16:05:48     77s] extract_rc_assume_metal_fill                        0.0
[10/10 16:05:48     77s] extract_rc_coupling_cap_threshold                   0.4
[10/10 16:05:48     77s] extract_rc_engine                                   pre_route
[10/10 16:05:48     77s] extract_rc_pre_place_site_size                      4.6
[10/10 16:05:48     77s] extract_rc_pre_place_wire_length_slope              1.9
[10/10 16:05:48     77s] extract_rc_pre_place_wire_length_y0                 2.0
[10/10 16:05:48     77s] extract_rc_relative_cap_threshold                   1.0
[10/10 16:05:48     77s] extract_rc_shrink_factor                            1.0
[10/10 16:05:48     77s] extract_rc_total_cap_threshold                      0.0
[10/10 16:05:48     77s] multibit_aware_seq_mapping                          auto
[10/10 16:05:48     77s] opt_leakage_to_dynamic_ratio                        0.5
[10/10 16:05:48     77s] opt_multi_bit_flop_name_prefix                      CDN_MBIT_
[10/10 16:05:48     77s] opt_multi_bit_flop_name_separator                   _MB_
[10/10 16:05:48     77s] opt_new_inst_prefix                                 prects_
[10/10 16:05:48     77s] setActiveLogicViewMode -keepHighFanoutCriticalInsts false
[10/10 16:05:48     77s] getAnalysisMode -monteCarlo                         false
[10/10 16:05:48     77s] getDelayCalMode -engine                             aae
[10/10 16:05:48     77s] getImportMode -config                               true
[10/10 16:05:48     77s] get_power_analysis_mode -honor_net_activity_for_tcf false
[10/10 16:05:48     77s] get_power_analysis_mode -honor_sublevel_activity    true
[10/10 16:05:48     77s] getAnalysisMode -monteCarlo                         false
[10/10 16:05:48     77s] Info: Logic Synthesis step was not run from RTL in this session / on this DB.
[10/10 16:05:48     77s] Info: Synthesize design with physical option was not run earlier in this session / on this DB.
[10/10 16:05:48     77s] Info: place_opt_design is not being run for the first time in this session
[10/10 16:05:48     77s] Info: place_opt_design has been started with standard effort
[10/10 16:05:48     77s] Checking for testpoints in the design....
[10/10 16:05:48     77s] Info: There is no testpoint present in the design. Skipping physical test point optimization.
[10/10 16:05:48     77s] 
[10/10 16:05:48     77s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:01:18.6/0:01:22.5 (1.0), mem = 2689.0M
[10/10 16:05:48     77s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[10/10 16:05:48     77s] 'set_default_switching_activity' finished successfully.
[10/10 16:05:48     77s] *** Starting GigaPlace ***
[10/10 16:05:48     77s] -earlyGlobalBlockTracks {}                # string, default="", private
[10/10 16:05:48     77s] -earlyGlobalCapacityScreen {}             # string, default="", private
[10/10 16:05:48     77s] There is no track adjustment
[10/10 16:05:48     77s] Starting place_opt_design V2 flow
[10/10 16:05:48     77s] #optDebug: fT-E <X 2 3 1 0>
[10/10 16:05:48     77s] #optDebug: fT-E <X 2 3 1 0>
[10/10 16:05:48     77s] Memory usage before memory release/compaction is 2689.5
[10/10 16:05:48     77s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:05:48     77s] Memory usage at beginning of DPlace-Init is 2689.5M.
[10/10 16:05:48     77s] OPERPROF: Starting DPlace-Init at level 1, MEM:2689.5M, EPOCH TIME: 1760126748.743062
[10/10 16:05:48     77s] # Init pin-track-align, new floorplan.
[10/10 16:05:48     77s] Processing tracks to init pin-track alignment.
[10/10 16:05:48     77s] z: 2, totalTracks: 1
[10/10 16:05:48     77s] z: 4, totalTracks: 1
[10/10 16:05:48     77s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:05:48     77s] Cell top_lvl LLGs are deleted
[10/10 16:05:48     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:48     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:48     77s] # Building top_lvl llgBox search-tree.
[10/10 16:05:48     77s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2690.6M, EPOCH TIME: 1760126748.773408
[10/10 16:05:48     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:48     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:48     77s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2690.6M, EPOCH TIME: 1760126748.774069
[10/10 16:05:48     77s] Max number of tech site patterns supported in site array is 256.
[10/10 16:05:48     77s] Core basic site is CoreSite
[10/10 16:05:48     77s] **WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
[10/10 16:05:48     77s] Type 'man IMPSP-362' for more detail.
[10/10 16:05:48     77s] DP-Init: Signature of floorplan is 8dd20abafea5e7d. Signature of routing blockage is 6dcf2b00b1889752.
[10/10 16:05:48     77s] After signature check, allow fast init is false, keep pre-filter is false.
[10/10 16:05:48     77s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[10/10 16:05:48     77s] Use non-trimmed site array because memory saving is not enough.
[10/10 16:05:48     77s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[10/10 16:05:48     77s] SiteArray: use 3,457,024 bytes
[10/10 16:05:48     77s] SiteArray: current memory after site array memory allocation 2695.5M
[10/10 16:05:48     77s] SiteArray: FP blocked sites are writable
[10/10 16:05:48     77s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4ce0ea60): Create thread pool 0x7fb77f6660c0.
[10/10 16:05:48     77s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4ce0ea60): 0 out of 1 thread pools are available.
[10/10 16:05:48     77s] Keep-away cache is enable on metals: 1-5
[10/10 16:05:48     77s] Estimated cell power/ground rail width = 0.517 um
[10/10 16:05:48     77s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/10 16:05:48     77s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2713.3M, EPOCH TIME: 1760126748.799663
[10/10 16:05:48     77s] Process 10929 (called=522 computed=27) wires and vias for routing blockage analysis
[10/10 16:05:48     77s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.005, REAL:0.006, MEM:2713.3M, EPOCH TIME: 1760126748.805215
[10/10 16:05:48     77s] SiteArray: number of non floorplan blocked sites for llg default is 330030
[10/10 16:05:48     77s] Atter site array init, number of instance map data is 0.
[10/10 16:05:48     77s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.034, REAL:0.035, MEM:2713.3M, EPOCH TIME: 1760126748.809215
[10/10 16:05:48     77s] 
[10/10 16:05:48     77s] Scanning PG Shapes for Pre-Colorizing...Done.
[10/10 16:05:48     77s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:05:48     77s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:05:48     77s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.040, REAL:0.041, MEM:2714.0M, EPOCH TIME: 1760126748.814540
[10/10 16:05:48     77s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2714.0M, EPOCH TIME: 1760126748.814609
[10/10 16:05:48     77s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2714.0M, EPOCH TIME: 1760126748.814708
[10/10 16:05:48     77s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2714.0MB).
[10/10 16:05:48     77s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.076, REAL:0.078, MEM:2714.0M, EPOCH TIME: 1760126748.820981
[10/10 16:05:48     77s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2714.0M, EPOCH TIME: 1760126748.821032
[10/10 16:05:48     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:404).
[10/10 16:05:48     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:48     77s] Cell top_lvl LLGs are deleted
[10/10 16:05:48     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:48     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:48     77s] # Resetting pin-track-align track data.
[10/10 16:05:48     77s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.002, REAL:0.003, MEM:2714.6M, EPOCH TIME: 1760126748.823884
[10/10 16:05:48     77s] Memory usage before memory release/compaction is 2714.6
[10/10 16:05:48     77s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:05:48     77s] Memory usage at end of DPlace-Cleanup is 2714.6M.
[10/10 16:05:48     77s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:18.7/0:01:22.6 (1.0), mem = 2714.6M
[10/10 16:05:48     77s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/10 16:05:48     77s] [check_scan_connected]: number of scan connected with missing definition = 17, number of scan = 17, number of sequential = 238, percentage of missing scan cell = 7.14% (17 / 238)
[10/10 16:05:48     77s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 7.14% flops. Placement and timing QoR can be severely impacted in this case!
[10/10 16:05:48     77s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[10/10 16:05:48     77s] no activity file in design. spp won't run.
[10/10 16:05:49     77s] {MMLU 0 0 1276}
[10/10 16:05:49     77s] [oiLAM] Zs 5, 6
[10/10 16:05:49     77s] ### Creating LA Mngr. totSessionCpu=0:01:19 mem=2715.3M
[10/10 16:05:49     77s] ### Creating LA Mngr, finished. totSessionCpu=0:01:19 mem=2715.5M
[10/10 16:05:49     77s] Info: 1 threads available for lower-level modules during optimization.
[10/10 16:05:49     77s] *** Starting delete buffer tree (mem=2715.5M) ***
[10/10 16:05:49     77s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:2747.4M, EPOCH TIME: 1760126749.123788
[10/10 16:05:49     77s] Memory usage before memory release/compaction is 2747.4
[10/10 16:05:49     77s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:05:49     77s] Memory usage at beginning of DPlace-Init is 2738.4M.
[10/10 16:05:49     77s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2738.4M, EPOCH TIME: 1760126749.125534
[10/10 16:05:49     77s] Processing tracks to init pin-track alignment.
[10/10 16:05:49     77s] z: 2, totalTracks: 1
[10/10 16:05:49     77s] z: 4, totalTracks: 1
[10/10 16:05:49     77s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:05:49     78s] Cell top_lvl LLGs are deleted
[10/10 16:05:49     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:49     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:49     78s] # Building top_lvl llgBox search-tree.
[10/10 16:05:49     78s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2738.4M, EPOCH TIME: 1760126749.153254
[10/10 16:05:49     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:49     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:49     78s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:2738.4M, EPOCH TIME: 1760126749.153511
[10/10 16:05:49     78s] Max number of tech site patterns supported in site array is 256.
[10/10 16:05:49     78s] Core basic site is CoreSite
[10/10 16:05:49     78s] After signature check, allow fast init is true, keep pre-filter is true.
[10/10 16:05:49     78s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/10 16:05:49     78s] Fast DP-INIT is on for default
[10/10 16:05:49     78s] Keep-away cache is enable on metals: 1-5
[10/10 16:05:49     78s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/10 16:05:49     78s] Atter site array init, number of instance map data is 0.
[10/10 16:05:49     78s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.011, REAL:0.011, MEM:2738.4M, EPOCH TIME: 1760126749.164909
[10/10 16:05:49     78s] 
[10/10 16:05:49     78s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:05:49     78s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:05:49     78s] # Starting Bad Lib Cell Checking (CMU) 
[10/10 16:05:49     78s] OPERPROF:       Starting CMU at level 4, MEM:2738.6M, EPOCH TIME: 1760126749.168791
[10/10 16:05:49     78s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2738.6M, EPOCH TIME: 1760126749.168967
[10/10 16:05:49     78s] 
[10/10 16:05:49     78s] Bad Lib Cell Checking (CMU) is done! (0)
[10/10 16:05:49     78s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.016, REAL:0.017, MEM:2738.8M, EPOCH TIME: 1760126749.170447
[10/10 16:05:49     78s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2738.8M, EPOCH TIME: 1760126749.170516
[10/10 16:05:49     78s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2738.8M, EPOCH TIME: 1760126749.170596
[10/10 16:05:49     78s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2738.8MB).
[10/10 16:05:49     78s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.048, REAL:0.051, MEM:2738.8M, EPOCH TIME: 1760126749.176885
[10/10 16:05:49     78s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.050, REAL:0.053, MEM:2738.8M, EPOCH TIME: 1760126749.176958
[10/10 16:05:49     78s] 
[10/10 16:05:49     78s] Added inverters: 18
[10/10 16:05:49     78s] Deleted inverters: 68
[10/10 16:05:49     78s] Inverter difference: -50
[10/10 16:05:49     78s] Added buffers: 0
[10/10 16:05:49     78s] Deleted Buffers: 30
[10/10 16:05:49     78s] Buffer difference: -30[10/10 16:05:49     78s] 
[10/10 16:05:49     78s] Buffer/Inverters difference: -80
OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2742.0M, EPOCH TIME: 1760126749.246613
[10/10 16:05:49     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:404).
[10/10 16:05:49     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:49     78s] Cell top_lvl LLGs are deleted
[10/10 16:05:49     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:49     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:49     78s] # Resetting pin-track-align track data.
[10/10 16:05:49     78s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.004, REAL:0.004, MEM:2721.0M, EPOCH TIME: 1760126749.250175
[10/10 16:05:49     78s] Memory usage before memory release/compaction is 2721.0
[10/10 16:05:49     78s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:05:49     78s] Memory usage at end of DPlace-Cleanup is 2721.0M.
[10/10 16:05:49     78s] Info: pop threads available for lower-level modules during optimization.
[10/10 16:05:49     78s] *** Finished delete buffer tree (cpu=0:00:00.2 real=0:00:00.0 mem=2721.0M) ***
[10/10 16:05:49     78s] 
[10/10 16:05:49     78s] TimeStamp Deleting Cell Server Begin ...
[10/10 16:05:49     78s] 
[10/10 16:05:49     78s] TimeStamp Deleting Cell Server End ...
[10/10 16:05:49     78s] Info: 1 threads available for lower-level modules during optimization.
[10/10 16:05:49     78s] Effort level <high> specified for tdgp_reg2reg_default path_group
[10/10 16:05:49     78s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:2741.4M, EPOCH TIME: 1760126749.347945
[10/10 16:05:49     78s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[10/10 16:05:49     78s]  OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:2741.4M, EPOCH TIME: 1760126749.348240
[10/10 16:05:49     78s] **Info: 'set_db add_tieoffs_cells' setting is detected. The placed tie cells will be deleted from the design before placement. You can use command 'addTieHiLo' to add them back later in the flow.
[10/10 16:05:49     78s]   Deleted 0 logical insts of cell TIEHI
[10/10 16:05:49     78s]   Deleted 0 logical insts of cell TIELO
[10/10 16:05:49     78s] INFO: #ExclusiveGroups=0
[10/10 16:05:49     78s] INFO: There are no Exclusive Groups.
[10/10 16:05:49     78s] no activity file in design. spp won't run.
[10/10 16:05:49     78s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto[10/10 16:05:49     78s] No user-set net weight.
[10/10 16:05:49     78s] Net fanout histogram:
[10/10 16:05:49     78s] 2		: 674 (75.4%) nets
[10/10 16:05:49     78s] 3		: 157 (17.6%) nets
[10/10 16:05:49     78s] 4     -	14	: 54 (6.0%) nets
[10/10 16:05:49     78s] 15    -	39	: 1 (0.1%) nets
[10/10 16:05:49     78s] 40    -	79	: 6 (0.7%) nets
[10/10 16:05:49     78s] 80    -	159	: 2 (0.2%) nets
[10/10 16:05:49     78s] 160   -	319	: 0 (0.0%) nets
[10/10 16:05:49     78s] 320   -	639	: 0 (0.0%) nets
[10/10 16:05:49     78s] 640   -	1279	: 0 (0.0%) nets
[10/10 16:05:49     78s] 1280  -	2559	: 0 (0.0%) nets
[10/10 16:05:49     78s] 2560  -	5119	: 0 (0.0%) nets
[10/10 16:05:49     78s] 5120+		: 0 (0.0%) nets
 gpEffort=medium 
[10/10 16:05:49     78s] Scan chains were not defined.
[10/10 16:05:49     78s] Processing tracks to init pin-track alignment.
[10/10 16:05:49     78s] z: 2, totalTracks: 1
[10/10 16:05:49     78s] z: 4, totalTracks: 1
[10/10 16:05:49     78s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:05:49     78s] Cell top_lvl LLGs are deleted
[10/10 16:05:49     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:49     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:49     78s] # Building top_lvl llgBox search-tree.
[10/10 16:05:49     78s] #std cell=760 (0 fixed + 760 movable) #buf cell=0 #inv cell=57 #block=2 (0 floating + 2 preplaced)
[10/10 16:05:49     78s] #ioInst=0 #net=894 #term=2742 #term/net=3.07, #fixedIo=0, #floatIo=0, #fixedPin=38, #floatPin=0
[10/10 16:05:49     78s] stdCell: 760 single + 0 double + 0 multi
[10/10 16:05:49     78s] Total standard cell length = 3.3322 (mm), area = 0.0138 (mm^2)
[10/10 16:05:49     78s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2741.4M, EPOCH TIME: 1760126749.370051
[10/10 16:05:49     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:49     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:49     78s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2741.4M, EPOCH TIME: 1760126749.370208
[10/10 16:05:49     78s] Max number of tech site patterns supported in site array is 256.
[10/10 16:05:49     78s] Core basic site is CoreSite
[10/10 16:05:49     78s] After signature check, allow fast init is true, keep pre-filter is true.
[10/10 16:05:49     78s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[10/10 16:05:49     78s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[10/10 16:05:49     78s] SiteArray: use 3,457,024 bytes
[10/10 16:05:49     78s] SiteArray: current memory after site array memory allocation 2742.1M
[10/10 16:05:49     78s] SiteArray: FP blocked sites are writable
[10/10 16:05:49     78s] Keep-away cache is enable on metals: 1-5
[10/10 16:05:49     78s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/10 16:05:49     78s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2742.1M, EPOCH TIME: 1760126749.383402
[10/10 16:05:49     78s] Process 10929 (called=522 computed=27) wires and vias for routing blockage analysis
[10/10 16:05:49     78s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.005, REAL:0.006, MEM:2742.1M, EPOCH TIME: 1760126749.389097
[10/10 16:05:49     78s] SiteArray: number of non floorplan blocked sites for llg default is 330030
[10/10 16:05:49     78s] Atter site array init, number of instance map data is 0.
[10/10 16:05:49     78s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.021, REAL:0.022, MEM:2742.1M, EPOCH TIME: 1760126749.391909
[10/10 16:05:49     78s] 
[10/10 16:05:49     78s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:05:49     78s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:05:49     78s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.026, REAL:0.027, MEM:2742.4M, EPOCH TIME: 1760126749.396820
[10/10 16:05:49     78s] 
[10/10 16:05:49     78s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:05:49     78s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:05:49     78s] Average module density = 0.022.
[10/10 16:05:49     78s] Density for the design = 0.022.
[10/10 16:05:49     78s]        = stdcell_area 7244 sites (13795 um^2) / alloc_area 329626 sites (627740 um^2).
[10/10 16:05:49     78s] Pin Density = 0.004352.
[10/10 16:05:49     78s]             = total # of pins 2742 / total area 630000.
[10/10 16:05:49     78s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:2742.4M, EPOCH TIME: 1760126749.404029
[10/10 16:05:49     78s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.003, REAL:0.003, MEM:2742.4M, EPOCH TIME: 1760126749.406849
[10/10 16:05:49     78s] OPERPROF: Starting pre-place ADS at level 1, MEM:2742.4M, EPOCH TIME: 1760126749.407675
[10/10 16:05:49     78s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2742.4M, EPOCH TIME: 1760126749.418559
[10/10 16:05:49     78s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2742.4M, EPOCH TIME: 1760126749.418672
[10/10 16:05:49     78s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2743.1M, EPOCH TIME: 1760126749.418831
[10/10 16:05:49     78s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2743.1M, EPOCH TIME: 1760126749.419815
[10/10 16:05:49     78s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2743.1M, EPOCH TIME: 1760126749.422077
[10/10 16:05:49     78s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.004, REAL:0.004, MEM:2743.1M, EPOCH TIME: 1760126749.426464
[10/10 16:05:49     78s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2743.1M, EPOCH TIME: 1760126749.426541
[10/10 16:05:49     78s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.002, REAL:0.002, MEM:2743.1M, EPOCH TIME: 1760126749.428271
[10/10 16:05:49     78s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.006, REAL:0.009, MEM:2743.1M, EPOCH TIME: 1760126749.428327
[10/10 16:05:49     78s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.007, REAL:0.010, MEM:2743.1M, EPOCH TIME: 1760126749.428676
[10/10 16:05:49     78s] ADSU 0.022 -> 0.022. site 329626.000 -> 329626.000. GS 33.120
[10/10 16:05:49     78s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.024, REAL:0.027, MEM:2743.1M, EPOCH TIME: 1760126749.434900
[10/10 16:05:49     78s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:2743.1M, EPOCH TIME: 1760126749.434992
[10/10 16:05:49     78s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:2743.1M, EPOCH TIME: 1760126749.435088
[10/10 16:05:49     78s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:2743.1M, EPOCH TIME: 1760126749.435381
[10/10 16:05:49     78s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.001, MEM:2743.1M, EPOCH TIME: 1760126749.435832
[10/10 16:05:49     78s] Initial padding reaches pin density 0.460 for top
[10/10 16:05:49     78s] InitPadU 0.022 -> 0.030 for top
[10/10 16:05:49     78s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2743.1M, EPOCH TIME: 1760126749.456659
[10/10 16:05:49     78s] Enable eGR PG blockage caching
[10/10 16:05:49     78s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2743.1M, EPOCH TIME: 1760126749.456807
[10/10 16:05:49     78s] OPERPROF: Starting spIPlaceForNP at level 1, MEM:2743.1M, EPOCH TIME: 1760126749.456897
[10/10 16:05:49     78s] Ignore, current top cell is top_lvl.
[10/10 16:05:49     78s] Unignore, current top cell is top_lvl.
[10/10 16:05:49     78s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:2743.1M, EPOCH TIME: 1760126749.457744
[10/10 16:05:49     78s] no activity file in design. spp won't run.
[10/10 16:05:49     78s] [adp] 0:1:1:3
[10/10 16:05:49     78s] [spp] 0
[10/10 16:05:49     78s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.000, REAL:0.000, MEM:2743.1M, EPOCH TIME: 1760126749.458078
[10/10 16:05:49     78s] Ignore, current top cell is top_lvl.
[10/10 16:05:49     78s] no activity file in design. spp won't run.
[10/10 16:05:49     78s] Clock gating cells determined by native netlist tracing.
[10/10 16:05:49     78s] no activity file in design. spp won't run.
[10/10 16:05:49     78s] Unignore, current top cell is top_lvl.
[10/10 16:05:49     78s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:2743.1M, EPOCH TIME: 1760126749.458762
[10/10 16:05:49     78s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.006, REAL:0.006, MEM:2744.5M, EPOCH TIME: 1760126749.465001
[10/10 16:05:49     78s] === lastAutoLevel = 9 
[10/10 16:05:49     78s] OPERPROF:   Starting NP-MAIN at level 2, MEM:2744.5M, EPOCH TIME: 1760126749.467333
[10/10 16:05:50     78s] OPERPROF:     Starting NP-Place at level 3, MEM:2748.3M, EPOCH TIME: 1760126750.473350
[10/10 16:05:50     78s] Iteration  1: Total net bbox = 1.202e+05 (4.24e+04 7.78e+04)
[10/10 16:05:50     78s]               Est.  stn bbox = 1.273e+05 (4.59e+04 8.14e+04)
[10/10 16:05:50     78s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[10/10 16:05:50     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2756.0M
[10/10 16:05:50     78s] Iteration  2: Total net bbox = 1.202e+05 (4.24e+04 7.78e+04)
[10/10 16:05:50     78s]               Est.  stn bbox = 1.273e+05 (4.59e+04 8.14e+04)
[10/10 16:05:50     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2756.0M
[10/10 16:05:50     78s] OPERPROF:       Starting InitSKP at level 4, MEM:2756.0M, EPOCH TIME: 1760126750.529290
[10/10 16:05:50     78s] Ignore, current top cell is top_lvl.
[10/10 16:05:50     78s] 
[10/10 16:05:50     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/10 16:05:50     78s] TLC MultiMap info (StdDelay):
[10/10 16:05:50     78s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[10/10 16:05:50     78s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[10/10 16:05:50     78s]  Setting StdDelay to: 37.6ps
[10/10 16:05:50     78s] 
[10/10 16:05:50     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/10 16:05:50     78s] 
[10/10 16:05:50     78s] TimeStamp Deleting Cell Server Begin ...
[10/10 16:05:50     78s] 
[10/10 16:05:50     78s] TimeStamp Deleting Cell Server End ...
[10/10 16:05:50     78s] 
[10/10 16:05:50     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/10 16:05:50     78s] TLC MultiMap info (StdDelay):
[10/10 16:05:50     78s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[10/10 16:05:50     78s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[10/10 16:05:50     78s]  Setting StdDelay to: 37.6ps
[10/10 16:05:50     78s] 
[10/10 16:05:50     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/10 16:05:50     78s] 
[10/10 16:05:50     78s] TimeStamp Deleting Cell Server Begin ...
[10/10 16:05:50     78s] 
[10/10 16:05:50     78s] TimeStamp Deleting Cell Server End ...
[10/10 16:05:50     78s] 
[10/10 16:05:50     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/10 16:05:50     78s] TLC MultiMap info (StdDelay):
[10/10 16:05:50     78s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[10/10 16:05:50     78s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[10/10 16:05:50     78s]  Setting StdDelay to: 37.6ps
[10/10 16:05:50     78s] 
[10/10 16:05:50     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/10 16:05:51     79s] Unignore, current top cell is top_lvl.
[10/10 16:05:51     79s] OPERPROF:       Finished InitSKP at level 4, CPU:0.782, REAL:0.796, MEM:2804.0M, EPOCH TIME: 1760126751.325195
[10/10 16:05:51     79s] *** Finished SKP initialization (cpu=0:00:00.8, real=0:00:01.0)***
[10/10 16:05:51     79s] SKP will use view:
[10/10 16:05:51     79s]   tt_v1.8_25C_Nominal_25_func
[10/10 16:05:51     79s] exp_mt_sequential is set from setPlaceMode option to 1
[10/10 16:05:51     79s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[10/10 16:05:51     79s] place_exp_mt_interval set to default 32
[10/10 16:05:51     79s] place_exp_mt_interval_bias (first half) set to default 0.750000
[10/10 16:05:51     79s] Iteration  3: Total net bbox = 1.024e+05 (3.28e+04 6.96e+04)
[10/10 16:05:51     79s]               Est.  stn bbox = 1.130e+05 (3.87e+04 7.43e+04)
[10/10 16:05:51     79s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 2777.1M
[10/10 16:05:51     79s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[10/10 16:05:51     79s] Iteration  4: Total net bbox = 9.876e+04 (3.17e+04 6.70e+04)
[10/10 16:05:51     79s]               Est.  stn bbox = 1.084e+05 (3.74e+04 7.10e+04)
[10/10 16:05:51     79s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[10/10 16:05:51     79s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2779.4M
[10/10 16:05:51     79s] Iteration  5: Total net bbox = 9.876e+04 (3.17e+04 6.70e+04)
[10/10 16:05:51     79s]               Est.  stn bbox = 1.084e+05 (3.74e+04 7.10e+04)
[10/10 16:05:51     79s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2779.4M
[10/10 16:05:51     79s] OPERPROF:     Finished NP-Place at level 3, CPU:0.969, REAL:0.987, MEM:2779.4M, EPOCH TIME: 1760126751.460179
[10/10 16:05:51     79s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.977, REAL:1.995, MEM:2779.4M, EPOCH TIME: 1760126751.462509
[10/10 16:05:51     79s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:2779.4M, EPOCH TIME: 1760126751.471711
[10/10 16:05:51     79s] Ignore, current top cell is top_lvl.
[10/10 16:05:51     79s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/10 16:05:51     79s] Unignore, current top cell is top_lvl.
[10/10 16:05:51     79s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.004, MEM:2779.4M, EPOCH TIME: 1760126751.475288
[10/10 16:05:51     79s] OPERPROF:   Starting NP-MAIN at level 2, MEM:2779.4M, EPOCH TIME: 1760126751.475757
[10/10 16:05:51     79s] OPERPROF:     Starting NP-Place at level 3, MEM:2780.6M, EPOCH TIME: 1760126751.481474
[10/10 16:05:51     79s] current cut-level : 4, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[10/10 16:05:51     79s] Iteration  6: Total net bbox = 9.375e+04 (2.94e+04 6.44e+04)
[10/10 16:05:51     79s]               Est.  stn bbox = 1.025e+05 (3.47e+04 6.78e+04)
[10/10 16:05:51     79s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 2779.3M
[10/10 16:05:51     79s] OPERPROF:     Finished NP-Place at level 3, CPU:0.403, REAL:0.434, MEM:2779.3M, EPOCH TIME: 1760126751.915332
[10/10 16:05:51     79s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.412, REAL:0.443, MEM:2779.3M, EPOCH TIME: 1760126751.918979
[10/10 16:05:51     79s] 
[10/10 16:05:51     79s] Iteration  7: Total net bbox = 9.493e+04 (3.05e+04 6.44e+04)
[10/10 16:05:51     79s]               Est.  stn bbox = 1.038e+05 (3.59e+04 6.79e+04)
[10/10 16:05:51     79s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2779.3M
[10/10 16:05:51     79s] Iteration  8: Total net bbox = 9.493e+04 (3.05e+04 6.44e+04)
[10/10 16:05:51     79s]               Est.  stn bbox = 1.038e+05 (3.59e+04 6.79e+04)
[10/10 16:05:51     79s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2779.3M
[10/10 16:05:51     79s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:2779.3M, EPOCH TIME: 1760126751.936887
[10/10 16:05:51     79s] Ignore, current top cell is top_lvl.
[10/10 16:05:51     79s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/10 16:05:51     79s] Unignore, current top cell is top_lvl.
[10/10 16:05:51     79s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.001, MEM:2779.3M, EPOCH TIME: 1760126751.937817
[10/10 16:05:51     79s] OPERPROF:   Starting NP-MAIN at level 2, MEM:2779.3M, EPOCH TIME: 1760126751.938358
[10/10 16:05:51     79s] OPERPROF:     Starting NP-Place at level 3, MEM:2780.0M, EPOCH TIME: 1760126751.945020
[10/10 16:05:51     79s] current cut-level : 5, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[10/10 16:05:52     80s] OPERPROF:     Finished NP-Place at level 3, CPU:0.360, REAL:0.382, MEM:2780.1M, EPOCH TIME: 1760126752.327323
[10/10 16:05:52     80s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.369, REAL:0.391, MEM:2780.1M, EPOCH TIME: 1760126752.329449
[10/10 16:05:52     80s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:2780.1M, EPOCH TIME: 1760126752.329683
[10/10 16:05:52     80s] Ignore, current top cell is top_lvl.
[10/10 16:05:52     80s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/10 16:05:52     80s] Unignore, current top cell is top_lvl.
[10/10 16:05:52     80s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.001, MEM:2780.1M, EPOCH TIME: 1760126752.330660
[10/10 16:05:52     80s] Ignore, current top cell is top_lvl.
[10/10 16:05:52     80s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:2780.1M, EPOCH TIME: 1760126752.331463
[10/10 16:05:52     80s] Starting Early Global Route rough congestion estimation: mem = 2780.1M
[10/10 16:05:52     80s] (I)      Initializing eGR engine (rough)
[10/10 16:05:52     80s] Set min layer with design mode ( 1 )
[10/10 16:05:52     80s] Set max layer with design mode ( 5 )
[10/10 16:05:52     80s] (I)      clean place blk overflow:
[10/10 16:05:52     80s] (I)      H : enabled 0.60 0
[10/10 16:05:52     80s] (I)      V : enabled 0.60 0
[10/10 16:05:52     80s] (I)      Initializing eGR engine (rough)
[10/10 16:05:52     80s] Set min layer with design mode ( 1 )
[10/10 16:05:52     80s] Set max layer with design mode ( 5 )
[10/10 16:05:52     80s] (I)      clean place blk overflow:
[10/10 16:05:52     80s] (I)      H : enabled 0.60 0
[10/10 16:05:52     80s] (I)      V : enabled 0.60 0
[10/10 16:05:52     80s] (I)      Running eGR Rough flow
[10/10 16:05:52     80s] (I)      # wire layers (front) : 6
[10/10 16:05:52     80s] (I)      # wire layers (back)  : 0
[10/10 16:05:52     80s] (I)      min wire layer : 1
[10/10 16:05:52     80s] (I)      max wire layer : 5
[10/10 16:05:52     80s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.68 MB )
[10/10 16:05:52     80s] (I)      # cut layers (front) : 5
[10/10 16:05:52     80s] (I)      # cut layers (back)  : 0
[10/10 16:05:52     80s] (I)      min cut layer : 1
[10/10 16:05:52     80s] (I)      max cut layer : 4
[10/10 16:05:52     80s] (I)      ================================ Layers ================================
[10/10 16:05:52     80s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:05:52     80s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[10/10 16:05:52     80s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:05:52     80s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[10/10 16:05:52     80s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[10/10 16:05:52     80s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:05:52     80s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[10/10 16:05:52     80s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:05:52     80s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[10/10 16:05:52     80s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:05:52     80s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[10/10 16:05:52     80s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:05:52     80s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[10/10 16:05:52     80s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[10/10 16:05:52     80s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:05:52     80s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[10/10 16:05:52     80s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[10/10 16:05:52     80s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:05:52     80s] (I)      Started Import and model ( Curr Mem: 2.68 MB )
[10/10 16:05:52     80s] (I)      == Non-default Options ==
[10/10 16:05:52     80s] (I)      Print mode                                         : 2
[10/10 16:05:52     80s] (I)      Stop if highly congested                           : false
[10/10 16:05:52     80s] (I)      Local connection modeling                          : true
[10/10 16:05:52     80s] (I)      Maximum routing layer                              : 5
[10/10 16:05:52     80s] (I)      Minimum routing layer                              : 1
[10/10 16:05:52     80s] (I)      Top routing layer                                  : 5
[10/10 16:05:52     80s] (I)      Bottom routing layer                               : 1
[10/10 16:05:52     80s] (I)      Assign partition pins                              : false
[10/10 16:05:52     80s] (I)      Support large GCell                                : true
[10/10 16:05:52     80s] (I)      Number of threads                                  : 1
[10/10 16:05:52     80s] (I)      Number of rows per GCell                           : 9
[10/10 16:05:52     80s] (I)      Max num rows per GCell                             : 32
[10/10 16:05:52     80s] (I)      Route tie net to shape                             : auto
[10/10 16:05:52     80s] (I)      Method to set GCell size                           : row
[10/10 16:05:52     80s] (I)      Tie hi/lo max distance                             : 41.400000
[10/10 16:05:52     80s] (I)      Counted 12915 PG shapes. eGR will not process PG shapes layer by layer.
[10/10 16:05:52     80s] (I)      Removed 1 out of boundary tracks from layer 3
[10/10 16:05:52     80s] (I)      ============== Pin Summary ==============
[10/10 16:05:52     80s] (I)      +-------+--------+---------+------------+
[10/10 16:05:52     80s] (I)      | Layer | # pins | % total |      Group |
[10/10 16:05:52     80s] (I)      +-------+--------+---------+------------+
[10/10 16:05:52     80s] (I)      |     1 |   2530 |  100.00 |        Pin |
[10/10 16:05:52     80s] (I)      |     2 |      0 |    0.00 | Pin access |
[10/10 16:05:52     80s] (I)      |     3 |      0 |    0.00 | Pin access |
[10/10 16:05:52     80s] (I)      |     4 |      0 |    0.00 |      Other |
[10/10 16:05:52     80s] (I)      |     5 |      0 |    0.00 |      Other |
[10/10 16:05:52     80s] (I)      +-------+--------+---------+------------+
[10/10 16:05:52     80s] (I)      Custom ignore net properties:
[10/10 16:05:52     80s] (I)      1 : NotLegal
[10/10 16:05:52     80s] (I)      Default ignore net properties:
[10/10 16:05:52     80s] (I)      1 : Special
[10/10 16:05:52     80s] (I)      2 : Analog
[10/10 16:05:52     80s] (I)      3 : Fixed
[10/10 16:05:52     80s] (I)      4 : Skipped
[10/10 16:05:52     80s] (I)      5 : MixedSignal
[10/10 16:05:52     80s] (I)      Prerouted net properties:
[10/10 16:05:52     80s] (I)      1 : NotLegal
[10/10 16:05:52     80s] (I)      2 : Special
[10/10 16:05:52     80s] (I)      3 : Analog
[10/10 16:05:52     80s] (I)      4 : Fixed
[10/10 16:05:52     80s] (I)      5 : Skipped
[10/10 16:05:52     80s] (I)      6 : MixedSignal
[10/10 16:05:52     80s] (I)      Early global route reroute all routable nets
[10/10 16:05:52     80s] (I)      Use row-based GCell size
[10/10 16:05:52     80s] (I)      Use row-based GCell align
[10/10 16:05:52     80s] (I)      layer 0 area = 83000
[10/10 16:05:52     80s] (I)      layer 1 area = 67600
[10/10 16:05:52     80s] (I)      layer 2 area = 240000
[10/10 16:05:52     80s] (I)      layer 3 area = 240000
[10/10 16:05:52     80s] (I)      layer 4 area = 4000000
[10/10 16:05:52     80s] (I)      GCell unit size   : 4140
[10/10 16:05:52     80s] (I)      GCell multiplier  : 9
[10/10 16:05:52     80s] (I)      GCell row height  : 4140
[10/10 16:05:52     80s] (I)      Actual row height : 4140
[10/10 16:05:52     80s] (I)      GCell align ref   : 29900 29900
[10/10 16:05:52     80s] (I)      Track table information for default rule: 
[10/10 16:05:52     80s] (I)      met1 has single uniform track structure
[10/10 16:05:52     80s] (I)      met2 has single uniform track structure
[10/10 16:05:52     80s] (I)      met3 has single uniform track structure
[10/10 16:05:52     80s] (I)      met4 has single uniform track structure
[10/10 16:05:52     80s] (I)      met5 has single uniform track structure
[10/10 16:05:52     80s] (I)      =============== Default via ===============
[10/10 16:05:52     80s] (I)      +---+------------------+------------------+
[10/10 16:05:52     80s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[10/10 16:05:52     80s] (I)      +---+------------------+------------------+
[10/10 16:05:52     80s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[10/10 16:05:52     80s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[10/10 16:05:52     80s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[10/10 16:05:52     80s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[10/10 16:05:52     80s] (I)      +---+------------------+------------------+
[10/10 16:05:52     80s] (I)      Design has 4 placement macros with 4 shapes. 
[10/10 16:05:52     80s] (I)      Read 24552 PG shapes
[10/10 16:05:52     80s] (I)      Read 0 clock shapes
[10/10 16:05:52     80s] (I)      Read 0 other shapes
[10/10 16:05:52     80s] (I)      #Routing Blockages  : 8
[10/10 16:05:52     80s] (I)      #Bump Blockages     : 0
[10/10 16:05:52     80s] (I)      #Instance Blockages : 11919
[10/10 16:05:52     80s] (I)      #PG Blockages       : 24552
[10/10 16:05:52     80s] (I)      #Halo Blockages     : 0
[10/10 16:05:52     80s] (I)      #Boundary Blockages : 0
[10/10 16:05:52     80s] (I)      #Clock Blockages    : 0
[10/10 16:05:52     80s] (I)      #Other Blockages    : 0
[10/10 16:05:52     80s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/10 16:05:52     80s] (I)      #prerouted nets         : 0
[10/10 16:05:52     80s] (I)      #prerouted special nets : 0
[10/10 16:05:52     80s] (I)      #prerouted wires        : 0
[10/10 16:05:52     80s] (I)      Read 894 nets ( ignored 0 )
[10/10 16:05:52     80s] (I)        Front-side 894 ( ignored 0 )
[10/10 16:05:52     80s] (I)        Back-side  0 ( ignored 0 )
[10/10 16:05:52     80s] (I)        Both-side  0 ( ignored 0 )
[10/10 16:05:52     80s] (I)      handle routing halo
[10/10 16:05:52     80s] (I)      Reading macro buffers
[10/10 16:05:52     80s] (I)      Number of macro buffers: 0
[10/10 16:05:52     80s] (I)      Handle net priority by net group ordering
[10/10 16:05:52     80s] (I)      original grid = 28 x 35
[10/10 16:05:52     80s] (I)      merged grid = 28 x 35
[10/10 16:05:52     80s] (I)      Read Num Blocks=36479  Num Prerouted Wires=0  Num CS=0
[10/10 16:05:52     80s] (I)      Layer 0 (H) : #blockages 15980 : #preroutes 0
[10/10 16:05:52     80s] (I)      Layer 1 (V) : #blockages 7256 : #preroutes 0
[10/10 16:05:52     80s] (I)      Layer 2 (H) : #blockages 7416 : #preroutes 0
[10/10 16:05:52     80s] (I)      Layer 3 (V) : #blockages 5004 : #preroutes 0
[10/10 16:05:52     80s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 0
[10/10 16:05:52     80s] (I)      Number of ignored nets                =      0
[10/10 16:05:52     80s] (I)      Number of connected nets              =      0
[10/10 16:05:52     80s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/10 16:05:52     80s] (I)      Number of clock nets                  =      1.  Ignored: No
[10/10 16:05:52     80s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/10 16:05:52     80s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/10 16:05:52     80s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/10 16:05:52     80s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/10 16:05:52     80s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/10 16:05:52     80s] (I)      There are 1 clock nets ( 1 with NDR ).
[10/10 16:05:52     80s] (I)      Ndr track 0 does not exist
[10/10 16:05:52     80s] (I)      Ndr track 0 does not exist
[10/10 16:05:52     80s] (I)      ---------------------Grid Graph Info--------------------
[10/10 16:05:52     80s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[10/10 16:05:52     80s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[10/10 16:05:52     80s] (I)      Site width          :   460  (dbu)
[10/10 16:05:52     80s] (I)      Row height          :  4140  (dbu)
[10/10 16:05:52     80s] (I)      GCell row height    :  4140  (dbu)
[10/10 16:05:52     80s] (I)      GCell width         : 37260  (dbu)
[10/10 16:05:52     80s] (I)      GCell height        : 37260  (dbu)
[10/10 16:05:52     80s] (I)      Grid                :    28    35     5
[10/10 16:05:52     80s] (I)      Layer numbers       :     1     2     3     4     5
[10/10 16:05:52     80s] (I)      Layer name         :  met1  met2  met3  met4  met5
[10/10 16:05:52     80s] (I)      Vertical capacity   :     0 37260     0 37260     0
[10/10 16:05:52     80s] (I)      Horizontal capacity : 37260     0 37260     0 37260
[10/10 16:05:52     80s] (I)      Default wire width  :   140   140   300   300  1600
[10/10 16:05:52     80s] (I)      Default wire space  :   140   140   300   300  1600
[10/10 16:05:52     80s] (I)      Default wire pitch  :   280   280   600   600  3200
[10/10 16:05:52     80s] (I)      Default pitch size  :   460   460   610   615  3660
[10/10 16:05:52     80s] (I)      First track coord   :   460   460   620   380  4280
[10/10 16:05:52     80s] (I)      Num tracks per GCell: 81.00 81.00 61.08 60.59 10.18
[10/10 16:05:52     80s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[10/10 16:05:52     80s] (I)      --------------------------------------------------------
[10/10 16:05:52     80s] 
[10/10 16:05:52     80s] (I)      == Routing rule table ==
[10/10 16:05:52     80s] (I)       ID  Name       #Nets 
[10/10 16:05:52     80s] (I)      ----------------------
[10/10 16:05:52     80s] (I)        0                 1 
[10/10 16:05:52     80s] (I)        1  (Default)    893 
[10/10 16:05:52     80s] (I)      ======== NDR :  =========
[10/10 16:05:52     80s] (I)      +--------------+--------+
[10/10 16:05:52     80s] (I)      |           ID |      0 |
[10/10 16:05:52     80s] (I)      |      Default |     no |
[10/10 16:05:52     80s] (I)      |  Clk Special |     no |
[10/10 16:05:52     80s] (I)      | Hard spacing |     no |
[10/10 16:05:52     80s] (I)      |    NDR track | (none) |
[10/10 16:05:52     80s] (I)      |      NDR via | (none) |
[10/10 16:05:52     80s] (I)      |  Extra space |      1 |
[10/10 16:05:52     80s] (I)      |      Shields |      0 |
[10/10 16:05:52     80s] (I)      |   Demand (H) |      2 |
[10/10 16:05:52     80s] (I)      |   Demand (V) |      2 |
[10/10 16:05:52     80s] (I)      |        #Nets |      1 |
[10/10 16:05:52     80s] (I)      +--------------+--------+
[10/10 16:05:52     80s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:05:52     80s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:05:52     80s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:05:52     80s] (I)      |  met1    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:05:52     80s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:05:52     80s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:05:52     80s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:05:52     80s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[10/10 16:05:52     80s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:05:52     80s] (I)      ==== NDR : (Default) ====
[10/10 16:05:52     80s] (I)      +--------------+--------+
[10/10 16:05:52     80s] (I)      |           ID |      1 |
[10/10 16:05:52     80s] (I)      |      Default |    yes |
[10/10 16:05:52     80s] (I)      |  Clk Special |     no |
[10/10 16:05:52     80s] (I)      | Hard spacing |     no |
[10/10 16:05:52     80s] (I)      |    NDR track | (none) |
[10/10 16:05:52     80s] (I)      |      NDR via | (none) |
[10/10 16:05:52     80s] (I)      |  Extra space |      0 |
[10/10 16:05:52     80s] (I)      |      Shields |      0 |
[10/10 16:05:52     80s] (I)      |   Demand (H) |      1 |
[10/10 16:05:52     80s] (I)      |   Demand (V) |      1 |
[10/10 16:05:52     80s] (I)      |        #Nets |    893 |
[10/10 16:05:52     80s] (I)      +--------------+--------+
[10/10 16:05:52     80s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:05:52     80s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:05:52     80s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:05:52     80s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:05:52     80s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:05:52     80s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[10/10 16:05:52     80s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[10/10 16:05:52     80s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[10/10 16:05:52     80s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:05:52     80s] (I)      =============== Blocked Tracks ===============
[10/10 16:05:52     80s] (I)      +-------+---------+----------+---------------+
[10/10 16:05:52     80s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/10 16:05:52     80s] (I)      +-------+---------+----------+---------------+
[10/10 16:05:52     80s] (I)      |     1 |   79212 |    41758 |        52.72% |
[10/10 16:05:52     80s] (I)      |     2 |   78015 |    43850 |        56.21% |
[10/10 16:05:52     80s] (I)      |     3 |   59724 |    35000 |        58.60% |
[10/10 16:05:52     80s] (I)      |     4 |   58380 |    33380 |        57.18% |
[10/10 16:05:52     80s] (I)      |     5 |    9940 |     3411 |        34.32% |
[10/10 16:05:52     80s] (I)      +-------+---------+----------+---------------+
[10/10 16:05:52     80s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.08 sec, Curr Mem: 2.68 MB )
[10/10 16:05:52     80s] (I)      Reset routing kernel
[10/10 16:05:52     80s] (I)      numLocalWires=2352  numGlobalNetBranches=634  numLocalNetBranches=544
[10/10 16:05:52     80s] (I)      totalPins=2742  totalGlobalPin=1130 (41.21%)
[10/10 16:05:52     80s] (I)      total 2D Cap : 146195 = (78064 H, 68131 V)
[10/10 16:05:52     80s] (I)      total 2D Demand : 122 = (122 H, 0 V)
[10/10 16:05:52     80s] (I)      init route region map
[10/10 16:05:52     80s] (I)      #blocked regions = 0
[10/10 16:05:52     80s] (I)      #non-blocked regions = 1
[10/10 16:05:52     80s] (I)      init safety region map
[10/10 16:05:52     80s] (I)      #blocked regions = 0
[10/10 16:05:52     80s] (I)      #non-blocked regions = 1
[10/10 16:05:52     80s] (I)      
[10/10 16:05:52     80s] (I)      ============  Phase 1a Route ============
[10/10 16:05:52     80s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 85
[10/10 16:05:52     80s] (I)      Usage: 3512 = (1762 H, 1750 V) = (2.26% H, 2.57% V) = (6.565e+04um H, 6.520e+04um V)
[10/10 16:05:52     80s] (I)      
[10/10 16:05:52     80s] (I)      ============  Phase 1b Route ============
[10/10 16:05:52     80s] (I)      Usage: 3512 = (1762 H, 1750 V) = (2.26% H, 2.57% V) = (6.565e+04um H, 6.520e+04um V)
[10/10 16:05:52     80s] (I)      eGR overflow: 2.93% H + 0.00% V
[10/10 16:05:52     80s] 
[10/10 16:05:52     80s] (I)      Updating congestion map
[10/10 16:05:52     80s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[10/10 16:05:52     80s] (I)      Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.11 sec, Curr Mem: 2.68 MB )
[10/10 16:05:52     80s] Finished Early Global Route rough congestion estimation: mem = 2778.6M
[10/10 16:05:52     80s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.046, REAL:0.126, MEM:2778.6M, EPOCH TIME: 1760126752.457100
[10/10 16:05:52     80s] earlyGlobalRoute rough estimation gcell size 9 row height
[10/10 16:05:52     80s] Unignore, current top cell is top_lvl.
[10/10 16:05:52     80s] OPERPROF:   Starting CDPad at level 2, MEM:2778.6M, EPOCH TIME: 1760126752.457570
[10/10 16:05:52     80s] CDPadU 0.030 -> 0.031. R=0.022, N=760, GS=37.260
[10/10 16:05:52     80s] OPERPROF:   Finished CDPad at level 2, CPU:0.028, REAL:0.029, MEM:2778.8M, EPOCH TIME: 1760126752.486202
[10/10 16:05:52     80s] OPERPROF:   Starting NP-MAIN at level 2, MEM:2778.8M, EPOCH TIME: 1760126752.486485
[10/10 16:05:52     80s] OPERPROF:     Starting NP-Place at level 3, MEM:2779.6M, EPOCH TIME: 1760126752.492253
[10/10 16:05:52     80s] OPERPROF:     Finished NP-Place at level 3, CPU:0.042, REAL:0.043, MEM:2785.8M, EPOCH TIME: 1760126752.534907
[10/10 16:05:52     80s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.050, REAL:0.051, MEM:2785.8M, EPOCH TIME: 1760126752.537059
[10/10 16:05:52     80s] Global placement CDP skipped at cutLevel 9.
[10/10 16:05:52     80s] Iteration  9: Total net bbox = 9.371e+04 (2.96e+04 6.41e+04)
[10/10 16:05:52     80s]               Est.  stn bbox = 1.024e+05 (3.50e+04 6.74e+04)
[10/10 16:05:52     80s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 2785.8M
[10/10 16:05:52     80s] Iteration 10: Total net bbox = 9.371e+04 (2.96e+04 6.41e+04)
[10/10 16:05:52     80s]               Est.  stn bbox = 1.024e+05 (3.50e+04 6.74e+04)
[10/10 16:05:52     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2785.8M
[10/10 16:05:52     80s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:2785.8M, EPOCH TIME: 1760126752.547506
[10/10 16:05:52     80s] Ignore, current top cell is top_lvl.
[10/10 16:05:52     80s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/10 16:05:52     80s] Unignore, current top cell is top_lvl.
[10/10 16:05:52     80s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.001, MEM:2785.8M, EPOCH TIME: 1760126752.548313
[10/10 16:05:52     80s] OPERPROF:   Starting NP-MAIN at level 2, MEM:2785.8M, EPOCH TIME: 1760126752.548796
[10/10 16:05:52     80s] OPERPROF:     Starting NP-Place at level 3, MEM:2786.1M, EPOCH TIME: 1760126752.554262
[10/10 16:05:52     80s] current cut-level : 6, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[10/10 16:05:52     80s] OPERPROF:     Finished NP-Place at level 3, CPU:0.160, REAL:0.168, MEM:2786.1M, EPOCH TIME: 1760126752.722623
[10/10 16:05:52     80s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.167, REAL:0.176, MEM:2786.1M, EPOCH TIME: 1760126752.724859
[10/10 16:05:52     80s] Legalizing MH Cells... 0 / 0 (level 6) on top_lvl
[10/10 16:05:52     80s] MH legal: No MH instances from GP
[10/10 16:05:52     80s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[10/10 16:05:52     80s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2786.1M, DRC: 0)
[10/10 16:05:52     80s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:2786.1M, EPOCH TIME: 1760126752.726171
[10/10 16:05:52     80s] Ignore, current top cell is top_lvl.
[10/10 16:05:52     80s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/10 16:05:52     80s] Unignore, current top cell is top_lvl.
[10/10 16:05:52     80s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.001, MEM:2786.1M, EPOCH TIME: 1760126752.727202
[10/10 16:05:52     80s] Ignore, current top cell is top_lvl.
[10/10 16:05:52     80s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:2786.1M, EPOCH TIME: 1760126752.727603
[10/10 16:05:52     80s] Starting Early Global Route rough congestion estimation: mem = 2786.1M
[10/10 16:05:52     80s] (I)      Initializing eGR engine (rough)
[10/10 16:05:52     80s] Set min layer with design mode ( 1 )
[10/10 16:05:52     80s] Set max layer with design mode ( 5 )
[10/10 16:05:52     80s] (I)      clean place blk overflow:
[10/10 16:05:52     80s] (I)      H : enabled 0.60 0
[10/10 16:05:52     80s] (I)      V : enabled 0.60 0
[10/10 16:05:52     80s] (I)      Initializing eGR engine (rough)
[10/10 16:05:52     80s] Set min layer with design mode ( 1 )
[10/10 16:05:52     80s] Set max layer with design mode ( 5 )
[10/10 16:05:52     80s] (I)      clean place blk overflow:
[10/10 16:05:52     80s] (I)      H : enabled 0.60 0
[10/10 16:05:52     80s] (I)      V : enabled 0.60 0
[10/10 16:05:52     80s] (I)      Started Early Global Route kernel ( Curr Mem: 2.68 MB )
[10/10 16:05:52     80s] (I)      Running eGR Rough flow
[10/10 16:05:52     80s] (I)      # wire layers (front) : 6
[10/10 16:05:52     80s] (I)      # wire layers (back)  : 0
[10/10 16:05:52     80s] (I)      min wire layer : 1
[10/10 16:05:52     80s] (I)      max wire layer : 5
[10/10 16:05:52     80s] (I)      # cut layers (front) : 5
[10/10 16:05:52     80s] (I)      # cut layers (back)  : 0
[10/10 16:05:52     80s] (I)      min cut layer : 1
[10/10 16:05:52     80s] (I)      max cut layer : 4
[10/10 16:05:52     80s] (I)      ================================ Layers ================================
[10/10 16:05:52     80s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:05:52     80s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[10/10 16:05:52     80s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:05:52     80s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[10/10 16:05:52     80s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[10/10 16:05:52     80s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:05:52     80s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[10/10 16:05:52     80s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:05:52     80s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[10/10 16:05:52     80s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:05:52     80s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[10/10 16:05:52     80s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:05:52     80s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[10/10 16:05:52     80s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[10/10 16:05:52     80s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:05:52     80s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[10/10 16:05:52     80s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[10/10 16:05:52     80s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:05:52     80s] (I)      Started Import and model ( Curr Mem: 2.68 MB )
[10/10 16:05:52     80s] (I)      == Non-default Options ==
[10/10 16:05:52     80s] (I)      Print mode                                         : 2
[10/10 16:05:52     80s] (I)      Stop if highly congested                           : false
[10/10 16:05:52     80s] (I)      Local connection modeling                          : true
[10/10 16:05:52     80s] (I)      Maximum routing layer                              : 5
[10/10 16:05:52     80s] (I)      Minimum routing layer                              : 1
[10/10 16:05:52     80s] (I)      Top routing layer                                  : 5
[10/10 16:05:52     80s] (I)      Bottom routing layer                               : 1
[10/10 16:05:52     80s] (I)      Assign partition pins                              : false
[10/10 16:05:52     80s] (I)      Support large GCell                                : true
[10/10 16:05:52     80s] (I)      Number of threads                                  : 1
[10/10 16:05:52     80s] (I)      Number of rows per GCell                           : 5
[10/10 16:05:52     80s] (I)      Max num rows per GCell                             : 32
[10/10 16:05:52     80s] (I)      Route tie net to shape                             : auto
[10/10 16:05:52     80s] (I)      Method to set GCell size                           : row
[10/10 16:05:52     80s] (I)      Tie hi/lo max distance                             : 41.400000
[10/10 16:05:52     80s] (I)      Counted 12915 PG shapes. eGR will not process PG shapes layer by layer.
[10/10 16:05:52     80s] (I)      Removed 1 out of boundary tracks from layer 3
[10/10 16:05:52     80s] (I)      ============== Pin Summary ==============
[10/10 16:05:52     80s] (I)      +-------+--------+---------+------------+
[10/10 16:05:52     80s] (I)      | Layer | # pins | % total |      Group |
[10/10 16:05:52     80s] (I)      +-------+--------+---------+------------+
[10/10 16:05:52     80s] (I)      |     1 |   2530 |  100.00 |        Pin |
[10/10 16:05:52     80s] (I)      |     2 |      0 |    0.00 | Pin access |
[10/10 16:05:52     80s] (I)      |     3 |      0 |    0.00 | Pin access |
[10/10 16:05:52     80s] (I)      |     4 |      0 |    0.00 |      Other |
[10/10 16:05:52     80s] (I)      |     5 |      0 |    0.00 |      Other |
[10/10 16:05:52     80s] (I)      +-------+--------+---------+------------+
[10/10 16:05:52     80s] (I)      Custom ignore net properties:
[10/10 16:05:52     80s] (I)      1 : NotLegal
[10/10 16:05:52     80s] (I)      Default ignore net properties:
[10/10 16:05:52     80s] (I)      1 : Special
[10/10 16:05:52     80s] (I)      2 : Analog
[10/10 16:05:52     80s] (I)      3 : Fixed
[10/10 16:05:52     80s] (I)      4 : Skipped
[10/10 16:05:52     80s] (I)      5 : MixedSignal
[10/10 16:05:52     80s] (I)      Prerouted net properties:
[10/10 16:05:52     80s] (I)      1 : NotLegal
[10/10 16:05:52     80s] (I)      2 : Special
[10/10 16:05:52     80s] (I)      3 : Analog
[10/10 16:05:52     80s] (I)      4 : Fixed
[10/10 16:05:52     80s] (I)      5 : Skipped
[10/10 16:05:52     80s] (I)      6 : MixedSignal
[10/10 16:05:52     80s] (I)      Early global route reroute all routable nets
[10/10 16:05:52     80s] (I)      Use row-based GCell size
[10/10 16:05:52     80s] (I)      Use row-based GCell align
[10/10 16:05:52     80s] (I)      layer 0 area = 83000
[10/10 16:05:52     80s] (I)      layer 1 area = 67600
[10/10 16:05:52     80s] (I)      layer 2 area = 240000
[10/10 16:05:52     80s] (I)      layer 3 area = 240000
[10/10 16:05:52     80s] (I)      layer 4 area = 4000000
[10/10 16:05:52     80s] (I)      GCell unit size   : 4140
[10/10 16:05:52     80s] (I)      GCell multiplier  : 5
[10/10 16:05:52     80s] (I)      GCell row height  : 4140
[10/10 16:05:52     80s] (I)      Actual row height : 4140
[10/10 16:05:52     80s] (I)      GCell align ref   : 29900 29900
[10/10 16:05:52     80s] (I)      Track table information for default rule: 
[10/10 16:05:52     80s] (I)      met1 has single uniform track structure
[10/10 16:05:52     80s] (I)      met2 has single uniform track structure
[10/10 16:05:52     80s] (I)      met3 has single uniform track structure
[10/10 16:05:52     80s] (I)      met4 has single uniform track structure
[10/10 16:05:52     80s] (I)      met5 has single uniform track structure
[10/10 16:05:52     80s] (I)      =============== Default via ===============
[10/10 16:05:52     80s] (I)      +---+------------------+------------------+
[10/10 16:05:52     80s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[10/10 16:05:52     80s] (I)      +---+------------------+------------------+
[10/10 16:05:52     80s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[10/10 16:05:52     80s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[10/10 16:05:52     80s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[10/10 16:05:52     80s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[10/10 16:05:52     80s] (I)      +---+------------------+------------------+
[10/10 16:05:52     80s] (I)      Design has 4 placement macros with 4 shapes. 
[10/10 16:05:52     80s] (I)      Read 24552 PG shapes from cache
[10/10 16:05:52     80s] (I)      Read 0 clock shapes
[10/10 16:05:52     80s] (I)      Read 0 other shapes
[10/10 16:05:52     80s] (I)      #Routing Blockages  : 8
[10/10 16:05:52     80s] (I)      #Bump Blockages     : 0
[10/10 16:05:52     80s] (I)      #Instance Blockages : 11919
[10/10 16:05:52     80s] (I)      #PG Blockages       : 24552
[10/10 16:05:52     80s] (I)      #Halo Blockages     : 0
[10/10 16:05:52     80s] (I)      #Boundary Blockages : 0
[10/10 16:05:52     80s] (I)      #Clock Blockages    : 0
[10/10 16:05:52     80s] (I)      #Other Blockages    : 0
[10/10 16:05:52     80s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/10 16:05:52     80s] (I)      #prerouted nets         : 0
[10/10 16:05:52     80s] (I)      #prerouted special nets : 0
[10/10 16:05:52     80s] (I)      #prerouted wires        : 0
[10/10 16:05:52     80s] (I)      Read 894 nets ( ignored 0 )
[10/10 16:05:52     80s] (I)        Front-side 894 ( ignored 0 )
[10/10 16:05:52     80s] (I)        Back-side  0 ( ignored 0 )
[10/10 16:05:52     80s] (I)        Both-side  0 ( ignored 0 )
[10/10 16:05:52     80s] (I)      handle routing halo
[10/10 16:05:52     80s] (I)      Reading macro buffers
[10/10 16:05:52     80s] (I)      Number of macro buffers: 0
[10/10 16:05:52     80s] (I)      Handle net priority by net group ordering
[10/10 16:05:52     80s] (I)      original grid = 50 x 63
[10/10 16:05:52     80s] (I)      merged grid = 50 x 63
[10/10 16:05:52     80s] (I)      Read Num Blocks=36479  Num Prerouted Wires=0  Num CS=0
[10/10 16:05:52     80s] (I)      Layer 0 (H) : #blockages 15980 : #preroutes 0
[10/10 16:05:52     80s] (I)      Layer 1 (V) : #blockages 7256 : #preroutes 0
[10/10 16:05:52     80s] (I)      Layer 2 (H) : #blockages 7416 : #preroutes 0
[10/10 16:05:52     80s] (I)      Layer 3 (V) : #blockages 5004 : #preroutes 0
[10/10 16:05:52     80s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 0
[10/10 16:05:52     80s] (I)      Number of ignored nets                =      0
[10/10 16:05:52     80s] (I)      Number of connected nets              =      0
[10/10 16:05:52     80s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/10 16:05:52     80s] (I)      Number of clock nets                  =      1.  Ignored: No
[10/10 16:05:52     80s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/10 16:05:52     80s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/10 16:05:52     80s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/10 16:05:52     80s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/10 16:05:52     80s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/10 16:05:52     80s] (I)      There are 1 clock nets ( 1 with NDR ).
[10/10 16:05:52     80s] (I)      Ndr track 0 does not exist
[10/10 16:05:52     80s] (I)      Ndr track 0 does not exist
[10/10 16:05:52     80s] (I)      ---------------------Grid Graph Info--------------------
[10/10 16:05:52     80s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[10/10 16:05:52     80s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[10/10 16:05:52     80s] (I)      Site width          :   460  (dbu)
[10/10 16:05:52     80s] (I)      Row height          :  4140  (dbu)
[10/10 16:05:52     80s] (I)      GCell row height    :  4140  (dbu)
[10/10 16:05:52     80s] (I)      GCell width         : 20700  (dbu)
[10/10 16:05:52     80s] (I)      GCell height        : 20700  (dbu)
[10/10 16:05:52     80s] (I)      Grid                :    50    63     5
[10/10 16:05:52     80s] (I)      Layer numbers       :     1     2     3     4     5
[10/10 16:05:52     80s] (I)      Layer name         :  met1  met2  met3  met4  met5
[10/10 16:05:52     80s] (I)      Vertical capacity   :     0 20700     0 20700     0
[10/10 16:05:52     80s] (I)      Horizontal capacity : 20700     0 20700     0 20700
[10/10 16:05:52     80s] (I)      Default wire width  :   140   140   300   300  1600
[10/10 16:05:52     80s] (I)      Default wire space  :   140   140   300   300  1600
[10/10 16:05:52     80s] (I)      Default wire pitch  :   280   280   600   600  3200
[10/10 16:05:52     80s] (I)      Default pitch size  :   460   460   610   615  3660
[10/10 16:05:52     80s] (I)      First track coord   :   460   460   620   380  4280
[10/10 16:05:52     80s] (I)      Num tracks per GCell: 45.00 45.00 33.93 33.66  5.66
[10/10 16:05:52     80s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[10/10 16:05:52     80s] (I)      --------------------------------------------------------
[10/10 16:05:52     80s] 
[10/10 16:05:52     80s] (I)      == Routing rule table ==
[10/10 16:05:52     80s] (I)       ID  Name       #Nets 
[10/10 16:05:52     80s] (I)      ----------------------
[10/10 16:05:52     80s] (I)        0                 1 
[10/10 16:05:52     80s] (I)        1  (Default)    893 
[10/10 16:05:52     80s] (I)      ======== NDR :  =========
[10/10 16:05:52     80s] (I)      +--------------+--------+
[10/10 16:05:52     80s] (I)      |           ID |      0 |
[10/10 16:05:52     80s] (I)      |      Default |     no |
[10/10 16:05:52     80s] (I)      |  Clk Special |     no |
[10/10 16:05:52     80s] (I)      | Hard spacing |     no |
[10/10 16:05:52     80s] (I)      |    NDR track | (none) |
[10/10 16:05:52     80s] (I)      |      NDR via | (none) |
[10/10 16:05:52     80s] (I)      |  Extra space |      1 |
[10/10 16:05:52     80s] (I)      |      Shields |      0 |
[10/10 16:05:52     80s] (I)      |   Demand (H) |      2 |
[10/10 16:05:52     80s] (I)      |   Demand (V) |      2 |
[10/10 16:05:52     80s] (I)      |        #Nets |      1 |
[10/10 16:05:52     80s] (I)      +--------------+--------+
[10/10 16:05:52     80s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:05:52     80s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:05:52     80s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:05:52     80s] (I)      |  met1    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:05:52     80s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:05:52     80s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:05:52     80s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:05:52     80s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[10/10 16:05:52     80s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:05:52     80s] (I)      ==== NDR : (Default) ====
[10/10 16:05:52     80s] (I)      +--------------+--------+
[10/10 16:05:52     80s] (I)      |           ID |      1 |
[10/10 16:05:52     80s] (I)      |      Default |    yes |
[10/10 16:05:52     80s] (I)      |  Clk Special |     no |
[10/10 16:05:52     80s] (I)      | Hard spacing |     no |
[10/10 16:05:52     80s] (I)      |    NDR track | (none) |
[10/10 16:05:52     80s] (I)      |      NDR via | (none) |
[10/10 16:05:52     80s] (I)      |  Extra space |      0 |
[10/10 16:05:52     80s] (I)      |      Shields |      0 |
[10/10 16:05:52     80s] (I)      |   Demand (H) |      1 |
[10/10 16:05:52     80s] (I)      |   Demand (V) |      1 |
[10/10 16:05:52     80s] (I)      |        #Nets |    893 |
[10/10 16:05:52     80s] (I)      +--------------+--------+
[10/10 16:05:52     80s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:05:52     80s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:05:52     80s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:05:52     80s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:05:52     80s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:05:52     80s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[10/10 16:05:52     80s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[10/10 16:05:52     80s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[10/10 16:05:52     80s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:05:52     80s] (I)      =============== Blocked Tracks ===============
[10/10 16:05:52     80s] (I)      +-------+---------+----------+---------------+
[10/10 16:05:52     80s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/10 16:05:52     80s] (I)      +-------+---------+----------+---------------+
[10/10 16:05:52     80s] (I)      |     1 |  141450 |    71635 |        50.64% |
[10/10 16:05:52     80s] (I)      |     2 |  140427 |    74378 |        52.97% |
[10/10 16:05:52     80s] (I)      |     3 |  106650 |    54468 |        51.07% |
[10/10 16:05:52     80s] (I)      |     4 |  105084 |    57879 |        55.08% |
[10/10 16:05:52     80s] (I)      |     5 |   17750 |     6075 |        34.23% |
[10/10 16:05:52     80s] (I)      +-------+---------+----------+---------------+
[10/10 16:05:52     80s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.09 sec, Curr Mem: 2.68 MB )
[10/10 16:05:52     80s] (I)      Reset routing kernel
[10/10 16:05:52     80s] (I)      numLocalWires=1869  numGlobalNetBranches=574  numLocalNetBranches=362
[10/10 16:05:52     80s] (I)      totalPins=2742  totalGlobalPin=1488 (54.27%)
[10/10 16:05:52     80s] (I)      total 2D Cap : 263202 = (138863 H, 124339 V)
[10/10 16:05:52     80s] (I)      total 2D Demand : 186 = (186 H, 0 V)
[10/10 16:05:52     80s] (I)      init route region map
[10/10 16:05:52     80s] (I)      #blocked regions = 0
[10/10 16:05:52     80s] (I)      #non-blocked regions = 1
[10/10 16:05:52     80s] (I)      init safety region map
[10/10 16:05:52     80s] (I)      #blocked regions = 0
[10/10 16:05:52     80s] (I)      #non-blocked regions = 1
[10/10 16:05:52     80s] (I)      
[10/10 16:05:52     80s] (I)      ============  Phase 1a Route ============
[10/10 16:05:52     80s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 160
[10/10 16:05:52     80s] (I)      Usage: 7731 = (4632 H, 3099 V) = (3.34% H, 2.49% V) = (9.588e+04um H, 6.415e+04um V)
[10/10 16:05:52     80s] (I)      
[10/10 16:05:52     80s] (I)      ============  Phase 1b Route ============
[10/10 16:05:52     80s] (I)      Usage: 7731 = (4632 H, 3099 V) = (3.34% H, 2.49% V) = (9.588e+04um H, 6.415e+04um V)
[10/10 16:05:52     80s] (I)      eGR overflow: 5.20% H + 0.52% V
[10/10 16:05:52     80s] 
[10/10 16:05:52     80s] (I)      Updating congestion map
[10/10 16:05:52     80s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[10/10 16:05:52     80s] (I)      Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.11 sec, Curr Mem: 2.68 MB )
[10/10 16:05:52     80s] Finished Early Global Route rough congestion estimation: mem = 2780.6M
[10/10 16:05:52     80s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.050, REAL:0.125, MEM:2780.6M, EPOCH TIME: 1760126752.852228
[10/10 16:05:52     80s] earlyGlobalRoute rough estimation gcell size 5 row height
[10/10 16:05:52     80s] Unignore, current top cell is top_lvl.
[10/10 16:05:52     80s] OPERPROF:   Starting CDPad at level 2, MEM:2780.6M, EPOCH TIME: 1760126752.852655
[10/10 16:05:52     80s] CDPadU 0.031 -> 0.040. R=0.022, N=760, GS=20.700
[10/10 16:05:52     80s] OPERPROF:   Finished CDPad at level 2, CPU:0.035, REAL:0.036, MEM:2780.8M, EPOCH TIME: 1760126752.888816
[10/10 16:05:52     80s] OPERPROF:   Starting NP-MAIN at level 2, MEM:2780.8M, EPOCH TIME: 1760126752.889084
[10/10 16:05:52     80s] OPERPROF:     Starting NP-Place at level 3, MEM:2781.6M, EPOCH TIME: 1760126752.894728
[10/10 16:05:52     80s] OPERPROF:     Finished NP-Place at level 3, CPU:0.042, REAL:0.043, MEM:2787.6M, EPOCH TIME: 1760126752.937354
[10/10 16:05:52     80s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.050, REAL:0.050, MEM:2787.6M, EPOCH TIME: 1760126752.939509
[10/10 16:05:52     80s] Global placement CDP skipped at cutLevel 11.
[10/10 16:05:52     80s] Iteration 11: Total net bbox = 9.347e+04 (2.94e+04 6.41e+04)
[10/10 16:05:52     80s]               Est.  stn bbox = 1.022e+05 (3.47e+04 6.75e+04)
[10/10 16:05:52     80s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2787.6M
[10/10 16:05:52     80s] Adjust Halo Group For DCLS Group
[10/10 16:05:52     80s] Iteration 12: Total net bbox = 9.347e+04 (2.94e+04 6.41e+04)
[10/10 16:05:52     80s]               Est.  stn bbox = 1.022e+05 (3.47e+04 6.75e+04)
[10/10 16:05:52     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2787.6M
[10/10 16:05:52     80s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:2787.6M, EPOCH TIME: 1760126752.951731
[10/10 16:05:52     80s] Ignore, current top cell is top_lvl.
[10/10 16:05:52     80s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/10 16:05:52     80s] Unignore, current top cell is top_lvl.
[10/10 16:05:52     80s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.001, MEM:2787.6M, EPOCH TIME: 1760126752.952289
[10/10 16:05:52     80s] OPERPROF:   Starting NP-MAIN at level 2, MEM:2787.6M, EPOCH TIME: 1760126752.952723
[10/10 16:05:52     80s] OPERPROF:     Starting NP-Place at level 3, MEM:2788.2M, EPOCH TIME: 1760126752.958406
[10/10 16:05:52     80s] current cut-level : 7, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[10/10 16:05:53     81s] OPERPROF:     Finished NP-Place at level 3, CPU:0.535, REAL:0.563, MEM:2789.9M, EPOCH TIME: 1760126753.521140
[10/10 16:05:53     81s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.542, REAL:0.571, MEM:2789.9M, EPOCH TIME: 1760126753.523392
[10/10 16:05:53     81s] Legalizing MH Cells... 0 / 0 (level 7) on top_lvl
[10/10 16:05:53     81s] MH legal: No MH instances from GP
[10/10 16:05:53     81s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[10/10 16:05:53     81s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2789.9M, DRC: 0)
[10/10 16:05:53     81s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:2789.9M, EPOCH TIME: 1760126753.524426
[10/10 16:05:53     81s] Ignore, current top cell is top_lvl.
[10/10 16:05:53     81s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/10 16:05:53     81s] Unignore, current top cell is top_lvl.
[10/10 16:05:53     81s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.001, MEM:2789.9M, EPOCH TIME: 1760126753.525221
[10/10 16:05:53     81s] Ignore, current top cell is top_lvl.
[10/10 16:05:53     81s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:2789.9M, EPOCH TIME: 1760126753.525572
[10/10 16:05:53     81s] Starting Early Global Route rough congestion estimation: mem = 2789.9M
[10/10 16:05:53     81s] (I)      Initializing eGR engine (rough)
[10/10 16:05:53     81s] Set min layer with design mode ( 1 )
[10/10 16:05:53     81s] Set max layer with design mode ( 5 )
[10/10 16:05:53     81s] (I)      clean place blk overflow:
[10/10 16:05:53     81s] (I)      H : enabled 0.60 0
[10/10 16:05:53     81s] (I)      V : enabled 0.60 0
[10/10 16:05:53     81s] (I)      Initializing eGR engine (rough)
[10/10 16:05:53     81s] Set min layer with design mode ( 1 )
[10/10 16:05:53     81s] Set max layer with design mode ( 5 )
[10/10 16:05:53     81s] (I)      clean place blk overflow:
[10/10 16:05:53     81s] (I)      H : enabled 0.60 0
[10/10 16:05:53     81s] (I)      V : enabled 0.60 0
[10/10 16:05:53     81s] (I)      Started Early Global Route kernel ( Curr Mem: 2.69 MB )
[10/10 16:05:53     81s] (I)      Running eGR Rough flow
[10/10 16:05:53     81s] (I)      # wire layers (front) : 6
[10/10 16:05:53     81s] (I)      # wire layers (back)  : 0
[10/10 16:05:53     81s] (I)      min wire layer : 1
[10/10 16:05:53     81s] (I)      max wire layer : 5
[10/10 16:05:53     81s] (I)      # cut layers (front) : 5
[10/10 16:05:53     81s] (I)      # cut layers (back)  : 0
[10/10 16:05:53     81s] (I)      min cut layer : 1
[10/10 16:05:53     81s] (I)      max cut layer : 4
[10/10 16:05:53     81s] (I)      ================================ Layers ================================
[10/10 16:05:53     81s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:05:53     81s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[10/10 16:05:53     81s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:05:53     81s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[10/10 16:05:53     81s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[10/10 16:05:53     81s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:05:53     81s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[10/10 16:05:53     81s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:05:53     81s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[10/10 16:05:53     81s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:05:53     81s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[10/10 16:05:53     81s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:05:53     81s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[10/10 16:05:53     81s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[10/10 16:05:53     81s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:05:53     81s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[10/10 16:05:53     81s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[10/10 16:05:53     81s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:05:53     81s] (I)      Started Import and model ( Curr Mem: 2.69 MB )
[10/10 16:05:53     81s] (I)      == Non-default Options ==
[10/10 16:05:53     81s] (I)      Print mode                                         : 2
[10/10 16:05:53     81s] (I)      Stop if highly congested                           : false
[10/10 16:05:53     81s] (I)      Local connection modeling                          : true
[10/10 16:05:53     81s] (I)      Maximum routing layer                              : 5
[10/10 16:05:53     81s] (I)      Minimum routing layer                              : 1
[10/10 16:05:53     81s] (I)      Top routing layer                                  : 5
[10/10 16:05:53     81s] (I)      Bottom routing layer                               : 1
[10/10 16:05:53     81s] (I)      Assign partition pins                              : false
[10/10 16:05:53     81s] (I)      Support large GCell                                : true
[10/10 16:05:53     81s] (I)      Number of threads                                  : 1
[10/10 16:05:53     81s] (I)      Number of rows per GCell                           : 3
[10/10 16:05:53     81s] (I)      Max num rows per GCell                             : 32
[10/10 16:05:53     81s] (I)      Route tie net to shape                             : auto
[10/10 16:05:53     81s] (I)      Method to set GCell size                           : row
[10/10 16:05:53     81s] (I)      Tie hi/lo max distance                             : 41.400000
[10/10 16:05:53     81s] (I)      Counted 12915 PG shapes. eGR will not process PG shapes layer by layer.
[10/10 16:05:53     81s] (I)      Removed 1 out of boundary tracks from layer 3
[10/10 16:05:53     81s] (I)      ============== Pin Summary ==============
[10/10 16:05:53     81s] (I)      +-------+--------+---------+------------+
[10/10 16:05:53     81s] (I)      | Layer | # pins | % total |      Group |
[10/10 16:05:53     81s] (I)      +-------+--------+---------+------------+
[10/10 16:05:53     81s] (I)      |     1 |   2530 |  100.00 |        Pin |
[10/10 16:05:53     81s] (I)      |     2 |      0 |    0.00 | Pin access |
[10/10 16:05:53     81s] (I)      |     3 |      0 |    0.00 | Pin access |
[10/10 16:05:53     81s] (I)      |     4 |      0 |    0.00 |      Other |
[10/10 16:05:53     81s] (I)      |     5 |      0 |    0.00 |      Other |
[10/10 16:05:53     81s] (I)      +-------+--------+---------+------------+
[10/10 16:05:53     81s] (I)      Custom ignore net properties:
[10/10 16:05:53     81s] (I)      1 : NotLegal
[10/10 16:05:53     81s] (I)      Default ignore net properties:
[10/10 16:05:53     81s] (I)      1 : Special
[10/10 16:05:53     81s] (I)      2 : Analog
[10/10 16:05:53     81s] (I)      3 : Fixed
[10/10 16:05:53     81s] (I)      4 : Skipped
[10/10 16:05:53     81s] (I)      5 : MixedSignal
[10/10 16:05:53     81s] (I)      Prerouted net properties:
[10/10 16:05:53     81s] (I)      1 : NotLegal
[10/10 16:05:53     81s] (I)      2 : Special
[10/10 16:05:53     81s] (I)      3 : Analog
[10/10 16:05:53     81s] (I)      4 : Fixed
[10/10 16:05:53     81s] (I)      5 : Skipped
[10/10 16:05:53     81s] (I)      6 : MixedSignal
[10/10 16:05:53     81s] (I)      Early global route reroute all routable nets
[10/10 16:05:53     81s] (I)      Use row-based GCell size
[10/10 16:05:53     81s] (I)      Use row-based GCell align
[10/10 16:05:53     81s] (I)      layer 0 area = 83000
[10/10 16:05:53     81s] (I)      layer 1 area = 67600
[10/10 16:05:53     81s] (I)      layer 2 area = 240000
[10/10 16:05:53     81s] (I)      layer 3 area = 240000
[10/10 16:05:53     81s] (I)      layer 4 area = 4000000
[10/10 16:05:53     81s] (I)      GCell unit size   : 4140
[10/10 16:05:53     81s] (I)      GCell multiplier  : 3
[10/10 16:05:53     81s] (I)      GCell row height  : 4140
[10/10 16:05:53     81s] (I)      Actual row height : 4140
[10/10 16:05:53     81s] (I)      GCell align ref   : 29900 29900
[10/10 16:05:53     81s] (I)      Track table information for default rule: 
[10/10 16:05:53     81s] (I)      met1 has single uniform track structure
[10/10 16:05:53     81s] (I)      met2 has single uniform track structure
[10/10 16:05:53     81s] (I)      met3 has single uniform track structure
[10/10 16:05:53     81s] (I)      met4 has single uniform track structure
[10/10 16:05:53     81s] (I)      met5 has single uniform track structure
[10/10 16:05:53     81s] (I)      =============== Default via ===============
[10/10 16:05:53     81s] (I)      +---+------------------+------------------+
[10/10 16:05:53     81s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[10/10 16:05:53     81s] (I)      +---+------------------+------------------+
[10/10 16:05:53     81s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[10/10 16:05:53     81s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[10/10 16:05:53     81s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[10/10 16:05:53     81s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[10/10 16:05:53     81s] (I)      +---+------------------+------------------+
[10/10 16:05:53     81s] (I)      Design has 4 placement macros with 4 shapes. 
[10/10 16:05:53     81s] (I)      Read 24552 PG shapes from cache
[10/10 16:05:53     81s] (I)      Read 0 clock shapes
[10/10 16:05:53     81s] (I)      Read 0 other shapes
[10/10 16:05:53     81s] (I)      #Routing Blockages  : 8
[10/10 16:05:53     81s] (I)      #Bump Blockages     : 0
[10/10 16:05:53     81s] (I)      #Instance Blockages : 11919
[10/10 16:05:53     81s] (I)      #PG Blockages       : 24552
[10/10 16:05:53     81s] (I)      #Halo Blockages     : 0
[10/10 16:05:53     81s] (I)      #Boundary Blockages : 0
[10/10 16:05:53     81s] (I)      #Clock Blockages    : 0
[10/10 16:05:53     81s] (I)      #Other Blockages    : 0
[10/10 16:05:53     81s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/10 16:05:53     81s] (I)      #prerouted nets         : 0
[10/10 16:05:53     81s] (I)      #prerouted special nets : 0
[10/10 16:05:53     81s] (I)      #prerouted wires        : 0
[10/10 16:05:53     81s] (I)      Read 894 nets ( ignored 0 )
[10/10 16:05:53     81s] (I)        Front-side 894 ( ignored 0 )
[10/10 16:05:53     81s] (I)        Back-side  0 ( ignored 0 )
[10/10 16:05:53     81s] (I)        Both-side  0 ( ignored 0 )
[10/10 16:05:53     81s] (I)      handle routing halo
[10/10 16:05:53     81s] (I)      Reading macro buffers
[10/10 16:05:53     81s] (I)      Number of macro buffers: 0
[10/10 16:05:53     81s] (I)      Handle net priority by net group ordering
[10/10 16:05:53     81s] (I)      original grid = 83 x 105
[10/10 16:05:53     81s] (I)      merged grid = 83 x 105
[10/10 16:05:53     81s] (I)      Read Num Blocks=36479  Num Prerouted Wires=0  Num CS=0
[10/10 16:05:53     81s] (I)      Layer 0 (H) : #blockages 15980 : #preroutes 0
[10/10 16:05:53     81s] (I)      Layer 1 (V) : #blockages 7256 : #preroutes 0
[10/10 16:05:53     81s] (I)      Layer 2 (H) : #blockages 7416 : #preroutes 0
[10/10 16:05:53     81s] (I)      Layer 3 (V) : #blockages 5004 : #preroutes 0
[10/10 16:05:53     81s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 0
[10/10 16:05:53     81s] (I)      Number of ignored nets                =      0
[10/10 16:05:53     81s] (I)      Number of connected nets              =      0
[10/10 16:05:53     81s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/10 16:05:53     81s] (I)      Number of clock nets                  =      1.  Ignored: No
[10/10 16:05:53     81s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/10 16:05:53     81s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/10 16:05:53     81s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/10 16:05:53     81s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/10 16:05:53     81s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/10 16:05:53     81s] (I)      There are 1 clock nets ( 1 with NDR ).
[10/10 16:05:53     81s] (I)      Ndr track 0 does not exist
[10/10 16:05:53     81s] (I)      Ndr track 0 does not exist
[10/10 16:05:53     81s] (I)      ---------------------Grid Graph Info--------------------
[10/10 16:05:53     81s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[10/10 16:05:53     81s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[10/10 16:05:53     81s] (I)      Site width          :   460  (dbu)
[10/10 16:05:53     81s] (I)      Row height          :  4140  (dbu)
[10/10 16:05:53     81s] (I)      GCell row height    :  4140  (dbu)
[10/10 16:05:53     81s] (I)      GCell width         : 12420  (dbu)
[10/10 16:05:53     81s] (I)      GCell height        : 12420  (dbu)
[10/10 16:05:53     81s] (I)      Grid                :    83   105     5
[10/10 16:05:53     81s] (I)      Layer numbers       :     1     2     3     4     5
[10/10 16:05:53     81s] (I)      Layer name         :  met1  met2  met3  met4  met5
[10/10 16:05:53     81s] (I)      Vertical capacity   :     0 12420     0 12420     0
[10/10 16:05:53     81s] (I)      Horizontal capacity : 12420     0 12420     0 12420
[10/10 16:05:53     81s] (I)      Default wire width  :   140   140   300   300  1600
[10/10 16:05:53     81s] (I)      Default wire space  :   140   140   300   300  1600
[10/10 16:05:53     81s] (I)      Default wire pitch  :   280   280   600   600  3200
[10/10 16:05:53     81s] (I)      Default pitch size  :   460   460   610   615  3660
[10/10 16:05:53     81s] (I)      First track coord   :   460   460   620   380  4280
[10/10 16:05:53     81s] (I)      Num tracks per GCell: 27.00 27.00 20.36 20.20  3.39
[10/10 16:05:53     81s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[10/10 16:05:53     81s] (I)      --------------------------------------------------------
[10/10 16:05:53     81s] 
[10/10 16:05:53     81s] (I)      == Routing rule table ==
[10/10 16:05:53     81s] (I)       ID  Name       #Nets 
[10/10 16:05:53     81s] (I)      ----------------------
[10/10 16:05:53     81s] (I)        0                 1 
[10/10 16:05:53     81s] (I)        1  (Default)    893 
[10/10 16:05:53     81s] (I)      ======== NDR :  =========
[10/10 16:05:53     81s] (I)      +--------------+--------+
[10/10 16:05:53     81s] (I)      |           ID |      0 |
[10/10 16:05:53     81s] (I)      |      Default |     no |
[10/10 16:05:53     81s] (I)      |  Clk Special |     no |
[10/10 16:05:53     81s] (I)      | Hard spacing |     no |
[10/10 16:05:53     81s] (I)      |    NDR track | (none) |
[10/10 16:05:53     81s] (I)      |      NDR via | (none) |
[10/10 16:05:53     81s] (I)      |  Extra space |      1 |
[10/10 16:05:53     81s] (I)      |      Shields |      0 |
[10/10 16:05:53     81s] (I)      |   Demand (H) |      2 |
[10/10 16:05:53     81s] (I)      |   Demand (V) |      2 |
[10/10 16:05:53     81s] (I)      |        #Nets |      1 |
[10/10 16:05:53     81s] (I)      +--------------+--------+
[10/10 16:05:53     81s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:05:53     81s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:05:53     81s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:05:53     81s] (I)      |  met1    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:05:53     81s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:05:53     81s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:05:53     81s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:05:53     81s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[10/10 16:05:53     81s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:05:53     81s] (I)      ==== NDR : (Default) ====
[10/10 16:05:53     81s] (I)      +--------------+--------+
[10/10 16:05:53     81s] (I)      |           ID |      1 |
[10/10 16:05:53     81s] (I)      |      Default |    yes |
[10/10 16:05:53     81s] (I)      |  Clk Special |     no |
[10/10 16:05:53     81s] (I)      | Hard spacing |     no |
[10/10 16:05:53     81s] (I)      |    NDR track | (none) |
[10/10 16:05:53     81s] (I)      |      NDR via | (none) |
[10/10 16:05:53     81s] (I)      |  Extra space |      0 |
[10/10 16:05:53     81s] (I)      |      Shields |      0 |
[10/10 16:05:53     81s] (I)      |   Demand (H) |      1 |
[10/10 16:05:53     81s] (I)      |   Demand (V) |      1 |
[10/10 16:05:53     81s] (I)      |        #Nets |    893 |
[10/10 16:05:53     81s] (I)      +--------------+--------+
[10/10 16:05:53     81s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:05:53     81s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:05:53     81s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:05:53     81s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:05:53     81s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:05:53     81s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[10/10 16:05:53     81s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[10/10 16:05:53     81s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[10/10 16:05:53     81s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:05:53     81s] (I)      =============== Blocked Tracks ===============
[10/10 16:05:53     81s] (I)      +-------+---------+----------+---------------+
[10/10 16:05:53     81s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/10 16:05:53     81s] (I)      +-------+---------+----------+---------------+
[10/10 16:05:53     81s] (I)      |     1 |  234807 |   118113 |        50.30% |
[10/10 16:05:53     81s] (I)      |     2 |  234045 |   123694 |        52.85% |
[10/10 16:05:53     81s] (I)      |     3 |  177039 |    87589 |        49.47% |
[10/10 16:05:53     81s] (I)      |     4 |  175140 |    94788 |        54.12% |
[10/10 16:05:53     81s] (I)      |     5 |   29465 |    10045 |        34.09% |
[10/10 16:05:53     81s] (I)      +-------+---------+----------+---------------+
[10/10 16:05:53     81s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.10 sec, Curr Mem: 2.69 MB )
[10/10 16:05:53     81s] (I)      Reset routing kernel
[10/10 16:05:53     81s] (I)      numLocalWires=1191  numGlobalNetBranches=344  numLocalNetBranches=253
[10/10 16:05:53     81s] (I)      totalPins=2742  totalGlobalPin=1911 (69.69%)
[10/10 16:05:53     81s] (I)      total 2D Cap : 439051 = (230870 H, 208181 V)
[10/10 16:05:53     81s] (I)      total 2D Demand : 236 = (236 H, 0 V)
[10/10 16:05:53     81s] (I)      init route region map
[10/10 16:05:53     81s] (I)      #blocked regions = 0
[10/10 16:05:53     81s] (I)      #non-blocked regions = 1
[10/10 16:05:53     81s] (I)      init safety region map
[10/10 16:05:53     81s] (I)      #blocked regions = 0
[10/10 16:05:53     81s] (I)      #non-blocked regions = 1
[10/10 16:05:53     81s] (I)      
[10/10 16:05:53     81s] (I)      ============  Phase 1a Route ============
[10/10 16:05:53     81s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 85
[10/10 16:05:53     81s] (I)      Usage: 10489 = (5172 H, 5317 V) = (2.24% H, 2.55% V) = (6.424e+04um H, 6.604e+04um V)
[10/10 16:05:53     81s] (I)      
[10/10 16:05:53     81s] (I)      ============  Phase 1b Route ============
[10/10 16:05:53     81s] (I)      Usage: 10489 = (5172 H, 5317 V) = (2.24% H, 2.55% V) = (6.424e+04um H, 6.604e+04um V)
[10/10 16:05:53     81s] (I)      eGR overflow: 0.73% H + 4.95% V
[10/10 16:05:53     81s] 
[10/10 16:05:53     81s] (I)      Updating congestion map
[10/10 16:05:53     81s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[10/10 16:05:53     81s] (I)      Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.14 sec, Curr Mem: 2.69 MB )
[10/10 16:05:53     81s] Finished Early Global Route rough congestion estimation: mem = 2784.0M
[10/10 16:05:53     81s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.059, REAL:0.154, MEM:2784.0M, EPOCH TIME: 1760126753.679622
[10/10 16:05:53     81s] earlyGlobalRoute rough estimation gcell size 3 row height
[10/10 16:05:53     81s] Unignore, current top cell is top_lvl.
[10/10 16:05:53     81s] OPERPROF:   Starting CDPad at level 2, MEM:2784.0M, EPOCH TIME: 1760126753.680070
[10/10 16:05:53     81s] CDPadU 0.040 -> 0.040. R=0.022, N=760, GS=12.420
[10/10 16:05:53     81s] OPERPROF:   Finished CDPad at level 2, CPU:0.053, REAL:0.054, MEM:2784.3M, EPOCH TIME: 1760126753.733639
[10/10 16:05:53     81s] OPERPROF:   Starting NP-MAIN at level 2, MEM:2784.3M, EPOCH TIME: 1760126753.733904
[10/10 16:05:53     81s] OPERPROF:     Starting NP-Place at level 3, MEM:2785.0M, EPOCH TIME: 1760126753.739359
[10/10 16:05:53     81s] OPERPROF:     Finished NP-Place at level 3, CPU:0.047, REAL:0.048, MEM:2792.0M, EPOCH TIME: 1760126753.786922
[10/10 16:05:53     81s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.055, REAL:0.055, MEM:2792.0M, EPOCH TIME: 1760126753.789146
[10/10 16:05:53     81s] Global placement CDP skipped at cutLevel 13.
[10/10 16:05:53     81s] Iteration 13: Total net bbox = 9.361e+04 (2.91e+04 6.45e+04)
[10/10 16:05:53     81s]               Est.  stn bbox = 1.028e+05 (3.48e+04 6.80e+04)
[10/10 16:05:53     81s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 2792.0M
[10/10 16:05:53     81s] Iteration 14: Total net bbox = 9.361e+04 (2.91e+04 6.45e+04)
[10/10 16:05:53     81s]               Est.  stn bbox = 1.028e+05 (3.48e+04 6.80e+04)
[10/10 16:05:53     81s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2792.0M
[10/10 16:05:53     81s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:2792.0M, EPOCH TIME: 1760126753.804693
[10/10 16:05:53     81s] Ignore, current top cell is top_lvl.
[10/10 16:05:53     81s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/10 16:05:53     81s] Unignore, current top cell is top_lvl.
[10/10 16:05:53     81s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.001, MEM:2792.0M, EPOCH TIME: 1760126753.805323
[10/10 16:05:53     81s] Legalizing MH Cells... 0 / 0 (level 9) on top_lvl
[10/10 16:05:53     81s] MH legal: No MH instances from GP
[10/10 16:05:53     81s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[10/10 16:05:53     81s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2792.0M, DRC: 0)
[10/10 16:05:53     81s] OPERPROF:   Starting NP-MAIN at level 2, MEM:2792.0M, EPOCH TIME: 1760126753.806955
[10/10 16:05:53     81s] OPERPROF:     Starting NP-Place at level 3, MEM:2792.0M, EPOCH TIME: 1760126753.812221
[10/10 16:05:53     81s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[10/10 16:05:54     81s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[10/10 16:05:54     81s] GP RA stats: MHOnly 0 nrInst 760 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[10/10 16:05:54     82s] OPERPROF:       Starting NP-Blockage-Aware-Snap at level 4, MEM:2794.4M, EPOCH TIME: 1760126754.546729
[10/10 16:05:54     82s] OPERPROF:       Finished NP-Blockage-Aware-Snap at level 4, CPU:0.008, REAL:0.008, MEM:2796.9M, EPOCH TIME: 1760126754.554694
[10/10 16:05:54     82s] OPERPROF:     Finished NP-Place at level 3, CPU:0.704, REAL:0.743, MEM:2796.3M, EPOCH TIME: 1760126754.555187
[10/10 16:05:54     82s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.711, REAL:0.751, MEM:2795.6M, EPOCH TIME: 1760126754.557608
[10/10 16:05:54     82s] Iteration 15: Total net bbox = 9.533e+04 (2.96e+04 6.57e+04)
[10/10 16:05:54     82s]               Est.  stn bbox = 1.047e+05 (3.55e+04 6.92e+04)
[10/10 16:05:54     82s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 2795.6M
[10/10 16:05:54     82s] [adp] clock
[10/10 16:05:54     82s] [adp] weight, nr nets, wire length
[10/10 16:05:54     82s] [adp]      0        1  1961.380000
[10/10 16:05:54     82s] [adp] data
[10/10 16:05:54     82s] [adp] weight, nr nets, wire length
[10/10 16:05:54     82s] [adp]      0      893  93373.219000
[10/10 16:05:54     82s] [adp] 0.000000|0.000000|0.000000
[10/10 16:05:54     82s] Iteration 16: Total net bbox = 9.533e+04 (2.96e+04 6.57e+04)
[10/10 16:05:54     82s]               Est.  stn bbox = 1.047e+05 (3.55e+04 6.92e+04)
[10/10 16:05:54     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2795.6M
[10/10 16:05:54     82s] Finished Global Placement (cpu=0:00:03.7, real=0:00:05.0, mem=2795.6M)
[10/10 16:05:54     82s] Clear WL Bound Manager after Global Placement... 
[10/10 16:05:54     82s] 0 delay mode for cte disabled.
[10/10 16:05:54     82s] SKP cleared!
[10/10 16:05:54     82s] OPERPROF: Finished spIPlaceForNP at level 1, CPU:3.732, REAL:5.147, MEM:2794.7M, EPOCH TIME: 1760126754.604369
[10/10 16:05:54     82s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:2794.7M, EPOCH TIME: 1760126754.604487
[10/10 16:05:54     82s] Deleting eGR PG blockage cache
[10/10 16:05:54     82s] Disable eGR PG blockage caching
[10/10 16:05:54     82s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:2794.7M, EPOCH TIME: 1760126754.604545
[10/10 16:05:54     82s] Ignore, current top cell is top_lvl.
[10/10 16:05:54     82s] Info: 0 clock gating cells identified, 0 (on average) moved 0/8
[10/10 16:05:54     82s] Saved padding area to DB
[10/10 16:05:54     82s] Cell top_lvl LLGs are deleted
[10/10 16:05:54     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:404).
[10/10 16:05:54     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:54     82s] # Resetting pin-track-align track data.
[10/10 16:05:54     82s] Solver runtime cpu: 0:00:01.8 real: 0:00:02.0
[10/10 16:05:54     82s] Core Placement runtime cpu: 0:00:03.3 real: 0:00:05.0
[10/10 16:05:54     82s] **INFO user setting to run inv-resyn!
[10/10 16:05:54     82s] *** Starting nbf detetable inverters collection (mem=2794.7M) ***
[10/10 16:05:54     82s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:2794.7M, EPOCH TIME: 1760126754.608013
[10/10 16:05:54     82s] Memory usage before memory release/compaction is 2794.7
[10/10 16:05:54     82s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:05:54     82s] Memory usage at beginning of DPlace-Init is 2778.0M.
[10/10 16:05:54     82s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2778.0M, EPOCH TIME: 1760126754.610136
[10/10 16:05:54     82s] Processing tracks to init pin-track alignment.
[10/10 16:05:54     82s] z: 2, totalTracks: 1
[10/10 16:05:54     82s] z: 4, totalTracks: 1
[10/10 16:05:54     82s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:05:54     82s] Cell top_lvl LLGs are deleted
[10/10 16:05:54     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:54     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:54     82s] # Building top_lvl llgBox search-tree.
[10/10 16:05:54     82s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2778.0M, EPOCH TIME: 1760126754.638539
[10/10 16:05:54     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:54     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:54     82s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:2778.0M, EPOCH TIME: 1760126754.638755
[10/10 16:05:54     82s] Max number of tech site patterns supported in site array is 256.
[10/10 16:05:54     82s] Core basic site is CoreSite
[10/10 16:05:54     82s] After signature check, allow fast init is true, keep pre-filter is true.
[10/10 16:05:54     82s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/10 16:05:54     82s] Fast DP-INIT is on for default
[10/10 16:05:54     82s] Keep-away cache is enable on metals: 1-5
[10/10 16:05:54     82s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/10 16:05:54     82s] Atter site array init, number of instance map data is 0.
[10/10 16:05:54     82s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.010, REAL:0.011, MEM:2778.0M, EPOCH TIME: 1760126754.650006
[10/10 16:05:54     82s] 
[10/10 16:05:54     82s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:05:54     82s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:05:54     82s] # Starting Bad Lib Cell Checking (CMU) 
[10/10 16:05:54     82s] OPERPROF:       Starting CMU at level 4, MEM:2778.0M, EPOCH TIME: 1760126754.654182
[10/10 16:05:54     82s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.002, MEM:2778.0M, EPOCH TIME: 1760126754.655720
[10/10 16:05:54     82s] 
[10/10 16:05:54     82s] Bad Lib Cell Checking (CMU) is done! (0)
[10/10 16:05:54     82s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.017, REAL:0.019, MEM:2778.9M, EPOCH TIME: 1760126754.657506
[10/10 16:05:54     82s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2778.9M, EPOCH TIME: 1760126754.657586
[10/10 16:05:54     82s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2778.9M, EPOCH TIME: 1760126754.657699
[10/10 16:05:54     82s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2778.9MB).
[10/10 16:05:54     82s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.054, REAL:0.057, MEM:2778.9M, EPOCH TIME: 1760126754.667365
[10/10 16:05:54     82s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.056, REAL:0.059, MEM:2778.9M, EPOCH TIME: 1760126754.667438
[10/10 16:05:54     82s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2778.9M, EPOCH TIME: 1760126754.671393
[10/10 16:05:54     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:404).
[10/10 16:05:54     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:54     82s] Cell top_lvl LLGs are deleted
[10/10 16:05:54     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:54     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:54     82s] # Resetting pin-track-align track data.
[10/10 16:05:54     82s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.002, REAL:0.003, MEM:2778.9M, EPOCH TIME: 1760126754.673989
[10/10 16:05:54     82s] Memory usage before memory release/compaction is 2778.9
[10/10 16:05:54     82s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:05:54     82s] Memory usage at end of DPlace-Cleanup is 2778.9M.
[10/10 16:05:54     82s] *** Finished nbf detetable inverters collection (cpu=0:00:00.1 real=0:00:00.0 mem=2778.9M) ***
[10/10 16:05:54     82s] Finally NBF detect 0 inverters cannot be deleted
[10/10 16:05:54     82s] INV-Resyn: there are 57 deletable inverters
[10/10 16:05:54     82s] INV-Resyn: timingGraphUpdate: 0, invFlow: 1, enableHybrid: 1, NbfAPI: 1
[10/10 16:05:54     82s] [Inverter Restructure]: Starting analysis of design 'top_lvl' of instances=762 and nets=1246.
[10/10 16:05:54     82s] [Inverter Restructure]: Found 1138 root-nets and 57 deletable inverters for buffering analysis.
[10/10 16:05:54     82s] [Inverter Restructure]: minFanout is 5
[10/10 16:05:54     82s] inv-resyn real minFanout is 5
[10/10 16:05:54     82s] [Inverter Restructure]: Exp #added inverter: 14
[10/10 16:05:54     82s] ratio is 0.12281 
[10/10 16:05:54     82s] NBF resyn would process 7 inverters
[10/10 16:05:54     82s] INV-Resyn: the clusterSize is: 50, and the hpwlLimit is: 414000 (100, 4140)
[10/10 16:05:54     82s] *** Starting nbf clustering (mem=2778.9M) ***
[10/10 16:05:54     82s] 
[10/10 16:05:54     82s] Creating Lib Analyzer ...
[10/10 16:05:54     82s] **Info: Design Mode has illegal Min Route Layer 1/[2,5].
[10/10 16:05:54     82s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/10 16:05:54     82s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/10 16:05:54     82s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/10 16:05:54     82s] 
[10/10 16:05:54     82s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:05:54     82s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:23 mem=2783.9M
[10/10 16:05:54     82s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:23 mem=2783.9M
[10/10 16:05:54     82s] Creating Lib Analyzer, finished. 
[10/10 16:05:54     82s] ### Creating TopoMgr, started
[10/10 16:05:54     82s] ### Creating TopoMgr, finished
[10/10 16:05:54     82s] #optDebug: Start CG creation (mem=2783.9M)
[10/10 16:05:54     82s]  ...initializing CG [10/10 16:05:54     82s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:05:54     82s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
ToF 2042.4130um
[10/10 16:05:55     82s] (cpu=0:00:00.4, mem=2837.6M)
[10/10 16:05:55     82s]  ...processing cgPrt (cpu=0:00:00.4, mem=2837.6M)
[10/10 16:05:55     82s]  ...processing cgEgp (cpu=0:00:00.4, mem=2837.6M)
[10/10 16:05:55     82s]  ...processing cgPbk (cpu=0:00:00.4, mem=2837.6M)
[10/10 16:05:55     82s]  ...processing cgNrb(cpu=0:00:00.4, mem=2837.6M)
[10/10 16:05:55     82s]  ...processing cgObs (cpu=0:00:00.4, mem=2837.6M)
[10/10 16:05:55     82s]  ...processing cgCon (cpu=0:00:00.4, mem=2837.6M)
[10/10 16:05:55     82s]  ...processing cgPdm (cpu=0:00:00.4, mem=2837.6M)
[10/10 16:05:55     82s] #optDebug: Finish CG creation (cpu=0:00:00.4, mem=2837.6M)
[10/10 16:05:55     82s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:2837.6M, EPOCH TIME: 1760126755.300417
[10/10 16:05:55     82s] Memory usage before memory release/compaction is 2837.6
[10/10 16:05:55     82s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:05:55     82s] Memory usage at beginning of DPlace-Init is 2837.6M.
[10/10 16:05:55     82s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2837.6M, EPOCH TIME: 1760126755.301177
[10/10 16:05:55     82s] Processing tracks to init pin-track alignment.
[10/10 16:05:55     82s] z: 2, totalTracks: 1
[10/10 16:05:55     82s] z: 4, totalTracks: 1
[10/10 16:05:55     82s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:05:55     82s] Cell top_lvl LLGs are deleted
[10/10 16:05:55     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:55     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:55     82s] # Building top_lvl llgBox search-tree.
[10/10 16:05:55     82s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2837.6M, EPOCH TIME: 1760126755.327193
[10/10 16:05:55     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:55     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:55     82s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:2837.6M, EPOCH TIME: 1760126755.327437
[10/10 16:05:55     82s] Max number of tech site patterns supported in site array is 256.
[10/10 16:05:55     82s] Core basic site is CoreSite
[10/10 16:05:55     82s] After signature check, allow fast init is true, keep pre-filter is true.
[10/10 16:05:55     82s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/10 16:05:55     82s] Fast DP-INIT is on for default
[10/10 16:05:55     82s] Keep-away cache is enable on metals: 1-5
[10/10 16:05:55     82s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/10 16:05:55     82s] Atter site array init, number of instance map data is 0.
[10/10 16:05:55     82s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.011, REAL:0.012, MEM:2837.6M, EPOCH TIME: 1760126755.339341
[10/10 16:05:55     82s] 
[10/10 16:05:55     82s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:05:55     82s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:05:55     82s] # Starting Bad Lib Cell Checking (CMU) 
[10/10 16:05:55     82s] OPERPROF:       Starting CMU at level 4, MEM:2837.6M, EPOCH TIME: 1760126755.342845
[10/10 16:05:55     82s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2837.6M, EPOCH TIME: 1760126755.342988
[10/10 16:05:55     82s] 
[10/10 16:05:55     82s] Bad Lib Cell Checking (CMU) is done! (0)
[10/10 16:05:55     82s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.016, REAL:0.017, MEM:2837.6M, EPOCH TIME: 1760126755.344357
[10/10 16:05:55     82s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2837.6M, EPOCH TIME: 1760126755.344412
[10/10 16:05:55     82s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2837.6M, EPOCH TIME: 1760126755.344520
[10/10 16:05:55     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2837.6MB).
[10/10 16:05:55     82s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.047, REAL:0.051, MEM:2837.6M, EPOCH TIME: 1760126755.352454
[10/10 16:05:55     82s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.047, REAL:0.052, MEM:2837.6M, EPOCH TIME: 1760126755.352496
[10/10 16:05:55     82s] 
[10/10 16:05:55     82s] Buffer tree rejected for wire lenth degradation: 0
[10/10 16:05:55     82s] Added inverters: 15
[10/10 16:05:55     82s] Deleted inverters: 7
[10/10 16:05:55     82s] Inverter difference: 8
[10/10 16:05:55     82s] Added buffers: 0
[10/10 16:05:55     82s] Deleted Buffers: 0
[10/10 16:05:55     82s] Buffer difference: 0[10/10 16:05:55     82s] 
[10/10 16:05:55     82s] Buffer/Inverters difference: 8
[10/10 16:05:55     82s] Number of created clusters: 22
OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2837.6M, EPOCH TIME: 1760126755.363290
[10/10 16:05:55     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:404).
[10/10 16:05:55     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:55     82s] Cell top_lvl LLGs are deleted
[10/10 16:05:55     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:55     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:55     82s] # Resetting pin-track-align track data.
[10/10 16:05:55     82s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.002, REAL:0.003, MEM:2837.6M, EPOCH TIME: 1760126755.366170
[10/10 16:05:55     82s] Memory usage before memory release/compaction is 2837.6
[10/10 16:05:55     82s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:05:55     82s] Memory usage at end of DPlace-Cleanup is 2837.6M.
[10/10 16:05:55     82s] *** Finished nbf clustering (cpu=0:00:00.7 real=0:00:01.0 mem=2837.6M) ***
[10/10 16:05:55     82s] Begin: Reorder Scan Chains
[10/10 16:05:55     82s] No floating exclusive groups are found. CDER will not be conducted
[10/10 16:05:55     82s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/10 16:05:55     82s] Type 'man IMPSP-9025' for more detail.
[10/10 16:05:55     82s] End: Reorder Scan Chains
[10/10 16:05:55     82s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:2837.6M, EPOCH TIME: 1760126755.367733
[10/10 16:05:55     82s] Memory usage before memory release/compaction is 2837.6
[10/10 16:05:55     82s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:05:55     82s] Memory usage at beginning of DPlace-Init is 2837.6M.
[10/10 16:05:55     82s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2837.6M, EPOCH TIME: 1760126755.367885
[10/10 16:05:55     82s] Processing tracks to init pin-track alignment.
[10/10 16:05:55     82s] z: 2, totalTracks: 1
[10/10 16:05:55     82s] z: 4, totalTracks: 1
[10/10 16:05:55     82s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:05:55     82s] Cell top_lvl LLGs are deleted
[10/10 16:05:55     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:55     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:55     82s] # Building top_lvl llgBox search-tree.
[10/10 16:05:55     82s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2837.6M, EPOCH TIME: 1760126755.393853
[10/10 16:05:55     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:55     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:55     82s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:2837.6M, EPOCH TIME: 1760126755.394109
[10/10 16:05:55     82s] Max number of tech site patterns supported in site array is 256.
[10/10 16:05:55     82s] Core basic site is CoreSite
[10/10 16:05:55     82s] After signature check, allow fast init is true, keep pre-filter is true.
[10/10 16:05:55     82s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/10 16:05:55     82s] Fast DP-INIT is on for default
[10/10 16:05:55     82s] Keep-away cache is enable on metals: 1-5
[10/10 16:05:55     82s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/10 16:05:55     82s] Atter site array init, number of instance map data is 0.
[10/10 16:05:55     82s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.011, REAL:0.011, MEM:2837.6M, EPOCH TIME: 1760126755.405192
[10/10 16:05:55     82s] 
[10/10 16:05:55     82s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:05:55     82s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:05:55     82s] # Starting Bad Lib Cell Checking (CMU) 
[10/10 16:05:55     82s] OPERPROF:       Starting CMU at level 4, MEM:2837.6M, EPOCH TIME: 1760126755.408762
[10/10 16:05:55     82s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2837.6M, EPOCH TIME: 1760126755.409293
[10/10 16:05:55     82s] 
[10/10 16:05:55     82s] Bad Lib Cell Checking (CMU) is done! (0)
[10/10 16:05:55     82s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.016, REAL:0.017, MEM:2837.6M, EPOCH TIME: 1760126755.410694
[10/10 16:05:55     82s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2837.6M, EPOCH TIME: 1760126755.410747
[10/10 16:05:55     82s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2837.6M, EPOCH TIME: 1760126755.410824
[10/10 16:05:55     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2837.6MB).
[10/10 16:05:55     82s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.048, REAL:0.049, MEM:2837.6M, EPOCH TIME: 1760126755.417175
[10/10 16:05:55     82s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.048, REAL:0.049, MEM:2837.6M, EPOCH TIME: 1760126755.417215
[10/10 16:05:55     82s] TDRefine: refinePlace mode is spiral
[10/10 16:05:55     82s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.Ih7Mf014Zp.1
[10/10 16:05:55     82s] OPERPROF: Starting Refine-Place at level 1, MEM:2837.6M, EPOCH TIME: 1760126755.417946
[10/10 16:05:55     82s] *** Starting place_detail (0:01:24 mem=2837.6M) ***
[10/10 16:05:55     82s] 
[10/10 16:05:55     82s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:05:55     82s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:05:55     82s] Total net bbox length = 9.610e+04 (3.017e+04 6.593e+04) (ext = 2.696e+04)
[10/10 16:05:55     82s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/10 16:05:55     82s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2837.6M, EPOCH TIME: 1760126755.422432
[10/10 16:05:55     82s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2837.6M, EPOCH TIME: 1760126755.422530
[10/10 16:05:55     82s] Set min layer with design mode ( 1 )
[10/10 16:05:55     82s] Set max layer with design mode ( 5 )
[10/10 16:05:55     82s] Set min layer with design mode ( 1 )
[10/10 16:05:55     82s] Set max layer with design mode ( 5 )
[10/10 16:05:55     82s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2837.6M, EPOCH TIME: 1760126755.426977
[10/10 16:05:55     82s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2837.6M, EPOCH TIME: 1760126755.427302
[10/10 16:05:55     82s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:2837.6M, EPOCH TIME: 1760126755.427670
[10/10 16:05:55     82s] Starting refinePlace ...
[10/10 16:05:55     82s] Set min layer with design mode ( 1 )
[10/10 16:05:55     82s] Set max layer with design mode ( 5 )
[10/10 16:05:55     82s] Set min layer with design mode ( 1 )
[10/10 16:05:55     82s] Set max layer with design mode ( 5 )
[10/10 16:05:55     82s] DDP initSite1 nrRow 300 nrJob 300
[10/10 16:05:55     82s] DDP markSite nrRow 300 nrJob 300
[10/10 16:05:55     82s] OPERPROF:     Starting markDefaultPDBlockedByOtherPDs at level 3, MEM:2838.4M, EPOCH TIME: 1760126755.442213
[10/10 16:05:55     82s] OPERPROF:     Finished markDefaultPDBlockedByOtherPDs at level 3, CPU:0.000, REAL:0.001, MEM:2838.4M, EPOCH TIME: 1760126755.443478
[10/10 16:05:55     82s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[10/10 16:05:55     82s] ** Cut row section cpu time 0:00:00.0.
[10/10 16:05:55     82s]  ** Cut row section real time 0:00:00.0.
[10/10 16:05:55     82s]    Spread Effort: high, standalone mode, useDDP on.
[10/10 16:05:55     82s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2842.2MB) @(0:01:24 - 0:01:24).
[10/10 16:05:55     82s] Move report: preRPlace moved 768 insts, mean move: 0.82 um, max move: 2.86 um 
[10/10 16:05:55     82s] 	Max move on inst (prects_FE_DBTC32_rst): (381.49, 656.83) --> (380.42, 655.04)
[10/10 16:05:55     82s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[10/10 16:05:55     82s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:2842.2M, EPOCH TIME: 1760126755.477687
[10/10 16:05:55     82s] Tweakage: fix icg 0, fix clk 0.
[10/10 16:05:55     82s] Tweakage: density cost 0, scale 0.4.
[10/10 16:05:55     82s] Tweakage: activity cost 0, scale 1.0.
[10/10 16:05:55     82s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:2843.0M, EPOCH TIME: 1760126755.480537
[10/10 16:05:55     82s] Cut to 2 partitions.
[10/10 16:05:55     82s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:2843.9M, EPOCH TIME: 1760126755.484083
[10/10 16:05:55     82s] Tweakage swap 14 pairs.
[10/10 16:05:55     82s] Tweakage perm 17 insts, flip 435 insts.
[10/10 16:05:55     82s] Tweakage perm 7 insts, flip 67 insts.
[10/10 16:05:55     82s] Tweakage swap 11 pairs.
[10/10 16:05:55     83s] Tweakage perm 1 insts, flip 18 insts.
[10/10 16:05:55     83s] Tweakage perm 0 insts, flip 1 insts.
[10/10 16:05:55     83s] Tweakage swap 6 pairs.
[10/10 16:05:55     83s] Tweakage swap 0 pairs.
[10/10 16:05:55     83s] Tweakage perm 4 insts, flip 44 insts.
[10/10 16:05:55     83s] Tweakage perm 1 insts, flip 6 insts.
[10/10 16:05:55     83s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.089, REAL:0.090, MEM:2843.9M, EPOCH TIME: 1760126755.574349
[10/10 16:05:55     83s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.093, REAL:0.094, MEM:2843.9M, EPOCH TIME: 1760126755.574819
[10/10 16:05:55     83s] Cleanup congestion map
[10/10 16:05:55     83s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.096, REAL:0.098, MEM:2844.3M, EPOCH TIME: 1760126755.575431
[10/10 16:05:55     83s] Move report: Congestion aware Tweak moved 90 insts, mean move: 7.26 um, max move: 34.50 um 
[10/10 16:05:55     83s] 	Max move on inst (prects_FE_DBTC27_u_ctrl_state_2): (456.78, 216.20) --> (491.28, 216.20)
[10/10 16:05:55     83s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.1, real=0:00:00.0, mem=2844.3mb) @(0:01:24 - 0:01:24).
[10/10 16:05:55     83s] Cleanup congestion map
[10/10 16:05:55     83s] 
[10/10 16:05:55     83s]  === Spiral for Logical I: (movable: 768) ===
[10/10 16:05:55     83s] 
[10/10 16:05:55     83s] Running Spiral with 1 thread in Normal Mode  fetchWidth=165 
[10/10 16:05:55     83s] 
[10/10 16:05:55     83s]  Info: 0 filler has been deleted!
[10/10 16:05:55     83s] Move report: legalization moved 41 insts, mean move: 5.62 um, max move: 10.58 um spiral
[10/10 16:05:55     83s] 	Max move on inst (u_ctrl_op_a_reg[10]): (443.44, 713.00) --> (437.00, 708.86)
[10/10 16:05:55     83s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/10 16:05:55     83s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/10 16:05:55     83s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2845.3MB) @(0:01:24 - 0:01:24).
[10/10 16:05:55     83s] Move report: Detail placement moved 768 insts, mean move: 1.80 um, max move: 37.31 um 
[10/10 16:05:55     83s] 	Max move on inst (prects_FE_DBTC27_u_ctrl_state_2): (457.71, 215.81) --> (491.28, 212.06)
[10/10 16:05:55     83s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2845.3MB
[10/10 16:05:55     83s] Statistics of distance of Instance movement in refine placement:
[10/10 16:05:55     83s]   maximum (X+Y) =        37.31 um
[10/10 16:05:55     83s]   inst (prects_FE_DBTC27_u_ctrl_state_2) with max move: (457.712, 215.807) -> (491.28, 212.06)
[10/10 16:05:55     83s]   mean    (X+Y) =         1.80 um
[10/10 16:05:55     83s] Summary Report:
[10/10 16:05:55     83s] Instances moved: 768 (out of 768 movable)
[10/10 16:05:55     83s] Instances flipped: 0
[10/10 16:05:55     83s] Mean displacement: 1.80 um
[10/10 16:05:55     83s] Max displacement: 37.31 um (Instance: prects_FE_DBTC27_u_ctrl_state_2) (457.712, 215.807) -> (491.28, 212.06)
[10/10 16:05:55     83s] 	Violation at original loc: Overlapping with other instance
[10/10 16:05:55     83s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[10/10 16:05:55     83s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[10/10 16:05:55     83s] Total instances moved : 768
[10/10 16:05:55     83s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.215, REAL:0.217, MEM:2845.3M, EPOCH TIME: 1760126755.644575
[10/10 16:05:55     83s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2845.3MB) @(0:01:24 - 0:01:24).
[10/10 16:05:55     83s] Total net bbox length = 9.487e+04 (2.883e+04 6.605e+04) (ext = 2.699e+04)
[10/10 16:05:55     83s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2845.3MB
[10/10 16:05:55     83s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.Ih7Mf014Zp.1
[10/10 16:05:55     83s] *** Finished place_detail (0:01:24 mem=2845.3M) ***
[10/10 16:05:55     83s] OPERPROF: Finished Refine-Place at level 1, CPU:0.224, REAL:0.228, MEM:2845.3M, EPOCH TIME: 1760126755.645926
[10/10 16:05:55     83s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2845.3M, EPOCH TIME: 1760126755.646033
[10/10 16:05:55     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1172).
[10/10 16:05:55     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:55     83s] Cell top_lvl LLGs are deleted
[10/10 16:05:55     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:55     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:55     83s] # Resetting pin-track-align track data.
[10/10 16:05:55     83s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.003, REAL:0.004, MEM:2839.5M, EPOCH TIME: 1760126755.649727
[10/10 16:05:55     83s] Memory usage before memory release/compaction is 2839.5
[10/10 16:05:55     83s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:05:55     83s] Memory usage at end of DPlace-Cleanup is 2839.5M.
[10/10 16:05:55     83s] *** Finished Initial Placement (cpu=0:00:04.9, real=0:00:06.0, mem=2839.5M) ***
[10/10 16:05:55     83s] Processing tracks to init pin-track alignment.
[10/10 16:05:55     83s] z: 2, totalTracks: 1
[10/10 16:05:55     83s] z: 4, totalTracks: 1
[10/10 16:05:55     83s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:05:55     83s] Cell top_lvl LLGs are deleted
[10/10 16:05:55     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:55     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:55     83s] # Building top_lvl llgBox search-tree.
[10/10 16:05:55     83s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2839.5M, EPOCH TIME: 1760126755.671657
[10/10 16:05:55     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:55     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:55     83s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2839.5M, EPOCH TIME: 1760126755.671831
[10/10 16:05:55     83s] Max number of tech site patterns supported in site array is 256.
[10/10 16:05:55     83s] Core basic site is CoreSite
[10/10 16:05:55     83s] After signature check, allow fast init is true, keep pre-filter is true.
[10/10 16:05:55     83s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/10 16:05:55     83s] Fast DP-INIT is on for default
[10/10 16:05:55     83s] Keep-away cache is enable on metals: 1-5
[10/10 16:05:55     83s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/10 16:05:55     83s] Atter site array init, number of instance map data is 0.
[10/10 16:05:55     83s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.010, REAL:0.011, MEM:2839.5M, EPOCH TIME: 1760126755.682822
[10/10 16:05:55     83s] 
[10/10 16:05:55     83s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:05:55     83s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:05:55     83s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.016, MEM:2839.6M, EPOCH TIME: 1760126755.687743
[10/10 16:05:55     83s] default core: bins with density > 0.750 = 43.33 % ( 312 / 720 )
[10/10 16:05:55     83s] Density distribution unevenness ratio = 46.180%
[10/10 16:05:55     83s] Density distribution unevenness ratio (U70) = 25.985%
[10/10 16:05:55     83s] Density distribution unevenness ratio (U80) = 16.881%
[10/10 16:05:55     83s] Density distribution unevenness ratio (U90) = 8.437%
[10/10 16:05:55     83s] Density distribution unevenness ratio (U70R) = 25.985%
[10/10 16:05:55     83s] Density distribution unevenness ratio (U80R) = 16.881%
[10/10 16:05:55     83s] Density distribution unevenness ratio (U90R) = 8.437%
[10/10 16:05:55     83s] Density distribution weighted unevenness ratio = 13.201%
[10/10 16:05:55     83s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2839.6M, EPOCH TIME: 1760126755.702087
[10/10 16:05:55     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:404).
[10/10 16:05:55     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:55     83s] Cell top_lvl LLGs are deleted
[10/10 16:05:55     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:55     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:55     83s] # Resetting pin-track-align track data.
[10/10 16:05:55     83s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.002, REAL:0.003, MEM:2839.6M, EPOCH TIME: 1760126755.705217
[10/10 16:05:55     83s] Memory usage before memory release/compaction is 2839.6
[10/10 16:05:55     83s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:05:55     83s] Memory usage at end of DPlace-Cleanup is 2839.6M.
[10/10 16:05:55     83s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:05:55     83s] UM:*                                                                   final
[10/10 16:05:55     83s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:05:55     83s] UM:*                                                                   global_place
[10/10 16:05:55     83s] Effort level <high> specified for tdgp_reg2reg_default path_group
[10/10 16:05:55     83s] User Input Parameters:
[10/10 16:05:55     83s] - Congestion Driven    : On
[10/10 16:05:55     83s] - Timing Driven        : On
[10/10 16:05:55     83s] - Area-Violation Based : On
[10/10 16:05:55     83s] - Start Rollback Level : -5
[10/10 16:05:55     83s] - Legalized            : On
[10/10 16:05:55     83s] - Window Based         : Off
[10/10 16:05:55     83s] - eDen incr mode       : Off
[10/10 16:05:55     83s] - Small incr mode      : Off
[10/10 16:05:55     83s] 
[10/10 16:05:55     83s] 
[10/10 16:05:55     83s] *** Start incrementalPlace ***
[10/10 16:05:55     83s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2839.6M, EPOCH TIME: 1760126755.928240
[10/10 16:05:55     83s] Enable eGR PG blockage caching
[10/10 16:05:55     83s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2839.6M, EPOCH TIME: 1760126755.928590
[10/10 16:05:55     83s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2839.8M, EPOCH TIME: 1760126755.929962
[10/10 16:05:55     83s] No Views given, use default active views for adaptive view pruning
[10/10 16:05:55     83s] Active views:
[10/10 16:05:55     83s]   tt_v1.8_25C_Nominal_25_func
[10/10 16:05:55     83s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/10 16:05:55     83s] Type 'man IMPPTN-1250' for more detail.
[10/10 16:05:55     83s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:2839.8M, EPOCH TIME: 1760126755.933717
[10/10 16:05:55     83s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2839.8M, EPOCH TIME: 1760126755.933832
[10/10 16:05:55     83s] Starting Early Global Route congestion estimation: mem = 2839.8M
[10/10 16:05:55     83s] (I)      Initializing eGR engine (regular)
[10/10 16:05:55     83s] Set min layer with design mode ( 1 )
[10/10 16:05:55     83s] Set max layer with design mode ( 5 )
[10/10 16:05:55     83s] (I)      clean place blk overflow:
[10/10 16:05:55     83s] (I)      H : enabled 1.00 0
[10/10 16:05:55     83s] (I)      V : enabled 1.00 0
[10/10 16:05:55     83s] (I)      Initializing eGR engine (regular)
[10/10 16:05:55     83s] Set min layer with design mode ( 1 )
[10/10 16:05:55     83s] Set max layer with design mode ( 5 )
[10/10 16:05:55     83s] (I)      clean place blk overflow:
[10/10 16:05:55     83s] (I)      H : enabled 1.00 0
[10/10 16:05:55     83s] (I)      V : enabled 1.00 0
[10/10 16:05:55     83s] (I)      Started Early Global Route kernel ( Curr Mem: 2.72 MB )
[10/10 16:05:55     83s] (I)      Running eGR Regular flow
[10/10 16:05:55     83s] (I)      # wire layers (front) : 6
[10/10 16:05:55     83s] (I)      # wire layers (back)  : 0
[10/10 16:05:55     83s] (I)      min wire layer : 1
[10/10 16:05:55     83s] (I)      max wire layer : 5
[10/10 16:05:55     83s] (I)      # cut layers (front) : 5
[10/10 16:05:55     83s] (I)      # cut layers (back)  : 0
[10/10 16:05:55     83s] (I)      min cut layer : 1
[10/10 16:05:55     83s] (I)      max cut layer : 4
[10/10 16:05:55     83s] (I)      ================================ Layers ================================
[10/10 16:05:55     83s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:05:55     83s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[10/10 16:05:55     83s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:05:55     83s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[10/10 16:05:55     83s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[10/10 16:05:55     83s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:05:55     83s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[10/10 16:05:55     83s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:05:55     83s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[10/10 16:05:55     83s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:05:55     83s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[10/10 16:05:55     83s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:05:55     83s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[10/10 16:05:55     83s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[10/10 16:05:55     83s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:05:55     83s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[10/10 16:05:55     83s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[10/10 16:05:55     83s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:05:55     83s] (I)      Started Import and model ( Curr Mem: 2.72 MB )
[10/10 16:05:55     83s] (I)      == Non-default Options ==
[10/10 16:05:55     83s] (I)      Maximum routing layer                              : 5
[10/10 16:05:55     83s] (I)      Minimum routing layer                              : 1
[10/10 16:05:55     83s] (I)      Top routing layer                                  : 5
[10/10 16:05:55     83s] (I)      Bottom routing layer                               : 1
[10/10 16:05:55     83s] (I)      Number of threads                                  : 1
[10/10 16:05:55     83s] (I)      Route tie net to shape                             : auto
[10/10 16:05:55     83s] (I)      Use non-blocking free Dbs wires                    : false
[10/10 16:05:55     83s] (I)      Method to set GCell size                           : row
[10/10 16:05:55     83s] (I)      Tie hi/lo max distance                             : 41.400000
[10/10 16:05:55     83s] (I)      Counted 12915 PG shapes. eGR will not process PG shapes layer by layer.
[10/10 16:05:55     83s] (I)      Removed 1 out of boundary tracks from layer 3
[10/10 16:05:55     83s] (I)      ============== Pin Summary ==============
[10/10 16:05:55     83s] (I)      +-------+--------+---------+------------+
[10/10 16:05:55     83s] (I)      | Layer | # pins | % total |      Group |
[10/10 16:05:55     83s] (I)      +-------+--------+---------+------------+
[10/10 16:05:55     83s] (I)      |     1 |   2784 |  100.00 |        Pin |
[10/10 16:05:55     83s] (I)      |     2 |      0 |    0.00 | Pin access |
[10/10 16:05:55     83s] (I)      |     3 |      0 |    0.00 | Pin access |
[10/10 16:05:55     83s] (I)      |     4 |      0 |    0.00 |      Other |
[10/10 16:05:55     83s] (I)      |     5 |      0 |    0.00 |      Other |
[10/10 16:05:55     83s] (I)      +-------+--------+---------+------------+
[10/10 16:05:55     83s] (I)      Custom ignore net properties:
[10/10 16:05:55     83s] (I)      1 : NotLegal
[10/10 16:05:55     83s] (I)      Default ignore net properties:
[10/10 16:05:55     83s] (I)      1 : Special
[10/10 16:05:55     83s] (I)      2 : Analog
[10/10 16:05:55     83s] (I)      3 : Fixed
[10/10 16:05:55     83s] (I)      4 : Skipped
[10/10 16:05:55     83s] (I)      5 : MixedSignal
[10/10 16:05:55     83s] (I)      Prerouted net properties:
[10/10 16:05:55     83s] (I)      1 : NotLegal
[10/10 16:05:55     83s] (I)      2 : Special
[10/10 16:05:55     83s] (I)      3 : Analog
[10/10 16:05:55     83s] (I)      4 : Fixed
[10/10 16:05:55     83s] (I)      5 : Skipped
[10/10 16:05:55     83s] (I)      6 : MixedSignal
[10/10 16:05:55     83s] [NR-eGR] Early global route reroute all routable nets
[10/10 16:05:55     83s] (I)      Use row-based GCell size
[10/10 16:05:55     83s] (I)      Use row-based GCell align
[10/10 16:05:55     83s] (I)      layer 0 area = 83000
[10/10 16:05:55     83s] (I)      layer 1 area = 67600
[10/10 16:05:55     83s] (I)      layer 2 area = 240000
[10/10 16:05:55     83s] (I)      layer 3 area = 240000
[10/10 16:05:55     83s] (I)      layer 4 area = 4000000
[10/10 16:05:55     83s] (I)      GCell unit size   : 4140
[10/10 16:05:55     83s] (I)      GCell multiplier  : 1
[10/10 16:05:55     83s] (I)      GCell row height  : 4140
[10/10 16:05:55     83s] (I)      Actual row height : 4140
[10/10 16:05:55     83s] (I)      GCell align ref   : 29900 29900
[10/10 16:05:55     83s] [NR-eGR] Track table information for default rule: 
[10/10 16:05:55     83s] [NR-eGR] met1 has single uniform track structure
[10/10 16:05:55     83s] [NR-eGR] met2 has single uniform track structure
[10/10 16:05:55     83s] [NR-eGR] met3 has single uniform track structure
[10/10 16:05:55     83s] [NR-eGR] met4 has single uniform track structure
[10/10 16:05:55     83s] [NR-eGR] met5 has single uniform track structure
[10/10 16:05:55     83s] (I)      =============== Default via ===============
[10/10 16:05:55     83s] (I)      +---+------------------+------------------+
[10/10 16:05:55     83s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[10/10 16:05:55     83s] (I)      +---+------------------+------------------+
[10/10 16:05:55     83s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[10/10 16:05:55     83s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[10/10 16:05:55     83s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[10/10 16:05:55     83s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[10/10 16:05:55     83s] (I)      +---+------------------+------------------+
[10/10 16:05:55     83s] (I)      Design has 4 placement macros with 4 shapes. 
[10/10 16:05:55     83s] [NR-eGR] Read 24552 PG shapes
[10/10 16:05:55     83s] [NR-eGR] Read 0 clock shapes
[10/10 16:05:55     83s] [NR-eGR] Read 0 other shapes
[10/10 16:05:55     83s] [NR-eGR] #Routing Blockages  : 8
[10/10 16:05:55     83s] [NR-eGR] #Bump Blockages     : 0
[10/10 16:05:55     83s] [NR-eGR] #Instance Blockages : 11967
[10/10 16:05:55     83s] [NR-eGR] #PG Blockages       : 24552
[10/10 16:05:55     83s] [NR-eGR] #Halo Blockages     : 0
[10/10 16:05:56     83s] [NR-eGR] #Boundary Blockages : 0
[10/10 16:05:56     83s] [NR-eGR] #Clock Blockages    : 0
[10/10 16:05:56     83s] [NR-eGR] #Other Blockages    : 0
[10/10 16:05:56     83s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/10 16:05:56     83s] [NR-eGR] #prerouted nets         : 0
[10/10 16:05:56     83s] [NR-eGR] #prerouted special nets : 0
[10/10 16:05:56     83s] [NR-eGR] #prerouted wires        : 0
[10/10 16:05:56     83s] (I)        Front-side 902 ( ignored 0 )
[10/10 16:05:56     83s] (I)        Back-side  0 ( ignored 0 )
[10/10 16:05:56     83s] (I)        Both-side  0 ( ignored 0 )
[10/10 16:05:56     83s] [NR-eGR] Read 902 nets ( ignored 0 )
[10/10 16:05:56     83s] (I)      handle routing halo
[10/10 16:05:56     83s] (I)      Reading macro buffers
[10/10 16:05:56     83s] (I)      Number of macro buffers: 0
[10/10 16:05:56     83s] [NR-eGR] Handle net priority by net group ordering
[10/10 16:05:56     83s] (I)      original grid = 248 x 315
[10/10 16:05:56     83s] (I)      merged grid = 248 x 315
[10/10 16:05:56     83s] (I)      Read Num Blocks=36527  Num Prerouted Wires=0  Num CS=0
[10/10 16:05:56     83s] (I)      Layer 0 (H) : #blockages 16028 : #preroutes 0
[10/10 16:05:56     83s] (I)      Layer 1 (V) : #blockages 7256 : #preroutes 0
[10/10 16:05:56     83s] (I)      Layer 2 (H) : #blockages 7416 : #preroutes 0
[10/10 16:05:56     83s] (I)      Layer 3 (V) : #blockages 5004 : #preroutes 0
[10/10 16:05:56     83s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 0
[10/10 16:05:56     83s] (I)      Number of ignored nets                =      0
[10/10 16:05:56     83s] (I)      Number of connected nets              =      0
[10/10 16:05:56     83s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/10 16:05:56     83s] (I)      Number of clock nets                  =      1.  Ignored: No
[10/10 16:05:56     83s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/10 16:05:56     83s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/10 16:05:56     83s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/10 16:05:56     83s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/10 16:05:56     83s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/10 16:05:56     83s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[10/10 16:05:56     83s] (I)      Ndr track 0 does not exist
[10/10 16:05:56     83s] (I)      Ndr track 0 does not exist
[10/10 16:05:56     83s] (I)      ---------------------Grid Graph Info--------------------
[10/10 16:05:56     83s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[10/10 16:05:56     83s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[10/10 16:05:56     83s] (I)      Site width          :   460  (dbu)
[10/10 16:05:56     83s] (I)      Row height          :  4140  (dbu)
[10/10 16:05:56     83s] (I)      GCell row height    :  4140  (dbu)
[10/10 16:05:56     83s] (I)      GCell width         :  4140  (dbu)
[10/10 16:05:56     83s] (I)      GCell height        :  4140  (dbu)
[10/10 16:05:56     83s] (I)      Grid                :   248   315     5
[10/10 16:05:56     83s] (I)      Layer numbers       :     1     2     3     4     5
[10/10 16:05:56     83s] (I)      Layer name         :  met1  met2  met3  met4  met5
[10/10 16:05:56     83s] (I)      Vertical capacity   :     0  4140     0  4140     0
[10/10 16:05:56     83s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[10/10 16:05:56     83s] (I)      Default wire width  :   140   140   300   300  1600
[10/10 16:05:56     83s] (I)      Default wire space  :   140   140   300   300  1600
[10/10 16:05:56     83s] (I)      Default wire pitch  :   280   280   600   600  3200
[10/10 16:05:56     83s] (I)      Default pitch size  :   460   460   610   615  3660
[10/10 16:05:56     83s] (I)      First track coord   :   460   460   620   380  4280
[10/10 16:05:56     83s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[10/10 16:05:56     83s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[10/10 16:05:56     83s] (I)      --------------------------------------------------------
[10/10 16:05:56     83s] 
[10/10 16:05:56     83s] [NR-eGR] == Routing rule table ==
[10/10 16:05:56     83s] [NR-eGR]  ID  Name       #Nets 
[10/10 16:05:56     83s] [NR-eGR] ----------------------
[10/10 16:05:56     83s] [NR-eGR]   0  (Default)    901 
[10/10 16:05:56     83s] [NR-eGR]   1                 1 
[10/10 16:05:56     83s] (I)      ==== NDR : (Default) ====
[10/10 16:05:56     83s] (I)      +--------------+--------+
[10/10 16:05:56     83s] (I)      |           ID |      0 |
[10/10 16:05:56     83s] (I)      |      Default |    yes |
[10/10 16:05:56     83s] (I)      |  Clk Special |     no |
[10/10 16:05:56     83s] (I)      | Hard spacing |     no |
[10/10 16:05:56     83s] (I)      |    NDR track | (none) |
[10/10 16:05:56     83s] (I)      |      NDR via | (none) |
[10/10 16:05:56     83s] (I)      |  Extra space |      0 |
[10/10 16:05:56     83s] (I)      |      Shields |      0 |
[10/10 16:05:56     83s] (I)      |   Demand (H) |      1 |
[10/10 16:05:56     83s] (I)      |   Demand (V) |      1 |
[10/10 16:05:56     83s] (I)      |        #Nets |    901 |
[10/10 16:05:56     83s] (I)      +--------------+--------+
[10/10 16:05:56     83s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:05:56     83s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:05:56     83s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:05:56     83s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:05:56     83s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:05:56     83s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[10/10 16:05:56     83s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[10/10 16:05:56     83s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[10/10 16:05:56     83s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:05:56     83s] (I)      ======== NDR :  =========
[10/10 16:05:56     83s] (I)      +--------------+--------+
[10/10 16:05:56     83s] (I)      |           ID |      1 |
[10/10 16:05:56     83s] (I)      |      Default |     no |
[10/10 16:05:56     83s] (I)      |  Clk Special |     no |
[10/10 16:05:56     83s] (I)      | Hard spacing |     no |
[10/10 16:05:56     83s] (I)      |    NDR track | (none) |
[10/10 16:05:56     83s] (I)      |      NDR via | (none) |
[10/10 16:05:56     83s] (I)      |  Extra space |      1 |
[10/10 16:05:56     83s] (I)      |      Shields |      0 |
[10/10 16:05:56     83s] (I)      |   Demand (H) |      2 |
[10/10 16:05:56     83s] (I)      |   Demand (V) |      2 |
[10/10 16:05:56     83s] (I)      |        #Nets |      1 |
[10/10 16:05:56     83s] (I)      +--------------+--------+
[10/10 16:05:56     83s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:05:56     83s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:05:56     83s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:05:56     83s] (I)      |  met1    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:05:56     83s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:05:56     83s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:05:56     83s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:05:56     83s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[10/10 16:05:56     83s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:05:56     83s] (I)      =============== Blocked Tracks ===============
[10/10 16:05:56     83s] (I)      +-------+---------+----------+---------------+
[10/10 16:05:56     83s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/10 16:05:56     83s] (I)      +-------+---------+----------+---------------+
[10/10 16:05:56     83s] (I)      |     1 |  701592 |   354308 |        50.50% |
[10/10 16:05:56     83s] (I)      |     2 |  702135 |   362386 |        51.61% |
[10/10 16:05:56     83s] (I)      |     3 |  528984 |   243363 |        46.01% |
[10/10 16:05:56     83s] (I)      |     4 |  525420 |   279912 |        53.27% |
[10/10 16:05:56     83s] (I)      |     5 |   88040 |    29884 |        33.94% |
[10/10 16:05:56     83s] (I)      +-------+---------+----------+---------------+
[10/10 16:05:56     83s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.14 sec, Curr Mem: 2.74 MB )
[10/10 16:05:56     83s] (I)      Reset routing kernel
[10/10 16:05:56     83s] (I)      Started Global Routing ( Curr Mem: 2.74 MB )
[10/10 16:05:56     83s] (I)      totalPins=2758  totalGlobalPin=2728 (98.91%)
[10/10 16:05:56     83s] (I)      ================= Net Group Info =================
[10/10 16:05:56     83s] (I)      +----+----------------+--------------+-----------+
[10/10 16:05:56     83s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[10/10 16:05:56     83s] (I)      +----+----------------+--------------+-----------+
[10/10 16:05:56     83s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[10/10 16:05:56     83s] (I)      |  2 |            901 |      met1(1) |   met5(5) |
[10/10 16:05:56     83s] (I)      +----+----------------+--------------+-----------+
[10/10 16:05:56     83s] (I)      total 2D Cap : 534073 = (286675 H, 247398 V)
[10/10 16:05:56     83s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[10/10 16:05:56     83s] (I)      init route region map
[10/10 16:05:56     83s] (I)      #blocked regions = 2
[10/10 16:05:56     83s] (I)      #non-blocked regions = 1
[10/10 16:05:56     83s] (I)      init safety region map
[10/10 16:05:56     83s] (I)      #blocked regions = 2
[10/10 16:05:56     83s] (I)      #non-blocked regions = 1
[10/10 16:05:56     83s] (I)      Adjusted 0 GCells for pin access
[10/10 16:05:56     83s] (I)      
[10/10 16:05:56     83s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[10/10 16:05:56     83s] (I)      ============  Phase 1a Route ============
[10/10 16:05:56     83s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[10/10 16:05:56     83s] (I)      Usage: 660 = (299 H, 361 V) = (0.10% H, 0.15% V) = (1.238e+03um H, 1.495e+03um V)
[10/10 16:05:56     83s] (I)      
[10/10 16:05:56     83s] (I)      ============  Phase 1b Route ============
[10/10 16:05:56     83s] (I)      Usage: 660 = (299 H, 361 V) = (0.10% H, 0.15% V) = (1.238e+03um H, 1.495e+03um V)
[10/10 16:05:56     83s] (I)      Overflow of layer group 1: 0.00% H + 0.24% V. EstWL: 2.732400e+03um
[10/10 16:05:56     83s] (I)      
[10/10 16:05:56     83s] (I)      ============  Phase 1c Route ============
[10/10 16:05:56     83s] (I)      Level2 Grid: 50 x 63
[10/10 16:05:56     83s] (I)      Usage: 660 = (299 H, 361 V) = (0.10% H, 0.15% V) = (1.238e+03um H, 1.495e+03um V)
[10/10 16:05:56     83s] (I)      
[10/10 16:05:56     83s] (I)      ============  Phase 1d Route ============
[10/10 16:05:56     83s] (I)      Usage: 662 = (301 H, 361 V) = (0.10% H, 0.15% V) = (1.246e+03um H, 1.495e+03um V)
[10/10 16:05:56     83s] (I)      
[10/10 16:05:56     83s] (I)      ============  Phase 1e Route ============
[10/10 16:05:56     83s] (I)      Usage: 662 = (301 H, 361 V) = (0.10% H, 0.15% V) = (1.246e+03um H, 1.495e+03um V)
[10/10 16:05:56     83s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 2.740680e+03um
[10/10 16:05:56     83s] (I)      #Nets         : 1
[10/10 16:05:56     83s] (I)      #Relaxed nets : 0
[10/10 16:05:56     83s] (I)      Wire length   : 662
[10/10 16:05:56     83s] (I)      
[10/10 16:05:56     83s] (I)      ============  Phase 1l Route ============
[10/10 16:05:56     83s] (I)      total 2D Cap : 1323378 = (694794 H, 628584 V)
[10/10 16:05:56     83s] (I)      total 2D Demand : 1464 = (657 H, 807 V)
[10/10 16:05:56     83s] (I)      init route region map
[10/10 16:05:56     83s] (I)      #blocked regions = 33
[10/10 16:05:56     83s] (I)      #non-blocked regions = 1
[10/10 16:05:56     83s] (I)      init safety region map
[10/10 16:05:56     83s] (I)      #blocked regions = 33
[10/10 16:05:56     83s] (I)      #non-blocked regions = 1
[10/10 16:05:56     83s] (I)      Adjusted 0 GCells for pin access
[10/10 16:05:56     83s] (I)      
[10/10 16:05:56     83s] (I)      ============  Phase 1a Route ============
[10/10 16:05:56     83s] [NR-eGR] Layer group 2: route 901 net(s) in layer range [1, 5]
[10/10 16:05:56     83s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 84
[10/10 16:05:56     83s] (I)      Usage: 31932 = (15576 H, 16356 V) = (2.24% H, 2.60% V) = (6.448e+04um H, 6.771e+04um V)
[10/10 16:05:56     83s] (I)      
[10/10 16:05:56     83s] (I)      ============  Phase 1b Route ============
[10/10 16:05:56     83s] (I)      Usage: 31942 = (15577 H, 16365 V) = (2.24% H, 2.60% V) = (6.449e+04um H, 6.775e+04um V)
[10/10 16:05:56     83s] (I)      Overflow of layer group 2: 0.88% H + 2.85% V. EstWL: 1.322399e+05um
[10/10 16:05:56     83s] (I)      Congestion metric : 11.97%H 32.85%V, 44.82%HV
[10/10 16:05:56     83s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/10 16:05:56     83s] (I)      
[10/10 16:05:56     83s] (I)      ============  Phase 1c Route ============
[10/10 16:05:56     83s] (I)      Level2 Grid: 50 x 63
[10/10 16:05:56     83s] (I)      Usage: 32446 = (15887 H, 16559 V) = (2.29% H, 2.63% V) = (6.577e+04um H, 6.855e+04um V)
[10/10 16:05:56     83s] (I)      
[10/10 16:05:56     83s] (I)      ============  Phase 1d Route ============
[10/10 16:05:56     83s] (I)      Usage: 32670 = (15956 H, 16714 V) = (2.30% H, 2.66% V) = (6.606e+04um H, 6.920e+04um V)
[10/10 16:05:56     83s] (I)      
[10/10 16:05:56     83s] (I)      ============  Phase 1e Route ============
[10/10 16:05:56     83s] (I)      Usage: 32670 = (15956 H, 16714 V) = (2.30% H, 2.66% V) = (6.606e+04um H, 6.920e+04um V)
[10/10 16:05:56     83s] (I)      
[10/10 16:05:56     83s] (I)      ============  Phase 1l Route ============
[10/10 16:05:56     83s] [NR-eGR] Early Global Route overflow of layer group 2: 0.01% H + 0.01% V. EstWL: 1.352538e+05um
[10/10 16:05:56     83s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/10 16:05:56     83s] (I)      Layer  1:     347403       591        24      304425      395820    (43.47%) 
[10/10 16:05:56     83s] (I)      Layer  2:     386104     11398         1      298152      402696    (42.54%) 
[10/10 16:05:56     83s] (I)      Layer  3:     288252     17015      1094      225304      302749    (42.67%) 
[10/10 16:05:56     83s] (I)      Layer  4:     246187      6728       149      232984      291227    (44.44%) 
[10/10 16:05:56     83s] (I)      Layer  5:      57884       577        23       28451       59558    (32.33%) 
[10/10 16:05:56     83s] (I)      Total:       1325830     36309      1291     1089315     1452050    (42.86%) 
[10/10 16:05:56     83s] (I)      
[10/10 16:05:56     83s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/10 16:05:56     83s] [NR-eGR]                        OverCon           OverCon           OverCon            
[10/10 16:05:56     83s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[10/10 16:05:56     83s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[10/10 16:05:56     83s] [NR-eGR] --------------------------------------------------------------------------------
[10/10 16:05:56     83s] [NR-eGR]    met1 ( 1)        23( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[10/10 16:05:56     83s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/10 16:05:56     83s] [NR-eGR]    met3 ( 3)       543( 1.22%)        12( 0.03%)         2( 0.00%)   ( 1.25%) 
[10/10 16:05:56     83s] [NR-eGR]    met4 ( 4)       126( 0.29%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[10/10 16:05:56     83s] [NR-eGR]    met5 ( 5)        23( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[10/10 16:05:56     83s] [NR-eGR] --------------------------------------------------------------------------------
[10/10 16:05:56     83s] [NR-eGR]        Total       716( 0.31%)        12( 0.01%)         2( 0.00%)   ( 0.32%) 
[10/10 16:05:56     83s] [NR-eGR] 
[10/10 16:05:56     83s] (I)      Finished Global Routing ( CPU: 0.26 sec, Real: 0.29 sec, Curr Mem: 2.74 MB )
[10/10 16:05:56     83s] (I)      Updating congestion map
[10/10 16:05:56     83s] (I)      total 2D Cap : 1336602 = (698983 H, 637619 V)
[10/10 16:05:56     83s] [NR-eGR] Overflow after Early Global Route 0.14% H + 0.01% V
[10/10 16:05:56     83s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.425, REAL:0.563, MEM:2851.9M, EPOCH TIME: 1760126756.496392
[10/10 16:05:56     83s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.42 sec, Real: 0.56 sec, Curr Mem: 2.74 MB )
[10/10 16:05:56     83s] Early Global Route congestion estimation runtime: 0.56 seconds, mem = 2851.9M
[10/10 16:05:56     83s] OPERPROF: Starting HotSpotCal at level 1, MEM:2851.9M, EPOCH TIME: 1760126756.496504
[10/10 16:05:56     83s] [hotspot] +------------+---------------+---------------+
[10/10 16:05:56     83s] [hotspot] |            |   max hotspot | total hotspot |
[10/10 16:05:56     83s] [hotspot] +------------+---------------+---------------+
[10/10 16:05:56     83s] [hotspot] | normalized |          0.26 |          0.26 |
[10/10 16:05:56     83s] [hotspot] +------------+---------------+---------------+
[10/10 16:05:56     83s] [hotspot] max/total 0.26/0.26, big hotspot (>10) total 0.00
[10/10 16:05:56     83s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[10/10 16:05:56     83s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[10/10 16:05:56     83s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[10/10 16:05:56     83s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[10/10 16:05:56     83s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[10/10 16:05:56     83s] [hotspot] |  1  |   265.88   166.52   332.12   232.76 |        0.26   |             NA                |
[10/10 16:05:56     83s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[10/10 16:05:56     83s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.006, MEM:2852.4M, EPOCH TIME: 1760126756.502090
[10/10 16:05:56     83s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2852.4M, EPOCH TIME: 1760126756.502295
[10/10 16:05:56     83s] Skipped repairing congestion.
[10/10 16:05:56     83s] Starting Early Global Route wiring: mem = 2852.4M
[10/10 16:05:56     83s] (I)      Running track assignment and export wires
[10/10 16:05:56     83s] (I)      Delete wires for 902 nets 
[10/10 16:05:56     83s] (I)      ============= Track Assignment ============
[10/10 16:05:56     83s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.74 MB )
[10/10 16:05:56     83s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[10/10 16:05:56     83s] (I)      Run Multi-thread track assignment
[10/10 16:05:56     83s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2.74 MB )
[10/10 16:05:56     83s] (I)      Started Export ( Curr Mem: 2.74 MB )
[10/10 16:05:56     83s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[10/10 16:05:56     83s] [NR-eGR] Total eGR-routed clock nets wire length: 2817um, number of vias: 261
[10/10 16:05:56     83s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:05:56     83s] [NR-eGR]               Length (um)  Vias 
[10/10 16:05:56     83s] [NR-eGR] --------------------------------
[10/10 16:05:56     83s] [NR-eGR]  met1  (1H)          3853  2835 
[10/10 16:05:56     83s] [NR-eGR]  met2  (2V)         45817  1905 
[10/10 16:05:56     83s] [NR-eGR]  met3  (3H)         60461   530 
[10/10 16:05:56     83s] [NR-eGR]  met4  (4V)         24247   292 
[10/10 16:05:56     83s] [NR-eGR]  met5  (5H)          2306     0 
[10/10 16:05:56     83s] [NR-eGR] --------------------------------
[10/10 16:05:56     83s] [NR-eGR]        Total       136684  5562 
[10/10 16:05:56     83s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:05:56     83s] [NR-eGR] Total half perimeter of net bounding box: 94873um
[10/10 16:05:56     83s] [NR-eGR] Total length: 136684um, number of vias: 5562
[10/10 16:05:56     83s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:05:56     83s] (I)      == Layer wire length by net rule ==
[10/10 16:05:56     83s] (I)                     Default 
[10/10 16:05:56     83s] (I)      -----------------------
[10/10 16:05:56     83s] (I)       met1  (1H)     3853um 
[10/10 16:05:56     83s] (I)       met2  (2V)    45817um 
[10/10 16:05:56     83s] (I)       met3  (3H)    60461um 
[10/10 16:05:56     83s] (I)       met4  (4V)    24247um 
[10/10 16:05:56     83s] (I)       met5  (5H)     2306um 
[10/10 16:05:56     83s] (I)      -----------------------
[10/10 16:05:56     83s] (I)             Total  136684um 
[10/10 16:05:56     83s] (I)      == Layer via count by net rule ==
[10/10 16:05:56     83s] (I)                    Default 
[10/10 16:05:56     83s] (I)      ----------------------
[10/10 16:05:56     83s] (I)       met1  (1H)      2835 
[10/10 16:05:56     83s] (I)       met2  (2V)      1905 
[10/10 16:05:56     83s] (I)       met3  (3H)       530 
[10/10 16:05:56     83s] (I)       met4  (4V)       292 
[10/10 16:05:56     83s] (I)       met5  (5H)         0 
[10/10 16:05:56     83s] (I)      ----------------------
[10/10 16:05:56     83s] (I)             Total     5562 
[10/10 16:05:56     83s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2.74 MB )
[10/10 16:05:56     83s] eee: RC Grid memory freed = 51480 (26 X 33 X 5 X 12b)
[10/10 16:05:56     83s] (I)      Global routing data unavailable, rerun eGR
[10/10 16:05:56     83s] (I)      Initializing eGR engine (regular)
[10/10 16:05:56     83s] Set min layer with design mode ( 1 )
[10/10 16:05:56     83s] Set max layer with design mode ( 5 )
[10/10 16:05:56     83s] (I)      clean place blk overflow:
[10/10 16:05:56     83s] (I)      H : enabled 1.00 0
[10/10 16:05:56     83s] (I)      V : enabled 1.00 0
[10/10 16:05:56     83s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.044, REAL:0.046, MEM:2854.7M, EPOCH TIME: 1760126756.548455
[10/10 16:05:56     83s] Early Global Route wiring runtime: 0.05 seconds, mem = 2854.7M
[10/10 16:05:56     83s] Tdgp not enabled or already been cleared! skip clearing
[10/10 16:05:56     83s] 
[10/10 16:05:56     83s] *** Finished incrementalPlace (cpu=0:00:00.5, real=0:00:01.0)***
[10/10 16:05:56     83s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:2854.7M, EPOCH TIME: 1760126756.551232
[10/10 16:05:56     83s] Deleting eGR PG blockage cache
[10/10 16:05:56     83s] Disable eGR PG blockage caching
[10/10 16:05:56     83s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:2854.7M, EPOCH TIME: 1760126756.551299
[10/10 16:05:56     83s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 7.14% flops. Placement and timing QoR can be severely impacted in this case!
[10/10 16:05:56     83s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[10/10 16:05:56     83s] ***** Total cpu  0:0:6
[10/10 16:05:56     83s] ***** Total real time  0:0:8
[10/10 16:05:56     83s] Tdgp not enabled or already been cleared! skip clearing
[10/10 16:05:56     83s] **place_design ... cpu = 0: 0: 6, real = 0: 0: 8, mem = 2850.3M **
[10/10 16:05:57     84s] AAE DB initialization (MEM=2864.929688 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/10 16:05:57     84s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/10 16:05:57     84s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:05:57     84s] UM:*                                                                   final
[10/10 16:05:57     84s] UM: Running design category ...
[10/10 16:05:57     84s] Cell top_lvl LLGs are deleted
[10/10 16:05:57     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:57     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:57     84s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2865.3M, EPOCH TIME: 1760126757.369839
[10/10 16:05:57     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:57     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:57     84s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2865.3M, EPOCH TIME: 1760126757.370088
[10/10 16:05:57     84s] Max number of tech site patterns supported in site array is 256.
[10/10 16:05:57     84s] Core basic site is CoreSite
[10/10 16:05:57     84s] After signature check, allow fast init is false, keep pre-filter is true.
[10/10 16:05:57     84s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[10/10 16:05:57     84s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[10/10 16:05:57     84s] SiteArray: use 3,457,024 bytes
[10/10 16:05:57     84s] SiteArray: current memory after site array memory allocation 2865.3M
[10/10 16:05:57     84s] SiteArray: FP blocked sites are writable
[10/10 16:05:57     84s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2865.3M, EPOCH TIME: 1760126757.385720
[10/10 16:05:57     84s] Process 10929 (called=522 computed=27) wires and vias for routing blockage analysis
[10/10 16:05:57     84s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.005, REAL:0.005, MEM:2865.3M, EPOCH TIME: 1760126757.391073
[10/10 16:05:57     84s] SiteArray: number of non floorplan blocked sites for llg default is 330030
[10/10 16:05:57     84s] Atter site array init, number of instance map data is 0.
[10/10 16:05:57     84s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.022, REAL:0.024, MEM:2865.3M, EPOCH TIME: 1760126757.393625
[10/10 16:05:57     84s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.024, REAL:0.026, MEM:2865.3M, EPOCH TIME: 1760126757.395344
[10/10 16:05:57     84s] Cell top_lvl LLGs are deleted
[10/10 16:05:57     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:404).
[10/10 16:05:57     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:57     84s] # Resetting pin-track-align track data.
[10/10 16:05:57     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:57     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:57     84s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:05:57     84s] UM:           7.24              9                                      place_design
[10/10 16:05:57     85s] VSMManager cleared!
[10/10 16:05:57     85s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.3/0:00:08.9 (0.8), totSession cpu/real = 0:01:26.0/0:01:31.5 (0.9), mem = 2866.3M
[10/10 16:05:57     85s] 
[10/10 16:05:57     85s] =============================================================================================
[10/10 16:05:57     85s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         25.11-s102_1
[10/10 16:05:57     85s] =============================================================================================
[10/10 16:05:57     85s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:05:57     85s] ---------------------------------------------------------------------------------------------
[10/10 16:05:57     85s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:05:57     85s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.3    1.0
[10/10 16:05:57     85s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[10/10 16:05:57     85s] [ ChannelGraphInit       ]      1   0:00:00.3  (   3.4 % )     0:00:00.3 /  0:00:00.4    1.2
[10/10 16:05:57     85s] [ RefinePlace            ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:05:57     85s] [ InitialGlobalPlace     ]      1   0:00:04.7  (  52.9 % )     0:00:05.1 /  0:00:03.7    0.7
[10/10 16:05:57     85s] [ DetailPlaceInit        ]      4   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    0.9
[10/10 16:05:57     85s] [ DPLegalizeMH           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:05:57     85s] [ IncrementalPlace       ]      1   0:00:00.0  (   0.1 % )     0:00:00.6 /  0:00:00.5    0.8
[10/10 16:05:57     85s] [ EgrRoughEstimate       ]      3   0:00:00.4  (   4.5 % )     0:00:00.4 /  0:00:00.1    0.4
[10/10 16:05:57     85s] [ EarlyGlobalRoute       ]      2   0:00:00.6  (   6.9 % )     0:00:00.6 /  0:00:00.5    0.8
[10/10 16:05:57     85s] [ TimingUpdate           ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:05:57     85s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:05:57     85s] [ MISC                   ]          0:00:02.1  (  23.6 % )     0:00:02.1 /  0:00:02.0    1.0
[10/10 16:05:57     85s] ---------------------------------------------------------------------------------------------
[10/10 16:05:57     85s]  GlobalPlace #1 TOTAL               0:00:08.9  ( 100.0 % )     0:00:08.9 /  0:00:07.3    0.8
[10/10 16:05:57     85s] ---------------------------------------------------------------------------------------------
[10/10 16:05:57     85s] Enable CTE adjustment.
[10/10 16:05:57     85s] Enable Layer aware incrSKP.
[10/10 16:05:57     85s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2866.5M, totSessionCpu=0:01:26 **
[10/10 16:05:57     85s] 
[10/10 16:05:57     85s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/10 16:05:57     85s] GigaOpt running with 1 threads.
[10/10 16:05:57     85s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:26.0/0:01:31.5 (0.9), mem = 2866.5M
[10/10 16:05:57     85s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[10/10 16:05:57     85s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/10 16:05:57     85s] Memory usage before memory release/compaction is 2868.4
[10/10 16:05:57     85s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:05:57     85s] Memory usage at beginning of DPlace-Init is 2868.4M.
[10/10 16:05:57     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:2868.4M, EPOCH TIME: 1760126757.757039
[10/10 16:05:57     85s] Processing tracks to init pin-track alignment.
[10/10 16:05:57     85s] z: 2, totalTracks: 1
[10/10 16:05:57     85s] z: 4, totalTracks: 1
[10/10 16:05:57     85s] #spOpts: N=130 minPadR=1.1 genus hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:05:57     85s] Cell top_lvl LLGs are deleted
[10/10 16:05:57     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:57     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:57     85s] # Building top_lvl llgBox search-tree.
[10/10 16:05:57     85s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2868.4M, EPOCH TIME: 1760126757.783533
[10/10 16:05:57     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:57     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:57     85s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2868.4M, EPOCH TIME: 1760126757.783767
[10/10 16:05:57     85s] Max number of tech site patterns supported in site array is 256.
[10/10 16:05:57     85s] Core basic site is CoreSite
[10/10 16:05:57     85s] After signature check, allow fast init is false, keep pre-filter is true.
[10/10 16:05:57     85s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[10/10 16:05:57     85s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[10/10 16:05:57     85s] SiteArray: use 3,457,024 bytes
[10/10 16:05:57     85s] SiteArray: current memory after site array memory allocation 2868.7M
[10/10 16:05:57     85s] SiteArray: FP blocked sites are writable
[10/10 16:05:57     85s] Keep-away cache is enable on metals: 1-5
[10/10 16:05:57     85s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/10 16:05:57     85s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2868.7M, EPOCH TIME: 1760126757.797545
[10/10 16:05:57     85s] Process 10929 (called=522 computed=27) wires and vias for routing blockage analysis
[10/10 16:05:57     85s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.005, REAL:0.006, MEM:2868.7M, EPOCH TIME: 1760126757.803237
[10/10 16:05:57     85s] SiteArray: number of non floorplan blocked sites for llg default is 330030
[10/10 16:05:57     85s] Atter site array init, number of instance map data is 0.
[10/10 16:05:57     85s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.021, REAL:0.022, MEM:2868.7M, EPOCH TIME: 1760126757.805825
[10/10 16:05:57     85s] 
[10/10 16:05:57     85s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:05:57     85s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:05:57     85s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.026, REAL:0.027, MEM:2868.7M, EPOCH TIME: 1760126757.810567
[10/10 16:05:57     85s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2868.7M, EPOCH TIME: 1760126757.810638
[10/10 16:05:57     85s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2868.7M, EPOCH TIME: 1760126757.810745
[10/10 16:05:57     85s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2868.7MB).
[10/10 16:05:57     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.058, REAL:0.060, MEM:2868.7M, EPOCH TIME: 1760126757.817097
[10/10 16:05:57     85s] [GPS] CheckCellPlaceLegality turned OFF
[10/10 16:05:57     85s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2868.7M, EPOCH TIME: 1760126757.817606
[10/10 16:05:57     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:404).
[10/10 16:05:57     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:57     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:57     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:05:57     85s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.004, MEM:2868.7M, EPOCH TIME: 1760126757.821266
[10/10 16:05:57     85s] Memory usage before memory release/compaction is 2868.7
[10/10 16:05:57     85s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:05:57     85s] Memory usage at end of DPlace-Cleanup is 2868.7M.
[10/10 16:05:57     85s] eee: escapedRCCornerName (Nominal_25C)
[10/10 16:05:57     85s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[10/10 16:05:57     85s] eee: pegSigSF=1.070000
[10/10 16:05:57     85s] Updating RC Grid density data for preRoute extraction ...
[10/10 16:05:57     85s] Initializing multi-corner resistance tables ...
[10/10 16:05:57     85s] eee: Grid unit RC data computation started
[10/10 16:05:57     85s] eee: Grid unit RC data computation completed
[10/10 16:05:57     85s] eee: l=1 avDens=0.108041 usedTrk=3980.284707 availTrk=36840.637345 sigTrk=3980.284707
[10/10 16:05:57     85s] eee: l=2 avDens=0.071436 usedTrk=1120.431709 availTrk=15684.377713 sigTrk=1120.431709
[10/10 16:05:57     85s] eee: l=3 avDens=0.187228 usedTrk=1490.475291 availTrk=7960.766520 sigTrk=1490.475291
[10/10 16:05:57     85s] eee: l=4 avDens=0.048203 usedTrk=1401.332440 availTrk=29071.225188 sigTrk=1401.332440
[10/10 16:05:57     85s] eee: l=5 avDens=0.163467 usedTrk=1479.239153 availTrk=9049.180328 sigTrk=1479.239153
[10/10 16:05:57     85s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:05:57     85s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[10/10 16:05:57     85s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.290298 uaWl=1.000000 uaWlH=0.187200 aWlH=0.000000 lMod=0 pMax=0.852100 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[10/10 16:05:57     85s] eee: NetCapCache creation started. (Current Mem: 2868.844M) 
[10/10 16:05:57     85s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2868.902M) 
[10/10 16:05:57     85s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[10/10 16:05:57     85s] eee: Metal Layers Info:
[10/10 16:05:57     85s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:05:57     85s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[10/10 16:05:57     85s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:05:57     85s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[10/10 16:05:57     85s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[10/10 16:05:57     85s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[10/10 16:05:57     85s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[10/10 16:05:57     85s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[10/10 16:05:57     85s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:05:57     85s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[10/10 16:05:57     85s] eee: +-----------------------NDR Info-----------------------+
[10/10 16:05:57     85s] eee: NDR Count = 0, Fake NDR = 0
[10/10 16:05:57     85s] #optDebug: Start CG creation (mem=2869.2M)
[10/10 16:05:57     85s]  ...initializing CG (cpu=0:00:00.1, mem=2878.4M)
[10/10 16:05:58     85s]  ...processing cgPrt (cpu=0:00:00.1, mem=2878.4M)
[10/10 16:05:58     85s]  ...processing cgEgp (cpu=0:00:00.1, mem=2878.4M)
[10/10 16:05:58     85s]  ...processing cgPbk (cpu=0:00:00.1, mem=2878.4M)
[10/10 16:05:58     85s]  ...processing cgNrb(cpu=0:00:00.1, mem=2878.4M)
[10/10 16:05:58     85s]  ...processing cgObs (cpu=0:00:00.1, mem=2878.4M)
[10/10 16:05:58     85s]  ...processing cgCon (cpu=0:00:00.1, mem=2878.4M)
[10/10 16:05:58     85s]  ...processing cgPdm (cpu=0:00:00.1, mem=2878.4M)
[10/10 16:05:58     85s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2878.4M)
[10/10 16:05:58     85s] AAE DB initialization (MEM=2878.628906 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/10 16:05:58     85s] #optDebug: fT-S <1 2 3 1 0>
[10/10 16:05:58     85s] Info: IPO magic value 0x8057BEEF.
[10/10 16:05:58     85s] Info: Using SynthesisEngine executable '/tools/software/cadence/ddi/latest/INNOVUS251/bin/innovus_'.
[10/10 16:05:58     85s]       (normalized executable '/tools/software/cadence/ddi/25.11.001/INNOVUS251/bin/innovus_')
[10/10 16:05:58     85s]       SynthesisEngine workers will not check out additional licenses.
[10/10 16:06:33     85s] **opt_design ... cpu = 0:00:01, real = 0:00:36, mem = 2869.9M, totSessionCpu=0:01:27 **
[10/10 16:06:33     85s] #optDebug: { P: 130 W: 7201 FE: standard PE: none LDR: 0.5}
[10/10 16:06:33     85s] *** opt_design -pre_cts ***
[10/10 16:06:33     85s] DRC Margin: user margin 0.0; extra margin 0.2
[10/10 16:06:33     85s] Setup Target Slack: user slack 0; extra slack 0.0
[10/10 16:06:33     85s] Hold Target Slack: user slack 0
[10/10 16:06:33     85s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[10/10 16:06:33     85s] Type 'man IMPOPT-3195' for more detail.
[10/10 16:06:33     85s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2870.0M, EPOCH TIME: 1760126793.357351
[10/10 16:06:33     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:33     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:33     85s] 
[10/10 16:06:33     85s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:06:33     85s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:06:33     85s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.013, MEM:2870.0M, EPOCH TIME: 1760126793.370141
[10/10 16:06:33     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:404).
[10/10 16:06:33     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:33     85s] Include MVT Delays for Hold Opt
[10/10 16:06:33     85s] 
[10/10 16:06:33     85s] TimeStamp Deleting Cell Server Begin ...
[10/10 16:06:33     85s] Deleting Lib Analyzer.
[10/10 16:06:33     85s] 
[10/10 16:06:33     85s] TimeStamp Deleting Cell Server End ...
[10/10 16:06:33     85s] Multi-VT timing optimization disabled based on library information.
[10/10 16:06:33     85s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/10 16:06:33     85s] 
[10/10 16:06:33     85s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/10 16:06:33     85s] Summary for sequential cells identification: 
[10/10 16:06:33     85s]   Identified SBFF number: 16
[10/10 16:06:33     85s]   Identified MBFF number: 0
[10/10 16:06:33     85s]   Identified SB Latch number: 2
[10/10 16:06:33     85s]   Identified MB Latch number: 0
[10/10 16:06:33     85s]   Not identified SBFF number: 0
[10/10 16:06:33     85s]   Not identified MBFF number: 0
[10/10 16:06:33     85s]   Not identified SB Latch number: 0
[10/10 16:06:33     85s]   Not identified MB Latch number: 0
[10/10 16:06:33     85s]   Number of sequential cells which are not FFs: 1
[10/10 16:06:33     85s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/10 16:06:33     85s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/10 16:06:33     85s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/10 16:06:33     85s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/10 16:06:33     85s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/10 16:06:33     85s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/10 16:06:33     85s] TLC MultiMap info (StdDelay):
[10/10 16:06:33     85s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[10/10 16:06:33     85s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[10/10 16:06:33     85s]  Setting StdDelay to: 37.6ps
[10/10 16:06:33     85s] 
[10/10 16:06:33     85s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/10 16:06:33     85s] 
[10/10 16:06:33     85s] TimeStamp Deleting Cell Server Begin ...
[10/10 16:06:33     85s] 
[10/10 16:06:33     85s] TimeStamp Deleting Cell Server End ...
[10/10 16:06:33     85s] **INFO: Using Advanced Metric Collection system.
[10/10 16:06:33     85s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2871.0M, EPOCH TIME: 1760126793.670205
[10/10 16:06:33     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:33     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:33     85s] Cell top_lvl LLGs are deleted
[10/10 16:06:33     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:33     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:33     85s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2866.6M, EPOCH TIME: 1760126793.670857
[10/10 16:06:33     85s] Memory usage before memory release/compaction is 2866.6
[10/10 16:06:33     85s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:06:33     85s] Memory usage at end of DPlace-Cleanup is 2866.6M.
[10/10 16:06:33     85s] 
[10/10 16:06:33     85s] Creating Lib Analyzer ...
[10/10 16:06:33     85s] 
[10/10 16:06:33     85s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/10 16:06:33     85s] Summary for sequential cells identification: 
[10/10 16:06:33     85s]   Identified SBFF number: 16
[10/10 16:06:33     85s]   Identified MBFF number: 0
[10/10 16:06:33     85s]   Identified SB Latch number: 2
[10/10 16:06:33     85s]   Identified MB Latch number: 0
[10/10 16:06:33     85s]   Not identified SBFF number: 0
[10/10 16:06:33     85s]   Not identified MBFF number: 0
[10/10 16:06:33     85s]   Not identified SB Latch number: 0
[10/10 16:06:33     85s]   Not identified MB Latch number: 0
[10/10 16:06:33     85s]   Number of sequential cells which are not FFs: 1
[10/10 16:06:33     85s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/10 16:06:33     85s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/10 16:06:33     85s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/10 16:06:33     85s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/10 16:06:33     85s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/10 16:06:33     85s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/10 16:06:33     85s] TLC MultiMap info (StdDelay):
[10/10 16:06:33     85s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[10/10 16:06:33     85s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[10/10 16:06:33     85s]  Setting StdDelay to: 37.6ps
[10/10 16:06:33     85s] 
[10/10 16:06:33     85s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/10 16:06:33     86s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/10 16:06:33     86s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/10 16:06:33     86s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/10 16:06:33     86s] 
[10/10 16:06:33     86s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:06:33     86s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:27 mem=2870.7M
[10/10 16:06:33     86s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:27 mem=2870.7M
[10/10 16:06:33     86s] Creating Lib Analyzer, finished. 
[10/10 16:06:33     86s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:06:33     86s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:06:33     86s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:06:34     86s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:06:34     86s] {MMLU 0 0 1204}
[10/10 16:06:34     86s] [oiLAM] Zs 5, 6
[10/10 16:06:34     86s] ### Creating LA Mngr. totSessionCpu=0:01:27 mem=2870.7M
[10/10 16:06:34     86s] ### Creating LA Mngr, finished. totSessionCpu=0:01:27 mem=2870.7M
[10/10 16:06:34     86s] Running pre-eGR process
[10/10 16:06:34     86s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/10 16:06:34     86s] Type 'man IMPPTN-1250' for more detail.
[10/10 16:06:34     86s] [NR-eGR] Started Early Global Route ( Curr Mem: 2.75 MB )
[10/10 16:06:34     86s] (I)      Initializing eGR engine (regular)
[10/10 16:06:34     86s] Set min layer with design mode ( 1 )
[10/10 16:06:34     86s] Set max layer with design mode ( 5 )
[10/10 16:06:34     86s] (I)      clean place blk overflow:
[10/10 16:06:34     86s] (I)      H : enabled 1.00 0
[10/10 16:06:34     86s] (I)      V : enabled 1.00 0
[10/10 16:06:34     86s] (I)      Initializing eGR engine (regular)
[10/10 16:06:34     86s] Set min layer with design mode ( 1 )
[10/10 16:06:34     86s] Set max layer with design mode ( 5 )
[10/10 16:06:34     86s] (I)      clean place blk overflow:
[10/10 16:06:34     86s] (I)      H : enabled 1.00 0
[10/10 16:06:34     86s] (I)      V : enabled 1.00 0
[10/10 16:06:34     86s] (I)      Running eGR Regular flow
[10/10 16:06:34     86s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.75 MB )
[10/10 16:06:34     86s] (I)      # wire layers (front) : 6
[10/10 16:06:34     86s] (I)      # wire layers (back)  : 0
[10/10 16:06:34     86s] (I)      min wire layer : 1
[10/10 16:06:34     86s] (I)      max wire layer : 5
[10/10 16:06:34     86s] (I)      # cut layers (front) : 5
[10/10 16:06:34     86s] (I)      # cut layers (back)  : 0
[10/10 16:06:34     86s] (I)      min cut layer : 1
[10/10 16:06:34     86s] (I)      max cut layer : 4
[10/10 16:06:34     86s] (I)      ================================ Layers ================================
[10/10 16:06:34     86s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:06:34     86s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[10/10 16:06:34     86s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:06:34     86s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[10/10 16:06:34     86s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[10/10 16:06:34     86s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:06:34     86s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[10/10 16:06:34     86s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:06:34     86s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[10/10 16:06:34     86s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:06:34     86s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[10/10 16:06:34     86s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:06:34     86s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[10/10 16:06:34     86s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[10/10 16:06:34     86s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:06:34     86s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[10/10 16:06:34     86s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[10/10 16:06:34     86s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:06:34     86s] (I)      Started Import and model ( Curr Mem: 2.75 MB )
[10/10 16:06:34     86s] (I)      Number of ignored instance 0
[10/10 16:06:34     86s] (I)      Number of inbound cells 2
[10/10 16:06:34     86s] (I)      Number of opened ILM blockages 0
[10/10 16:06:34     86s] (I)      Number of instances temporarily fixed by detailed placement 2
[10/10 16:06:34     86s] (I)      numMoveCells=768, numMacros=4  numNoFlopBlockages=0  numPads=38  numMultiRowHeightInsts=0
[10/10 16:06:34     86s] (I)      cell height: 4140, count: 768
[10/10 16:06:34     86s] (I)      Number of nets = 902 ( 302 ignored )
[10/10 16:06:34     86s] (I)      Identified Clock instances: Flop 240, Clock buffer/inverter 0, Gate 0, Logic 0
[10/10 16:06:34     86s] (I)      == Non-default Options ==
[10/10 16:06:34     86s] (I)      Maximum routing layer                              : 5
[10/10 16:06:34     86s] (I)      Minimum routing layer                              : 1
[10/10 16:06:34     86s] (I)      Top routing layer                                  : 5
[10/10 16:06:34     86s] (I)      Bottom routing layer                               : 1
[10/10 16:06:34     86s] (I)      Buffering-aware routing                            : true
[10/10 16:06:34     86s] (I)      Spread congestion away from blockages              : true
[10/10 16:06:34     86s] (I)      Number of threads                                  : 1
[10/10 16:06:34     86s] (I)      Overflow penalty cost                              : 10
[10/10 16:06:34     86s] (I)      Punch through distance                             : 3234.860000
[10/10 16:06:34     86s] (I)      Source-to-sink ratio                               : 0.300000
[10/10 16:06:34     86s] (I)      Route tie net to shape                             : auto
[10/10 16:06:34     86s] (I)      Method to set GCell size                           : row
[10/10 16:06:34     86s] (I)      Tie hi/lo max distance                             : 41.400000
[10/10 16:06:34     86s] (I)      Counted 12915 PG shapes. eGR will not process PG shapes layer by layer.
[10/10 16:06:34     86s] (I)      Removed 1 out of boundary tracks from layer 3
[10/10 16:06:34     86s] (I)      ============== Pin Summary ==============
[10/10 16:06:34     86s] (I)      +-------+--------+---------+------------+
[10/10 16:06:34     86s] (I)      | Layer | # pins | % total |      Group |
[10/10 16:06:34     86s] (I)      +-------+--------+---------+------------+
[10/10 16:06:34     86s] (I)      |     1 |   2784 |  100.00 |        Pin |
[10/10 16:06:34     86s] (I)      |     2 |      0 |    0.00 | Pin access |
[10/10 16:06:34     86s] (I)      |     3 |      0 |    0.00 | Pin access |
[10/10 16:06:34     86s] (I)      |     4 |      0 |    0.00 |      Other |
[10/10 16:06:34     86s] (I)      |     5 |      0 |    0.00 |      Other |
[10/10 16:06:34     86s] (I)      +-------+--------+---------+------------+
[10/10 16:06:34     86s] (I)      Custom ignore net properties:
[10/10 16:06:34     86s] (I)      1 : NotLegal
[10/10 16:06:34     86s] (I)      Default ignore net properties:
[10/10 16:06:34     86s] (I)      1 : Special
[10/10 16:06:34     86s] (I)      2 : Analog
[10/10 16:06:34     86s] (I)      3 : Fixed
[10/10 16:06:34     86s] (I)      4 : Skipped
[10/10 16:06:34     86s] (I)      5 : MixedSignal
[10/10 16:06:34     86s] (I)      Prerouted net properties:
[10/10 16:06:34     86s] (I)      1 : NotLegal
[10/10 16:06:34     86s] (I)      2 : Special
[10/10 16:06:34     86s] (I)      3 : Analog
[10/10 16:06:34     86s] (I)      4 : Fixed
[10/10 16:06:34     86s] (I)      5 : Skipped
[10/10 16:06:34     86s] (I)      6 : MixedSignal
[10/10 16:06:34     86s] [NR-eGR] Early global route reroute all routable nets
[10/10 16:06:34     86s] (I)      Use row-based GCell size
[10/10 16:06:34     86s] (I)      Use row-based GCell align
[10/10 16:06:34     86s] (I)      layer 0 area = 83000
[10/10 16:06:34     86s] (I)      layer 1 area = 67600
[10/10 16:06:34     86s] (I)      layer 2 area = 240000
[10/10 16:06:34     86s] (I)      layer 3 area = 240000
[10/10 16:06:34     86s] (I)      layer 4 area = 4000000
[10/10 16:06:34     86s] (I)      GCell unit size   : 4140
[10/10 16:06:34     86s] (I)      GCell multiplier  : 1
[10/10 16:06:34     86s] (I)      GCell row height  : 4140
[10/10 16:06:34     86s] (I)      Actual row height : 4140
[10/10 16:06:34     86s] (I)      GCell align ref   : 29900 29900
[10/10 16:06:34     86s] [NR-eGR] Track table information for default rule: 
[10/10 16:06:34     86s] [NR-eGR] met1 has single uniform track structure
[10/10 16:06:34     86s] [NR-eGR] met2 has single uniform track structure
[10/10 16:06:34     86s] [NR-eGR] met3 has single uniform track structure
[10/10 16:06:34     86s] [NR-eGR] met4 has single uniform track structure
[10/10 16:06:34     86s] [NR-eGR] met5 has single uniform track structure
[10/10 16:06:34     86s] (I)      =============== Default via ===============
[10/10 16:06:34     86s] (I)      +---+------------------+------------------+
[10/10 16:06:34     86s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[10/10 16:06:34     86s] (I)      +---+------------------+------------------+
[10/10 16:06:34     86s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[10/10 16:06:34     86s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[10/10 16:06:34     86s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[10/10 16:06:34     86s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[10/10 16:06:34     86s] (I)      +---+------------------+------------------+
[10/10 16:06:34     86s] (I)      Design has 4 placement macros with 4 shapes. 
[10/10 16:06:34     86s] [NR-eGR] Read 24552 PG shapes
[10/10 16:06:34     86s] [NR-eGR] Read 0 clock shapes
[10/10 16:06:34     86s] [NR-eGR] Read 0 other shapes
[10/10 16:06:34     86s] [NR-eGR] #Routing Blockages  : 8
[10/10 16:06:34     86s] [NR-eGR] #Bump Blockages     : 0
[10/10 16:06:34     86s] [NR-eGR] #Instance Blockages : 11967
[10/10 16:06:34     86s] [NR-eGR] #PG Blockages       : 24552
[10/10 16:06:34     86s] [NR-eGR] #Halo Blockages     : 0
[10/10 16:06:34     86s] [NR-eGR] #Boundary Blockages : 0
[10/10 16:06:34     86s] [NR-eGR] #Clock Blockages    : 0
[10/10 16:06:34     86s] [NR-eGR] #Other Blockages    : 0
[10/10 16:06:34     86s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/10 16:06:34     86s] [NR-eGR] #prerouted nets         : 0
[10/10 16:06:34     86s] [NR-eGR] #prerouted special nets : 0
[10/10 16:06:34     86s] [NR-eGR] #prerouted wires        : 0
[10/10 16:06:34     86s] (I)        Front-side 902 ( ignored 0 )
[10/10 16:06:34     86s] [NR-eGR] Read 902 nets ( ignored 0 )
[10/10 16:06:34     86s] (I)        Back-side  0 ( ignored 0 )
[10/10 16:06:34     86s] (I)        Both-side  0 ( ignored 0 )
[10/10 16:06:34     86s] (I)      handle routing halo
[10/10 16:06:34     86s] (I)      Reading macro buffers
[10/10 16:06:34     86s] (I)      Number of macro buffers: 0
[10/10 16:06:34     86s] [NR-eGR] Handle net priority by net group ordering
[10/10 16:06:34     86s] (I)      original grid = 248 x 315
[10/10 16:06:34     86s] (I)      merged grid = 248 x 315
[10/10 16:06:34     86s] (I)      Read Num Blocks=36527  Num Prerouted Wires=0  Num CS=0
[10/10 16:06:34     86s] (I)      Layer 0 (H) : #blockages 16028 : #preroutes 0
[10/10 16:06:34     86s] (I)      Layer 1 (V) : #blockages 7256 : #preroutes 0
[10/10 16:06:34     86s] (I)      Layer 2 (H) : #blockages 7416 : #preroutes 0
[10/10 16:06:34     86s] (I)      Layer 3 (V) : #blockages 5004 : #preroutes 0
[10/10 16:06:34     86s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 0
[10/10 16:06:34     86s] (I)      Number of ignored nets                =      0
[10/10 16:06:34     86s] (I)      Number of connected nets              =      0
[10/10 16:06:34     86s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/10 16:06:34     86s] (I)      Number of clock nets                  =      1.  Ignored: No
[10/10 16:06:34     86s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/10 16:06:34     86s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/10 16:06:34     86s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/10 16:06:34     86s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/10 16:06:34     86s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/10 16:06:34     86s] (I)      Constructing bin map
[10/10 16:06:34     86s] (I)      Initialize bin information with width=8280 height=8280
[10/10 16:06:34     86s] (I)      Done constructing bin map
[10/10 16:06:34     86s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[10/10 16:06:34     86s] (I)      Ndr track 0 does not exist
[10/10 16:06:34     86s] (I)      Ndr track 0 does not exist
[10/10 16:06:34     86s] (I)      ---------------------Grid Graph Info--------------------
[10/10 16:06:34     86s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[10/10 16:06:34     86s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[10/10 16:06:34     86s] (I)      Site width          :   460  (dbu)
[10/10 16:06:34     86s] (I)      Row height          :  4140  (dbu)
[10/10 16:06:34     86s] (I)      GCell row height    :  4140  (dbu)
[10/10 16:06:34     86s] (I)      GCell width         :  4140  (dbu)
[10/10 16:06:34     86s] (I)      GCell height        :  4140  (dbu)
[10/10 16:06:34     86s] (I)      Grid                :   248   315     5
[10/10 16:06:34     86s] (I)      Layer numbers       :     1     2     3     4     5
[10/10 16:06:34     86s] (I)      Layer name         :  met1  met2  met3  met4  met5
[10/10 16:06:34     86s] (I)      Vertical capacity   :     0  4140     0  4140     0
[10/10 16:06:34     86s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[10/10 16:06:34     86s] (I)      Default wire width  :   140   140   300   300  1600
[10/10 16:06:34     86s] (I)      Default wire space  :   140   140   300   300  1600
[10/10 16:06:34     86s] (I)      Default wire pitch  :   280   280   600   600  3200
[10/10 16:06:34     86s] (I)      Default pitch size  :   460   460   610   615  3660
[10/10 16:06:34     86s] (I)      First track coord   :   460   460   620   380  4280
[10/10 16:06:34     86s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[10/10 16:06:34     86s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[10/10 16:06:34     86s] (I)      --------------------------------------------------------
[10/10 16:06:34     86s] 
[10/10 16:06:34     86s] [NR-eGR] == Routing rule table ==
[10/10 16:06:34     86s] [NR-eGR]  ID  Name       #Nets 
[10/10 16:06:34     86s] [NR-eGR] ----------------------
[10/10 16:06:34     86s] [NR-eGR]   0  (Default)    901 
[10/10 16:06:34     86s] [NR-eGR]   1                 1 
[10/10 16:06:34     86s] (I)      ==== NDR : (Default) ====
[10/10 16:06:34     86s] (I)      +--------------+--------+
[10/10 16:06:34     86s] (I)      |           ID |      0 |
[10/10 16:06:34     86s] (I)      |      Default |    yes |
[10/10 16:06:34     86s] (I)      |  Clk Special |     no |
[10/10 16:06:34     86s] (I)      | Hard spacing |     no |
[10/10 16:06:34     86s] (I)      |    NDR track | (none) |
[10/10 16:06:34     86s] (I)      |      NDR via | (none) |
[10/10 16:06:34     86s] (I)      |  Extra space |      0 |
[10/10 16:06:34     86s] (I)      |      Shields |      0 |
[10/10 16:06:34     86s] (I)      |   Demand (H) |      1 |
[10/10 16:06:34     86s] (I)      |   Demand (V) |      1 |
[10/10 16:06:34     86s] (I)      |        #Nets |    901 |
[10/10 16:06:34     86s] (I)      +--------------+--------+
[10/10 16:06:34     86s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:06:34     86s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:06:34     86s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:06:34     86s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:06:34     86s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:06:34     86s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[10/10 16:06:34     86s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[10/10 16:06:34     86s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[10/10 16:06:34     86s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:06:34     86s] (I)      ======== NDR :  =========
[10/10 16:06:34     86s] (I)      +--------------+--------+
[10/10 16:06:34     86s] (I)      |           ID |      1 |
[10/10 16:06:34     86s] (I)      |      Default |     no |
[10/10 16:06:34     86s] (I)      |  Clk Special |     no |
[10/10 16:06:34     86s] (I)      | Hard spacing |     no |
[10/10 16:06:34     86s] (I)      |    NDR track | (none) |
[10/10 16:06:34     86s] (I)      |      NDR via | (none) |
[10/10 16:06:34     86s] (I)      |  Extra space |      1 |
[10/10 16:06:34     86s] (I)      |      Shields |      0 |
[10/10 16:06:34     86s] (I)      |   Demand (H) |      2 |
[10/10 16:06:34     86s] (I)      |   Demand (V) |      2 |
[10/10 16:06:34     86s] (I)      |        #Nets |      1 |
[10/10 16:06:34     86s] (I)      +--------------+--------+
[10/10 16:06:34     86s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:06:34     86s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:06:34     86s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:06:34     86s] (I)      |  met1    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:06:34     86s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:06:34     86s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:06:34     86s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:06:34     86s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[10/10 16:06:34     86s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:06:34     86s] (I)      =============== Blocked Tracks ===============
[10/10 16:06:34     86s] (I)      +-------+---------+----------+---------------+
[10/10 16:06:34     86s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/10 16:06:34     86s] (I)      +-------+---------+----------+---------------+
[10/10 16:06:34     86s] (I)      |     1 |  701592 |   354308 |        50.50% |
[10/10 16:06:34     86s] (I)      |     2 |  702135 |   362386 |        51.61% |
[10/10 16:06:34     86s] (I)      |     3 |  528984 |   243363 |        46.01% |
[10/10 16:06:34     86s] (I)      |     4 |  525420 |   279912 |        53.27% |
[10/10 16:06:34     86s] (I)      |     5 |   88040 |    29884 |        33.94% |
[10/10 16:06:34     86s] (I)      +-------+---------+----------+---------------+
[10/10 16:06:34     86s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.17 sec, Curr Mem: 2.77 MB )
[10/10 16:06:34     86s] (I)      Reset routing kernel
[10/10 16:06:34     86s] (I)      Started Global Routing ( Curr Mem: 2.77 MB )
[10/10 16:06:34     86s] (I)      totalPins=2758  totalGlobalPin=2728 (98.91%)
[10/10 16:06:34     86s] (I)      ================= Net Group Info =================
[10/10 16:06:34     86s] (I)      +----+----------------+--------------+-----------+
[10/10 16:06:34     86s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[10/10 16:06:34     86s] (I)      +----+----------------+--------------+-----------+
[10/10 16:06:34     86s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[10/10 16:06:34     86s] (I)      |  2 |            901 |      met1(1) |   met5(5) |
[10/10 16:06:34     86s] (I)      +----+----------------+--------------+-----------+
[10/10 16:06:34     86s] (I)      total 2D Cap : 534073 = (286675 H, 247398 V)
[10/10 16:06:34     86s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[10/10 16:06:34     86s] (I)      init route region map
[10/10 16:06:34     86s] (I)      #blocked regions = 2
[10/10 16:06:34     86s] (I)      #non-blocked regions = 1
[10/10 16:06:34     86s] (I)      init safety region map
[10/10 16:06:34     86s] (I)      #blocked regions = 2
[10/10 16:06:34     86s] (I)      #non-blocked regions = 1
[10/10 16:06:34     86s] (I)      Adjusted 0 GCells for pin access
[10/10 16:06:34     86s] (I)      
[10/10 16:06:34     86s] (I)      ============  Phase 1a Route ============
[10/10 16:06:34     86s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[10/10 16:06:34     86s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[10/10 16:06:34     86s] (I)      Usage: 659 = (293 H, 366 V) = (0.10% H, 0.15% V) = (1.213e+03um H, 1.515e+03um V)
[10/10 16:06:34     86s] (I)      
[10/10 16:06:34     86s] (I)      ============  Phase 1b Route ============
[10/10 16:06:34     86s] (I)      Usage: 659 = (293 H, 366 V) = (0.10% H, 0.15% V) = (1.213e+03um H, 1.515e+03um V)
[10/10 16:06:34     86s] (I)      Overflow of layer group 1: 0.00% H + 0.24% V. EstWL: 2.728260e+03um
[10/10 16:06:34     86s] (I)      
[10/10 16:06:34     86s] (I)      ============  Phase 1c Route ============
[10/10 16:06:34     86s] (I)      Level2 Grid: 50 x 63
[10/10 16:06:34     86s] (I)      Usage: 659 = (293 H, 366 V) = (0.10% H, 0.15% V) = (1.213e+03um H, 1.515e+03um V)
[10/10 16:06:34     86s] (I)      
[10/10 16:06:34     86s] (I)      ============  Phase 1d Route ============
[10/10 16:06:34     86s] (I)      Usage: 661 = (295 H, 366 V) = (0.10% H, 0.15% V) = (1.221e+03um H, 1.515e+03um V)
[10/10 16:06:34     86s] (I)      
[10/10 16:06:34     86s] (I)      ============  Phase 1e Route ============
[10/10 16:06:34     86s] (I)      Usage: 661 = (295 H, 366 V) = (0.10% H, 0.15% V) = (1.221e+03um H, 1.515e+03um V)
[10/10 16:06:34     86s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 2.736540e+03um
[10/10 16:06:34     86s] (I)      #Nets         : 1
[10/10 16:06:34     86s] (I)      #Relaxed nets : 0
[10/10 16:06:34     86s] (I)      Wire length   : 661
[10/10 16:06:34     86s] (I)      
[10/10 16:06:34     86s] (I)      ============  Phase 1l Route ============
[10/10 16:06:34     86s] (I)      total 2D Cap : 1323378 = (694794 H, 628584 V)
[10/10 16:06:34     86s] (I)      total 2D Demand : 1466 = (649 H, 817 V)
[10/10 16:06:34     86s] (I)      init route region map
[10/10 16:06:34     86s] (I)      #blocked regions = 33
[10/10 16:06:34     86s] (I)      #non-blocked regions = 1
[10/10 16:06:34     86s] (I)      init safety region map
[10/10 16:06:34     86s] (I)      #blocked regions = 33
[10/10 16:06:34     86s] (I)      #non-blocked regions = 1
[10/10 16:06:34     86s] (I)      Adjusted 0 GCells for pin access
[10/10 16:06:34     86s] (I)      #blocked areas for congestion spreading : 10
[10/10 16:06:34     86s] (I)      
[10/10 16:06:34     86s] [NR-eGR] Layer group 2: route 901 net(s) in layer range [1, 5]
[10/10 16:06:34     86s] (I)      ============  Phase 1a Route ============
[10/10 16:06:34     86s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 84
[10/10 16:06:34     86s] (I)      Usage: 31959 = (15623 H, 16336 V) = (2.25% H, 2.60% V) = (6.468e+04um H, 6.763e+04um V)
[10/10 16:06:34     86s] (I)      
[10/10 16:06:34     86s] (I)      ============  Phase 1b Route ============
[10/10 16:06:34     86s] (I)      Usage: 32151 = (15808 H, 16343 V) = (2.28% H, 2.60% V) = (6.545e+04um H, 6.766e+04um V)
[10/10 16:06:34     86s] (I)      Overflow of layer group 2: 0.98% H + 2.84% V. EstWL: 1.331051e+05um
[10/10 16:06:34     86s] (I)      Congestion metric : 13.06%H 31.30%V, 44.36%HV
[10/10 16:06:34     86s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/10 16:06:34     86s] (I)      
[10/10 16:06:34     86s] (I)      ============  Phase 1c Route ============
[10/10 16:06:34     86s] (I)      Level2 Grid: 50 x 63
[10/10 16:06:34     86s] (I)      Usage: 32739 = (16190 H, 16549 V) = (2.33% H, 2.63% V) = (6.703e+04um H, 6.851e+04um V)
[10/10 16:06:34     86s] (I)      
[10/10 16:06:34     86s] (I)      ============  Phase 1d Route ============
[10/10 16:06:34     86s] (I)      Usage: 32841 = (16208 H, 16633 V) = (2.33% H, 2.65% V) = (6.710e+04um H, 6.886e+04um V)
[10/10 16:06:34     86s] (I)      
[10/10 16:06:34     86s] (I)      ============  Phase 1e Route ============
[10/10 16:06:34     86s] (I)      Usage: 32841 = (16208 H, 16633 V) = (2.33% H, 2.65% V) = (6.710e+04um H, 6.886e+04um V)
[10/10 16:06:34     86s] (I)      
[10/10 16:06:34     86s] (I)      ============  Phase 1l Route ============
[10/10 16:06:34     86s] [NR-eGR] Early Global Route overflow of layer group 2: 0.04% H + 0.01% V. EstWL: 1.359617e+05um
[10/10 16:06:34     86s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/10 16:06:34     86s] (I)      Layer  1:     347403       566        19      304425      395820    (43.47%) 
[10/10 16:06:34     86s] (I)      Layer  2:     386104     11051         7      298152      402696    (42.54%) 
[10/10 16:06:34     86s] (I)      Layer  3:     288252     17110       866      225304      302749    (42.67%) 
[10/10 16:06:34     86s] (I)      Layer  4:     246187      6962       137      232984      291227    (44.44%) 
[10/10 16:06:34     86s] (I)      Layer  5:      57884       763        35       28451       59558    (32.33%) 
[10/10 16:06:34     86s] (I)      Total:       1325830     36452      1064     1089315     1452050    (42.86%) 
[10/10 16:06:34     86s] (I)      
[10/10 16:06:34     86s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/10 16:06:34     86s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[10/10 16:06:34     86s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[10/10 16:06:34     86s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[10/10 16:06:34     86s] [NR-eGR] -------------------------------------------------------------------------------------------------
[10/10 16:06:34     86s] [NR-eGR]    met1 ( 1)        19( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[10/10 16:06:34     86s] [NR-eGR]    met2 ( 2)         7( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[10/10 16:06:34     86s] [NR-eGR]    met3 ( 3)       330( 0.74%)       115( 0.26%)         8( 0.02%)         2( 0.00%)   ( 1.02%) 
[10/10 16:06:34     86s] [NR-eGR]    met4 ( 4)       118( 0.27%)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.28%) 
[10/10 16:06:34     86s] [NR-eGR]    met5 ( 5)        33( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[10/10 16:06:34     86s] [NR-eGR] -------------------------------------------------------------------------------------------------
[10/10 16:06:34     86s] [NR-eGR]        Total       507( 0.22%)       119( 0.05%)         8( 0.00%)         2( 0.00%)   ( 0.28%) 
[10/10 16:06:34     86s] [NR-eGR] 
[10/10 16:06:34     86s] (I)      Finished Global Routing ( CPU: 0.25 sec, Real: 0.28 sec, Curr Mem: 2.77 MB )
[10/10 16:06:34     86s] (I)      Updating congestion map
[10/10 16:06:34     86s] (I)      total 2D Cap : 1336602 = (698983 H, 637619 V)
[10/10 16:06:34     86s] [NR-eGR] Overflow after Early Global Route 0.18% H + 0.02% V
[10/10 16:06:34     86s] (I)      Running track assignment and export wires
[10/10 16:06:34     86s] (I)      Delete wires for 902 nets 
[10/10 16:06:34     86s] (I)      ============= Track Assignment ============
[10/10 16:06:34     86s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.76 MB )
[10/10 16:06:34     86s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[10/10 16:06:34     86s] (I)      Run Multi-thread track assignment
[10/10 16:06:34     86s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2.76 MB )
[10/10 16:06:34     86s] (I)      Started Export ( Curr Mem: 2.76 MB )
[10/10 16:06:34     86s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[10/10 16:06:34     86s] [NR-eGR] Total eGR-routed clock nets wire length: 2816um, number of vias: 266
[10/10 16:06:34     86s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:06:34     86s] [NR-eGR]               Length (um)  Vias 
[10/10 16:06:34     86s] [NR-eGR] --------------------------------
[10/10 16:06:34     86s] [NR-eGR]  met1  (1H)          3783  2855 
[10/10 16:06:34     86s] [NR-eGR]  met2  (2V)         44373  1928 
[10/10 16:06:34     86s] [NR-eGR]  met3  (3H)         60882   545 
[10/10 16:06:34     86s] [NR-eGR]  met4  (4V)         25348   283 
[10/10 16:06:34     86s] [NR-eGR]  met5  (5H)          3092     0 
[10/10 16:06:34     86s] [NR-eGR] --------------------------------
[10/10 16:06:34     86s] [NR-eGR]        Total       137478  5611 
[10/10 16:06:34     86s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:06:34     86s] [NR-eGR] Total half perimeter of net bounding box: 94873um
[10/10 16:06:34     86s] [NR-eGR] Total length: 137478um, number of vias: 5611
[10/10 16:06:34     86s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:06:34     86s] (I)      == Layer wire length by net rule ==
[10/10 16:06:34     86s] (I)                     Default 
[10/10 16:06:34     86s] (I)      -----------------------
[10/10 16:06:34     86s] (I)       met1  (1H)     3783um 
[10/10 16:06:34     86s] (I)       met2  (2V)    44373um 
[10/10 16:06:34     86s] (I)       met3  (3H)    60882um 
[10/10 16:06:34     86s] (I)       met4  (4V)    25348um 
[10/10 16:06:34     86s] (I)       met5  (5H)     3092um 
[10/10 16:06:34     86s] (I)      -----------------------
[10/10 16:06:34     86s] (I)             Total  137478um 
[10/10 16:06:34     86s] (I)      == Layer via count by net rule ==
[10/10 16:06:34     86s] (I)                    Default 
[10/10 16:06:34     86s] (I)      ----------------------
[10/10 16:06:34     86s] (I)       met1  (1H)      2855 
[10/10 16:06:34     86s] (I)       met2  (2V)      1928 
[10/10 16:06:34     86s] (I)       met3  (3H)       545 
[10/10 16:06:34     86s] (I)       met4  (4V)       283 
[10/10 16:06:34     86s] (I)       met5  (5H)         0 
[10/10 16:06:34     86s] (I)      ----------------------
[10/10 16:06:34     86s] (I)             Total     5611 
[10/10 16:06:34     86s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2.76 MB )
[10/10 16:06:34     86s] eee: RC Grid memory freed = 51480 (26 X 33 X 5 X 12b)
[10/10 16:06:34     86s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.46 sec, Real: 0.62 sec, Curr Mem: 2.76 MB )
[10/10 16:06:34     86s] (I)      =========================================== Runtime Summary ============================================
[10/10 16:06:34     86s] (I)       Step                                                       %      Start     Finish      Real       CPU 
[10/10 16:06:34     86s] (I)      --------------------------------------------------------------------------------------------------------
[10/10 16:06:34     86s] (I)       Early Global Route                                   100.00%  41.72 sec  42.35 sec  0.62 sec  0.46 sec 
[10/10 16:06:34     86s] (I)       +-Early Global Route kernel                           98.78%  41.73 sec  42.35 sec  0.62 sec  0.46 sec 
[10/10 16:06:34     86s] (I)       | +-Import and model                                  27.96%  41.76 sec  41.93 sec  0.17 sec  0.07 sec 
[10/10 16:06:34     86s] (I)       | | +-Create place DB                                  0.89%  41.76 sec  41.76 sec  0.01 sec  0.01 sec 
[10/10 16:06:34     86s] (I)       | | | +-Import place data                              0.88% [10/10 16:06:34     86s] [NR-eGR] Finished Early Global Route ( CPU: 0.46 sec, Real: 0.62 sec, Curr Mem: 2.75 MB )
 41.76 sec  41.76 sec  0.01 sec  0.01 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Read instances and placement                 0.23%  41.76 sec  41.76 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Read nets                                    0.53%  41.76 sec  41.76 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Read rows                                    0.02%  41.76 sec  41.76 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Read module constraints                      0.00%  41.76 sec  41.76 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | +-Create route DB                                 11.48%  41.76 sec  41.83 sec  0.07 sec  0.05 sec 
[10/10 16:06:34     86s] (I)       | | | +-Import route data (1T)                        11.14%  41.76 sec  41.83 sec  0.07 sec  0.05 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Read blockages ( Layer 1-5 )                 1.58%  41.78 sec  41.79 sec  0.01 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | | +-Read routing blockages                     0.00%  41.78 sec  41.78 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | | +-Read bump blockages                        0.00%  41.78 sec  41.78 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | | +-Read instance blockages                    0.37%  41.78 sec  41.79 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | | +-Read PG blockages                          0.09%  41.79 sec  41.79 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | | | +-Allocate memory for PG via list          0.04%  41.79 sec  41.79 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | | +-Read clock blockages                       0.06%  41.79 sec  41.79 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | | +-Read other blockages                       0.07%  41.79 sec  41.79 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | | +-Read halo blockages                        0.00%  41.79 sec  41.79 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | | +-Read boundary cut boxes                    0.00%  41.79 sec  41.79 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Read blackboxes                              0.00%  41.79 sec  41.79 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Read prerouted                               0.19%  41.79 sec  41.79 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Read nets                                    0.15%  41.79 sec  41.80 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Set up via pillars                           0.06%  41.80 sec  41.80 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Read net priorities                          0.01%  41.80 sec  41.80 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Initialize 3D grid graph                     0.33%  41.80 sec  41.80 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Model blockage capacity                      4.84%  41.80 sec  41.83 sec  0.03 sec  0.03 sec 
[10/10 16:06:34     86s] (I)       | | | | | +-Initialize 3D capacity                     4.50%  41.80 sec  41.83 sec  0.03 sec  0.03 sec 
[10/10 16:06:34     86s] (I)       | | +-Read aux data                                    0.48%  41.83 sec  41.84 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | +-Others data preparation                          0.00%  41.84 sec  41.84 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | +-Create route kernel                             14.95%  41.84 sec  41.93 sec  0.09 sec  0.01 sec 
[10/10 16:06:34     86s] (I)       | +-Global Routing                                    44.66%  41.93 sec  42.21 sec  0.28 sec  0.25 sec 
[10/10 16:06:34     86s] (I)       | | +-Initialization                                   1.03%  41.93 sec  41.94 sec  0.01 sec  0.01 sec 
[10/10 16:06:34     86s] (I)       | | +-Net group 1                                      8.12%  41.94 sec  41.99 sec  0.05 sec  0.05 sec 
[10/10 16:06:34     86s] (I)       | | | +-Generate topology                              0.02%  41.94 sec  41.94 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | +-Phase 1a                                       0.40%  41.97 sec  41.97 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Pattern routing (1T)                         0.15%  41.97 sec  41.97 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Pattern Routing Avoiding Blockages           0.22%  41.97 sec  41.97 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | +-Phase 1b                                       0.38%  41.97 sec  41.98 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Monotonic routing (1T)                       0.26%  41.97 sec  41.97 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | +-Phase 1c                                       1.13%  41.98 sec  41.98 sec  0.01 sec  0.01 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Two level Routing                            1.11%  41.98 sec  41.98 sec  0.01 sec  0.01 sec 
[10/10 16:06:34     86s] (I)       | | | | | +-Two Level Routing (Regular)                0.47%  41.98 sec  41.98 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | | +-Two Level Routing (Strong)                 0.37%  41.98 sec  41.98 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | | +-Two Level Routing ( Reach Aware Clean )    0.07%  41.98 sec  41.98 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | +-Phase 1d                                       1.25%  41.98 sec  41.99 sec  0.01 sec  0.01 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Detoured routing (1T)                        1.23%  41.98 sec  41.99 sec  0.01 sec  0.01 sec 
[10/10 16:06:34     86s] (I)       | | | +-Phase 1e                                       0.16%  41.99 sec  41.99 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Route legalization                           0.02%  41.99 sec  41.99 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | | +-Legalize Blockage Violations               0.00%  41.99 sec  41.99 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | | +-Legalize Reach Aware Violations            0.00%  41.99 sec  41.99 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | +-Phase 1l                                       0.10%  41.99 sec  41.99 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Layer assignment (1T)                        0.08%  41.99 sec  41.99 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | +-Net group 2                                     28.78%  41.99 sec  42.17 sec  0.18 sec  0.18 sec 
[10/10 16:06:34     86s] (I)       | | | +-Generate topology                              0.24%  41.99 sec  41.99 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | +-Phase 1a                                       1.97%  42.03 sec  42.04 sec  0.01 sec  0.01 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Pattern routing (1T)                         0.75%  42.03 sec  42.04 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Pattern Routing Avoiding Blockages           0.71%  42.04 sec  42.04 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Add via demand to 2D                         0.45%  42.04 sec  42.04 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | +-Phase 1b                                       1.62%  42.04 sec  42.05 sec  0.01 sec  0.01 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Monotonic routing (1T)                       1.16%  42.04 sec  42.05 sec  0.01 sec  0.01 sec 
[10/10 16:06:34     86s] (I)       | | | +-Phase 1c                                       5.24%  42.05 sec  42.09 sec  0.03 sec  0.03 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Two level Routing                            5.22%  42.05 sec  42.09 sec  0.03 sec  0.03 sec 
[10/10 16:06:34     86s] (I)       | | | | | +-Two Level Routing (Regular)                3.20%  42.06 sec  42.08 sec  0.02 sec  0.02 sec 
[10/10 16:06:34     86s] (I)       | | | | | +-Two Level Routing (Strong)                 1.71%  42.08 sec  42.09 sec  0.01 sec  0.01 sec 
[10/10 16:06:34     86s] (I)       | | | | | +-Two Level Routing ( Reach Aware Clean )    0.08%  42.09 sec  42.09 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | +-Phase 1d                                       9.15%  42.09 sec  42.14 sec  0.06 sec  0.06 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Detoured routing (1T)                        9.13%  42.09 sec  42.14 sec  0.06 sec  0.06 sec 
[10/10 16:06:34     86s] (I)       | | | +-Phase 1e                                       0.23%  42.14 sec  42.15 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Route legalization                           0.11%  42.14 sec  42.15 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | | +-Legalize Blockage Violations               0.08%  42.14 sec  42.14 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | | | +-Legalize Reach Aware Violations            0.01%  42.14 sec  42.15 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | +-Phase 1l                                       4.23%  42.15 sec  42.17 sec  0.03 sec  0.03 sec 
[10/10 16:06:34     86s] (I)       | | | | +-Layer assignment (1T)                        3.36%  42.15 sec  42.17 sec  0.02 sec  0.02 sec 
[10/10 16:06:34     86s] (I)       | +-Export cong map                                   15.00%  42.21 sec  42.30 sec  0.09 sec  0.09 sec 
[10/10 16:06:34     86s] (I)       | | +-Export 2D cong map                               6.70%  42.26 sec  42.30 sec  0.04 sec  0.04 sec 
[10/10 16:06:34     86s] (I)       | +-Extract Global 3D Wires                            0.18%  42.31 sec  42.31 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | +-Track Assignment (1T)                              4.81%  42.31 sec  42.34 sec  0.03 sec  0.03 sec 
[10/10 16:06:34     86s] (I)       | | +-Initialization                                   0.05%  42.31 sec  42.31 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | +-Track Assignment Kernel                          4.67%  42.31 sec  42.34 sec  0.03 sec  0.03 sec 
[10/10 16:06:34     86s] (I)       | | +-Free Memory                                      0.00%  42.34 sec  42.34 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | +-Export                                             1.70%  42.34 sec  42.35 sec  0.01 sec  0.01 sec 
[10/10 16:06:34     86s] (I)       | | +-Export DB wires                                  0.75%  42.34 sec  42.34 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | +-Export all nets                                0.56%  42.34 sec  42.34 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | | +-Set wire vias                                  0.12%  42.34 sec  42.34 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | +-Report wirelength                                0.68%  42.34 sec  42.35 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | +-Update net boxes                                 0.21%  42.35 sec  42.35 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | | +-Update timing                                    0.00%  42.35 sec  42.35 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)       | +-Postprocess design                                 0.11%  42.35 sec  42.35 sec  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)      ========================== Summary by functions ==========================
[10/10 16:06:34     86s] (I)       Lv  Step                                           %      Real       CPU 
[10/10 16:06:34     86s] (I)      --------------------------------------------------------------------------
[10/10 16:06:34     86s] (I)        0  Early Global Route                       100.00%  0.62 sec  0.46 sec 
[10/10 16:06:34     86s] (I)        1  Early Global Route kernel                 98.78%  0.62 sec  0.46 sec 
[10/10 16:06:34     86s] (I)        2  Global Routing                            44.66%  0.28 sec  0.25 sec 
[10/10 16:06:34     86s] (I)        2  Import and model                          27.96%  0.17 sec  0.07 sec 
[10/10 16:06:34     86s] (I)        2  Export cong map                           15.00%  0.09 sec  0.09 sec 
[10/10 16:06:34     86s] (I)        2  Track Assignment (1T)                      4.81%  0.03 sec  0.03 sec 
[10/10 16:06:34     86s] (I)        2  Export                                     1.70%  0.01 sec  0.01 sec 
[10/10 16:06:34     86s] (I)        2  Extract Global 3D Wires                    0.18%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        2  Postprocess design                         0.11%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        3  Net group 2                               28.78%  0.18 sec  0.18 sec 
[10/10 16:06:34     86s] (I)        3  Create route kernel                       14.95%  0.09 sec  0.01 sec 
[10/10 16:06:34     86s] (I)        3  Create route DB                           11.48%  0.07 sec  0.05 sec 
[10/10 16:06:34     86s] (I)        3  Net group 1                                8.12%  0.05 sec  0.05 sec 
[10/10 16:06:34     86s] (I)        3  Export 2D cong map                         6.70%  0.04 sec  0.04 sec 
[10/10 16:06:34     86s] (I)        3  Track Assignment Kernel                    4.67%  0.03 sec  0.03 sec 
[10/10 16:06:34     86s] (I)        3  Initialization                             1.07%  0.01 sec  0.01 sec 
[10/10 16:06:34     86s] (I)        3  Create place DB                            0.89%  0.01 sec  0.01 sec 
[10/10 16:06:34     86s] (I)        3  Export DB wires                            0.75%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        3  Report wirelength                          0.68%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        3  Read aux data                              0.48%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        3  Update net boxes                           0.21%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        3  Others data preparation                    0.00%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        3  Update timing                              0.00%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        3  Free Memory                                0.00%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        4  Import route data (1T)                    11.14%  0.07 sec  0.05 sec 
[10/10 16:06:34     86s] (I)        4  Phase 1d                                  10.41%  0.07 sec  0.06 sec 
[10/10 16:06:34     86s] (I)        4  Phase 1c                                   6.37%  0.04 sec  0.04 sec 
[10/10 16:06:34     86s] (I)        4  Phase 1l                                   4.33%  0.03 sec  0.03 sec 
[10/10 16:06:34     86s] (I)        4  Phase 1a                                   2.37%  0.01 sec  0.01 sec 
[10/10 16:06:34     86s] (I)        4  Phase 1b                                   2.00%  0.01 sec  0.01 sec 
[10/10 16:06:34     86s] (I)        4  Import place data                          0.88%  0.01 sec  0.01 sec 
[10/10 16:06:34     86s] (I)        4  Export all nets                            0.56%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        4  Phase 1e                                   0.38%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        4  Generate topology                          0.26%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        4  Set wire vias                              0.12%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        5  Detoured routing (1T)                     10.35%  0.06 sec  0.06 sec 
[10/10 16:06:34     86s] (I)        5  Two level Routing                          6.33%  0.04 sec  0.04 sec 
[10/10 16:06:34     86s] (I)        5  Model blockage capacity                    4.84%  0.03 sec  0.03 sec 
[10/10 16:06:34     86s] (I)        5  Layer assignment (1T)                      3.45%  0.02 sec  0.02 sec 
[10/10 16:06:34     86s] (I)        5  Read blockages ( Layer 1-5 )               1.58%  0.01 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        5  Monotonic routing (1T)                     1.42%  0.01 sec  0.01 sec 
[10/10 16:06:34     86s] (I)        5  Pattern Routing Avoiding Blockages         0.92%  0.01 sec  0.01 sec 
[10/10 16:06:34     86s] (I)        5  Pattern routing (1T)                       0.90%  0.01 sec  0.01 sec 
[10/10 16:06:34     86s] (I)        5  Read nets                                  0.68%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        5  Add via demand to 2D                       0.45%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        5  Initialize 3D grid graph                   0.33%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        5  Read instances and placement               0.23%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        5  Read prerouted                             0.19%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        5  Route legalization                         0.14%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        5  Set up via pillars                         0.06%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        5  Read rows                                  0.02%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        5  Read net priorities                        0.01%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        5  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        5  Read module constraints                    0.00%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        6  Initialize 3D capacity                     4.50%  0.03 sec  0.03 sec 
[10/10 16:06:34     86s] (I)        6  Two Level Routing (Regular)                3.67%  0.02 sec  0.02 sec 
[10/10 16:06:34     86s] (I)        6  Two Level Routing (Strong)                 2.09%  0.01 sec  0.01 sec 
[10/10 16:06:34     86s] (I)        6  Read instance blockages                    0.37%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        6  Two Level Routing ( Reach Aware Clean )    0.15%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        6  Legalize Blockage Violations               0.09%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        6  Read PG blockages                          0.09%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        6  Read other blockages                       0.07%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        6  Read clock blockages                       0.06%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        6  Legalize Reach Aware Violations            0.01%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        6  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        6  Read halo blockages                        0.00%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        6  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        6  Read bump blockages                        0.00%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] (I)        7  Allocate memory for PG via list            0.04%  0.00 sec  0.00 sec 
[10/10 16:06:34     86s] Running post-eGR process
[10/10 16:06:34     86s] Extraction called for design 'top_lvl' of instances=770 and nets=1254 using extraction engine 'pre_route' .
[10/10 16:06:34     86s] pre_route RC Extraction called for design top_lvl.
[10/10 16:06:34     86s] RC Extraction called in multi-corner(1) mode.
[10/10 16:06:34     86s] RCMode: PreRoute
[10/10 16:06:34     86s]       RC Corner Indexes            0   
[10/10 16:06:34     86s] Capacitance Scaling Factor   : 1.00000 
[10/10 16:06:34     86s] Resistance Scaling Factor    : 1.00000 
[10/10 16:06:34     86s] Clock Cap. Scaling Factor    : 1.00000 
[10/10 16:06:34     86s] Clock Res. Scaling Factor    : 1.00000 
[10/10 16:06:34     86s] Shrink Factor                : 1.00000
[10/10 16:06:34     86s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/10 16:06:34     86s] Using Quantus QRC technology file ...
[10/10 16:06:34     86s] eee: escapedRCCornerName (Nominal_25C)
[10/10 16:06:34     86s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[10/10 16:06:34     86s] eee: pegSigSF=1.070000
[10/10 16:06:34     86s] Updating RC Grid density data for preRoute extraction ...
[10/10 16:06:34     86s] Initializing multi-corner resistance tables ...
[10/10 16:06:34     86s] eee: Grid unit RC data computation started
[10/10 16:06:34     86s] eee: Grid unit RC data computation completed
[10/10 16:06:34     86s] eee: l=1 avDens=0.107995 usedTrk=3978.591596 availTrk=36840.637345 sigTrk=3978.591596
[10/10 16:06:34     86s] eee: l=2 avDens=0.070878 usedTrk=1086.167292 availTrk=15324.377713 sigTrk=1086.167292
[10/10 16:06:34     86s] eee: l=3 avDens=0.183815 usedTrk=1500.730631 availTrk=8164.373078 sigTrk=1500.730631
[10/10 16:06:34     86s] eee: l=4 avDens=0.049127 usedTrk=1428.173143 availTrk=29071.225188 sigTrk=1428.173143
[10/10 16:06:34     86s] eee: l=5 avDens=0.165560 usedTrk=1498.185555 availTrk=9049.180328 sigTrk=1498.185555
[10/10 16:06:34     86s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:06:34     86s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[10/10 16:06:34     86s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.312349 uaWl=1.000000 uaWlH=0.199900 aWlH=0.000000 lMod=0 pMax=0.855200 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[10/10 16:06:34     86s] eee: NetCapCache creation started. (Current Mem: 2872.746M) 
[10/10 16:06:34     86s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2872.746M) 
[10/10 16:06:34     86s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[10/10 16:06:34     86s] eee: Metal Layers Info:
[10/10 16:06:34     86s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:06:34     86s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[10/10 16:06:34     86s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:06:34     86s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[10/10 16:06:34     86s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[10/10 16:06:34     86s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[10/10 16:06:34     86s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[10/10 16:06:34     86s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[10/10 16:06:34     86s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:06:34     86s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[10/10 16:06:34     86s] eee: +-----------------------NDR Info-----------------------+
[10/10 16:06:34     86s] eee: NDR Count = 0, Fake NDR = 0
[10/10 16:06:34     86s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2872.746M)
[10/10 16:06:34     86s] Cell top_lvl LLGs are deleted
[10/10 16:06:34     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:34     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:34     86s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2872.9M, EPOCH TIME: 1760126794.929201
[10/10 16:06:34     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:34     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:34     86s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2872.9M, EPOCH TIME: 1760126794.929425
[10/10 16:06:34     86s] Max number of tech site patterns supported in site array is 256.
[10/10 16:06:34     86s] Core basic site is CoreSite
[10/10 16:06:34     86s] After signature check, allow fast init is true, keep pre-filter is true.
[10/10 16:06:34     86s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/10 16:06:34     86s] Fast DP-INIT is on for default
[10/10 16:06:34     86s] Atter site array init, number of instance map data is 0.
[10/10 16:06:34     86s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.011, REAL:0.012, MEM:2872.9M, EPOCH TIME: 1760126794.941881
[10/10 16:06:34     86s] 
[10/10 16:06:34     86s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:06:34     86s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:06:34     86s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.017, MEM:2872.9M, EPOCH TIME: 1760126794.946513
[10/10 16:06:34     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:404).
[10/10 16:06:34     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:34     86s] Starting delay calculation for Setup views
[10/10 16:06:35     87s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/10 16:06:35     87s] #################################################################################
[10/10 16:06:35     87s] # Design Stage: PreRoute
[10/10 16:06:35     87s] # Design Name: top_lvl
[10/10 16:06:35     87s] # Design Mode: 130nm
[10/10 16:06:35     87s] # Analysis Mode: MMMC OCV 
[10/10 16:06:35     87s] # Parasitics Mode: No SPEF/RCDB 
[10/10 16:06:35     87s] # Signoff Settings: SI Off 
[10/10 16:06:35     87s] #################################################################################
[10/10 16:06:35     87s] Calculate early delays in OCV mode...
[10/10 16:06:35     87s] Calculate late delays in OCV mode...
[10/10 16:06:35     87s] Topological Sorting (REAL = 0:00:00.0, MEM = 2912.8M, InitMEM = 2912.4M)
[10/10 16:06:35     87s] Start delay calculation (fullDC) (1 T). (MEM=2912.78)
[10/10 16:06:35     87s] Start AAE Lib Loading. (MEM=2921.484375)
[10/10 16:06:35     87s] End AAE Lib Loading. (MEM=2924.492188 CPU=0:00:00.0 Real=0:00:00.0)
[10/10 16:06:35     87s] End AAE Lib Interpolated Model. (MEM=2924.492188 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:06:35     87s] Total number of fetched objects 1204
[10/10 16:06:35     87s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/10 16:06:35     87s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:06:35     87s] End delay calculation. (MEM=2949.53 CPU=0:00:00.3 REAL=0:00:00.0)
[10/10 16:06:35     87s] End delay calculation (fullDC). (MEM=2940.75 CPU=0:00:00.5 REAL=0:00:00.0)
[10/10 16:06:35     87s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 2940.8M) ***
[10/10 16:06:36     88s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:02.0 totSessionCpu=0:01:29 mem=2949.7M)
[10/10 16:06:36     88s] 
[10/10 16:06:36     88s] OptSummary:
[10/10 16:06:36     88s] 
[10/10 16:06:36     88s] ------------------------------------------------------------------
[10/10 16:06:36     88s]              Initial Summary
[10/10 16:06:36     88s] ------------------------------------------------------------------
[10/10 16:06:36     88s] 
[10/10 16:06:36     88s] Setup views included:
[10/10 16:06:36     88s]  tt_v1.8_25C_Nominal_25_func 
[10/10 16:06:36     88s] 
[10/10 16:06:36     88s] +--------------------+---------+
[10/10 16:06:36     88s] |     Setup mode     |   all   |
[10/10 16:06:36     88s] +--------------------+---------+
[10/10 16:06:36     88s] |           WNS (ns):| -0.599  |
[10/10 16:06:36     88s] |           TNS (ns):| -9.405  |
[10/10 16:06:36     88s] |    Violating Paths:|   28    |
[10/10 16:06:36     88s] |          All Paths:|   120   |
[10/10 16:06:36     88s] +-[10/10 16:06:36     88s] 
-------------------+---------+
[10/10 16:06:36     88s] 
[10/10 16:06:36     88s] +----------------+-------------------------------+------------------+
[10/10 16:06:36     88s] |                |              Real             |       Total      |
[10/10 16:06:36     88s] |    DRVs        +------------------+------------+------------------|
[10/10 16:06:36     88s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/10 16:06:36     88s] +----------------+------------------+------------+------------------+
[10/10 16:06:36     88s] |   max_cap      |     92 (92)      |   -0.273   |     92 (92)      |
[10/10 16:06:36     88s] |   max_tran     |     67 (549)     |   -2.105   |     67 (549)     |
[10/10 16:06:36     88s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/10 16:06:36     88s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/10 16:06:36     88s] +----------------+------------------+------------+------------------+
[10/10 16:06:36     88s] 
[10/10 16:06:36     88s] Density: 2.199%
[10/10 16:06:36     88s] ------------------------------------------------------------------
[10/10 16:06:36     88s] **opt_design ... cpu = 0:00:03, real = 0:00:39, mem = 2943.9M, totSessionCpu=0:01:29 **
[10/10 16:06:36     88s] Begin: Collecting metrics
[10/10 16:06:36     88s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | -0.599 |  -9 |        2.20 | 0:00:02  |        2944 |   67 |  92 |
 ------------------------------------------------------------------------------------ 
[10/10 16:06:36     88s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2953.0M, current mem=2943.9M)

[10/10 16:06:36     88s] End: Collecting metrics
[10/10 16:06:36     88s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.2/0:00:38.6 (0.1), totSession cpu/real = 0:01:29.3/0:02:10.2 (0.7), mem = 2943.9M
[10/10 16:06:36     88s] 
[10/10 16:06:36     88s] =============================================================================================
[10/10 16:06:36     88s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             25.11-s102_1
[10/10 16:06:36     88s] =============================================================================================
[10/10 16:06:36     88s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:06:36     88s] ---------------------------------------------------------------------------------------------
[10/10 16:06:36     88s] [ ViewPruning            ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[10/10 16:06:36     88s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.1 % )     0:00:01.3 /  0:00:01.2    0.9
[10/10 16:06:36     88s] [ MetricReport           ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:06:36     88s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:06:36     88s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:36     88s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:06:36     88s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[10/10 16:06:36     88s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.1    0.9
[10/10 16:06:36     88s] [ ChannelGraphInit       ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.1    0.9
[10/10 16:06:36     88s] [ MetricInit             ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:06:36     88s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.8
[10/10 16:06:36     88s] [ EarlyGlobalRoute       ]      1   0:00:00.8  (   2.0 % )     0:00:00.8 /  0:00:00.5    0.6
[10/10 16:06:36     88s] [ ExtractRC              ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[10/10 16:06:36     88s] [ UpdateTimingGraph      ]      1   0:00:00.2  (   0.6 % )     0:00:01.2 /  0:00:01.1    0.9
[10/10 16:06:36     88s] [ FullDelayCalc          ]      1   0:00:00.7  (   1.8 % )     0:00:00.7 /  0:00:00.6    0.9
[10/10 16:06:36     88s] [ TimingUpdate           ]      2   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    0.9
[10/10 16:06:36     88s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[10/10 16:06:36     88s] [ MISC                   ]          0:00:35.6  (  92.2 % )     0:00:35.6 /  0:00:00.7    0.0
[10/10 16:06:36     88s] ---------------------------------------------------------------------------------------------
[10/10 16:06:36     88s]  InitOpt #1 TOTAL                   0:00:38.6  ( 100.0 % )     0:00:38.6 /  0:00:03.2    0.1
[10/10 16:06:36     88s] ---------------------------------------------------------------------------------------------
[10/10 16:06:36     88s] ** INFO : this run is activating medium effort placeOptDesign flow
[10/10 16:06:36     88s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[10/10 16:06:36     88s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:29 mem=2943.9M
[10/10 16:06:36     88s] Memory usage before memory release/compaction is 2943.9
[10/10 16:06:36     88s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:06:36     88s] Memory usage at beginning of DPlace-Init is 2943.9M.
[10/10 16:06:36     88s] OPERPROF: Starting DPlace-Init at level 1, MEM:2943.9M, EPOCH TIME: 1760126796.380875
[10/10 16:06:36     88s] Processing tracks to init pin-track alignment.
[10/10 16:06:36     88s] z: 2, totalTracks: 1
[10/10 16:06:36     88s] z: 4, totalTracks: 1
[10/10 16:06:36     88s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:06:36     88s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2944.1M, EPOCH TIME: 1760126796.409443
[10/10 16:06:36     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:36     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:36     88s] 
[10/10 16:06:36     88s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:06:36     88s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:06:36     88s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.012, MEM:2944.6M, EPOCH TIME: 1760126796.421174
[10/10 16:06:36     88s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2944.6M, EPOCH TIME: 1760126796.421265
[10/10 16:06:36     88s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2944.6M, EPOCH TIME: 1760126796.421410
[10/10 16:06:36     88s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2944.6MB).
[10/10 16:06:36     88s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.041, MEM:2944.6M, EPOCH TIME: 1760126796.422119
[10/10 16:06:36     88s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:29 mem=2944.6M
[10/10 16:06:36     88s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2944.6M, EPOCH TIME: 1760126796.425697
[10/10 16:06:36     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:606).
[10/10 16:06:36     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:36     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:36     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:36     88s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.004, MEM:2944.6M, EPOCH TIME: 1760126796.429556
[10/10 16:06:36     88s] Memory usage before memory release/compaction is 2944.6
[10/10 16:06:36     88s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:06:36     88s] Memory usage at end of DPlace-Cleanup is 2944.6M.
[10/10 16:06:36     88s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[10/10 16:06:36     88s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:29 mem=2944.6M
[10/10 16:06:36     88s] Memory usage before memory release/compaction is 2944.6
[10/10 16:06:36     88s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:06:36     88s] Memory usage at beginning of DPlace-Init is 2944.6M.
[10/10 16:06:36     88s] OPERPROF: Starting DPlace-Init at level 1, MEM:2944.6M, EPOCH TIME: 1760126796.431242
[10/10 16:06:36     88s] Processing tracks to init pin-track alignment.
[10/10 16:06:36     88s] z: 2, totalTracks: 1
[10/10 16:06:36     88s] z: 4, totalTracks: 1
[10/10 16:06:36     88s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:06:36     88s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2944.6M, EPOCH TIME: 1760126796.461021
[10/10 16:06:36     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:36     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:36     88s] 
[10/10 16:06:36     88s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:06:36     88s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:06:36     88s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:2944.6M, EPOCH TIME: 1760126796.471017
[10/10 16:06:36     88s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2944.6M, EPOCH TIME: 1760126796.471101
[10/10 16:06:36     88s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2944.6M, EPOCH TIME: 1760126796.471233
[10/10 16:06:36     88s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2944.6MB).
[10/10 16:06:36     88s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.041, MEM:2944.6M, EPOCH TIME: 1760126796.471956
[10/10 16:06:36     88s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:29 mem=2944.6M
[10/10 16:06:36     88s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2944.6M, EPOCH TIME: 1760126796.474951
[10/10 16:06:36     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:606).
[10/10 16:06:36     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:36     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:36     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:36     88s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.004, MEM:2944.6M, EPOCH TIME: 1760126796.478615
[10/10 16:06:36     88s] Memory usage before memory release/compaction is 2944.6
[10/10 16:06:36     88s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:06:36     88s] Memory usage at end of DPlace-Cleanup is 2944.6M.
[10/10 16:06:36     88s] *** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:29.4/0:02:10.3 (0.7), mem = 2944.6M
[10/10 16:06:36     88s] *** Starting optimizing excluded clock nets MEM= 2944.6M) ***
[10/10 16:06:36     88s] *info: No excluded clock nets to be optimized.
[10/10 16:06:36     88s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2944.6M) ***
[10/10 16:06:36     88s] *** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:29.4/0:02:10.3 (0.7), mem = 2944.6M
[10/10 16:06:36     88s] 
[10/10 16:06:36     88s] =============================================================================================
[10/10 16:06:36     88s]  Step TAT Report : ExcludedClockNetOpt #1 / place_opt_design #1                 25.11-s102_1
[10/10 16:06:36     88s] =============================================================================================
[10/10 16:06:36     88s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:06:36     88s] ---------------------------------------------------------------------------------------------
[10/10 16:06:36     88s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:36     88s] ---------------------------------------------------------------------------------------------
[10/10 16:06:36     88s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:36     88s] ---------------------------------------------------------------------------------------------
[10/10 16:06:36     88s] The useful skew maximum allowed delay is: 0.26
[10/10 16:06:36     88s] Deleting Lib Analyzer.
[10/10 16:06:36     88s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:29.6/0:02:10.5 (0.7), mem = 2948.3M
[10/10 16:06:36     88s] Info: 1 clock net  excluded from IPO operation.
[10/10 16:06:36     88s] ### Creating LA Mngr. totSessionCpu=0:01:30 mem=2948.4M
[10/10 16:06:36     88s] ### Creating LA Mngr, finished. totSessionCpu=0:01:30 mem=2948.4M
[10/10 16:06:36     88s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[10/10 16:06:36     88s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.Ih7Mf014Zp.1
[10/10 16:06:36     88s] 
[10/10 16:06:36     88s] Creating Lib Analyzer ...
[10/10 16:06:36     88s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/10 16:06:36     88s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/10 16:06:36     88s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/10 16:06:36     88s] 
[10/10 16:06:36     88s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:06:37     88s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:30 mem=2949.0M
[10/10 16:06:37     88s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:30 mem=2949.0M
[10/10 16:06:37     88s] Creating Lib Analyzer, finished. 
[10/10 16:06:37     88s] 
[10/10 16:06:37     88s] Footprint cell information for calculating maxBufDist
[10/10 16:06:37     88s] *info: There are 7 candidate Buffer cells
[10/10 16:06:37     88s] *info: There are 9 candidate Inverter cells
[10/10 16:06:37     88s] 
[10/10 16:06:37     89s] 
[10/10 16:06:37     89s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/10 16:06:37     89s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[10/10 16:06:37     89s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:30 mem=2949.1M
[10/10 16:06:37     89s] Memory usage before memory release/compaction is 2949.1
[10/10 16:06:37     89s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:06:37     89s] Memory usage at beginning of DPlace-Init is 2947.6M.
[10/10 16:06:37     89s] OPERPROF: Starting DPlace-Init at level 1, MEM:2947.6M, EPOCH TIME: 1760126797.292023
[10/10 16:06:37     89s] Processing tracks to init pin-track alignment.
[10/10 16:06:37     89s] z: 2, totalTracks: 1
[10/10 16:06:37     89s] z: 4, totalTracks: 1
[10/10 16:06:37     89s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:06:37     89s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2947.6M, EPOCH TIME: 1760126797.319079
[10/10 16:06:37     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:37     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:37     89s] 
[10/10 16:06:37     89s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:06:37     89s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:06:37     89s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:2947.6M, EPOCH TIME: 1760126797.328873
[10/10 16:06:37     89s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2947.6M, EPOCH TIME: 1760126797.328956
[10/10 16:06:37     89s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2947.6M, EPOCH TIME: 1760126797.329090
[10/10 16:06:37     89s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2947.6MB).
[10/10 16:06:37     89s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.038, MEM:2947.6M, EPOCH TIME: 1760126797.329808
[10/10 16:06:37     89s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[10/10 16:06:37     89s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:30 mem=2947.7M
[10/10 16:06:37     89s] [oiPhyDebug] optDemand 583661708000.00, spDemand 13818326400.00.
[10/10 16:06:37     89s] [LDM::Info] TotalInstCnt at InitDesignMc1: 770
[10/10 16:06:37     89s] ### Creating RouteCongInterface, started
[10/10 16:06:37     89s] Cong infra grid 0 0.0000 1.0000 1 0
[10/10 16:06:37     89s] 
[10/10 16:06:37     89s] #optDebug:  {2, 0.505, 0.9500} {3, 0.505, 0.9500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[10/10 16:06:37     89s] 
[10/10 16:06:37     89s] #optDebug: {0, 1.000}
[10/10 16:06:37     89s] ### Creating RouteCongInterface, finished
[10/10 16:06:37     89s] {MG pre T:0 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:06:37     89s] {MG pre T:1 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:06:37     89s] {MG pre T:0 H:1 G:0  {4 0 215.1 0.637634} }
[10/10 16:06:37     89s] {MG pre T:0 H:0 G:1  {4 0 23.9 0.637634} }
[10/10 16:06:37     89s] {MG post T:0 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:06:37     89s] {MG post T:1 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:06:37     89s] {MG post T:0 H:1 G:0  {4 0 215.1 0.637634} }
[10/10 16:06:37     89s] {MG post T:0 H:0 G:1  {4 0 23.9 0.637634} }
[10/10 16:06:37     89s] 
[10/10 16:06:37     89s] Netlist preparation processing... 
[10/10 16:06:37     89s] Removed 0 instance
[10/10 16:06:37     89s] *info: Marking 0 isolation instances dont touch
[10/10 16:06:37     89s] *info: Marking 0 level shifter instances dont touch
[10/10 16:06:37     89s] CSM is empty.
[10/10 16:06:37     89s] CSM is empty.
[10/10 16:06:37     89s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 770
[10/10 16:06:37     89s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2951.4M, EPOCH TIME: 1760126797.435944
[10/10 16:06:37     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1374).
[10/10 16:06:37     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:37     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:37     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:37     89s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.004, REAL:0.005, MEM:2948.5M, EPOCH TIME: 1760126797.440609
[10/10 16:06:37     89s] Memory usage before memory release/compaction is 2948.5
[10/10 16:06:37     89s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:06:37     89s] Memory usage at end of DPlace-Cleanup is 2948.5M.
[10/10 16:06:37     89s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.Ih7Mf014Zp.1
[10/10 16:06:37     89s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:30.4/0:02:11.3 (0.7), mem = 2948.5M
[10/10 16:06:37     89s] 
[10/10 16:06:37     89s] =============================================================================================
[10/10 16:06:37     89s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     25.11-s102_1
[10/10 16:06:37     89s] =============================================================================================
[10/10 16:06:37     89s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:06:37     89s] ---------------------------------------------------------------------------------------------
[10/10 16:06:37     89s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  32.4 % )     0:00:00.3 /  0:00:00.3    1.0
[10/10 16:06:37     89s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.2
[10/10 16:06:37     89s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.2 % )     0:00:00.1 /  0:00:00.1    0.9
[10/10 16:06:37     89s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:37     89s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:06:37     89s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:37     89s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[10/10 16:06:37     89s] [ IncrDelayCalc          ]      1   0:00:00.0  (   5.2 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:06:37     89s] [ DetailPlaceInit        ]      1   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.0    1.1
[10/10 16:06:37     89s] [ TimingUpdate           ]      4   0:00:00.1  (   8.6 % )     0:00:00.1 /  0:00:00.1    0.9
[10/10 16:06:37     89s] [ MISC                   ]          0:00:00.3  (  39.0 % )     0:00:00.3 /  0:00:00.3    1.0
[10/10 16:06:37     89s] ---------------------------------------------------------------------------------------------
[10/10 16:06:37     89s]  SimplifyNetlist #1 TOTAL           0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[10/10 16:06:37     89s] ---------------------------------------------------------------------------------------------
[10/10 16:06:37     89s] Begin: Collecting metrics
[10/10 16:06:37     89s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | -0.599 |  -9 |        2.20 | 0:00:02  |        2944 |   67 |  92 |
| simplify_netlist |        |     |             | 0:00:01  |        2949 |      |     |
 ------------------------------------------------------------------------------------- 
[10/10 16:06:37     89s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2948.6M, current mem=2948.6M)

[10/10 16:06:37     89s] End: Collecting metrics
[10/10 16:06:37     89s] Running new flow changes for HFN
[10/10 16:06:37     89s] Begin: GigaOpt high fanout net optimization
[10/10 16:06:37     89s] GigaOpt HFN: use maxLocalDensity 1.2
[10/10 16:06:37     89s] GigaOpt HFN: use maxLocalDensity 1.2
[10/10 16:06:37     89s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[10/10 16:06:37     89s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[10/10 16:06:37     89s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:30.5/0:02:11.5 (0.7), mem = 2948.6M
[10/10 16:06:37     89s] Info: 1 clock net  excluded from IPO operation.
[10/10 16:06:37     89s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.Ih7Mf014Zp.2
[10/10 16:06:37     89s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/10 16:06:37     89s] 
[10/10 16:06:37     89s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/10 16:06:37     89s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[10/10 16:06:37     89s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:31 mem=2948.7M
[10/10 16:06:37     89s] Memory usage before memory release/compaction is 2948.7
[10/10 16:06:37     89s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:06:37     89s] Memory usage at beginning of DPlace-Init is 2948.7M.
[10/10 16:06:37     89s] OPERPROF: Starting DPlace-Init at level 1, MEM:2948.7M, EPOCH TIME: 1760126797.853893
[10/10 16:06:37     89s] Processing tracks to init pin-track alignment.
[10/10 16:06:37     89s] z: 2, totalTracks: 1
[10/10 16:06:37     89s] z: 4, totalTracks: 1
[10/10 16:06:37     89s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:06:37     89s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2948.7M, EPOCH TIME: 1760126797.881428
[10/10 16:06:37     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:37     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:37     89s] 
[10/10 16:06:37     89s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:06:37     89s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:06:37     89s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:2948.7M, EPOCH TIME: 1760126797.891272
[10/10 16:06:37     89s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2948.7M, EPOCH TIME: 1760126797.891371
[10/10 16:06:37     89s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2948.7M, EPOCH TIME: 1760126797.891483
[10/10 16:06:37     89s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2948.7MB).
[10/10 16:06:37     89s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.038, MEM:2948.7M, EPOCH TIME: 1760126797.892172
[10/10 16:06:37     89s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[10/10 16:06:37     89s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:31 mem=2948.7M
[10/10 16:06:37     89s] [oiPhyDebug] optDemand 583661708000.00, spDemand 13818326400.00.
[10/10 16:06:37     89s] [LDM::Info] TotalInstCnt at InitDesignMc1: 770
[10/10 16:06:37     89s] ### Creating RouteCongInterface, started
[10/10 16:06:37     89s] Cong infra grid 0 0.0000 1.0000 1 0
[10/10 16:06:37     89s] 
[10/10 16:06:37     89s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[10/10 16:06:37     89s] 
[10/10 16:06:37     89s] #optDebug: {0, 1.000}
[10/10 16:06:37     89s] ### Creating RouteCongInterface, finished
[10/10 16:06:37     89s] {MG pre T:0 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:06:37     89s] {MG pre T:1 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:06:37     89s] {MG pre T:0 H:1 G:0  {4 0 215.1 0.637634} }
[10/10 16:06:37     89s] {MG pre T:0 H:0 G:1  {4 0 23.9 0.637634} }
[10/10 16:06:37     89s] {MG post T:0 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:06:37     89s] {MG post T:1 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:06:37     89s] {MG post T:0 H:1 G:0  {4 0 215.1 0.637634} }
[10/10 16:06:37     89s] {MG post T:0 H:0 G:1  {4 0 23.9 0.637634} }
[10/10 16:06:38     89s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:06:38     89s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:06:38     89s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:06:38     90s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:06:38     90s] AoF 3029.5830um
[10/10 16:06:38     90s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:06:38     90s] Total-nets :: 902, Stn-nets :: 0, ratio :: 0 %, Total-len 137478, Stn-len 0
[10/10 16:06:38     90s] CSM is empty.
[10/10 16:06:38     90s] CSM is empty.
[10/10 16:06:38     90s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 770
[10/10 16:06:38     90s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2949.3M, EPOCH TIME: 1760126798.165751
[10/10 16:06:38     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:606).
[10/10 16:06:38     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:38     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:38     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:38     90s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.004, MEM:2949.4M, EPOCH TIME: 1760126798.169702
[10/10 16:06:38     90s] Memory usage before memory release/compaction is 2949.4
[10/10 16:06:38     90s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:06:38     90s] Memory usage at end of DPlace-Cleanup is 2949.4M.
[10/10 16:06:38     90s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.Ih7Mf014Zp.2
[10/10 16:06:38     90s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:31.0/0:02:12.0 (0.7), mem = 2949.4M
[10/10 16:06:38     90s] 
[10/10 16:06:38     90s] =============================================================================================
[10/10 16:06:38     90s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              25.11-s102_1
[10/10 16:06:38     90s] =============================================================================================
[10/10 16:06:38     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:06:38     90s] ---------------------------------------------------------------------------------------------
[10/10 16:06:38     90s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   5.2 % )     0:00:00.0 /  0:00:00.0    0.8
[10/10 16:06:38     90s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.5 % )     0:00:00.1 /  0:00:00.1    0.9
[10/10 16:06:38     90s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:06:38     90s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:38     90s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:38     90s] [ DetailPlaceInit        ]      1   0:00:00.0  (   7.6 % )     0:00:00.0 /  0:00:00.0    0.8
[10/10 16:06:38     90s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:38     90s] [ MISC                   ]          0:00:00.4  (  77.5 % )     0:00:00.4 /  0:00:00.4    1.0
[10/10 16:06:38     90s] ---------------------------------------------------------------------------------------------
[10/10 16:06:38     90s]  DrvOpt #1 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[10/10 16:06:38     90s] ---------------------------------------------------------------------------------------------
[10/10 16:06:38     90s] GigaOpt HFN: restore maxLocalDensity to 0.98
[10/10 16:06:38     90s] GigaOpt HFN: restore maxLocalDensity to 0.98
[10/10 16:06:38     90s] End: GigaOpt high fanout net optimization
[10/10 16:06:38     90s] Begin: Collecting metrics
[10/10 16:06:38     90s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | -0.599 |  -9 |        2.20 | 0:00:02  |        2944 |   67 |  92 |
| simplify_netlist |        |     |             | 0:00:01  |        2949 |      |     |
| drv_fixing       |        |     |             | 0:00:01  |        2949 |      |     |
 ------------------------------------------------------------------------------------- 
[10/10 16:06:38     90s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2949.4M, current mem=2949.4M)

[10/10 16:06:38     90s] End: Collecting metrics
[10/10 16:06:38     90s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/10 16:06:38     90s] Deleting Lib Analyzer.
[10/10 16:06:38     90s] Begin: GigaOpt DRV Optimization
[10/10 16:06:38     90s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[10/10 16:06:38     90s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[10/10 16:06:38     90s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[10/10 16:06:38     90s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[10/10 16:06:38     90s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:31.3/0:02:12.2 (0.7), mem = 2949.6M
[10/10 16:06:38     90s] Info: 1 clock net  excluded from IPO operation.
[10/10 16:06:38     90s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.Ih7Mf014Zp.3
[10/10 16:06:38     90s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/10 16:06:38     90s] 
[10/10 16:06:38     90s] Creating Lib Analyzer ...
[10/10 16:06:38     90s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/10 16:06:38     90s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/10 16:06:38     90s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/10 16:06:38     90s] 
[10/10 16:06:38     90s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:06:38     90s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:32 mem=2949.6M
[10/10 16:06:38     90s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:32 mem=2949.6M
[10/10 16:06:38     90s] Creating Lib Analyzer, finished. 
[10/10 16:06:38     90s] 
[10/10 16:06:38     90s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/10 16:06:38     90s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[10/10 16:06:38     90s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:32 mem=2949.6M
[10/10 16:06:38     90s] Memory usage before memory release/compaction is 2949.6
[10/10 16:06:38     90s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:06:38     90s] Memory usage at beginning of DPlace-Init is 2949.6M.
[10/10 16:06:38     90s] OPERPROF: Starting DPlace-Init at level 1, MEM:2949.6M, EPOCH TIME: 1760126798.817278
[10/10 16:06:38     90s] Processing tracks to init pin-track alignment.
[10/10 16:06:38     90s] z: 2, totalTracks: 1
[10/10 16:06:38     90s] z: 4, totalTracks: 1
[10/10 16:06:38     90s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:06:38     90s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2949.6M, EPOCH TIME: 1760126798.844798
[10/10 16:06:38     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:38     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:38     90s] 
[10/10 16:06:38     90s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:06:38     90s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:06:38     90s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:2949.6M, EPOCH TIME: 1760126798.854357
[10/10 16:06:38     90s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2949.6M, EPOCH TIME: 1760126798.854454
[10/10 16:06:38     90s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2949.6M, EPOCH TIME: 1760126798.854622
[10/10 16:06:38     90s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2949.6MB).
[10/10 16:06:38     90s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.038, MEM:2949.6M, EPOCH TIME: 1760126798.855359
[10/10 16:06:38     90s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[10/10 16:06:38     90s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:32 mem=2949.6M
[10/10 16:06:38     90s] [oiPhyDebug] optDemand 583661708000.00, spDemand 13818326400.00.
[10/10 16:06:38     90s] [LDM::Info] TotalInstCnt at InitDesignMc1: 770
[10/10 16:06:38     90s] ### Creating RouteCongInterface, started
[10/10 16:06:38     90s] Cong infra grid 0 0.0000 1.0000 1 0
[10/10 16:06:38     90s] 
[10/10 16:06:38     90s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[10/10 16:06:38     90s] 
[10/10 16:06:38     90s] #optDebug: {0, 1.000}
[10/10 16:06:38     90s] ### Creating RouteCongInterface, finished
[10/10 16:06:38     90s] {MG pre T:0 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:06:38     90s] {MG pre T:1 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:06:38     90s] {MG pre T:0 H:1 G:0  {4 0 215.1 0.637634} }
[10/10 16:06:38     90s] {MG pre T:0 H:0 G:1  {4 0 23.9 0.637634} }
[10/10 16:06:38     90s] {MG post T:0 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:06:38     90s] {MG post T:1 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:06:38     90s] {MG post T:0 H:1 G:0  {4 0 215.1 0.637634} }
[10/10 16:06:38     90s] {MG post T:0 H:0 G:1  {4 0 23.9 0.637634} }
[10/10 16:06:38     90s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:06:39     90s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:06:39     90s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:06:39     90s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:06:39     90s] AoF 3029.5830um
[10/10 16:06:39     90s] [GPS-DRV] Optimizer inputs ============================= 
[10/10 16:06:39     90s] [GPS-DRV] drvFixingStage: Large Scale
[10/10 16:06:39     90s] [GPS-DRV] costLowerBound: 0.1
[10/10 16:06:39     90s] [GPS-DRV] setupTNSCost  : 0
[10/10 16:06:39     90s] [GPS-DRV] maxIter       : 2
[10/10 16:06:39     90s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[10/10 16:06:39     90s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[10/10 16:06:39     90s] [GPS-DRV] Optimizer parameters ============================= 
[10/10 16:06:39     90s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[10/10 16:06:39     90s] [GPS-DRV] maxDensity (design): 0.95
[10/10 16:06:39     90s] [GPS-DRV] maxLocalDensity: 1.2
[10/10 16:06:39     90s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[10/10 16:06:39     90s] [GPS-DRV] Dflt RT Characteristic Length 1281.72um AoF 3029.58um x 1
[10/10 16:06:39     90s] [GPS-DRV] isCPECostingOn: false
[10/10 16:06:39     90s] [GPS-DRV] all active and enabled setup drv original views
[10/10 16:06:39     90s] [GPS-DRV]     tt_v1.8_25C_Nominal_25_func
[10/10 16:06:39     90s] [GPS-DRV] All active and enabled setup views
[10/10 16:06:39     90s] [GPS-DRV]     tt_v1.8_25C_Nominal_25_func
[10/10 16:06:39     90s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxTranMarginIPO: 0.2
[10/10 16:06:39     90s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxCapMarginIPO: 0.2
[10/10 16:06:39     90s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[10/10 16:06:39     90s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[10/10 16:06:39     90s] [GPS-DRV] timing-driven DRV settings {1 1 1 0 1 0}
[10/10 16:06:39     90s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[10/10 16:06:39     90s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 1.11839e-10; DynamicP: 5.7132e+06)DBU
[10/10 16:06:39     90s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/10 16:06:39     90s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/10 16:06:39     90s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/10 16:06:39     90s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/10 16:06:39     90s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/10 16:06:39     91s] Info: violation cost 4478.069824 (cap = 360.155884, tran = 4117.914062, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:06:39     91s] |    73|   575|    -2.11|   102|   102|    -0.28|     0|     0|     0|     0|    -0.60|    -9.40|       0|       0|       0|  2.20%|          |         |
[10/10 16:06:40     91s] Info: violation cost 19.884928 (cap = 0.345221, tran = 19.539709, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:06:40     91s] |    48|    60|    -0.07|     6|     6|    -0.03|     0|     0|     0|     0|    -0.24|    -2.63|     165|      10|      14|  2.53%| 0:00:01.0|  2978.0M|
[10/10 16:06:40     92s] Info: violation cost 11.671875 (cap = 0.000000, tran = 11.671875, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:06:40     92s] |    36|    36|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.24|    -2.71|       1|       0|      19|  2.57%| 0:00:00.0|  2978.1M|
[10/10 16:06:40     92s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/10 16:06:40     92s] 
[10/10 16:06:40     92s] ###############################################################################
[10/10 16:06:40     92s] #
[10/10 16:06:40     92s] #  Large fanout net report:  
[10/10 16:06:40     92s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[10/10 16:06:40     92s] #     - current density: 2.57
[10/10 16:06:40     92s] #
[10/10 16:06:40     92s] #  List of high fanout nets:
[10/10 16:06:40     92s] #
[10/10 16:06:40     92s] ###############################################################################
[10/10 16:06:40     92s] Bottom Preferred Layer:
[10/10 16:06:40     92s] +-------------+------------+----------+
[10/10 16:06:40     92s] |    Layer    |   CCOpt    |   Rule   |
[10/10 16:06:40     92s] +-------------+------------+----------+
[10/10 16:06:40     92s] | met3 (z=3)  |          1 | default  |
[10/10 16:06:40     92s] +-------------+------------+----------+
[10/10 16:06:40     92s] Via Pillar Rule:
[10/10 16:06:40     92s]     None
[10/10 16:06:40     92s] Finished writing unified metrics of routing constraints.
[10/10 16:06:40     92s] 
[10/10 16:06:40     92s] 
[10/10 16:06:40     92s] =======================================================================
[10/10 16:06:40     92s]                 Reasons for remaining drv violations
[10/10 16:06:40     92s] =======================================================================
[10/10 16:06:40     92s] *info: Total 28 net(s) have violations which can't be fixed by DRV optimization.
[10/10 16:06:40     92s] 
[10/10 16:06:40     92s] Total-nets :: 1078, Stn-nets :: 57, ratio :: 5.28757 %, Total-len 136733, Stn-len 27128.9
[10/10 16:06:40     92s] *info: Total 8 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[10/10 16:06:40     92s] 
[10/10 16:06:40     92s] 
[10/10 16:06:40     92s] *** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2978.2M) ***
[10/10 16:06:40     92s] 
[10/10 16:06:40     92s] CSM is empty.
[10/10 16:06:40     92s] CSM is empty.
[10/10 16:06:40     92s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 946
[10/10 16:06:40     92s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2978.1M, EPOCH TIME: 1760126800.418568
[10/10 16:06:40     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1550).
[10/10 16:06:40     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:40     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:40     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:40     92s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.006, REAL:0.007, MEM:2966.1M, EPOCH TIME: 1760126800.425103
[10/10 16:06:40     92s] Memory usage before memory release/compaction is 2966.1
[10/10 16:06:40     92s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:06:40     92s] Memory usage at end of DPlace-Cleanup is 2966.1M.
[10/10 16:06:40     92s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.Ih7Mf014Zp.3
[10/10 16:06:40     92s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:02.0/0:00:02.1 (1.0), totSession cpu/real = 0:01:33.3/0:02:14.3 (0.7), mem = 2966.1M
[10/10 16:06:40     92s] 
[10/10 16:06:40     92s] =============================================================================================
[10/10 16:06:40     92s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              25.11-s102_1
[10/10 16:06:40     92s] =============================================================================================
[10/10 16:06:40     92s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:06:40     92s] ---------------------------------------------------------------------------------------------
[10/10 16:06:40     92s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:40     92s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  11.6 % )     0:00:00.2 /  0:00:00.3    1.0
[10/10 16:06:40     92s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.2
[10/10 16:06:40     92s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[10/10 16:06:40     92s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:40     92s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:06:40     92s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:40     92s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:01.3 /  0:00:01.3    1.0
[10/10 16:06:40     92s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.2 % )     0:00:01.3 /  0:00:01.3    1.0
[10/10 16:06:40     92s] [ OptGetWeight           ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:40     92s] [ OptEval                ]      7   0:00:00.5  (  26.0 % )     0:00:00.5 /  0:00:00.5    1.0
[10/10 16:06:40     92s] [ OptCommit              ]      7   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.7
[10/10 16:06:40     92s] [ PostCommitDelayUpdate  ]      7   0:00:00.0  (   1.2 % )     0:00:00.6 /  0:00:00.6    1.0
[10/10 16:06:40     92s] [ IncrDelayCalc          ]     37   0:00:00.6  (  27.0 % )     0:00:00.6 /  0:00:00.6    1.0
[10/10 16:06:40     92s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.5
[10/10 16:06:40     92s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:40     92s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.1
[10/10 16:06:40     92s] [ TimingUpdate           ]      3   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.2
[10/10 16:06:40     92s] [ IncrTimingUpdate       ]      8   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.1
[10/10 16:06:40     92s] [ MISC                   ]          0:00:00.4  (  19.1 % )     0:00:00.4 /  0:00:00.4    0.9
[10/10 16:06:40     92s] ---------------------------------------------------------------------------------------------
[10/10 16:06:40     92s]  DrvOpt #2 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.0    1.0
[10/10 16:06:40     92s] ---------------------------------------------------------------------------------------------
[10/10 16:06:40     92s] End: GigaOpt DRV Optimization
[10/10 16:06:40     92s] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/10 16:06:40     92s] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/10 16:06:40     92s] **opt_design ... cpu = 0:00:07, real = 0:00:43, mem = 2966.1M, totSessionCpu=0:01:33 **
[10/10 16:06:40     92s] Begin: Collecting metrics
[10/10 16:06:40     92s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -0.599 |           |       -9 |        2.20 | 0:00:02  |        2944 |   67 |  92 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        2949 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:01  |        2949 |      |     |
| drv_fixing_2     |     0.000 |   -0.240 |         0 |       -3 |        2.57 | 0:00:02  |        2966 |   36 |   0 |
 -------------------------------------------------------------------------------------------------------------------- 
[10/10 16:06:40     92s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2978.2M, current mem=2966.1M)

[10/10 16:06:40     92s] End: Collecting metrics
[10/10 16:06:40     92s] 
[10/10 16:06:40     92s] Active setup views:
[10/10 16:06:40     92s]  tt_v1.8_25C_Nominal_25_func
[10/10 16:06:40     92s]   Dominating endpoints: 0
[10/10 16:06:40     92s]   Dominating TNS: -0.000
[10/10 16:06:40     92s] 
[10/10 16:06:40     92s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/10 16:06:40     92s] Deleting Lib Analyzer.
[10/10 16:06:40     92s] Begin: GigaOpt Global Optimization
[10/10 16:06:40     92s] *info: use new DP (enabled)
[10/10 16:06:40     92s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[10/10 16:06:40     92s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[10/10 16:06:40     92s] Info: 1 clock net  excluded from IPO operation.
[10/10 16:06:40     92s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:33.5/0:02:14.5 (0.7), mem = 2966.2M
[10/10 16:06:40     92s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.Ih7Mf014Zp.4
[10/10 16:06:40     92s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/10 16:06:40     92s] 
[10/10 16:06:40     92s] Creating Lib Analyzer ...
[10/10 16:06:40     92s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/10 16:06:40     92s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/10 16:06:40     92s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/10 16:06:40     92s] 
[10/10 16:06:40     92s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:06:40     92s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:34 mem=2968.3M
[10/10 16:06:40     92s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:34 mem=2968.3M
[10/10 16:06:40     92s] Creating Lib Analyzer, finished. 
[10/10 16:06:41     92s] 
[10/10 16:06:41     92s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/10 16:06:41     92s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[10/10 16:06:41     92s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:34 mem=2968.3M
[10/10 16:06:41     92s] Memory usage before memory release/compaction is 2968.3
[10/10 16:06:41     92s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:06:41     92s] Memory usage at beginning of DPlace-Init is 2966.2M.
[10/10 16:06:41     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:2966.2M, EPOCH TIME: 1760126801.099322
[10/10 16:06:41     92s] Processing tracks to init pin-track alignment.
[10/10 16:06:41     92s] z: 2, totalTracks: 1
[10/10 16:06:41     92s] z: 4, totalTracks: 1
[10/10 16:06:41     92s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:06:41     92s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2966.2M, EPOCH TIME: 1760126801.127308
[10/10 16:06:41     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:41     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:41     92s] 
[10/10 16:06:41     92s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:06:41     92s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:06:41     92s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:2966.2M, EPOCH TIME: 1760126801.138233
[10/10 16:06:41     92s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2966.2M, EPOCH TIME: 1760126801.138320
[10/10 16:06:41     92s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2966.2M, EPOCH TIME: 1760126801.138457
[10/10 16:06:41     92s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2966.2MB).
[10/10 16:06:41     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.040, MEM:2966.2M, EPOCH TIME: 1760126801.139210
[10/10 16:06:41     92s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[10/10 16:06:41     93s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:34 mem=2966.2M
[10/10 16:06:41     93s] [oiPhyDebug] optDemand 585977458400.00, spDemand 16134076800.00.
[10/10 16:06:41     93s] [LDM::Info] TotalInstCnt at InitDesignMc1: 946
[10/10 16:06:41     93s] ### Creating RouteCongInterface, started
[10/10 16:06:41     93s] Cong infra grid 0 0.0000 1.0000 1 0
[10/10 16:06:41     93s] 
[10/10 16:06:41     93s] #optDebug:  {2, 0.505, 0.9500} {3, 0.505, 0.9500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[10/10 16:06:41     93s] 
[10/10 16:06:41     93s] #optDebug: {0, 1.000}
[10/10 16:06:41     93s] ### Creating RouteCongInterface, finished
[10/10 16:06:41     93s] {MG pre T:0 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:06:41     93s] {MG pre T:1 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:06:41     93s] {MG pre T:0 H:1 G:0  {4 0 215.1 0.637634} }
[10/10 16:06:41     93s] {MG pre T:0 H:0 G:1  {4 0 23.9 0.637634} }
[10/10 16:06:41     93s] {MG post T:0 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:06:41     93s] {MG post T:1 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:06:41     93s] {MG post T:0 H:1 G:0  {4 0 215.1 0.637634} }
[10/10 16:06:41     93s] {MG post T:0 H:0 G:1  {4 0 23.9 0.637634} }
[10/10 16:06:41     93s] *info: 1 clock net excluded
[10/10 16:06:41     93s] *info: 48 no-driver nets excluded.
[10/10 16:06:41     93s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[10/10 16:06:41     93s] ** GigaOpt Global Opt WNS Slack -0.240  TNS Slack -2.714 
[10/10 16:06:41     93s] +--------+--------+---------+------------+--------+---------------------------+---------+------------------------------------+
[10/10 16:06:41     93s] |  WNS   |  TNS   | Density |    Real    |  Mem   |        Worst View         |Pathgroup|             End Point              |
[10/10 16:06:41     93s] +--------+--------+---------+------------+--------+---------------------------+---------+------------------------------------+
[10/10 16:06:41     93s] |  -0.240|  -2.714|    2.57%|   0:00:00.0| 2967.2M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_r_ptr_reg[8]/D              |
[10/10 16:06:41     93s] |  -0.239|  -2.670|    2.57%|   0:00:00.0| 2972.5M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_r_ptr_reg[8]/D              |
[10/10 16:06:41     93s] |  -0.166|  -0.787|    2.57%|   0:00:00.0| 2973.7M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[8]/SI             |
[10/10 16:06:41     93s] |  -0.166|  -0.787|    2.57%|   0:00:00.0| 2973.7M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[8]/SI             |
[10/10 16:06:41     93s] |  -0.114|  -0.416|    2.58%|   0:00:00.0| 2973.7M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[8]/SI             |
[10/10 16:06:42     93s] |  -0.046|  -0.092|    2.58%|   0:00:01.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
[10/10 16:06:42     93s] |  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
[10/10 16:06:42     93s] |  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
[10/10 16:06:42     93s] |  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
[10/10 16:06:42     93s] |  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
[10/10 16:06:42     94s] |  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
[10/10 16:06:42     94s] |  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
[10/10 16:06:42     94s] |  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
[10/10 16:06:42     94s] |  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
[10/10 16:06:42     94s] |  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
[10/10 16:06:42     94s] |  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
[10/10 16:06:42     94s] |  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
[10/10 16:06:42     94s] |  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.3M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
[10/10 16:06:42     94s] +--------+--------+---------+------------+--------+---------------------------+---------+------------------------------------+
[10/10 16:06:42     94s] 
[10/10 16:06:42     94s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2974.3M) ***
[10/10 16:06:42     94s] 
[10/10 16:06:42     94s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2974.3M) ***
[10/10 16:06:42     94s] Finished writing unified metrics of routing constraints.
[10/10 16:06:42     94s] Bottom Preferred Layer:
[10/10 16:06:42     94s] +-------------+------------+----------+
[10/10 16:06:42     94s] |    Layer    |   CCOpt    |   Rule   |
[10/10 16:06:42     94s] +-------------+------------+----------+
[10/10 16:06:42     94s] | met3 (z=3)  |          1 | default  |
[10/10 16:06:42     94s] +-------------+------------+----------+
[10/10 16:06:42     94s] Via Pillar Rule:
[10/10 16:06:42     94s]     None
[10/10 16:06:42     94s] ** GigaOpt Global Opt End WNS Slack -0.046  TNS Slack -0.092 
[10/10 16:06:42     94s] Total-nets :: 1083, Stn-nets :: 58, ratio :: 5.35549 %, Total-len 136736, Stn-len 27132.2
[10/10 16:06:42     94s] CSM is empty.
[10/10 16:06:42     94s] CSM is empty.
[10/10 16:06:42     94s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 951
[10/10 16:06:42     94s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2974.4M, EPOCH TIME: 1760126802.332937
[10/10 16:06:42     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1555).
[10/10 16:06:42     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:42     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:42     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:42     94s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.005, REAL:0.010, MEM:2963.3M, EPOCH TIME: 1760126802.342825
[10/10 16:06:42     94s] Memory usage before memory release/compaction is 2963.3
[10/10 16:06:42     94s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:06:42     94s] Memory usage at end of DPlace-Cleanup is 2963.3M.
[10/10 16:06:42     94s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.Ih7Mf014Zp.4
[10/10 16:06:42     94s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:35.2/0:02:16.1 (0.7), mem = 2963.3M
[10/10 16:06:42     94s] 
[10/10 16:06:42     94s] =============================================================================================
[10/10 16:06:42     94s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           25.11-s102_1
[10/10 16:06:42     94s] =============================================================================================
[10/10 16:06:42     94s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:06:42     94s] ---------------------------------------------------------------------------------------------
[10/10 16:06:42     94s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:42     94s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  14.0 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:06:42     94s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.8
[10/10 16:06:42     94s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.9
[10/10 16:06:42     94s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:42     94s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:06:42     94s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:42     94s] [ BottleneckAnalyzerInit ]      5   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    1.0
[10/10 16:06:42     94s] [ TransformInit          ]      1   0:00:00.1  (   7.6 % )     0:00:00.1 /  0:00:00.1    0.9
[10/10 16:06:42     94s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.8 % )     0:00:00.7 /  0:00:00.7    1.0
[10/10 16:06:42     94s] [ OptGetWeight           ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:42     94s] [ OptEval                ]     17   0:00:00.5  (  29.1 % )     0:00:00.5 /  0:00:00.5    1.0
[10/10 16:06:42     94s] [ OptCommit              ]     17   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:42     94s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:06:42     94s] [ IncrDelayCalc          ]     20   0:00:00.2  (   9.1 % )     0:00:00.2 /  0:00:00.1    1.0
[10/10 16:06:42     94s] [ SetupOptGetWorkingSet  ]     17   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:42     94s] [ SetupOptGetActiveNode  ]     17   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:42     94s] [ SetupOptSlackGraph     ]     17   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:42     94s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:06:42     94s] [ TimingUpdate           ]      7   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:06:42     94s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.1
[10/10 16:06:42     94s] [ MISC                   ]          0:00:00.3  (  21.0 % )     0:00:00.3 /  0:00:00.4    1.0
[10/10 16:06:42     94s] ---------------------------------------------------------------------------------------------
[10/10 16:06:42     94s]  GlobalOpt #1 TOTAL                 0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[10/10 16:06:42     94s] ---------------------------------------------------------------------------------------------
[10/10 16:06:42     94s] End: GigaOpt Global Optimization
[10/10 16:06:42     94s] Begin: Collecting metrics
[10/10 16:06:42     94s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -0.599 |           |       -9 |        2.20 | 0:00:02  |        2944 |   67 |  92 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        2949 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:01  |        2949 |      |     |
| drv_fixing_2     |     0.000 |   -0.240 |         0 |       -3 |        2.57 | 0:00:02  |        2966 |   36 |   0 |
| global_opt       |           |   -0.046 |           |       -0 |        2.58 | 0:00:02  |        2963 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[10/10 16:06:42     94s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2966.1M, current mem=2963.3M)

[10/10 16:06:42     94s] End: Collecting metrics
[10/10 16:06:42     94s] *** Timing NOT met, worst failing slack is -0.046
[10/10 16:06:42     94s] *** Check timing (0:00:00.0)
[10/10 16:06:42     94s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/10 16:06:42     94s] Deleting Lib Analyzer.
[10/10 16:06:42     94s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[10/10 16:06:42     94s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[10/10 16:06:42     94s] Info: 1 clock net  excluded from IPO operation.
[10/10 16:06:42     94s] ### Creating LA Mngr. totSessionCpu=0:01:35 mem=2963.3M
[10/10 16:06:42     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:35 mem=2963.3M
[10/10 16:06:42     94s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[10/10 16:06:42     94s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[10/10 16:06:42     94s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:35 mem=2963.3M
[10/10 16:06:42     94s] Memory usage before memory release/compaction is 2963.3
[10/10 16:06:42     94s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:06:42     94s] Memory usage at beginning of DPlace-Init is 2961.4M.
[10/10 16:06:42     94s] OPERPROF: Starting DPlace-Init at level 1, MEM:2961.4M, EPOCH TIME: 1760126802.598966
[10/10 16:06:42     94s] Processing tracks to init pin-track alignment.
[10/10 16:06:42     94s] z: 2, totalTracks: 1
[10/10 16:06:42     94s] z: 4, totalTracks: 1
[10/10 16:06:42     94s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:06:42     94s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2961.4M, EPOCH TIME: 1760126802.626175
[10/10 16:06:42     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:42     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:42     94s] 
[10/10 16:06:42     94s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:06:42     94s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:06:42     94s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:2961.4M, EPOCH TIME: 1760126802.636089
[10/10 16:06:42     94s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2961.4M, EPOCH TIME: 1760126802.636185
[10/10 16:06:42     94s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2961.4M, EPOCH TIME: 1760126802.636328
[10/10 16:06:42     94s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2961.4MB).
[10/10 16:06:42     94s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.038, MEM:2961.4M, EPOCH TIME: 1760126802.637214
[10/10 16:06:42     94s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[10/10 16:06:42     94s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:35 mem=2961.4M
[10/10 16:06:42     94s] [oiPhyDebug] optDemand 586034590400.00, spDemand 16191208800.00.
[10/10 16:06:42     94s] [LDM::Info] TotalInstCnt at InitDesignMc1: 951
[10/10 16:06:42     94s] Begin: Area Reclaim Optimization
[10/10 16:06:42     94s] 
[10/10 16:06:42     94s] Creating Lib Analyzer ...
[10/10 16:06:42     94s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[10/10 16:06:42     94s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:35.5/0:02:16.5 (0.7), mem = 2961.4M
[10/10 16:06:42     94s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/10 16:06:42     94s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/10 16:06:42     94s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/10 16:06:42     94s] 
[10/10 16:06:42     94s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:06:42     94s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:36 mem=2965.4M
[10/10 16:06:42     94s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:36 mem=2965.4M
[10/10 16:06:42     94s] Creating Lib Analyzer, finished. 
[10/10 16:06:42     94s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.Ih7Mf014Zp.5
[10/10 16:06:43     94s] 
[10/10 16:06:43     94s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/10 16:06:43     94s] [LDM::Info] TotalInstCnt at InitDesignMc2: 951
[10/10 16:06:43     94s] ### Creating RouteCongInterface, started
[10/10 16:06:43     94s] Cong infra grid 0 0.0000 1.0000 1 0
[10/10 16:06:43     94s] 
[10/10 16:06:43     94s] #optDebug:  {2, 0.505, 0.9500} {3, 0.505, 0.9500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[10/10 16:06:43     94s] 
[10/10 16:06:43     94s] #optDebug: {0, 1.000}
[10/10 16:06:43     94s] ### Creating RouteCongInterface, finished
[10/10 16:06:43     94s] {MG pre T:0 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:06:43     94s] {MG pre T:1 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:06:43     94s] {MG pre T:0 H:1 G:0  {4 0 215.1 0.637634} }
[10/10 16:06:43     94s] {MG pre T:0 H:0 G:1  {4 0 23.9 0.637634} }
[10/10 16:06:43     94s] {MG post T:0 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:06:43     94s] {MG post T:1 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:06:43     94s] {MG post T:0 H:1 G:0  {4 0 215.1 0.637634} }
[10/10 16:06:43     94s] {MG post T:0 H:0 G:1  {4 0 23.9 0.637634} }
[10/10 16:06:43     94s] Reclaim Optimization WNS Slack -0.046  TNS Slack -0.092 Density 2.58
[10/10 16:06:43     94s] +---------+---------+--------+--------+------------+--------+
[10/10 16:06:43     94s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/10 16:06:43     94s] +---------+---------+--------+--------+------------+--------+
[10/10 16:06:43     94s] |    2.58%|        -|  -0.046|  -0.092|   0:00:00.0| 2965.5M|
[10/10 16:06:43     95s] |    2.58%|        0|  -0.046|  -0.092|   0:00:00.0| 2966.3M|
[10/10 16:06:43     95s] #optDebug: <stH: 4.1400 MiSeL: 91.7180>
[10/10 16:06:43     95s] |    2.58%|        0|  -0.046|  -0.092|   0:00:00.0| 2966.3M|
[10/10 16:06:44     96s] |    2.53%|       29|  -0.046|  -0.092|   0:00:01.0| 2967.7M|
[10/10 16:06:45     97s] |    2.47%|       62|  -0.030|  -0.046|   0:00:01.0| 2968.4M|
[10/10 16:06:46     97s] |    2.47%|       10|  -0.022|  -0.029|   0:00:01.0| 2968.7M|
[10/10 16:06:46     98s] |    2.47%|        2|  -0.022|  -0.029|   0:00:00.0| 2968.7M|
[10/10 16:06:47     98s] |    2.47%|        0|  -0.022|  -0.029|   0:00:01.0| 2968.7M|
[10/10 16:06:47     98s] #optDebug: <stH: 4.1400 MiSeL: 91.7180>
[10/10 16:06:47     98s] |    2.47%|        0|  -0.022|  -0.029|   0:00:00.0| 2968.7M|
[10/10 16:06:47     98s] +---------+---------+--------+--------+------------+--------+
[10/10 16:06:47     98s] 
[10/10 16:06:47     98s] ** Summary: Restruct = 0 Buffer Deletion = 24 Declone = 5 Resize = 73 **
[10/10 16:06:47     98s] --------------------------------------------------------------
[10/10 16:06:47     98s] |                                   | Total     | Sequential |
[10/10 16:06:47     98s] --------------------------------------------------------------
[10/10 16:06:47     98s] | Num insts resized                 |      67  |       3    |
[10/10 16:06:47     98s] | Num insts undone                  |       1  |       0    |
[10/10 16:06:47     98s] | Num insts Downsized               |      67  |       3    |
[10/10 16:06:47     98s] | Num insts Samesized               |       0  |       0    |
[10/10 16:06:47     98s] | Num insts Upsized                 |       0  |       0    |
[10/10 16:06:47     98s] | Num multiple commits+uncommits    |       6  |       -    |
[10/10 16:06:47     98s] --------------------------------------------------------------
[10/10 16:06:47     98s] Reclaim Optimization End WNS Slack -0.022  TNS Slack -0.029 Density 2.47
[10/10 16:06:47     98s] Bottom Preferred Layer:
[10/10 16:06:47     98s] +-------------+------------+----------+
[10/10 16:06:47     98s] |    Layer    |   CCOpt    |   Rule   |
[10/10 16:06:47     98s] +-------------+------------+----------+
[10/10 16:06:47     98s] | met3 (z=3)  |          1 | default  |
[10/10 16:06:47     98s] +-------------+------------+----------+
[10/10 16:06:47     98s] Via Pillar Rule:
[10/10 16:06:47     98s]     None
[10/10 16:06:47     98s] Finished writing unified metrics of routing constraints.
[10/10 16:06:47     98s] 
[10/10 16:06:47     98s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[10/10 16:06:47     98s] End: Core Area Reclaim Optimization (cpu = 0:00:04.4) (real = 0:00:05.0) **
[10/10 16:06:47     98s] CSM is empty.
[10/10 16:06:47     98s] CSM is empty.
[10/10 16:06:47     98s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 922
[10/10 16:06:47     98s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.Ih7Mf014Zp.5
[10/10 16:06:47     98s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:01:40.0/0:02:21.0 (0.7), mem = 2968.7M
[10/10 16:06:47     98s] 
[10/10 16:06:47     98s] =============================================================================================
[10/10 16:06:47     98s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             25.11-s102_1
[10/10 16:06:47     98s] =============================================================================================
[10/10 16:06:47     98s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:06:47     98s] ---------------------------------------------------------------------------------------------
[10/10 16:06:47     98s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:47     98s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:06:47     98s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.2
[10/10 16:06:47     98s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:47     98s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:06:47     98s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:47     98s] [ OptimizationStep       ]      1   0:00:00.1  (   1.3 % )     0:00:04.1 /  0:00:04.0    1.0
[10/10 16:06:47     98s] [ OptSingleIteration     ]      8   0:00:00.1  (   2.1 % )     0:00:04.0 /  0:00:04.0    1.0
[10/10 16:06:47     98s] [ OptGetWeight           ]    215   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:47     98s] [ OptEval                ]    215   0:00:03.2  (  70.0 % )     0:00:03.2 /  0:00:03.2    1.0
[10/10 16:06:47     98s] [ OptCommit              ]    215   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.6
[10/10 16:06:47     98s] [ PostCommitDelayUpdate  ]    216   0:00:00.0  (   0.7 % )     0:00:00.6 /  0:00:00.6    0.9
[10/10 16:06:47     98s] [ IncrDelayCalc          ]    102   0:00:00.6  (  13.0 % )     0:00:00.6 /  0:00:00.6    1.0
[10/10 16:06:47     98s] [ TimingUpdate           ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.4
[10/10 16:06:47     98s] [ IncrTimingUpdate       ]     26   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[10/10 16:06:47     98s] [ MISC                   ]          0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:06:47     98s] ---------------------------------------------------------------------------------------------
[10/10 16:06:47     98s]  AreaOpt #1 TOTAL                   0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.5    1.0
[10/10 16:06:47     98s] ---------------------------------------------------------------------------------------------
[10/10 16:06:47     98s] Executing incremental physical updates
[10/10 16:06:47     98s] Executing incremental physical updates
[10/10 16:06:47     98s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 922
[10/10 16:06:47     98s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2968.7M, EPOCH TIME: 1760126807.169663
[10/10 16:06:47     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1526).
[10/10 16:06:47     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:47     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:47     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:47     98s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2966.1M, EPOCH TIME: 1760126807.174122
[10/10 16:06:47     98s] Memory usage before memory release/compaction is 2966.1
[10/10 16:06:47     98s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:06:47     98s] Memory usage at end of DPlace-Cleanup is 2966.1M.
[10/10 16:06:47     98s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:05, mem=2966.15M, totSessionCpu=0:01:40).
[10/10 16:06:47     98s] Begin: Collecting metrics
[10/10 16:06:47     99s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -0.599 |           |       -9 |        2.20 | 0:00:02  |        2944 |   67 |  92 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        2949 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:01  |        2949 |      |     |
| drv_fixing_2     |     0.000 |   -0.240 |         0 |       -3 |        2.57 | 0:00:02  |        2966 |   36 |   0 |
| global_opt       |           |   -0.046 |           |       -0 |        2.58 | 0:00:02  |        2963 |      |     |
| area_reclaiming  |     0.000 |   -0.022 |         0 |       -0 |        2.47 | 0:00:05  |        2966 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[10/10 16:06:47     99s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2966.1M, current mem=2966.1M)

[10/10 16:06:47     99s] End: Collecting metrics
[10/10 16:06:47     99s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:40.2/0:02:21.2 (0.7), mem = 2966.1M
[10/10 16:06:47     99s] User Input Parameters:
[10/10 16:06:47     99s] - Congestion Driven    : On
[10/10 16:06:47     99s] - Timing Driven        : On
[10/10 16:06:47     99s] - Area-Violation Based : On
[10/10 16:06:47     99s] - Start Rollback Level : -5
[10/10 16:06:47     99s] - Legalized            : On
[10/10 16:06:47     99s] - Window Based         : Off
[10/10 16:06:47     99s] - eDen incr mode       : Off
[10/10 16:06:47     99s] 
[10/10 16:06:47     99s] *** Start incrementalPlace ***
[10/10 16:06:47     99s] - Small incr mode      : Off
[10/10 16:06:47     99s] 
[10/10 16:06:47     99s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2966.1M, EPOCH TIME: 1760126807.402329
[10/10 16:06:47     99s] Enable eGR PG blockage caching
[10/10 16:06:47     99s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2966.1M, EPOCH TIME: 1760126807.402665
[10/10 16:06:47     99s] no activity file in design. spp won't run.
[10/10 16:06:47     99s] Effort level <high> specified for reg2reg path_group
[10/10 16:06:47     99s] No Views given, use default active views for adaptive view pruning
[10/10 16:06:47     99s] Active views:
[10/10 16:06:47     99s]   tt_v1.8_25C_Nominal_25_func
[10/10 16:06:47     99s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2968.9M, EPOCH TIME: 1760126807.504608
[10/10 16:06:47     99s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/10 16:06:47     99s] Type 'man IMPPTN-1250' for more detail.
[10/10 16:06:47     99s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:2968.9M, EPOCH TIME: 1760126807.506570
[10/10 16:06:47     99s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2968.9M, EPOCH TIME: 1760126807.506913
[10/10 16:06:47     99s] Starting Early Global Route congestion estimation: mem = 2968.9M
[10/10 16:06:47     99s] (I)      Initializing eGR engine (regular)
[10/10 16:06:47     99s] Set min layer with design mode ( 1 )
[10/10 16:06:47     99s] Set max layer with design mode ( 5 )
[10/10 16:06:47     99s] (I)      clean place blk overflow:
[10/10 16:06:47     99s] (I)      H : enabled 1.00 0
[10/10 16:06:47     99s] (I)      V : enabled 1.00 0
[10/10 16:06:47     99s] (I)      Initializing eGR engine (regular)
[10/10 16:06:47     99s] Set min layer with design mode ( 1 )
[10/10 16:06:47     99s] Set max layer with design mode ( 5 )
[10/10 16:06:47     99s] (I)      clean place blk overflow:
[10/10 16:06:47     99s] (I)      H : enabled 1.00 0
[10/10 16:06:47     99s] (I)      V : enabled 1.00 0
[10/10 16:06:47     99s] (I)      Running eGR Regular flow
[10/10 16:06:47     99s] (I)      # wire layers (front) : 6
[10/10 16:06:47     99s] (I)      # wire layers (back)  : 0
[10/10 16:06:47     99s] (I)      min wire layer : 1
[10/10 16:06:47     99s] (I)      max wire layer : 5
[10/10 16:06:47     99s] (I)      # cut layers (front) : 5
[10/10 16:06:47     99s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.77 MB )
[10/10 16:06:47     99s] (I)      # cut layers (back)  : 0
[10/10 16:06:47     99s] (I)      min cut layer : 1
[10/10 16:06:47     99s] (I)      max cut layer : 4
[10/10 16:06:47     99s] (I)      ================================ Layers ================================
[10/10 16:06:47     99s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:06:47     99s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[10/10 16:06:47     99s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:06:47     99s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[10/10 16:06:47     99s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[10/10 16:06:47     99s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:06:47     99s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[10/10 16:06:47     99s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:06:47     99s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[10/10 16:06:47     99s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:06:47     99s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[10/10 16:06:47     99s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:06:47     99s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[10/10 16:06:47     99s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[10/10 16:06:47     99s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:06:47     99s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[10/10 16:06:47     99s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[10/10 16:06:47     99s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:06:47     99s] (I)      Started Import and model ( Curr Mem: 2.77 MB )
[10/10 16:06:47     99s] (I)      == Non-default Options ==
[10/10 16:06:47     99s] (I)      Maximum routing layer                              : 5
[10/10 16:06:47     99s] (I)      Minimum routing layer                              : 1
[10/10 16:06:47     99s] (I)      Top routing layer                                  : 5
[10/10 16:06:47     99s] (I)      Bottom routing layer                               : 1
[10/10 16:06:47     99s] (I)      Number of threads                                  : 1
[10/10 16:06:47     99s] (I)      Route tie net to shape                             : auto
[10/10 16:06:47     99s] (I)      Use non-blocking free Dbs wires                    : false
[10/10 16:06:47     99s] (I)      Method to set GCell size                           : row
[10/10 16:06:47     99s] (I)      Tie hi/lo max distance                             : 41.400000
[10/10 16:06:47     99s] (I)      Counted 12915 PG shapes. eGR will not process PG shapes layer by layer.
[10/10 16:06:47     99s] (I)      Removed 1 out of boundary tracks from layer 3
[10/10 16:06:47     99s] (I)      ============== Pin Summary ==============
[10/10 16:06:47     99s] (I)      +-------+--------+---------+------------+
[10/10 16:06:47     99s] (I)      | Layer | # pins | % total |      Group |
[10/10 16:06:47     99s] (I)      +-------+--------+---------+------------+
[10/10 16:06:47     99s] (I)      |     1 |   3088 |  100.00 |        Pin |
[10/10 16:06:47     99s] (I)      |     2 |      0 |    0.00 | Pin access |
[10/10 16:06:47     99s] (I)      |     3 |      0 |    0.00 | Pin access |
[10/10 16:06:47     99s] (I)      |     4 |      0 |    0.00 |      Other |
[10/10 16:06:47     99s] (I)      |     5 |      0 |    0.00 |      Other |
[10/10 16:06:47     99s] (I)      +-------+--------+---------+------------+
[10/10 16:06:47     99s] (I)      Custom ignore net properties:
[10/10 16:06:47     99s] (I)      1 : NotLegal
[10/10 16:06:47     99s] (I)      Default ignore net properties:
[10/10 16:06:47     99s] (I)      1 : Special
[10/10 16:06:47     99s] (I)      2 : Analog
[10/10 16:06:47     99s] (I)      3 : Fixed
[10/10 16:06:47     99s] (I)      4 : Skipped
[10/10 16:06:47     99s] (I)      5 : MixedSignal
[10/10 16:06:47     99s] (I)      Prerouted net properties:
[10/10 16:06:47     99s] (I)      1 : NotLegal
[10/10 16:06:47     99s] (I)      2 : Special
[10/10 16:06:47     99s] (I)      3 : Analog
[10/10 16:06:47     99s] (I)      4 : Fixed
[10/10 16:06:47     99s] (I)      5 : Skipped
[10/10 16:06:47     99s] (I)      6 : MixedSignal
[10/10 16:06:47     99s] [NR-eGR] Early global route reroute all routable nets
[10/10 16:06:47     99s] (I)      Use row-based GCell size
[10/10 16:06:47     99s] (I)      Use row-based GCell align
[10/10 16:06:47     99s] (I)      layer 0 area = 83000
[10/10 16:06:47     99s] (I)      layer 1 area = 67600
[10/10 16:06:47     99s] (I)      layer 2 area = 240000
[10/10 16:06:47     99s] (I)      layer 3 area = 240000
[10/10 16:06:47     99s] (I)      layer 4 area = 4000000
[10/10 16:06:47     99s] (I)      GCell unit size   : 4140
[10/10 16:06:47     99s] (I)      GCell multiplier  : 1
[10/10 16:06:47     99s] (I)      GCell row height  : 4140
[10/10 16:06:47     99s] (I)      Actual row height : 4140
[10/10 16:06:47     99s] (I)      GCell align ref   : 29900 29900
[10/10 16:06:47     99s] [NR-eGR] Track table information for default rule: 
[10/10 16:06:47     99s] [NR-eGR] met1 has single uniform track structure
[10/10 16:06:47     99s] [NR-eGR] met2 has single uniform track structure
[10/10 16:06:47     99s] [NR-eGR] met3 has single uniform track structure
[10/10 16:06:47     99s] [NR-eGR] met4 has single uniform track structure
[10/10 16:06:47     99s] [NR-eGR] met5 has single uniform track structure
[10/10 16:06:47     99s] (I)      =============== Default via ===============
[10/10 16:06:47     99s] (I)      +---+------------------+------------------+
[10/10 16:06:47     99s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[10/10 16:06:47     99s] (I)      +---+------------------+------------------+
[10/10 16:06:47     99s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[10/10 16:06:47     99s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[10/10 16:06:47     99s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[10/10 16:06:47     99s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[10/10 16:06:47     99s] (I)      +---+------------------+------------------+
[10/10 16:06:47     99s] (I)      Design has 4 placement macros with 4 shapes. 
[10/10 16:06:47     99s] [NR-eGR] Read 24552 PG shapes
[10/10 16:06:47     99s] [NR-eGR] Read 0 clock shapes
[10/10 16:06:47     99s] [NR-eGR] Read 0 other shapes
[10/10 16:06:47     99s] [NR-eGR] #Routing Blockages  : 8
[10/10 16:06:47     99s] [NR-eGR] #Bump Blockages     : 0
[10/10 16:06:47     99s] [NR-eGR] #Instance Blockages : 13531
[10/10 16:06:47     99s] [NR-eGR] #PG Blockages       : 24552
[10/10 16:06:47     99s] [NR-eGR] #Halo Blockages     : 0
[10/10 16:06:47     99s] [NR-eGR] #Boundary Blockages : 0
[10/10 16:06:47     99s] [NR-eGR] #Clock Blockages    : 0
[10/10 16:06:47     99s] [NR-eGR] #Other Blockages    : 0
[10/10 16:06:47     99s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/10 16:06:47     99s] [NR-eGR] #prerouted nets         : 0
[10/10 16:06:47     99s] [NR-eGR] #prerouted special nets : 0
[10/10 16:06:47     99s] [NR-eGR] #prerouted wires        : 0
[10/10 16:06:47     99s] (I)        Front-side 1054 ( ignored 0 )
[10/10 16:06:47     99s] (I)        Back-side  0 ( ignored 0 )
[10/10 16:06:47     99s] (I)        Both-side  0 ( ignored 0 )
[10/10 16:06:47     99s] [NR-eGR] Read 1054 nets ( ignored 0 )
[10/10 16:06:47     99s] (I)      handle routing halo
[10/10 16:06:47     99s] (I)      Reading macro buffers
[10/10 16:06:47     99s] (I)      Number of macro buffers: 0
[10/10 16:06:47     99s] [NR-eGR] Handle net priority by net group ordering
[10/10 16:06:47     99s] (I)      original grid = 248 x 315
[10/10 16:06:47     99s] (I)      merged grid = 248 x 315
[10/10 16:06:47     99s] (I)      Read Num Blocks=38091  Num Prerouted Wires=0  Num CS=0
[10/10 16:06:47     99s] (I)      Layer 0 (H) : #blockages 17592 : #preroutes 0
[10/10 16:06:47     99s] (I)      Layer 1 (V) : #blockages 7256 : #preroutes 0
[10/10 16:06:47     99s] (I)      Layer 2 (H) : #blockages 7416 : #preroutes 0
[10/10 16:06:47     99s] (I)      Layer 3 (V) : #blockages 5004 : #preroutes 0
[10/10 16:06:47     99s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 0
[10/10 16:06:47     99s] (I)      Number of ignored nets                =      0
[10/10 16:06:47     99s] (I)      Number of connected nets              =      0
[10/10 16:06:47     99s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/10 16:06:47     99s] (I)      Number of clock nets                  =      1.  Ignored: No
[10/10 16:06:47     99s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/10 16:06:47     99s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/10 16:06:47     99s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/10 16:06:47     99s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/10 16:06:47     99s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/10 16:06:47     99s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[10/10 16:06:47     99s] (I)      Ndr track 0 does not exist
[10/10 16:06:47     99s] (I)      Ndr track 0 does not exist
[10/10 16:06:47     99s] (I)      ---------------------Grid Graph Info--------------------
[10/10 16:06:47     99s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[10/10 16:06:47     99s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[10/10 16:06:47     99s] (I)      Site width          :   460  (dbu)
[10/10 16:06:47     99s] (I)      Row height          :  4140  (dbu)
[10/10 16:06:47     99s] (I)      GCell row height    :  4140  (dbu)
[10/10 16:06:47     99s] (I)      GCell width         :  4140  (dbu)
[10/10 16:06:47     99s] (I)      GCell height        :  4140  (dbu)
[10/10 16:06:47     99s] (I)      Grid                :   248   315     5
[10/10 16:06:47     99s] (I)      Layer numbers       :     1     2     3     4     5
[10/10 16:06:47     99s] (I)      Layer name         :  met1  met2  met3  met4  met5
[10/10 16:06:47     99s] (I)      Vertical capacity   :     0  4140     0  4140     0
[10/10 16:06:47     99s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[10/10 16:06:47     99s] (I)      Default wire width  :   140   140   300   300  1600
[10/10 16:06:47     99s] (I)      Default wire space  :   140   140   300   300  1600
[10/10 16:06:47     99s] (I)      Default wire pitch  :   280   280   600   600  3200
[10/10 16:06:47     99s] (I)      Default pitch size  :   460   460   610   615  3660
[10/10 16:06:47     99s] (I)      First track coord   :   460   460   620   380  4280
[10/10 16:06:47     99s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[10/10 16:06:47     99s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[10/10 16:06:47     99s] (I)      --------------------------------------------------------
[10/10 16:06:47     99s] 
[10/10 16:06:47     99s] [NR-eGR] == Routing rule table ==
[10/10 16:06:47     99s] [NR-eGR]  ID  Name       #Nets 
[10/10 16:06:47     99s] [NR-eGR] ----------------------
[10/10 16:06:47     99s] [NR-eGR]   0  (Default)   1053 
[10/10 16:06:47     99s] [NR-eGR]   1                 1 
[10/10 16:06:47     99s] (I)      ==== NDR : (Default) ====
[10/10 16:06:47     99s] (I)      +--------------+--------+
[10/10 16:06:47     99s] (I)      |           ID |      0 |
[10/10 16:06:47     99s] (I)      |      Default |    yes |
[10/10 16:06:47     99s] (I)      |  Clk Special |     no |
[10/10 16:06:47     99s] (I)      | Hard spacing |     no |
[10/10 16:06:47     99s] (I)      |    NDR track | (none) |
[10/10 16:06:47     99s] (I)      |      NDR via | (none) |
[10/10 16:06:47     99s] (I)      |  Extra space |      0 |
[10/10 16:06:47     99s] (I)      |      Shields |      0 |
[10/10 16:06:47     99s] (I)      |   Demand (H) |      1 |
[10/10 16:06:47     99s] (I)      |   Demand (V) |      1 |
[10/10 16:06:47     99s] (I)      |        #Nets |   1053 |
[10/10 16:06:47     99s] (I)      +--------------+--------+
[10/10 16:06:47     99s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:06:47     99s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:06:47     99s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:06:47     99s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:06:47     99s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:06:47     99s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[10/10 16:06:47     99s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[10/10 16:06:47     99s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[10/10 16:06:47     99s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:06:47     99s] (I)      ======== NDR :  =========
[10/10 16:06:47     99s] (I)      +--------------+--------+
[10/10 16:06:47     99s] (I)      |           ID |      1 |
[10/10 16:06:47     99s] (I)      |      Default |     no |
[10/10 16:06:47     99s] (I)      |  Clk Special |     no |
[10/10 16:06:47     99s] (I)      | Hard spacing |     no |
[10/10 16:06:47     99s] (I)      |    NDR track | (none) |
[10/10 16:06:47     99s] (I)      |      NDR via | (none) |
[10/10 16:06:47     99s] (I)      |  Extra space |      1 |
[10/10 16:06:47     99s] (I)      |      Shields |      0 |
[10/10 16:06:47     99s] (I)      |   Demand (H) |      2 |
[10/10 16:06:47     99s] (I)      |   Demand (V) |      2 |
[10/10 16:06:47     99s] (I)      |        #Nets |      1 |
[10/10 16:06:47     99s] (I)      +--------------+--------+
[10/10 16:06:47     99s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:06:47     99s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:06:47     99s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:06:47     99s] (I)      |  met1    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:06:47     99s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:06:47     99s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:06:47     99s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:06:47     99s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[10/10 16:06:47     99s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:06:47     99s] (I)      =============== Blocked Tracks ===============
[10/10 16:06:47     99s] (I)      +-------+---------+----------+---------------+
[10/10 16:06:47     99s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/10 16:06:47     99s] (I)      +-------+---------+----------+---------------+
[10/10 16:06:47     99s] (I)      |     1 |  701592 |   356073 |        50.75% |
[10/10 16:06:47     99s] (I)      |     2 |  702135 |   362386 |        51.61% |
[10/10 16:06:47     99s] (I)      |     3 |  528984 |   243363 |        46.01% |
[10/10 16:06:47     99s] (I)      |     4 |  525420 |   279912 |        53.27% |
[10/10 16:06:47     99s] (I)      |     5 |   88040 |    29884 |        33.94% |
[10/10 16:06:47     99s] (I)      +-------+---------+----------+---------------+
[10/10 16:06:47     99s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.21 sec, Curr Mem: 2.79 MB )
[10/10 16:06:47     99s] (I)      Reset routing kernel
[10/10 16:06:47     99s] (I)      Started Global Routing ( Curr Mem: 2.79 MB )
[10/10 16:06:47     99s] (I)      totalPins=3062  totalGlobalPin=2942 (96.08%)
[10/10 16:06:47     99s] (I)      ================= Net Group Info =================
[10/10 16:06:47     99s] (I)      +----+----------------+--------------+-----------+
[10/10 16:06:47     99s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[10/10 16:06:47     99s] (I)      +----+----------------+--------------+-----------+
[10/10 16:06:47     99s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[10/10 16:06:47     99s] (I)      |  2 |           1053 |      met1(1) |   met5(5) |
[10/10 16:06:47     99s] (I)      +----+----------------+--------------+-----------+
[10/10 16:06:47     99s] (I)      total 2D Cap : 534073 = (286675 H, 247398 V)
[10/10 16:06:47     99s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[10/10 16:06:47     99s] (I)      init route region map
[10/10 16:06:47     99s] (I)      #blocked regions = 2
[10/10 16:06:47     99s] (I)      #non-blocked regions = 1
[10/10 16:06:47     99s] (I)      init safety region map
[10/10 16:06:47     99s] (I)      #blocked regions = 2
[10/10 16:06:47     99s] (I)      #non-blocked regions = 1
[10/10 16:06:47     99s] (I)      Adjusted 0 GCells for pin access
[10/10 16:06:47     99s] (I)      
[10/10 16:06:47     99s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[10/10 16:06:47     99s] (I)      ============  Phase 1a Route ============
[10/10 16:06:47     99s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[10/10 16:06:47     99s] (I)      Usage: 660 = (299 H, 361 V) = (0.10% H, 0.15% V) = (1.238e+03um H, 1.495e+03um V)
[10/10 16:06:47     99s] (I)      
[10/10 16:06:47     99s] (I)      ============  Phase 1b Route ============
[10/10 16:06:47     99s] (I)      Usage: 660 = (299 H, 361 V) = (0.10% H, 0.15% V) = (1.238e+03um H, 1.495e+03um V)
[10/10 16:06:47     99s] (I)      Overflow of layer group 1: 0.00% H + 0.24% V. EstWL: 2.732400e+03um
[10/10 16:06:47     99s] (I)      
[10/10 16:06:47     99s] (I)      ============  Phase 1c Route ============
[10/10 16:06:47     99s] (I)      Level2 Grid: 50 x 63
[10/10 16:06:47     99s] (I)      Usage: 660 = (299 H, 361 V) = (0.10% H, 0.15% V) = (1.238e+03um H, 1.495e+03um V)
[10/10 16:06:47     99s] (I)      
[10/10 16:06:47     99s] (I)      ============  Phase 1d Route ============
[10/10 16:06:47     99s] (I)      Usage: 662 = (301 H, 361 V) = (0.10% H, 0.15% V) = (1.246e+03um H, 1.495e+03um V)
[10/10 16:06:47     99s] (I)      
[10/10 16:06:47     99s] (I)      ============  Phase 1e Route ============
[10/10 16:06:47     99s] (I)      Usage: 662 = (301 H, 361 V) = (0.10% H, 0.15% V) = (1.246e+03um H, 1.495e+03um V)
[10/10 16:06:47     99s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 2.740680e+03um
[10/10 16:06:47     99s] (I)      #Nets         : 1
[10/10 16:06:47     99s] (I)      #Relaxed nets : 0
[10/10 16:06:47     99s] (I)      Wire length   : 662
[10/10 16:06:47     99s] (I)      
[10/10 16:06:47     99s] (I)      ============  Phase 1l Route ============
[10/10 16:06:47     99s] (I)      total 2D Cap : 1321778 = (693194 H, 628584 V)
[10/10 16:06:47     99s] (I)      total 2D Demand : 1531 = (724 H, 807 V)
[10/10 16:06:47     99s] (I)      init route region map
[10/10 16:06:47     99s] (I)      #blocked regions = 33
[10/10 16:06:47     99s] (I)      #non-blocked regions = 1
[10/10 16:06:47     99s] (I)      init safety region map
[10/10 16:06:47     99s] (I)      #blocked regions = 33
[10/10 16:06:47     99s] (I)      #non-blocked regions = 1
[10/10 16:06:47     99s] (I)      Adjusted 0 GCells for pin access
[10/10 16:06:47     99s] (I)      
[10/10 16:06:47     99s] (I)      ============  Phase 1a Route ============
[10/10 16:06:47     99s] [NR-eGR] Layer group 2: route 1053 net(s) in layer range [1, 5]
[10/10 16:06:47     99s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 61
[10/10 16:06:47     99s] (I)      Usage: 32491 = (15975 H, 16516 V) = (2.30% H, 2.63% V) = (6.614e+04um H, 6.838e+04um V)
[10/10 16:06:47     99s] (I)      
[10/10 16:06:47     99s] (I)      ============  Phase 1b Route ============
[10/10 16:06:47     99s] (I)      Usage: 32501 = (15975 H, 16526 V) = (2.30% H, 2.63% V) = (6.614e+04um H, 6.842e+04um V)
[10/10 16:06:47     99s] (I)      Overflow of layer group 2: 0.31% H + 2.35% V. EstWL: 1.345541e+05um
[10/10 16:06:47     99s] (I)      Congestion metric : 4.06%H 21.91%V, 25.96%HV
[10/10 16:06:47     99s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/10 16:06:47     99s] (I)      
[10/10 16:06:47     99s] (I)      ============  Phase 1c Route ============
[10/10 16:06:47     99s] (I)      Level2 Grid: 50 x 63
[10/10 16:06:47     99s] (I)      Usage: 32809 = (16167 H, 16642 V) = (2.33% H, 2.65% V) = (6.693e+04um H, 6.890e+04um V)
[10/10 16:06:47     99s] (I)      
[10/10 16:06:47     99s] (I)      ============  Phase 1d Route ============
[10/10 16:06:47     99s] (I)      Usage: 33148 = (16231 H, 16917 V) = (2.34% H, 2.69% V) = (6.720e+04um H, 7.004e+04um V)
[10/10 16:06:47     99s] (I)      
[10/10 16:06:47     99s] (I)      ============  Phase 1e Route ============
[10/10 16:06:47     99s] (I)      Usage: 33148 = (16231 H, 16917 V) = (2.34% H, 2.69% V) = (6.720e+04um H, 7.004e+04um V)
[10/10 16:06:47     99s] [NR-eGR] Early Global Route overflow of layer group 2: 0.03% H + 0.01% V. EstWL: 1.372327e+05um
[10/10 16:06:47     99s] (I)      
[10/10 16:06:47     99s] (I)      ============  Phase 1l Route ============
[10/10 16:06:47     99s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/10 16:06:47     99s] (I)      Layer  1:     345835       492        23      305838      394407    (43.68%) 
[10/10 16:06:47     99s] (I)      Layer  2:     386104     11868         0      298152      402696    (42.54%) 
[10/10 16:06:47     99s] (I)      Layer  3:     288253     17517       424      225297      302756    (42.67%) 
[10/10 16:06:47     99s] (I)      Layer  4:     246187      6480       131      232984      291227    (44.44%) 
[10/10 16:06:47     99s] (I)      Layer  5:      57884       502         4       28451       59558    (32.33%) 
[10/10 16:06:47     99s] (I)      Total:       1324263     36859       582     1090721     1450644    (42.92%) 
[10/10 16:06:47     99s] (I)      
[10/10 16:06:47     99s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/10 16:06:47     99s] [NR-eGR]                        OverCon           OverCon           OverCon            
[10/10 16:06:47     99s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[10/10 16:06:47     99s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[10/10 16:06:47     99s] [NR-eGR] --------------------------------------------------------------------------------
[10/10 16:06:47     99s] [NR-eGR]    met1 ( 1)        21( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[10/10 16:06:48     99s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/10 16:06:48     99s] [NR-eGR]    met3 ( 3)       247( 0.55%)        34( 0.08%)         3( 0.01%)   ( 0.64%) 
[10/10 16:06:48     99s] [NR-eGR]    met4 ( 4)       115( 0.27%)         2( 0.00%)         0( 0.00%)   ( 0.27%) 
[10/10 16:06:48     99s] [NR-eGR]    met5 ( 5)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[10/10 16:06:48     99s] [NR-eGR] --------------------------------------------------------------------------------
[10/10 16:06:48     99s] [NR-eGR]        Total       386( 0.17%)        36( 0.02%)         3( 0.00%)   ( 0.19%) 
[10/10 16:06:48     99s] [NR-eGR] 
[10/10 16:06:48     99s] (I)      Finished Global Routing ( CPU: 0.24 sec, Real: 0.28 sec, Curr Mem: 2.79 MB )
[10/10 16:06:48     99s] (I)      Updating congestion map
[10/10 16:06:48     99s] (I)      total 2D Cap : 1335033 = (697414 H, 637619 V)
[10/10 16:06:48     99s] [NR-eGR] Overflow after Early Global Route 0.12% H + 0.01% V
[10/10 16:06:48     99s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.411, REAL:0.605, MEM:2972.4M, EPOCH TIME: 1760126808.111727
[10/10 16:06:48     99s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.41 sec, Real: 0.60 sec, Curr Mem: 2.78 MB )
[10/10 16:06:48     99s] Early Global Route congestion estimation runtime: 0.60 seconds, mem = 2972.4M
[10/10 16:06:48     99s] OPERPROF: Starting HotSpotCal at level 1, MEM:2972.4M, EPOCH TIME: 1760126808.111821
[10/10 16:06:48     99s] [hotspot] +------------+---------------+---------------+
[10/10 16:06:48     99s] [hotspot] |            |   max hotspot | total hotspot |
[10/10 16:06:48     99s] [hotspot] +------------+---------------+---------------+
[10/10 16:06:48     99s] [hotspot] | normalized |          0.00 |          0.00 |
[10/10 16:06:48     99s] [hotspot] +------------+---------------+---------------+
[10/10 16:06:48     99s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/10 16:06:48     99s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/10 16:06:48     99s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:2972.5M, EPOCH TIME: 1760126808.115691
[10/10 16:06:48     99s] 
[10/10 16:06:48     99s] === incrementalPlace Internal Loop 1 ===
[10/10 16:06:48     99s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:06:48     99s] UM:*                                                                   incrNP_iter_start
[10/10 16:06:48     99s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[10/10 16:06:48     99s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:2972.5M, EPOCH TIME: 1760126808.224665
[10/10 16:06:48     99s] Processing tracks to init pin-track alignment.
[10/10 16:06:48     99s] z: 2, totalTracks: 1
[10/10 16:06:48     99s] z: 4, totalTracks: 1
[10/10 16:06:48     99s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:06:48     99s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2972.7M, EPOCH TIME: 1760126808.245205
[10/10 16:06:48     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:48     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:48     99s] 
[10/10 16:06:48     99s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:06:48     99s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:06:48     99s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:2972.7M, EPOCH TIME: 1760126808.256464
[10/10 16:06:48     99s] OPERPROF:   Starting post-place ADS at level 2, MEM:2972.7M, EPOCH TIME: 1760126808.256556
[10/10 16:06:48     99s] ADSU 0.025 -> 0.025. site 329626.000 -> 329626.000. GS 33.120
[10/10 16:06:48     99s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.023, REAL:0.023, MEM:2972.7M, EPOCH TIME: 1760126808.279779
[10/10 16:06:48     99s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:2972.7M, EPOCH TIME: 1760126808.279908
[10/10 16:06:48     99s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:2972.7M, EPOCH TIME: 1760126808.280388
[10/10 16:06:48     99s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:2972.7M, EPOCH TIME: 1760126808.280780
[10/10 16:06:48     99s] MP Top (920): mp=1.441. U=0.025.
[10/10 16:06:48     99s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.001, REAL:0.002, MEM:2972.7M, EPOCH TIME: 1760126808.282125
[10/10 16:06:48     99s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:2972.7M, EPOCH TIME: 1760126808.289608
[10/10 16:06:48     99s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:2972.7M, EPOCH TIME: 1760126808.289771
[10/10 16:06:48     99s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:2972.7M, EPOCH TIME: 1760126808.290314
[10/10 16:06:48     99s] no activity file in design. spp won't run.
[10/10 16:06:48     99s] [adp] 0:1:1:3
[10/10 16:06:48     99s] [spp] 0
[10/10 16:06:48     99s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.001, REAL:0.001, MEM:2972.7M, EPOCH TIME: 1760126808.291073
[10/10 16:06:48     99s] SP #FI/SF FL/PI 0/0 920/0
[10/10 16:06:48     99s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.065, REAL:0.067, MEM:2972.7M, EPOCH TIME: 1760126808.291313
[10/10 16:06:48     99s] PP off. flexM 0
[10/10 16:06:48     99s] OPERPROF: Starting CDPad at level 1, MEM:2972.7M, EPOCH TIME: 1760126808.298903
[10/10 16:06:48     99s] 3DP is on.
[10/10 16:06:48     99s] 3DP OF M2 0.000, M4 0.004. Diff 0, Offset 0
[10/10 16:06:48     99s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[10/10 16:06:48     99s] design sh 0.004. rd 0.200
[10/10 16:06:48    100s] CDPadU 0.072 -> 0.068. R=0.025, N=920, GS=4.140
[10/10 16:06:48    100s] OPERPROF: Finished CDPad at level 1, CPU:0.382, REAL:0.386, MEM:2986.6M, EPOCH TIME: 1760126808.684650
[10/10 16:06:48    100s] OPERPROF: Starting InitSKP at level 1, MEM:2986.6M, EPOCH TIME: 1760126808.684736
[10/10 16:06:48    100s] no activity file in design. spp won't run.
[10/10 16:06:48    100s] no activity file in design. spp won't run.
[10/10 16:06:48    100s] *** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
[10/10 16:06:48    100s] OPERPROF: Finished InitSKP at level 1, CPU:0.259, REAL:0.259, MEM:2990.1M, EPOCH TIME: 1760126808.943898
[10/10 16:06:48    100s] NP #FI/FS/SF FL/PI: 2/0/0 920/0
[10/10 16:06:48    100s] no activity file in design. spp won't run.
[10/10 16:06:48    100s] 
[10/10 16:06:48    100s] AB Est...
[10/10 16:06:48    100s] OPERPROF: Starting NP-Place at level 1, MEM:2990.7M, EPOCH TIME: 1760126808.948458
[10/10 16:06:48    100s] OPERPROF: Finished NP-Place at level 1, CPU:0.041, REAL:0.041, MEM:2997.9M, EPOCH TIME: 1760126808.989677
[10/10 16:06:48    100s] Iteration  4: Skipped, with CDP Off
[10/10 16:06:48    100s] 
[10/10 16:06:48    100s] AB Est...
[10/10 16:06:48    100s] OPERPROF: Starting NP-Place at level 1, MEM:2997.9M, EPOCH TIME: 1760126808.992139
[10/10 16:06:49    100s] OPERPROF: Finished NP-Place at level 1, CPU:0.036, REAL:0.037, MEM:2999.2M, EPOCH TIME: 1760126809.028909
[10/10 16:06:49    100s] Iteration  5: Skipped, with CDP Off
[10/10 16:06:49    100s] 
[10/10 16:06:49    100s] AB Est...
[10/10 16:06:49    100s] OPERPROF: Starting NP-Place at level 1, MEM:2999.2M, EPOCH TIME: 1760126809.031225
[10/10 16:06:49    100s] OPERPROF: Finished NP-Place at level 1, CPU:0.036, REAL:0.037, MEM:2999.2M, EPOCH TIME: 1760126809.068124
[10/10 16:06:49    100s] Iteration  6: Skipped, with CDP Off
[10/10 16:06:49    100s] OPERPROF: Starting NP-Place at level 1, MEM:2999.6M, EPOCH TIME: 1760126809.074119
[10/10 16:06:49    100s] current cut-level : 5, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[10/10 16:06:49    100s] SKP will use view:
[10/10 16:06:49    100s]   tt_v1.8_25C_Nominal_25_func
[10/10 16:06:49    101s] Iteration  7: Total net bbox = 9.526e+04 (3.07e+04 6.45e+04)
[10/10 16:06:49    101s]               Est.  stn bbox = 1.033e+05 (3.62e+04 6.71e+04)
[10/10 16:06:49    101s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 2992.5M
[10/10 16:06:49    101s] OPERPROF: Finished NP-Place at level 1, CPU:0.406, REAL:0.421, MEM:2992.5M, EPOCH TIME: 1760126809.494964
[10/10 16:06:49    101s] no activity file in design. spp won't run.
[10/10 16:06:49    101s] NP #FI/FS/SF FL/PI: 2/0/0 920/0
[10/10 16:06:49    101s] no activity file in design. spp won't run.
[10/10 16:06:49    101s] OPERPROF: Starting NP-Place at level 1, MEM:2992.4M, EPOCH TIME: 1760126809.505581
[10/10 16:06:49    101s] current cut-level : 6, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[10/10 16:06:49    101s] Iteration  8: Total net bbox = 9.597e+04 (3.07e+04 6.52e+04)
[10/10 16:06:49    101s]               Est.  stn bbox = 1.042e+05 (3.63e+04 6.79e+04)
[10/10 16:06:49    101s] OPERPROF: Finished NP-Place at level 1, CPU:0.287, REAL:0.307, MEM:2992.4M, EPOCH TIME: 1760126809.812402
[10/10 16:06:49    101s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2992.4M
[10/10 16:06:49    101s] Legalizing MH Cells... 0 / 0 (level 6) on top_lvl
[10/10 16:06:49    101s] MH legal: No MH instances from GP
[10/10 16:06:49    101s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[10/10 16:06:49    101s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2992.4M, DRC: 0)
[10/10 16:06:49    101s] no activity file in design. spp won't run.
[10/10 16:06:49    101s] NP #FI/FS/SF FL/PI: 2/0/0 920/0
[10/10 16:06:49    101s] no activity file in design. spp won't run.
[10/10 16:06:49    101s] OPERPROF: Starting NP-Place at level 1, MEM:2992.9M, EPOCH TIME: 1760126809.823273
[10/10 16:06:49    101s] current cut-level : 7, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[10/10 16:06:50    101s] Iteration  9: Total net bbox = 9.651e+04 (3.07e+04 6.58e+04)
[10/10 16:06:50    101s]               Est.  stn bbox = 1.049e+05 (3.64e+04 6.85e+04)
[10/10 16:06:50    101s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2993.4M
[10/10 16:06:50    101s] OPERPROF: Finished NP-Place at level 1, CPU:0.348, REAL:0.370, MEM:2993.4M, EPOCH TIME: 1760126810.193531
[10/10 16:06:50    101s] Legalizing MH Cells... 0 / 0 (level 7) on top_lvl
[10/10 16:06:50    101s] MH legal: No MH instances from GP
[10/10 16:06:50    101s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[10/10 16:06:50    101s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2993.4M, DRC: 0)
[10/10 16:06:50    101s] no activity file in design. spp won't run.
[10/10 16:06:50    101s] NP #FI/FS/SF FL/PI: 2/0/0 920/0
[10/10 16:06:50    101s] no activity file in design. spp won't run.
[10/10 16:06:50    101s] OPERPROF: Starting NP-Place at level 1, MEM:2993.7M, EPOCH TIME: 1760126810.206130
[10/10 16:06:50    101s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[10/10 16:06:50    101s] Starting Early Global Route supply map. mem = 3002.3M
[10/10 16:06:50    101s] (I)      Initializing eGR engine (regular)
[10/10 16:06:50    101s] Set min layer with design mode ( 1 )
[10/10 16:06:50    101s] Set max layer with design mode ( 5 )
[10/10 16:06:50    101s] (I)      clean place blk overflow:
[10/10 16:06:50    101s] (I)      H : enabled 1.00 0
[10/10 16:06:50    101s] (I)      V : enabled 1.00 0
[10/10 16:06:50    101s] (I)      Initializing eGR engine (regular)
[10/10 16:06:50    101s] Set min layer with design mode ( 1 )
[10/10 16:06:50    101s] Set max layer with design mode ( 5 )
[10/10 16:06:50    101s] (I)      clean place blk overflow:
[10/10 16:06:50    101s] (I)      H : enabled 1.00 0
[10/10 16:06:50    101s] (I)      V : enabled 1.00 0
[10/10 16:06:50    101s] (I)      Running eGR Regular flow
[10/10 16:06:50    101s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.84 MB )
[10/10 16:06:50    101s] (I)      # wire layers (front) : 6
[10/10 16:06:50    101s] (I)      # wire layers (back)  : 0
[10/10 16:06:50    101s] (I)      min wire layer : 1
[10/10 16:06:50    101s] (I)      max wire layer : 5
[10/10 16:06:50    101s] (I)      # cut layers (front) : 5
[10/10 16:06:50    101s] (I)      # cut layers (back)  : 0
[10/10 16:06:50    101s] (I)      min cut layer : 1
[10/10 16:06:50    101s] (I)      max cut layer : 4
[10/10 16:06:50    101s] (I)      ================================ Layers ================================
[10/10 16:06:50    101s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:06:50    101s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[10/10 16:06:50    101s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:06:50    101s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[10/10 16:06:50    101s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[10/10 16:06:50    101s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:06:50    101s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[10/10 16:06:50    101s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:06:50    101s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[10/10 16:06:50    101s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:06:50    101s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[10/10 16:06:50    101s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:06:50    101s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[10/10 16:06:50    101s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[10/10 16:06:50    101s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:06:50    101s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[10/10 16:06:50    101s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[10/10 16:06:50    101s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:06:50    101s] Finished Early Global Route supply map. mem = 3006.8M
[10/10 16:06:54    106s] Iteration 10: Total net bbox = 9.809e+04 (3.14e+04 6.67e+04)
[10/10 16:06:54    106s]               Est.  stn bbox = 1.065e+05 (3.71e+04 6.94e+04)
[10/10 16:06:54    106s]               cpu = 0:00:04.3 real = 0:00:04.0 mem = 3027.1M
[10/10 16:06:54    106s] OPERPROF: Finished NP-Place at level 1, CPU:4.345, REAL:4.438, MEM:3027.1M, EPOCH TIME: 1760126814.644461
[10/10 16:06:54    106s] Legalizing MH Cells... 0 / 0 (level 8) on top_lvl
[10/10 16:06:54    106s] MH legal: No MH instances from GP
[10/10 16:06:54    106s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[10/10 16:06:54    106s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3027.1M, DRC: 0)
[10/10 16:06:54    106s] no activity file in design. spp won't run.
[10/10 16:06:54    106s] NP #FI/FS/SF FL/PI: 2/0/0 920/0
[10/10 16:06:54    106s] no activity file in design. spp won't run.
[10/10 16:06:54    106s] OPERPROF: Starting NP-Place at level 1, MEM:3027.6M, EPOCH TIME: 1760126814.658527
[10/10 16:06:54    106s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[10/10 16:06:54    106s] GP RA stats: MHOnly 0 nrInst 920 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[10/10 16:06:55    107s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3028.7M, EPOCH TIME: 1760126815.705658
[10/10 16:06:55    107s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.007, REAL:0.007, MEM:3028.7M, EPOCH TIME: 1760126815.712539
[10/10 16:06:55    107s] Iteration 11: Total net bbox = 1.001e+05 (3.30e+04 6.72e+04)
[10/10 16:06:55    107s]               Est.  stn bbox = 1.087e+05 (3.87e+04 7.00e+04)
[10/10 16:06:55    107s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 2994.9M
[10/10 16:06:55    107s] OPERPROF: Finished NP-Place at level 1, CPU:1.069, REAL:1.056, MEM:2994.9M, EPOCH TIME: 1760126815.714607
[10/10 16:06:55    107s] Legalizing MH Cells... 0 / 0 (level 9) on top_lvl
[10/10 16:06:55    107s] MH legal: No MH instances from GP
[10/10 16:06:55    107s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[10/10 16:06:55    107s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2994.2M, DRC: 0)
[10/10 16:06:55    107s] Move report: Timing Driven Placement moved 920 insts, mean move: 32.77 um, max move: 384.53 um 
[10/10 16:06:55    107s] 	Max move on inst (prects_FE_OFC183_n_446): (164.22, 431.48) --> (341.14, 639.09)
[10/10 16:06:55    107s] no activity file in design. spp won't run.
[10/10 16:06:55    107s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:2994.2M, EPOCH TIME: 1760126815.718312
[10/10 16:06:55    107s] Saved padding area to DB
[10/10 16:06:55    107s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:2994.2M, EPOCH TIME: 1760126815.718755
[10/10 16:06:55    107s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.006, REAL:0.006, MEM:2994.3M, EPOCH TIME: 1760126815.724841
[10/10 16:06:55    107s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:2994.3M, EPOCH TIME: 1760126815.729655
[10/10 16:06:55    107s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/10 16:06:55    107s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.001, MEM:2994.3M, EPOCH TIME: 1760126815.730221
[10/10 16:06:55    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:404).
[10/10 16:06:55    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:55    107s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.015, REAL:0.016, MEM:2994.3M, EPOCH TIME: 1760126815.734215
[10/10 16:06:55    107s] 
[10/10 16:06:55    107s] Finished Incremental Placement (cpu=0:00:07.5, real=0:00:07.0, mem=2994.3M)
[10/10 16:06:55    107s] Begin: Reorder Scan Chains
[10/10 16:06:55    107s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/10 16:06:55    107s] Type 'man IMPSP-9025' for more detail.
[10/10 16:06:55    107s] End: Reorder Scan Chains
[10/10 16:06:55    107s] CongRepair sets shifter mode to gplace
[10/10 16:06:55    107s] TDRefine: refinePlace mode is spiral
[10/10 16:06:55    107s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:2994.3M, EPOCH TIME: 1760126815.743628
[10/10 16:06:55    107s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:2994.3M, EPOCH TIME: 1760126815.743707
[10/10 16:06:55    107s] Memory usage before memory release/compaction is 2994.3
[10/10 16:06:55    107s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:06:55    107s] Memory usage at beginning of DPlace-Init is 2985.9M.
[10/10 16:06:55    107s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2985.9M, EPOCH TIME: 1760126815.744818
[10/10 16:06:55    107s] Processing tracks to init pin-track alignment.
[10/10 16:06:55    107s] z: 2, totalTracks: 1
[10/10 16:06:55    107s] z: 4, totalTracks: 1
[10/10 16:06:55    107s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:06:55    107s] Cell top_lvl LLGs are deleted
[10/10 16:06:55    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:55    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:55    107s] # Building top_lvl llgBox search-tree.
[10/10 16:06:55    107s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:2985.9M, EPOCH TIME: 1760126815.774939
[10/10 16:06:55    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:55    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:55    107s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:2985.9M, EPOCH TIME: 1760126815.775175
[10/10 16:06:55    107s] Max number of tech site patterns supported in site array is 256.
[10/10 16:06:55    107s] Core basic site is CoreSite
[10/10 16:06:55    107s] After signature check, allow fast init is true, keep pre-filter is true.
[10/10 16:06:55    107s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/10 16:06:55    107s] Fast DP-INIT is on for default
[10/10 16:06:55    107s] Keep-away cache is enable on metals: 1-5
[10/10 16:06:55    107s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/10 16:06:55    107s] Atter site array init, number of instance map data is 0.
[10/10 16:06:55    107s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.012, REAL:0.012, MEM:2985.9M, EPOCH TIME: 1760126815.787594
[10/10 16:06:55    107s] 
[10/10 16:06:55    107s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:06:55    107s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:06:55    107s] # Starting Bad Lib Cell Checking (CMU) 
[10/10 16:06:55    107s] OPERPROF:         Starting CMU at level 5, MEM:2985.9M, EPOCH TIME: 1760126815.791571
[10/10 16:06:55    107s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:2985.9M, EPOCH TIME: 1760126815.792577
[10/10 16:06:55    107s] 
[10/10 16:06:55    107s] Bad Lib Cell Checking (CMU) is done! (0)
[10/10 16:06:55    107s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.017, REAL:0.019, MEM:2985.9M, EPOCH TIME: 1760126815.793895
[10/10 16:06:55    107s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:2985.9M, EPOCH TIME: 1760126815.793960
[10/10 16:06:55    107s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:2985.9M, EPOCH TIME: 1760126815.794105
[10/10 16:06:55    107s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2985.9MB).
[10/10 16:06:55    107s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.046, REAL:0.050, MEM:2985.9M, EPOCH TIME: 1760126815.794779
[10/10 16:06:55    107s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.048, REAL:0.051, MEM:2985.9M, EPOCH TIME: 1760126815.794816
[10/10 16:06:55    107s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.Ih7Mf014Zp.2
[10/10 16:06:55    107s] OPERPROF:   Starting Refine-Place at level 2, MEM:2985.9M, EPOCH TIME: 1760126815.795493
[10/10 16:06:55    107s] *** Starting place_detail (0:01:48 mem=2985.9M) ***
[10/10 16:06:55    107s] 
[10/10 16:06:55    107s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:06:55    107s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:06:55    107s] Total net bbox length = 1.009e+05 (3.364e+04 6.727e+04) (ext = 2.629e+04)
[10/10 16:06:55    107s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/10 16:06:55    107s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:2985.9M, EPOCH TIME: 1760126815.798932
[10/10 16:06:55    107s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:2985.9M, EPOCH TIME: 1760126815.799365
[10/10 16:06:55    107s] Set min layer with design mode ( 1 )
[10/10 16:06:55    107s] Set max layer with design mode ( 5 )
[10/10 16:06:55    107s] Set min layer with design mode ( 1 )
[10/10 16:06:55    107s] Set max layer with design mode ( 5 )
[10/10 16:06:55    107s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:2985.9M, EPOCH TIME: 1760126815.804364
[10/10 16:06:55    107s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:2985.9M, EPOCH TIME: 1760126815.804714
[10/10 16:06:55    107s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:2985.9M, EPOCH TIME: 1760126815.805068
[10/10 16:06:55    107s] Starting refinePlace ...
[10/10 16:06:55    107s] Set min layer with design mode ( 1 )
[10/10 16:06:55    107s] Set max layer with design mode ( 5 )
[10/10 16:06:55    107s] Set min layer with design mode ( 1 )
[10/10 16:06:55    107s] Set max layer with design mode ( 5 )
[10/10 16:06:55    107s] DDP initSite1 nrRow 300 nrJob 300
[10/10 16:06:55    107s] DDP markSite nrRow 300 nrJob 300
[10/10 16:06:55    107s] OPERPROF:       Starting markDefaultPDBlockedByOtherPDs at level 4, MEM:2985.9M, EPOCH TIME: 1760126815.822861
[10/10 16:06:55    107s] OPERPROF:       Finished markDefaultPDBlockedByOtherPDs at level 4, CPU:0.000, REAL:0.000, MEM:2985.9M, EPOCH TIME: 1760126815.822946
[10/10 16:06:55    107s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[10/10 16:06:55    107s] ** Cut row section cpu time 0:00:00.0.
[10/10 16:06:55    107s]  ** Cut row section real time 0:00:00.0.
[10/10 16:06:55    107s]    Spread Effort: high, pre-route mode, useDDP on.
[10/10 16:06:55    107s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2987.2MB) @(0:01:48 - 0:01:48).
[10/10 16:06:55    107s] Move report: preRPlace moved 920 insts, mean move: 0.94 um, max move: 2.44 um 
[10/10 16:06:55    107s] 	Max move on inst (g9320__8428): (416.03, 649.01) --> (415.84, 646.76)
[10/10 16:06:55    107s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: AND2X2
[10/10 16:06:55    107s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2987.2M, EPOCH TIME: 1760126815.861305
[10/10 16:06:55    107s] Tweakage: fix icg 0, fix clk 0.
[10/10 16:06:55    107s] Tweakage: density cost 0, scale 0.4.
[10/10 16:06:55    107s] Tweakage: activity cost 0, scale 1.0.
[10/10 16:06:55    107s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:2987.9M, EPOCH TIME: 1760126815.864502
[10/10 16:06:55    107s] Cut to 2 partitions.
[10/10 16:06:55    107s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:2988.7M, EPOCH TIME: 1760126815.867838
[10/10 16:06:55    107s] Tweakage perm 15 insts, flip 482 insts.
[10/10 16:06:55    107s] Tweakage perm 6 insts, flip 33 insts.
[10/10 16:06:55    107s] Tweakage perm 1 insts, flip 2 insts.
[10/10 16:06:55    107s] Tweakage perm 0 insts, flip 0 insts.
[10/10 16:06:55    107s] Tweakage perm 2 insts, flip 29 insts.
[10/10 16:06:55    107s] Tweakage perm 0 insts, flip 1 insts.
[10/10 16:06:55    107s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.058, REAL:0.058, MEM:2988.7M, EPOCH TIME: 1760126815.926302
[10/10 16:06:55    107s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.062, REAL:0.062, MEM:2988.7M, EPOCH TIME: 1760126815.926836
[10/10 16:06:55    107s] Cleanup congestion map
[10/10 16:06:55    107s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.065, REAL:0.066, MEM:2988.8M, EPOCH TIME: 1760126815.927411
[10/10 16:06:55    107s] Move report: Congestion aware Tweak moved 31 insts, mean move: 10.09 um, max move: 27.14 um 
[10/10 16:06:55    107s] 	Max move on inst (prects_FE_OFC166_n_589): (192.74, 646.76) --> (219.88, 646.76)
[10/10 16:06:55    107s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.1, real=0:00:00.0, mem=2988.8mb) @(0:01:48 - 0:01:48).
[10/10 16:06:55    107s] Cleanup congestion map
[10/10 16:06:55    107s] 
[10/10 16:06:55    107s]  === Spiral for Logical I: (movable: 920) ===
[10/10 16:06:55    107s] 
[10/10 16:06:55    107s] Running Spiral with 1 thread in Normal Mode  fetchWidth=165 
[10/10 16:06:56    107s] 
[10/10 16:06:56    107s]  Info: 0 filler has been deleted!
[10/10 16:06:56    107s] Move report: legalization moved 46 insts, mean move: 4.86 um, max move: 11.50 um spiral
[10/10 16:06:56    107s] 	Max move on inst (u_ctrl_w_data_reg[49]): (401.58, 717.14) --> (398.36, 708.86)
[10/10 16:06:56    107s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/10 16:06:56    107s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/10 16:06:56    107s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=2992.3MB) @(0:01:48 - 0:01:48).
[10/10 16:06:56    107s] Move report: Detail placement moved 920 insts, mean move: 1.44 um, max move: 29.12 um 
[10/10 16:06:56    107s] 	Max move on inst (prects_FE_OFC166_n_589): (192.52, 648.51) --> (219.88, 646.76)
[10/10 16:06:56    107s] Statistics of distance of Instance movement in refine placement:
[10/10 16:06:56    107s]   maximum (X+Y) =        29.12 um
[10/10 16:06:56    107s]   inst (prects_FE_OFC166_n_589) with max move: (192.517, 648.514) -> (219.88, 646.76)
[10/10 16:06:56    107s]   mean    (X+Y) =         1.44 um
[10/10 16:06:56    107s] 	Violation at original loc: Overlapping with other instance
[10/10 16:06:56    107s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2992.3MB
[10/10 16:06:56    107s] Summary Report:
[10/10 16:06:56    107s] Instances moved: 920 (out of 920 movable)
[10/10 16:06:56    107s] Instances flipped: 0
[10/10 16:06:56    107s] Mean displacement: 1.44 um
[10/10 16:06:56    107s] Max displacement: 29.12 um (Instance: prects_FE_OFC166_n_589) (192.517, 648.514) -> (219.88, 646.76)
[10/10 16:06:56    107s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
[10/10 16:06:56    107s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[10/10 16:06:56    107s] Total instances moved : 920
[10/10 16:06:56    107s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.200, REAL:0.201, MEM:2992.3M, EPOCH TIME: 1760126816.006396
[10/10 16:06:56    107s] Total net bbox length = 9.948e+04 (3.225e+04 6.723e+04) (ext = 2.627e+04)
[10/10 16:06:56    107s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=2992.3MB) @(0:01:48 - 0:01:48).
[10/10 16:06:56    107s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2992.3MB
[10/10 16:06:56    107s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.Ih7Mf014Zp.2
[10/10 16:06:56    107s] *** Finished place_detail (0:01:48 mem=2992.3M) ***
[10/10 16:06:56    107s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.208, REAL:0.212, MEM:2992.3M, EPOCH TIME: 1760126816.007583
[10/10 16:06:56    107s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:2992.3M, EPOCH TIME: 1760126816.007670
[10/10 16:06:56    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1324).
[10/10 16:06:56    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:56    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:56    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:56    107s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.005, REAL:0.005, MEM:2987.0M, EPOCH TIME: 1760126816.012983
[10/10 16:06:56    107s] Memory usage before memory release/compaction is 2987.0
[10/10 16:06:56    107s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:06:56    107s] Memory usage at end of DPlace-Cleanup is 2987.0M.
[10/10 16:06:56    107s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.262, REAL:0.270, MEM:2987.0M, EPOCH TIME: 1760126816.013523
[10/10 16:06:56    107s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2987.0M, EPOCH TIME: 1760126816.015420
[10/10 16:06:56    107s] Starting Early Global Route congestion estimation: mem = 2987.0M
[10/10 16:06:56    107s] (I)      Initializing eGR engine (regular)
[10/10 16:06:56    107s] Set min layer with design mode ( 1 )
[10/10 16:06:56    107s] Set max layer with design mode ( 5 )
[10/10 16:06:56    107s] (I)      clean place blk overflow:
[10/10 16:06:56    107s] (I)      H : enabled 1.00 0
[10/10 16:06:56    107s] (I)      V : enabled 1.00 0
[10/10 16:06:56    107s] (I)      Initializing eGR engine (regular)
[10/10 16:06:56    107s] Set min layer with design mode ( 1 )
[10/10 16:06:56    107s] Set max layer with design mode ( 5 )
[10/10 16:06:56    107s] (I)      clean place blk overflow:
[10/10 16:06:56    107s] (I)      H : enabled 1.00 0
[10/10 16:06:56    107s] (I)      V : enabled 1.00 0
[10/10 16:06:56    107s] (I)      Started Early Global Route kernel ( Curr Mem: 2.80 MB )
[10/10 16:06:56    107s] (I)      Running eGR Regular flow
[10/10 16:06:56    107s] (I)      # wire layers (front) : 6
[10/10 16:06:56    107s] (I)      # wire layers (back)  : 0
[10/10 16:06:56    107s] (I)      min wire layer : 1
[10/10 16:06:56    107s] (I)      max wire layer : 5
[10/10 16:06:56    107s] (I)      # cut layers (front) : 5
[10/10 16:06:56    107s] (I)      # cut layers (back)  : 0
[10/10 16:06:56    107s] (I)      min cut layer : 1
[10/10 16:06:56    107s] (I)      max cut layer : 4
[10/10 16:06:56    107s] (I)      ================================ Layers ================================
[10/10 16:06:56    107s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:06:56    107s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[10/10 16:06:56    107s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:06:56    107s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[10/10 16:06:56    107s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[10/10 16:06:56    107s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:06:56    107s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[10/10 16:06:56    107s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:06:56    107s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[10/10 16:06:56    107s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:06:56    107s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[10/10 16:06:56    107s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:06:56    107s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[10/10 16:06:56    107s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[10/10 16:06:56    107s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:06:56    107s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[10/10 16:06:56    107s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[10/10 16:06:56    107s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:06:56    107s] (I)      Started Import and model ( Curr Mem: 2.80 MB )
[10/10 16:06:56    107s] (I)      == Non-default Options ==
[10/10 16:06:56    107s] (I)      Maximum routing layer                              : 5
[10/10 16:06:56    107s] (I)      Minimum routing layer                              : 1
[10/10 16:06:56    107s] (I)      Top routing layer                                  : 5
[10/10 16:06:56    107s] (I)      Bottom routing layer                               : 1
[10/10 16:06:56    107s] (I)      Number of threads                                  : 1
[10/10 16:06:56    107s] (I)      Route tie net to shape                             : auto
[10/10 16:06:56    107s] (I)      Use non-blocking free Dbs wires                    : false
[10/10 16:06:56    107s] (I)      Method to set GCell size                           : row
[10/10 16:06:56    107s] (I)      Tie hi/lo max distance                             : 41.400000
[10/10 16:06:56    107s] (I)      Counted 12915 PG shapes. eGR will not process PG shapes layer by layer.
[10/10 16:06:56    107s] (I)      Removed 1 out of boundary tracks from layer 3
[10/10 16:06:56    107s] (I)      ============== Pin Summary ==============
[10/10 16:06:56    107s] (I)      +-------+--------+---------+------------+
[10/10 16:06:56    107s] (I)      | Layer | # pins | % total |      Group |
[10/10 16:06:56    107s] (I)      +-------+--------+---------+------------+
[10/10 16:06:56    107s] (I)      |     1 |   3088 |  100.00 |        Pin |
[10/10 16:06:56    107s] (I)      |     2 |      0 |    0.00 | Pin access |
[10/10 16:06:56    107s] (I)      |     3 |      0 |    0.00 | Pin access |
[10/10 16:06:56    107s] (I)      |     4 |      0 |    0.00 |      Other |
[10/10 16:06:56    107s] (I)      |     5 |      0 |    0.00 |      Other |
[10/10 16:06:56    107s] (I)      +-------+--------+---------+------------+
[10/10 16:06:56    107s] (I)      Custom ignore net properties:
[10/10 16:06:56    107s] (I)      1 : NotLegal
[10/10 16:06:56    107s] (I)      Default ignore net properties:
[10/10 16:06:56    107s] (I)      1 : Special
[10/10 16:06:56    107s] (I)      2 : Analog
[10/10 16:06:56    107s] (I)      3 : Fixed
[10/10 16:06:56    107s] (I)      4 : Skipped
[10/10 16:06:56    107s] (I)      5 : MixedSignal
[10/10 16:06:56    107s] (I)      Prerouted net properties:
[10/10 16:06:56    107s] (I)      1 : NotLegal
[10/10 16:06:56    107s] (I)      2 : Special
[10/10 16:06:56    107s] (I)      3 : Analog
[10/10 16:06:56    107s] (I)      4 : Fixed
[10/10 16:06:56    107s] (I)      5 : Skipped
[10/10 16:06:56    107s] (I)      6 : MixedSignal
[10/10 16:06:56    107s] [NR-eGR] Early global route reroute all routable nets
[10/10 16:06:56    107s] (I)      Use row-based GCell size
[10/10 16:06:56    107s] (I)      Use row-based GCell align
[10/10 16:06:56    107s] (I)      layer 0 area = 83000
[10/10 16:06:56    107s] (I)      layer 1 area = 67600
[10/10 16:06:56    107s] (I)      layer 2 area = 240000
[10/10 16:06:56    107s] (I)      layer 3 area = 240000
[10/10 16:06:56    107s] (I)      layer 4 area = 4000000
[10/10 16:06:56    107s] (I)      GCell unit size   : 4140
[10/10 16:06:56    107s] (I)      GCell multiplier  : 1
[10/10 16:06:56    107s] (I)      GCell row height  : 4140
[10/10 16:06:56    107s] (I)      Actual row height : 4140
[10/10 16:06:56    107s] (I)      GCell align ref   : 29900 29900
[10/10 16:06:56    107s] [NR-eGR] Track table information for default rule: 
[10/10 16:06:56    107s] [NR-eGR] met1 has single uniform track structure
[10/10 16:06:56    107s] [NR-eGR] met2 has single uniform track structure
[10/10 16:06:56    107s] [NR-eGR] met3 has single uniform track structure
[10/10 16:06:56    107s] [NR-eGR] met4 has single uniform track structure
[10/10 16:06:56    107s] [NR-eGR] met5 has single uniform track structure
[10/10 16:06:56    107s] (I)      =============== Default via ===============
[10/10 16:06:56    107s] (I)      +---+------------------+------------------+
[10/10 16:06:56    107s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[10/10 16:06:56    107s] (I)      +---+------------------+------------------+
[10/10 16:06:56    107s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[10/10 16:06:56    107s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[10/10 16:06:56    107s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[10/10 16:06:56    107s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[10/10 16:06:56    107s] (I)      +---+------------------+------------------+
[10/10 16:06:56    107s] (I)      Design has 4 placement macros with 4 shapes. 
[10/10 16:06:56    107s] (I)      Read 24552 PG shapes from cache
[10/10 16:06:56    107s] [NR-eGR] Read 0 clock shapes
[10/10 16:06:56    107s] [NR-eGR] Read 0 other shapes
[10/10 16:06:56    107s] [NR-eGR] #Routing Blockages  : 8
[10/10 16:06:56    107s] [NR-eGR] #Bump Blockages     : 0
[10/10 16:06:56    107s] [NR-eGR] #Instance Blockages : 13531
[10/10 16:06:56    107s] [NR-eGR] #PG Blockages       : 24552
[10/10 16:06:56    107s] [NR-eGR] #Halo Blockages     : 0
[10/10 16:06:56    107s] [NR-eGR] #Boundary Blockages : 0
[10/10 16:06:56    107s] [NR-eGR] #Clock Blockages    : 0
[10/10 16:06:56    107s] [NR-eGR] #Other Blockages    : 0
[10/10 16:06:56    107s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/10 16:06:56    107s] [NR-eGR] #prerouted nets         : 0
[10/10 16:06:56    107s] [NR-eGR] #prerouted special nets : 0
[10/10 16:06:56    107s] [NR-eGR] #prerouted wires        : 0
[10/10 16:06:56    107s] (I)        Front-side 1054 ( ignored 0 )
[10/10 16:06:56    107s] (I)        Back-side  0 ( ignored 0 )
[10/10 16:06:56    107s] (I)        Both-side  0 ( ignored 0 )
[10/10 16:06:56    107s] [NR-eGR] Read 1054 nets ( ignored 0 )
[10/10 16:06:56    107s] (I)      handle routing halo
[10/10 16:06:56    107s] (I)      Reading macro buffers
[10/10 16:06:56    107s] (I)      Number of macro buffers: 0
[10/10 16:06:56    107s] [NR-eGR] Handle net priority by net group ordering
[10/10 16:06:56    107s] (I)      original grid = 248 x 315
[10/10 16:06:56    107s] (I)      merged grid = 248 x 315
[10/10 16:06:56    107s] (I)      Read Num Blocks=38091  Num Prerouted Wires=0  Num CS=0
[10/10 16:06:56    107s] (I)      Layer 0 (H) : #blockages 17592 : #preroutes 0
[10/10 16:06:56    107s] (I)      Layer 1 (V) : #blockages 7256 : #preroutes 0
[10/10 16:06:56    107s] (I)      Layer 2 (H) : #blockages 7416 : #preroutes 0
[10/10 16:06:56    107s] (I)      Layer 3 (V) : #blockages 5004 : #preroutes 0
[10/10 16:06:56    107s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 0
[10/10 16:06:56    107s] (I)      Number of ignored nets                =      0
[10/10 16:06:56    107s] (I)      Number of connected nets              =      0
[10/10 16:06:56    107s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/10 16:06:56    107s] (I)      Number of clock nets                  =      1.  Ignored: No
[10/10 16:06:56    107s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/10 16:06:56    107s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/10 16:06:56    107s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/10 16:06:56    107s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/10 16:06:56    107s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/10 16:06:56    107s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[10/10 16:06:56    107s] (I)      Ndr track 0 does not exist
[10/10 16:06:56    107s] (I)      Ndr track 0 does not exist
[10/10 16:06:56    107s] (I)      ---------------------Grid Graph Info--------------------
[10/10 16:06:56    107s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[10/10 16:06:56    107s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[10/10 16:06:56    107s] (I)      Site width          :   460  (dbu)
[10/10 16:06:56    107s] (I)      Row height          :  4140  (dbu)
[10/10 16:06:56    107s] (I)      GCell row height    :  4140  (dbu)
[10/10 16:06:56    107s] (I)      GCell width         :  4140  (dbu)
[10/10 16:06:56    107s] (I)      GCell height        :  4140  (dbu)
[10/10 16:06:56    107s] (I)      Grid                :   248   315     5
[10/10 16:06:56    107s] (I)      Layer numbers       :     1     2     3     4     5
[10/10 16:06:56    107s] (I)      Layer name         :  met1  met2  met3  met4  met5
[10/10 16:06:56    107s] (I)      Vertical capacity   :     0  4140     0  4140     0
[10/10 16:06:56    107s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[10/10 16:06:56    107s] (I)      Default wire width  :   140   140   300   300  1600
[10/10 16:06:56    107s] (I)      Default wire space  :   140   140   300   300  1600
[10/10 16:06:56    107s] (I)      Default wire pitch  :   280   280   600   600  3200
[10/10 16:06:56    107s] (I)      Default pitch size  :   460   460   610   615  3660
[10/10 16:06:56    107s] (I)      First track coord   :   460   460   620   380  4280
[10/10 16:06:56    107s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[10/10 16:06:56    107s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[10/10 16:06:56    107s] (I)      --------------------------------------------------------
[10/10 16:06:56    107s] 
[10/10 16:06:56    107s] [NR-eGR] == Routing rule table ==
[10/10 16:06:56    107s] [NR-eGR]  ID  Name       #Nets 
[10/10 16:06:56    107s] [NR-eGR] ----------------------
[10/10 16:06:56    107s] [NR-eGR]   0  (Default)   1053 
[10/10 16:06:56    107s] [NR-eGR]   1                 1 
[10/10 16:06:56    107s] (I)      ==== NDR : (Default) ====
[10/10 16:06:56    107s] (I)      +--------------+--------+
[10/10 16:06:56    107s] (I)      |           ID |      0 |
[10/10 16:06:56    107s] (I)      |      Default |    yes |
[10/10 16:06:56    107s] (I)      |  Clk Special |     no |
[10/10 16:06:56    107s] (I)      | Hard spacing |     no |
[10/10 16:06:56    107s] (I)      |    NDR track | (none) |
[10/10 16:06:56    107s] (I)      |      NDR via | (none) |
[10/10 16:06:56    107s] (I)      |  Extra space |      0 |
[10/10 16:06:56    107s] (I)      |      Shields |      0 |
[10/10 16:06:56    107s] (I)      |   Demand (H) |      1 |
[10/10 16:06:56    107s] (I)      |   Demand (V) |      1 |
[10/10 16:06:56    107s] (I)      |        #Nets |   1053 |
[10/10 16:06:56    107s] (I)      +--------------+--------+
[10/10 16:06:56    107s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:06:56    107s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:06:56    107s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:06:56    107s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:06:56    107s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:06:56    107s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[10/10 16:06:56    107s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[10/10 16:06:56    107s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[10/10 16:06:56    107s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:06:56    107s] (I)      ======== NDR :  =========
[10/10 16:06:56    107s] (I)      +--------------+--------+
[10/10 16:06:56    107s] (I)      |           ID |      1 |
[10/10 16:06:56    107s] (I)      |      Default |     no |
[10/10 16:06:56    107s] (I)      |  Clk Special |     no |
[10/10 16:06:56    107s] (I)      | Hard spacing |     no |
[10/10 16:06:56    107s] (I)      |    NDR track | (none) |
[10/10 16:06:56    107s] (I)      |      NDR via | (none) |
[10/10 16:06:56    107s] (I)      |  Extra space |      1 |
[10/10 16:06:56    107s] (I)      |      Shields |      0 |
[10/10 16:06:56    107s] (I)      |   Demand (H) |      2 |
[10/10 16:06:56    107s] (I)      |   Demand (V) |      2 |
[10/10 16:06:56    107s] (I)      |        #Nets |      1 |
[10/10 16:06:56    107s] (I)      +--------------+--------+
[10/10 16:06:56    107s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:06:56    107s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:06:56    107s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:06:56    107s] (I)      |  met1    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:06:56    107s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:06:56    107s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:06:56    107s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:06:56    107s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[10/10 16:06:56    107s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:06:56    107s] (I)      =============== Blocked Tracks ===============
[10/10 16:06:56    107s] (I)      +-------+---------+----------+---------------+
[10/10 16:06:56    107s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/10 16:06:56    107s] (I)      +-------+---------+----------+---------------+
[10/10 16:06:56    107s] (I)      |     1 |  701592 |   358932 |        51.16% |
[10/10 16:06:56    107s] (I)      |     2 |  702135 |   362386 |        51.61% |
[10/10 16:06:56    107s] (I)      |     3 |  528984 |   243363 |        46.01% |
[10/10 16:06:56    107s] (I)      |     4 |  525420 |   279912 |        53.27% |
[10/10 16:06:56    107s] (I)      |     5 |   88040 |    29884 |        33.94% |
[10/10 16:06:56    107s] (I)      +-------+---------+----------+---------------+
[10/10 16:06:56    107s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.13 sec, Curr Mem: 2.81 MB )
[10/10 16:06:56    107s] (I)      Reset routing kernel
[10/10 16:06:56    107s] (I)      Started Global Routing ( Curr Mem: 2.81 MB )
[10/10 16:06:56    107s] (I)      totalPins=3062  totalGlobalPin=3053 (99.71%)
[10/10 16:06:56    107s] (I)      ================= Net Group Info =================
[10/10 16:06:56    107s] (I)      +----+----------------+--------------+-----------+
[10/10 16:06:56    107s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[10/10 16:06:56    107s] (I)      +----+----------------+--------------+-----------+
[10/10 16:06:56    107s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[10/10 16:06:56    107s] (I)      |  2 |           1053 |      met1(1) |   met5(5) |
[10/10 16:06:56    107s] (I)      +----+----------------+--------------+-----------+
[10/10 16:06:56    107s] (I)      total 2D Cap : 534073 = (286675 H, 247398 V)
[10/10 16:06:56    107s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[10/10 16:06:56    107s] (I)      init route region map
[10/10 16:06:56    107s] (I)      #blocked regions = 2
[10/10 16:06:56    107s] (I)      #non-blocked regions = 1
[10/10 16:06:56    107s] (I)      init safety region map
[10/10 16:06:56    107s] (I)      #blocked regions = 2
[10/10 16:06:56    107s] (I)      #non-blocked regions = 1
[10/10 16:06:56    107s] (I)      Adjusted 0 GCells for pin access
[10/10 16:06:56    107s] (I)      
[10/10 16:06:56    107s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[10/10 16:06:56    107s] (I)      ============  Phase 1a Route ============
[10/10 16:06:56    107s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[10/10 16:06:56    107s] (I)      Usage: 657 = (295 H, 362 V) = (0.10% H, 0.15% V) = (1.221e+03um H, 1.499e+03um V)
[10/10 16:06:56    107s] (I)      
[10/10 16:06:56    107s] (I)      ============  Phase 1b Route ============
[10/10 16:06:56    107s] (I)      Usage: 657 = (295 H, 362 V) = (0.10% H, 0.15% V) = (1.221e+03um H, 1.499e+03um V)
[10/10 16:06:56    107s] (I)      Overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 2.719980e+03um
[10/10 16:06:56    107s] (I)      
[10/10 16:06:56    107s] (I)      ============  Phase 1c Route ============
[10/10 16:06:56    107s] (I)      Level2 Grid: 50 x 63
[10/10 16:06:56    107s] (I)      Usage: 657 = (295 H, 362 V) = (0.10% H, 0.15% V) = (1.221e+03um H, 1.499e+03um V)
[10/10 16:06:56    107s] (I)      
[10/10 16:06:56    107s] (I)      ============  Phase 1d Route ============
[10/10 16:06:56    107s] (I)      Usage: 657 = (295 H, 362 V) = (0.10% H, 0.15% V) = (1.221e+03um H, 1.499e+03um V)
[10/10 16:06:56    107s] (I)      
[10/10 16:06:56    107s] (I)      ============  Phase 1e Route ============
[10/10 16:06:56    107s] (I)      Usage: 657 = (295 H, 362 V) = (0.10% H, 0.15% V) = (1.221e+03um H, 1.499e+03um V)
[10/10 16:06:56    107s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 2.719980e+03um
[10/10 16:06:56    107s] (I)      #Nets         : 1
[10/10 16:06:56    107s] (I)      #Relaxed nets : 0
[10/10 16:06:56    107s] (I)      Wire length   : 657
[10/10 16:06:56    107s] (I)      
[10/10 16:06:56    107s] (I)      ============  Phase 1l Route ============
[10/10 16:06:56    107s] (I)      total 2D Cap : 1319709 = (691124 H, 628585 V)
[10/10 16:06:56    107s] (I)      total 2D Demand : 1448 = (639 H, 809 V)
[10/10 16:06:56    107s] (I)      init route region map
[10/10 16:06:56    107s] (I)      #blocked regions = 33
[10/10 16:06:56    107s] (I)      #non-blocked regions = 1
[10/10 16:06:56    107s] (I)      init safety region map
[10/10 16:06:56    107s] (I)      #blocked regions = 33
[10/10 16:06:56    107s] (I)      #non-blocked regions = 1
[10/10 16:06:56    107s] (I)      Adjusted 0 GCells for pin access
[10/10 16:06:56    107s] (I)      
[10/10 16:06:56    107s] (I)      ============  Phase 1a Route ============
[10/10 16:06:56    107s] [NR-eGR] Layer group 2: route 1053 net(s) in layer range [1, 5]
[10/10 16:06:56    107s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 80
[10/10 16:06:56    107s] (I)      Usage: 32833 = (16124 H, 16709 V) = (2.33% H, 2.66% V) = (6.675e+04um H, 6.918e+04um V)
[10/10 16:06:56    107s] (I)      
[10/10 16:06:56    107s] (I)      ============  Phase 1b Route ============
[10/10 16:06:56    107s] (I)      Usage: 32833 = (16124 H, 16709 V) = (2.33% H, 2.66% V) = (6.675e+04um H, 6.918e+04um V)
[10/10 16:06:56    107s] (I)      Overflow of layer group 2: 0.21% H + 2.57% V. EstWL: 1.359286e+05um
[10/10 16:06:56    107s] (I)      Congestion metric : 2.47%H 20.96%V, 23.43%HV
[10/10 16:06:56    107s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/10 16:06:56    107s] (I)      
[10/10 16:06:56    107s] (I)      ============  Phase 1c Route ============
[10/10 16:06:56    107s] (I)      Level2 Grid: 50 x 63
[10/10 16:06:56    107s] (I)      Usage: 33132 = (16320 H, 16812 V) = (2.36% H, 2.67% V) = (6.756e+04um H, 6.960e+04um V)
[10/10 16:06:56    107s] (I)      
[10/10 16:06:56    107s] (I)      ============  Phase 1d Route ============
[10/10 16:06:56    107s] (I)      Usage: 33365 = (16365 H, 17000 V) = (2.37% H, 2.70% V) = (6.775e+04um H, 7.038e+04um V)
[10/10 16:06:56    107s] (I)      
[10/10 16:06:56    107s] (I)      ============  Phase 1e Route ============
[10/10 16:06:56    107s] (I)      Usage: 33365 = (16365 H, 17000 V) = (2.37% H, 2.70% V) = (6.775e+04um H, 7.038e+04um V)
[10/10 16:06:56    107s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.381311e+05um
[10/10 16:06:56    107s] (I)      
[10/10 16:06:56    107s] (I)      ============  Phase 1l Route ============
[10/10 16:06:56    107s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/10 16:06:56    107s] (I)      Layer  1:     343852       680        22      306225      394020    (43.73%) 
[10/10 16:06:56    107s] (I)      Layer  2:     386105     12087         0      298152      402696    (42.54%) 
[10/10 16:06:56    107s] (I)      Layer  3:     288252     17379       521      225304      302749    (42.67%) 
[10/10 16:06:56    107s] (I)      Layer  4:     246187      6428        32      232984      291227    (44.44%) 
[10/10 16:06:56    107s] (I)      Layer  5:      57884       765        20       28451       59558    (32.33%) 
[10/10 16:06:56    107s] (I)      Total:       1322280     37339       595     1091115     1450250    (42.93%) 
[10/10 16:06:56    107s] (I)      
[10/10 16:06:56    107s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/10 16:06:56    107s] [NR-eGR]                        OverCon           OverCon           OverCon            
[10/10 16:06:56    107s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[10/10 16:06:56    107s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[10/10 16:06:56    107s] [NR-eGR] --------------------------------------------------------------------------------
[10/10 16:06:56    107s] [NR-eGR]    met1 ( 1)        21( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[10/10 16:06:56    107s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/10 16:06:56    107s] [NR-eGR]    met3 ( 3)       323( 0.72%)        38( 0.09%)         3( 0.01%)   ( 0.82%) 
[10/10 16:06:56    107s] [NR-eGR]    met4 ( 4)        26( 0.06%)         1( 0.00%)         0( 0.00%)   ( 0.06%) 
[10/10 16:06:56    107s] [NR-eGR]    met5 ( 5)        20( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[10/10 16:06:56    107s] [NR-eGR] --------------------------------------------------------------------------------
[10/10 16:06:56    107s] [NR-eGR]        Total       390( 0.17%)        39( 0.02%)         3( 0.00%)   ( 0.19%) 
[10/10 16:06:56    107s] [NR-eGR] 
[10/10 16:06:56    107s] (I)      Finished Global Routing ( CPU: 0.25 sec, Real: 0.28 sec, Curr Mem: 2.81 MB )
[10/10 16:06:56    107s] (I)      Updating congestion map
[10/10 16:06:56    107s] (I)      total 2D Cap : 1333049 = (695429 H, 637620 V)
[10/10 16:06:56    107s] [NR-eGR] Overflow after Early Global Route 0.13% H + 0.00% V
[10/10 16:06:56    107s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.41 sec, Real: 0.54 sec, Curr Mem: 2.81 MB )
[10/10 16:06:56    107s] Early Global Route congestion estimation runtime: 0.55 seconds, mem = 2986.9M
[10/10 16:06:56    107s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.418, REAL:0.550, MEM:2986.9M, EPOCH TIME: 1760126816.565021
[10/10 16:06:56    107s] OPERPROF: Starting HotSpotCal at level 1, MEM:2986.9M, EPOCH TIME: 1760126816.565113
[10/10 16:06:56    107s] [hotspot] +------------+---------------+---------------+
[10/10 16:06:56    107s] [hotspot] |            |   max hotspot | total hotspot |
[10/10 16:06:56    107s] [hotspot] +------------+---------------+---------------+
[10/10 16:06:56    107s] [hotspot] | normalized |          0.26 |          0.26 |
[10/10 16:06:56    107s] [hotspot] +------------+---------------+---------------+
[10/10 16:06:56    107s] [hotspot] max/total 0.26/0.26, big hotspot (>10) total 0.00
[10/10 16:06:56    107s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[10/10 16:06:56    107s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[10/10 16:06:56    107s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[10/10 16:06:56    107s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[10/10 16:06:56    107s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[10/10 16:06:56    107s] [hotspot] |  1  |   299.00   597.08   365.24   663.32 |        0.26   |             NA                |
[10/10 16:06:56    107s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[10/10 16:06:56    107s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.006, MEM:2987.6M, EPOCH TIME: 1760126816.570929
[10/10 16:06:56    107s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2987.6M, EPOCH TIME: 1760126816.571553
[10/10 16:06:56    107s] Starting Early Global Route wiring: mem = 2987.6M
[10/10 16:06:56    107s] (I)      Running track assignment and export wires
[10/10 16:06:56    107s] (I)      Delete wires for 1054 nets 
[10/10 16:06:56    107s] (I)      ============= Track Assignment ============
[10/10 16:06:56    107s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.81 MB )
[10/10 16:06:56    107s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[10/10 16:06:56    107s] (I)      Run Multi-thread track assignment
[10/10 16:06:56    107s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2.81 MB )
[10/10 16:06:56    107s] (I)      Started Export ( Curr Mem: 2.81 MB )
[10/10 16:06:56    107s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[10/10 16:06:56    107s] [NR-eGR] Total eGR-routed clock nets wire length: 2805um, number of vias: 269
[10/10 16:06:56    107s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:06:56    107s] [NR-eGR]               Length (um)  Vias 
[10/10 16:06:56    107s] [NR-eGR] --------------------------------
[10/10 16:06:56    107s] [NR-eGR]  met1  (1H)          4312  3106 
[10/10 16:06:56    107s] [NR-eGR]  met2  (2V)         48269  2194 
[10/10 16:06:56    107s] [NR-eGR]  met3  (3H)         60998   540 
[10/10 16:06:56    107s] [NR-eGR]  met4  (4V)         22903   265 
[10/10 16:06:56    107s] [NR-eGR]  met5  (5H)          3064     0 
[10/10 16:06:56    107s] [NR-eGR] --------------------------------
[10/10 16:06:56    107s] [NR-eGR]        Total       139547  6105 
[10/10 16:06:56    107s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:06:56    107s] [NR-eGR] Total half perimeter of net bounding box: 99475um
[10/10 16:06:56    107s] [NR-eGR] Total length: 139547um, number of vias: 6105
[10/10 16:06:56    107s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:06:56    107s] (I)      == Layer wire length by net rule ==
[10/10 16:06:56    107s] (I)                     Default 
[10/10 16:06:56    107s] (I)      -----------------------
[10/10 16:06:56    107s] (I)       met1  (1H)     4312um 
[10/10 16:06:56    107s] (I)       met2  (2V)    48269um 
[10/10 16:06:56    107s] (I)       met3  (3H)    60998um 
[10/10 16:06:56    107s] (I)       met4  (4V)    22903um 
[10/10 16:06:56    107s] (I)       met5  (5H)     3064um 
[10/10 16:06:56    107s] (I)      -----------------------
[10/10 16:06:56    107s] (I)             Total  139547um 
[10/10 16:06:56    107s] (I)      == Layer via count by net rule ==
[10/10 16:06:56    107s] (I)                    Default 
[10/10 16:06:56    107s] (I)      ----------------------
[10/10 16:06:56    107s] (I)       met1  (1H)      3106 
[10/10 16:06:56    107s] (I)       met2  (2V)      2194 
[10/10 16:06:56    107s] (I)       met3  (3H)       540 
[10/10 16:06:56    107s] (I)       met4  (4V)       265 
[10/10 16:06:56    107s] (I)       met5  (5H)         0 
[10/10 16:06:56    107s] (I)      ----------------------
[10/10 16:06:56    107s] (I)             Total     6105 
[10/10 16:06:56    108s] (I)      Finished Export ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2.72 MB )
[10/10 16:06:56    108s] eee: RC Grid memory freed = 51480 (26 X 33 X 5 X 12b)
[10/10 16:06:56    108s] (I)      Global routing data unavailable, rerun eGR
[10/10 16:06:56    108s] (I)      Initializing eGR engine (regular)
[10/10 16:06:56    108s] Set min layer with design mode ( 1 )
[10/10 16:06:56    108s] Set max layer with design mode ( 5 )
[10/10 16:06:56    108s] (I)      clean place blk overflow:
[10/10 16:06:56    108s] (I)      H : enabled 1.00 0
[10/10 16:06:56    108s] (I)      V : enabled 1.00 0
[10/10 16:06:56    108s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.157, REAL:0.161, MEM:2924.3M, EPOCH TIME: 1760126816.732238
[10/10 16:06:56    108s] Early Global Route wiring runtime: 0.16 seconds, mem = 2924.3M
[10/10 16:06:56    108s] OPERPROF: Starting HotSpotCal at level 1, MEM:2924.3M, EPOCH TIME: 1760126816.732560
[10/10 16:06:56    108s] [hotspot] +------------+---------------+---------------+
[10/10 16:06:56    108s] [hotspot] |            |   max hotspot | total hotspot |
[10/10 16:06:56    108s] [hotspot] +------------+---------------+---------------+
[10/10 16:06:56    108s] [hotspot] max/total 0.26/0.26, big hotspot (>10) total 0.00
[10/10 16:06:56    108s] [hotspot] | normalized |          0.26 |          0.26 |
[10/10 16:06:56    108s] [hotspot] +------------+---------------+---------------+
[10/10 16:06:56    108s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[10/10 16:06:56    108s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[10/10 16:06:56    108s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[10/10 16:06:56    108s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[10/10 16:06:56    108s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[10/10 16:06:56    108s] [hotspot] |  1  |   299.00   597.08   365.24   663.32 |        0.26   |             NA                |
[10/10 16:06:56    108s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[10/10 16:06:56    108s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.005, MEM:2924.3M, EPOCH TIME: 1760126816.737903
[10/10 16:06:56    108s] OPERPROF: Starting HotSpotCal at level 1, MEM:2924.3M, EPOCH TIME: 1760126816.737983
[10/10 16:06:56    108s] [hotspot] Hotspot report including placement blocked areas
[10/10 16:06:56    108s] [hotspot] +------------+---------------+---------------+
[10/10 16:06:56    108s] [hotspot] |            |   max hotspot | total hotspot |
[10/10 16:06:56    108s] [hotspot] +------------+---------------+---------------+
[10/10 16:06:56    108s] [hotspot] max/total 0.26/0.26, big hotspot (>10) total 0.00
[10/10 16:06:56    108s] [hotspot] | normalized |          0.26 |          0.26 |
[10/10 16:06:56    108s] [hotspot] +------------+---------------+---------------+
[10/10 16:06:56    108s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[10/10 16:06:56    108s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[10/10 16:06:56    108s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[10/10 16:06:56    108s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[10/10 16:06:56    108s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[10/10 16:06:56    108s] [hotspot] |  1  |   299.00   597.08   365.24   663.32 |        0.26   |             NA                |
[10/10 16:06:56    108s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[10/10 16:06:56    108s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.005, MEM:2924.3M, EPOCH TIME: 1760126816.742726
[10/10 16:06:56    108s] 0 delay mode for cte disabled.
[10/10 16:06:56    108s] SKP cleared!
[10/10 16:06:56    108s] 
[10/10 16:06:56    108s] *** Finished incrementalPlace (cpu=0:00:08.8, real=0:00:09.0)***
[10/10 16:06:56    108s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:2923.7M, EPOCH TIME: 1760126816.773997
[10/10 16:06:56    108s] Deleting eGR PG blockage cache
[10/10 16:06:56    108s] Disable eGR PG blockage caching
[10/10 16:06:56    108s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:2923.7M, EPOCH TIME: 1760126816.774167
[10/10 16:06:56    108s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2923.7M, EPOCH TIME: 1760126816.782994
[10/10 16:06:56    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:56    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:56    108s] Cell top_lvl LLGs are deleted
[10/10 16:06:56    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:56    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:56    108s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2913.9M, EPOCH TIME: 1760126816.784204
[10/10 16:06:56    108s] Memory usage before memory release/compaction is 2913.9
[10/10 16:06:56    108s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:06:56    108s] Memory usage at end of DPlace-Cleanup is 2913.9M.
[10/10 16:06:56    108s] Start to check current routing status for nets...
[10/10 16:06:56    108s] All nets are already routed correctly.
[10/10 16:06:56    108s] End to check current routing status for nets (mem=2913.9M)
[10/10 16:06:56    108s] Extraction called for design 'top_lvl' of instances=922 and nets=1406 using extraction engine 'pre_route' .
[10/10 16:06:56    108s] pre_route RC Extraction called for design top_lvl.
[10/10 16:06:56    108s] RC Extraction called in multi-corner(1) mode.
[10/10 16:06:56    108s] RCMode: PreRoute[10/10 16:06:56    108s] eee: escapedRCCornerName (Nominal_25C)

[10/10 16:06:56    108s]       RC Corner Indexes            0   
[10/10 16:06:56    108s] Capacitance Scaling Factor   : 1.00000 
[10/10 16:06:56    108s] Resistance Scaling Factor    : 1.00000 
[10/10 16:06:56    108s] Clock Cap. Scaling Factor    : 1.00000 
[10/10 16:06:56    108s] Clock Res. Scaling Factor    : 1.00000 
[10/10 16:06:56    108s] Shrink Factor                : 1.00000
[10/10 16:06:56    108s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/10 16:06:56    108s] Using Quantus QRC technology file ...
[10/10 16:06:56    108s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[10/10 16:06:56    108s] eee: pegSigSF=1.070000
[10/10 16:06:56    108s] Updating RC Grid density data for preRoute extraction ...
[10/10 16:06:56    108s] Initializing multi-corner resistance tables ...
[10/10 16:06:56    108s] eee: Grid unit RC data computation started
[10/10 16:06:56    108s] eee: Grid unit RC data computation completed
[10/10 16:06:56    108s] eee: l=1 avDens=0.108841 usedTrk=3990.164546 availTrk=36660.637345 sigTrk=3990.164546
[10/10 16:06:56    108s] eee: l=2 avDens=0.066551 usedTrk=1179.640194 availTrk=17725.420241 sigTrk=1179.640194
[10/10 16:06:56    108s] eee: l=3 avDens=0.157263 usedTrk=1497.414321 availTrk=9521.750127 sigTrk=1497.414321
[10/10 16:06:56    108s] eee: l=4 avDens=0.047083 usedTrk=1368.769976 availTrk=29071.225188 sigTrk=1368.769976
[10/10 16:06:56    108s] eee: l=5 avDens=0.166287 usedTrk=1504.765363 availTrk=9049.180328 sigTrk=1504.765363
[10/10 16:06:56    108s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:06:56    108s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[10/10 16:06:56    108s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.297693 uaWl=1.000000 uaWlH=0.178800 aWlH=0.000000 lMod=0 pMax=0.850200 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[10/10 16:06:56    108s] eee: NetCapCache creation started. (Current Mem: 2914.109M) 
[10/10 16:06:56    108s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2914.246M) 
[10/10 16:06:56    108s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[10/10 16:06:56    108s] eee: Metal Layers Info:
[10/10 16:06:56    108s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:06:56    108s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[10/10 16:06:56    108s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:06:56    108s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[10/10 16:06:56    108s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[10/10 16:06:56    108s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[10/10 16:06:56    108s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[10/10 16:06:56    108s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[10/10 16:06:56    108s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:06:56    108s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[10/10 16:06:56    108s] eee: +-----------------------NDR Info-----------------------+
[10/10 16:06:56    108s] eee: NDR Count = 0, Fake NDR = 0
[10/10 16:06:56    108s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2914.246M)
[10/10 16:06:56    108s] **opt_design ... cpu = 0:00:23, real = 0:00:59, mem = 2914.1M, totSessionCpu=0:01:49 **
[10/10 16:06:56    108s] Starting delay calculation for Setup views
[10/10 16:06:56    108s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/10 16:06:56    108s] #################################################################################
[10/10 16:06:56    108s] # Design Stage: PreRoute
[10/10 16:06:56    108s] # Design Name: top_lvl
[10/10 16:06:56    108s] # Design Mode: 130nm
[10/10 16:06:56    108s] # Analysis Mode: MMMC OCV 
[10/10 16:06:56    108s] # Parasitics Mode: No SPEF/RCDB 
[10/10 16:06:56    108s] # Signoff Settings: SI Off 
[10/10 16:06:56    108s] #################################################################################
[10/10 16:06:57    108s] Calculate early delays in OCV mode...
[10/10 16:06:57    108s] Calculate late delays in OCV mode...
[10/10 16:06:57    108s] Topological Sorting (REAL = 0:00:00.0, MEM = 2958.0M, InitMEM = 2957.9M)
[10/10 16:06:57    108s] Start delay calculation (fullDC) (1 T). (MEM=2958.02)
[10/10 16:06:57    108s] End AAE Lib Interpolated Model. (MEM=2966.191406 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:06:57    108s] Total number of fetched objects 1356
[10/10 16:06:57    108s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/10 16:06:57    108s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:06:57    108s] End delay calculation. (MEM=2973.45 CPU=0:00:00.3 REAL=0:00:00.0)
[10/10 16:06:57    108s] End delay calculation (fullDC). (MEM=2973.45 CPU=0:00:00.4 REAL=0:00:00.0)
[10/10 16:06:57    108s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 2973.4M) ***
[10/10 16:06:57    108s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:50 mem=2973.4M)
[10/10 16:06:57    108s] Begin: Collecting metrics
[10/10 16:06:57    108s]  
[10/10 16:06:58      0s] 
[10/10 16:06:58      0s] =============================================================================================
[10/10 16:06:58      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[10/10 16:06:58      0s]                                                                                 25.11-s102_1
[10/10 16:06:58      0s] =============================================================================================
[10/10 16:06:58      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:06:58      0s] ---------------------------------------------------------------------------------------------
[10/10 16:06:58      0s] [ MISC                   ]          0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[10/10 16:06:58      0s] ---------------------------------------------------------------------------------------------
[10/10 16:06:58      0s]  QThreadWorker #1 TOTAL             0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[10/10 16:06:58      0s] ---------------------------------------------------------------------------------------------

 

 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |           |   -0.599 |           |       -9 |        2.20 |      |       | 0:00:02  |        2944 |   67 |  92 |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2949 |      |     |
| drv_fixing              |           |          |           |          |             |      |       | 0:00:01  |        2949 |      |     |
| drv_fixing_2            |     0.000 |   -0.240 |         0 |       -3 |        2.57 |      |       | 0:00:02  |        2966 |   36 |   0 |
| global_opt              |           |   -0.046 |           |       -0 |        2.58 |      |       | 0:00:02  |        2963 |      |     |
| area_reclaiming         |     0.000 |   -0.022 |         0 |       -0 |        2.47 |      |       | 0:00:05  |        2966 |      |     |
| incremental_replacement |    -0.087 |   -0.087 |           |       -0 |             | 0.26 |  0.26 | 0:00:11  |        2973 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[10/10 16:06:58    109s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3028.7M, current mem=2964.2M)

[10/10 16:06:58    109s] End: Collecting metrics
[10/10 16:06:58    109s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:10.0/0:00:11.4 (0.9), totSession cpu/real = 0:01:50.2/0:02:32.5 (0.7), mem = 2964.2M
[10/10 16:06:58    109s] 
[10/10 16:06:58    109s] =============================================================================================
[10/10 16:06:58    109s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         25.11-s102_1
[10/10 16:06:58    109s] =============================================================================================
[10/10 16:06:58    109s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:06:58    109s] ---------------------------------------------------------------------------------------------
[10/10 16:06:58    109s] [ MetricReport           ]      1   0:00:01.1  (  10.1 % )     0:00:01.1 /  0:00:00.3    0.3
[10/10 16:06:58    109s] [ RefinePlace            ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:06:58    109s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:06:58    109s] [ DPLegalizeMH           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:58    109s] [ IncrementalPlace       ]      1   0:00:07.4  (  65.2 % )     0:00:09.2 /  0:00:08.8    0.9
[10/10 16:06:58    109s] [ EarlyGlobalRoute       ]      4   0:00:01.5  (  13.1 % )     0:00:01.5 /  0:00:01.1    0.8
[10/10 16:06:58    109s] [ ExtractRC              ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[10/10 16:06:58    109s] [ UpdateTimingGraph      ]      1   0:00:00.2  (   1.7 % )     0:00:00.7 /  0:00:00.7    1.0
[10/10 16:06:58    109s] [ FullDelayCalc          ]      1   0:00:00.5  (   4.1 % )     0:00:00.5 /  0:00:00.5    1.0
[10/10 16:06:58    109s] [ TimingUpdate           ]      3   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    0.9
[10/10 16:06:58    109s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:06:58    109s] [ MISC                   ]          0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.1    0.9
[10/10 16:06:58    109s] ---------------------------------------------------------------------------------------------
[10/10 16:06:58    109s]  IncrReplace #1 TOTAL               0:00:11.4  ( 100.0 % )     0:00:11.4 /  0:00:10.0    0.9
[10/10 16:06:58    109s] ---------------------------------------------------------------------------------------------
[10/10 16:06:58    109s] Deleting Lib Analyzer.
[10/10 16:06:58    109s] Begin: GigaOpt DRV Optimization
[10/10 16:06:58    109s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[10/10 16:06:58    109s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[10/10 16:06:58    109s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[10/10 16:06:58    109s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[10/10 16:06:58    109s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:50.3/0:02:32.6 (0.7), mem = 2964.9M
[10/10 16:06:58    109s] Info: 1 clock net  excluded from IPO operation.
[10/10 16:06:58    109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.Ih7Mf014Zp.6
[10/10 16:06:58    109s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/10 16:06:58    109s] 
[10/10 16:06:58    109s] Creating Lib Analyzer ...
[10/10 16:06:58    109s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/10 16:06:58    109s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/10 16:06:58    109s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/10 16:06:58    109s] 
[10/10 16:06:58    109s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:06:59    109s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:51 mem=2965.0M
[10/10 16:06:59    109s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:51 mem=2965.0M
[10/10 16:06:59    109s] Creating Lib Analyzer, finished. 
[10/10 16:06:59    109s] 
[10/10 16:06:59    109s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/10 16:06:59    109s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[10/10 16:06:59    109s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:51 mem=2965.0M
[10/10 16:06:59    109s] Memory usage before memory release/compaction is 2965.0
[10/10 16:06:59    109s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:06:59    109s] Memory usage at beginning of DPlace-Init is 2964.9M.
[10/10 16:06:59    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:2964.9M, EPOCH TIME: 1760126819.251139
[10/10 16:06:59    109s] Processing tracks to init pin-track alignment.
[10/10 16:06:59    109s] z: 2, totalTracks: 1
[10/10 16:06:59    109s] z: 4, totalTracks: 1
[10/10 16:06:59    109s] #spOpts: N=130 minPadR=1.1 genus hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:06:59    109s] Cell top_lvl LLGs are deleted
[10/10 16:06:59    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:59    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:59    109s] # Building top_lvl llgBox search-tree.
[10/10 16:06:59    109s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2964.9M, EPOCH TIME: 1760126819.280628
[10/10 16:06:59    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:59    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:06:59    109s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2964.9M, EPOCH TIME: 1760126819.280918
[10/10 16:06:59    109s] Max number of tech site patterns supported in site array is 256.
[10/10 16:06:59    109s] Core basic site is CoreSite
[10/10 16:06:59    109s] After signature check, allow fast init is true, keep pre-filter is true.
[10/10 16:06:59    109s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/10 16:06:59    109s] Fast DP-INIT is on for default
[10/10 16:06:59    109s] Keep-away cache is enable on metals: 1-5
[10/10 16:06:59    109s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/10 16:06:59    109s] Atter site array init, number of instance map data is 0.
[10/10 16:06:59    109s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.013, REAL:0.014, MEM:2964.9M, EPOCH TIME: 1760126819.295014
[10/10 16:06:59    109s] 
[10/10 16:06:59    109s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:06:59    109s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:06:59    109s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.019, REAL:0.020, MEM:2964.9M, EPOCH TIME: 1760126819.300352
[10/10 16:06:59    109s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2964.9M, EPOCH TIME: 1760126819.300438
[10/10 16:06:59    109s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2964.9M, EPOCH TIME: 1760126819.300565
[10/10 16:06:59    109s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2964.9MB).
[10/10 16:06:59    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.047, REAL:0.053, MEM:2964.9M, EPOCH TIME: 1760126819.304017
[10/10 16:06:59    109s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[10/10 16:06:59    109s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:51 mem=2964.9M
[10/10 16:06:59    109s] [oiPhyDebug] optDemand 585326153600.00, spDemand 15482772000.00.
[10/10 16:06:59    109s] [LDM::Info] TotalInstCnt at InitDesignMc1: 922
[10/10 16:06:59    109s] ### Creating RouteCongInterface, started
[10/10 16:06:59    109s] Cong infra grid 0 0.0000 1.0000 1 0
[10/10 16:06:59    109s] 
[10/10 16:06:59    109s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[10/10 16:06:59    109s] 
[10/10 16:06:59    109s] #optDebug: {0, 1.000}
[10/10 16:06:59    109s] ### Creating RouteCongInterface, finished
[10/10 16:06:59    109s] {MG pre T:0 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:06:59    109s] {MG pre T:1 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:06:59    109s] {MG pre T:0 H:1 G:0  {4 0 215.1 0.637634} }
[10/10 16:06:59    109s] {MG pre T:0 H:0 G:1  {4 0 23.9 0.637634} }
[10/10 16:06:59    109s] {MG post T:0 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:06:59    109s] {MG post T:1 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:06:59    109s] {MG post T:0 H:1 G:0  {4 0 215.1 0.637634} }
[10/10 16:06:59    109s] {MG post T:0 H:0 G:1  {4 0 23.9 0.637634} }
[10/10 16:06:59    109s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:06:59    109s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:06:59    109s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:06:59    110s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:06:59    110s] AoF 3029.5830um
[10/10 16:06:59    110s] [GPS-DRV] Optimizer inputs ============================= 
[10/10 16:06:59    110s] [GPS-DRV] drvFixingStage: Small Scale
[10/10 16:06:59    110s] [GPS-DRV] costLowerBound: 0.1
[10/10 16:06:59    110s] [GPS-DRV] setupTNSCost  : 3
[10/10 16:06:59    110s] [GPS-DRV] maxIter       : 3
[10/10 16:06:59    110s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[10/10 16:06:59    110s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[10/10 16:06:59    110s] [GPS-DRV] Optimizer parameters ============================= 
[10/10 16:06:59    110s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[10/10 16:06:59    110s] [GPS-DRV] maxDensity (design): 0.95
[10/10 16:06:59    110s] [GPS-DRV] maxLocalDensity: 1.2
[10/10 16:06:59    110s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[10/10 16:06:59    110s] [GPS-DRV] Dflt RT Characteristic Length 1600.39um AoF 3029.58um x 1
[10/10 16:06:59    110s] [GPS-DRV] isCPECostingOn: false
[10/10 16:06:59    110s] [GPS-DRV] all active and enabled setup drv original views
[10/10 16:06:59    110s] [GPS-DRV]     tt_v1.8_25C_Nominal_25_func
[10/10 16:06:59    110s] [GPS-DRV] All active and enabled setup views
[10/10 16:06:59    110s] [GPS-DRV]     tt_v1.8_25C_Nominal_25_func
[10/10 16:06:59    110s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxTranMarginIPO: 0.2
[10/10 16:06:59    110s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxCapMarginIPO: 0.2
[10/10 16:06:59    110s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[10/10 16:06:59    110s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[10/10 16:06:59    110s] [GPS-DRV] timing-driven DRV settings {1 1 1 0 1 0}
[10/10 16:06:59    110s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:3)
[10/10 16:06:59    110s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 1.11839e-10; DynamicP: 5.7132e+06)DBU
[10/10 16:06:59    110s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/10 16:06:59    110s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/10 16:06:59    110s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/10 16:06:59    110s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/10 16:06:59    110s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/10 16:06:59    110s] Info: violation cost 115.683151 (cap = 2.726357, tran = 112.956787, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:06:59    110s] |    46|    57|    -0.44|    10|    10|    -0.10|     0|     0|     0|     0|    -0.09|    -0.39|       0|       0|       0|  2.47%|          |         |
[10/10 16:06:59    110s] Info: violation cost 12.315626 (cap = 0.000000, tran = 12.315626, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:06:59    110s] |    33|    33|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -0.39|      42|       4|      33|  2.55%| 0:00:00.0|  2984.8M|
[10/10 16:07:00    110s] Info: violation cost 0.850000 (cap = 0.000000, tran = 0.850000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:07:00    110s] |     9|     9|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -0.39|       7|       0|      29|  2.65%| 0:00:01.0|  2989.5M|
[10/10 16:07:00    110s] Info: violation cost 0.075000 (cap = 0.000000, tran = 0.075000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:07:00    110s] |     3|     3|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -0.39|       2|       0|       4|  2.68%| 0:00:00.0|  2989.5M|
[10/10 16:07:00    110s] 
[10/10 16:07:00    110s] ###############################################################################
[10/10 16:07:00    110s] #
[10/10 16:07:00    110s] #  Large fanout net report:  
[10/10 16:07:00    110s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[10/10 16:07:00    110s] #     - current density: 2.68
[10/10 16:07:00    110s] #
[10/10 16:07:00    110s] #  List of high fanout nets:
[10/10 16:07:00    110s] #
[10/10 16:07:00    110s] ###############################################################################
[10/10 16:07:00    110s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/10 16:07:00    110s] Finished writing unified metrics of routing constraints.
[10/10 16:07:00    110s] Bottom Preferred Layer:
[10/10 16:07:00    110s] +-------------+------------+----------+
[10/10 16:07:00    110s] |    Layer    |   CCOpt    |   Rule   |
[10/10 16:07:00    110s] +-------------+------------+----------+
[10/10 16:07:00    110s] | met3 (z=3)  |          1 | default  |
[10/10 16:07:00    110s] +-------------+------------+----------+
[10/10 16:07:00    110s] Via Pillar Rule:
[10/10 16:07:00    110s]     None
[10/10 16:07:00    110s] 
[10/10 16:07:00    110s] 
[10/10 16:07:00    110s] =======================================================================
[10/10 16:07:00    110s]                 Reasons for remaining drv violations
[10/10 16:07:00    110s] =======================================================================
[10/10 16:07:00    110s] *info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
[10/10 16:07:00    110s] 
[10/10 16:07:00    110s] MultiBuffering failure reasons
[10/10 16:07:00    110s] ------------------------------------------------
[10/10 16:07:00    110s] *info:     3 net(s): Could not be fixed because the gain is not enough.
[10/10 16:07:00    110s] 
[10/10 16:07:00    110s] SingleBuffering failure reasons
[10/10 16:07:00    110s] ------------------------------------------------
[10/10 16:07:00    110s] *info:     3 net(s): Could not be fixed because of the buffering solution introduces DRV degradation.
[10/10 16:07:00    110s] 
[10/10 16:07:00    110s] Resizing failure reasons
[10/10 16:07:00    110s] ------------------------------------------------
[10/10 16:07:00    110s] *info:     3 net(s): Could not be fixed because no move is found.
[10/10 16:07:00    110s] 
[10/10 16:07:00    110s] 
[10/10 16:07:00    110s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2989.5M) ***
[10/10 16:07:00    110s] 
[10/10 16:07:00    110s] Total-nets :: 1109, Stn-nets :: 18, ratio :: 1.62308 %, Total-len 139557, Stn-len 117.108
[10/10 16:07:00    110s] CSM is empty.
[10/10 16:07:00    110s] CSM is empty.
[10/10 16:07:00    110s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 977
[10/10 16:07:00    110s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2989.6M, EPOCH TIME: 1760126820.365256
[10/10 16:07:00    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1581).
[10/10 16:07:00    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:00    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:00    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:00    110s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.006, REAL:0.006, MEM:2967.8M, EPOCH TIME: 1760126820.371267
[10/10 16:07:00    110s] Memory usage before memory release/compaction is 2967.8
[10/10 16:07:00    110s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:07:00    110s] Memory usage at end of DPlace-Cleanup is 2967.8M.
[10/10 16:07:00    110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.Ih7Mf014Zp.6
[10/10 16:07:00    110s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:51.9/0:02:34.2 (0.7), mem = 2967.8M
[10/10 16:07:00    110s] 
[10/10 16:07:00    110s] =============================================================================================
[10/10 16:07:00    110s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              25.11-s102_1
[10/10 16:07:00    110s] =============================================================================================
[10/10 16:07:00    110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:07:00    110s] ---------------------------------------------------------------------------------------------
[10/10 16:07:00    110s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:00    110s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  14.4 % )     0:00:00.2 /  0:00:00.2    0.9
[10/10 16:07:00    110s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.1
[10/10 16:07:00    110s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[10/10 16:07:00    110s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:00    110s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.4
[10/10 16:07:00    110s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:00    110s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:00.7    1.0
[10/10 16:07:00    110s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.0
[10/10 16:07:00    110s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:00    110s] [ OptEval                ]      4   0:00:00.5  (  33.7 % )     0:00:00.5 /  0:00:00.5    1.0
[10/10 16:07:00    110s] [ OptCommit              ]      4   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.5
[10/10 16:07:00    110s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[10/10 16:07:00    110s] [ IncrDelayCalc          ]     20   0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.1    1.1
[10/10 16:07:00    110s] [ DrvFindVioNets         ]      4   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.8
[10/10 16:07:00    110s] [ DrvComputeSummary      ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:00    110s] [ DetailPlaceInit        ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.0    0.8
[10/10 16:07:00    110s] [ TimingUpdate           ]      3   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:07:00    110s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:07:00    110s] [ MISC                   ]          0:00:00.4  (  27.6 % )     0:00:00.4 /  0:00:00.5    1.0
[10/10 16:07:00    110s] ---------------------------------------------------------------------------------------------
[10/10 16:07:00    110s]  DrvOpt #3 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[10/10 16:07:00    110s] ---------------------------------------------------------------------------------------------
[10/10 16:07:00    110s] End: GigaOpt DRV Optimization
[10/10 16:07:00    110s] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/10 16:07:00    110s] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/10 16:07:00    110s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2967.8M, EPOCH TIME: 1760126820.438779
[10/10 16:07:00    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:00    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:00    110s] 
[10/10 16:07:00    110s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:07:00    110s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:07:00    110s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.011, MEM:2967.8M, EPOCH TIME: 1760126820.449885
[10/10 16:07:00    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:404).
[10/10 16:07:00    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:00    110s] 
[10/10 16:07:00    110s] OptSummary:
[10/10 16:07:00    110s] 
[10/10 16:07:00    110s] ------------------------------------------------------------------
[10/10 16:07:00    110s]      Summary (cpu=0.03min real=0.03min mem=2967.8M)
[10/10 16:07:00    110s] ------------------------------------------------------------------
[10/10 16:07:00    110s] 
[10/10 16:07:00    110s] Setup views included:
[10/10 16:07:00    110s]  tt_v1.8_25C_Nominal_25_func 
[10/10 16:07:00    110s] 
[10/10 16:07:00    110s] +--------------------+---------+---------+---------+
[10/10 16:07:00    110s] |     Setup mode     |   all   | reg2reg | default |
[10/10 16:07:00    110s] +-------[10/10 16:07:00    110s] 
[10/10 16:07:00    110s] Begin: Collecting metrics
-------------+---------+---------+---------+
[10/10 16:07:00    110s] |           WNS (ns):| -0.087  | -0.087  |  0.004  |
[10/10 16:07:00    110s] |           TNS (ns):| -0.392  | -0.392  |  0.000  |
[10/10 16:07:00    110s] |    Violating Paths:|   14    |   14    |    0    |
[10/10 16:07:00    110s] |          All Paths:|   120   |   117   |   103   |
[10/10 16:07:00    110s] +--------------------+---------+---------+---------+
[10/10 16:07:00    110s] 
[10/10 16:07:00    110s] +----------------+-------------------------------+------------------+
[10/10 16:07:00    110s] |                |              Real             |       Total      |
[10/10 16:07:00    110s] |    DRVs        +------------------+------------+------------------|
[10/10 16:07:00    110s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/10 16:07:00    110s] +----------------+------------------+------------+------------------+
[10/10 16:07:00    110s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/10 16:07:00    110s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/10 16:07:00    110s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/10 16:07:00    110s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/10 16:07:00    110s] +----------------+------------------+------------+------------------+
[10/10 16:07:00    110s] 
[10/10 16:07:00    110s] Density: 2.674%
[10/10 16:07:00    110s] Routing Overflow: 0.13% H and 0.00% V
[10/10 16:07:00    110s] ------------------------------------------------------------------
[10/10 16:07:00    110s] **opt_design ... cpu = 0:00:26, real = 0:01:03, mem = 2967.8M, totSessionCpu=0:01:52 **
[10/10 16:07:00    111s] 
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |           |   -0.599 |           |       -9 |        2.20 |      |       | 0:00:02  |        2944 |   67 |  92 |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2949 |      |     |
| drv_fixing              |           |          |           |          |             |      |       | 0:00:01  |        2949 |      |     |
| drv_fixing_2            |     0.000 |   -0.240 |         0 |       -3 |        2.57 |      |       | 0:00:02  |        2966 |   36 |   0 |
| global_opt              |           |   -0.046 |           |       -0 |        2.58 |      |       | 0:00:02  |        2963 |      |     |
| area_reclaiming         |     0.000 |   -0.022 |         0 |       -0 |        2.47 |      |       | 0:00:05  |        2966 |      |     |
| incremental_replacement |    -0.087 |   -0.087 |           |       -0 |             | 0.26 |  0.26 | 0:00:11  |        2973 |      |     |
| drv_fixing_3            |    -0.087 |   -0.087 |        -0 |       -0 |        2.67 |      |       | 0:00:02  |        2968 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[10/10 16:07:00    111s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2967.8M, current mem=2967.8M)

[10/10 16:07:00    111s] End: Collecting metrics
[10/10 16:07:00    111s] *** Timing NOT met, worst failing slack is -0.087
[10/10 16:07:00    111s] *** Check timing (0:00:00.0)
[10/10 16:07:00    111s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/10 16:07:00    111s] Deleting Lib Analyzer.
[10/10 16:07:00    111s] Begin: GigaOpt Optimization in TNS mode
[10/10 16:07:00    111s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[10/10 16:07:00    111s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[10/10 16:07:00    111s] Info: 1 clock net  excluded from IPO operation.
[10/10 16:07:00    111s] *** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:52.4/0:02:34.7 (0.7), mem = 2971.1M
[10/10 16:07:00    111s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.Ih7Mf014Zp.7
[10/10 16:07:00    111s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/10 16:07:00    111s] 
[10/10 16:07:00    111s] Creating Lib Analyzer ...
[10/10 16:07:00    111s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/10 16:07:00    111s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/10 16:07:00    111s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/10 16:07:00    111s] 
[10/10 16:07:00    111s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:07:01    111s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:53 mem=2971.2M
[10/10 16:07:01    111s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:53 mem=2971.2M
[10/10 16:07:01    111s] Creating Lib Analyzer, finished. 
[10/10 16:07:01    111s] 
[10/10 16:07:01    111s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/10 16:07:01    111s] [LDM::Info] maxLocalDensity 0.95, TinyGridDensity 1000.00 
[10/10 16:07:01    111s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:53 mem=2971.2M
[10/10 16:07:01    111s] Memory usage before memory release/compaction is 2971.2
[10/10 16:07:01    111s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:07:01    111s] Memory usage at beginning of DPlace-Init is 2963.8M.
[10/10 16:07:01    111s] OPERPROF: Starting DPlace-Init at level 1, MEM:2963.8M, EPOCH TIME: 1760126821.374572
[10/10 16:07:01    111s] Processing tracks to init pin-track alignment.
[10/10 16:07:01    111s] z: 2, totalTracks: 1
[10/10 16:07:01    111s] z: 4, totalTracks: 1
[10/10 16:07:01    111s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:07:01    111s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2963.8M, EPOCH TIME: 1760126821.401722
[10/10 16:07:01    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:01    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:01    111s] 
[10/10 16:07:01    111s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:07:01    111s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:07:01    111s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.011, MEM:2963.8M, EPOCH TIME: 1760126821.412386
[10/10 16:07:01    111s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2963.8M, EPOCH TIME: 1760126821.412509
[10/10 16:07:01    111s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2963.8M, EPOCH TIME: 1760126821.412638
[10/10 16:07:01    111s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2963.8MB).
[10/10 16:07:01    111s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.039, MEM:2963.8M, EPOCH TIME: 1760126821.413319
[10/10 16:07:01    111s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[10/10 16:07:01    111s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:53 mem=2963.8M
[10/10 16:07:01    111s] [oiPhyDebug] optDemand 586651616000.00, spDemand 16808234400.00.
[10/10 16:07:01    111s] [LDM::Info] TotalInstCnt at InitDesignMc1: 977
[10/10 16:07:01    111s] ### Creating RouteCongInterface, started
[10/10 16:07:01    111s] Cong infra grid 0 0.0000 1.0000 1 0
[10/10 16:07:01    111s] 
[10/10 16:07:01    111s] #optDebug:  {2, 0.505, 0.9500} {3, 0.505, 0.9500} {4, 0.043, 0.9500} {5, 0.043, 0.9500} 
[10/10 16:07:01    111s] 
[10/10 16:07:01    111s] #optDebug: {0, 1.000}
[10/10 16:07:01    111s] ### Creating RouteCongInterface, finished
[10/10 16:07:01    111s] {MG pre T:0 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:07:01    111s] {MG pre T:1 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:07:01    111s] {MG pre T:0 H:1 G:0  {4 0 215.1 0.637634} }
[10/10 16:07:01    111s] {MG pre T:0 H:0 G:1  {4 0 23.9 0.637634} }
[10/10 16:07:01    111s] {MG post T:0 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:07:01    111s] {MG post T:1 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:07:01    111s] {MG post T:0 H:1 G:0  {4 0 215.1 0.637634} }
[10/10 16:07:01    111s] {MG post T:0 H:0 G:1  {4 0 23.9 0.637634} }
[10/10 16:07:01    111s] *info: 1 clock net excluded
[10/10 16:07:01    111s] *info: 48 no-driver nets excluded.
[10/10 16:07:01    112s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.Ih7Mf014Zp.1
[10/10 16:07:01    112s] PathGroup :  reg2reg  TargetSlack : 0 
[10/10 16:07:01    112s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[10/10 16:07:01    112s] ** GigaOpt Optimizer WNS Slack -0.087 TNS Slack -0.392 Density 2.68
[10/10 16:07:01    112s] Optimizer TNS Opt
[10/10 16:07:01    112s] OptDebug: Start of Optimizer TNS Pass:
[10/10 16:07:01    112s] +----------+------+------+
[10/10 16:07:01    112s] |Path Group|   WNS|   TNS|
[10/10 16:07:01    112s] +----------+------+------+
[10/10 16:07:01    112s] |default   | 0.004| 0.000|
[10/10 16:07:01    112s] |reg2reg   |-0.087|-0.392|
[10/10 16:07:01    112s] |HEPG      |-0.087|-0.392|
[10/10 16:07:01    112s] |All Paths |-0.087|-0.392|
[10/10 16:07:01    112s] +----------+------+------+
[10/10 16:07:01    112s] 
[10/10 16:07:01    112s] Active Path Group: reg2reg  
[10/10 16:07:01    112s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
[10/10 16:07:01    112s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|             End Point              |
[10/10 16:07:01    112s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
[10/10 16:07:01    112s] |  -0.087|   -0.087|  -0.392|   -0.392|    2.68%|   0:00:00.0| 2964.0M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[6]/SI             |
[10/10 16:07:02    112s] |  -0.021|   -0.021|  -0.021|   -0.024|    2.69%|   0:00:01.0| 2981.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[8]/SI             |
[10/10 16:07:02    112s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
[10/10 16:07:02    112s] 
[10/10 16:07:02    112s] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=2981.9M) ***
[10/10 16:07:02    112s] 
[10/10 16:07:02    112s] *** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:01.0 mem=2981.9M) ***
[10/10 16:07:02    112s] OptDebug: End of Optimizer TNS Pass:
[10/10 16:07:02    112s] +----------+------+------+
[10/10 16:07:02    112s] |Path Group|   WNS|   TNS|
[10/10 16:07:02    112s] +----------+------+------+
[10/10 16:07:02    112s] |default   |-0.003|-0.003|
[10/10 16:07:02    112s] |reg2reg   |-0.021|-0.021|
[10/10 16:07:02    112s] |HEPG      |-0.021|-0.021|
[10/10 16:07:02    112s] |All Paths |-0.021|-0.024|
[10/10 16:07:02    112s] +----------+------+------+
[10/10 16:07:02    112s] 
[10/10 16:07:02    112s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.Ih7Mf014Zp.1
[10/10 16:07:02    112s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2982.4M, EPOCH TIME: 1760126822.556494
[10/10 16:07:02    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1586).
[10/10 16:07:02    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:02    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:02    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:02    112s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.006, REAL:0.006, MEM:2982.3M, EPOCH TIME: 1760126822.562105
[10/10 16:07:02    112s] Memory usage before memory release/compaction is 2982.3
[10/10 16:07:02    112s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:07:02    112s] Memory usage at end of DPlace-Cleanup is 2982.3M.
[10/10 16:07:02    113s] *** Finished re-routing un-routed nets (2982.3M) ***
[10/10 16:07:02    113s] Memory usage before memory release/compaction is 2982.3
[10/10 16:07:02    113s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:07:02    113s] Memory usage at beginning of DPlace-Init is 2982.3M.
[10/10 16:07:02    113s] OPERPROF: Starting DPlace-Init at level 1, MEM:2982.3M, EPOCH TIME: 1760126822.616937
[10/10 16:07:02    113s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2982.3M, EPOCH TIME: 1760126822.643681
[10/10 16:07:02    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:02    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:02    113s] 
[10/10 16:07:02    113s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:07:02    113s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:07:02    113s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:2982.3M, EPOCH TIME: 1760126822.654006
[10/10 16:07:02    113s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2982.3M, EPOCH TIME: 1760126822.654096
[10/10 16:07:02    113s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2982.3M, EPOCH TIME: 1760126822.654231
[10/10 16:07:02    113s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.038, MEM:2982.3M, EPOCH TIME: 1760126822.654822
[10/10 16:07:02    113s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[10/10 16:07:02    113s] 
[10/10 16:07:02    113s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2982.3M) ***
[10/10 16:07:02    113s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.Ih7Mf014Zp.1
[10/10 16:07:02    113s] ** GigaOpt Optimizer WNS Slack -0.021 TNS Slack -0.024 Density 2.69
[10/10 16:07:02    113s] OptDebug: End of Setup Fixing:
[10/10 16:07:02    113s] +----------+------+------+
[10/10 16:07:02    113s] |Path Group|   WNS|   TNS|
[10/10 16:07:02    113s] +----------+------+------+
[10/10 16:07:02    113s] |default   |-0.003|-0.003|
[10/10 16:07:02    113s] |reg2reg   |-0.021|-0.021|
[10/10 16:07:02    113s] |HEPG      |-0.021|-0.021|
[10/10 16:07:02    113s] |All Paths |-0.021|-0.024|
[10/10 16:07:02    113s] +----------+------+------+
[10/10 16:07:02    113s] 
[10/10 16:07:02    113s] Finished writing unified metrics of routing constraints.
[10/10 16:07:02    113s] Bottom Preferred Layer:
[10/10 16:07:02    113s] +-------------+------------+----------+
[10/10 16:07:02    113s] |    Layer    |   CCOpt    |   Rule   |
[10/10 16:07:02    113s] +-------------+------------+----------+
[10/10 16:07:02    113s] | met3 (z=3)  |          1 | default  |
[10/10 16:07:02    113s] +-------------+------------+----------+
[10/10 16:07:02    113s] Via Pillar Rule:
[10/10 16:07:02    113s]     None
[10/10 16:07:02    113s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.Ih7Mf014Zp.1
[10/10 16:07:02    113s] 
[10/10 16:07:02    113s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2982.3M) ***
[10/10 16:07:02    113s] 
[10/10 16:07:02    113s] Total-nets :: 1114, Stn-nets :: 35, ratio :: 3.14183 %, Total-len 139555, Stn-len 1424.89
[10/10 16:07:02    113s] CSM is empty.
[10/10 16:07:02    113s] CSM is empty.
[10/10 16:07:02    113s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 982
[10/10 16:07:02    113s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2981.7M, EPOCH TIME: 1760126822.934353
[10/10 16:07:02    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:606).
[10/10 16:07:02    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:02    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:02    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:02    113s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.005, REAL:0.006, MEM:2969.3M, EPOCH TIME: 1760126822.940212
[10/10 16:07:02    113s] Memory usage before memory release/compaction is 2969.3
[10/10 16:07:02    113s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:07:02    113s] Memory usage at end of DPlace-Cleanup is 2969.3M.
[10/10 16:07:02    113s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.Ih7Mf014Zp.7
[10/10 16:07:02    113s] *** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:54.4/0:02:36.7 (0.7), mem = 2969.3M
[10/10 16:07:02    113s] 
[10/10 16:07:02    113s] =============================================================================================
[10/10 16:07:02    113s]  Step TAT Report : TnsOpt #1 / place_opt_design #1                              25.11-s102_1
[10/10 16:07:02    113s] =============================================================================================
[10/10 16:07:02    113s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:07:02    113s] ---------------------------------------------------------------------------------------------
[10/10 16:07:02    113s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:02    113s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  11.5 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:07:02    113s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.8
[10/10 16:07:02    113s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[10/10 16:07:02    113s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:02    113s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:07:02    113s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:02    113s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[10/10 16:07:02    113s] [ TransformInit          ]      1   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    1.0
[10/10 16:07:02    113s] [ OptimizationStep       ]      1   0:00:00.0  (   1.7 % )     0:00:00.6 /  0:00:00.6    1.0
[10/10 16:07:02    113s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[10/10 16:07:02    113s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:02    113s] [ OptEval                ]      6   0:00:00.4  (  18.1 % )     0:00:00.4 /  0:00:00.4    1.1
[10/10 16:07:02    113s] [ OptCommit              ]      6   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:07:02    113s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[10/10 16:07:02    113s] [ IncrDelayCalc          ]     21   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    1.1
[10/10 16:07:02    113s] [ SetupOptGetWorkingSet  ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:02    113s] [ SetupOptGetActiveNode  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:02    113s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:02    113s] [ TnsPass                ]      1   0:00:00.3  (  16.9 % )     0:00:01.1 /  0:00:01.1    1.0
[10/10 16:07:02    113s] [ RefinePlace            ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.0
[10/10 16:07:02    113s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.8
[10/10 16:07:02    113s] [ TimingUpdate           ]      4   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:07:02    113s] [ IncrTimingUpdate       ]     12   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.4
[10/10 16:07:02    113s] [ MISC                   ]          0:00:00.4  (  21.5 % )     0:00:00.4 /  0:00:00.4    1.0
[10/10 16:07:02    113s] ---------------------------------------------------------------------------------------------
[10/10 16:07:02    113s]  TnsOpt #1 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[10/10 16:07:02    113s] ---------------------------------------------------------------------------------------------
[10/10 16:07:02    113s] Begin: Collecting metrics
[10/10 16:07:02    113s] 
	GigaOpt Setup Optimization summary:
[10/10 16:07:02    113s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |    -0.087 |   -0.087 |        -0 |       -0 |        2.68 | 0:00:01  |        2964 |
	| tns_pass_0       |    -0.021 |   -0.021 |        -0 |       -0 |        2.69 | 0:00:01  |        2982 |
	| legalization_0   |    -0.021 |   -0.021 |        -0 |       -0 |        2.69 | 0:00:00  |        2982 |
	| end_setup_fixing |    -0.021 |   -0.021 |        -0 |       -0 |        2.69 | 0:00:00  |        2982 |
	 ------------------------------------------------------------------------------------------------------- 
[10/10 16:07:02    113s] 
[10/10 16:07:03    113s] 
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |           |   -0.599 |           |       -9 |        2.20 |      |       | 0:00:02  |        2944 |   67 |  92 |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2949 |      |     |
| drv_fixing              |           |          |           |          |             |      |       | 0:00:01  |        2949 |      |     |
| drv_fixing_2            |     0.000 |   -0.240 |         0 |       -3 |        2.57 |      |       | 0:00:02  |        2966 |   36 |   0 |
| global_opt              |           |   -0.046 |           |       -0 |        2.58 |      |       | 0:00:02  |        2963 |      |     |
| area_reclaiming         |     0.000 |   -0.022 |         0 |       -0 |        2.47 |      |       | 0:00:05  |        2966 |      |     |
| incremental_replacement |    -0.087 |   -0.087 |           |       -0 |             | 0.26 |  0.26 | 0:00:11  |        2973 |      |     |
| drv_fixing_3            |    -0.087 |   -0.087 |        -0 |       -0 |        2.67 |      |       | 0:00:02  |        2968 |    0 |   0 |
| tns_fixing              |    -0.021 |   -0.021 |        -0 |       -0 |        2.69 |      |       | 0:00:03  |        2982 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[10/10 16:07:03    113s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=2982.3M, current mem=2968.3M)

[10/10 16:07:03    113s] End: Collecting metrics
[10/10 16:07:03    113s] End: GigaOpt Optimization in TNS mode
[10/10 16:07:03    113s] *** Timing NOT met, worst failing slack is -0.021
[10/10 16:07:03    113s] *** Check timing (0:00:00.0)
[10/10 16:07:03    113s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/10 16:07:03    113s] Deleting Lib Analyzer.
[10/10 16:07:03    113s] Begin: GigaOpt Optimization in WNS mode
[10/10 16:07:03    113s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[10/10 16:07:03    113s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[10/10 16:07:03    113s] Info: 1 clock net  excluded from IPO operation.
[10/10 16:07:03    113s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:54.7/0:02:37.1 (0.7), mem = 2968.4M
[10/10 16:07:03    113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.Ih7Mf014Zp.8
[10/10 16:07:03    113s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/10 16:07:03    113s] 
[10/10 16:07:03    113s] Creating Lib Analyzer ...
[10/10 16:07:03    113s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/10 16:07:03    113s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/10 16:07:03    113s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/10 16:07:03    113s] 
[10/10 16:07:03    113s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:07:03    113s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:55 mem=2970.5M
[10/10 16:07:03    113s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:55 mem=2970.5M
[10/10 16:07:03    113s] Creating Lib Analyzer, finished. 
[10/10 16:07:03    114s] 
[10/10 16:07:03    114s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/10 16:07:03    114s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[10/10 16:07:03    114s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:55 mem=2970.5M
[10/10 16:07:03    114s] Memory usage before memory release/compaction is 2970.5
[10/10 16:07:03    114s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:07:03    114s] Memory usage at beginning of DPlace-Init is 2970.4M.
[10/10 16:07:03    114s] OPERPROF: Starting DPlace-Init at level 1, MEM:2970.4M, EPOCH TIME: 1760126823.683666
[10/10 16:07:03    114s] Processing tracks to init pin-track alignment.
[10/10 16:07:03    114s] z: 2, totalTracks: 1
[10/10 16:07:03    114s] z: 4, totalTracks: 1
[10/10 16:07:03    114s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:07:03    114s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2970.4M, EPOCH TIME: 1760126823.710795
[10/10 16:07:03    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:03    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:03    114s] 
[10/10 16:07:03    114s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:07:03    114s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:07:03    114s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:2970.4M, EPOCH TIME: 1760126823.721258
[10/10 16:07:03    114s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2970.4M, EPOCH TIME: 1760126823.721337
[10/10 16:07:03    114s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2970.4M, EPOCH TIME: 1760126823.721497
[10/10 16:07:03    114s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2970.4MB).
[10/10 16:07:03    114s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.039, MEM:2970.4M, EPOCH TIME: 1760126823.722312
[10/10 16:07:03    114s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[10/10 16:07:03    114s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:55 mem=2970.4M
[10/10 16:07:03    114s] [oiPhyDebug] optDemand 586727792000.00, spDemand 16884410400.00.
[10/10 16:07:03    114s] [LDM::Info] TotalInstCnt at InitDesignMc1: 982
[10/10 16:07:03    114s] ### Creating RouteCongInterface, started
[10/10 16:07:03    114s] Cong infra grid 0 0.0000 1.0000 1 0
[10/10 16:07:03    114s] 
[10/10 16:07:03    114s] #optDebug:  {2, 0.505, 0.9500} {3, 0.505, 0.9500} {4, 0.043, 0.9500} {5, 0.043, 0.9500} 
[10/10 16:07:03    114s] 
[10/10 16:07:03    114s] #optDebug: {0, 1.000}
[10/10 16:07:03    114s] ### Creating RouteCongInterface, finished
[10/10 16:07:03    114s] {MG pre T:0 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:07:03    114s] {MG pre T:1 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:07:03    114s] {MG pre T:0 H:1 G:0  {4 0 215.1 0.637634} }
[10/10 16:07:03    114s] {MG pre T:0 H:0 G:1  {4 0 23.9 0.637634} }
[10/10 16:07:03    114s] {MG post T:0 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:07:03    114s] {MG post T:1 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:07:03    114s] {MG post T:0 H:1 G:0  {4 0 215.1 0.637634} }
[10/10 16:07:03    114s] {MG post T:0 H:0 G:1  {4 0 23.9 0.637634} }
[10/10 16:07:03    114s] *info: 1 clock net excluded
[10/10 16:07:03    114s] *info: 48 no-driver nets excluded.
[10/10 16:07:03    114s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.Ih7Mf014Zp.2
[10/10 16:07:03    114s] PathGroup :  reg2reg  TargetSlack : 0.0376 
[10/10 16:07:03    114s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[10/10 16:07:03    114s] ** GigaOpt Optimizer WNS Slack -0.021 TNS Slack -0.024 Density 2.69
[10/10 16:07:03    114s] Optimizer WNS Pass 0
[10/10 16:07:03    114s] OptDebug: Start of Optimizer WNS Pass 0:
[10/10 16:07:03    114s] +----------+------+------+
[10/10 16:07:03    114s] |Path Group|   WNS|   TNS|
[10/10 16:07:03    114s] +----------+------+------+
[10/10 16:07:03    114s] |default   |-0.003|-0.003|
[10/10 16:07:03    114s] |reg2reg   |-0.021|-0.021|
[10/10 16:07:03    114s] |HEPG      |-0.021|-0.021|
[10/10 16:07:03    114s] |All Paths |-0.021|-0.024|
[10/10 16:07:03    114s] +----------+------+------+
[10/10 16:07:03    114s] 
[10/10 16:07:04    114s] Active Path Group: reg2reg  
[10/10 16:07:04    114s] Info: pruned 4 cells for critical region restructuring (50% target).
[10/10 16:07:10    114s] Info: initial physical memory for 2 CRR processes is 939.52MB.
[10/10 16:07:10    114s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
[10/10 16:07:10    114s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|             End Point              |
[10/10 16:07:10    114s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
[10/10 16:07:10    114s] |  -0.021|   -0.021|  -0.021|   -0.024|    2.69%|   0:00:00.0| 2970.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[8]/SI             |
[10/10 16:07:14    118s] |   0.007|    0.007|   0.000|    0.000|    2.71%|   0:00:04.0| 2991.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[6]/SI             |
[10/10 16:07:15    120s] |   0.014|    0.014|   0.000|    0.000|    2.70%|   0:00:01.0| 2992.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
[10/10 16:07:16    120s] |   0.016|    0.016|   0.000|    0.000|    2.71%|   0:00:01.0| 2992.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
[10/10 16:07:17    121s] |   0.020|    0.020|   0.000|    0.000|    2.71%|   0:00:01.0| 2993.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
[10/10 16:07:17    121s] |   0.037|    0.037|   0.000|    0.000|    2.72%|   0:00:00.0| 2993.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
[10/10 16:07:22    125s] |   0.037|    0.037|   0.000|    0.000|    2.73%|   0:00:05.0| 2995.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
[10/10 16:07:22    126s] |   0.046|    0.046|   0.000|    0.000|    2.73%|   0:00:00.0| 2997.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
[10/10 16:07:22    126s] |   0.046|    0.046|   0.000|    0.000|    2.73%|   0:00:00.0| 2997.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
[10/10 16:07:22    126s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
[10/10 16:07:22    126s] 
[10/10 16:07:22    126s] *** Finish Core Optimize Step (cpu=0:00:11.6 real=0:00:12.0 mem=2997.8M) ***
[10/10 16:07:22    126s] 
[10/10 16:07:22    126s] *** Finished Optimize Step Cumulative (cpu=0:00:11.8 real=0:00:18.0 mem=2997.9M) ***
[10/10 16:07:22    126s] OptDebug: End of Optimizer WNS Pass 0:
[10/10 16:07:22    126s] +----------+-----+-----+
[10/10 16:07:22    126s] |Path Group|  WNS|  TNS|
[10/10 16:07:22    126s] +----------+-----+-----+
[10/10 16:07:22    126s] |default   |0.227|0.000|
[10/10 16:07:22    126s] |reg2reg   |0.046|0.000|
[10/10 16:07:22    126s] |HEPG      |0.046|0.000|
[10/10 16:07:22    126s] |All Paths |0.046|0.000|
[10/10 16:07:22    126s] +----------+-----+-----+
[10/10 16:07:22    126s] 
[10/10 16:07:22    126s] ** GigaOpt Optimizer WNS Slack 0.046 TNS Slack 0.000 Density 2.73
[10/10 16:07:22    126s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.Ih7Mf014Zp.2
[10/10 16:07:22    126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.Ih7Mf014Zp.2
[10/10 16:07:22    126s] ** GigaOpt Optimizer WNS Slack 0.046 TNS Slack 0.000 Density 2.73
[10/10 16:07:22    126s] ** GigaOpt Optimizer WNS Slack 0.046 TNS Slack 0.000 Density 2.73
[10/10 16:07:22    126s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.Ih7Mf014Zp.3
[10/10 16:07:22    126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.Ih7Mf014Zp.3
[10/10 16:07:22    126s] ** GigaOpt Optimizer WNS Slack 0.046 TNS Slack 0.000 Density 2.73
[10/10 16:07:23    126s] OptDebug: End of Setup Fixing:
[10/10 16:07:23    126s] +----------+-----+-----+
[10/10 16:07:23    126s] |Path Group|  WNS|  TNS|
[10/10 16:07:23    126s] +----------+-----+-----+
[10/10 16:07:23    126s] |default   |0.227|0.000|
[10/10 16:07:23    126s] |reg2reg   |0.046|0.000|
[10/10 16:07:23    126s] |HEPG      |0.046|0.000|
[10/10 16:07:23    126s] |All Paths |0.046|0.000|
[10/10 16:07:23    126s] +----------+-----+-----+
[10/10 16:07:23    126s] 
[10/10 16:07:23    126s] Finished writing unified metrics of routing constraints.
[10/10 16:07:23    126s] Bottom Preferred Layer:
[10/10 16:07:23    126s] +-------------+------------+----------+
[10/10 16:07:23    126s] |    Layer    |   CCOpt    |   Rule   |
[10/10 16:07:23    126s] +-------------+------------+----------+
[10/10 16:07:23    126s] | met3 (z=3)  |          1 | default  |
[10/10 16:07:23    126s] +-------------+------------+----------+
[10/10 16:07:23    126s] Via Pillar Rule:
[10/10 16:07:23    126s]     None
[10/10 16:07:23    126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.Ih7Mf014Zp.2
[10/10 16:07:23    126s] 
[10/10 16:07:23    126s] *** Finish pre-CTS Setup Fixing (cpu=0:00:12.5 real=0:00:20.0 mem=2997.9M) ***
[10/10 16:07:23    126s] 
[10/10 16:07:23    126s] Total-nets :: 1127, Stn-nets :: 105, ratio :: 9.31677 %, Total-len 140797, Stn-len 7975.21
[10/10 16:07:23    126s] CSM is empty.
[10/10 16:07:23    126s] CSM is empty.
[10/10 16:07:23    126s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 995
[10/10 16:07:23    126s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2997.8M, EPOCH TIME: 1760126843.157480
[10/10 16:07:23    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1599).
[10/10 16:07:23    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:23    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:23    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:23    126s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2970.8M, EPOCH TIME: 1760126843.165744
[10/10 16:07:23    126s] Memory usage before memory release/compaction is 2970.8
[10/10 16:07:23    126s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:07:23    126s] Memory usage at end of DPlace-Cleanup is 2970.8M.
[10/10 16:07:23    126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.Ih7Mf014Zp.8
[10/10 16:07:23    126s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:13.1/0:00:20.0 (0.7), totSession cpu/real = 0:02:07.8/0:02:57.0 (0.7), mem = 2970.8M
[10/10 16:07:23    126s] 
[10/10 16:07:23    126s] =============================================================================================
[10/10 16:07:23    126s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              25.11-s102_1
[10/10 16:07:23    126s] =============================================================================================
[10/10 16:07:23    126s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:07:23    126s] ---------------------------------------------------------------------------------------------
[10/10 16:07:23    126s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:23    126s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:07:23    126s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[10/10 16:07:23    126s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[10/10 16:07:23    126s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:23    126s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:07:23    126s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:23    126s] [ BottleneckAnalyzerInit ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:07:23    126s] [ TransformInit          ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[10/10 16:07:23    126s] [ OptimizationStep       ]      1   0:00:06.6  (  32.9 % )     0:00:18.5 /  0:00:11.7    0.6
[10/10 16:07:23    126s] [ OptSingleIteration     ]      9   0:00:00.0  (   0.1 % )     0:00:12.0 /  0:00:11.6    1.0
[10/10 16:07:23    126s] [ OptGetWeight           ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:23    126s] [ OptEval                ]      9   0:00:11.2  (  55.9 % )     0:00:11.2 /  0:00:10.8    1.0
[10/10 16:07:23    126s] [ OptCommit              ]      9   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:07:23    126s] [ PostCommitDelayUpdate  ]      9   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[10/10 16:07:23    126s] [ IncrDelayCalc          ]     53   0:00:00.4  (   2.1 % )     0:00:00.4 /  0:00:00.4    1.0
[10/10 16:07:23    126s] [ SetupOptGetWorkingSet  ]     26   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:23    126s] [ SetupOptGetActiveNode  ]     26   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:23    126s] [ SetupOptSlackGraph     ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:23    126s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[10/10 16:07:23    126s] [ TimingUpdate           ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    1.0
[10/10 16:07:23    126s] [ IncrTimingUpdate       ]     16   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[10/10 16:07:23    126s] [ MISC                   ]          0:00:00.9  (   4.3 % )     0:00:00.9 /  0:00:00.9    1.0
[10/10 16:07:23    126s] ---------------------------------------------------------------------------------------------
[10/10 16:07:23    126s]  WnsOpt #1 TOTAL                    0:00:20.0  ( 100.0 % )     0:00:20.0 /  0:00:13.1    0.7
[10/10 16:07:23    126s] ---------------------------------------------------------------------------------------------
[10/10 16:07:23    126s] Begin: Collecting metrics
[10/10 16:07:23    126s] 
	GigaOpt Setup Optimization summary:
[10/10 16:07:23    126s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_wns_pass_0  |    -0.021 |   -0.021 |        -0 |       -0 |        2.69 | 0:00:01  |        2970 |
	| wns_pass_0       |     0.046 |    0.046 |         0 |        0 |        2.73 | 0:00:18  |        2998 |
	| legalization_0   |     0.046 |    0.046 |         0 |        0 |        2.73 | 0:00:00  |        2998 |
	| legalization_1   |     0.046 |    0.046 |         0 |        0 |        2.73 | 0:00:01  |        2998 |
	| end_setup_fixing |     0.046 |    0.046 |         0 |        0 |        2.73 | 0:00:00  |        2998 |
	 ------------------------------------------------------------------------------------------------------- 
[10/10 16:07:23    126s] 
[10/10 16:07:23    127s] 
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |           |   -0.599 |           |       -9 |        2.20 |      |       | 0:00:02  |        2944 |   67 |  92 |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2949 |      |     |
| drv_fixing              |           |          |           |          |             |      |       | 0:00:01  |        2949 |      |     |
| drv_fixing_2            |     0.000 |   -0.240 |         0 |       -3 |        2.57 |      |       | 0:00:02  |        2966 |   36 |   0 |
| global_opt              |           |   -0.046 |           |       -0 |        2.58 |      |       | 0:00:02  |        2963 |      |     |
| area_reclaiming         |     0.000 |   -0.022 |         0 |       -0 |        2.47 |      |       | 0:00:05  |        2966 |      |     |
| incremental_replacement |    -0.087 |   -0.087 |           |       -0 |             | 0.26 |  0.26 | 0:00:11  |        2973 |      |     |
| drv_fixing_3            |    -0.087 |   -0.087 |        -0 |       -0 |        2.67 |      |       | 0:00:02  |        2968 |    0 |   0 |
| tns_fixing              |    -0.021 |   -0.021 |        -0 |       -0 |        2.69 |      |       | 0:00:03  |        2982 |      |     |
| wns_fixing              |     0.046 |    0.046 |         0 |        0 |        2.73 |      |       | 0:00:20  |        2998 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[10/10 16:07:23    127s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2997.9M, current mem=2969.8M)

[10/10 16:07:23    127s] End: Collecting metrics
[10/10 16:07:23    127s] End: GigaOpt Optimization in WNS mode
[10/10 16:07:23    127s] *** Timing Is met
[10/10 16:07:23    127s] *** Check timing (0:00:00.0)
[10/10 16:07:23    127s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[10/10 16:07:23    127s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[10/10 16:07:23    127s] Info: 1 clock net  excluded from IPO operation.
[10/10 16:07:23    127s] ### Creating LA Mngr. totSessionCpu=0:02:08 mem=2969.8M
[10/10 16:07:23    127s] ### Creating LA Mngr, finished. totSessionCpu=0:02:08 mem=2969.8M
[10/10 16:07:23    127s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[10/10 16:07:23    127s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[10/10 16:07:23    127s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:08 mem=2969.8M
[10/10 16:07:23    127s] Memory usage before memory release/compaction is 2969.8
[10/10 16:07:23    127s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:07:23    127s] Memory usage at beginning of DPlace-Init is 2969.8M.
[10/10 16:07:23    127s] OPERPROF: Starting DPlace-Init at level 1, MEM:2969.8M, EPOCH TIME: 1760126843.584210
[10/10 16:07:23    127s] Processing tracks to init pin-track alignment.
[10/10 16:07:23    127s] z: 2, totalTracks: 1
[10/10 16:07:23    127s] z: 4, totalTracks: 1
[10/10 16:07:23    127s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:07:23    127s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2969.8M, EPOCH TIME: 1760126843.612265
[10/10 16:07:23    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:23    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:23    127s] 
[10/10 16:07:23    127s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:07:23    127s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:07:23    127s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:2969.8M, EPOCH TIME: 1760126843.622670
[10/10 16:07:23    127s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2969.8M, EPOCH TIME: 1760126843.622776
[10/10 16:07:23    127s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2969.8M, EPOCH TIME: 1760126843.622930
[10/10 16:07:23    127s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2969.8MB).
[10/10 16:07:23    127s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.040, MEM:2969.8M, EPOCH TIME: 1760126843.623720
[10/10 16:07:23    127s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[10/10 16:07:23    127s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:08 mem=2969.8M
[10/10 16:07:23    127s] [oiPhyDebug] optDemand 586988694800.00, spDemand 17145313200.00.
[10/10 16:07:23    127s] [LDM::Info] TotalInstCnt at InitDesignMc1: 995
[10/10 16:07:23    127s] Begin: Area Reclaim Optimization
[10/10 16:07:23    127s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[10/10 16:07:23    127s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:08.2/0:02:57.4 (0.7), mem = 2969.8M
[10/10 16:07:23    127s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.Ih7Mf014Zp.9
[10/10 16:07:23    127s] 
[10/10 16:07:23    127s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/10 16:07:23    127s] [LDM::Info] TotalInstCnt at InitDesignMc2: 995
[10/10 16:07:23    127s] ### Creating RouteCongInterface, started
[10/10 16:07:23    127s] Cong infra grid 0 0.0000 1.0000 1 0
[10/10 16:07:23    127s] 
[10/10 16:07:23    127s] #optDebug:  {2, 0.505, 0.9500} {3, 0.505, 0.9500} {4, 0.043, 0.9500} {5, 0.043, 0.9500} 
[10/10 16:07:23    127s] 
[10/10 16:07:23    127s] #optDebug: {0, 1.000}
[10/10 16:07:23    127s] ### Creating RouteCongInterface, finished
[10/10 16:07:23    127s] {MG pre T:0 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:07:23    127s] {MG pre T:1 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:07:23    127s] {MG pre T:0 H:1 G:0  {4 0 215.1 0.637634} }
[10/10 16:07:23    127s] {MG pre T:0 H:0 G:1  {4 0 23.9 0.637634} }
[10/10 16:07:23    127s] {MG post T:0 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:07:23    127s] {MG post T:1 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:07:23    127s] {MG post T:0 H:1 G:0  {4 0 215.1 0.637634} }
[10/10 16:07:23    127s] {MG post T:0 H:0 G:1  {4 0 23.9 0.637634} }
[10/10 16:07:23    127s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 2.73
[10/10 16:07:23    127s] +---------+---------+--------+--------+------------+--------+
[10/10 16:07:23    127s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/10 16:07:23    127s] +---------+---------+--------+--------+------------+--------+
[10/10 16:07:23    127s] |    2.73%|        -|   0.000|   0.000|   0:00:00.0| 2969.8M|
[10/10 16:07:23    127s] #optDebug: <stH: 4.1400 MiSeL: 91.7180>
[10/10 16:07:26    129s] |    2.64%|       56|   0.000|   0.000|   0:00:03.0| 3004.8M|
[10/10 16:07:26    129s] #optDebug: <stH: 4.1400 MiSeL: 91.7180>
[10/10 16:07:26    129s] 
[10/10 16:07:26    129s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[10/10 16:07:26    129s] --------------------------------------------------------------
[10/10 16:07:26    129s] |                                   | Total     | Sequential |
[10/10 16:07:26    129s] --------------------------------------------------------------
[10/10 16:07:26    129s] | Num insts resized                 |       0  |       0    |
[10/10 16:07:26    129s] | Num insts undone                  |       0  |       0    |
[10/10 16:07:26    129s] | Num insts Downsized               |       0  |       0    |
[10/10 16:07:26    129s] | Num insts Samesized               |       0  |       0    |
[10/10 16:07:26    129s] | Num insts Upsized                 |       0  |       0    |
[10/10 16:07:26    129s] | Num multiple commits+uncommits    |       0  |       -    |
[10/10 16:07:26    129s] --------------------------------------------------------------
[10/10 16:07:26    129s] Finished writing unified metrics of routing constraints.
[10/10 16:07:26    129s] CSM is empty.
[10/10 16:07:26    129s] CSM is empty.
[10/10 16:07:26    129s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 963
[10/10 16:07:26    129s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.Ih7Mf014Zp.9
[10/10 16:07:26    129s] 
[10/10 16:07:26    129s] =============================================================================================
[10/10 16:07:26    129s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             25.11-s102_1
[10/10 16:07:26    129s] =============================================================================================
[10/10 16:07:26    129s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:07:26    129s] ---------------------------------------------------------------------------------------------
[10/10 16:07:26    129s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:26    129s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:07:26    129s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:26    129s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:07:26    129s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:26    129s] [ OptimizationStep       ]      1   0:00:00.1  (   4.5 % )     0:00:02.2 /  0:00:02.2    1.0
[10/10 16:07:26    129s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.6 % )     0:00:02.1 /  0:00:02.1    1.0
[10/10 16:07:26    129s] [ OptGetWeight           ]     35   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:26    129s] [ OptEval                ]     35   0:00:01.6  (  66.5 % )     0:00:01.6 /  0:00:01.7    1.0
[10/10 16:07:26    129s] [ OptCommit              ]     35   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.1
[10/10 16:07:26    129s] [ PostCommitDelayUpdate  ]     35   0:00:00.0  (   0.7 % )     0:00:00.3 /  0:00:00.3    0.9
[10/10 16:07:26    129s] [ IncrDelayCalc          ]     34   0:00:00.3  (  11.6 % )     0:00:00.3 /  0:00:00.3    0.9
[10/10 16:07:26    129s] [ TimingUpdate           ]      3   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.1
[10/10 16:07:26    129s] [ IncrTimingUpdate       ]     10   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.5
[10/10 16:07:26    129s] [ MISC                   ]          0:00:00.2  (   6.6 % )     0:00:00.2 /  0:00:00.2    0.9
[10/10 16:07:26    129s] ---------------------------------------------------------------------------------------------
[10/10 16:07:26    129s]  AreaOpt #2 TOTAL                   0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[10/10 16:07:26    129s] ---------------------------------------------------------------------------------------------
[10/10 16:07:26    129s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 963
[10/10 16:07:26    129s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3004.8M, EPOCH TIME: 1760126846.131663
[10/10 16:07:26    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1567).
[10/10 16:07:26    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:26    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:26    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:26    129s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.009, REAL:0.010, MEM:2970.0M, EPOCH TIME: 1760126846.141193
[10/10 16:07:26    129s] Memory usage before memory release/compaction is 2970.0
[10/10 16:07:26    129s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:07:26    129s] Memory usage at end of DPlace-Cleanup is 2970.0M.
[10/10 16:07:26    129s] Begin: Collecting metrics
[10/10 16:07:26    129s] +---------+---------+--------+--------+------------+--------+
[10/10 16:07:26    129s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 2.64
[10/10 16:07:26    129s] Bottom Preferred Layer:
[10/10 16:07:26    129s] +-------------+------------+----------+
[10/10 16:07:26    129s] |    Layer    |   CCOpt    |   Rule   |
[10/10 16:07:26    129s] +-------------+------------+----------+
[10/10 16:07:26    129s] | met3 (z=3)  |          1 | default  |
[10/10 16:07:26    129s] +-------------+------------+----------+
[10/10 16:07:26    129s] Via Pillar Rule:
[10/10 16:07:26    129s]     None
[10/10 16:07:26    129s] 
[10/10 16:07:26    129s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[10/10 16:07:26    129s] End: Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:03.0) **
[10/10 16:07:26    129s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:02:10.8/0:02:59.9 (0.7), mem = 3004.9M
[10/10 16:07:26    129s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2970.02M, totSessionCpu=0:02:11).
[10/10 16:07:26    130s] 
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |           |   -0.599 |           |       -9 |        2.20 |      |       | 0:00:02  |        2944 |   67 |  92 |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2949 |      |     |
| drv_fixing              |           |          |           |          |             |      |       | 0:00:01  |        2949 |      |     |
| drv_fixing_2            |     0.000 |   -0.240 |         0 |       -3 |        2.57 |      |       | 0:00:02  |        2966 |   36 |   0 |
| global_opt              |           |   -0.046 |           |       -0 |        2.58 |      |       | 0:00:02  |        2963 |      |     |
| area_reclaiming         |     0.000 |   -0.022 |         0 |       -0 |        2.47 |      |       | 0:00:05  |        2966 |      |     |
| incremental_replacement |    -0.087 |   -0.087 |           |       -0 |             | 0.26 |  0.26 | 0:00:11  |        2973 |      |     |
| drv_fixing_3            |    -0.087 |   -0.087 |        -0 |       -0 |        2.67 |      |       | 0:00:02  |        2968 |    0 |   0 |
| tns_fixing              |    -0.021 |   -0.021 |        -0 |       -0 |        2.69 |      |       | 0:00:03  |        2982 |      |     |
| wns_fixing              |     0.046 |    0.046 |         0 |        0 |        2.73 |      |       | 0:00:20  |        2998 |      |     |
| area_reclaiming_2       |     0.002 |    0.002 |         0 |        0 |        2.64 |      |       | 0:00:03  |        2970 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[10/10 16:07:26    130s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3000.4M, current mem=2970.0M)

[10/10 16:07:26    130s] End: Collecting metrics
[10/10 16:07:26    130s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[10/10 16:07:26    130s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[10/10 16:07:26    130s] Info: 1 clock net  excluded from IPO operation.
[10/10 16:07:26    130s] ### Creating LA Mngr. totSessionCpu=0:02:11 mem=2970.0M
[10/10 16:07:26    130s] ### Creating LA Mngr, finished. totSessionCpu=0:02:11 mem=2970.0M
[10/10 16:07:26    130s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[10/10 16:07:26    130s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:11 mem=2970.0M
[10/10 16:07:26    130s] Memory usage before memory release/compaction is 2970.0
[10/10 16:07:26    130s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:07:26    130s] Memory usage at beginning of DPlace-Init is 2970.0M.
[10/10 16:07:26    130s] OPERPROF: Starting DPlace-Init at level 1, MEM:2970.0M, EPOCH TIME: 1760126846.457944
[10/10 16:07:26    130s] Processing tracks to init pin-track alignment.
[10/10 16:07:26    130s] z: 2, totalTracks: 1
[10/10 16:07:26    130s] z: 4, totalTracks: 1
[10/10 16:07:26    130s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:07:26    130s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2970.0M, EPOCH TIME: 1760126846.485060
[10/10 16:07:26    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:26    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:26    130s] 
[10/10 16:07:26    130s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:07:26    130s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:07:26    130s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:2970.0M, EPOCH TIME: 1760126846.494925
[10/10 16:07:26    130s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2970.0M, EPOCH TIME: 1760126846.495030
[10/10 16:07:26    130s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2970.0M, EPOCH TIME: 1760126846.495131
[10/10 16:07:26    130s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2970.0MB).
[10/10 16:07:26    130s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.039, MEM:2970.0M, EPOCH TIME: 1760126846.496682
[10/10 16:07:26    130s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[10/10 16:07:26    130s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:11 mem=2970.0M
[10/10 16:07:26    130s] [oiPhyDebug] optDemand 586426896800.00, spDemand 16583515200.00.
[10/10 16:07:26    130s] [LDM::Info] TotalInstCnt at InitDesignMc1: 963
[10/10 16:07:26    130s] Begin: Area Reclaim Optimization
[10/10 16:07:26    130s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[10/10 16:07:26    130s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:11.2/0:03:00.3 (0.7), mem = 2970.0M
[10/10 16:07:26    130s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.Ih7Mf014Zp.10
[10/10 16:07:26    130s] 
[10/10 16:07:26    130s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/10 16:07:26    130s] [LDM::Info] TotalInstCnt at InitDesignMc2: 963
[10/10 16:07:26    130s] ### Creating RouteCongInterface, started
[10/10 16:07:26    130s] Cong infra grid 0 0.0000 1.0000 1 0
[10/10 16:07:26    130s] 
[10/10 16:07:26    130s] #optDebug:  {2, 0.505, 0.9500} {3, 0.505, 0.9500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[10/10 16:07:26    130s] 
[10/10 16:07:26    130s] #optDebug: {0, 1.000}
[10/10 16:07:26    130s] ### Creating RouteCongInterface, finished
[10/10 16:07:26    130s] {MG pre T:0 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:07:26    130s] {MG pre T:1 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:07:26    130s] {MG pre T:0 H:1 G:0  {4 0 215.1 0.637634} }
[10/10 16:07:26    130s] {MG pre T:0 H:0 G:1  {4 0 23.9 0.637634} }
[10/10 16:07:26    130s] {MG post T:0 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:07:26    130s] {MG post T:1 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:07:26    130s] {MG post T:0 H:1 G:0  {4 0 215.1 0.637634} }
[10/10 16:07:26    130s] {MG post T:0 H:0 G:1  {4 0 23.9 0.637634} }
[10/10 16:07:26    130s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 2.64
[10/10 16:07:26    130s] +---------+---------+--------+--------+------------+--------+
[10/10 16:07:26    130s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/10 16:07:26    130s] +---------+---------+--------+--------+------------+--------+
[10/10 16:07:26    130s] |    2.64%|        -|   0.000|   0.000|   0:00:00.0| 2970.0M|
[10/10 16:07:26    130s] #optDebug: <stH: 4.1400 MiSeL: 91.7180>
[10/10 16:07:26    130s] |    2.64%|        0|   0.000|   0.000|   0:00:00.0| 2970.7M|
[10/10 16:07:27    131s] |    2.57%|       33|   0.000|   0.000|   0:00:01.0| 2971.5M|
[10/10 16:07:28    131s] |    2.54%|       28|   0.000|   0.000|   0:00:01.0| 2972.7M|
[10/10 16:07:28    132s] #optDebug: <stH: 4.1400 MiSeL: 91.7180>
[10/10 16:07:28    132s] |    2.54%|        0|   0.000|   0.000|   0:00:00.0| 2972.7M|
[10/10 16:07:28    132s] #optDebug: RTR_SNLTF <10.0000 4.1400> <41.4000> 
[10/10 16:07:28    132s] |    2.54%|        0|   0.000|   0.000|   0:00:00.0| 2972.7M|
[10/10 16:07:28    132s] +---------+---------+--------+--------+------------+--------+
[10/10 16:07:28    132s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 2.54
[10/10 16:07:28    132s] 
[10/10 16:07:28    132s] ** Summary: Restruct = 0 Buffer Deletion = 22 Declone = 11 Resize = 26 **
[10/10 16:07:28    132s] --------------------------------------------------------------
[10/10 16:07:28    132s] |                                   | Total     | Sequential |
[10/10 16:07:28    132s] --------------------------------------------------------------
[10/10 16:07:28    132s] | Num insts resized                 |      26  |       4    |
[10/10 16:07:28    132s] | Num insts undone                  |       2  |       0    |
[10/10 16:07:28    132s] | Num insts Downsized               |      26  |       4    |
[10/10 16:07:28    132s] | Num insts Samesized               |       0  |       0    |
[10/10 16:07:28    132s] | Num insts Upsized                 |       0  |       0    |
[10/10 16:07:28    132s] | Num multiple commits+uncommits    |       0  |       -    |
[10/10 16:07:28    132s] --------------------------------------------------------------
[10/10 16:07:28    132s] Finished writing unified metrics of routing constraints.
[10/10 16:07:28    132s] Bottom Preferred Layer:
[10/10 16:07:28    132s] +-------------+------------+----------+
[10/10 16:07:28    132s] |    Layer    |   CCOpt    |   Rule   |
[10/10 16:07:28    132s] +-------------+------------+----------+
[10/10 16:07:28    132s] | met3 (z=3)  |          1 | default  |
[10/10 16:07:28    132s] +-------------+------------+----------+
[10/10 16:07:28    132s] Via Pillar Rule:
[10/10 16:07:28    132s]     None
[10/10 16:07:28    132s] 
[10/10 16:07:28    132s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[10/10 16:07:28    132s] End: Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
[10/10 16:07:28    132s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2972.7M, EPOCH TIME: 1760126848.899337
[10/10 16:07:28    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1534).
[10/10 16:07:28    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:28    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:28    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:28    132s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2972.7M, EPOCH TIME: 1760126848.903445
[10/10 16:07:28    132s] Memory usage before memory release/compaction is 2972.7
[10/10 16:07:28    132s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:07:28    132s] Memory usage at end of DPlace-Cleanup is 2972.7M.
[10/10 16:07:28    132s] *** Finished re-routing un-routed nets (2972.7M) ***
[10/10 16:07:28    132s] Memory usage before memory release/compaction is 2972.7
[10/10 16:07:28    132s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:07:28    132s] Memory usage at beginning of DPlace-Init is 2972.7M.
[10/10 16:07:28    132s] OPERPROF: Starting DPlace-Init at level 1, MEM:2972.7M, EPOCH TIME: 1760126848.957341
[10/10 16:07:28    132s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2972.7M, EPOCH TIME: 1760126848.984294
[10/10 16:07:28    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:28    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:28    132s] 
[10/10 16:07:28    132s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:07:28    132s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:07:28    132s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:2972.7M, EPOCH TIME: 1760126848.995781
[10/10 16:07:28    132s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2972.7M, EPOCH TIME: 1760126848.995870
[10/10 16:07:28    132s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2972.7M, EPOCH TIME: 1760126848.996037
[10/10 16:07:28    132s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.039, MEM:2972.7M, EPOCH TIME: 1760126848.996827
[10/10 16:07:29    132s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[10/10 16:07:29    132s] 
[10/10 16:07:29    132s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=2972.7M) ***
[10/10 16:07:29    132s] CSM is empty.
[10/10 16:07:29    132s] CSM is empty.
[10/10 16:07:29    132s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 930
[10/10 16:07:29    132s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.Ih7Mf014Zp.10
[10/10 16:07:29    132s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:02:13.6/0:03:02.8 (0.7), mem = 2972.7M
[10/10 16:07:29    132s] 
[10/10 16:07:29    132s] =============================================================================================
[10/10 16:07:29    132s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             25.11-s102_1
[10/10 16:07:29    132s] =============================================================================================
[10/10 16:07:29    132s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:07:29    132s] ---------------------------------------------------------------------------------------------
[10/10 16:07:29    132s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:29    132s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.2
[10/10 16:07:29    132s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:29    132s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:07:29    132s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:29    132s] [ OptimizationStep       ]      1   0:00:00.1  (   2.2 % )     0:00:02.2 /  0:00:02.1    1.0
[10/10 16:07:29    132s] [ OptSingleIteration     ]      5   0:00:00.1  (   2.3 % )     0:00:02.1 /  0:00:02.1    1.0
[10/10 16:07:29    132s] [ OptGetWeight           ]    113   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:29    132s] [ OptEval                ]    113   0:00:01.7  (  68.0 % )     0:00:01.7 /  0:00:01.7    1.0
[10/10 16:07:29    132s] [ OptCommit              ]    113   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[10/10 16:07:29    132s] [ PostCommitDelayUpdate  ]    114   0:00:00.0  (   0.6 % )     0:00:00.3 /  0:00:00.2    1.0
[10/10 16:07:29    132s] [ IncrDelayCalc          ]     45   0:00:00.2  (   9.8 % )     0:00:00.2 /  0:00:00.2    0.9
[10/10 16:07:29    132s] [ RefinePlace            ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.0
[10/10 16:07:29    132s] [ TimingUpdate           ]      4   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:07:29    132s] [ IncrTimingUpdate       ]     13   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:07:29    132s] [ MISC                   ]          0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:07:29    132s] ---------------------------------------------------------------------------------------------
[10/10 16:07:29    132s]  AreaOpt #3 TOTAL                   0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[10/10 16:07:29    132s] ---------------------------------------------------------------------------------------------
[10/10 16:07:29    132s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 930
[10/10 16:07:29    132s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2972.9M, EPOCH TIME: 1760126849.032698
[10/10 16:07:29    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:606).
[10/10 16:07:29    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:29    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:29    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:29    132s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2970.2M, EPOCH TIME: 1760126849.037757
[10/10 16:07:29    132s] Memory usage before memory release/compaction is 2970.2
[10/10 16:07:29    132s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:07:29    132s] Memory usage at end of DPlace-Cleanup is 2970.2M.
[10/10 16:07:29    132s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=2970.16M, totSessionCpu=0:02:14).
[10/10 16:07:29    132s] Begin: Collecting metrics
[10/10 16:07:29    132s] 
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |           |   -0.599 |           |       -9 |        2.20 |      |       | 0:00:02  |        2944 |   67 |  92 |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2949 |      |     |
| drv_fixing              |           |          |           |          |             |      |       | 0:00:01  |        2949 |      |     |
| drv_fixing_2            |     0.000 |   -0.240 |         0 |       -3 |        2.57 |      |       | 0:00:02  |        2966 |   36 |   0 |
| global_opt              |           |   -0.046 |           |       -0 |        2.58 |      |       | 0:00:02  |        2963 |      |     |
| area_reclaiming         |     0.000 |   -0.022 |         0 |       -0 |        2.47 |      |       | 0:00:05  |        2966 |      |     |
| incremental_replacement |    -0.087 |   -0.087 |           |       -0 |             | 0.26 |  0.26 | 0:00:11  |        2973 |      |     |
| drv_fixing_3            |    -0.087 |   -0.087 |        -0 |       -0 |        2.67 |      |       | 0:00:02  |        2968 |    0 |   0 |
| tns_fixing              |    -0.021 |   -0.021 |        -0 |       -0 |        2.69 |      |       | 0:00:03  |        2982 |      |     |
| wns_fixing              |     0.046 |    0.046 |         0 |        0 |        2.73 |      |       | 0:00:20  |        2998 |      |     |
| area_reclaiming_2       |     0.002 |    0.002 |         0 |        0 |        2.64 |      |       | 0:00:03  |        2970 |      |     |
| area_reclaiming_3       |     0.000 |    0.000 |         0 |        0 |        2.54 |      |       | 0:00:03  |        2970 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[10/10 16:07:29    132s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2970.2M, current mem=2970.2M)

[10/10 16:07:29    132s] End: Collecting metrics
[10/10 16:07:29    133s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[10/10 16:07:29    133s]                                            # bool, default=false, private
[10/10 16:07:29    133s] Begin: GigaOpt postEco DRV Optimization
[10/10 16:07:29    133s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[10/10 16:07:29    133s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[10/10 16:07:29    133s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:14.4/0:03:03.6 (0.7), mem = 2973.4M
[10/10 16:07:29    133s] Info: 1 clock net  excluded from IPO operation.
[10/10 16:07:29    133s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.Ih7Mf014Zp.11
[10/10 16:07:29    133s] 
[10/10 16:07:29    133s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/10 16:07:29    133s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[10/10 16:07:29    133s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:15 mem=2973.4M
[10/10 16:07:29    133s] Memory usage before memory release/compaction is 2973.4
[10/10 16:07:29    133s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:07:29    133s] Memory usage at beginning of DPlace-Init is 2970.2M.
[10/10 16:07:29    133s] OPERPROF: Starting DPlace-Init at level 1, MEM:2970.2M, EPOCH TIME: 1760126849.996671
[10/10 16:07:29    133s] Processing tracks to init pin-track alignment.
[10/10 16:07:29    133s] z: 2, totalTracks: 1
[10/10 16:07:29    133s] z: 4, totalTracks: 1
[10/10 16:07:29    133s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:07:30    133s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2970.2M, EPOCH TIME: 1760126850.025701
[10/10 16:07:30    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:30    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:30    133s] 
[10/10 16:07:30    133s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:07:30    133s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:07:30    133s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:2970.2M, EPOCH TIME: 1760126850.037912
[10/10 16:07:30    133s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2970.2M, EPOCH TIME: 1760126850.038051
[10/10 16:07:30    133s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2970.2M, EPOCH TIME: 1760126850.038207
[10/10 16:07:30    133s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2970.2MB).
[10/10 16:07:30    133s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.042, MEM:2970.2M, EPOCH TIME: 1760126850.039033
[10/10 16:07:30    133s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[10/10 16:07:30    133s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:15 mem=2970.2M
[10/10 16:07:30    133s] [oiPhyDebug] optDemand 585762261200.00, spDemand 15918879600.00.
[10/10 16:07:30    133s] [LDM::Info] TotalInstCnt at InitDesignMc1: 930
[10/10 16:07:30    133s] ### Creating RouteCongInterface, started
[10/10 16:07:30    133s] Cong infra grid 0 0.0000 1.0000 1 0
[10/10 16:07:30    133s] 
[10/10 16:07:30    133s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[10/10 16:07:30    133s] 
[10/10 16:07:30    133s] #optDebug: {0, 1.000}
[10/10 16:07:30    133s] ### Creating RouteCongInterface, finished
[10/10 16:07:30    133s] {MG pre T:0 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:07:30    133s] {MG pre T:1 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:07:30    133s] {MG pre T:0 H:1 G:0  {4 0 215.1 0.637634} }
[10/10 16:07:30    133s] {MG pre T:0 H:0 G:1  {4 0 23.9 0.637634} }
[10/10 16:07:30    133s] {MG post T:0 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:07:30    133s] {MG post T:1 H:0 G:0  {4 0 23.9 0.637634} }
[10/10 16:07:30    133s] {MG post T:0 H:1 G:0  {4 0 215.1 0.637634} }
[10/10 16:07:30    133s] {MG post T:0 H:0 G:1  {4 0 23.9 0.637634} }
[10/10 16:07:30    133s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:07:30    133s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:07:30    133s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:07:30    133s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:07:30    133s] AoF 3029.5830um
[10/10 16:07:30    133s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[10/10 16:07:30    133s] [GPS-DRV] Optimizer inputs ============================= 
[10/10 16:07:30    133s] [GPS-DRV] drvFixingStage: Small Scale
[10/10 16:07:30    133s] [GPS-DRV] costLowerBound: 0.1
[10/10 16:07:30    133s] [GPS-DRV] setupTNSCost  : 1
[10/10 16:07:30    133s] [GPS-DRV] maxIter       : 3
[10/10 16:07:30    133s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[10/10 16:07:30    133s] [GPS-DRV] Optimizer parameters ============================= 
[10/10 16:07:30    133s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[10/10 16:07:30    133s] [GPS-DRV] maxDensity (design): 0.95
[10/10 16:07:30    133s] [GPS-DRV] maxLocalDensity: 0.98
[10/10 16:07:30    133s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[10/10 16:07:30    133s] [GPS-DRV] Dflt RT Characteristic Length 1281.71um AoF 3029.58um x 1
[10/10 16:07:30    133s] [GPS-DRV] isCPECostingOn: false
[10/10 16:07:30    133s] [GPS-DRV] all active and enabled setup drv original views
[10/10 16:07:30    133s] [GPS-DRV]     tt_v1.8_25C_Nominal_25_func
[10/10 16:07:30    133s] [GPS-DRV] All active and enabled setup views
[10/10 16:07:30    133s] [GPS-DRV]     tt_v1.8_25C_Nominal_25_func
[10/10 16:07:30    133s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxTranMarginIPO: 0.2
[10/10 16:07:30    133s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxCapMarginIPO: 0.2
[10/10 16:07:30    133s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[10/10 16:07:30    133s] [GPS-DRV] inPostEcoStage
[10/10 16:07:30    133s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[10/10 16:07:30    133s] [GPS-DRV] timing-driven DRV settings {1 1 1 0 1 0}
[10/10 16:07:30    133s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[10/10 16:07:30    133s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 1.11839e-10; DynamicP: 5.7132e+06)DBU
[10/10 16:07:30    133s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/10 16:07:30    133s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/10 16:07:30    133s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/10 16:07:30    133s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/10 16:07:30    133s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/10 16:07:30    133s] Info: violation cost 58.268543 (cap = 0.000000, tran = 58.268543, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:07:30    133s] |    22|    24|    -0.65|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  2.54%|          |         |
[10/10 16:07:30    134s] Info: violation cost 4.912500 (cap = 0.000000, tran = 4.912500, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:07:30    134s] |    17|    17|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|      25|       2|      13|  2.59%| 0:00:00.0|  2982.3M|
[10/10 16:07:30    134s] Info: violation cost 0.140625 (cap = 0.000000, tran = 0.140625, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:07:30    134s] |     9|     9|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       3|       0|      13|  2.63%| 0:00:00.0|  2982.4M|
[10/10 16:07:30    134s] Info: violation cost 0.037500 (cap = 0.000000, tran = 0.037500, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:07:30    134s] |     5|     5|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       2|       0|       2|  2.65%| 0:00:00.0|  2982.4M|
[10/10 16:07:30    134s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/10 16:07:30    134s] 
[10/10 16:07:30    134s] ###############################################################################
[10/10 16:07:30    134s] #
[10/10 16:07:30    134s] #  Large fanout net report:  
[10/10 16:07:30    134s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[10/10 16:07:30    134s] #     - current density: 2.65
[10/10 16:07:30    134s] #
[10/10 16:07:30    134s] #  List of high fanout nets:
[10/10 16:07:30    134s] #
[10/10 16:07:30    134s] ###############################################################################
[10/10 16:07:30    134s] Finished writing unified metrics of routing constraints.
[10/10 16:07:30    134s] Bottom Preferred Layer:
[10/10 16:07:30    134s] +-------------+------------+----------+
[10/10 16:07:30    134s] |    Layer    |   CCOpt    |   Rule   |
[10/10 16:07:30    134s] +-------------+------------+----------+
[10/10 16:07:30    134s] | met3 (z=3)  |          1 | default  |
[10/10 16:07:30    134s] +-------------+------------+----------+
[10/10 16:07:30    134s] Via Pillar Rule:
[10/10 16:07:30    134s]     None
[10/10 16:07:30    134s] 
[10/10 16:07:30    134s] 
[10/10 16:07:30    134s] =======================================================================
[10/10 16:07:30    134s]                 Reasons for remaining drv violations
[10/10 16:07:30    134s] =======================================================================
[10/10 16:07:30    134s] *info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
[10/10 16:07:30    134s] 
[10/10 16:07:30    134s] MultiBuffering failure reasons
[10/10 16:07:30    134s] ------------------------------------------------
[10/10 16:07:30    134s] *info:     5 net(s): Could not be fixed because the gain is not enough.
[10/10 16:07:30    134s] 
[10/10 16:07:30    134s] SingleBuffering failure reasons
[10/10 16:07:30    134s] ------------------------------------------------
[10/10 16:07:30    134s] *info:     5 net(s): Could not be fixed because of the buffering solution introduces DRV degradation.
[10/10 16:07:30    134s] 
[10/10 16:07:30    134s] Resizing failure reasons
[10/10 16:07:30    134s] ------------------------------------------------
[10/10 16:07:30    134s] *info:     5 net(s): Could not be fixed because no move is found.
[10/10 16:07:30    134s] 
[10/10 16:07:30    134s] 
[10/10 16:07:30    134s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=2982.4M) ***
[10/10 16:07:30    134s] 
[10/10 16:07:30    134s] Total-nets :: 1094, Stn-nets :: 154, ratio :: 14.0768 %, Total-len 142245, Stn-len 17500.4
[10/10 16:07:30    134s] CSM is empty.
[10/10 16:07:30    134s] CSM is empty.
[10/10 16:07:30    134s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 962
[10/10 16:07:30    134s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2982.4M, EPOCH TIME: 1760126850.943005
[10/10 16:07:30    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1566).
[10/10 16:07:30    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:30    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:30    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:30    134s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2971.5M, EPOCH TIME: 1760126850.947687
[10/10 16:07:30    134s] Memory usage before memory release/compaction is 2971.5
[10/10 16:07:30    134s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:07:30    134s] Memory usage at end of DPlace-Cleanup is 2971.5M.
[10/10 16:07:30    134s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.Ih7Mf014Zp.11
[10/10 16:07:30    134s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:02:15.6/0:03:04.8 (0.7), mem = 2971.5M
[10/10 16:07:30    134s] 
[10/10 16:07:30    134s] =============================================================================================
[10/10 16:07:30    134s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              25.11-s102_1
[10/10 16:07:30    134s] =============================================================================================
[10/10 16:07:30    134s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:07:30    134s] ---------------------------------------------------------------------------------------------
[10/10 16:07:30    134s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:30    134s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.7
[10/10 16:07:30    134s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.1
[10/10 16:07:30    134s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:30    134s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:07:30    134s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:30    134s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[10/10 16:07:30    134s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[10/10 16:07:30    134s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:30    134s] [ OptEval                ]      4   0:00:00.4  (  35.0 % )     0:00:00.4 /  0:00:00.4    1.0
[10/10 16:07:30    134s] [ OptCommit              ]      4   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.6
[10/10 16:07:30    134s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[10/10 16:07:30    134s] [ IncrDelayCalc          ]     20   0:00:00.1  (   8.6 % )     0:00:00.1 /  0:00:00.1    1.1
[10/10 16:07:30    134s] [ DrvFindVioNets         ]      4   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.8
[10/10 16:07:30    134s] [ DrvComputeSummary      ]      4   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:30    134s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.1    1.2
[10/10 16:07:30    134s] [ TimingUpdate           ]      3   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:07:30    134s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:07:30    134s] [ MISC                   ]          0:00:00.4  (  35.8 % )     0:00:00.4 /  0:00:00.4    1.0
[10/10 16:07:30    134s] ---------------------------------------------------------------------------------------------
[10/10 16:07:30    134s]  DrvOpt #4 TOTAL                    0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[10/10 16:07:30    134s] ---------------------------------------------------------------------------------------------
[10/10 16:07:30    134s] Begin: Collecting metrics
[10/10 16:07:31    134s] 
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |           |   -0.599 |           |       -9 |        2.20 |      |       | 0:00:02  |        2944 |   67 |  92 |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2949 |      |     |
| drv_fixing              |           |          |           |          |             |      |       | 0:00:01  |        2949 |      |     |
| drv_fixing_2            |     0.000 |   -0.240 |         0 |       -3 |        2.57 |      |       | 0:00:02  |        2966 |   36 |   0 |
| global_opt              |           |   -0.046 |           |       -0 |        2.58 |      |       | 0:00:02  |        2963 |      |     |
| area_reclaiming         |     0.000 |   -0.022 |         0 |       -0 |        2.47 |      |       | 0:00:05  |        2966 |      |     |
| incremental_replacement |    -0.087 |   -0.087 |           |       -0 |             | 0.26 |  0.26 | 0:00:11  |        2973 |      |     |
| drv_fixing_3            |    -0.087 |   -0.087 |        -0 |       -0 |        2.67 |      |       | 0:00:02  |        2968 |    0 |   0 |
| tns_fixing              |    -0.021 |   -0.021 |        -0 |       -0 |        2.69 |      |       | 0:00:03  |        2982 |      |     |
| wns_fixing              |     0.046 |    0.046 |         0 |        0 |        2.73 |      |       | 0:00:20  |        2998 |      |     |
| area_reclaiming_2       |     0.002 |    0.002 |         0 |        0 |        2.64 |      |       | 0:00:03  |        2970 |      |     |
| area_reclaiming_3       |     0.000 |    0.000 |         0 |        0 |        2.54 |      |       | 0:00:03  |        2970 |      |     |
| drv_eco_fixing          |     0.000 |    0.000 |         0 |        0 |        2.65 |      |       | 0:00:02  |        2971 |    5 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[10/10 16:07:31    134s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=2971.5M, current mem=2971.5M)

[10/10 16:07:31    134s] End: Collecting metrics
[10/10 16:07:31    134s] End: GigaOpt postEco DRV Optimization
[10/10 16:07:31    134s] **WARN: (IMPOPT-7329):	Skipping place_detail due to user configuration.
[10/10 16:07:31    134s] Begin: Collecting metrics
[10/10 16:07:31    135s] 
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |           |   -0.599 |           |       -9 |        2.20 |      |       | 0:00:02  |        2944 |   67 |  92 |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2949 |      |     |
| drv_fixing              |           |          |           |          |             |      |       | 0:00:01  |        2949 |      |     |
| drv_fixing_2            |     0.000 |   -0.240 |         0 |       -3 |        2.57 |      |       | 0:00:02  |        2966 |   36 |   0 |
| global_opt              |           |   -0.046 |           |       -0 |        2.58 |      |       | 0:00:02  |        2963 |      |     |
| area_reclaiming         |     0.000 |   -0.022 |         0 |       -0 |        2.47 |      |       | 0:00:05  |        2966 |      |     |
| incremental_replacement |    -0.087 |   -0.087 |           |       -0 |             | 0.26 |  0.26 | 0:00:11  |        2973 |      |     |
| drv_fixing_3            |    -0.087 |   -0.087 |        -0 |       -0 |        2.67 |      |       | 0:00:02  |        2968 |    0 |   0 |
| tns_fixing              |    -0.021 |   -0.021 |        -0 |       -0 |        2.69 |      |       | 0:00:03  |        2982 |      |     |
| wns_fixing              |     0.046 |    0.046 |         0 |        0 |        2.73 |      |       | 0:00:20  |        2998 |      |     |
| area_reclaiming_2       |     0.002 |    0.002 |         0 |        0 |        2.64 |      |       | 0:00:03  |        2970 |      |     |
| area_reclaiming_3       |     0.000 |    0.000 |         0 |        0 |        2.54 |      |       | 0:00:03  |        2970 |      |     |
| drv_eco_fixing          |     0.000 |    0.000 |         0 |        0 |        2.65 |      |       | 0:00:02  |        2971 |    5 |   0 |
| legalization            |           |          |           |          |             |      |       | 0:00:00  |        2971 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[10/10 16:07:31    135s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2971.5M, current mem=2971.5M)

[10/10 16:07:31    135s] End: Collecting metrics
[10/10 16:07:31    135s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[10/10 16:07:31    135s] GigaOpt: Skipping nonLegal postEco optimization
[10/10 16:07:31    135s] Design TNS changes after trial route: 0.000 -> 0.000
[10/10 16:07:31    135s] GigaOpt: Skipping post-eco TNS optimization
[10/10 16:07:31    135s] Register exp ratio and priority group on 0 nets on 1396 nets : 
[10/10 16:07:31    135s] 
[10/10 16:07:31    135s] Active setup views:
[10/10 16:07:31    135s]  tt_v1.8_25C_Nominal_25_func
[10/10 16:07:31    135s]   Dominating endpoints: 0
[10/10 16:07:31    135s]   Dominating TNS: -0.000
[10/10 16:07:31    135s] 
[10/10 16:07:31    135s] Extraction called for design 'top_lvl' of instances=962 and nets=1446 using extraction engine 'pre_route' .
[10/10 16:07:31    135s] pre_route RC Extraction called for design top_lvl.
[10/10 16:07:31    135s] RC Extraction called in multi-corner(1) mode.
[10/10 16:07:31    135s] RCMode: PreRoute
[10/10 16:07:31    135s]       RC Corner Indexes            0   
[10/10 16:07:31    135s] Capacitance Scaling Factor   : 1.00000 
[10/10 16:07:31    135s] Resistance Scaling Factor    : 1.00000 
[10/10 16:07:31    135s] Clock Cap. Scaling Factor    : 1.00000 
[10/10 16:07:31    135s] Clock Res. Scaling Factor    : 1.00000 
[10/10 16:07:31    135s] Shrink Factor                : 1.00000
[10/10 16:07:31    135s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/10 16:07:31    135s] Using Quantus QRC technology file ...
[10/10 16:07:31    135s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[10/10 16:07:31    135s] eee: escapedRCCornerName (Nominal_25C)
[10/10 16:07:31    135s] eee: pegSigSF=1.070000
[10/10 16:07:31    135s] Grid density data update skipped
[10/10 16:07:31    135s] Initializing multi-corner resistance tables ...
[10/10 16:07:31    135s] eee: Grid unit RC data computation started
[10/10 16:07:31    135s] eee: Grid unit RC data computation completed
[10/10 16:07:31    135s] eee: l=1 avDens=0.108841 usedTrk=3990.164546 availTrk=36660.637345 sigTrk=3990.164546
[10/10 16:07:31    135s] eee: l=2 avDens=0.066551 usedTrk=1179.640194 availTrk=17725.420241 sigTrk=1179.640194
[10/10 16:07:31    135s] eee: l=3 avDens=0.157263 usedTrk=1497.414321 availTrk=9521.750127 sigTrk=1497.414321
[10/10 16:07:31    135s] eee: l=4 avDens=0.047083 usedTrk=1368.769976 availTrk=29071.225188 sigTrk=1368.769976
[10/10 16:07:31    135s] eee: l=5 avDens=0.166287 usedTrk=1504.765363 availTrk=9049.180328 sigTrk=1504.765363
[10/10 16:07:31    135s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:07:31    135s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[10/10 16:07:31    135s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.297693 uaWl=0.000000 uaWlH=0.178800 aWlH=0.000000 lMod=0 pMax=0.850200 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[10/10 16:07:31    135s] eee: NetCapCache creation started. (Current Mem: 2907.230M) 
[10/10 16:07:31    135s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2907.230M) 
[10/10 16:07:31    135s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[10/10 16:07:31    135s] eee: Metal Layers Info:
[10/10 16:07:31    135s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:07:31    135s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[10/10 16:07:31    135s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:07:31    135s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[10/10 16:07:31    135s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[10/10 16:07:31    135s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[10/10 16:07:31    135s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[10/10 16:07:31    135s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[10/10 16:07:31    135s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:07:31    135s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[10/10 16:07:31    135s] eee: +-----------------------NDR Info-----------------------+
[10/10 16:07:31    135s] eee: NDR Count = 0, Fake NDR = 0
[10/10 16:07:32    135s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2907.230M)
[10/10 16:07:32    135s] Skewing Data Summary (End_of_FINAL)
[10/10 16:07:32    135s] *     Internal use : count = 0
[10/10 16:07:32    135s] 
[10/10 16:07:32    135s] Skew summary for view tt_v1.8_25C_Nominal_25_func:
[10/10 16:07:32    135s] * Accumulated skew : count = 0
[10/10 16:07:32    135s] 
[10/10 16:07:32    135s] Starting delay calculation for Setup views
[10/10 16:07:32    135s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/10 16:07:32    135s] #################################################################################
[10/10 16:07:32    135s] # Design Stage: PreRoute
[10/10 16:07:32    135s] # Design Name: top_lvl
[10/10 16:07:32    135s] # Design Mode: 130nm
[10/10 16:07:32    135s] # Analysis Mode: MMMC OCV 
[10/10 16:07:32    135s] # Parasitics Mode: No SPEF/RCDB 
[10/10 16:07:32    135s] # Signoff Settings: SI Off 
[10/10 16:07:32    135s] #################################################################################
[10/10 16:07:32    135s] Calculate early delays in OCV mode...
[10/10 16:07:32    135s] Calculate late delays in OCV mode...
[10/10 16:07:32    135s] Topological Sorting (REAL = 0:00:00.0, MEM = 2952.3M, InitMEM = 2952.3M)
[10/10 16:07:32    135s] Start delay calculation (fullDC) (1 T). (MEM=2952.29)
[10/10 16:07:32    135s] End AAE Lib Interpolated Model. (MEM=2960.398438 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:07:32    136s] Total number of fetched objects 1396
[10/10 16:07:32    136s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/10 16:07:32    136s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:07:32    136s] End delay calculation. (MEM=2969.28 CPU=0:00:00.3 REAL=0:00:00.0)
[10/10 16:07:32    136s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2969.3M) ***
[10/10 16:07:32    136s] End delay calculation (fullDC). (MEM=2969.28 CPU=0:00:00.4 REAL=0:00:00.0)
[10/10 16:07:32    136s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:02:17 mem=2969.3M)
[10/10 16:07:32    136s] OPTC: user 20.0
[10/10 16:07:32    136s] Effort level <high> specified for reg2reg path_group
[10/10 16:07:33    136s] Reported timing to dir debug
[10/10 16:07:33    136s] **opt_design ... cpu = 0:00:51, real = 0:01:36, mem = 2959.3M, totSessionCpu=0:02:18 **
[10/10 16:07:33    136s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2959.3M, EPOCH TIME: 1760126853.034832
[10/10 16:07:33    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:33    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:33    136s] 
[10/10 16:07:33    136s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:07:33    136s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:07:33    136s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.011, MEM:2959.5M, EPOCH TIME: 1760126853.046096
[10/10 16:07:33    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:404).
[10/10 16:07:33    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:34    136s] 
[10/10 16:07:34    136s] OptSummary:
[10/10 16:07:34    136s] 
[10/10 16:07:34    136s] ------------------------------------------------------------------
[10/10 16:07:34    136s]      opt_design Final Summary
[10/10 16:07:34    136s] ------------------------------------------------------------------
[10/10 16:07:34    136s] 
[10/10 16:07:34    136s] Setup views included:
[10/10 16:07:34    136s]  tt_v1.8_25C_Nominal_25_func 
[10/10 16:07:34    136s] 
[10/10 16:07:34    136s] +--------------------+---------+---------+---------+
[10/10 16:07:34    136s] |     Setup mode     |   all   | reg2reg | default |
[10/10 16:07:34    136s] +--------------------+---------+---------+---------+
[10/10 16:07:34    136s] |           WNS (ns):| -0.002  | -0.002  |  0.066  |
[10/10 16:07:34    136s] |           TNS (ns):| -0.004  | -0.004  |  0.000  |
[10/10 16:07:34    136s] |    Violating Paths:|    4    |    4    |    0    |
[10/10 16:07:34    136s] |          All Paths:|   120   |   117   |   103   |
[10/10 16:07:34    136s] +--------------------+---------+---------+---------+
[10/10 16:07:34    136s] 
[10/10 16:07:34    136s] +----------------+-------------------------------+------------------+
[10/10 16:07:34    136s] |                |              Real             |       Total      |
[10/10 16:07:34    136s] |    DRVs        +------------------+------------+------------------|
[10/10 16:07:34    136s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/10 16:07:34    136s] +----------------+------------------+------------+------------------+
[10/10 16:07:34    136s] |   max_cap      |      0 (0)       |   0.000    |[10/10 16:07:34    136s] 
      0 (0)       |
[10/10 16:07:34    136s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/10 16:07:34    136s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/10 16:07:34    136s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/10 16:07:34    136s] +----------------+------------------+------------+------------------+
[10/10 16:07:34    136s] 
[10/10 16:07:34    136s] Density: 2.645%
[10/10 16:07:34    136s] Routing Overflow: 0.13% H and 0.00% V
[10/10 16:07:34    136s] ------------------------------------------------------------------
[10/10 16:07:34    136s] Begin: Collecting metrics
[10/10 16:07:34    136s]  
[10/10 16:07:35      0s] 
[10/10 16:07:35      0s] =============================================================================================
[10/10 16:07:35      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       25.11-s102_1
[10/10 16:07:35      0s] =============================================================================================
[10/10 16:07:35      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:07:35      0s] ---------------------------------------------------------------------------------------------
[10/10 16:07:35      0s] [ MISC                   ]          0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[10/10 16:07:35      0s] ---------------------------------------------------------------------------------------------
[10/10 16:07:35      0s]  QThreadWorker #1 TOTAL             0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[10/10 16:07:35      0s] ---------------------------------------------------------------------------------------------

 
[10/10 16:07:35    137s]  ------------------------------------------------------------------------------------------------------------------------------------------ 
[10/10 16:07:35    137s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
[10/10 16:07:35    137s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
[10/10 16:07:35    137s] |-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
[10/10 16:07:35    137s] | initial_summary         |           |   -0.599 |           |       -9 |        2.20 |      |       | 0:00:02  |        2944 |   67 |  92 |
[10/10 16:07:35    137s] | simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2949 |      |     |
[10/10 16:07:35    137s] | drv_fixing              |           |          |           |          |             |      |       | 0:00:01  |        2949 |      |     |
[10/10 16:07:35    137s] | drv_fixing_2            |     0.000 |   -0.240 |         0 |       -3 |        2.57 |      |       | 0:00:02  |        2966 |   36 |   0 |
[10/10 16:07:35    137s] | global_opt              |           |   -0.046 |           |       -0 |        2.58 |      |       | 0:00:02  |        2963 |      |     |
[10/10 16:07:35    137s] | area_reclaiming         |     0.000 |   -0.022 |         0 |       -0 |        2.47 |      |       | 0:00:05  |        2966 |      |     |
[10/10 16:07:35    137s] | incremental_replacement |    -0.087 |   -0.087 |           |       -0 |             | 0.26 |  0.26 | 0:00:11  |        2973 |      |     |
[10/10 16:07:35    137s] | drv_fixing_3            |    -0.087 |   -0.087 |        -0 |       -0 |        2.67 |      |       | 0:00:02  |        2968 |    0 |   0 |
[10/10 16:07:35    137s] | tns_fixing              |    -0.021 |   -0.021 |        -0 |       -0 |        2.69 |      |       | 0:00:03  |        2982 |      |     |
[10/10 16:07:35    137s] | wns_fixing              |     0.046 |    0.046 |         0 |        0 |        2.73 |      |       | 0:00:20  |        2998 |      |     |
[10/10 16:07:35    137s] | area_reclaiming_2       |     0.002 |    0.002 |         0 |        0 |        2.64 |      |       | 0:00:03  |        2970 |      |     |
[10/10 16:07:35    137s] | area_reclaiming_3       |     0.000 |    0.000 |         0 |        0 |        2.54 |      |       | 0:00:03  |        2970 |      |     |
[10/10 16:07:35    137s] | drv_eco_fixing          |     0.000 |    0.000 |         0 |        0 |        2.65 |      |       | 0:00:02  |        2971 |    5 |   0 |
[10/10 16:07:35    137s] | legalization            |           |          |           |          |             |      |       | 0:00:00  |        2971 |      |     |
[10/10 16:07:35    137s] | final_summary           |    -0.002 |   -0.002 |           |       -0 |        2.65 |      |       | 0:00:03  |        2961 |    0 |   0 |
[10/10 16:07:35    137s]  ------------------------------------------------------------------------------------------------------------------------------------------ 
Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=2971.5M, current mem=2961.0M)

[10/10 16:07:35    137s] End: Collecting metrics
[10/10 16:07:35    137s] **opt_design ... cpu = 0:00:52, real = 0:01:38, mem = 2961.0M, totSessionCpu=0:02:18 **
[10/10 16:07:35    137s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[10/10 16:07:35    137s] Type 'man IMPOPT-3195' for more detail.
[10/10 16:07:35    137s] *** Finished opt_design ***
[10/10 16:07:35    137s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:07:35    137s] UM:*                                                                   final
[10/10 16:07:35    137s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:07:35    137s] UM:*                                                                   opt_design_prects
[10/10 16:07:35    137s] Info: final physical memory for 2 CRR processes is 949.54MB.
[10/10 16:07:38    137s] Info: Summary of CRR changes:
[10/10 16:07:38    137s]       - Timing transform commits:       1
[10/10 16:07:38    137s] 
[10/10 16:07:38    137s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:55.6 real=  0:02:19)
[10/10 16:07:38    137s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[10/10 16:07:38    137s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.9 real=0:00:01.9)
[10/10 16:07:38    137s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:07.2 real=0:00:07.2)
[10/10 16:07:38    137s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:09.0 real=0:00:09.5)
[10/10 16:07:38    137s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:02.2 real=0:00:02.3)
[10/10 16:07:38    137s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:13.4 real=0:00:20.3)
[10/10 16:07:38    137s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.0 real=0:00:02.0)
[10/10 16:07:38    137s] Deleting Lib Analyzer.
[10/10 16:07:38    137s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/10 16:07:38    137s] clean pInstBBox. size 0
[10/10 16:07:38    137s] Cell top_lvl LLGs are deleted
[10/10 16:07:38    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:38    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:07:38    137s] 
[10/10 16:07:38    137s] TimeStamp Deleting Cell Server Begin ...
[10/10 16:07:38    137s] 
[10/10 16:07:38    137s] TimeStamp Deleting Cell Server End ...
[10/10 16:07:38    137s] Disable CTE adjustment.
[10/10 16:07:38    137s] Disable Layer aware incrSKP.
[10/10 16:07:38    137s] Info: pop threads available for lower-level modules during optimization.
[10/10 16:07:38    137s] #optDebug: fT-D <X 1 0 0 0>
[10/10 16:07:38    137s] #optDebug: fT-D <X 1 0 0 0>
[10/10 16:07:38    137s] VSMManager cleared!
[10/10 16:07:38    137s] **place_opt_design ... cpu = 0:01:00, real = 0:01:50, mem = 2905.1M **
[10/10 16:07:38    137s] *** Finished GigaPlace ***
[10/10 16:07:38    137s] 
[10/10 16:07:38    137s] *** Summary of all messages that are not suppressed in this session:
[10/10 16:07:38    137s] Severity  ID               Count  Summary                                  
[10/10 16:07:38    137s] WARNING   IMPPTN-1250          3  Pin placement has been enabled on metal ...
[10/10 16:07:38    137s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[10/10 16:07:38    137s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[10/10 16:07:38    137s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[10/10 16:07:38    137s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[10/10 16:07:38    137s] WARNING   IMPOPT-7329          1  Skipping place_detail due to user config...
[10/10 16:07:38    137s] *** Message Summary: 9 warning(s), 2 error(s)
[10/10 16:07:38    137s] 
[10/10 16:07:38    137s] *** place_opt_design #1 [finish] () : cpu/real = 0:01:00.1/0:01:49.9 (0.5), totSession cpu/real = 0:02:18.7/0:03:12.4 (0.7), mem = 2905.1M
[10/10 16:07:38    137s] 
[10/10 16:07:38    137s] =============================================================================================
[10/10 16:07:38    137s]  Final TAT Report : place_opt_design #1                                         25.11-s102_1
[10/10 16:07:38    137s] =============================================================================================
[10/10 16:07:38    137s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:07:38    137s] ---------------------------------------------------------------------------------------------
[10/10 16:07:38    137s] [ InitOpt                ]      1   0:00:36.3  (  33.1 % )     0:00:38.6 /  0:00:03.2    0.1
[10/10 16:07:38    137s] [ WnsOpt                 ]      1   0:00:19.9  (  18.1 % )     0:00:20.0 /  0:00:13.1    0.7
[10/10 16:07:38    137s] [ TnsOpt                 ]      1   0:00:01.8  (   1.7 % )     0:00:02.0 /  0:00:02.0    1.0
[10/10 16:07:38    137s] [ GlobalOpt              ]      1   0:00:01.6  (   1.5 % )     0:00:01.7 /  0:00:01.7    1.0
[10/10 16:07:38    137s] [ DrvOpt                 ]      4   0:00:05.2  (   4.8 % )     0:00:05.4 /  0:00:05.3    1.0
[10/10 16:07:38    137s] [ SimplifyNetlist        ]      1   0:00:00.7  (   0.7 % )     0:00:00.8 /  0:00:00.8    1.0
[10/10 16:07:38    137s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.8
[10/10 16:07:38    137s] [ AreaOpt                ]      3   0:00:09.3  (   8.4 % )     0:00:09.5 /  0:00:09.5    1.0
[10/10 16:07:38    137s] [ ExcludedClockNetOpt    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:07:38    137s] [ ViewPruning            ]     11   0:00:00.1  (   0.1 % )     0:00:00.4 /  0:00:00.4    0.9
[10/10 16:07:38    137s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.1 % )     0:00:02.8 /  0:00:01.5    0.5
[10/10 16:07:38    137s] [ MetricReport           ]     15   0:00:05.4  (   4.9 % )     0:00:05.4 /  0:00:03.8    0.7
[10/10 16:07:38    137s] [ DrvReport              ]      3   0:00:01.3  (   1.2 % )     0:00:01.3 /  0:00:00.1    0.1
[10/10 16:07:38    137s] [ SlackTraversorInit     ]     16   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.8
[10/10 16:07:38    137s] [ PowerInterfaceInit     ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[10/10 16:07:38    137s] [ PlacerInterfaceInit    ]      3   0:00:00.1  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:07:38    137s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[10/10 16:07:38    137s] [ GlobalPlace            ]      1   0:00:08.0  (   7.3 % )     0:00:08.9 /  0:00:07.3    0.8
[10/10 16:07:38    137s] [ IncrReplace            ]      1   0:00:07.6  (   6.9 % )     0:00:11.4 /  0:00:10.0    0.9
[10/10 16:07:38    137s] [ RefinePlace            ]      4   0:00:00.6  (   0.6 % )     0:00:00.7 /  0:00:00.7    1.0
[10/10 16:07:38    137s] [ DetailPlaceInit        ]      6   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[10/10 16:07:38    137s] [ EarlyGlobalRoute       ]      7   0:00:02.9  (   2.6 % )     0:00:02.9 /  0:00:02.1    0.7
[10/10 16:07:38    137s] [ ExtractRC              ]      3   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:07:38    137s] [ UpdateTimingGraph      ]      9   0:00:00.5  (   0.5 % )     0:00:02.9 /  0:00:02.7    1.0
[10/10 16:07:38    137s] [ FullDelayCalc          ]      3   0:00:01.6  (   1.5 % )     0:00:01.6 /  0:00:01.5    0.9
[10/10 16:07:38    137s] [ TimingUpdate           ]     87   0:00:01.9  (   1.7 % )     0:00:01.9 /  0:00:01.8    1.0
[10/10 16:07:38    137s] [ TimingReport           ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[10/10 16:07:38    137s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[10/10 16:07:38    137s] [ IncrTimingUpdate       ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:07:38    137s] [ MISC                   ]          0:00:03.9  (   3.6 % )     0:00:03.9 /  0:00:01.4    0.3
[10/10 16:07:38    137s] ---------------------------------------------------------------------------------------------
[10/10 16:07:38    137s]  place_opt_design #1 TOTAL          0:01:49.9  ( 100.0 % )     0:01:49.9 /  0:01:00.1    0.5
[10/10 16:07:38    137s] ---------------------------------------------------------------------------------------------
[10/10 16:07:38    137s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:07:38    137s] UM:*                                                                   place_opt_design
[10/10 16:07:38    137s] #% End place_opt_design (date=10/10 16:07:38, total cpu=0:01:00, real=0:01:50, peak res=3028.7M, current mem=2905.1M)
[10/10 16:07:38    137s] #@ End verbose flow_step implementation.prects.run_place_opt
[10/10 16:07:40    139s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:07:40    139s] UM:          65.74            115         -0.004 ns         -0.002 ns  run_place_opt
[10/10 16:07:44    143s] #@ Begin verbose flow_step implementation.prects.block_finish
[10/10 16:07:44    143s] @flow 2: apply {{} {
[10/10 16:07:44    143s]     #- Make sure flow_report_name is reset from any reports executed during the flow
[10/10 16:07:44    143s]     set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
[10/10 16:07:44    143s]     #- Set DB for handoff to Innovus
[10/10 16:07:44    143s]     if {[is_flow -inside flow:syn_opt]} {
[10/10 16:07:44    143s]       set_db flow_write_db_common true
[10/10 16:07:44    143s]     }
[10/10 16:07:44    143s]   
[10/10 16:07:44    143s]     #- Set value for SPEF output file generation
[10/10 16:07:44    143s]     if {[get_db flow_branch] ne ""} {
[10/10 16:07:44    143s]       set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
[10/10 16:07:44    143s]     } else {
[10/10 16:07:44    143s]       set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
[10/10 16:07:44    143s]     }
[10/10 16:07:44    143s]     set_db flow_spef_directory $out_dir
[10/10 16:07:44    143s]   
[10/10 16:07:44    143s]     #- Store non-default root attributes to metrics
[10/10 16:07:44    143s]     catch {report_obj -tcl} flow_root_config
[10/10 16:07:44    143s]     if {[dict exists $flow_root_config root:/]} {
[10/10 16:07:44    143s]       set flow_root_config [dict get $flow_root_config root:/]
[10/10 16:07:44    143s]     } elseif {[dict exists $flow_root_config root:]} {
[10/10 16:07:44    143s]       set flow_root_config [dict get $flow_root_config root:]
[10/10 16:07:44    143s]     } else {
[10/10 16:07:44    143s]     }
[10/10 16:07:44    143s]     foreach key [dict keys $flow_root_config] {
[10/10 16:07:44    143s]       if {[string length [dict get $flow_root_config $key]] > 200} {
[10/10 16:07:44    143s]         dict set flow_root_config $key "\[long value truncated\]"
[10/10 16:07:44    143s]       }
[10/10 16:07:44    143s]     }
[10/10 16:07:44    143s]     set_metric -name flow.root_config -value $flow_root_config
[10/10 16:07:44    143s]   }}
[10/10 16:07:45    143s] #@ End verbose flow_step implementation.prects.block_finish
[10/10 16:07:46    145s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:07:46    145s] UM:           6.13              5                                      block_finish
[10/10 16:07:46    145s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/10 16:07:46    145s] #% Begin save design ... (date=10/10 16:07:46, mem=2952.8M)
[10/10 16:07:46    145s] % Begin Save ccopt configuration ... (date=10/10 16:07:46, mem=2952.8M)
[10/10 16:07:46    145s] % End Save ccopt configuration ... (date=10/10 16:07:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2953.4M, current mem=2953.4M)
[10/10 16:07:46    145s] % Begin Save netlist data ... (date=10/10 16:07:46, mem=2953.4M)
[10/10 16:07:46    145s] Writing Binary DB to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.v.bin in single-threaded mode...
[10/10 16:07:46    145s] % End Save netlist data ... (date=10/10 16:07:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2953.4M, current mem=2953.4M)
[10/10 16:07:46    145s] Saving symbol-table file ...
[10/10 16:07:46    145s] Saving congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.route.congmap.gz ...
[10/10 16:07:47    145s] % Begin Save AAE data ... (date=10/10 16:07:46, mem=2953.7M)
[10/10 16:07:47    145s] Saving AAE Data ...
[10/10 16:07:47    145s] % End Save AAE data ... (date=10/10 16:07:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=2955.9M, current mem=2955.9M)
[10/10 16:07:47    145s] Saving preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/gui.pref.tcl ...
[10/10 16:07:47    145s] Saving mode setting ...
[10/10 16:07:47    145s] Saving root attributes to be loaded post write_db ...
[10/10 16:07:47    146s] **WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
[10/10 16:07:47    146s] Saving global file ...
[10/10 16:07:48    146s] Saving root attributes to be loaded previous write_db ...
[10/10 16:07:49    147s] % Begin Save floorplan data ... (date=10/10 16:07:49, mem=2953.4M)
[10/10 16:07:49    147s] Saving floorplan file ...
[10/10 16:07:49    147s] Convert 0 swires and 0 svias from compressed groups
[10/10 16:07:49    147s] % End Save floorplan data ... (date=10/10 16:07:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=2954.0M, current mem=2954.0M)
[10/10 16:07:49    147s] Saving PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:07:49 2025)
[10/10 16:07:49    147s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2954.0M) ***
[10/10 16:07:49    147s] *info - save blackBox cells to lef file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.bbox.lef
[10/10 16:07:49    147s] Saving Drc markers ...
[10/10 16:07:49    147s] ... 404 markers are saved ...
[10/10 16:07:49    147s] ... 0 geometry drc markers are saved ...
[10/10 16:07:49    147s] ... 0 antenna drc markers are saved ...
[10/10 16:07:49    147s] % Begin Save placement data ... (date=10/10 16:07:49, mem=2954.2M)
[10/10 16:07:49    147s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/10 16:07:49    147s] Save Adaptive View Pruning View Names to Binary file
[10/10 16:07:49    147s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2954.3M) ***
[10/10 16:07:49    147s] % End Save placement data ... (date=10/10 16:07:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=2954.3M, current mem=2954.3M)
[10/10 16:07:49    147s] % Begin Save routing data ... (date=10/10 16:07:49, mem=2954.3M)
[10/10 16:07:49    147s] Saving route file ...
[10/10 16:07:49    147s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2955.4M) ***
[10/10 16:07:49    147s] % End Save routing data ... (date=10/10 16:07:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=2954.4M, current mem=2954.4M)
[10/10 16:07:50    147s] Saving property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.prop
[10/10 16:07:50    147s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2957.5M) ***
[10/10 16:07:50    147s] Saving rc congestion map /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.congmap.gz ...
[10/10 16:07:50    147s] Saving preRoute extracted patterns in file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.techData.gz' ...
[10/10 16:07:50    147s] Saving preRoute extraction data in directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/extraction/' ...
[10/10 16:07:50    147s] eee: Checksum of RC Grid density data=60
[10/10 16:07:50    148s] % Begin Save power constraints data ... (date=10/10 16:07:50, mem=2957.7M)
[10/10 16:07:50    148s] % End Save power constraints data ... (date=10/10 16:07:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=2957.7M, current mem=2957.7M)
[10/10 16:07:51    148s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[10/10 16:07:51    148s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[10/10 16:07:52    148s] Generated self-contained design prects.enc_2
[10/10 16:07:52    148s] #% End save design ... (date=10/10 16:07:52, total cpu=0:00:03.4, real=0:00:06.0, peak res=2968.4M, current mem=2968.4M)
[10/10 16:07:52    148s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/10 16:07:52    148s] 
[10/10 16:07:52    148s] *** Summary of all messages that are not suppressed in this session:
[10/10 16:07:52    148s] Severity  ID               Count  Summary                                  
[10/10 16:07:52    148s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[10/10 16:07:52    148s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[10/10 16:07:52    148s] *** Message Summary: 3 warning(s), 0 error(s)
[10/10 16:07:52    148s] 
[10/10 16:07:52    149s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:07:52    149s] UM:*                                                                   write_db
[10/10 16:07:57    154s] #@ Begin verbose flow_step implementation.prects.write_output_screenshot
[10/10 16:07:57    154s] @flow 2: set inputstring [get_db flow_starting_db]
[10/10 16:07:57    154s] @flow 3: set stepname [lindex $inputstring [expr {[llength stepname]}]]
[10/10 16:07:57    154s] @flow 4: set filename [file tail $stepname]
[10/10 16:07:57    154s] @flow 5: set rootname [file rootname $filename]
[10/10 16:07:57    154s] @flow 6: set outfile "./output/screenshots/${rootname}.gif"
[10/10 16:07:57    154s] @flow 7: # Define the directory name
[10/10 16:07:57    154s] @flow 8: set dirName "output/screenshots"
[10/10 16:07:57    154s] @flow 10: # Check if the directory exists
[10/10 16:07:57    154s] @flow 11: if {![file exists $dirName]} {...
[10/10 16:07:57    154s] @flow 15: } else {
[10/10 16:07:57    154s] @flow 16: puts "Directory '$dirName' already exists."
[10/10 16:07:57    154s] Directory 'output/screenshots' already exists.
[10/10 16:07:57    154s] @flow 17: }
[10/10 16:07:57    154s] @@flow 18: write_to_gif $outfile
[10/10 16:07:58    154s] #@ End verbose flow_step implementation.prects.write_output_screenshot
[10/10 16:07:59    155s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:07:59    155s] UM:           5.97              6                                      write_output_screenshot
[10/10 16:08:04    160s] #@ Begin verbose flow_step implementation.prects.schedule_prects_report_prects
[10/10 16:08:04    160s] @@flow 2: schedule_flow -flow report_prects -include_in_metrics
[10/10 16:08:04    160s] #@ End verbose flow_step implementation.prects.schedule_prects_report_prects
[10/10 16:08:09    165s] 
[10/10 16:08:09    165s] Program version = 25.11-s102_1
[10/10 16:08:09    165s] Working directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
[10/10 16:08:09    165s] Databases directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs
[10/10 16:08:09    165s] Starting time = Oct 10, 2025 16:05:14
[10/10 16:08:09    165s] Ending time = Oct 10, 2025 16:08:09
[10/10 16:08:09    165s] 
[10/10 16:08:09    165s] Run Flow Summary
[10/10 16:08:09    165s] ---------------------
[10/10 16:08:09    165s] 
[10/10 16:08:09    165s] Steps run:  implementation.prects.block_start implementation.prects.init_innovus.init_innovus_yaml implementation.prects.init_innovus.init_innovus_user implementation.prects.add_clock_spec implementation.prects.add_clock_route_types implementation.prects.commit_route_types implementation.prects.run_place_opt implementation.prects.block_finish implementation.prects.write_output_screenshot implementation.prects.schedule_prects_report_prects
[10/10 16:08:09    165s] 
[10/10 16:08:09    165s] Step status:
[10/10 16:08:09    165s]      implementation.prects.block_start                            success
[10/10 16:08:09    165s]      implementation.prects.init_innovus.init_innovus_yaml         success
[10/10 16:08:09    165s]      implementation.prects.init_innovus.init_innovus_user         success
[10/10 16:08:09    165s]      implementation.prects.add_clock_spec                         success
[10/10 16:08:09    165s]      implementation.prects.add_clock_route_types                  success
[10/10 16:08:09    165s]      implementation.prects.commit_route_types                     success
[10/10 16:08:09    165s]      implementation.prects.run_place_opt                          success
[10/10 16:08:09    165s]      implementation.prects.block_finish                           success
[10/10 16:08:09    165s]      implementation.prects.write_output_screenshot                success
[10/10 16:08:09    165s]      implementation.prects.schedule_prects_report_prects          success
[10/10 16:08:09    165s] 
[10/10 16:08:09    165s]  ---------------------------------------------------------------------------------------------------- 
[10/10 16:08:09    165s] | Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
[10/10 16:08:09    165s] |-------------+------------------+-------------------+-----------------------+-----------------------|
[10/10 16:08:09    165s] | syn_generic | 0:03:00          | 0:03:10           |                    -3 |                -0.205 |
[10/10 16:08:09    165s] | syn_map     | 0:01:55          | 0:02:02           |                    -0 |                -0.069 |
[10/10 16:08:09    165s] | syn_opt     | 0:01:51          | 0:01:58           |                     0 |                 0.000 |
[10/10 16:08:09    165s] | floorplan   | 0:01:24          | 0:01:26           |                       |                       |
[10/10 16:08:09    165s] | prects      | 0:02:31          | 0:03:24           |                    -0 |                -0.002 |
[10/10 16:08:09    165s]  ---------------------------------------------------------------------------------------------------- 
[10/10 16:08:09    165s] 
[10/10 16:08:09    165s] *** Summary of all messages that are not suppressed in this session:
[10/10 16:08:09    165s] Severity  ID               Count  Summary                                  
[10/10 16:08:09    165s] WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
[10/10 16:08:09    165s] WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
[10/10 16:08:09    165s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[10/10 16:08:09    165s] WARNING   IMPDBTCL-321        12  The attribute '%s' still works but will ...
[10/10 16:08:09    165s] WARNING   IMPPTN-1250          3  Pin placement has been enabled on metal ...
[10/10 16:08:09    165s] WARNING   IMPDB-6501           3  "set_db design_process_node" will be obs...
[10/10 16:08:09    165s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[10/10 16:08:09    165s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[10/10 16:08:09    165s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[10/10 16:08:09    165s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[10/10 16:08:09    165s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[10/10 16:08:09    165s] WARNING   IMPOPT-7329          1  Skipping place_detail due to user config...
[10/10 16:08:09    165s] ERROR     IMPOAX-124           2  OpenAccess (OA) shared library installat...
[10/10 16:08:09    165s] ERROR     IMPOAX-332           2  Failed to initialize OpenAccess (OA) dat...
[10/10 16:08:09    165s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[10/10 16:08:09    165s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[10/10 16:08:09    165s] *** Message Summary: 156 warning(s), 6 error(s)
[10/10 16:08:09    165s] 
[10/10 16:08:09    165s] 
[10/10 16:08:09    165s] *** Memory Usage v#1 (Current mem = 3158.020M, initial mem = 944.137M) ***
