$date
	Sat Feb  8 19:04:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DECODER3TO8_TB $end
$var wire 1 ! d7 $end
$var wire 1 " d6 $end
$var wire 1 # d5 $end
$var wire 1 $ d4 $end
$var wire 1 % d3 $end
$var wire 1 & d2 $end
$var wire 1 ' d1 $end
$var wire 1 ( d0 $end
$var reg 1 ) a $end
$var reg 1 * b $end
$var reg 1 + c $end
$scope module uut $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 + c $end
$var wire 1 ( d0 $end
$var wire 1 ' d1 $end
$var wire 1 & d2 $end
$var wire 1 % d3 $end
$var wire 1 $ d4 $end
$var wire 1 # d5 $end
$var wire 1 " d6 $end
$var wire 1 ! d7 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
0(
1'
1+
#20000
0(
1&
0'
1*
0+
#30000
0&
1%
1+
#40000
1$
0%
1)
0*
0+
#50000
0$
1#
1+
#60000
0$
1"
0#
1*
0+
#70000
0"
1!
1+
#80000
