Loading plugins phase: Elapsed time ==> 0s.152ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\sdysart\Documents\UACS\UACS\FSK\FSKTx.cydsn\FSKTx.cyprj -d CY8C5888LTI-LP097 -s C:\Users\sdysart\Documents\UACS\UACS\FSK\FSKTx.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.528ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.077ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  FSKTx.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\FSK\FSKTx.cydsn\FSKTx.cyprj -dcpsoc3 FSKTx.v -verilog
======================================================================

======================================================================
Compiling:  FSKTx.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\FSK\FSKTx.cydsn\FSKTx.cyprj -dcpsoc3 FSKTx.v -verilog
======================================================================

======================================================================
Compiling:  FSKTx.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\FSK\FSKTx.cydsn\FSKTx.cyprj -dcpsoc3 -verilog FSKTx.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Mar 21 20:38:31 2018


======================================================================
Compiling:  FSKTx.v
Program  :   vpp
Options  :    -yv2 -q10 FSKTx.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Mar 21 20:38:31 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'FSKTx.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  FSKTx.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\FSK\FSKTx.cydsn\FSKTx.cyprj -dcpsoc3 -verilog FSKTx.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Mar 21 20:38:31 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\sdysart\Documents\UACS\UACS\FSK\FSKTx.cydsn\codegentemp\FSKTx.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\sdysart\Documents\UACS\UACS\FSK\FSKTx.cydsn\codegentemp\FSKTx.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  FSKTx.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\FSK\FSKTx.cydsn\FSKTx.cyprj -dcpsoc3 -verilog FSKTx.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Mar 21 20:38:36 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\sdysart\Documents\UACS\UACS\FSK\FSKTx.cydsn\codegentemp\FSKTx.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\sdysart\Documents\UACS\UACS\FSK\FSKTx.cydsn\codegentemp\FSKTx.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\HighF_OnePWM:PWMUDB:km_run\
	\HighF_OnePWM:PWMUDB:ctrl_cmpmode2_2\
	\HighF_OnePWM:PWMUDB:ctrl_cmpmode2_1\
	\HighF_OnePWM:PWMUDB:ctrl_cmpmode2_0\
	\HighF_OnePWM:PWMUDB:ctrl_cmpmode1_2\
	\HighF_OnePWM:PWMUDB:ctrl_cmpmode1_1\
	\HighF_OnePWM:PWMUDB:ctrl_cmpmode1_0\
	\HighF_OnePWM:PWMUDB:capt_rising\
	\HighF_OnePWM:PWMUDB:capt_falling\
	\HighF_OnePWM:PWMUDB:trig_rise\
	\HighF_OnePWM:PWMUDB:trig_fall\
	\HighF_OnePWM:PWMUDB:sc_kill\
	\HighF_OnePWM:PWMUDB:min_kill\
	\HighF_OnePWM:PWMUDB:km_tc\
	\HighF_OnePWM:PWMUDB:db_tc\
	\HighF_OnePWM:PWMUDB:dith_sel\
	\HighF_OnePWM:PWMUDB:compare2\
	Net_1489
	Net_1490
	\HighF_OnePWM:PWMUDB:MODULE_1:b_31\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_30\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_29\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_28\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_27\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_26\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_25\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_24\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_23\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_22\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_21\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_20\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_19\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_18\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_17\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_16\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_15\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_14\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_13\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_12\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_11\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_10\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_9\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_8\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_7\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_6\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_5\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_4\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_3\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_2\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_1\
	\HighF_OnePWM:PWMUDB:MODULE_1:b_0\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1491
	\HighF_OnePWM:Net_113\
	\HighF_OnePWM:Net_107\
	\HighF_OnePWM:Net_114\
	\HighF_ZeroPWM:PWMUDB:km_run\
	\HighF_ZeroPWM:PWMUDB:ctrl_cmpmode2_2\
	\HighF_ZeroPWM:PWMUDB:ctrl_cmpmode2_1\
	\HighF_ZeroPWM:PWMUDB:ctrl_cmpmode2_0\
	\HighF_ZeroPWM:PWMUDB:ctrl_cmpmode1_2\
	\HighF_ZeroPWM:PWMUDB:ctrl_cmpmode1_1\
	\HighF_ZeroPWM:PWMUDB:ctrl_cmpmode1_0\
	\HighF_ZeroPWM:PWMUDB:capt_rising\
	\HighF_ZeroPWM:PWMUDB:capt_falling\
	\HighF_ZeroPWM:PWMUDB:trig_rise\
	\HighF_ZeroPWM:PWMUDB:trig_fall\
	\HighF_ZeroPWM:PWMUDB:sc_kill\
	\HighF_ZeroPWM:PWMUDB:min_kill\
	\HighF_ZeroPWM:PWMUDB:km_tc\
	\HighF_ZeroPWM:PWMUDB:db_tc\
	\HighF_ZeroPWM:PWMUDB:dith_sel\
	\HighF_ZeroPWM:PWMUDB:compare2\
	Net_1500
	Net_1501
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_31\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_30\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_29\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_28\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_27\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_26\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_25\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_24\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_23\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_22\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_21\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_20\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_19\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_18\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_17\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_16\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_15\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_14\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_13\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_12\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_11\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_10\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_9\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_8\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_7\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_6\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_5\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_4\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_3\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_2\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_1\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:b_0\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_31\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_30\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_29\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_28\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_27\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_26\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_25\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_24\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_31\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_30\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_29\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_28\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_27\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_26\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_25\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_24\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_23\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_22\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_21\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_20\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_19\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_18\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_17\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_16\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_15\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_14\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_13\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_12\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_11\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_10\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_9\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_8\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_7\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_6\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_5\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_4\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_3\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_2\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_1\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:b_0\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_31\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_30\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_29\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_28\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_27\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_26\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_25\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_24\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_23\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_22\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_21\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_20\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_19\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_18\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_17\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_16\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_15\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_14\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_13\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_12\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_11\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_10\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_9\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_8\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_7\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_6\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_5\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_4\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_3\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_2\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1502
	\HighF_ZeroPWM:Net_113\
	\HighF_ZeroPWM:Net_107\
	\HighF_ZeroPWM:Net_114\
	\LowF_OnePWM:PWMUDB:km_run\
	\LowF_OnePWM:PWMUDB:ctrl_cmpmode2_2\
	\LowF_OnePWM:PWMUDB:ctrl_cmpmode2_1\
	\LowF_OnePWM:PWMUDB:ctrl_cmpmode2_0\
	\LowF_OnePWM:PWMUDB:ctrl_cmpmode1_2\
	\LowF_OnePWM:PWMUDB:ctrl_cmpmode1_1\
	\LowF_OnePWM:PWMUDB:ctrl_cmpmode1_0\
	\LowF_OnePWM:PWMUDB:capt_rising\
	\LowF_OnePWM:PWMUDB:capt_falling\
	\LowF_OnePWM:PWMUDB:trig_rise\
	\LowF_OnePWM:PWMUDB:trig_fall\
	\LowF_OnePWM:PWMUDB:sc_kill\
	\LowF_OnePWM:PWMUDB:min_kill\
	\LowF_OnePWM:PWMUDB:km_tc\
	\LowF_OnePWM:PWMUDB:db_tc\
	\LowF_OnePWM:PWMUDB:dith_sel\
	\LowF_OnePWM:PWMUDB:compare2\
	Net_1016
	Net_1017
	\LowF_OnePWM:PWMUDB:MODULE_3:b_31\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_30\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_29\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_28\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_27\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_26\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_25\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_24\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_23\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_22\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_21\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_20\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_19\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_18\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_17\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_16\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_15\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_14\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_13\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_12\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_11\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_10\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_9\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_8\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_7\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_6\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_5\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_4\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_3\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_2\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_1\
	\LowF_OnePWM:PWMUDB:MODULE_3:b_0\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_31\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_30\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_29\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_28\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_27\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_26\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_25\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_24\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_31\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_30\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_29\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_28\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_27\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_26\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_25\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_24\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_23\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_22\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_21\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_20\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_19\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_18\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_17\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_16\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_15\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_14\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_13\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_12\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_11\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_10\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_9\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_8\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_7\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_6\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_5\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_4\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_3\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_2\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_1\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:b_0\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_31\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_30\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_29\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_28\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_27\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_26\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_25\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_24\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_23\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_22\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_21\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_20\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_19\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_18\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_17\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_16\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_15\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_14\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_13\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_12\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_11\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_10\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_9\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_8\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_7\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_6\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_5\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_4\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_3\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_2\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1018
	\LowF_OnePWM:Net_113\
	\LowF_OnePWM:Net_107\
	\LowF_OnePWM:Net_114\
	\LowF_ZeroPWM:PWMUDB:km_run\
	\LowF_ZeroPWM:PWMUDB:ctrl_cmpmode2_2\
	\LowF_ZeroPWM:PWMUDB:ctrl_cmpmode2_1\
	\LowF_ZeroPWM:PWMUDB:ctrl_cmpmode2_0\
	\LowF_ZeroPWM:PWMUDB:ctrl_cmpmode1_2\
	\LowF_ZeroPWM:PWMUDB:ctrl_cmpmode1_1\
	\LowF_ZeroPWM:PWMUDB:ctrl_cmpmode1_0\
	\LowF_ZeroPWM:PWMUDB:capt_rising\
	\LowF_ZeroPWM:PWMUDB:capt_falling\
	\LowF_ZeroPWM:PWMUDB:trig_rise\
	\LowF_ZeroPWM:PWMUDB:trig_fall\
	\LowF_ZeroPWM:PWMUDB:sc_kill\
	\LowF_ZeroPWM:PWMUDB:min_kill\
	\LowF_ZeroPWM:PWMUDB:km_tc\
	\LowF_ZeroPWM:PWMUDB:db_tc\
	\LowF_ZeroPWM:PWMUDB:dith_sel\
	\LowF_ZeroPWM:PWMUDB:compare2\
	Net_983
	Net_984
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_31\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_30\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_29\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_28\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_27\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_26\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_25\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_24\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_23\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_22\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_21\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_20\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_19\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_18\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_17\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_16\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_15\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_14\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_13\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_12\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_11\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_10\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_9\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_8\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_7\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_6\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_5\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_4\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_3\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_2\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_1\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:b_0\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_31\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_30\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_29\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_28\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_27\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_26\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_25\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_24\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_31\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_30\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_29\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_28\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_27\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_26\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_25\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_24\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_23\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_22\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_21\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_20\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_19\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_18\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_17\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_16\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_15\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_14\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_13\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_12\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_11\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_10\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_9\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_8\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_7\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_6\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_5\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_4\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_3\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_2\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_1\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:b_0\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_31\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_30\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_29\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_28\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_27\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_26\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_25\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_24\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_23\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_22\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_21\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_20\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_19\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_18\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_17\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_16\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_15\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_14\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_13\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_12\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_11\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_10\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_9\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_8\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_7\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_6\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_5\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_4\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_3\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_2\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_985
	\LowF_ZeroPWM:Net_113\
	\LowF_ZeroPWM:Net_107\
	\LowF_ZeroPWM:Net_114\

    Synthesized names
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_2\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_31\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_30\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_29\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_28\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_27\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_26\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_25\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_24\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_23\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_22\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_21\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_20\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_19\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_18\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_17\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_16\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_15\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_14\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_13\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_12\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_11\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_10\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_9\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_8\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_7\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_6\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_5\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_4\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_3\
	\HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_2\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_31\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_30\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_29\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_28\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_27\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_26\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_25\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_24\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_23\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_22\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_21\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_20\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_19\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_18\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_17\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_16\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_15\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_14\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_13\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_12\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_11\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_10\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_9\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_8\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_7\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_6\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_5\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_4\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_3\
	\LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_2\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_31\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_30\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_29\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_28\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_27\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_26\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_25\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_24\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_23\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_22\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_21\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_20\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_19\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_18\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_17\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_16\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_15\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_14\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_13\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_12\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_11\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_10\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_9\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_8\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_7\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_6\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_5\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_4\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_3\
	\LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_2\

Deleted 528 User equations/components.
Deleted 120 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \HighF_OnePWM:PWMUDB:hwCapture\ to zero
Aliasing \HighF_OnePWM:PWMUDB:trig_out\ to one
Aliasing \HighF_OnePWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \HighF_OnePWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \HighF_OnePWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \HighF_OnePWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \HighF_OnePWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \HighF_OnePWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \HighF_OnePWM:PWMUDB:final_kill\ to one
Aliasing \HighF_OnePWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \HighF_OnePWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \HighF_OnePWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \HighF_OnePWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \HighF_OnePWM:PWMUDB:reset\ to zero
Aliasing \HighF_OnePWM:PWMUDB:status_6\ to zero
Aliasing \HighF_OnePWM:PWMUDB:status_4\ to zero
Aliasing \HighF_OnePWM:PWMUDB:cmp2\ to zero
Aliasing \HighF_OnePWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \HighF_OnePWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \HighF_OnePWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \HighF_OnePWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \HighF_OnePWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \HighF_OnePWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \HighF_OnePWM:PWMUDB:cs_addr_0\ to zero
Aliasing \HighF_OnePWM:PWMUDB:pwm1_i\ to zero
Aliasing \HighF_OnePWM:PWMUDB:pwm2_i\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__HighF_FSKOut_net_0 to one
Aliasing tmpOE__HighF_MuxSelIn_net_0 to one
Aliasing tmpOE__HighF_MuxSelOut_net_0 to one
Aliasing \HighF_ZeroPWM:PWMUDB:hwCapture\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:trig_out\ to one
Aliasing \HighF_ZeroPWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:final_kill\ to one
Aliasing \HighF_ZeroPWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:reset\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:status_6\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:status_4\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:cmp2\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:cs_addr_0\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:pwm1_i\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:pwm2_i\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \LowF_OnePWM:PWMUDB:hwCapture\ to zero
Aliasing \LowF_OnePWM:PWMUDB:trig_out\ to one
Aliasing \LowF_OnePWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \LowF_OnePWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \LowF_OnePWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \LowF_OnePWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \LowF_OnePWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \LowF_OnePWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \LowF_OnePWM:PWMUDB:final_kill\ to one
Aliasing \LowF_OnePWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \LowF_OnePWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \LowF_OnePWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \LowF_OnePWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \LowF_OnePWM:PWMUDB:reset\ to zero
Aliasing \LowF_OnePWM:PWMUDB:status_6\ to zero
Aliasing \LowF_OnePWM:PWMUDB:status_4\ to zero
Aliasing \LowF_OnePWM:PWMUDB:cmp2\ to zero
Aliasing \LowF_OnePWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \LowF_OnePWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \LowF_OnePWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \LowF_OnePWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \LowF_OnePWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \LowF_OnePWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \LowF_OnePWM:PWMUDB:cs_addr_0\ to zero
Aliasing \LowF_OnePWM:PWMUDB:pwm1_i\ to zero
Aliasing \LowF_OnePWM:PWMUDB:pwm2_i\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__LowF_FSK_Out_net_0 to one
Aliasing tmpOE__LEDTest_net_0 to one
Aliasing tmpOE__LowF_MuxSelIn_net_0 to one
Aliasing tmpOE__LowF_MuxSelOut_net_0 to one
Aliasing \LowF_ZeroPWM:PWMUDB:hwCapture\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:trig_out\ to one
Aliasing \LowF_ZeroPWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:final_kill\ to one
Aliasing \LowF_ZeroPWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:reset\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:status_6\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:status_4\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:cmp2\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:cs_addr_0\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:pwm1_i\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:pwm2_i\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \HighF_OnePWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \HighF_OnePWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \HighF_OnePWM:PWMUDB:trig_last\\D\ to zero
Aliasing \HighF_OnePWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \HighF_OnePWM:PWMUDB:prevCompare1\\D\ to \HighF_OnePWM:PWMUDB:pwm_temp\
Aliasing \HighF_OnePWM:PWMUDB:tc_i_reg\\D\ to \HighF_OnePWM:PWMUDB:status_2\
Aliasing \HighF_ZeroPWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \HighF_ZeroPWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:trig_last\\D\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \HighF_ZeroPWM:PWMUDB:prevCompare1\\D\ to \HighF_ZeroPWM:PWMUDB:pwm_temp\
Aliasing \HighF_ZeroPWM:PWMUDB:tc_i_reg\\D\ to \HighF_ZeroPWM:PWMUDB:status_2\
Aliasing \LowF_OnePWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \LowF_OnePWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \LowF_OnePWM:PWMUDB:trig_last\\D\ to zero
Aliasing \LowF_OnePWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \LowF_OnePWM:PWMUDB:prevCompare1\\D\ to \LowF_OnePWM:PWMUDB:pwm_temp\
Aliasing \LowF_OnePWM:PWMUDB:tc_i_reg\\D\ to \LowF_OnePWM:PWMUDB:status_2\
Aliasing \LowF_ZeroPWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \LowF_ZeroPWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:trig_last\\D\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \LowF_ZeroPWM:PWMUDB:prevCompare1\\D\ to \LowF_ZeroPWM:PWMUDB:pwm_temp\
Aliasing \LowF_ZeroPWM:PWMUDB:tc_i_reg\\D\ to \LowF_ZeroPWM:PWMUDB:status_2\
Removing Lhs of wire \HighF_OnePWM:PWMUDB:ctrl_enable\[16] = \HighF_OnePWM:PWMUDB:control_7\[8]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:hwCapture\[26] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:hwEnable\[27] = \HighF_OnePWM:PWMUDB:control_7\[8]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:trig_out\[31] = one[4]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:runmode_enable\\R\[33] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:runmode_enable\\S\[34] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:final_enable\[35] = \HighF_OnePWM:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:ltch_kill_reg\\R\[39] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:ltch_kill_reg\\S\[40] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:min_kill_reg\\R\[41] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:min_kill_reg\\S\[42] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:final_kill\[45] = one[4]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_1\[49] = \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_1\[337]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:add_vi_vv_MODGEN_1_0\[51] = \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_0\[338]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:dith_count_1\\R\[52] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:dith_count_1\\S\[53] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:dith_count_0\\R\[54] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:dith_count_0\\S\[55] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:reset\[58] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:status_6\[59] = zero[7]
Removing Rhs of wire \HighF_OnePWM:PWMUDB:status_5\[60] = \HighF_OnePWM:PWMUDB:final_kill_reg\[74]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:status_4\[61] = zero[7]
Removing Rhs of wire \HighF_OnePWM:PWMUDB:status_3\[62] = \HighF_OnePWM:PWMUDB:fifo_full\[81]
Removing Rhs of wire \HighF_OnePWM:PWMUDB:status_1\[64] = \HighF_OnePWM:PWMUDB:cmp2_status_reg\[73]
Removing Rhs of wire \HighF_OnePWM:PWMUDB:status_0\[65] = \HighF_OnePWM:PWMUDB:cmp1_status_reg\[72]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:cmp2_status\[70] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:cmp2\[71] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:cmp1_status_reg\\R\[75] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:cmp1_status_reg\\S\[76] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:cmp2_status_reg\\R\[77] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:cmp2_status_reg\\S\[78] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:final_kill_reg\\R\[79] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:final_kill_reg\\S\[80] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:cs_addr_2\[82] = \HighF_OnePWM:PWMUDB:tc_i\[37]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:cs_addr_1\[83] = \HighF_OnePWM:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:cs_addr_0\[84] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:compare1\[165] = \HighF_OnePWM:PWMUDB:cmp1_less\[136]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:pwm1_i\[170] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:pwm2_i\[172] = zero[7]
Removing Rhs of wire \HighF_OnePWM:Net_101\[174] = \HighF_OnePWM:PWMUDB:tc_i_reg\[173]
Removing Rhs of wire \HighF_OnePWM:Net_96\[175] = \HighF_OnePWM:PWMUDB:pwm_i_reg\[167]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:pwm_temp\[178] = \HighF_OnePWM:PWMUDB:cmp1\[68]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_23\[219] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_22\[220] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_21\[221] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_20\[222] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_19\[223] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_18\[224] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_17\[225] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_16\[226] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_15\[227] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_14\[228] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_13\[229] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_12\[230] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_11\[231] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_10\[232] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_9\[233] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_8\[234] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_7\[235] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_6\[236] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_5\[237] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_4\[238] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_3\[239] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_2\[240] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_1\[241] = \HighF_OnePWM:PWMUDB:MODIN1_1\[242]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODIN1_1\[242] = \HighF_OnePWM:PWMUDB:dith_count_1\[48]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:a_0\[243] = \HighF_OnePWM:PWMUDB:MODIN1_0\[244]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODIN1_0\[244] = \HighF_OnePWM:PWMUDB:dith_count_0\[50]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[376] = one[4]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[377] = one[4]
Removing Rhs of wire Net_106[378] = \HighF_OnePWM:Net_96\[175]
Removing Rhs of wire Net_172[380] = \HighF_OnePWM:Net_101\[174]
Removing Lhs of wire tmpOE__HighF_FSKOut_net_0[386] = one[4]
Removing Rhs of wire Net_195[387] = \mux_1:tmp__mux_1_reg\[393]
Removing Rhs of wire Net_234[395] = \HighF_ZeroPWM:Net_96\[580]
Removing Rhs of wire Net_234[395] = \HighF_ZeroPWM:PWMUDB:pwm_i_reg\[572]
Removing Lhs of wire tmpOE__HighF_MuxSelIn_net_0[397] = one[4]
Removing Lhs of wire tmpOE__HighF_MuxSelOut_net_0[402] = one[4]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:ctrl_enable\[421] = \HighF_ZeroPWM:PWMUDB:control_7\[413]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:hwCapture\[431] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:hwEnable\[432] = \HighF_ZeroPWM:PWMUDB:control_7\[413]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:trig_out\[436] = one[4]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:runmode_enable\\R\[438] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:runmode_enable\\S\[439] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:final_enable\[440] = \HighF_ZeroPWM:PWMUDB:runmode_enable\[437]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:ltch_kill_reg\\R\[444] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:ltch_kill_reg\\S\[445] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:min_kill_reg\\R\[446] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:min_kill_reg\\S\[447] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:final_kill\[450] = one[4]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_1\[454] = \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_1\[742]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_2_0\[456] = \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_0\[743]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:dith_count_1\\R\[457] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:dith_count_1\\S\[458] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:dith_count_0\\R\[459] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:dith_count_0\\S\[460] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:reset\[463] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:status_6\[464] = zero[7]
Removing Rhs of wire \HighF_ZeroPWM:PWMUDB:status_5\[465] = \HighF_ZeroPWM:PWMUDB:final_kill_reg\[479]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:status_4\[466] = zero[7]
Removing Rhs of wire \HighF_ZeroPWM:PWMUDB:status_3\[467] = \HighF_ZeroPWM:PWMUDB:fifo_full\[486]
Removing Rhs of wire \HighF_ZeroPWM:PWMUDB:status_1\[469] = \HighF_ZeroPWM:PWMUDB:cmp2_status_reg\[478]
Removing Rhs of wire \HighF_ZeroPWM:PWMUDB:status_0\[470] = \HighF_ZeroPWM:PWMUDB:cmp1_status_reg\[477]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:cmp2_status\[475] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:cmp2\[476] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:cmp1_status_reg\\R\[480] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:cmp1_status_reg\\S\[481] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:cmp2_status_reg\\R\[482] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:cmp2_status_reg\\S\[483] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:final_kill_reg\\R\[484] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:final_kill_reg\\S\[485] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:cs_addr_2\[487] = \HighF_ZeroPWM:PWMUDB:tc_i\[442]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:cs_addr_1\[488] = \HighF_ZeroPWM:PWMUDB:runmode_enable\[437]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:cs_addr_0\[489] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:compare1\[570] = \HighF_ZeroPWM:PWMUDB:cmp1_less\[541]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:pwm1_i\[575] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:pwm2_i\[577] = zero[7]
Removing Rhs of wire \HighF_ZeroPWM:Net_101\[579] = \HighF_ZeroPWM:PWMUDB:tc_i_reg\[578]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:pwm_temp\[583] = \HighF_ZeroPWM:PWMUDB:cmp1\[473]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_23\[624] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_22\[625] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_21\[626] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_20\[627] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_19\[628] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_18\[629] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_17\[630] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_16\[631] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_15\[632] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_14\[633] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_13\[634] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_12\[635] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_11\[636] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_10\[637] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_9\[638] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_8\[639] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_7\[640] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_6\[641] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_5\[642] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_4\[643] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_3\[644] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_2\[645] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_1\[646] = \HighF_ZeroPWM:PWMUDB:MODIN2_1\[647]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODIN2_1\[647] = \HighF_ZeroPWM:PWMUDB:dith_count_1\[453]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:a_0\[648] = \HighF_ZeroPWM:PWMUDB:MODIN2_0\[649]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODIN2_0\[649] = \HighF_ZeroPWM:PWMUDB:dith_count_0\[455]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[781] = one[4]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[782] = one[4]
Removing Rhs of wire Net_217[784] = \HighF_ZeroPWM:Net_101\[579]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:ctrl_enable\[804] = \LowF_OnePWM:PWMUDB:control_7\[796]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:hwCapture\[814] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:hwEnable\[815] = \LowF_OnePWM:PWMUDB:control_7\[796]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:trig_out\[819] = one[4]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:runmode_enable\\R\[821] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:runmode_enable\\S\[822] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:final_enable\[823] = \LowF_OnePWM:PWMUDB:runmode_enable\[820]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:ltch_kill_reg\\R\[827] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:ltch_kill_reg\\S\[828] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:min_kill_reg\\R\[829] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:min_kill_reg\\S\[830] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:final_kill\[833] = one[4]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_1\[837] = \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_1\[1125]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:add_vi_vv_MODGEN_3_0\[839] = \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_0\[1126]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:dith_count_1\\R\[840] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:dith_count_1\\S\[841] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:dith_count_0\\R\[842] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:dith_count_0\\S\[843] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:reset\[846] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:status_6\[847] = zero[7]
Removing Rhs of wire \LowF_OnePWM:PWMUDB:status_5\[848] = \LowF_OnePWM:PWMUDB:final_kill_reg\[862]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:status_4\[849] = zero[7]
Removing Rhs of wire \LowF_OnePWM:PWMUDB:status_3\[850] = \LowF_OnePWM:PWMUDB:fifo_full\[869]
Removing Rhs of wire \LowF_OnePWM:PWMUDB:status_1\[852] = \LowF_OnePWM:PWMUDB:cmp2_status_reg\[861]
Removing Rhs of wire \LowF_OnePWM:PWMUDB:status_0\[853] = \LowF_OnePWM:PWMUDB:cmp1_status_reg\[860]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:cmp2_status\[858] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:cmp2\[859] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:cmp1_status_reg\\R\[863] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:cmp1_status_reg\\S\[864] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:cmp2_status_reg\\R\[865] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:cmp2_status_reg\\S\[866] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:final_kill_reg\\R\[867] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:final_kill_reg\\S\[868] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:cs_addr_2\[870] = \LowF_OnePWM:PWMUDB:tc_i\[825]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:cs_addr_1\[871] = \LowF_OnePWM:PWMUDB:runmode_enable\[820]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:cs_addr_0\[872] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:compare1\[953] = \LowF_OnePWM:PWMUDB:cmp1_less\[924]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:pwm1_i\[958] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:pwm2_i\[960] = zero[7]
Removing Rhs of wire \LowF_OnePWM:Net_101\[962] = \LowF_OnePWM:PWMUDB:tc_i_reg\[961]
Removing Rhs of wire \LowF_OnePWM:Net_96\[963] = \LowF_OnePWM:PWMUDB:pwm_i_reg\[955]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:pwm_temp\[966] = \LowF_OnePWM:PWMUDB:cmp1\[856]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_23\[1007] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_22\[1008] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_21\[1009] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_20\[1010] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_19\[1011] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_18\[1012] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_17\[1013] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_16\[1014] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_15\[1015] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_14\[1016] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_13\[1017] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_12\[1018] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_11\[1019] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_10\[1020] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_9\[1021] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_8\[1022] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_7\[1023] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_6\[1024] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_5\[1025] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_4\[1026] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_3\[1027] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_2\[1028] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_1\[1029] = \LowF_OnePWM:PWMUDB:MODIN3_1\[1030]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODIN3_1\[1030] = \LowF_OnePWM:PWMUDB:dith_count_1\[836]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:a_0\[1031] = \LowF_OnePWM:PWMUDB:MODIN3_0\[1032]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODIN3_0\[1032] = \LowF_OnePWM:PWMUDB:dith_count_0\[838]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1164] = one[4]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1165] = one[4]
Removing Rhs of wire Net_82[1166] = \LowF_OnePWM:Net_96\[963]
Removing Rhs of wire Net_73[1168] = \LowF_OnePWM:Net_101\[962]
Removing Lhs of wire tmpOE__LowF_FSK_Out_net_0[1174] = one[4]
Removing Rhs of wire Net_86[1175] = \mux_2:tmp__mux_2_reg\[1187]
Removing Lhs of wire tmpOE__LEDTest_net_0[1182] = one[4]
Removing Rhs of wire Net_87[1189] = \LowF_ZeroPWM:Net_96\[1374]
Removing Rhs of wire Net_87[1189] = \LowF_ZeroPWM:PWMUDB:pwm_i_reg\[1366]
Removing Lhs of wire tmpOE__LowF_MuxSelIn_net_0[1191] = one[4]
Removing Lhs of wire tmpOE__LowF_MuxSelOut_net_0[1196] = one[4]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:ctrl_enable\[1215] = \LowF_ZeroPWM:PWMUDB:control_7\[1207]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:hwCapture\[1225] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:hwEnable\[1226] = \LowF_ZeroPWM:PWMUDB:control_7\[1207]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:trig_out\[1230] = one[4]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:runmode_enable\\R\[1232] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:runmode_enable\\S\[1233] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:final_enable\[1234] = \LowF_ZeroPWM:PWMUDB:runmode_enable\[1231]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:ltch_kill_reg\\R\[1238] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:ltch_kill_reg\\S\[1239] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:min_kill_reg\\R\[1240] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:min_kill_reg\\S\[1241] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:final_kill\[1244] = one[4]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_1\[1248] = \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_1\[1536]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:add_vi_vv_MODGEN_4_0\[1250] = \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_0\[1537]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:dith_count_1\\R\[1251] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:dith_count_1\\S\[1252] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:dith_count_0\\R\[1253] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:dith_count_0\\S\[1254] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:reset\[1257] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:status_6\[1258] = zero[7]
Removing Rhs of wire \LowF_ZeroPWM:PWMUDB:status_5\[1259] = \LowF_ZeroPWM:PWMUDB:final_kill_reg\[1273]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:status_4\[1260] = zero[7]
Removing Rhs of wire \LowF_ZeroPWM:PWMUDB:status_3\[1261] = \LowF_ZeroPWM:PWMUDB:fifo_full\[1280]
Removing Rhs of wire \LowF_ZeroPWM:PWMUDB:status_1\[1263] = \LowF_ZeroPWM:PWMUDB:cmp2_status_reg\[1272]
Removing Rhs of wire \LowF_ZeroPWM:PWMUDB:status_0\[1264] = \LowF_ZeroPWM:PWMUDB:cmp1_status_reg\[1271]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:cmp2_status\[1269] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:cmp2\[1270] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:cmp1_status_reg\\R\[1274] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:cmp1_status_reg\\S\[1275] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:cmp2_status_reg\\R\[1276] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:cmp2_status_reg\\S\[1277] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:final_kill_reg\\R\[1278] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:final_kill_reg\\S\[1279] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:cs_addr_2\[1281] = \LowF_ZeroPWM:PWMUDB:tc_i\[1236]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:cs_addr_1\[1282] = \LowF_ZeroPWM:PWMUDB:runmode_enable\[1231]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:cs_addr_0\[1283] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:compare1\[1364] = \LowF_ZeroPWM:PWMUDB:cmp1_less\[1335]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:pwm1_i\[1369] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:pwm2_i\[1371] = zero[7]
Removing Rhs of wire \LowF_ZeroPWM:Net_101\[1373] = \LowF_ZeroPWM:PWMUDB:tc_i_reg\[1372]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:pwm_temp\[1377] = \LowF_ZeroPWM:PWMUDB:cmp1\[1267]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_23\[1418] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_22\[1419] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_21\[1420] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_20\[1421] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_19\[1422] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_18\[1423] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_17\[1424] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_16\[1425] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_15\[1426] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_14\[1427] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_13\[1428] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_12\[1429] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_11\[1430] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_10\[1431] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_9\[1432] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_8\[1433] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_7\[1434] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_6\[1435] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_5\[1436] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_4\[1437] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_3\[1438] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_2\[1439] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_1\[1440] = \LowF_ZeroPWM:PWMUDB:MODIN4_1\[1441]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODIN4_1\[1441] = \LowF_ZeroPWM:PWMUDB:dith_count_1\[1247]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:a_0\[1442] = \LowF_ZeroPWM:PWMUDB:MODIN4_0\[1443]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODIN4_0\[1443] = \LowF_ZeroPWM:PWMUDB:dith_count_0\[1249]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1575] = one[4]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1576] = one[4]
Removing Rhs of wire Net_91[1578] = \LowF_ZeroPWM:Net_101\[1373]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:min_kill_reg\\D\[1584] = one[4]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:prevCapture\\D\[1585] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:trig_last\\D\[1586] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:ltch_kill_reg\\D\[1589] = one[4]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:prevCompare1\\D\[1592] = \HighF_OnePWM:PWMUDB:cmp1\[68]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:cmp1_status_reg\\D\[1593] = \HighF_OnePWM:PWMUDB:cmp1_status\[69]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:cmp2_status_reg\\D\[1594] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:pwm_i_reg\\D\[1596] = \HighF_OnePWM:PWMUDB:pwm_i\[168]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:pwm1_i_reg\\D\[1597] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:pwm2_i_reg\\D\[1598] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:tc_i_reg\\D\[1599] = \HighF_OnePWM:PWMUDB:status_2\[63]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:min_kill_reg\\D\[1600] = one[4]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:prevCapture\\D\[1601] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:trig_last\\D\[1602] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:ltch_kill_reg\\D\[1605] = one[4]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:prevCompare1\\D\[1608] = \HighF_ZeroPWM:PWMUDB:cmp1\[473]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:cmp1_status_reg\\D\[1609] = \HighF_ZeroPWM:PWMUDB:cmp1_status\[474]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:cmp2_status_reg\\D\[1610] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:pwm_i_reg\\D\[1612] = \HighF_ZeroPWM:PWMUDB:pwm_i\[573]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:pwm1_i_reg\\D\[1613] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:pwm2_i_reg\\D\[1614] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:tc_i_reg\\D\[1615] = \HighF_ZeroPWM:PWMUDB:status_2\[468]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:min_kill_reg\\D\[1616] = one[4]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:prevCapture\\D\[1617] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:trig_last\\D\[1618] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:ltch_kill_reg\\D\[1621] = one[4]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:prevCompare1\\D\[1624] = \LowF_OnePWM:PWMUDB:cmp1\[856]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:cmp1_status_reg\\D\[1625] = \LowF_OnePWM:PWMUDB:cmp1_status\[857]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:cmp2_status_reg\\D\[1626] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:pwm_i_reg\\D\[1628] = \LowF_OnePWM:PWMUDB:pwm_i\[956]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:pwm1_i_reg\\D\[1629] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:pwm2_i_reg\\D\[1630] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:tc_i_reg\\D\[1631] = \LowF_OnePWM:PWMUDB:status_2\[851]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:min_kill_reg\\D\[1632] = one[4]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:prevCapture\\D\[1633] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:trig_last\\D\[1634] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:ltch_kill_reg\\D\[1637] = one[4]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:prevCompare1\\D\[1640] = \LowF_ZeroPWM:PWMUDB:cmp1\[1267]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:cmp1_status_reg\\D\[1641] = \LowF_ZeroPWM:PWMUDB:cmp1_status\[1268]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:cmp2_status_reg\\D\[1642] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:pwm_i_reg\\D\[1644] = \LowF_ZeroPWM:PWMUDB:pwm_i\[1367]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:pwm1_i_reg\\D\[1645] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:pwm2_i_reg\\D\[1646] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:tc_i_reg\\D\[1647] = \LowF_ZeroPWM:PWMUDB:status_2\[1262]

------------------------------------------------------
Aliased 0 equations, 341 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_OnePWM:PWMUDB:cmp1\' (cost = 0):
\HighF_OnePWM:PWMUDB:cmp1\ <= (\HighF_OnePWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\HighF_OnePWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \HighF_OnePWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\HighF_OnePWM:PWMUDB:dith_count_1\ and \HighF_OnePWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\HighF_ZeroPWM:PWMUDB:cmp1\' (cost = 0):
\HighF_ZeroPWM:PWMUDB:cmp1\ <= (\HighF_ZeroPWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\HighF_ZeroPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \HighF_ZeroPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\HighF_ZeroPWM:PWMUDB:dith_count_1\ and \HighF_ZeroPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\LowF_OnePWM:PWMUDB:cmp1\' (cost = 0):
\LowF_OnePWM:PWMUDB:cmp1\ <= (\LowF_OnePWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\LowF_OnePWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \LowF_OnePWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\LowF_OnePWM:PWMUDB:dith_count_1\ and \LowF_OnePWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\LowF_ZeroPWM:PWMUDB:cmp1\' (cost = 0):
\LowF_ZeroPWM:PWMUDB:cmp1\ <= (\LowF_ZeroPWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\LowF_ZeroPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \LowF_ZeroPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\LowF_ZeroPWM:PWMUDB:dith_count_1\ and \LowF_ZeroPWM:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \HighF_OnePWM:PWMUDB:dith_count_0\ and \HighF_OnePWM:PWMUDB:dith_count_1\)
	OR (not \HighF_OnePWM:PWMUDB:dith_count_1\ and \HighF_OnePWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \HighF_ZeroPWM:PWMUDB:dith_count_0\ and \HighF_ZeroPWM:PWMUDB:dith_count_1\)
	OR (not \HighF_ZeroPWM:PWMUDB:dith_count_1\ and \HighF_ZeroPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \LowF_OnePWM:PWMUDB:dith_count_0\ and \LowF_OnePWM:PWMUDB:dith_count_1\)
	OR (not \LowF_OnePWM:PWMUDB:dith_count_1\ and \LowF_OnePWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \LowF_ZeroPWM:PWMUDB:dith_count_0\ and \LowF_ZeroPWM:PWMUDB:dith_count_1\)
	OR (not \LowF_ZeroPWM:PWMUDB:dith_count_1\ and \LowF_ZeroPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 98 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \HighF_OnePWM:PWMUDB:final_capture\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:final_capture\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \LowF_OnePWM:PWMUDB:final_capture\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:final_capture\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \HighF_OnePWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \HighF_ZeroPWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \LowF_OnePWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \LowF_ZeroPWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \HighF_OnePWM:PWMUDB:final_capture\[86] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[347] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[357] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[367] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:final_capture\[491] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[752] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[762] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[772] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:final_capture\[874] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1135] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1145] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1155] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:final_capture\[1285] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1546] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1556] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1566] = zero[7]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:runmode_enable\\D\[1587] = \HighF_OnePWM:PWMUDB:control_7\[8]
Removing Lhs of wire \HighF_OnePWM:PWMUDB:final_kill_reg\\D\[1595] = zero[7]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:runmode_enable\\D\[1603] = \HighF_ZeroPWM:PWMUDB:control_7\[413]
Removing Lhs of wire \HighF_ZeroPWM:PWMUDB:final_kill_reg\\D\[1611] = zero[7]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:runmode_enable\\D\[1619] = \LowF_OnePWM:PWMUDB:control_7\[796]
Removing Lhs of wire \LowF_OnePWM:PWMUDB:final_kill_reg\\D\[1627] = zero[7]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:runmode_enable\\D\[1635] = \LowF_ZeroPWM:PWMUDB:control_7\[1207]
Removing Lhs of wire \LowF_ZeroPWM:PWMUDB:final_kill_reg\\D\[1643] = zero[7]

------------------------------------------------------
Aliased 0 equations, 24 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\FSK\FSKTx.cydsn\FSKTx.cyprj -dcpsoc3 FSKTx.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 6s.416ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Wednesday, 21 March 2018 20:38:36
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\FSK\FSKTx.cydsn\FSKTx.cyprj -d CY8C5888LTI-LP097 FSKTx.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \HighF_OnePWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \HighF_ZeroPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \LowF_OnePWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \LowF_ZeroPWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \HighF_OnePWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \HighF_OnePWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \HighF_OnePWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \HighF_OnePWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \HighF_OnePWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \HighF_OnePWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \HighF_ZeroPWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \HighF_ZeroPWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \HighF_ZeroPWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \HighF_ZeroPWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \HighF_ZeroPWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \HighF_ZeroPWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \LowF_OnePWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \LowF_OnePWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \LowF_OnePWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \LowF_OnePWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \LowF_OnePWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \LowF_OnePWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \LowF_ZeroPWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \LowF_ZeroPWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \LowF_ZeroPWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \LowF_ZeroPWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \LowF_ZeroPWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \LowF_ZeroPWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'HighF_OneCLK'. Fanout=1, Signal=Net_96
    Digital Clock 1: Automatic-assigning  clock 'LowF_OneCLK'. Fanout=1, Signal=Net_72
    Digital Clock 2: Automatic-assigning  clock 'HighF_ZeroCLK'. Fanout=1, Signal=Net_216
    Digital Clock 3: Automatic-assigning  clock 'LowF_ZeroCLK'. Fanout=1, Signal=Net_90
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \HighF_OnePWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: HighF_OneCLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HighF_OneCLK, EnableOut: Constant 1
    UDB Clk/Enable \HighF_ZeroPWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: HighF_ZeroCLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HighF_ZeroCLK, EnableOut: Constant 1
    UDB Clk/Enable \LowF_OnePWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: LowF_OneCLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LowF_OneCLK, EnableOut: Constant 1
    UDB Clk/Enable \LowF_ZeroPWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: LowF_ZeroCLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LowF_ZeroCLK, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = HighF_FSKOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HighF_FSKOut(0)__PA ,
            pin_input => Net_195 ,
            pad => HighF_FSKOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HighF_MuxSelIn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HighF_MuxSelIn(0)__PA ,
            fb => Net_199 ,
            pad => HighF_MuxSelIn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HighF_MuxSelOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HighF_MuxSelOut(0)__PA ,
            pad => HighF_MuxSelOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LowF_FSK_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LowF_FSK_Out(0)__PA ,
            pin_input => Net_86 ,
            pad => LowF_FSK_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LEDTest(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDTest(0)__PA ,
            pad => LEDTest(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LowF_MuxSelIn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LowF_MuxSelIn(0)__PA ,
            fb => Net_88 ,
            pad => LowF_MuxSelIn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LowF_MuxSelOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LowF_MuxSelOut(0)__PA ,
            pad => LowF_MuxSelOut(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\HighF_OnePWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HighF_OnePWM:PWMUDB:runmode_enable\ * 
              \HighF_OnePWM:PWMUDB:tc_i\
        );
        Output = \HighF_OnePWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_195, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_106 * Net_199
            + !Net_199 * Net_234
        );
        Output = Net_195 (fanout=1)

    MacroCell: Name=\HighF_ZeroPWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HighF_ZeroPWM:PWMUDB:runmode_enable\ * 
              \HighF_ZeroPWM:PWMUDB:tc_i\
        );
        Output = \HighF_ZeroPWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\LowF_OnePWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowF_OnePWM:PWMUDB:runmode_enable\ * \LowF_OnePWM:PWMUDB:tc_i\
        );
        Output = \LowF_OnePWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_86, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_82 * Net_88
            + !Net_88 * Net_87
        );
        Output = Net_86 (fanout=1)

    MacroCell: Name=\LowF_ZeroPWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowF_ZeroPWM:PWMUDB:runmode_enable\ * 
              \LowF_ZeroPWM:PWMUDB:tc_i\
        );
        Output = \LowF_ZeroPWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\HighF_OnePWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_96) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HighF_OnePWM:PWMUDB:control_7\
        );
        Output = \HighF_OnePWM:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\HighF_OnePWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_96) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HighF_OnePWM:PWMUDB:cmp1_less\
        );
        Output = \HighF_OnePWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\HighF_OnePWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_96) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HighF_OnePWM:PWMUDB:prevCompare1\ * 
              \HighF_OnePWM:PWMUDB:cmp1_less\
        );
        Output = \HighF_OnePWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_106, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_96) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HighF_OnePWM:PWMUDB:runmode_enable\ * 
              \HighF_OnePWM:PWMUDB:cmp1_less\
        );
        Output = Net_106 (fanout=1)

    MacroCell: Name=Net_172, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_96) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HighF_OnePWM:PWMUDB:runmode_enable\ * 
              \HighF_OnePWM:PWMUDB:tc_i\
        );
        Output = Net_172 (fanout=1)

    MacroCell: Name=\HighF_ZeroPWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_216) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HighF_ZeroPWM:PWMUDB:control_7\
        );
        Output = \HighF_ZeroPWM:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\HighF_ZeroPWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_216) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HighF_ZeroPWM:PWMUDB:cmp1_less\
        );
        Output = \HighF_ZeroPWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\HighF_ZeroPWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_216) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HighF_ZeroPWM:PWMUDB:prevCompare1\ * 
              \HighF_ZeroPWM:PWMUDB:cmp1_less\
        );
        Output = \HighF_ZeroPWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_234, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_216) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HighF_ZeroPWM:PWMUDB:runmode_enable\ * 
              \HighF_ZeroPWM:PWMUDB:cmp1_less\
        );
        Output = Net_234 (fanout=1)

    MacroCell: Name=Net_217, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_216) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HighF_ZeroPWM:PWMUDB:runmode_enable\ * 
              \HighF_ZeroPWM:PWMUDB:tc_i\
        );
        Output = Net_217 (fanout=1)

    MacroCell: Name=\LowF_OnePWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_72) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowF_OnePWM:PWMUDB:control_7\
        );
        Output = \LowF_OnePWM:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\LowF_OnePWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_72) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowF_OnePWM:PWMUDB:cmp1_less\
        );
        Output = \LowF_OnePWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\LowF_OnePWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_72) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LowF_OnePWM:PWMUDB:prevCompare1\ * 
              \LowF_OnePWM:PWMUDB:cmp1_less\
        );
        Output = \LowF_OnePWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_82, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_72) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowF_OnePWM:PWMUDB:runmode_enable\ * 
              \LowF_OnePWM:PWMUDB:cmp1_less\
        );
        Output = Net_82 (fanout=1)

    MacroCell: Name=Net_73, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_72) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowF_OnePWM:PWMUDB:runmode_enable\ * \LowF_OnePWM:PWMUDB:tc_i\
        );
        Output = Net_73 (fanout=1)

    MacroCell: Name=\LowF_ZeroPWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowF_ZeroPWM:PWMUDB:control_7\
        );
        Output = \LowF_ZeroPWM:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\LowF_ZeroPWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowF_ZeroPWM:PWMUDB:cmp1_less\
        );
        Output = \LowF_ZeroPWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\LowF_ZeroPWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LowF_ZeroPWM:PWMUDB:prevCompare1\ * 
              \LowF_ZeroPWM:PWMUDB:cmp1_less\
        );
        Output = \LowF_ZeroPWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_87, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowF_ZeroPWM:PWMUDB:runmode_enable\ * 
              \LowF_ZeroPWM:PWMUDB:cmp1_less\
        );
        Output = Net_87 (fanout=1)

    MacroCell: Name=Net_91, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowF_ZeroPWM:PWMUDB:runmode_enable\ * 
              \LowF_ZeroPWM:PWMUDB:tc_i\
        );
        Output = Net_91 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_96 ,
            cs_addr_2 => \HighF_OnePWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \HighF_OnePWM:PWMUDB:runmode_enable\ ,
            chain_out => \HighF_OnePWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_96 ,
            cs_addr_2 => \HighF_OnePWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \HighF_OnePWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \HighF_OnePWM:PWMUDB:cmp1_less\ ,
            z0_comb => \HighF_OnePWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \HighF_OnePWM:PWMUDB:status_3\ ,
            chain_in => \HighF_OnePWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_216 ,
            cs_addr_2 => \HighF_ZeroPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \HighF_ZeroPWM:PWMUDB:runmode_enable\ ,
            chain_out => \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_216 ,
            cs_addr_2 => \HighF_ZeroPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \HighF_ZeroPWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \HighF_ZeroPWM:PWMUDB:cmp1_less\ ,
            z0_comb => \HighF_ZeroPWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \HighF_ZeroPWM:PWMUDB:status_3\ ,
            chain_in => \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_72 ,
            cs_addr_2 => \LowF_OnePWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \LowF_OnePWM:PWMUDB:runmode_enable\ ,
            chain_out => \LowF_OnePWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_72 ,
            cs_addr_2 => \LowF_OnePWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \LowF_OnePWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \LowF_OnePWM:PWMUDB:cmp1_less\ ,
            z0_comb => \LowF_OnePWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \LowF_OnePWM:PWMUDB:status_3\ ,
            chain_in => \LowF_OnePWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_90 ,
            cs_addr_2 => \LowF_ZeroPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \LowF_ZeroPWM:PWMUDB:runmode_enable\ ,
            chain_out => \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_90 ,
            cs_addr_2 => \LowF_ZeroPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \LowF_ZeroPWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \LowF_ZeroPWM:PWMUDB:cmp1_less\ ,
            z0_comb => \LowF_ZeroPWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \LowF_ZeroPWM:PWMUDB:status_3\ ,
            chain_in => \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\HighF_OnePWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_96 ,
            status_3 => \HighF_OnePWM:PWMUDB:status_3\ ,
            status_2 => \HighF_OnePWM:PWMUDB:status_2\ ,
            status_0 => \HighF_OnePWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\HighF_ZeroPWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_216 ,
            status_3 => \HighF_ZeroPWM:PWMUDB:status_3\ ,
            status_2 => \HighF_ZeroPWM:PWMUDB:status_2\ ,
            status_0 => \HighF_ZeroPWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LowF_OnePWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_72 ,
            status_3 => \LowF_OnePWM:PWMUDB:status_3\ ,
            status_2 => \LowF_OnePWM:PWMUDB:status_2\ ,
            status_0 => \LowF_OnePWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LowF_ZeroPWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_90 ,
            status_3 => \LowF_ZeroPWM:PWMUDB:status_3\ ,
            status_2 => \LowF_ZeroPWM:PWMUDB:status_2\ ,
            status_0 => \LowF_ZeroPWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\HighF_OnePWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_96 ,
            control_7 => \HighF_OnePWM:PWMUDB:control_7\ ,
            control_6 => \HighF_OnePWM:PWMUDB:control_6\ ,
            control_5 => \HighF_OnePWM:PWMUDB:control_5\ ,
            control_4 => \HighF_OnePWM:PWMUDB:control_4\ ,
            control_3 => \HighF_OnePWM:PWMUDB:control_3\ ,
            control_2 => \HighF_OnePWM:PWMUDB:control_2\ ,
            control_1 => \HighF_OnePWM:PWMUDB:control_1\ ,
            control_0 => \HighF_OnePWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\HighF_ZeroPWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_216 ,
            control_7 => \HighF_ZeroPWM:PWMUDB:control_7\ ,
            control_6 => \HighF_ZeroPWM:PWMUDB:control_6\ ,
            control_5 => \HighF_ZeroPWM:PWMUDB:control_5\ ,
            control_4 => \HighF_ZeroPWM:PWMUDB:control_4\ ,
            control_3 => \HighF_ZeroPWM:PWMUDB:control_3\ ,
            control_2 => \HighF_ZeroPWM:PWMUDB:control_2\ ,
            control_1 => \HighF_ZeroPWM:PWMUDB:control_1\ ,
            control_0 => \HighF_ZeroPWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LowF_OnePWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_72 ,
            control_7 => \LowF_OnePWM:PWMUDB:control_7\ ,
            control_6 => \LowF_OnePWM:PWMUDB:control_6\ ,
            control_5 => \LowF_OnePWM:PWMUDB:control_5\ ,
            control_4 => \LowF_OnePWM:PWMUDB:control_4\ ,
            control_3 => \LowF_OnePWM:PWMUDB:control_3\ ,
            control_2 => \LowF_OnePWM:PWMUDB:control_2\ ,
            control_1 => \LowF_OnePWM:PWMUDB:control_1\ ,
            control_0 => \LowF_OnePWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LowF_ZeroPWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_90 ,
            control_7 => \LowF_ZeroPWM:PWMUDB:control_7\ ,
            control_6 => \LowF_ZeroPWM:PWMUDB:control_6\ ,
            control_5 => \LowF_ZeroPWM:PWMUDB:control_5\ ,
            control_4 => \LowF_ZeroPWM:PWMUDB:control_4\ ,
            control_3 => \LowF_ZeroPWM:PWMUDB:control_3\ ,
            control_2 => \LowF_ZeroPWM:PWMUDB:control_2\ ,
            control_1 => \LowF_ZeroPWM:PWMUDB:control_1\ ,
            control_0 => \LowF_ZeroPWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =HighF_OneInt
        PORT MAP (
            interrupt => Net_172 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =HighF_ZeroInt
        PORT MAP (
            interrupt => Net_217 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =LowF_OneInt
        PORT MAP (
            interrupt => Net_73 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =LowF_ZeroInt
        PORT MAP (
            interrupt => Net_91 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   10 :   38 :   48 : 20.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   26 :  166 :  192 : 13.54 %
  Unique P-terms              :   24 :  360 :  384 :  6.25 %
  Total P-terms               :   28 :      :      :        
  Datapath Cells              :    8 :   16 :   24 : 33.33 %
  Status Cells                :    4 :   20 :   24 : 16.67 %
    StatusI Registers         :    4 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    4 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.164ms
Tech Mapping phase: Elapsed time ==> 0s.256ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : HighF_FSKOut(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : HighF_MuxSelIn(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : HighF_MuxSelOut(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : LEDTest(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : LowF_FSK_Out(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : LowF_MuxSelIn(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : LowF_MuxSelOut(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.334ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   11 :   37 :   48 :  22.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.82
                   Pterms :            2.18
               Macrocells :            2.36
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       3.25 :       3.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
datapathcell: Name =\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_72 ,
        cs_addr_2 => \LowF_OnePWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \LowF_OnePWM:PWMUDB:runmode_enable\ ,
        chain_out => \LowF_OnePWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\LowF_ZeroPWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowF_ZeroPWM:PWMUDB:cmp1_less\
        );
        Output = \LowF_ZeroPWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LowF_ZeroPWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LowF_ZeroPWM:PWMUDB:prevCompare1\ * 
              \LowF_ZeroPWM:PWMUDB:cmp1_less\
        );
        Output = \LowF_ZeroPWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LowF_ZeroPWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowF_ZeroPWM:PWMUDB:runmode_enable\ * 
              \LowF_ZeroPWM:PWMUDB:tc_i\
        );
        Output = \LowF_ZeroPWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_91, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowF_ZeroPWM:PWMUDB:runmode_enable\ * 
              \LowF_ZeroPWM:PWMUDB:tc_i\
        );
        Output = Net_91 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_87, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowF_ZeroPWM:PWMUDB:runmode_enable\ * 
              \LowF_ZeroPWM:PWMUDB:cmp1_less\
        );
        Output = Net_87 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_90 ,
        cs_addr_2 => \LowF_ZeroPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \LowF_ZeroPWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \LowF_ZeroPWM:PWMUDB:cmp1_less\ ,
        z0_comb => \LowF_ZeroPWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \LowF_ZeroPWM:PWMUDB:status_3\ ,
        chain_in => \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\LowF_ZeroPWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_90 ,
        status_3 => \LowF_ZeroPWM:PWMUDB:status_3\ ,
        status_2 => \LowF_ZeroPWM:PWMUDB:status_2\ ,
        status_0 => \LowF_ZeroPWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\HighF_ZeroPWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_216) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HighF_ZeroPWM:PWMUDB:cmp1_less\
        );
        Output = \HighF_ZeroPWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\HighF_ZeroPWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_216) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HighF_ZeroPWM:PWMUDB:prevCompare1\ * 
              \HighF_ZeroPWM:PWMUDB:cmp1_less\
        );
        Output = \HighF_ZeroPWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_234, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_216) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HighF_ZeroPWM:PWMUDB:runmode_enable\ * 
              \HighF_ZeroPWM:PWMUDB:cmp1_less\
        );
        Output = Net_234 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\HighF_ZeroPWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HighF_ZeroPWM:PWMUDB:runmode_enable\ * 
              \HighF_ZeroPWM:PWMUDB:tc_i\
        );
        Output = \HighF_ZeroPWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_217, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_216) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HighF_ZeroPWM:PWMUDB:runmode_enable\ * 
              \HighF_ZeroPWM:PWMUDB:tc_i\
        );
        Output = Net_217 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_216 ,
        cs_addr_2 => \HighF_ZeroPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \HighF_ZeroPWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \HighF_ZeroPWM:PWMUDB:cmp1_less\ ,
        z0_comb => \HighF_ZeroPWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \HighF_ZeroPWM:PWMUDB:status_3\ ,
        chain_in => \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\HighF_ZeroPWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_216 ,
        status_3 => \HighF_ZeroPWM:PWMUDB:status_3\ ,
        status_2 => \HighF_ZeroPWM:PWMUDB:status_2\ ,
        status_0 => \HighF_ZeroPWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
datapathcell: Name =\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_96 ,
        cs_addr_2 => \HighF_OnePWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \HighF_OnePWM:PWMUDB:runmode_enable\ ,
        chain_out => \HighF_OnePWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\LowF_OnePWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_72) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowF_OnePWM:PWMUDB:control_7\
        );
        Output = \LowF_OnePWM:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LowF_OnePWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowF_OnePWM:PWMUDB:runmode_enable\ * \LowF_OnePWM:PWMUDB:tc_i\
        );
        Output = \LowF_OnePWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_73, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_72) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowF_OnePWM:PWMUDB:runmode_enable\ * \LowF_OnePWM:PWMUDB:tc_i\
        );
        Output = Net_73 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LowF_OnePWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_72) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowF_OnePWM:PWMUDB:cmp1_less\
        );
        Output = \LowF_OnePWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_82, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_72) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowF_OnePWM:PWMUDB:runmode_enable\ * 
              \LowF_OnePWM:PWMUDB:cmp1_less\
        );
        Output = Net_82 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LowF_OnePWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_72) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LowF_OnePWM:PWMUDB:prevCompare1\ * 
              \LowF_OnePWM:PWMUDB:cmp1_less\
        );
        Output = \LowF_OnePWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_72 ,
        cs_addr_2 => \LowF_OnePWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \LowF_OnePWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \LowF_OnePWM:PWMUDB:cmp1_less\ ,
        z0_comb => \LowF_OnePWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \LowF_OnePWM:PWMUDB:status_3\ ,
        chain_in => \LowF_OnePWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\LowF_OnePWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_72 ,
        status_3 => \LowF_OnePWM:PWMUDB:status_3\ ,
        status_2 => \LowF_OnePWM:PWMUDB:status_2\ ,
        status_0 => \LowF_OnePWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LowF_OnePWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_72 ,
        control_7 => \LowF_OnePWM:PWMUDB:control_7\ ,
        control_6 => \LowF_OnePWM:PWMUDB:control_6\ ,
        control_5 => \LowF_OnePWM:PWMUDB:control_5\ ,
        control_4 => \LowF_OnePWM:PWMUDB:control_4\ ,
        control_3 => \LowF_OnePWM:PWMUDB:control_3\ ,
        control_2 => \LowF_OnePWM:PWMUDB:control_2\ ,
        control_1 => \LowF_OnePWM:PWMUDB:control_1\ ,
        control_0 => \LowF_OnePWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LowF_ZeroPWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowF_ZeroPWM:PWMUDB:control_7\
        );
        Output = \LowF_ZeroPWM:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_86, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_82 * Net_88
            + !Net_88 * Net_87
        );
        Output = Net_86 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_90 ,
        cs_addr_2 => \LowF_ZeroPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \LowF_ZeroPWM:PWMUDB:runmode_enable\ ,
        chain_out => \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\LowF_ZeroPWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_90 ,
        control_7 => \LowF_ZeroPWM:PWMUDB:control_7\ ,
        control_6 => \LowF_ZeroPWM:PWMUDB:control_6\ ,
        control_5 => \LowF_ZeroPWM:PWMUDB:control_5\ ,
        control_4 => \LowF_ZeroPWM:PWMUDB:control_4\ ,
        control_3 => \LowF_ZeroPWM:PWMUDB:control_3\ ,
        control_2 => \LowF_ZeroPWM:PWMUDB:control_2\ ,
        control_1 => \LowF_ZeroPWM:PWMUDB:control_1\ ,
        control_0 => \LowF_ZeroPWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\HighF_ZeroPWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_216) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HighF_ZeroPWM:PWMUDB:control_7\
        );
        Output = \HighF_ZeroPWM:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_216 ,
        cs_addr_2 => \HighF_ZeroPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \HighF_ZeroPWM:PWMUDB:runmode_enable\ ,
        chain_out => \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\HighF_ZeroPWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_216 ,
        control_7 => \HighF_ZeroPWM:PWMUDB:control_7\ ,
        control_6 => \HighF_ZeroPWM:PWMUDB:control_6\ ,
        control_5 => \HighF_ZeroPWM:PWMUDB:control_5\ ,
        control_4 => \HighF_ZeroPWM:PWMUDB:control_4\ ,
        control_3 => \HighF_ZeroPWM:PWMUDB:control_3\ ,
        control_2 => \HighF_ZeroPWM:PWMUDB:control_2\ ,
        control_1 => \HighF_ZeroPWM:PWMUDB:control_1\ ,
        control_0 => \HighF_ZeroPWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\HighF_OnePWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_96) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HighF_OnePWM:PWMUDB:control_7\
        );
        Output = \HighF_OnePWM:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\HighF_OnePWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HighF_OnePWM:PWMUDB:runmode_enable\ * 
              \HighF_OnePWM:PWMUDB:tc_i\
        );
        Output = \HighF_OnePWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_172, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_96) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HighF_OnePWM:PWMUDB:runmode_enable\ * 
              \HighF_OnePWM:PWMUDB:tc_i\
        );
        Output = Net_172 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_195, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_106 * Net_199
            + !Net_199 * Net_234
        );
        Output = Net_195 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_106, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_96) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HighF_OnePWM:PWMUDB:runmode_enable\ * 
              \HighF_OnePWM:PWMUDB:cmp1_less\
        );
        Output = Net_106 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\HighF_OnePWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_96) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HighF_OnePWM:PWMUDB:cmp1_less\
        );
        Output = \HighF_OnePWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\HighF_OnePWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_96) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HighF_OnePWM:PWMUDB:prevCompare1\ * 
              \HighF_OnePWM:PWMUDB:cmp1_less\
        );
        Output = \HighF_OnePWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_96 ,
        cs_addr_2 => \HighF_OnePWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \HighF_OnePWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \HighF_OnePWM:PWMUDB:cmp1_less\ ,
        z0_comb => \HighF_OnePWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \HighF_OnePWM:PWMUDB:status_3\ ,
        chain_in => \HighF_OnePWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\HighF_OnePWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_96 ,
        status_3 => \HighF_OnePWM:PWMUDB:status_3\ ,
        status_2 => \HighF_OnePWM:PWMUDB:status_2\ ,
        status_0 => \HighF_OnePWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\HighF_OnePWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_96 ,
        control_7 => \HighF_OnePWM:PWMUDB:control_7\ ,
        control_6 => \HighF_OnePWM:PWMUDB:control_6\ ,
        control_5 => \HighF_OnePWM:PWMUDB:control_5\ ,
        control_4 => \HighF_OnePWM:PWMUDB:control_4\ ,
        control_3 => \HighF_OnePWM:PWMUDB:control_3\ ,
        control_2 => \HighF_OnePWM:PWMUDB:control_2\ ,
        control_1 => \HighF_OnePWM:PWMUDB:control_1\ ,
        control_0 => \HighF_OnePWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =HighF_OneInt
        PORT MAP (
            interrupt => Net_172 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =HighF_ZeroInt
        PORT MAP (
            interrupt => Net_217 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =LowF_OneInt
        PORT MAP (
            interrupt => Net_73 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =LowF_ZeroInt
        PORT MAP (
            interrupt => Net_91 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = LowF_MuxSelIn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LowF_MuxSelIn(0)__PA ,
        fb => Net_88 ,
        pad => LowF_MuxSelIn(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LowF_MuxSelOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LowF_MuxSelOut(0)__PA ,
        pad => LowF_MuxSelOut(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = HighF_MuxSelOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HighF_MuxSelOut(0)__PA ,
        pad => HighF_MuxSelOut(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = HighF_MuxSelIn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HighF_MuxSelIn(0)__PA ,
        fb => Net_199 ,
        pad => HighF_MuxSelIn(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LEDTest(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDTest(0)__PA ,
        pad => LEDTest(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = LowF_FSK_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LowF_FSK_Out(0)__PA ,
        pin_input => Net_86 ,
        pad => LowF_FSK_Out(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = HighF_FSKOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HighF_FSKOut(0)__PA ,
        pin_input => Net_195 ,
        pad => HighF_FSKOut(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_96 ,
            dclk_0 => Net_96_local ,
            dclk_glb_1 => Net_72 ,
            dclk_1 => Net_72_local ,
            dclk_glb_2 => Net_216 ,
            dclk_2 => Net_216_local ,
            dclk_glb_3 => Net_90 ,
            dclk_3 => Net_90_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |   LowF_MuxSelIn(0) | FB(Net_88)
     |   1 |     * |      NONE |         CMOS_OUT |  LowF_MuxSelOut(0) | 
     |   3 |     * |      NONE |         CMOS_OUT | HighF_MuxSelOut(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |  HighF_MuxSelIn(0) | FB(Net_199)
     |   5 |     * |      NONE |         CMOS_OUT |         LEDTest(0) | 
-----+-----+-------+-----------+------------------+--------------------+------------
   1 |   2 |     * |      NONE |         CMOS_OUT |    LowF_FSK_Out(0) | In(Net_86)
     |   6 |     * |      NONE |         CMOS_OUT |    HighF_FSKOut(0) | In(Net_195)
------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.044ms
Digital Placement phase: Elapsed time ==> 1s.327ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "FSKTx_r.vh2" --pcf-path "FSKTx.pco" --des-name "FSKTx" --dsf-path "FSKTx.dsf" --sdc-path "FSKTx.sdc" --lib-path "FSKTx_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.754ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.253ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.057ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in FSKTx_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.529ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.233ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.843ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.843ms
API generation phase: Elapsed time ==> 1s.662ms
Dependency generation phase: Elapsed time ==> 0s.025ms
Cleanup phase: Elapsed time ==> 0s.001ms
