EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 2 8
Title ""
Date "2022-02-13"
Rev "CM4"
Comp "fourside.io"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Wire Wire Line
	1550 1050 1200 1050
Text Label 1550 1050 2    50   ~ 0
~READY
Text HLabel 1200 1050 0    50   Output ~ 0
~READY
Text HLabel 1200 1450 0    50   Input ~ 0
~RESET
Wire Wire Line
	1200 1450 1550 1450
Text Label 1550 1450 2    50   ~ 0
~RESET
Wire Wire Line
	1200 1250 1550 1250
Wire Wire Line
	1200 1350 1550 1350
Text HLabel 1200 1250 0    50   Input ~ 0
COPI1
Text HLabel 1200 1350 0    50   Input ~ 0
~CS1
Text Label 1550 1650 2    50   ~ 0
SCK0
Wire Wire Line
	1550 1650 1200 1650
Text HLabel 1200 1650 0    50   Input ~ 0
SCK0
Text HLabel 1200 1950 0    50   Output ~ 0
CDONE
Wire Wire Line
	1550 1550 1200 1550
Wire Wire Line
	1550 1950 1200 1950
Text Label 1550 1950 2    50   ~ 0
CDONE
Text Label 1550 1550 2    50   ~ 0
CRESETB
Text HLabel 1200 1550 0    50   Input ~ 0
CRESETB
Text HLabel 1200 1150 0    50   Input ~ 0
SCK1
Wire Wire Line
	1200 1150 1550 1150
Text HLabel 1200 1850 0    50   Input ~ 0
~CS0
Wire Wire Line
	1550 1850 1200 1850
Text HLabel 1200 1750 0    50   Input ~ 0
COPI0
Wire Wire Line
	1550 1750 1200 1750
Text Label 1550 1750 2    50   ~ 0
COPI0
$Sheet
S 1550 950  1200 1100
U 638F3BA4
F0 "node0" 50
F1 "node.sch" 50
F2 "SCK1_IN" I L 1550 1150 50 
F3 "SCK0" I L 1550 1650 50 
F4 "SDI0" I L 1550 1750 50 
F5 "~CS0" I L 1550 1850 50 
F6 "CRESET_B" I L 1550 1550 50 
F7 "SDI1" I L 1550 1250 50 
F8 "SDO1" O R 2750 1250 50 
F9 "~CS1_IN" I L 1550 1350 50 
F10 "~RESET" I L 1550 1450 50 
F11 "CDONE" O L 1550 1950 50 
F12 "~CS1_OUT" O R 2750 1350 50 
F13 "SCK1_OUT" O R 2750 1150 50 
F14 "~READY_OUT" O L 1550 1050 50 
F15 "~READY_IN" I R 2750 1050 50 
$EndSheet
$Sheet
S 3550 950  1200 1100
U 63958D89
F0 "node1" 50
F1 "node.sch" 50
F2 "SCK1_IN" I L 3550 1150 50 
F3 "SCK0" I L 3550 1650 50 
F4 "SDI0" I L 3550 1750 50 
F5 "~CS0" I L 3550 1850 50 
F6 "CRESET_B" I L 3550 1550 50 
F7 "SDI1" I L 3550 1250 50 
F8 "SDO1" O R 4750 1250 50 
F9 "~CS1_IN" I L 3550 1350 50 
F10 "~RESET" I L 3550 1450 50 
F11 "CDONE" O L 3550 1950 50 
F12 "~CS1_OUT" O R 4750 1350 50 
F13 "SCK1_OUT" O R 4750 1150 50 
F14 "~READY_OUT" O L 3550 1050 50 
F15 "~READY_IN" I R 4750 1050 50 
$EndSheet
$Sheet
S 5550 950  1200 1100
U 63966D57
F0 "node2" 50
F1 "node.sch" 50
F2 "SCK1_IN" I L 5550 1150 50 
F3 "SCK0" I L 5550 1650 50 
F4 "SDI0" I L 5550 1750 50 
F5 "~CS0" I L 5550 1850 50 
F6 "CRESET_B" I L 5550 1550 50 
F7 "SDI1" I L 5550 1250 50 
F8 "SDO1" O R 6750 1250 50 
F9 "~CS1_IN" I L 5550 1350 50 
F10 "~RESET" I L 5550 1450 50 
F11 "CDONE" O L 5550 1950 50 
F12 "~CS1_OUT" O R 6750 1350 50 
F13 "SCK1_OUT" O R 6750 1150 50 
F14 "~READY_OUT" O L 5550 1050 50 
F15 "~READY_IN" I R 6750 1050 50 
$EndSheet
$Sheet
S 1550 2450 1200 1100
U 639757D7
F0 "node3" 50
F1 "node.sch" 50
F2 "SCK1_IN" I L 1550 2650 50 
F3 "SCK0" I L 1550 3150 50 
F4 "SDI0" I L 1550 3250 50 
F5 "~CS0" I L 1550 3350 50 
F6 "CRESET_B" I L 1550 3050 50 
F7 "SDI1" I L 1550 2750 50 
F8 "SDO1" O R 2750 2750 50 
F9 "~CS1_IN" I L 1550 2850 50 
F10 "~RESET" I L 1550 2950 50 
F11 "CDONE" O L 1550 3450 50 
F12 "~CS1_OUT" O R 2750 2850 50 
F13 "SCK1_OUT" O R 2750 2650 50 
F14 "~READY_OUT" O L 1550 2550 50 
F15 "~READY_IN" I R 2750 2550 50 
$EndSheet
$Sheet
S 3550 2450 1200 1100
U 63A23103
F0 "node4" 50
F1 "node.sch" 50
F2 "SCK1_IN" I L 3550 2650 50 
F3 "SCK0" I L 3550 3150 50 
F4 "SDI0" I L 3550 3250 50 
F5 "~CS0" I L 3550 3350 50 
F6 "CRESET_B" I L 3550 3050 50 
F7 "SDI1" I L 3550 2750 50 
F8 "SDO1" O R 4750 2750 50 
F9 "~CS1_IN" I L 3550 2850 50 
F10 "~RESET" I L 3550 2950 50 
F11 "CDONE" O L 3550 3450 50 
F12 "~CS1_OUT" O R 4750 2850 50 
F13 "SCK1_OUT" O R 4750 2650 50 
F14 "~READY_OUT" O L 3550 2550 50 
F15 "~READY_IN" I R 4750 2550 50 
$EndSheet
$Sheet
S 5550 2450 1200 1100
U 63A318E4
F0 "node5" 50
F1 "node.sch" 50
F2 "SCK1_IN" I L 5550 2650 50 
F3 "SCK0" I L 5550 3150 50 
F4 "SDI0" I L 5550 3250 50 
F5 "~CS0" I L 5550 3350 50 
F6 "CRESET_B" I L 5550 3050 50 
F7 "SDI1" I L 5550 2750 50 
F8 "SDO1" O R 6750 2750 50 
F9 "~CS1_IN" I L 5550 2850 50 
F10 "~RESET" I L 5550 2950 50 
F11 "CDONE" O L 5550 3450 50 
F12 "~CS1_OUT" O R 6750 2850 50 
F13 "SCK1_OUT" O R 6750 2650 50 
F14 "~READY_OUT" O L 5550 2550 50 
F15 "~READY_IN" I R 6750 3150 50 
$EndSheet
Text Label 1550 1850 2    50   ~ 0
~CS0
Wire Wire Line
	2750 1050 3550 1050
Wire Wire Line
	3550 1150 2750 1150
Wire Wire Line
	2750 1250 3550 1250
Wire Wire Line
	3550 1350 2750 1350
Wire Wire Line
	3200 1450 3550 1450
Text Label 3550 1450 2    50   ~ 0
~RESET
Text Label 3550 1650 2    50   ~ 0
SCK0
Wire Wire Line
	3550 1650 3200 1650
Wire Wire Line
	3550 1550 3200 1550
Wire Wire Line
	3550 1950 3200 1950
Text Label 3550 1950 2    50   ~ 0
CDONE
Text Label 3550 1550 2    50   ~ 0
CRESETB
Wire Wire Line
	3550 1850 3200 1850
Wire Wire Line
	3550 1750 3200 1750
Text Label 3550 1750 2    50   ~ 0
COPI0
Text Label 3550 1850 2    50   ~ 0
~CS0
Wire Wire Line
	5200 1450 5550 1450
Text Label 5550 1450 2    50   ~ 0
~RESET
Text Label 5550 1650 2    50   ~ 0
SCK0
Wire Wire Line
	5550 1650 5200 1650
Wire Wire Line
	5550 1550 5200 1550
Wire Wire Line
	5550 1950 5200 1950
Text Label 5550 1950 2    50   ~ 0
CDONE
Text Label 5550 1550 2    50   ~ 0
CRESETB
Wire Wire Line
	5550 1850 5200 1850
Wire Wire Line
	5550 1750 5200 1750
Text Label 5550 1750 2    50   ~ 0
COPI0
Text Label 5550 1850 2    50   ~ 0
~CS0
Wire Wire Line
	3200 2950 3550 2950
Text Label 3550 2950 2    50   ~ 0
~RESET
Text Label 3550 3150 2    50   ~ 0
SCK0
Wire Wire Line
	3550 3150 3200 3150
Wire Wire Line
	3550 3050 3200 3050
Wire Wire Line
	3550 3450 3200 3450
Text Label 3550 3450 2    50   ~ 0
CDONE
Text Label 3550 3050 2    50   ~ 0
CRESETB
Wire Wire Line
	3550 3350 3200 3350
Wire Wire Line
	3550 3250 3200 3250
Text Label 3550 3250 2    50   ~ 0
COPI0
Text Label 3550 3350 2    50   ~ 0
~CS0
Wire Wire Line
	5200 2950 5550 2950
Text Label 5550 2950 2    50   ~ 0
~RESET
Text Label 5550 3150 2    50   ~ 0
SCK0
Wire Wire Line
	5550 3150 5200 3150
Wire Wire Line
	5550 3050 5200 3050
Wire Wire Line
	5550 3450 5200 3450
Text Label 5550 3450 2    50   ~ 0
CDONE
Text Label 5550 3050 2    50   ~ 0
CRESETB
Wire Wire Line
	5550 3350 5200 3350
Wire Wire Line
	5550 3250 5200 3250
Text Label 5550 3250 2    50   ~ 0
COPI0
Text Label 5550 3350 2    50   ~ 0
~CS0
Text Label 2750 1050 0    50   ~ 0
~READY_1
Text Label 2750 1150 0    50   ~ 0
SCK1_0
Text Label 2750 1250 0    50   ~ 0
SDO1_0
Text HLabel 6850 2750 2    50   Output ~ 0
CIPO1
NoConn ~ 6750 2850
NoConn ~ 6750 2650
Wire Wire Line
	6750 2750 6850 2750
$Comp
L power:GND #PWR0103
U 1 1 63D851F1
P 7050 3200
F 0 "#PWR0103" H 7050 2950 50  0001 C CNN
F 1 "GND" H 7055 3027 50  0000 C CNN
F 2 "" H 7050 3200 50  0001 C CNN
F 3 "" H 7050 3200 50  0001 C CNN
	1    7050 3200
	1    0    0    -1  
$EndComp
$Comp
L Device:R_Small_US R2
U 1 1 63D808B6
P 6900 3150
F 0 "R2" V 6695 3150 50  0000 C CNN
F 1 "1k0" V 6786 3150 50  0000 C CNN
F 2 "Resistor_SMD:R_0402_1005Metric" H 6900 3150 50  0001 C CNN
F 3 "~" H 6900 3150 50  0001 C CNN
	1    6900 3150
	0    1    1    0   
$EndComp
Text Label 1550 2950 2    50   ~ 0
~RESET
Text Label 1550 3150 2    50   ~ 0
SCK0
Text Label 1550 3450 2    50   ~ 0
CDONE
Text Label 1550 3050 2    50   ~ 0
CRESETB
Text Label 1550 3250 2    50   ~ 0
COPI0
Text Label 1550 3350 2    50   ~ 0
~CS0
Text Label 2750 1350 0    50   ~ 0
~CS1_0
Wire Wire Line
	4750 1050 5550 1050
Wire Wire Line
	5550 1150 4750 1150
Wire Wire Line
	4750 1250 5550 1250
Wire Wire Line
	5550 1350 4750 1350
Text Label 4750 1050 0    50   ~ 0
~READY_2
Text Label 4750 1150 0    50   ~ 0
SCK1_1
Text Label 4750 1250 0    50   ~ 0
SDO1_1
Text Label 4750 1350 0    50   ~ 0
~CS1_1
Text Label 6750 1050 0    50   ~ 0
~READY_3
Text Label 6750 1150 0    50   ~ 0
SCK1_2
Text Label 6750 1250 0    50   ~ 0
SDO1_2
Text Label 6750 1350 0    50   ~ 0
~CS1_2
Wire Wire Line
	6750 1050 7100 1050
Wire Wire Line
	6750 1150 7100 1150
Wire Wire Line
	6750 1250 7100 1250
Wire Wire Line
	6750 1350 7100 1350
Text Label 1550 2550 2    50   ~ 0
~READY_3
Text Label 1550 2650 2    50   ~ 0
SCK1_2
Text Label 1550 2750 2    50   ~ 0
SDO1_2
Text Label 1550 2850 2    50   ~ 0
~CS1_2
Wire Wire Line
	1550 2550 1200 2550
Wire Wire Line
	1550 2650 1200 2650
Wire Wire Line
	1550 2750 1200 2750
Wire Wire Line
	1550 2850 1200 2850
Wire Wire Line
	1550 2950 1200 2950
Wire Wire Line
	1550 3050 1200 3050
Wire Wire Line
	1550 3150 1200 3150
Wire Wire Line
	1550 3250 1200 3250
Wire Wire Line
	1550 3350 1200 3350
Wire Wire Line
	1550 3450 1200 3450
Wire Wire Line
	2750 2550 3550 2550
Wire Wire Line
	3550 2650 2750 2650
Wire Wire Line
	2750 2750 3550 2750
Wire Wire Line
	3550 2850 2750 2850
Text Label 2750 2550 0    50   ~ 0
~READY_4
Text Label 2750 2650 0    50   ~ 0
SCK1_3
Text Label 2750 2750 0    50   ~ 0
SDO1_3
Text Label 2750 2850 0    50   ~ 0
~CS1_3
Wire Wire Line
	4750 2550 5550 2550
Wire Wire Line
	5550 2650 4750 2650
Wire Wire Line
	4750 2750 5550 2750
Wire Wire Line
	5550 2850 4750 2850
Text Label 4750 2550 0    50   ~ 0
~READY_5
Text Label 4750 2650 0    50   ~ 0
SCK1_4
Text Label 4750 2750 0    50   ~ 0
SDO1_4
Text Label 4750 2850 0    50   ~ 0
~CS1_4
Wire Wire Line
	6800 3150 6750 3150
Wire Wire Line
	7050 3200 7050 3150
Wire Wire Line
	7050 3150 7000 3150
$EndSCHEMATC
