Verilated RTL modifier (vrtlmod) is a LLVM-based tool modifying Verilator <a href="https://www.veripool.org/wiki/verilator" title="Verilator homepage">Verilator</a> output for cycle accurate target injection. Additionally, Vrtlmod takes <a href="https://gitlab.lrz.de/ge29noy/regpicker" title="regpicker git">RegPicker</a>'s XML output as target source.

