The objects all have the same properties. By issuing `get_property *name* [lindex [ipx::get_ports] *index*]` for each name and listed port I obtained:


| Element | Property name                  | Example observed value | Notes               |
|---------|--------------------------------|------------------------|---------------------|
| 0       | BUFFER_TYPE                    | *&lt;nothing&gt;*        |                     |
| 0       | CLASS                          | port                   |           |
| 0       | DESCRIPTION                    | *&lt;nothing&gt;*        |                     |
| 0       | DIRECTION                      | in                     |           |
| 0       | DISPLAY_NAME                   | *&lt;nothing&gt;*        |                     |
| 0       | DRIVER_VALUE                   | *&lt;nothing&gt;*        |                     |
| 0       | DRIVER_VALUE_BIT_STRING_LENGTH | *&lt;nothing&gt;*        |                     |
| 0       | DRIVER_VALUE_DEPENDENCY        | *&lt;nothing&gt;*        |                     |
| 0       | DRIVER_VALUE_FORMAT            | long                   |           |
| 0       | DRIVER_VALUE_RESOLVE_TYPE      | immediate              |           |
| 0       | ENABLEMENT_DEPENDENCY          | *&lt;nothing&gt;*        |                     |
| 0       | ENABLEMENT_PRESENCE            | optional               |           |
| 0       | ENABLEMENT_RESOLVE_TYPE        | immediate              |           |
| 0       | ENABLEMENT_VALUE               | 1                      |           |
| 0       | ENDIANNESS                     | little                 |           |
| 0       | IS_VECTOR                      | 0                      |           |
| 0       | LATENCY                        | 0                      |           |
| 0       | NAME                           | merge                  |           |
| 0       | SAMPLE_RATE                    | *&lt;nothing&gt;*        |                     |
| 0       | SIZE_DESCRIPTION               | 1                      |           |
| 0       | SIZE_LEFT                      | 0                      |           |
| 0       | SIZE_LEFT_BIT_STRING_LENGTH    | *&lt;nothing&gt;*        |                     |
| 0       | SIZE_LEFT_DEPENDENCY           | *&lt;nothing&gt;*        |                     |
| 0       | SIZE_LEFT_FORMAT_TYPE          | long                   |           |
| 0       | SIZE_LEFT_RESOLVE_TYPE         | immediate              |           |
| 0       | SIZE_RIGHT                     | 0                      |           |
| 0       | SIZE_RIGHT_BIT_STRING_LENGTH   | *&lt;nothing&gt;*        |                     |
| 0       | SIZE_RIGHT_DEPENDENCY          | *&lt;nothing&gt;*        |                     |
| 0       | SIZE_RIGHT_FORMAT_TYPE         | long                   |           |
| 0       | SIZE_RIGHT_RESOLVE_TYPE        | immediate              |           |
| 0       | TYPE_DEFINITION                | *&lt;nothing&gt;*        |                     |
| 0       | TYPE_NAME                      | std_logic              |           |
| 0       | VIEW_NAME_REFS                 | *&lt;nothing&gt;*        |                     |
| 1   | BUFFER_TYPE                    | *&lt;nothing&gt;*        |                     |
| 1   | CLASS                          | port         |           |
| 1   | DESCRIPTION                    | *&lt;nothing&gt;*        |                     |
| 1   | DIRECTION                      | in         |           |
| 1   | DISPLAY_NAME                   | *&lt;nothing&gt;*        |                     |
| 1   | DRIVER_VALUE                   | *&lt;nothing&gt;*        |                     |
| 1   | DRIVER_VALUE_BIT_STRING_LENGTH | *&lt;nothing&gt;*        |                     |
| 1   | DRIVER_VALUE_DEPENDENCY        | *&lt;nothing&gt;*        |                     |
| 1   | DRIVER_VALUE_FORMAT            | long         |           |
| 1   | DRIVER_VALUE_RESOLVE_TYPE      | immediate         |           |
| 1   | ENABLEMENT_DEPENDENCY          | *&lt;nothing&gt;*        |                     |
| 1   | ENABLEMENT_PRESENCE            | optional         |           |
| 1   | ENABLEMENT_RESOLVE_TYPE        | immediate         |           |
| 1   | ENABLEMENT_VALUE               | 1         |           |
| 1   | ENDIANNESS                     | little         |           |
| 1   | IS_VECTOR                      | 0         |           |
| 1   | LATENCY                        | 0         |           |
| 1   | NAME                           | which         |           |
| 1   | SAMPLE_RATE                    | *&lt;nothing&gt;*        |                     |
| 1   | SIZE_DESCRIPTION               | 1         |           |
| 1   | SIZE_LEFT                      | 0         |           |
| 1   | SIZE_LEFT_BIT_STRING_LENGTH    | *&lt;nothing&gt;*        |                     |
| 1   | SIZE_LEFT_DEPENDENCY           | *&lt;nothing&gt;*        |                     |
| 1   | SIZE_LEFT_FORMAT_TYPE          | long         |           |
| 1   | SIZE_LEFT_RESOLVE_TYPE         | immediate         |           |
| 1   | SIZE_RIGHT                     | 0         |           |
| 1   | SIZE_RIGHT_BIT_STRING_LENGTH   | *&lt;nothing&gt;*        |                     |
| 1   | SIZE_RIGHT_DEPENDENCY          | *&lt;nothing&gt;*        |                     |
| 1   | SIZE_RIGHT_FORMAT_TYPE         | long         |           |
| 1   | SIZE_RIGHT_RESOLVE_TYPE        | immediate         |           |
| 1   | TYPE_DEFINITION                | *&lt;nothing&gt;*        |                     |
| 1   | TYPE_NAME                      | std_logic         |           |
| 1   | VIEW_NAME_REFS                 | *&lt;nothing&gt;*        |                     |
| 2       | BUFFER_TYPE                    | *&lt;nothing&gt;*        |                     |
| 2       | CLASS                          | port         |           |
| 2       | DESCRIPTION                    | *&lt;nothing&gt;*        |                     |
| 2       | DIRECTION                      | out         |           |
| 2       | DISPLAY_NAME                   | *&lt;nothing&gt;*        |                     |
| 2       | DRIVER_VALUE                   | *&lt;nothing&gt;*        |                     |
| 2       | DRIVER_VALUE_BIT_STRING_LENGTH | *&lt;nothing&gt;*        |                     |
| 2       | DRIVER_VALUE_DEPENDENCY        | *&lt;nothing&gt;*        |                     |
| 2       | DRIVER_VALUE_FORMAT            | long         |           |
| 2       | DRIVER_VALUE_RESOLVE_TYPE      | immediate         |           |
| 2       | ENABLEMENT_DEPENDENCY          | *&lt;nothing&gt;*        |                     |
| 2       | ENABLEMENT_PRESENCE            | optional         |           |
| 2       | ENABLEMENT_RESOLVE_TYPE        | immediate         |           |
| 2       | ENABLEMENT_VALUE               | 1         |           |
| 2       | ENDIANNESS                     | little         |           |
| 2       | IS_VECTOR                      | 0         |           |
| 2       | LATENCY                        | 0         |           |
| 2       | NAME                           | equal         |           |
| 2       | SAMPLE_RATE                    | *&lt;nothing&gt;*        |                     |
| 2       | SIZE_DESCRIPTION               | 1         |           |
| 2       | SIZE_LEFT                      | 0         |           |
| 2       | SIZE_LEFT_BIT_STRING_LENGTH    | *&lt;nothing&gt;*        |                     |
| 2       | SIZE_LEFT_DEPENDENCY           | *&lt;nothing&gt;*        |                     |
| 2       | SIZE_LEFT_FORMAT_TYPE          | long         |           |
| 2       | SIZE_LEFT_RESOLVE_TYPE         | immediate         |           |
| 2       | SIZE_RIGHT                     | 0         |           |
| 2       | SIZE_RIGHT_BIT_STRING_LENGTH   | *&lt;nothing&gt;*        |                     |
| 2       | SIZE_RIGHT_DEPENDENCY          | *&lt;nothing&gt;*        |                     |
| 2       | SIZE_RIGHT_FORMAT_TYPE         | long         |           |
| 2       | SIZE_RIGHT_RESOLVE_TYPE        | immediate         |           |
| 2       | TYPE_DEFINITION                | *&lt;nothing&gt;*        |                     |
| 2       | TYPE_NAME                      | std_logic         |           |
| 2       | VIEW_NAME_REFS                 |          |           |
| 3   | BUFFER_TYPE                    | *&lt;nothing&gt;*        |                     |
| 3   | CLASS                          | port         |           |
| 3   | DESCRIPTION                    | *&lt;nothing&gt;*        |                     |
| 3   | DIRECTION                      | in         |           |
| 3   | DISPLAY_NAME                   | *&lt;nothing&gt;*        |                     |
| 3   | DRIVER_VALUE                   | *&lt;nothing&gt;*        |                     |
| 3   | DRIVER_VALUE_BIT_STRING_LENGTH | *&lt;nothing&gt;*        |                     |
| 3   | DRIVER_VALUE_DEPENDENCY        | *&lt;nothing&gt;*        |                     |
| 3   | DRIVER_VALUE_FORMAT            | long         |           |
| 3   | DRIVER_VALUE_RESOLVE_TYPE      | immediate         |           |
| 3   | ENABLEMENT_DEPENDENCY          | *&lt;nothing&gt;*        |                     |
| 3   | ENABLEMENT_PRESENCE            | optional         |           |
| 3   | ENABLEMENT_RESOLVE_TYPE        | immediate         |           |
| 3   | ENABLEMENT_VALUE               | 1         |           |
| 3   | ENDIANNESS                     | little         |           |
| 3   | IS_VECTOR                      | 0         |           |
| 3   | LATENCY                        | 0         |           |
| 3   | NAME                           | s00_axi_aclk         |           |
| 3   | SAMPLE_RATE                    | *&lt;nothing&gt;*        |                     |
| 3   | SIZE_DESCRIPTION               | 1         |           |
| 3   | SIZE_LEFT                      | 0         |           |
| 3   | SIZE_LEFT_BIT_STRING_LENGTH    | *&lt;nothing&gt;*        |                     |
| 3   | SIZE_LEFT_DEPENDENCY           | *&lt;nothing&gt;*        |                     |
| 3   | SIZE_LEFT_FORMAT_TYPE          | long         |           |
| 3   | SIZE_LEFT_RESOLVE_TYPE         | immediate         |           |
| 3   | SIZE_RIGHT                     | 0         |           |
| 3   | SIZE_RIGHT_BIT_STRING_LENGTH   | *&lt;nothing&gt;*        |                     |
| 3   | SIZE_RIGHT_DEPENDENCY          | *&lt;nothing&gt;*        |                     |
| 3   | SIZE_RIGHT_FORMAT_TYPE         | long         |           |
| 3   | SIZE_RIGHT_RESOLVE_TYPE        | immediate         |           |
| 3   | TYPE_DEFINITION                | *&lt;nothing&gt;*        |                     |
| 3   | TYPE_NAME                      | wire         |           |
| 3   | VIEW_NAME_REFS                 | xilinx_verilogsynthesis xilinx_verilogbehavioralsimulation         |           |
| 4       | BUFFER_TYPE                    | *&lt;nothing&gt;*        |                     |
| 4       | CLASS                          | port         |           |
| 4       | DESCRIPTION                    | *&lt;nothing&gt;*        |                     |
| 4       | DIRECTION                      | in         |           |
| 4       | DISPLAY_NAME                   | *&lt;nothing&gt;*        |                     |
| 4       | DRIVER_VALUE                   | *&lt;nothing&gt;*        |                     |
| 4       | DRIVER_VALUE_BIT_STRING_LENGTH | *&lt;nothing&gt;*        |                     |
| 4       | DRIVER_VALUE_DEPENDENCY        | *&lt;nothing&gt;*        |                     |
| 4       | DRIVER_VALUE_FORMAT            | long         |           |
| 4       | DRIVER_VALUE_RESOLVE_TYPE      | immediate         |           |
| 4       | ENABLEMENT_DEPENDENCY          | *&lt;nothing&gt;*        |                     |
| 4       | ENABLEMENT_PRESENCE            | optional         |           |
| 4       | ENABLEMENT_RESOLVE_TYPE        | immediate         |           |
| 4       | ENABLEMENT_VALUE               | 1         |           |
| 4       | ENDIANNESS                     | little         |           |
| 4       | IS_VECTOR                      | 0         |           |
| 4       | LATENCY                        | 0         |           |
| 4       | NAME                           | s00_axi_aresetn         |           |
| 4       | SAMPLE_RATE                    | *&lt;nothing&gt;*        |                     |
| 4       | SIZE_DESCRIPTION               | 1         |           |
| 4       | SIZE_LEFT                      | 0         |           |
| 4       | SIZE_LEFT_BIT_STRING_LENGTH    | *&lt;nothing&gt;*        |                     |
| 4       | SIZE_LEFT_DEPENDENCY           | *&lt;nothing&gt;*        |                     |
| 4       | SIZE_LEFT_FORMAT_TYPE          | long         |           |
| 4       | SIZE_LEFT_RESOLVE_TYPE         | immediate         |           |
| 4       | SIZE_RIGHT                     | 0         |           |
| 4       | SIZE_RIGHT_BIT_STRING_LENGTH   | *&lt;nothing&gt;*        |                     |
| 4       | SIZE_RIGHT_DEPENDENCY          | *&lt;nothing&gt;*        |                     |
| 4       | SIZE_RIGHT_FORMAT_TYPE         | long         |           |
| 4       | SIZE_RIGHT_RESOLVE_TYPE        | immediate         |           |
| 4       | TYPE_DEFINITION                | *&lt;nothing&gt;*        |                     |
| 4       | TYPE_NAME                      | wire         |           |
| 4       | VIEW_NAME_REFS                 | xilinx_verilogsynthesis xilinx_verilogbehavioralsimulation         |           |
| 5   | BUFFER_TYPE                    | *&lt;nothing&gt;*        |                     |
| 5   | CLASS                          | port         |           |
| 5   | DESCRIPTION                    | *&lt;nothing&gt;*        |                     |
| 5   | DIRECTION                      | in         |           |
| 5   | DISPLAY_NAME                   | *&lt;nothing&gt;*        |                     |
| 5   | DRIVER_VALUE                   | *&lt;nothing&gt;*        |                     |
| 5   | DRIVER_VALUE_BIT_STRING_LENGTH | *&lt;nothing&gt;*        |                     |
| 5   | DRIVER_VALUE_DEPENDENCY        | *&lt;nothing&gt;*        |                     |
| 5   | DRIVER_VALUE_FORMAT            | long         |           |
| 5   | DRIVER_VALUE_RESOLVE_TYPE      | immediate         |           |
| 5   | ENABLEMENT_DEPENDENCY          | *&lt;nothing&gt;*        |                     |
| 5   | ENABLEMENT_PRESENCE            | optional         |           |
| 5   | ENABLEMENT_RESOLVE_TYPE        | immediate         |           |
| 5   | ENABLEMENT_VALUE               | 1         |           |
| 5   | ENDIANNESS                     | little         |           |
| 5   | IS_VECTOR                      | 1         |           |
| 5   | LATENCY                        | 0         |           |
| 5   | NAME                           | s00_axi_awaddr         |           |
| 5   | SAMPLE_RATE                    | *&lt;nothing&gt;*        |                     |
| 5   | SIZE_DESCRIPTION               | 4 : 0         |           |
| 5   | SIZE_LEFT                      | 4         |           |
| 5   | SIZE_LEFT_BIT_STRING_LENGTH    | *&lt;nothing&gt;*        |                     |
| 5   | SIZE_LEFT_DEPENDENCY           | (spirit:decode(id('MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH')) - 1)         |           |
| 5   | SIZE_LEFT_FORMAT_TYPE          | long         |           |
| 5   | SIZE_LEFT_RESOLVE_TYPE         | dependent         |           |
| 5   | SIZE_RIGHT                     | 0         |           |
| 5   | SIZE_RIGHT_BIT_STRING_LENGTH   | *&lt;nothing&gt;*        |                     |
| 5   | SIZE_RIGHT_DEPENDENCY          | *&lt;nothing&gt;*        |                     |
| 5   | SIZE_RIGHT_FORMAT_TYPE         | long         |           |
| 5   | SIZE_RIGHT_RESOLVE_TYPE        | immediate         |           |
| 5   | TYPE_DEFINITION                | *&lt;nothing&gt;*        |                     |
| 5   | TYPE_NAME                      | wire         |           |
| 5   | VIEW_NAME_REFS                 | xilinx_verilogsynthesis xilinx_verilogbehavioralsimulation         |           |
| 6       | BUFFER_TYPE                    | *&lt;nothing&gt;*        |                     |
| 6       | CLASS                          | port         |           |
| 6       | DESCRIPTION                    | *&lt;nothing&gt;*        |                     |
| 6       | DIRECTION                      | in         |           |
| 6       | DISPLAY_NAME                   | *&lt;nothing&gt;*        |                     |
| 6       | DRIVER_VALUE                   | *&lt;nothing&gt;*        |                     |
| 6       | DRIVER_VALUE_BIT_STRING_LENGTH | *&lt;nothing&gt;*        |                     |
| 6       | DRIVER_VALUE_DEPENDENCY        | *&lt;nothing&gt;*        |                     |
| 6       | DRIVER_VALUE_FORMAT            | long         |           |
| 6       | DRIVER_VALUE_RESOLVE_TYPE      | immediate         |           |
| 6       | ENABLEMENT_DEPENDENCY          | *&lt;nothing&gt;*        |                     |
| 6       | ENABLEMENT_PRESENCE            | optional         |           |
| 6       | ENABLEMENT_RESOLVE_TYPE        | immediate         |           |
| 6       | ENABLEMENT_VALUE               | 1         |           |
| 6       | ENDIANNESS                     | little         |           |
| 6       | IS_VECTOR                      | 1         |           |
| 6       | LATENCY                        | 0         |           |
| 6       | NAME                           | s00_axi_awprot         |           |
| 6       | SAMPLE_RATE                    | *&lt;nothing&gt;*        |                     |
| 6       | SIZE_DESCRIPTION               | 2 : 0         |           |
| 6       | SIZE_LEFT                      | 2         |           |
| 6       | SIZE_LEFT_BIT_STRING_LENGTH    | *&lt;nothing&gt;*        |                     |
| 6       | SIZE_LEFT_DEPENDENCY           | *&lt;nothing&gt;*        |                     |
| 6       | SIZE_LEFT_FORMAT_TYPE          | long         |           |
| 6       | SIZE_LEFT_RESOLVE_TYPE         | immediate         |           |
| 6       | SIZE_RIGHT                     | 0         |           |
| 6       | SIZE_RIGHT_BIT_STRING_LENGTH   | *&lt;nothing&gt;*        |                     |
| 6       | SIZE_RIGHT_DEPENDENCY          | *&lt;nothing&gt;*        |                     |
| 6       | SIZE_RIGHT_FORMAT_TYPE         | long         |           |
| 6       | SIZE_RIGHT_RESOLVE_TYPE        | immediate         |           |
| 6       | TYPE_DEFINITION                | *&lt;nothing&gt;*        |                     |
| 6       | TYPE_NAME                      | wire         |           |
| 6       | VIEW_NAME_REFS                 | xilinx_verilogsynthesis xilinx_verilogbehavioralsimulation         |           |
| 7   | BUFFER_TYPE                    | *&lt;nothing&gt;*        |                     |
| 7   | CLASS                          | port         |           |
| 7   | DESCRIPTION                    | *&lt;nothing&gt;*        |                     |
| 7   | DIRECTION                      | in         |           |
| 7   | DISPLAY_NAME                   | *&lt;nothing&gt;*        |                     |
| 7   | DRIVER_VALUE                   | *&lt;nothing&gt;*        |                     |
| 7   | DRIVER_VALUE_BIT_STRING_LENGTH | *&lt;nothing&gt;*        |                     |
| 7   | DRIVER_VALUE_DEPENDENCY        | *&lt;nothing&gt;*        |                     |
| 7   | DRIVER_VALUE_FORMAT            | long         |           |
| 7   | DRIVER_VALUE_RESOLVE_TYPE      | immediate         |           |
| 7   | ENABLEMENT_DEPENDENCY          | *&lt;nothing&gt;*        |                     |
| 7   | ENABLEMENT_PRESENCE            | optional         |           |
| 7   | ENABLEMENT_RESOLVE_TYPE        | immediate         |           |
| 7   | ENABLEMENT_VALUE               | 1         |           |
| 7   | ENDIANNESS                     | little         |           |
| 7   | IS_VECTOR                      | 0         |           |
| 7   | LATENCY                        | 0         |           |
| 7   | NAME                           | s00_axi_awvalid         |           |
| 7   | SAMPLE_RATE                    | *&lt;nothing&gt;*        |                     |
| 7   | SIZE_DESCRIPTION               | 1         |           |
| 7   | SIZE_LEFT                      | 0         |           |
| 7   | SIZE_LEFT_BIT_STRING_LENGTH    | *&lt;nothing&gt;*        |                     |
| 7   | SIZE_LEFT_DEPENDENCY           | *&lt;nothing&gt;*        |                     |
| 7   | SIZE_LEFT_FORMAT_TYPE          | long         |           |
| 7   | SIZE_LEFT_RESOLVE_TYPE         | immediate         |           |
| 7   | SIZE_RIGHT                     | 0         |           |
| 7   | SIZE_RIGHT_BIT_STRING_LENGTH   | *&lt;nothing&gt;*        |                     |
| 7   | SIZE_RIGHT_DEPENDENCY          | *&lt;nothing&gt;*        |                     |
| 7   | SIZE_RIGHT_FORMAT_TYPE         | long         |           |
| 7   | SIZE_RIGHT_RESOLVE_TYPE        | immediate         |           |
| 7   | TYPE_DEFINITION                | *&lt;nothing&gt;*        |                     |
| 7   | TYPE_NAME                      | wire         |           |
| 7   | VIEW_NAME_REFS                 | xilinx_verilogsynthesis xilinx_verilogbehavioralsimulation         |           |
| 8       | BUFFER_TYPE                    | *&lt;nothing&gt;*        |                     |
| 8       | CLASS                          | port         |           |
| 8       | DESCRIPTION                    | *&lt;nothing&gt;*        |                     |
| 8       | DIRECTION                      | out         |           |
| 8       | DISPLAY_NAME                   | *&lt;nothing&gt;*        |                     |
| 8       | DRIVER_VALUE                   | *&lt;nothing&gt;*        |                     |
| 8       | DRIVER_VALUE_BIT_STRING_LENGTH | *&lt;nothing&gt;*        |                     |
| 8       | DRIVER_VALUE_DEPENDENCY        | *&lt;nothing&gt;*        |                     |
| 8       | DRIVER_VALUE_FORMAT            | long         |           |
| 8       | DRIVER_VALUE_RESOLVE_TYPE      | immediate         |           |
| 8       | ENABLEMENT_DEPENDENCY          | *&lt;nothing&gt;*        |                     |
| 8       | ENABLEMENT_PRESENCE            | optional         |           |
| 8       | ENABLEMENT_RESOLVE_TYPE        | immediate         |           |
| 8       | ENABLEMENT_VALUE               | 1         |           |
| 8       | ENDIANNESS                     | little         |           |
| 8       | IS_VECTOR                      | 0         |           |
| 8       | LATENCY                        | 0         |           |
| 8       | NAME                           | s00_axi_awready         |           |
| 8       | SAMPLE_RATE                    | *&lt;nothing&gt;*        |                     |
| 8       | SIZE_DESCRIPTION               | 1         |           |
| 8       | SIZE_LEFT                      | 0         |           |
| 8       | SIZE_LEFT_BIT_STRING_LENGTH    | *&lt;nothing&gt;*        |                     |
| 8       | SIZE_LEFT_DEPENDENCY           | *&lt;nothing&gt;*        |                     |
| 8       | SIZE_LEFT_FORMAT_TYPE          | long         |           |
| 8       | SIZE_LEFT_RESOLVE_TYPE         | immediate         |           |
| 8       | SIZE_RIGHT                     | 0         |           |
| 8       | SIZE_RIGHT_BIT_STRING_LENGTH   | *&lt;nothing&gt;*        |                     |
| 8       | SIZE_RIGHT_DEPENDENCY          | *&lt;nothing&gt;*        |                     |
| 8       | SIZE_RIGHT_FORMAT_TYPE         | long         |           |
| 8       | SIZE_RIGHT_RESOLVE_TYPE        | immediate         |           |
| 8       | TYPE_DEFINITION                | *&lt;nothing&gt;*        |                     |
| 8       | TYPE_NAME                      | wire         |           |
| 8       | VIEW_NAME_REFS                 | xilinx_verilogsynthesis xilinx_verilogbehavioralsimulation         |           |
| 9   | BUFFER_TYPE                    | *&lt;nothing&gt;*        |                     |
| 9   | CLASS                          | port         |           |
| 9   | DESCRIPTION                    | *&lt;nothing&gt;*        |                     |
| 9   | DIRECTION                      | in         |           |
| 9   | DISPLAY_NAME                   | *&lt;nothing&gt;*        |                     |
| 9   | DRIVER_VALUE                   | *&lt;nothing&gt;*        |                     |
| 9   | DRIVER_VALUE_BIT_STRING_LENGTH | *&lt;nothing&gt;*        |                     |
| 9   | DRIVER_VALUE_DEPENDENCY        | *&lt;nothing&gt;*        |                     |
| 9   | DRIVER_VALUE_FORMAT            | long         |           |
| 9   | DRIVER_VALUE_RESOLVE_TYPE      | immediate         |           |
| 9   | ENABLEMENT_DEPENDENCY          | *&lt;nothing&gt;*        |                     |
| 9   | ENABLEMENT_PRESENCE            | optional         |           |
| 9   | ENABLEMENT_RESOLVE_TYPE        | immediate         |           |
| 9   | ENABLEMENT_VALUE               | 1         |           |
| 9   | ENDIANNESS                     | little         |           |
| 9   | IS_VECTOR                      | 1         |           |
| 9   | LATENCY                        | 0         |           |
| 9   | NAME                           | s00_axi_wdata         |           |
| 9   | SAMPLE_RATE                    | *&lt;nothing&gt;*        |                     |
| 9   | SIZE_DESCRIPTION               | 31 : 0         |           |
| 9   | SIZE_LEFT                      | 31         |           |
| 9   | SIZE_LEFT_BIT_STRING_LENGTH    | *&lt;nothing&gt;*        |                     |
| 9   | SIZE_LEFT_DEPENDENCY           | (spirit:decode(id('MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH')) - 1)         |           |
| 9   | SIZE_LEFT_FORMAT_TYPE          | long         |           |
| 9   | SIZE_LEFT_RESOLVE_TYPE         | dependent         |           |
| 9   | SIZE_RIGHT                     | 0         |           |
| 9   | SIZE_RIGHT_BIT_STRING_LENGTH   | *&lt;nothing&gt;*        |                     |
| 9   | SIZE_RIGHT_DEPENDENCY          | *&lt;nothing&gt;*        |                     |
| 9   | SIZE_RIGHT_FORMAT_TYPE         | long         |           |
| 9   | SIZE_RIGHT_RESOLVE_TYPE        | immediate         |           |
| 9   | TYPE_DEFINITION                | *&lt;nothing&gt;*        |                     |
| 9   | TYPE_NAME                      | wire         |           |
| 9   | VIEW_NAME_REFS                 | xilinx_verilogsynthesis xilinx_verilogbehavioralsimulation         |           |
| 10       | BUFFER_TYPE                    | *&lt;nothing&gt;*        |                     |
| 10       | CLASS                          | port                   |                     |
| 10       | DESCRIPTION                    | *&lt;nothing&gt;*        |                     |
| 10       | DIRECTION                      | in                   |                     |
| 10       | DISPLAY_NAME                   | *&lt;nothing&gt;*        |                     |
| 10       | DRIVER_VALUE                   | *&lt;nothing&gt;*        |                     |
| 10       | DRIVER_VALUE_BIT_STRING_LENGTH | *&lt;nothing&gt;*        |                     |
| 10       | DRIVER_VALUE_DEPENDENCY        | *&lt;nothing&gt;*        |                     |
| 10       | DRIVER_VALUE_FORMAT            | long                   |                     |
| 10       | DRIVER_VALUE_RESOLVE_TYPE      | immediate                   |                     |
| 10       | ENABLEMENT_DEPENDENCY          | *&lt;nothing&gt;*        |                     |
| 10       | ENABLEMENT_PRESENCE            | optional                   |                     |
| 10       | ENABLEMENT_RESOLVE_TYPE        | immediate                   |                     |
| 10       | ENABLEMENT_VALUE               | 1                   |                     |
| 10       | ENDIANNESS                     | little                   |                     |
| 10       | IS_VECTOR                      | 1                   |                     |
| 10       | LATENCY                        | 0                   |                     |
| 10       | NAME                           | s00_axi_wstrb                   |                     |
| 10       | SAMPLE_RATE                    | *&lt;nothing&gt;*        |                     |
| 10       | SIZE_DESCRIPTION               | 3 : 0                   |                     |
| 10       | SIZE_LEFT                      | 3                   |                     |
| 10       | SIZE_LEFT_BIT_STRING_LENGTH    | *&lt;nothing&gt;*        |                     |
| 10       | SIZE_LEFT_DEPENDENCY           | ((spirit:decode(id('MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH')) / 8) - 1)      
| 10       | SIZE_LEFT_FORMAT_TYPE          | long                   |                     |
| 10       | SIZE_LEFT_RESOLVE_TYPE         | dependent                   |                     |
| 10       | SIZE_RIGHT                     | 0                   |                     |
| 10       | SIZE_RIGHT_BIT_STRING_LENGTH   | *&lt;nothing&gt;*        |                     |
| 10       | SIZE_RIGHT_DEPENDENCY          | *&lt;nothing&gt;*        |                     |
| 10       | SIZE_RIGHT_FORMAT_TYPE         | long                   |                     |
| 10       | SIZE_RIGHT_RESOLVE_TYPE        | immediate                   |                     |
| 10       | TYPE_DEFINITION                | *&lt;nothing&gt;*        |                     |
| 10       | TYPE_NAME                      | wire                   |                     |
| 10       | VIEW_NAME_REFS                 | xilinx_verilogsynthesis xilinx_verilogbehavioralsimulation       |
| 11   | BUFFER_TYPE                    | *&lt;nothing&gt;*        |                     |
| 11   | CLASS                          | port                   |                     |
| 11   | DESCRIPTION                    | *&lt;nothing&gt;*        |                     |
| 11   | DIRECTION                      | in                   |                     |
| 11   | DISPLAY_NAME                   | *&lt;nothing&gt;*        |                     |
| 11   | DRIVER_VALUE                   | *&lt;nothing&gt;*        |                     |
| 11   | DRIVER_VALUE_BIT_STRING_LENGTH | *&lt;nothing&gt;*        |                     |
| 11   | DRIVER_VALUE_DEPENDENCY        | *&lt;nothing&gt;*        |                     |
| 11   | DRIVER_VALUE_FORMAT            | long                   |                     |
| 11   | DRIVER_VALUE_RESOLVE_TYPE      | immediate                   |                     |
| 11   | ENABLEMENT_DEPENDENCY          | *&lt;nothing&gt;*        |                     |
| 11   | ENABLEMENT_PRESENCE            | optional                   |                     |
| 11   | ENABLEMENT_RESOLVE_TYPE        | immediate                   |                     |
| 11   | ENABLEMENT_VALUE               | 1                   |                     |
| 11   | ENDIANNESS                     | little                   |                     |
| 11   | IS_VECTOR                      | 0                   |                     |
| 11   | LATENCY                        | 0                   |                     |
| 11   | NAME                           | s00_axi_wvalid                   |                     |
| 11   | SAMPLE_RATE                    | *&lt;nothing&gt;*        |                     |
| 11   | SIZE_DESCRIPTION               | 1                   |                     |
| 11   | SIZE_LEFT                      | 0                   |                     |
| 11   | SIZE_LEFT_BIT_STRING_LENGTH    | *&lt;nothing&gt;*        |                     |
| 11   | SIZE_LEFT_DEPENDENCY           | *&lt;nothing&gt;*        |                     |
| 11   | SIZE_LEFT_FORMAT_TYPE          | long                   |                     |
| 11   | SIZE_LEFT_RESOLVE_TYPE         | immediate                   |                     |
| 11   | SIZE_RIGHT                     | 0                   |                     |
| 11   | SIZE_RIGHT_BIT_STRING_LENGTH   | *&lt;nothing&gt;*        |                     |
| 11   | SIZE_RIGHT_DEPENDENCY          | *&lt;nothing&gt;*        |                     |
| 11   | SIZE_RIGHT_FORMAT_TYPE         | long                   |                     |
| 11   | SIZE_RIGHT_RESOLVE_TYPE        | immediate                   |                     |
| 11   | TYPE_DEFINITION                | *&lt;nothing&gt;*        |                     |
| 11   | TYPE_NAME                      | wire                   |                     |
| 11   | VIEW_NAME_REFS                 | xilinx_verilogsynthesis xilinx_verilogbehavioralsimulation                   |    
| 12      | BUFFER_TYPE                    | *&lt;nothing&gt;*      |                     |
| 12      | CLASS                          | port        |          |
| 12      | DESCRIPTION                    | *&lt;nothing&gt;*      |                     |
| 12      | DIRECTION                      | out        |          |
| 12      | DISPLAY_NAME                   | *&lt;nothing&gt;*      |                     |
| 12      | DRIVER_VALUE                   | *&lt;nothing&gt;*      |                     |
| 12      | DRIVER_VALUE_BIT_STRING_LENGTH | *&lt;nothing&gt;*      |                     |
| 12      | DRIVER_VALUE_DEPENDENCY        | *&lt;nothing&gt;*      |                     |
| 12      | DRIVER_VALUE_FORMAT            | long        |          |
| 12      | DRIVER_VALUE_RESOLVE_TYPE      | immediate        |          |
| 12      | ENABLEMENT_DEPENDENCY          | *&lt;nothing&gt;*      |                     |
| 12      | ENABLEMENT_PRESENCE            | optional        |          |
| 12      | ENABLEMENT_RESOLVE_TYPE        | immediate        |          |
| 12      | ENABLEMENT_VALUE               | 1        |          |
| 12      | ENDIANNESS                     | little        |          |
| 12      | IS_VECTOR                      | 0        |          |
| 12      | LATENCY                        | 0        |          |
| 12      | NAME                           | s00_axi_wready        |          |
| 12      | SAMPLE_RATE                    | *&lt;nothing&gt;*      |                     |
| 12      | SIZE_DESCRIPTION               | 1        |          |
| 12      | SIZE_LEFT                      | 0        |          |
| 12      | SIZE_LEFT_BIT_STRING_LENGTH    | *&lt;nothing&gt;*      |                     |
| 12      | SIZE_LEFT_DEPENDENCY           | *&lt;nothing&gt;*      |                     |
| 12      | SIZE_LEFT_FORMAT_TYPE          | long        |          |
| 12      | SIZE_LEFT_RESOLVE_TYPE         | immediate        |          |
| 12      | SIZE_RIGHT                     | 0        |          |
| 12      | SIZE_RIGHT_BIT_STRING_LENGTH   | *&lt;nothing&gt;*      |                     |
| 12      | SIZE_RIGHT_DEPENDENCY          | *&lt;nothing&gt;*      |                     |
| 12      | SIZE_RIGHT_FORMAT_TYPE         | long        |          |
| 12      | SIZE_RIGHT_RESOLVE_TYPE        | immediate        |          |
| 12      | TYPE_DEFINITION                | *&lt;nothing&gt;*      |                     |
| 12      | TYPE_NAME                      | wire        |          |
| 12      | VIEW_NAME_REFS                 | xilinx_verilogsynthesis xilinx_verilogbehavioralsimulation        |          |
| 13 | BUFFER_TYPE                    | *&lt;nothing&gt;*      |                     |
| 13 | CLASS                          | port        |          |
| 13 | DESCRIPTION                    | *&lt;nothing&gt;*      |                     |
| 13 | DIRECTION                      | out        |          |
| 13 | DISPLAY_NAME                   | *&lt;nothing&gt;*      |                     |
| 13 | DRIVER_VALUE                   | *&lt;nothing&gt;*      |                     |
| 13 | DRIVER_VALUE_BIT_STRING_LENGTH | *&lt;nothing&gt;*      |                     |
| 13 | DRIVER_VALUE_DEPENDENCY        | *&lt;nothing&gt;*      |                     |
| 13 | DRIVER_VALUE_FORMAT            | long        |          |
| 13 | DRIVER_VALUE_RESOLVE_TYPE      | immediate        |          |
| 13 | ENABLEMENT_DEPENDENCY          | *&lt;nothing&gt;*      |                     |
| 13 | ENABLEMENT_PRESENCE            | optional        |          |
| 13 | ENABLEMENT_RESOLVE_TYPE        | immediate        |          |
| 13 | ENABLEMENT_VALUE               | 1        |          |
| 13 | ENDIANNESS                     | little        |          |
| 13 | IS_VECTOR                      | 1        |          |
| 13 | LATENCY                        | 0        |          |
| 13 | NAME                           | s00_axi_bresp        |          |
| 13 | SAMPLE_RATE                    | *&lt;nothing&gt;*      |                     |
| 13 | SIZE_DESCRIPTION               | 1 : 0        |          |
| 13 | SIZE_LEFT                      | 1        |          |
| 13 | SIZE_LEFT_BIT_STRING_LENGTH    | *&lt;nothing&gt;*      |                     |
| 13 | SIZE_LEFT_DEPENDENCY           | *&lt;nothing&gt;*      |                     |
| 13 | SIZE_LEFT_FORMAT_TYPE          | long        |          |
| 13 | SIZE_LEFT_RESOLVE_TYPE         | immediate        |          |
| 13 | SIZE_RIGHT                     | 0        |          |
| 13 | SIZE_RIGHT_BIT_STRING_LENGTH   | *&lt;nothing&gt;*      |                     |
| 13 | SIZE_RIGHT_DEPENDENCY          | *&lt;nothing&gt;*      |                     |
| 13 | SIZE_RIGHT_FORMAT_TYPE         | long        |          |
| 13 | SIZE_RIGHT_RESOLVE_TYPE        | immediate        |          |
| 13 | TYPE_DEFINITION                | *&lt;nothing&gt;*      |                     |
| 13 | TYPE_NAME                      | wire        |          |
| 13 | VIEW_NAME_REFS                 | xilinx_verilogsynthesis xilinx_verilogbehavioralsimulation        |          |
| 14      | BUFFER_TYPE                    | *&lt;nothing&gt;*      |                     |
| 14      | CLASS                          | port        |          |
| 14      | DESCRIPTION                    | *&lt;nothing&gt;*      |                     |
| 14      | DIRECTION                      | out        |          |
| 14      | DISPLAY_NAME                   | *&lt;nothing&gt;*      |                     |
| 14      | DRIVER_VALUE                   | *&lt;nothing&gt;*      |                     |
| 14      | DRIVER_VALUE_BIT_STRING_LENGTH | *&lt;nothing&gt;*      |                     |
| 14      | DRIVER_VALUE_DEPENDENCY        | *&lt;nothing&gt;*      |                     |
| 14      | DRIVER_VALUE_FORMAT            | long        |          |
| 14      | DRIVER_VALUE_RESOLVE_TYPE      | immediate        |          |
| 14      | ENABLEMENT_DEPENDENCY          | *&lt;nothing&gt;*      |                     |
| 14      | ENABLEMENT_PRESENCE            | optional        |          |
| 14      | ENABLEMENT_RESOLVE_TYPE        | immediate        |          |
| 14      | ENABLEMENT_VALUE               | 1        |          |
| 14      | ENDIANNESS                     | little        |          |
| 14      | IS_VECTOR                      | 0        |          |
| 14      | LATENCY                        | 0        |          |
| 14      | NAME                           | s00_axi_bvalid        |          |
| 14      | SAMPLE_RATE                    | *&lt;nothing&gt;*      |                     |
| 14      | SIZE_DESCRIPTION               | 1        |          |
| 14      | SIZE_LEFT                      | 0        |          |
| 14      | SIZE_LEFT_BIT_STRING_LENGTH    | *&lt;nothing&gt;*      |                     |
| 14      | SIZE_LEFT_DEPENDENCY           | *&lt;nothing&gt;*      |                     |
| 14      | SIZE_LEFT_FORMAT_TYPE          | long        |          |
| 14      | SIZE_LEFT_RESOLVE_TYPE         | immediate        |          |
| 14      | SIZE_RIGHT                     | 0        |          |
| 14      | SIZE_RIGHT_BIT_STRING_LENGTH   | *&lt;nothing&gt;*      |                     |
| 14      | SIZE_RIGHT_DEPENDENCY          | *&lt;nothing&gt;*      |                     |
| 14      | SIZE_RIGHT_FORMAT_TYPE         | long        |          |
| 14      | SIZE_RIGHT_RESOLVE_TYPE        | immediate        |          |
| 14      | TYPE_DEFINITION                | *&lt;nothing&gt;*      |                     |
| 14      | TYPE_NAME                      | wire        |          |
| 14      | VIEW_NAME_REFS                 | xilinx_verilogsynthesis xilinx_verilogbehavioralsimulation        |          |
| 15 | BUFFER_TYPE                    | *&lt;nothing&gt;*      |                     |
| 15 | CLASS                          | port        |          |
| 15 | DESCRIPTION                    | *&lt;nothing&gt;*      |                     |
| 15 | DIRECTION                      | in        |          |
| 15 | DISPLAY_NAME                   | *&lt;nothing&gt;*      |                     |
| 15 | DRIVER_VALUE                   | *&lt;nothing&gt;*      |                     |
| 15 | DRIVER_VALUE_BIT_STRING_LENGTH | *&lt;nothing&gt;*      |                     |
| 15 | DRIVER_VALUE_DEPENDENCY        | *&lt;nothing&gt;*      |                     |
| 15 | DRIVER_VALUE_FORMAT            | long        |          |
| 15 | DRIVER_VALUE_RESOLVE_TYPE      | immediate        |          |
| 15 | ENABLEMENT_DEPENDENCY          | *&lt;nothing&gt;*      |                     |
| 15 | ENABLEMENT_PRESENCE            | optional        |          |
| 15 | ENABLEMENT_RESOLVE_TYPE        | immediate        |          |
| 15 | ENABLEMENT_VALUE               | 1        |          |
| 15 | ENDIANNESS                     | little        |          |
| 15 | IS_VECTOR                      | 0        |          |
| 15 | LATENCY                        | 0        |          |
| 15 | NAME                           | s00_axi_bready        |          |
| 15 | SAMPLE_RATE                    | *&lt;nothing&gt;*      |                     |
| 15 | SIZE_DESCRIPTION               | 1        |          |
| 15 | SIZE_LEFT                      | 0        |          |
| 15 | SIZE_LEFT_BIT_STRING_LENGTH    | *&lt;nothing&gt;*      |                     |
| 15 | SIZE_LEFT_DEPENDENCY           | *&lt;nothing&gt;*      |                     |
| 15 | SIZE_LEFT_FORMAT_TYPE          | long        |          |
| 15 | SIZE_LEFT_RESOLVE_TYPE         | immediate        |          |
| 15 | SIZE_RIGHT                     | 0        |          |
| 15 | SIZE_RIGHT_BIT_STRING_LENGTH   | *&lt;nothing&gt;*      |                     |
| 15 | SIZE_RIGHT_DEPENDENCY          | *&lt;nothing&gt;*      |                     |
| 15 | SIZE_RIGHT_FORMAT_TYPE         | long        |          |
| 15 | SIZE_RIGHT_RESOLVE_TYPE        | immediate        |          |
| 15 | TYPE_DEFINITION                | *&lt;nothing&gt;*      |                     |
| 15 | TYPE_NAME                      | wire        |          |
| 15 | VIEW_NAME_REFS                 | xilinx_verilogsynthesis xilinx_verilogbehavioralsimulation        |          |
| 16      | BUFFER_TYPE                    | *&lt;nothing&gt;*      |                     |
| 16      | CLASS                          | port        |          |
| 16      | DESCRIPTION                    | *&lt;nothing&gt;*      |                     |
| 16      | DIRECTION                      | in        |          |
| 16      | DISPLAY_NAME                   | *&lt;nothing&gt;*      |                     |
| 16      | DRIVER_VALUE                   | *&lt;nothing&gt;*      |                     |
| 16      | DRIVER_VALUE_BIT_STRING_LENGTH | *&lt;nothing&gt;*      |                     |
| 16      | DRIVER_VALUE_DEPENDENCY        | *&lt;nothing&gt;*      |                     |
| 16      | DRIVER_VALUE_FORMAT            | long        |          |
| 16      | DRIVER_VALUE_RESOLVE_TYPE      | immediate        |          |
| 16      | ENABLEMENT_DEPENDENCY          | *&lt;nothing&gt;*      |                     |
| 16      | ENABLEMENT_PRESENCE            | optional        |          |
| 16      | ENABLEMENT_RESOLVE_TYPE        | immediate        |          |
| 16      | ENABLEMENT_VALUE               | 1        |          |
| 16      | ENDIANNESS                     | little        |          |
| 16      | IS_VECTOR                      | 1        |          |
| 16      | LATENCY                        | 0        |          |
| 16      | NAME                           | s00_axi_araddr        |          |
| 16      | SAMPLE_RATE                    | *&lt;nothing&gt;*      |                     |
| 16      | SIZE_DESCRIPTION               | 4 : 0        |          |
| 16      | SIZE_LEFT                      | 4        |          |
| 16      | SIZE_LEFT_BIT_STRING_LENGTH    | *&lt;nothing&gt;*      |                     |
| 16      | SIZE_LEFT_DEPENDENCY           | (spirit:decode(id('MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH')) - 1)        |          |
| 16      | SIZE_LEFT_FORMAT_TYPE          | long        |          |
| 16      | SIZE_LEFT_RESOLVE_TYPE         | dependent        |          |
| 16      | SIZE_RIGHT                     | 0        |          |
| 16      | SIZE_RIGHT_BIT_STRING_LENGTH   | *&lt;nothing&gt;*      |                     |
| 16      | SIZE_RIGHT_DEPENDENCY          | *&lt;nothing&gt;*      |                     |
| 16      | SIZE_RIGHT_FORMAT_TYPE         | long        |          |
| 16      | SIZE_RIGHT_RESOLVE_TYPE        | immediate        |          |
| 16      | TYPE_DEFINITION                | *&lt;nothing&gt;*      |                     |
| 16      | TYPE_NAME                      | wire        |          |
| 16      | VIEW_NAME_REFS                 | xilinx_verilogsynthesis xilinx_verilogbehavioralsimulation        |          |
| 17 | BUFFER_TYPE                    | *&lt;nothing&gt;*      |                     |
| 17 | CLASS                          | port        |          |
| 17 | DESCRIPTION                    | *&lt;nothing&gt;*      |                     |
| 17 | DIRECTION                      | in        |          |
| 17 | DISPLAY_NAME                   | *&lt;nothing&gt;*      |                     |
| 17 | DRIVER_VALUE                   | *&lt;nothing&gt;*      |                     |
| 17 | DRIVER_VALUE_BIT_STRING_LENGTH | *&lt;nothing&gt;*      |                     |
| 17 | DRIVER_VALUE_DEPENDENCY        | *&lt;nothing&gt;*      |                     |
| 17 | DRIVER_VALUE_FORMAT            | long        |          |
| 17 | DRIVER_VALUE_RESOLVE_TYPE      | immediate        |          |
| 17 | ENABLEMENT_DEPENDENCY          | *&lt;nothing&gt;*      |                     |
| 17 | ENABLEMENT_PRESENCE            | optional        |          |
| 17 | ENABLEMENT_RESOLVE_TYPE        | immediate        |          |
| 17 | ENABLEMENT_VALUE               | 1        |          |
| 17 | ENDIANNESS                     | little        |          |
| 17 | IS_VECTOR                      | 1        |          |
| 17 | LATENCY                        | 0        |          |
| 17 | NAME                           | s00_axi_arprot        |          |
| 17 | SAMPLE_RATE                    | *&lt;nothing&gt;*      |                     |
| 17 | SIZE_DESCRIPTION               | 2 : 0        |          |
| 17 | SIZE_LEFT                      | 2        |          |
| 17 | SIZE_LEFT_BIT_STRING_LENGTH    | *&lt;nothing&gt;*      |                     |
| 17 | SIZE_LEFT_DEPENDENCY           | *&lt;nothing&gt;*      |                     |
| 17 | SIZE_LEFT_FORMAT_TYPE          | long        |          |
| 17 | SIZE_LEFT_RESOLVE_TYPE         | immediate        |          |
| 17 | SIZE_RIGHT                     | 0        |          |
| 17 | SIZE_RIGHT_BIT_STRING_LENGTH   | *&lt;nothing&gt;*      |                     |
| 17 | SIZE_RIGHT_DEPENDENCY          | *&lt;nothing&gt;*      |                     |
| 17 | SIZE_RIGHT_FORMAT_TYPE         | long        |          |
| 17 | SIZE_RIGHT_RESOLVE_TYPE        | immediate        |          |
| 17 | TYPE_DEFINITION                | *&lt;nothing&gt;*      |                     |
| 17 | TYPE_NAME                      | wire        |          |
| 17 | VIEW_NAME_REFS                 | xilinx_verilogsynthesis xilinx_verilogbehavioralsimulation        |          |
| 18      | BUFFER_TYPE                    | *&lt;nothing&gt;*      |                     |
| 18      | CLASS                          | port        |          |
| 18      | DESCRIPTION                    | *&lt;nothing&gt;*      |                     |
| 18      | DIRECTION                      | in        |          |
| 18      | DISPLAY_NAME                   | *&lt;nothing&gt;*      |                     |
| 18      | DRIVER_VALUE                   | *&lt;nothing&gt;*      |                     |
| 18      | DRIVER_VALUE_BIT_STRING_LENGTH | *&lt;nothing&gt;*      |                     |
| 18      | DRIVER_VALUE_DEPENDENCY        | *&lt;nothing&gt;*      |                     |
| 18      | DRIVER_VALUE_FORMAT            | long        |          |
| 18      | DRIVER_VALUE_RESOLVE_TYPE      | immediate        |          |
| 18      | ENABLEMENT_DEPENDENCY          | *&lt;nothing&gt;*      |                     |
| 18      | ENABLEMENT_PRESENCE            | optional        |          |
| 18      | ENABLEMENT_RESOLVE_TYPE        | immediate        |          |
| 18      | ENABLEMENT_VALUE               | 1        |          |
| 18      | ENDIANNESS                     | little        |          |
| 18      | IS_VECTOR                      | 0        |          |
| 18      | LATENCY                        | 0        |          |
| 18      | NAME                           | s00_axi_arvalid        |          |
| 18      | SAMPLE_RATE                    | *&lt;nothing&gt;*      |                     |
| 18      | SIZE_DESCRIPTION               | 1        |          |
| 18      | SIZE_LEFT                      | 0        |          |
| 18      | SIZE_LEFT_BIT_STRING_LENGTH    | *&lt;nothing&gt;*      |                     |
| 18      | SIZE_LEFT_DEPENDENCY           | *&lt;nothing&gt;*      |                     |
| 18      | SIZE_LEFT_FORMAT_TYPE          | long        |          |
| 18      | SIZE_LEFT_RESOLVE_TYPE         | immediate        |          |
| 18      | SIZE_RIGHT                     | 0        |          |
| 18      | SIZE_RIGHT_BIT_STRING_LENGTH   | *&lt;nothing&gt;*      |                     |
| 18      | SIZE_RIGHT_DEPENDENCY          | *&lt;nothing&gt;*      |                     |
| 18      | SIZE_RIGHT_FORMAT_TYPE         | long        |          |
| 18      | SIZE_RIGHT_RESOLVE_TYPE        | immediate        |          |
| 18      | TYPE_DEFINITION                | *&lt;nothing&gt;*      |                     |
| 18      | TYPE_NAME                      | wire        |          |
| 18      | VIEW_NAME_REFS                 | xilinx_verilogsynthesis xilinx_verilogbehavioralsimulation        |          |
| 19 | BUFFER_TYPE                    | *&lt;nothing&gt;*      |                     |
| 19 | CLASS                          | port        |          |
| 19 | DESCRIPTION                    | *&lt;nothing&gt;*      |                     |
| 19 | DIRECTION                      | out        |          |
| 19 | DISPLAY_NAME                   | *&lt;nothing&gt;*      |                     |
| 19 | DRIVER_VALUE                   | *&lt;nothing&gt;*      |                     |
| 19 | DRIVER_VALUE_BIT_STRING_LENGTH | *&lt;nothing&gt;*      |                     |
| 19 | DRIVER_VALUE_DEPENDENCY        | *&lt;nothing&gt;*      |                     |
| 19 | DRIVER_VALUE_FORMAT            | long        |          |
| 19 | DRIVER_VALUE_RESOLVE_TYPE      | immediate        |          |
| 19 | ENABLEMENT_DEPENDENCY          | *&lt;nothing&gt;*      |                     |
| 19 | ENABLEMENT_PRESENCE            | optional        |          |
| 19 | ENABLEMENT_RESOLVE_TYPE        | immediate        |          |
| 19 | ENABLEMENT_VALUE               | 1        |          |
| 19 | ENDIANNESS                     | little        |          |
| 19 | IS_VECTOR                      | 0        |          |
| 19 | LATENCY                        | 0        |          |
| 19 | NAME                           | s00_axi_arready        |          |
| 19 | SAMPLE_RATE                    | *&lt;nothing&gt;*      |                     |
| 19 | SIZE_DESCRIPTION               | 1        |          |
| 19 | SIZE_LEFT                      | 0        |          |
| 19 | SIZE_LEFT_BIT_STRING_LENGTH    | *&lt;nothing&gt;*      |                     |
| 19 | SIZE_LEFT_DEPENDENCY           | *&lt;nothing&gt;*      |                     |
| 19 | SIZE_LEFT_FORMAT_TYPE          | long        |          |
| 19 | SIZE_LEFT_RESOLVE_TYPE         | immediate        |          |
| 19 | SIZE_RIGHT                     | 0        |          |
| 19 | SIZE_RIGHT_BIT_STRING_LENGTH   | *&lt;nothing&gt;*      |                     |
| 19 | SIZE_RIGHT_DEPENDENCY          | *&lt;nothing&gt;*      |                     |
| 19 | SIZE_RIGHT_FORMAT_TYPE         | long        |          |
| 19 | SIZE_RIGHT_RESOLVE_TYPE        | immediate        |          |
| 19 | TYPE_DEFINITION                | *&lt;nothing&gt;*      |                     |
| 19 | TYPE_NAME                      | wire        |          |
| 19 | VIEW_NAME_REFS                 | xilinx_verilogsynthesis xilinx_verilogbehavioralsimulation        |          |
| 20      | BUFFER_TYPE                    | *&lt;nothing&gt;*      |                     |
| 20      | CLASS                          | port        |          |
| 20      | DESCRIPTION                    | *&lt;nothing&gt;*      |                     |
| 20      | DIRECTION                      | out        |          |
| 20      | DISPLAY_NAME                   | *&lt;nothing&gt;*      |                     |
| 20      | DRIVER_VALUE                   | *&lt;nothing&gt;*      |                     |
| 20      | DRIVER_VALUE_BIT_STRING_LENGTH | *&lt;nothing&gt;*      |                     |
| 20      | DRIVER_VALUE_DEPENDENCY        | *&lt;nothing&gt;*      |                     |
| 20      | DRIVER_VALUE_FORMAT            | long        |          |
| 20      | DRIVER_VALUE_RESOLVE_TYPE      | immediate        |          |
| 20      | ENABLEMENT_DEPENDENCY          | *&lt;nothing&gt;*      |                     |
| 20      | ENABLEMENT_PRESENCE            | optional        |          |
| 20      | ENABLEMENT_RESOLVE_TYPE        | immediate        |          |
| 20      | ENABLEMENT_VALUE               | 1        |          |
| 20      | ENDIANNESS                     | little        |          |
| 20      | IS_VECTOR                      | 1        |          |
| 20      | LATENCY                        | 0        |          |
| 20      | NAME                           | s00_axi_rdata        |          |
| 20      | SAMPLE_RATE                    | *&lt;nothing&gt;*      |                     |
| 20      | SIZE_DESCRIPTION               | 31 : 0        |          |
| 20      | SIZE_LEFT                      | 31        |          |
| 20      | SIZE_LEFT_BIT_STRING_LENGTH    | *&lt;nothing&gt;*      |                     |
| 20      | SIZE_LEFT_DEPENDENCY           | (spirit:decode(id('MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH')) - 1)        |          |
| 20      | SIZE_LEFT_FORMAT_TYPE          | long        |          |
| 20      | SIZE_LEFT_RESOLVE_TYPE         | dependent        |          |
| 20      | SIZE_RIGHT                     | 0        |          |
| 20      | SIZE_RIGHT_BIT_STRING_LENGTH   | *&lt;nothing&gt;*      |                     |
| 20      | SIZE_RIGHT_DEPENDENCY          | *&lt;nothing&gt;*      |                     |
| 20      | SIZE_RIGHT_FORMAT_TYPE         | long        |          |
| 20      | SIZE_RIGHT_RESOLVE_TYPE        | immediate        |          |
| 20      | TYPE_DEFINITION                | *&lt;nothing&gt;*      |                     |
| 20      | TYPE_NAME                      | wire        |          |
| 20      | VIEW_NAME_REFS                 | xilinx_verilogsynthesis xilinx_verilogbehavioralsimulation        |          |
| 21 | BUFFER_TYPE                    | *&lt;nothing&gt;*      |                     |
| 21 | CLASS                          | port        |          |
| 21 | DESCRIPTION                    | *&lt;nothing&gt;*      |                     |
| 21 | DIRECTION                      | out        |          |
| 21 | DISPLAY_NAME                   | *&lt;nothing&gt;*      |                     |
| 21 | DRIVER_VALUE                   | *&lt;nothing&gt;*      |                     |
| 21 | DRIVER_VALUE_BIT_STRING_LENGTH | *&lt;nothing&gt;*      |                     |
| 21 | DRIVER_VALUE_DEPENDENCY        | *&lt;nothing&gt;*      |                     |
| 21 | DRIVER_VALUE_FORMAT            | long        |          |
| 21 | DRIVER_VALUE_RESOLVE_TYPE      | immediate        |          |
| 21 | ENABLEMENT_DEPENDENCY          | *&lt;nothing&gt;*      |                     |
| 21 | ENABLEMENT_PRESENCE            | optional        |          |
| 21 | ENABLEMENT_RESOLVE_TYPE        | immediate        |          |
| 21 | ENABLEMENT_VALUE               | 1        |          |
| 21 | ENDIANNESS                     | little        |          |
| 21 | IS_VECTOR                      | 1        |          |
| 21 | LATENCY                        | 0        |          |
| 21 | NAME                           | s00_axi_rresp        |          |
| 21 | SAMPLE_RATE                    | *&lt;nothing&gt;*      |                     |
| 21 | SIZE_DESCRIPTION               | 1 : 0        |          |
| 21 | SIZE_LEFT                      | 1        |          |
| 21 | SIZE_LEFT_BIT_STRING_LENGTH    | *&lt;nothing&gt;*      |                     |
| 21 | SIZE_LEFT_DEPENDENCY           | *&lt;nothing&gt;*      |                     |
| 21 | SIZE_LEFT_FORMAT_TYPE          | long        |          |
| 21 | SIZE_LEFT_RESOLVE_TYPE         | immediate        |          |
| 21 | SIZE_RIGHT                     | 0        |          |
| 21 | SIZE_RIGHT_BIT_STRING_LENGTH   | *&lt;nothing&gt;*      |                     |
| 21 | SIZE_RIGHT_DEPENDENCY          | *&lt;nothing&gt;*      |                     |
| 21 | SIZE_RIGHT_FORMAT_TYPE         | long        |          |
| 21 | SIZE_RIGHT_RESOLVE_TYPE        | immediate        |          |
| 21 | TYPE_DEFINITION                | *&lt;nothing&gt;*      |                     |
| 21 | TYPE_NAME                      | wire        |          |
| 21 | VIEW_NAME_REFS                 | xilinx_verilogsynthesis xilinx_verilogbehavioralsimulation        |          |
| 22      | BUFFER_TYPE                    | *&lt;nothing&gt;*      |                     |
| 22      | CLASS                          | port        |          |
| 22      | DESCRIPTION                    | *&lt;nothing&gt;*      |                     |
| 22      | DIRECTION                      | out        |          |
| 22      | DISPLAY_NAME                   | *&lt;nothing&gt;*      |                     |
| 22      | DRIVER_VALUE                   | *&lt;nothing&gt;*      |                     |
| 22      | DRIVER_VALUE_BIT_STRING_LENGTH | *&lt;nothing&gt;*      |                     |
| 22      | DRIVER_VALUE_DEPENDENCY        | *&lt;nothing&gt;*      |                     |
| 22      | DRIVER_VALUE_FORMAT            | long        |          |
| 22      | DRIVER_VALUE_RESOLVE_TYPE      | immediate        |          |
| 22      | ENABLEMENT_DEPENDENCY          | *&lt;nothing&gt;*      |                     |
| 22      | ENABLEMENT_PRESENCE            | optional        |          |
| 22      | ENABLEMENT_RESOLVE_TYPE        | immediate        |          |
| 22      | ENABLEMENT_VALUE               | 1        |          |
| 22      | ENDIANNESS                     | little        |          |
| 22      | IS_VECTOR                      | 0        |          |
| 22      | LATENCY                        | 0        |          |
| 22      | NAME                           | s00_axi_rvalid        |          |
| 22      | SAMPLE_RATE                    | *&lt;nothing&gt;*      |                     |
| 22      | SIZE_DESCRIPTION               | 1        |          |
| 22      | SIZE_LEFT                      | 0        |          |
| 22      | SIZE_LEFT_BIT_STRING_LENGTH    | *&lt;nothing&gt;*      |                     |
| 22      | SIZE_LEFT_DEPENDENCY           | *&lt;nothing&gt;*      |                     |
| 22      | SIZE_LEFT_FORMAT_TYPE          | long        |          |
| 22      | SIZE_LEFT_RESOLVE_TYPE         | immediate        |          |
| 22      | SIZE_RIGHT                     | 0        |          |
| 22      | SIZE_RIGHT_BIT_STRING_LENGTH   | *&lt;nothing&gt;*      |                     |
| 22      | SIZE_RIGHT_DEPENDENCY          | *&lt;nothing&gt;*      |                     |
| 22      | SIZE_RIGHT_FORMAT_TYPE         | long        |          |
| 22      | SIZE_RIGHT_RESOLVE_TYPE        | immediate        |          |
| 22      | TYPE_DEFINITION                | *&lt;nothing&gt;*      |                     |
| 22      | TYPE_NAME                      | wire        |          |
| 22      | VIEW_NAME_REFS                 | xilinx_verilogsynthesis xilinx_verilogbehavioralsimulation        |          |
| 23 | BUFFER_TYPE                    | *&lt;nothing&gt;*      |                     |
| 23 | CLASS                          | port        |          |
| 23 | DESCRIPTION                    | *&lt;nothing&gt;*      |                     |
| 23 | DIRECTION                      | in        |          |
| 23 | DISPLAY_NAME                   | *&lt;nothing&gt;*      |                     |
| 23 | DRIVER_VALUE                   | *&lt;nothing&gt;*      |                     |
| 23 | DRIVER_VALUE_BIT_STRING_LENGTH | *&lt;nothing&gt;*      |                     |
| 23 | DRIVER_VALUE_DEPENDENCY        | *&lt;nothing&gt;*      |                     |
| 23 | DRIVER_VALUE_FORMAT            | long        |          |
| 23 | DRIVER_VALUE_RESOLVE_TYPE      | immediate        |          |
| 23 | ENABLEMENT_DEPENDENCY          | *&lt;nothing&gt;*      |                     |
| 23 | ENABLEMENT_PRESENCE            | optional        |          |
| 23 | ENABLEMENT_RESOLVE_TYPE        | immediate        |          |
| 23 | ENABLEMENT_VALUE               | 1        |          |
| 23 | ENDIANNESS                     | little        |          |
| 23 | IS_VECTOR                      | 0        |          |
| 23 | LATENCY                        | 0        |          |
| 23 | NAME                           | s00_axi_rready        |          |
| 23 | SAMPLE_RATE                    | *&lt;nothing&gt;*      |                     |
| 23 | SIZE_DESCRIPTION               | 1        |          |
| 23 | SIZE_LEFT                      | 0        |          |
| 23 | SIZE_LEFT_BIT_STRING_LENGTH    | *&lt;nothing&gt;*      |                     |
| 23 | SIZE_LEFT_DEPENDENCY           | *&lt;nothing&gt;*      |                     |
| 23 | SIZE_LEFT_FORMAT_TYPE          | long        |          |
| 23 | SIZE_LEFT_RESOLVE_TYPE         | immediate        |          |
| 23 | SIZE_RIGHT                     | 0        |          |
| 23 | SIZE_RIGHT_BIT_STRING_LENGTH   | *&lt;nothing&gt;*      |                     |
| 23 | SIZE_RIGHT_DEPENDENCY          | *&lt;nothing&gt;*      |                     |
| 23 | SIZE_RIGHT_FORMAT_TYPE         | long        |          |
| 23 | SIZE_RIGHT_RESOLVE_TYPE        | immediate        |          |
| 23 | TYPE_DEFINITION                | *&lt;nothing&gt;*      |                     |
| 23 | TYPE_NAME                      | wire        |          |
| 23 | VIEW_NAME_REFS                 | xilinx_verilogsynthesis xilinx_verilogbehavioralsimulation        |          |

If you don't get lost in the sea of settings, I hope you will agree some of those look scary. For example, I always considered `input wire` to be *close enough* to just `wire` but it seems to make a difference here: our `merge` port is `input` whereas for example `s00_axi_aclk` is `input wire`. Someone will have to figure out if that difference is worth anything; I am unable to consider the long-reaching implications.

My understanding is `logic` should be better as it can only be 0 or 1 while `wire` can also be X or Z, but that's SystemVerilog in theory so what?
