Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/poi/Desktop/Computer_Organization/Hardware-Series-Class/Computer-Organization/Exp05/Data_path_Data_path_sch_tb_isim_beh.exe -prj C:/Users/poi/Desktop/Computer_Organization/Hardware-Series-Class/Computer-Organization/Exp05/Data_path_Data_path_sch_tb_beh.prj work.Data_path_Data_path_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/poi/Desktop/Computer_Organization/Hardware-Series-Class/Computer-Organization/Exp05/xor32.v" into library work
Analyzing Verilog file "C:/Users/poi/Desktop/Computer_Organization/Hardware-Series-Class/Computer-Organization/Exp05/srl32.v" into library work
Analyzing Verilog file "C:/Users/poi/Desktop/Computer_Organization/Hardware-Series-Class/Computer-Organization/Exp05/SignalExt_32.v" into library work
Analyzing Verilog file "C:/Users/poi/Desktop/Computer_Organization/Hardware-Series-Class/Computer-Organization/Exp05/or_bit_32 .v" into library work
Analyzing Verilog file "C:/Users/poi/Desktop/Computer_Organization/Hardware-Series-Class/Computer-Organization/Exp05/or32.v" into library work
Analyzing Verilog file "C:/Users/poi/Desktop/Computer_Organization/Hardware-Series-Class/Computer-Organization/Exp05/nor32.v" into library work
Analyzing Verilog file "C:/Users/poi/Desktop/Computer_Organization/Hardware-Series-Class/Computer-Organization/Exp05/MUX8T1_32.v" into library work
Analyzing Verilog file "C:/Users/poi/Desktop/Computer_Organization/Hardware-Series-Class/Computer-Organization/Exp05/and32.v" into library work
Analyzing Verilog file "C:/Users/poi/Desktop/Computer_Organization/Hardware-Series-Class/Computer-Organization/Exp05/addc_32.v" into library work
Analyzing Verilog file "C:/Users/poi/Desktop/Computer_Organization/Hardware-Series-Class/Computer-Organization/Exp05/Regs.v" into library work
Analyzing Verilog file "C:/Users/poi/Desktop/Computer_Organization/Hardware-Series-Class/Computer-Organization/Exp05/REG32.v" into library work
Analyzing Verilog file "C:/Users/poi/Desktop/Computer_Organization/Hardware-Series-Class/Computer-Organization/Exp05/MUX2T1_5.v" into library work
Analyzing Verilog file "C:/Users/poi/Desktop/Computer_Organization/Hardware-Series-Class/Computer-Organization/Exp05/MUX2T1_32.v" into library work
Analyzing Verilog file "C:/Users/poi/Desktop/Computer_Organization/Hardware-Series-Class/Computer-Organization/Exp05/Ext_imm16.v" into library work
Analyzing Verilog file "C:/Users/poi/Desktop/Computer_Organization/Hardware-Series-Class/Computer-Organization/Exp05/ALU.vf" into library work
Analyzing Verilog file "C:/Users/poi/Desktop/Computer_Organization/Hardware-Series-Class/Computer-Organization/Exp05/add_32.v" into library work
Analyzing Verilog file "C:/Users/poi/Desktop/Computer_Organization/Hardware-Series-Class/Computer-Organization/Exp05/Data_path.vf" into library work
Analyzing Verilog file "C:/Users/poi/Desktop/Computer_Organization/Hardware-Series-Class/Computer-Organization/Exp05/Data_path_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module REG32
Compiling module and32
Compiling module or32
Compiling module ADC32
Compiling module xor32
Compiling module nor32
Compiling module srl32
Compiling module MUX8T1_32
Compiling module or_bit_32
Compiling module SignalExt_32
Compiling module GND
Compiling module ALU_MUSER_Data_path
Compiling module Regs
Compiling module add_32
Compiling module MUX2T1_32
Compiling module AND2
Compiling module MUX2T1_5
Compiling module Ext_32
Compiling module VCC
Compiling module Data_path
Compiling module Data_path_Data_path_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 22 Verilog Units
Built simulation executable C:/Users/poi/Desktop/Computer_Organization/Hardware-Series-Class/Computer-Organization/Exp05/Data_path_Data_path_sch_tb_isim_beh.exe
Fuse Memory Usage: 28560 KB
Fuse CPU Usage: 1046 ms
