
---------- Begin Simulation Statistics ----------
final_tick                               160402777500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1044                       # Simulator instruction rate (inst/s)
host_mem_usage                               28620432                       # Number of bytes of host memory used
host_op_rate                                     1070                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                129314.44                       # Real time elapsed on the host
host_tick_rate                                 386704                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   134997053                       # Number of instructions simulated
sim_ops                                     138369324                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050006                       # Number of seconds simulated
sim_ticks                                 50006392500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.310212                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  223244                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               292548                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4556                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             21094                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            269688                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              43596                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           53345                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9749                       # Number of indirect misses.
system.cpu.branchPred.lookups                  497505                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   91197                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6392                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2823588                       # Number of instructions committed
system.cpu.committedOps                       3191197                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.222781                       # CPI: cycles per instruction
system.cpu.discardedOps                         62954                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1470844                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            786320                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           360446                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7777122                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.236811                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4557                       # number of quiesce instructions executed
system.cpu.numCycles                         11923395                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4557                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1754138     54.97%     54.97% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14660      0.46%     55.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                 863514     27.06%     82.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite                558885     17.51%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3191197                       # Class of committed instruction
system.cpu.quiesceCycles                     68086854                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4146273                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          341                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6341                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12768                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2005469                       # Transaction distribution
system.membus.trans_dist::ReadResp            2010140                       # Transaction distribution
system.membus.trans_dist::WriteReq            1246692                       # Transaction distribution
system.membus.trans_dist::WriteResp           1246688                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3643                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2661                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1780                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1781                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            281                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4390                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        17386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        73456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       110614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6412216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6412216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6523525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        24576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        37292                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       603520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       102611                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       767999                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    205189204                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    205189204                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               205975187                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3264033                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000116                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010761                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3263655     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     378      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3264033                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8950014785                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            92466623                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1709108                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18111747                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           85902085                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12431235959                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1412500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2540166                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2540152                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4167867                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4167867                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          836                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1526                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio          128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        43132                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          110                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          132                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          154                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        73456                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       274704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        45056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       319760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12615934                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     12730622                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        74752                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        33792                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total       108544                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        11638                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        11638                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13416052                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1174                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2398                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        29260                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        67781                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          121                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          242                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       102611                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4394088                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       720896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5114984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    201854720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    203689728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1196032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       540672                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1736704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       185900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       185900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    213582439                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22705986501                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         14821993                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          761                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18140768833                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11796771000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       720896                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       262144                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       540672                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2179072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       720896                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       540672                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1261568                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        22528                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       540672                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       591872                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       180224                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        16896                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       197120                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     14416077                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      5242210                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0     10812058                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     13105524                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     43575869                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     14416077                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma     10812058                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     25228135                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     14416077                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      5242210                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     25228135                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     23917582                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     68804003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       540672                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1261568                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1802240                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       540672                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       185900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       726572                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        16896                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1261568                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1278464                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       540672                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5819                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       546491                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     10812058                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     25228135                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       36040192                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0     10812058                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      3717525                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      14529582                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     10812058                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     36040192                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3717525                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      50569775                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2000807                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2000807                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1205303                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1205299                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        16384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       114824                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6250602                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        20480                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5830                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6412216                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3673192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    200019392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       185900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    205189204                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4040364                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4040364    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4040364                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9747553035                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11209259000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     99311400                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2686976                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1572864                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    103571240                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2692164                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1707112                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4399276                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24827850                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        83968                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        49152                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24960970                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       673041                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        53384                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       726425                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1985974093                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     53732650                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     31453259                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2071160002                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     53836397                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     34137875                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87974272                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2039810490                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     87870526                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     31453259                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2159134275                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    149553152                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     73666752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    223744192                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     87162880                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    128188416                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    215351296                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     37388288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2302086                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     39706758                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     21790720                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4005888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     25796608                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     10484420                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2990680681                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1473146698                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4474311799                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1743034753                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2563440584                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4306475337                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     10484420                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4733715434                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4036587282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8780787136                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0      1611232                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma       131072                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total      1742304                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0       655360                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma       524288                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total      1179648                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0       402808                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total       406904                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0       262144                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma        16384                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total       278528                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     32220521                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2621105                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     34841625                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     13105524                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma     10484420                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     23589944                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     45326045                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     13105524                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     58431570                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0      2032128                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma       524288                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total      2556416                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0       524288                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma      1048576                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total      1572864                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0       508032                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total       524416                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0       131072                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma        32768                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total       163840                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     40637365                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma     10484420                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     51121784                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0     10484420                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     20968839                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     31453259                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     51121784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     20968839                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma     10484420                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     82575043                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17984                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        24576                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        42560                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17984                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17984                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          281                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          384                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          665                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       359634                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       491457                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         851091                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       359634                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       359634                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       359634                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       491457                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        851091                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma       524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       986216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    126353408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       185900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         370368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          128420180                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       233152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2686976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     73665984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        77372544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         8192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        15428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1974272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2006594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3643                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        41984                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1151031                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1208946                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma     10484420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     19721799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2526745116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      3717525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7406413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2568075272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4662444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     53732650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2621105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1473131340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     13105524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1547253064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4662444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma     10484420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     73454449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2621105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3999876456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     13105524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3717525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7406413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4115328335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3630.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      8192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     57412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3124388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     10240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000219546250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3648                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3649                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3595417                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1283632                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2006593                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1208946                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2006593                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1208946                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    979                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            125242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            125484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            125392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            125380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            125227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            125402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            125262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            125377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            125414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            125315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           125237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           125304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           125444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           125534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           125384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           125217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             75643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             75555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             75563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             75584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             75635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             75543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             75518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             75520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             75567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            75560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            75533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            75565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75547                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  67127877560                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10028075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            119775271310                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33469.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59720.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5408                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1869885                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1124651                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    11                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2006582                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1208946                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1743996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   71328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   70413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   70799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    8283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   4468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  85568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 196675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 187894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  88530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  15144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   7226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  16349                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       220004                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.116962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   851.985760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.904976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6500      2.95%      2.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5236      2.38%      5.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3439      1.56%      6.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3433      1.56%      8.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4142      1.88%     10.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3232      1.47%     11.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3018      1.37%     13.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3947      1.79%     14.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       187057     85.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       220004                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     549.634694                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    888.452234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2497     68.43%     68.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            9      0.25%     68.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.05%     68.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.14%     68.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.05%     68.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.05%     68.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            6      0.16%     69.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.11%     69.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          381     10.44%     79.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            5      0.14%     79.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            5      0.14%     79.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.08%     80.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.08%     80.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.05%     80.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            4      0.11%     80.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            7      0.19%     80.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          642     17.59%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.03%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.03%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.05%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.03%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            2      0.05%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           46      1.26%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            4      0.11%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.03%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            5      0.14%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            3      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3649                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     331.381853                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     64.545529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    462.064693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2356     64.58%     64.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            54      1.48%     66.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            26      0.71%     66.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           24      0.66%     67.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           16      0.44%     67.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           17      0.47%     68.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.08%     68.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            6      0.16%     68.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.11%     68.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.03%     68.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            5      0.14%     68.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.05%     68.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            6      0.16%     69.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            4      0.11%     69.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.05%     69.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            6      0.16%     69.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     69.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.03%     69.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     69.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.05%     69.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     69.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            3      0.08%     69.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.03%     69.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.03%     69.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            3      0.08%     69.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            4      0.11%     69.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.08%     69.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           62      1.70%     71.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1031     28.26%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1568-1599            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1664-1695            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3648                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              128359360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   62656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                77371456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               128420116                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             77372544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2566.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1547.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2568.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1547.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50006436750                       # Total gap between requests
system.mem_ctrls.avgGap                      15551.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma       524288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       986216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    126294848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       185900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       366272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       233536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2686976                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     73664512                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 10484419.566958364099                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 19721798.568053074181                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2525574065.355743885040                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 3717524.714465255383                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7324503.562219569460                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4670122.924784066156                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 53732650.280661612749                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 2621104.891739591025                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1473101903.921583414078                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 13105524.458697954193                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         8192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        15428                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1974272                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2915                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5786                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3643                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        41984                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1151031                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma    515946750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1490763070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 117166827550                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    343913885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    257820055                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19799000470                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29080565135                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   3774580915                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 945948400985                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   9542657600                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     62981.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     96627.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59346.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    117980.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44559.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5434806.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    692658.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   1843057.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    821827.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    931900.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         108557447.399990                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         75769033.199994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3647712281.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1680100739.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478705619.699897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     994881654.674955                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     250265909.100011                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7235992684.575188                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        144.701354                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12668245655                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34632977845                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9114                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4557                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9338663.347597                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2761737.049393                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::underflows            1      0.02%      0.02% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4556     99.98%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value          250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     22935875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4557                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    117846488625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42556288875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1113219                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1113219                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1113219                       # number of overall hits
system.cpu.icache.overall_hits::total         1113219                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          281                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            281                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          281                       # number of overall misses
system.cpu.icache.overall_misses::total           281                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12206250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12206250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12206250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12206250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1113500                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1113500                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1113500                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1113500                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000252                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000252                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000252                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000252                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43438.612100                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43438.612100                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43438.612100                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43438.612100                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          281                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          281                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          281                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          281                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11765500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11765500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11765500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11765500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000252                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000252                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000252                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000252                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41870.106762                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41870.106762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41870.106762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41870.106762                       # average overall mshr miss latency
system.cpu.icache.replacements                    133                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1113219                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1113219                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          281                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           281                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12206250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12206250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1113500                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1113500                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000252                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000252                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43438.612100                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43438.612100                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          281                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          281                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11765500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11765500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000252                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000252                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41870.106762                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41870.106762                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           385.848040                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               65216                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               133                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            490.345865                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   385.848040                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.753609                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.753609                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          387                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2227281                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2227281                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1377255                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1377255                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1377255                       # number of overall hits
system.cpu.dcache.overall_hits::total         1377255                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7722                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7722                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7722                       # number of overall misses
system.cpu.dcache.overall_misses::total          7722                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    578342125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    578342125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    578342125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    578342125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1384977                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1384977                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1384977                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1384977                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005576                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005576                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005576                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005576                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74895.380083                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74895.380083                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74895.380083                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74895.380083                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3643                       # number of writebacks
system.cpu.dcache.writebacks::total              3643                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1552                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1552                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1552                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1552                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6170                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6170                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6170                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6170                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        46051                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        46051                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    463964125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    463964125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    463964125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    463964125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    101083250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    101083250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004455                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004455                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004455                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004455                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75196.778768                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75196.778768                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75196.778768                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75196.778768                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2195.028338                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2195.028338                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6171                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       863347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          863347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4402                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4402                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    342139625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    342139625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       867749                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       867749                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77723.676738                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77723.676738                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4390                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4390                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4662                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4662                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    334616625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    334616625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    101083250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    101083250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005059                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005059                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76222.465831                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76222.465831                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21682.378807                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21682.378807                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       513908                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         513908                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3320                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3320                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    236202500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    236202500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       517228                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       517228                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006419                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006419                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71145.331325                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71145.331325                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1540                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1540                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1780                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1780                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        41389                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        41389                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    129347500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    129347500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003441                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003441                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72667.134831                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72667.134831                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              629122                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6171                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.948145                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          363                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5546079                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5546079                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 160402777500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               160405751250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1044                       # Simulator instruction rate (inst/s)
host_mem_usage                               28620432                       # Number of bytes of host memory used
host_op_rate                                     1070                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                129316.35                       # Real time elapsed on the host
host_tick_rate                                 386721                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   134999034                       # Number of instructions simulated
sim_ops                                     138371773                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050009                       # Number of seconds simulated
sim_ticks                                 50009366250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.293227                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  223353                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               292756                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4556                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             21116                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            269735                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              43596                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           53345                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9749                       # Number of indirect misses.
system.cpu.branchPred.lookups                  497828                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   91297                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6392                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2825569                       # Number of instructions committed
system.cpu.committedOps                       3193646                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.221505                       # CPI: cycles per instruction
system.cpu.discardedOps                         63011                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1472085                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            786816                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           360641                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7779432                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.236882                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4557                       # number of quiesce instructions executed
system.cpu.numCycles                         11928153                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4557                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1755560     54.97%     54.97% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14661      0.46%     55.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                 864070     27.06%     82.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite                559354     17.51%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3193646                       # Class of committed instruction
system.cpu.quiesceCycles                     68086854                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4148721                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          344                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6349                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12789                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2005469                       # Transaction distribution
system.membus.trans_dist::ReadResp            2010151                       # Transaction distribution
system.membus.trans_dist::WriteReq            1247151                       # Transaction distribution
system.membus.trans_dist::WriteResp           1247148                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3649                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2665                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1780                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1781                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            282                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4400                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          697                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          697                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        17411                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        73456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       110644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6413135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6413135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6524476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        24640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        37292                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       604480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       102611                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       769023                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    205218580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    205218580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               206005651                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3264510                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000116                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010774                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3264131     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     379      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3264510                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8952366535                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            92466623                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1716108                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18111747                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           85955835                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12431717709                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1417500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2541100                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2541099                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4167867                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4167867                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          836                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1526                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio          128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        43132                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          110                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          132                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          154                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        73456                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       274704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        45056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       319760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12617815                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     12732503                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        74752                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        33792                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total       108544                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        11638                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        11638                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13417933                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1174                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2398                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        29260                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        67781                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          121                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          242                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       102611                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4394088                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       720896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5114984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    201885024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    203720032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1196032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       540672                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1736704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       185900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       185900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    213612743                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22708835001                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         14824341                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          761                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18142638701                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11799612000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       720896                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       262144                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       540672                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2179072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       720896                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       540672                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1261568                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        22528                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       540672                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       591872                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       180224                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        16896                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       197120                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     14415220                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      5241898                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0     10811415                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     13104745                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     43573278                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     14415220                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma     10811415                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     25226634                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     14415220                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      5241898                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     25226634                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     23916160                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     68799912                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       540672                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1261568                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1802240                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       540672                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       185900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       726572                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        16896                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1261568                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1278464                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       540672                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5819                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       546491                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     10811415                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     25226634                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       36038049                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0     10811415                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      3717304                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      14528718                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     10811415                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     36038049                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3717304                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      50566768                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2000807                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2000807                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1205762                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1205759                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        16384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       114824                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6251521                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        20480                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5830                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6413135                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3673192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    200048768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       185900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    205218580                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4041270                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4041270    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4041270                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9750302535                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11209719000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     99317656                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2686976                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1572864                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    103577496                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2692292                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1707112                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4399404                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24829414                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        83968                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        49152                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24962534                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       673073                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        53384                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       726457                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1985981096                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     53729455                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     31451388                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2071161940                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     53835755                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     34135846                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87971601                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2039816851                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     87865301                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     31451388                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2159133540                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    149553152                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     73696640                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    223774080                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     87162880                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    128188416                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    215351296                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     37388288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2303020                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     39707692                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     21790720                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4005888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     25796608                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     10483796                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2990502844                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1473656747                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4474643387                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1742931105                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2563288152                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4306219257                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     10483796                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4733433949                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4036944899                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8780862645                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0      1611232                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma       131072                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total      1742304                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0       655360                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma       524288                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total      1179648                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0       402808                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total       406904                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0       262144                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma        16384                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total       278528                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     32218605                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2620949                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     34839554                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     13104745                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma     10483796                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     23588541                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     45323350                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     13104745                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     58428095                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0      2032128                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma       524288                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total      2556416                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0       524288                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma      1048576                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total      1572864                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0       508032                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total       524416                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0       131072                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma        32768                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total       163840                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     40634948                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma     10483796                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     51118744                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0     10483796                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     20967592                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     31451388                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     51118744                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     20967592                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma     10483796                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     82570133                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18048                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        24640                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        42688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18048                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18048                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          282                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          385                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          667                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       360892                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       492708                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         853600                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       360892                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       360892                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       360892                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       492708                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        853600                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma       524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       986216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    126353408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       185900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         370944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          128420756                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       233536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2686976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     73695360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        77402304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         8192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        15428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1974272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2006603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3649                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        41984                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1151490                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1209411                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma     10483796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     19720626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2526594866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      3717304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7417491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2567934082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4669845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     53729455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2620949                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1473631152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     13104745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1547756147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4669845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma     10483796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     73450081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2620949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4000226018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     13104745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3717304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7417491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4115690228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      8192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     57412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3124847.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     10240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5731.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000219546250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3657                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3658                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3595433                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1284094                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2006602                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1209411                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2006602                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1209411                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    979                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            125242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            125488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            125392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            125382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            125228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            125402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            125262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            125377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            125416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            125315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           125237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           125304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           125444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           125534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           125384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           125217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             75657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             75571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             75582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             75616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             75667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             75575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             75550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             75552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             75599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            75592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            75565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            75597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75568                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  67128751310                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10028120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            119776381310                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33470.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59720.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5415                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1869886                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1125057                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    11                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2006591                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1209411                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1743996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   71328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   70413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   70799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    8283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   4468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  85575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 196682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 187900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  88540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  15147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   7248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  16375                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       220043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.078035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   851.891710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.968827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6509      2.96%      2.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5238      2.38%      5.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3441      1.56%      6.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3433      1.56%      8.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4142      1.88%     10.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3232      1.47%     11.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3019      1.37%     13.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3947      1.79%     14.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       187082     85.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       220043                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     548.284855                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    887.774583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2506     68.51%     68.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            9      0.25%     68.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.05%     68.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.14%     68.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.05%     69.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.05%     69.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            6      0.16%     69.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.11%     69.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          381     10.42%     79.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            5      0.14%     79.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            5      0.14%     80.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.08%     80.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.08%     80.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.05%     80.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            4      0.11%     80.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            7      0.19%     80.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          642     17.55%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.03%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.03%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.05%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.03%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            2      0.05%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           46      1.26%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            4      0.11%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.03%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            5      0.14%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            3      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3658                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3657                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     330.675964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     64.442517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    461.718076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2362     64.59%     64.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            54      1.48%     66.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            28      0.77%     66.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           24      0.66%     67.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           17      0.46%     67.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           17      0.46%     68.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.08%     68.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            6      0.16%     68.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.11%     68.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.03%     68.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            5      0.14%     68.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.05%     68.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            6      0.16%     69.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            4      0.11%     69.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.05%     69.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            6      0.16%     69.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     69.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.03%     69.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     69.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.05%     69.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     69.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            3      0.08%     69.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.03%     69.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.03%     69.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            3      0.08%     69.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            4      0.11%     69.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.08%     70.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           62      1.70%     71.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1031     28.19%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1568-1599            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1664-1695            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3657                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              128359936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   62656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                77399680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               128420692                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             77402304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2566.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1547.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2567.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1547.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50009412000                       # Total gap between requests
system.mem_ctrls.avgGap                      15550.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma       524288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       986216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    126294848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       185900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       366848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       233856                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2686976                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     73692416                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 10483796.122891278937                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 19720625.833765689284                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2525423884.970747947693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 3717303.656092622317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7335585.861378517002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4676244.022588469088                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 53729455.129817806184                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 2620949.030722819734                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1473572283.072073459625                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 13104745.153614100069                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         8192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        15428                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1974272                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2915                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3649                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        41984                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1151490                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma    515946750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1490763070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 117166827550                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    343913885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    258930055                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19801298720                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29080565135                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   3774580915                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 946091626985                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   9542657600                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     62981.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     96627.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59346.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    117980.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44681.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5426500.06                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    692658.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   1843057.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    821623.83                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    931900.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         108578664.674990                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         75782464.799994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3647728650                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1680712229.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478742783.399897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     994961055.299955                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     250266596.400011                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7236772443.825188                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        144.708341                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12668245655                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34635741595                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9114                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4557                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9338663.347597                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2761737.049393                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::underflows            1      0.02%      0.02% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4556     99.98%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value          250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     22935875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4557                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    117849462375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42556288875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1113870                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1113870                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1113870                       # number of overall hits
system.cpu.icache.overall_hits::total         1113870                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          282                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            282                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          282                       # number of overall misses
system.cpu.icache.overall_misses::total           282                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12250000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12250000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12250000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12250000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1114152                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1114152                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1114152                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1114152                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000253                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000253                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43439.716312                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43439.716312                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43439.716312                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43439.716312                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          282                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          282                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          282                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          282                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11807625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11807625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11807625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11807625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000253                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000253                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000253                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000253                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41871.010638                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41871.010638                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41871.010638                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41871.010638                       # average overall mshr miss latency
system.cpu.icache.replacements                    133                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1113870                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1113870                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          282                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           282                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12250000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12250000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1114152                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1114152                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43439.716312                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43439.716312                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          282                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          282                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11807625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11807625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41871.010638                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41871.010638                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           385.848226                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            40751243                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               522                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          78067.515326                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   385.848226                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.753610                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.753610                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          389                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          387                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.759766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2228586                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2228586                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1378288                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1378288                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1378288                       # number of overall hits
system.cpu.dcache.overall_hits::total         1378288                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7732                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7732                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7732                       # number of overall misses
system.cpu.dcache.overall_misses::total          7732                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    579812750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    579812750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    579812750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    579812750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1386020                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1386020                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1386020                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1386020                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005579                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005579                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005579                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005579                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74988.715727                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74988.715727                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74988.715727                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74988.715727                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3649                       # number of writebacks
system.cpu.dcache.writebacks::total              3649                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1552                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1552                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1552                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1552                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6180                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6180                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        46051                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        46051                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    465418375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    465418375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    465418375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    465418375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    101083250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    101083250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004459                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004459                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004459                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004459                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75310.416667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75310.416667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75310.416667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75310.416667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2195.028338                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2195.028338                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6181                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       863911                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          863911                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4412                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4412                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    343610250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    343610250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       868323                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       868323                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005081                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005081                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77880.836355                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77880.836355                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4400                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4400                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4662                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4662                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    336070875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    336070875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    101083250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    101083250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005067                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005067                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76379.744318                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76379.744318                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21682.378807                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21682.378807                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       514377                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         514377                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3320                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3320                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    236202500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    236202500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       517697                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       517697                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006413                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006413                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71145.331325                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71145.331325                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1540                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1540                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1780                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1780                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        41389                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        41389                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    129347500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    129347500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72667.134831                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72667.134831                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1396377                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6693                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            208.632452                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          354                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5550261                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5550261                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 160405751250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
