0.6
2018.3
Dec  7 2018
00:33:28
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/async_fifo/asyn_fifo_top.v,1655435554,verilog,,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/cyp2sdram/cyp2sdram_top.v,,asyn_fifo_top,,,,,,,,
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/async_fifo/empty.v,1655445822,verilog,,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/cyp2sdram/fifo_wr_sdram.v,,empty,,,,,,,,
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/async_fifo/fifomen.v,1655435645,verilog,,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/async_fifo/full.v,,fifomem,,,,,,,,
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/async_fifo/full.v,1655446244,verilog,,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/sim_model/sdram_model/mt48lc16m16a2.v,,full,,,,,,,,
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/async_fifo/sync_r2w.v,1655435846,verilog,,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/async_fifo/sync_w2r.v,,sync_r2w,,,,,,,,
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/async_fifo/sync_w2r.v,1655435861,verilog,,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/usb2_cyp_vip.v,,sync_w2r,,,,,,,,
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/cyp2sdram/cyp2sdram_top.v,1658817938,verilog,,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/cyp2sdram/cyp_wr_fifo.v,,cyp2sdram_top,,,,,,,,
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/cyp2sdram/cyp_wr_fifo.v,1658886704,verilog,,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/dual_port_ram/dual_port_ram.v,,cyp_wr_fifo,,,,,,,,
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/cyp2sdram/fifo_wr_sdram.v,1658817928,verilog,,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/async_fifo/fifomen.v,,fifo_wr_sdram,,,,,,,,
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/dual_port_ram/dual_port_ram.v,1657617256,verilog,,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/async_fifo/empty.v,,dual_port_ram,,,,,,,,
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/qspi2sdram_top.v,1658817471,verilog,,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/qspi_master_model.v,,qspi2sdram_top,,,,,,,,
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/qspi_master_model.v,1657619524,verilog,,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/qspi_rd_ram.v,,qspi_master_model,,,,,,,,
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/qspi_rd_ram.v,1658803822,verilog,,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi_simulator_top.v,,qspi_rd_ram,,,,,,,,
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/ram_rd_sdram.v,1657617386,verilog,,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_cmd.v,,ram_rd_sdram,,,,,,,,
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi_simulator_top.v,1658815638,verilog,,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/ram_rd_sdram.v,,qspi_simulator_top,,,,,,,,
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_cmd.v,1657592863,verilog,,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_core.v,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_param.v,sdram_cmd,,,,,,,,
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_core.v,1655890644,verilog,,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_data.v,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_param.v,sdram_core,,,,,,,,
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_data.v,1657621073,verilog,,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_t.v,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_param.v,sdram_data,,,,,,,,
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_param.v,1657592986,verilog,,,,,,,,,,,,
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_t.v,1655288643,verilog,,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_top.v,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_param.v,sdram_t,,,,,,,,
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_top.v,1655891638,verilog,,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/async_fifo/sync_r2w.v,,sdram_top,,,,,,,,
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/tb_fpga_qspi_sim.v,1658797789,verilog,,,,tb_fpga_qspi_sim,,,,,,,,
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/usb2_cyp_vip.v,1655967271,verilog,,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/tb_fpga_qspi_sim.v,,usb2_cyp_vip,,,,,,,,
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/sim_model/sdram_model/mt48lc16m16a2.v,1655261404,verilog,,D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/qspi2sdram_top.v,,mt48lc16m16a2,,,,,,,,
D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/SIM/vivado_sim/ip_vivado.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
