
MDP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d1e4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001150  0800d378  0800d378  0001d378  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e4c8  0800e4c8  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800e4c8  0800e4c8  0001e4c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e4d0  0800e4d0  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e4d0  0800e4d0  0001e4d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e4d4  0800e4d4  0001e4d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800e4d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201f0  2**0
                  CONTENTS
 10 .bss          00005014  200001f0  200001f0  000201f0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20005204  20005204  000201f0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c996  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003acc  00000000  00000000  0003cbb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001958  00000000  00000000  00040688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001808  00000000  00000000  00041fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000538b  00000000  00000000  000437e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e392  00000000  00000000  00048b73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d9e78  00000000  00000000  00066f05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00140d7d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000080b8  00000000  00000000  00140dd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d35c 	.word	0x0800d35c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	0800d35c 	.word	0x0800d35c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b974 	b.w	8000ec8 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	4604      	mov	r4, r0
 8000c00:	468e      	mov	lr, r1
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d14d      	bne.n	8000ca2 <__udivmoddi4+0xaa>
 8000c06:	428a      	cmp	r2, r1
 8000c08:	4694      	mov	ip, r2
 8000c0a:	d969      	bls.n	8000ce0 <__udivmoddi4+0xe8>
 8000c0c:	fab2 f282 	clz	r2, r2
 8000c10:	b152      	cbz	r2, 8000c28 <__udivmoddi4+0x30>
 8000c12:	fa01 f302 	lsl.w	r3, r1, r2
 8000c16:	f1c2 0120 	rsb	r1, r2, #32
 8000c1a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c1e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c22:	ea41 0e03 	orr.w	lr, r1, r3
 8000c26:	4094      	lsls	r4, r2
 8000c28:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c2c:	0c21      	lsrs	r1, r4, #16
 8000c2e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c32:	fa1f f78c 	uxth.w	r7, ip
 8000c36:	fb08 e316 	mls	r3, r8, r6, lr
 8000c3a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c3e:	fb06 f107 	mul.w	r1, r6, r7
 8000c42:	4299      	cmp	r1, r3
 8000c44:	d90a      	bls.n	8000c5c <__udivmoddi4+0x64>
 8000c46:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c4e:	f080 811f 	bcs.w	8000e90 <__udivmoddi4+0x298>
 8000c52:	4299      	cmp	r1, r3
 8000c54:	f240 811c 	bls.w	8000e90 <__udivmoddi4+0x298>
 8000c58:	3e02      	subs	r6, #2
 8000c5a:	4463      	add	r3, ip
 8000c5c:	1a5b      	subs	r3, r3, r1
 8000c5e:	b2a4      	uxth	r4, r4
 8000c60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c64:	fb08 3310 	mls	r3, r8, r0, r3
 8000c68:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c6c:	fb00 f707 	mul.w	r7, r0, r7
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	d90a      	bls.n	8000c8a <__udivmoddi4+0x92>
 8000c74:	eb1c 0404 	adds.w	r4, ip, r4
 8000c78:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c7c:	f080 810a 	bcs.w	8000e94 <__udivmoddi4+0x29c>
 8000c80:	42a7      	cmp	r7, r4
 8000c82:	f240 8107 	bls.w	8000e94 <__udivmoddi4+0x29c>
 8000c86:	4464      	add	r4, ip
 8000c88:	3802      	subs	r0, #2
 8000c8a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c8e:	1be4      	subs	r4, r4, r7
 8000c90:	2600      	movs	r6, #0
 8000c92:	b11d      	cbz	r5, 8000c9c <__udivmoddi4+0xa4>
 8000c94:	40d4      	lsrs	r4, r2
 8000c96:	2300      	movs	r3, #0
 8000c98:	e9c5 4300 	strd	r4, r3, [r5]
 8000c9c:	4631      	mov	r1, r6
 8000c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0xc2>
 8000ca6:	2d00      	cmp	r5, #0
 8000ca8:	f000 80ef 	beq.w	8000e8a <__udivmoddi4+0x292>
 8000cac:	2600      	movs	r6, #0
 8000cae:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb2:	4630      	mov	r0, r6
 8000cb4:	4631      	mov	r1, r6
 8000cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cba:	fab3 f683 	clz	r6, r3
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	d14a      	bne.n	8000d58 <__udivmoddi4+0x160>
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d302      	bcc.n	8000ccc <__udivmoddi4+0xd4>
 8000cc6:	4282      	cmp	r2, r0
 8000cc8:	f200 80f9 	bhi.w	8000ebe <__udivmoddi4+0x2c6>
 8000ccc:	1a84      	subs	r4, r0, r2
 8000cce:	eb61 0303 	sbc.w	r3, r1, r3
 8000cd2:	2001      	movs	r0, #1
 8000cd4:	469e      	mov	lr, r3
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	d0e0      	beq.n	8000c9c <__udivmoddi4+0xa4>
 8000cda:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cde:	e7dd      	b.n	8000c9c <__udivmoddi4+0xa4>
 8000ce0:	b902      	cbnz	r2, 8000ce4 <__udivmoddi4+0xec>
 8000ce2:	deff      	udf	#255	; 0xff
 8000ce4:	fab2 f282 	clz	r2, r2
 8000ce8:	2a00      	cmp	r2, #0
 8000cea:	f040 8092 	bne.w	8000e12 <__udivmoddi4+0x21a>
 8000cee:	eba1 010c 	sub.w	r1, r1, ip
 8000cf2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cf6:	fa1f fe8c 	uxth.w	lr, ip
 8000cfa:	2601      	movs	r6, #1
 8000cfc:	0c20      	lsrs	r0, r4, #16
 8000cfe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d02:	fb07 1113 	mls	r1, r7, r3, r1
 8000d06:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d0a:	fb0e f003 	mul.w	r0, lr, r3
 8000d0e:	4288      	cmp	r0, r1
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x12c>
 8000d12:	eb1c 0101 	adds.w	r1, ip, r1
 8000d16:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x12a>
 8000d1c:	4288      	cmp	r0, r1
 8000d1e:	f200 80cb 	bhi.w	8000eb8 <__udivmoddi4+0x2c0>
 8000d22:	4643      	mov	r3, r8
 8000d24:	1a09      	subs	r1, r1, r0
 8000d26:	b2a4      	uxth	r4, r4
 8000d28:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d2c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d30:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d34:	fb0e fe00 	mul.w	lr, lr, r0
 8000d38:	45a6      	cmp	lr, r4
 8000d3a:	d908      	bls.n	8000d4e <__udivmoddi4+0x156>
 8000d3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d40:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d44:	d202      	bcs.n	8000d4c <__udivmoddi4+0x154>
 8000d46:	45a6      	cmp	lr, r4
 8000d48:	f200 80bb 	bhi.w	8000ec2 <__udivmoddi4+0x2ca>
 8000d4c:	4608      	mov	r0, r1
 8000d4e:	eba4 040e 	sub.w	r4, r4, lr
 8000d52:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d56:	e79c      	b.n	8000c92 <__udivmoddi4+0x9a>
 8000d58:	f1c6 0720 	rsb	r7, r6, #32
 8000d5c:	40b3      	lsls	r3, r6
 8000d5e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d62:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d66:	fa20 f407 	lsr.w	r4, r0, r7
 8000d6a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d6e:	431c      	orrs	r4, r3
 8000d70:	40f9      	lsrs	r1, r7
 8000d72:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d76:	fa00 f306 	lsl.w	r3, r0, r6
 8000d7a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d7e:	0c20      	lsrs	r0, r4, #16
 8000d80:	fa1f fe8c 	uxth.w	lr, ip
 8000d84:	fb09 1118 	mls	r1, r9, r8, r1
 8000d88:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d90:	4288      	cmp	r0, r1
 8000d92:	fa02 f206 	lsl.w	r2, r2, r6
 8000d96:	d90b      	bls.n	8000db0 <__udivmoddi4+0x1b8>
 8000d98:	eb1c 0101 	adds.w	r1, ip, r1
 8000d9c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000da0:	f080 8088 	bcs.w	8000eb4 <__udivmoddi4+0x2bc>
 8000da4:	4288      	cmp	r0, r1
 8000da6:	f240 8085 	bls.w	8000eb4 <__udivmoddi4+0x2bc>
 8000daa:	f1a8 0802 	sub.w	r8, r8, #2
 8000dae:	4461      	add	r1, ip
 8000db0:	1a09      	subs	r1, r1, r0
 8000db2:	b2a4      	uxth	r4, r4
 8000db4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000db8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dbc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dc0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dc4:	458e      	cmp	lr, r1
 8000dc6:	d908      	bls.n	8000dda <__udivmoddi4+0x1e2>
 8000dc8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dcc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dd0:	d26c      	bcs.n	8000eac <__udivmoddi4+0x2b4>
 8000dd2:	458e      	cmp	lr, r1
 8000dd4:	d96a      	bls.n	8000eac <__udivmoddi4+0x2b4>
 8000dd6:	3802      	subs	r0, #2
 8000dd8:	4461      	add	r1, ip
 8000dda:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dde:	fba0 9402 	umull	r9, r4, r0, r2
 8000de2:	eba1 010e 	sub.w	r1, r1, lr
 8000de6:	42a1      	cmp	r1, r4
 8000de8:	46c8      	mov	r8, r9
 8000dea:	46a6      	mov	lr, r4
 8000dec:	d356      	bcc.n	8000e9c <__udivmoddi4+0x2a4>
 8000dee:	d053      	beq.n	8000e98 <__udivmoddi4+0x2a0>
 8000df0:	b15d      	cbz	r5, 8000e0a <__udivmoddi4+0x212>
 8000df2:	ebb3 0208 	subs.w	r2, r3, r8
 8000df6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dfa:	fa01 f707 	lsl.w	r7, r1, r7
 8000dfe:	fa22 f306 	lsr.w	r3, r2, r6
 8000e02:	40f1      	lsrs	r1, r6
 8000e04:	431f      	orrs	r7, r3
 8000e06:	e9c5 7100 	strd	r7, r1, [r5]
 8000e0a:	2600      	movs	r6, #0
 8000e0c:	4631      	mov	r1, r6
 8000e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e12:	f1c2 0320 	rsb	r3, r2, #32
 8000e16:	40d8      	lsrs	r0, r3
 8000e18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e1c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e20:	4091      	lsls	r1, r2
 8000e22:	4301      	orrs	r1, r0
 8000e24:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e28:	fa1f fe8c 	uxth.w	lr, ip
 8000e2c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e30:	fb07 3610 	mls	r6, r7, r0, r3
 8000e34:	0c0b      	lsrs	r3, r1, #16
 8000e36:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e3a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e3e:	429e      	cmp	r6, r3
 8000e40:	fa04 f402 	lsl.w	r4, r4, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x260>
 8000e46:	eb1c 0303 	adds.w	r3, ip, r3
 8000e4a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e4e:	d22f      	bcs.n	8000eb0 <__udivmoddi4+0x2b8>
 8000e50:	429e      	cmp	r6, r3
 8000e52:	d92d      	bls.n	8000eb0 <__udivmoddi4+0x2b8>
 8000e54:	3802      	subs	r0, #2
 8000e56:	4463      	add	r3, ip
 8000e58:	1b9b      	subs	r3, r3, r6
 8000e5a:	b289      	uxth	r1, r1
 8000e5c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e60:	fb07 3316 	mls	r3, r7, r6, r3
 8000e64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e68:	fb06 f30e 	mul.w	r3, r6, lr
 8000e6c:	428b      	cmp	r3, r1
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x28a>
 8000e70:	eb1c 0101 	adds.w	r1, ip, r1
 8000e74:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e78:	d216      	bcs.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d914      	bls.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e7e:	3e02      	subs	r6, #2
 8000e80:	4461      	add	r1, ip
 8000e82:	1ac9      	subs	r1, r1, r3
 8000e84:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e88:	e738      	b.n	8000cfc <__udivmoddi4+0x104>
 8000e8a:	462e      	mov	r6, r5
 8000e8c:	4628      	mov	r0, r5
 8000e8e:	e705      	b.n	8000c9c <__udivmoddi4+0xa4>
 8000e90:	4606      	mov	r6, r0
 8000e92:	e6e3      	b.n	8000c5c <__udivmoddi4+0x64>
 8000e94:	4618      	mov	r0, r3
 8000e96:	e6f8      	b.n	8000c8a <__udivmoddi4+0x92>
 8000e98:	454b      	cmp	r3, r9
 8000e9a:	d2a9      	bcs.n	8000df0 <__udivmoddi4+0x1f8>
 8000e9c:	ebb9 0802 	subs.w	r8, r9, r2
 8000ea0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ea4:	3801      	subs	r0, #1
 8000ea6:	e7a3      	b.n	8000df0 <__udivmoddi4+0x1f8>
 8000ea8:	4646      	mov	r6, r8
 8000eaa:	e7ea      	b.n	8000e82 <__udivmoddi4+0x28a>
 8000eac:	4620      	mov	r0, r4
 8000eae:	e794      	b.n	8000dda <__udivmoddi4+0x1e2>
 8000eb0:	4640      	mov	r0, r8
 8000eb2:	e7d1      	b.n	8000e58 <__udivmoddi4+0x260>
 8000eb4:	46d0      	mov	r8, sl
 8000eb6:	e77b      	b.n	8000db0 <__udivmoddi4+0x1b8>
 8000eb8:	3b02      	subs	r3, #2
 8000eba:	4461      	add	r1, ip
 8000ebc:	e732      	b.n	8000d24 <__udivmoddi4+0x12c>
 8000ebe:	4630      	mov	r0, r6
 8000ec0:	e709      	b.n	8000cd6 <__udivmoddi4+0xde>
 8000ec2:	4464      	add	r4, ip
 8000ec4:	3802      	subs	r0, #2
 8000ec6:	e742      	b.n	8000d4e <__udivmoddi4+0x156>

08000ec8 <__aeabi_idiv0>:
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop

08000ecc <display>:
/* USER CODE BEGIN 0 */

QueueHandle_t commandQueue;


void display(uint8_t* str, int buf_no){
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	6039      	str	r1, [r7, #0]
	// display_thread just looks at display_buf.
	// buf_no is to put it in line1 or line2
	if (buf_no == 1){
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	2b01      	cmp	r3, #1
 8000eda:	d105      	bne.n	8000ee8 <display+0x1c>
		strncpy(display_buf, (const char*) str, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000edc:	2214      	movs	r2, #20
 8000ede:	6879      	ldr	r1, [r7, #4]
 8000ee0:	480c      	ldr	r0, [pc, #48]	; (8000f14 <display+0x48>)
 8000ee2:	f009 fb36 	bl	800a552 <strncpy>
		strncpy(display_buf2, (const char*) str, MAX_BUF_SIZE); //get rid of volatile compilation warning
	}
	else if (buf_no == 3){
		strncpy(display_buf3, (const char*) str, MAX_BUF_SIZE); //get rid of volatile compilation warning
	}
	return;
 8000ee6:	e011      	b.n	8000f0c <display+0x40>
	else if (buf_no == 2){
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	2b02      	cmp	r3, #2
 8000eec:	d105      	bne.n	8000efa <display+0x2e>
		strncpy(display_buf2, (const char*) str, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000eee:	2214      	movs	r2, #20
 8000ef0:	6879      	ldr	r1, [r7, #4]
 8000ef2:	4809      	ldr	r0, [pc, #36]	; (8000f18 <display+0x4c>)
 8000ef4:	f009 fb2d 	bl	800a552 <strncpy>
	return;
 8000ef8:	e008      	b.n	8000f0c <display+0x40>
	else if (buf_no == 3){
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	2b03      	cmp	r3, #3
 8000efe:	d105      	bne.n	8000f0c <display+0x40>
		strncpy(display_buf3, (const char*) str, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000f00:	2214      	movs	r2, #20
 8000f02:	6879      	ldr	r1, [r7, #4]
 8000f04:	4805      	ldr	r0, [pc, #20]	; (8000f1c <display+0x50>)
 8000f06:	f009 fb24 	bl	800a552 <strncpy>
	return;
 8000f0a:	bf00      	nop
 8000f0c:	bf00      	nop
}
 8000f0e:	3708      	adds	r7, #8
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	20000448 	.word	0x20000448
 8000f18:	2000045c 	.word	0x2000045c
 8000f1c:	20000470 	.word	0x20000470

08000f20 <send>:

void send(uint8_t* str){
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *) str, sizeof(str), 0xFFFF);
 8000f28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f2c:	2204      	movs	r2, #4
 8000f2e:	6879      	ldr	r1, [r7, #4]
 8000f30:	4803      	ldr	r0, [pc, #12]	; (8000f40 <send+0x20>)
 8000f32:	f004 ffe8 	bl	8005f06 <HAL_UART_Transmit>
}
 8000f36:	bf00      	nop
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	200003c8 	.word	0x200003c8

08000f44 <display_thread>:

void display_thread(void* args){
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b092      	sub	sp, #72	; 0x48
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
	uint8_t buf[20];
	uint8_t buf2[20];
	uint8_t buf3[20];

	for (;;){
		strncpy(buf, (const char*)display_buf, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000f4c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000f50:	2214      	movs	r2, #20
 8000f52:	4917      	ldr	r1, [pc, #92]	; (8000fb0 <display_thread+0x6c>)
 8000f54:	4618      	mov	r0, r3
 8000f56:	f009 fafc 	bl	800a552 <strncpy>
		//sprintf(buf, "testing %s\0", display_buf);
		OLED_Clear();
 8000f5a:	f001 fc85 	bl	8002868 <OLED_Clear>
		OLED_ShowString(10, 10, buf);
 8000f5e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000f62:	461a      	mov	r2, r3
 8000f64:	210a      	movs	r1, #10
 8000f66:	200a      	movs	r0, #10
 8000f68:	f001 fd70 	bl	8002a4c <OLED_ShowString>

		strncpy(buf2, (const char*)display_buf2, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000f6c:	f107 0320 	add.w	r3, r7, #32
 8000f70:	2214      	movs	r2, #20
 8000f72:	4910      	ldr	r1, [pc, #64]	; (8000fb4 <display_thread+0x70>)
 8000f74:	4618      	mov	r0, r3
 8000f76:	f009 faec 	bl	800a552 <strncpy>
		OLED_ShowString(10, 20, buf2);
 8000f7a:	f107 0320 	add.w	r3, r7, #32
 8000f7e:	461a      	mov	r2, r3
 8000f80:	2114      	movs	r1, #20
 8000f82:	200a      	movs	r0, #10
 8000f84:	f001 fd62 	bl	8002a4c <OLED_ShowString>

		strncpy(buf3, (const char*)display_buf3, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000f88:	f107 030c 	add.w	r3, r7, #12
 8000f8c:	2214      	movs	r2, #20
 8000f8e:	490a      	ldr	r1, [pc, #40]	; (8000fb8 <display_thread+0x74>)
 8000f90:	4618      	mov	r0, r3
 8000f92:	f009 fade 	bl	800a552 <strncpy>
		OLED_ShowString(10, 30, buf3);
 8000f96:	f107 030c 	add.w	r3, r7, #12
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	211e      	movs	r1, #30
 8000f9e:	200a      	movs	r0, #10
 8000fa0:	f001 fd54 	bl	8002a4c <OLED_ShowString>

		OLED_Refresh_Gram();
 8000fa4:	f001 fbda 	bl	800275c <OLED_Refresh_Gram>
		osDelay(100);
 8000fa8:	2064      	movs	r0, #100	; 0x64
 8000faa:	f006 f8e7 	bl	800717c <osDelay>
		strncpy(buf, (const char*)display_buf, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000fae:	e7cd      	b.n	8000f4c <display_thread+0x8>
 8000fb0:	20000448 	.word	0x20000448
 8000fb4:	2000045c 	.word	0x2000045c
 8000fb8:	20000470 	.word	0x20000470

08000fbc <stop>:
	}
}

void stop(){
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
	__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,0);
 8000fc0:	4b0a      	ldr	r3, [pc, #40]	; (8000fec <stop+0x30>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	641a      	str	r2, [r3, #64]	; 0x40
	__HAL_TIM_SetCompare(&htim9,TIM_CHANNEL_1, 0);
 8000fc8:	4b09      	ldr	r3, [pc, #36]	; (8000ff0 <stop+0x34>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	2200      	movs	r2, #0
 8000fce:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SetCompare(&htim9,TIM_CHANNEL_2, 0);
 8000fd0:	4b07      	ldr	r3, [pc, #28]	; (8000ff0 <stop+0x34>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3, 0);
 8000fd8:	4b04      	ldr	r3, [pc, #16]	; (8000fec <stop+0x30>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	2200      	movs	r2, #0
 8000fde:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, GPIO_PIN_RESET);

	HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin,GPIO_PIN_RESET);
	HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin,GPIO_PIN_RESET);
	*/
}
 8000fe0:	bf00      	nop
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	200002f0 	.word	0x200002f0
 8000ff0:	20000338 	.word	0x20000338

08000ff4 <move>:


void move(int direction){
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
	int pwmVal = 7199;
 8000ffc:	f641 431f 	movw	r3, #7199	; 0x1c1f
 8001000:	60fb      	str	r3, [r7, #12]
	//int pwmVal = motor_speed;

	if (direction == 1){
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2b01      	cmp	r3, #1
 8001006:	d112      	bne.n	800102e <move+0x3a>
		__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,0); // set IN1 to maximum PWM (7199) for '1'
 8001008:	4b16      	ldr	r3, [pc, #88]	; (8001064 <move+0x70>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	2200      	movs	r2, #0
 800100e:	641a      	str	r2, [r3, #64]	; 0x40
		__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3, speedA); // PWM to Motor A (IN2)
 8001010:	4b15      	ldr	r3, [pc, #84]	; (8001068 <move+0x74>)
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	4b13      	ldr	r3, [pc, #76]	; (8001064 <move+0x70>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	63da      	str	r2, [r3, #60]	; 0x3c

		__HAL_TIM_SetCompare(&htim9,TIM_CHANNEL_2, 0);
 800101a:	4b14      	ldr	r3, [pc, #80]	; (800106c <move+0x78>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	2200      	movs	r2, #0
 8001020:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SetCompare(&htim9, TIM_CHANNEL_1, speedB); // PWM to Motor B (IN2)
 8001022:	4b13      	ldr	r3, [pc, #76]	; (8001070 <move+0x7c>)
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	4b11      	ldr	r3, [pc, #68]	; (800106c <move+0x78>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	635a      	str	r2, [r3, #52]	; 0x34

		HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin,GPIO_PIN_RESET);
		HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin,GPIO_PIN_SET);
	}
	*/
}
 800102c:	e014      	b.n	8001058 <move+0x64>
	else if (direction == 2){
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2b02      	cmp	r3, #2
 8001032:	d111      	bne.n	8001058 <move+0x64>
		__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3, 0);
 8001034:	4b0b      	ldr	r3, [pc, #44]	; (8001064 <move+0x70>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	2200      	movs	r2, #0
 800103a:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4, speedA); // PWM to Motor A (IN1)
 800103c:	4b0a      	ldr	r3, [pc, #40]	; (8001068 <move+0x74>)
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	4b08      	ldr	r3, [pc, #32]	; (8001064 <move+0x70>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	641a      	str	r2, [r3, #64]	; 0x40
		__HAL_TIM_SetCompare(&htim9,TIM_CHANNEL_2, speedB);
 8001046:	4b0a      	ldr	r3, [pc, #40]	; (8001070 <move+0x7c>)
 8001048:	681a      	ldr	r2, [r3, #0]
 800104a:	4b08      	ldr	r3, [pc, #32]	; (800106c <move+0x78>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SetCompare(&htim9, TIM_CHANNEL_1, 0); // PWM to Motor B (IN2)
 8001050:	4b06      	ldr	r3, [pc, #24]	; (800106c <move+0x78>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	2200      	movs	r2, #0
 8001056:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001058:	bf00      	nop
 800105a:	3714      	adds	r7, #20
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	200002f0 	.word	0x200002f0
 8001068:	20000008 	.word	0x20000008
 800106c:	20000338 	.word	0x20000338
 8001070:	2000000c 	.word	0x2000000c

08001074 <testMoveThread>:

void testMoveThread(void* arg){
 8001074:	b580      	push	{r7, lr}
 8001076:	b088      	sub	sp, #32
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
	char command[20];
	for (;;){
		//sprintf(command, "IN MOVE %d ! %d", move_flag, delay_flag); //TESTING
		//display(command);
		//osDelay(1000);
		if (move_flag == 1){
 800107c:	4b0b      	ldr	r3, [pc, #44]	; (80010ac <testMoveThread+0x38>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	2b01      	cmp	r3, #1
 8001082:	d102      	bne.n	800108a <testMoveThread+0x16>
			move(1);
 8001084:	2001      	movs	r0, #1
 8001086:	f7ff ffb5 	bl	8000ff4 <move>
			//osDelay(delay_flag); //TODO change to distance instead of time
			//move_flag = 0;
		}
		if (move_flag == 2){
 800108a:	4b08      	ldr	r3, [pc, #32]	; (80010ac <testMoveThread+0x38>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	2b02      	cmp	r3, #2
 8001090:	d102      	bne.n	8001098 <testMoveThread+0x24>
			move(2);
 8001092:	2002      	movs	r0, #2
 8001094:	f7ff ffae 	bl	8000ff4 <move>
			//osDelay(delay_flag);
			//move_flag = 0;
		}
		if (move_flag == 0){
 8001098:	4b04      	ldr	r3, [pc, #16]	; (80010ac <testMoveThread+0x38>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d101      	bne.n	80010a4 <testMoveThread+0x30>
			stop();
 80010a0:	f7ff ff8c 	bl	8000fbc <stop>
		}
		osDelay(1);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f006 f869 	bl	800717c <osDelay>
		if (move_flag == 1){
 80010aa:	e7e7      	b.n	800107c <testMoveThread+0x8>
 80010ac:	20000488 	.word	0x20000488

080010b0 <testTurnThread>:
	}
}

void testTurnThread(void* arg){
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b088      	sub	sp, #32
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
	char command[20];
	for (;;){
		if (turn_flag != -1){
 80010b8:	4b0e      	ldr	r3, [pc, #56]	; (80010f4 <testTurnThread+0x44>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010c0:	d0fa      	beq.n	80010b8 <testTurnThread+0x8>

			sprintf(command, "IN TURN %d !", turn_flag); //TESTING
 80010c2:	4b0c      	ldr	r3, [pc, #48]	; (80010f4 <testTurnThread+0x44>)
 80010c4:	681a      	ldr	r2, [r3, #0]
 80010c6:	f107 030c 	add.w	r3, r7, #12
 80010ca:	490b      	ldr	r1, [pc, #44]	; (80010f8 <testTurnThread+0x48>)
 80010cc:	4618      	mov	r0, r3
 80010ce:	f009 f9af 	bl	800a430 <siprintf>
			display(command, 1);
 80010d2:	f107 030c 	add.w	r3, r7, #12
 80010d6:	2101      	movs	r1, #1
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff fef7 	bl	8000ecc <display>

			turn(turn_flag);
 80010de:	4b05      	ldr	r3, [pc, #20]	; (80010f4 <testTurnThread+0x44>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4618      	mov	r0, r3
 80010e4:	f000 f80a 	bl	80010fc <turn>
			turn_flag = -1;
 80010e8:	4b02      	ldr	r3, [pc, #8]	; (80010f4 <testTurnThread+0x44>)
 80010ea:	f04f 32ff 	mov.w	r2, #4294967295
 80010ee:	601a      	str	r2, [r3, #0]
		if (turn_flag != -1){
 80010f0:	e7e2      	b.n	80010b8 <testTurnThread+0x8>
 80010f2:	bf00      	nop
 80010f4:	20000004 	.word	0x20000004
 80010f8:	0800d410 	.word	0x0800d410

080010fc <turn>:
		}
	}
}

void turn(int value){
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
	// turns the front wheels
	if (value < SERVO_LEFT_MAX || value > SERVO_RIGHT_MAX){
 8001104:	225f      	movs	r2, #95	; 0x5f
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4293      	cmp	r3, r2
 800110a:	db03      	blt.n	8001114 <turn+0x18>
 800110c:	22f9      	movs	r2, #249	; 0xf9
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4293      	cmp	r3, r2
 8001112:	dd04      	ble.n	800111e <turn+0x22>
		display("value too extreme", 1);
 8001114:	2101      	movs	r1, #1
 8001116:	4805      	ldr	r0, [pc, #20]	; (800112c <turn+0x30>)
 8001118:	f7ff fed8 	bl	8000ecc <display>
		return;
 800111c:	e003      	b.n	8001126 <turn+0x2a>
	}

	htim12.Instance->CCR1 = value; // straight
 800111e:	4b04      	ldr	r3, [pc, #16]	; (8001130 <turn+0x34>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	687a      	ldr	r2, [r7, #4]
 8001124:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	0800d420 	.word	0x0800d420
 8001130:	20000380 	.word	0x20000380

08001134 <icm20948_init>:


void icm20948_init(void){
 8001134:	b580      	push	{r7, lr}
 8001136:	b086      	sub	sp, #24
 8001138:	af04      	add	r7, sp, #16
    uint8_t data;

    // Wake up
    data = 0x01;
 800113a:	2301      	movs	r3, #1
 800113c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c2, ICM20948_I2C_ADDR, 0x06, I2C_MEMADD_SIZE_8BIT, &data, 1, 1000);
 800113e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001142:	9302      	str	r3, [sp, #8]
 8001144:	2301      	movs	r3, #1
 8001146:	9301      	str	r3, [sp, #4]
 8001148:	1dfb      	adds	r3, r7, #7
 800114a:	9300      	str	r3, [sp, #0]
 800114c:	2301      	movs	r3, #1
 800114e:	2206      	movs	r2, #6
 8001150:	21d0      	movs	r1, #208	; 0xd0
 8001152:	4821      	ldr	r0, [pc, #132]	; (80011d8 <icm20948_init+0xa4>)
 8001154:	f002 fd92 	bl	8003c7c <HAL_I2C_Mem_Write>

    // Enable accel & gyro
    data = 0x00;
 8001158:	2300      	movs	r3, #0
 800115a:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c2, ICM20948_I2C_ADDR, 0x07, I2C_MEMADD_SIZE_8BIT, &data, 1, 1000);
 800115c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001160:	9302      	str	r3, [sp, #8]
 8001162:	2301      	movs	r3, #1
 8001164:	9301      	str	r3, [sp, #4]
 8001166:	1dfb      	adds	r3, r7, #7
 8001168:	9300      	str	r3, [sp, #0]
 800116a:	2301      	movs	r3, #1
 800116c:	2207      	movs	r2, #7
 800116e:	21d0      	movs	r1, #208	; 0xd0
 8001170:	4819      	ldr	r0, [pc, #100]	; (80011d8 <icm20948_init+0xa4>)
 8001172:	f002 fd83 	bl	8003c7c <HAL_I2C_Mem_Write>

    // Disable ICM internal I2C master (required for BYPASS)
	data = 0x00; // USER_CTRL (0x03)
 8001176:	2300      	movs	r3, #0
 8001178:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c2, ICM20948_I2C_ADDR, 0x03, I2C_MEMADD_SIZE_8BIT, &data, 1, 1000);
 800117a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800117e:	9302      	str	r3, [sp, #8]
 8001180:	2301      	movs	r3, #1
 8001182:	9301      	str	r3, [sp, #4]
 8001184:	1dfb      	adds	r3, r7, #7
 8001186:	9300      	str	r3, [sp, #0]
 8001188:	2301      	movs	r3, #1
 800118a:	2203      	movs	r2, #3
 800118c:	21d0      	movs	r1, #208	; 0xd0
 800118e:	4812      	ldr	r0, [pc, #72]	; (80011d8 <icm20948_init+0xa4>)
 8001190:	f002 fd74 	bl	8003c7c <HAL_I2C_Mem_Write>

	// Enable BYPASS so MCU can talk to AK09916 at 0x0C
	data = 0x02; // INT_PIN_CFG (0x0F): BYPASS_EN=1
 8001194:	2302      	movs	r3, #2
 8001196:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c2, 0x68<<1, 0x0F, I2C_MEMADD_SIZE_8BIT, &data, 1, 1000);
 8001198:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800119c:	9302      	str	r3, [sp, #8]
 800119e:	2301      	movs	r3, #1
 80011a0:	9301      	str	r3, [sp, #4]
 80011a2:	1dfb      	adds	r3, r7, #7
 80011a4:	9300      	str	r3, [sp, #0]
 80011a6:	2301      	movs	r3, #1
 80011a8:	220f      	movs	r2, #15
 80011aa:	21d0      	movs	r1, #208	; 0xd0
 80011ac:	480a      	ldr	r0, [pc, #40]	; (80011d8 <icm20948_init+0xa4>)
 80011ae:	f002 fd65 	bl	8003c7c <HAL_I2C_Mem_Write>

	// Put AK09916 into continuous mode (e.g., 100 Hz)
	data = 0x08; // CNTL2 (0x31): 100 Hz
 80011b2:	2308      	movs	r3, #8
 80011b4:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c2, 0x0C<<1, 0x31, I2C_MEMADD_SIZE_8BIT, &data, 1, 1000);
 80011b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ba:	9302      	str	r3, [sp, #8]
 80011bc:	2301      	movs	r3, #1
 80011be:	9301      	str	r3, [sp, #4]
 80011c0:	1dfb      	adds	r3, r7, #7
 80011c2:	9300      	str	r3, [sp, #0]
 80011c4:	2301      	movs	r3, #1
 80011c6:	2231      	movs	r2, #49	; 0x31
 80011c8:	2118      	movs	r1, #24
 80011ca:	4803      	ldr	r0, [pc, #12]	; (80011d8 <icm20948_init+0xa4>)
 80011cc:	f002 fd56 	bl	8003c7c <HAL_I2C_Mem_Write>
}
 80011d0:	bf00      	nop
 80011d2:	3708      	adds	r7, #8
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	2000020c 	.word	0x2000020c

080011dc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]

	// prevent unused argument(s) compilation warning

	UNUSED(huart);

	if (command_len == MAX_BUF_SIZE - 1){ // for null terminator
 80011e4:	4b24      	ldr	r3, [pc, #144]	; (8001278 <HAL_UART_RxCpltCallback+0x9c>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	2b13      	cmp	r3, #19
 80011ea:	d109      	bne.n	8001200 <HAL_UART_RxCpltCallback+0x24>
		// TODO: transmit to the pi that command exceeds buffer.
		// Refresh the command buffer
		command_buf[0] = '\0';
 80011ec:	4b23      	ldr	r3, [pc, #140]	; (800127c <HAL_UART_RxCpltCallback+0xa0>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	701a      	strb	r2, [r3, #0]
		command_len = 0;
 80011f2:	4b21      	ldr	r3, [pc, #132]	; (8001278 <HAL_UART_RxCpltCallback+0x9c>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
		display("out of spaaace", 1);
 80011f8:	2101      	movs	r1, #1
 80011fa:	4821      	ldr	r0, [pc, #132]	; (8001280 <HAL_UART_RxCpltCallback+0xa4>)
 80011fc:	f7ff fe66 	bl	8000ecc <display>
	}

	if (uart_input == ':') {
 8001200:	4b20      	ldr	r3, [pc, #128]	; (8001284 <HAL_UART_RxCpltCallback+0xa8>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	b2db      	uxtb	r3, r3
 8001206:	2b3a      	cmp	r3, #58	; 0x3a
 8001208:	d106      	bne.n	8001218 <HAL_UART_RxCpltCallback+0x3c>
		command_len = 0;
 800120a:	4b1b      	ldr	r3, [pc, #108]	; (8001278 <HAL_UART_RxCpltCallback+0x9c>)
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
		command_buf[0] = '\0';
 8001210:	4b1a      	ldr	r3, [pc, #104]	; (800127c <HAL_UART_RxCpltCallback+0xa0>)
 8001212:	2200      	movs	r2, #0
 8001214:	701a      	strb	r2, [r3, #0]
 8001216:	e01c      	b.n	8001252 <HAL_UART_RxCpltCallback+0x76>
	} else if (uart_input == ';'){
 8001218:	4b1a      	ldr	r3, [pc, #104]	; (8001284 <HAL_UART_RxCpltCallback+0xa8>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	b2db      	uxtb	r3, r3
 800121e:	2b3b      	cmp	r3, #59	; 0x3b
 8001220:	d10b      	bne.n	800123a <HAL_UART_RxCpltCallback+0x5e>
		command_buf[command_len] = '\0';
 8001222:	4b15      	ldr	r3, [pc, #84]	; (8001278 <HAL_UART_RxCpltCallback+0x9c>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a15      	ldr	r2, [pc, #84]	; (800127c <HAL_UART_RxCpltCallback+0xa0>)
 8001228:	2100      	movs	r1, #0
 800122a:	54d1      	strb	r1, [r2, r3]
		command_len = 0;
 800122c:	4b12      	ldr	r3, [pc, #72]	; (8001278 <HAL_UART_RxCpltCallback+0x9c>)
 800122e:	2200      	movs	r2, #0
 8001230:	601a      	str	r2, [r3, #0]
		ready_parse = 1;
 8001232:	4b15      	ldr	r3, [pc, #84]	; (8001288 <HAL_UART_RxCpltCallback+0xac>)
 8001234:	2201      	movs	r2, #1
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	e00b      	b.n	8001252 <HAL_UART_RxCpltCallback+0x76>
	} else {
		command_buf[command_len] = uart_input; // append only if not special character
 800123a:	4b0f      	ldr	r3, [pc, #60]	; (8001278 <HAL_UART_RxCpltCallback+0x9c>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4a11      	ldr	r2, [pc, #68]	; (8001284 <HAL_UART_RxCpltCallback+0xa8>)
 8001240:	7812      	ldrb	r2, [r2, #0]
 8001242:	b2d1      	uxtb	r1, r2
 8001244:	4a0d      	ldr	r2, [pc, #52]	; (800127c <HAL_UART_RxCpltCallback+0xa0>)
 8001246:	54d1      	strb	r1, [r2, r3]
		command_len++;
 8001248:	4b0b      	ldr	r3, [pc, #44]	; (8001278 <HAL_UART_RxCpltCallback+0x9c>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	3301      	adds	r3, #1
 800124e:	4a0a      	ldr	r2, [pc, #40]	; (8001278 <HAL_UART_RxCpltCallback+0x9c>)
 8001250:	6013      	str	r3, [r2, #0]
	}
	send("buf:");
 8001252:	480e      	ldr	r0, [pc, #56]	; (800128c <HAL_UART_RxCpltCallback+0xb0>)
 8001254:	f7ff fe64 	bl	8000f20 <send>
	send(command_buf);
 8001258:	4808      	ldr	r0, [pc, #32]	; (800127c <HAL_UART_RxCpltCallback+0xa0>)
 800125a:	f7ff fe61 	bl	8000f20 <send>
	send("     |");
 800125e:	480c      	ldr	r0, [pc, #48]	; (8001290 <HAL_UART_RxCpltCallback+0xb4>)
 8001260:	f7ff fe5e 	bl	8000f20 <send>
	// wait for another receive
	HAL_UART_Receive_IT(&huart3, &uart_input, 1);
 8001264:	2201      	movs	r2, #1
 8001266:	4907      	ldr	r1, [pc, #28]	; (8001284 <HAL_UART_RxCpltCallback+0xa8>)
 8001268:	480a      	ldr	r0, [pc, #40]	; (8001294 <HAL_UART_RxCpltCallback+0xb8>)
 800126a:	f004 fede 	bl	800602a <HAL_UART_Receive_IT>
}
 800126e:	bf00      	nop
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	20000444 	.word	0x20000444
 800127c:	2000042c 	.word	0x2000042c
 8001280:	0800d434 	.word	0x0800d434
 8001284:	20000440 	.word	0x20000440
 8001288:	20000484 	.word	0x20000484
 800128c:	0800d444 	.word	0x0800d444
 8001290:	0800d44c 	.word	0x0800d44c
 8001294:	200003c8 	.word	0x200003c8

08001298 <parse_command_thread>:

void parse_command_thread(void* args){
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
	for(;;){
		if (ready_parse == 1){
 80012a0:	4b04      	ldr	r3, [pc, #16]	; (80012b4 <parse_command_thread+0x1c>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	d1fb      	bne.n	80012a0 <parse_command_thread+0x8>
			parse_command();
 80012a8:	f000 f806 	bl	80012b8 <parse_command>
			osDelay(100);
 80012ac:	2064      	movs	r0, #100	; 0x64
 80012ae:	f005 ff65 	bl	800717c <osDelay>
		if (ready_parse == 1){
 80012b2:	e7f5      	b.n	80012a0 <parse_command_thread+0x8>
 80012b4:	20000484 	.word	0x20000484

080012b8 <parse_command>:
		}
	}
}

void parse_command(){
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
	if (ready_parse == 1){
 80012be:	4b13      	ldr	r3, [pc, #76]	; (800130c <parse_command+0x54>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d11d      	bne.n	8001302 <parse_command+0x4a>
		ready_parse = 0;
 80012c6:	4b11      	ldr	r3, [pc, #68]	; (800130c <parse_command+0x54>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
		char* token = strtok(command_buf, ";");
 80012cc:	4910      	ldr	r1, [pc, #64]	; (8001310 <parse_command+0x58>)
 80012ce:	4811      	ldr	r0, [pc, #68]	; (8001314 <parse_command+0x5c>)
 80012d0:	f009 f952 	bl	800a578 <strtok>
 80012d4:	6078      	str	r0, [r7, #4]

		while (token != NULL) {
 80012d6:	e00c      	b.n	80012f2 <parse_command+0x3a>
			//xQueueSend(commandQueue, token, pdMS_TO_TICKS(100));
			xQueueSend(commandQueue, token, portMAX_DELAY);
 80012d8:	4b0f      	ldr	r3, [pc, #60]	; (8001318 <parse_command+0x60>)
 80012da:	6818      	ldr	r0, [r3, #0]
 80012dc:	2300      	movs	r3, #0
 80012de:	f04f 32ff 	mov.w	r2, #4294967295
 80012e2:	6879      	ldr	r1, [r7, #4]
 80012e4:	f006 f98c 	bl	8007600 <xQueueGenericSend>
			token = strtok(NULL, ";");
 80012e8:	4909      	ldr	r1, [pc, #36]	; (8001310 <parse_command+0x58>)
 80012ea:	2000      	movs	r0, #0
 80012ec:	f009 f944 	bl	800a578 <strtok>
 80012f0:	6078      	str	r0, [r7, #4]
		while (token != NULL) {
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d1ef      	bne.n	80012d8 <parse_command+0x20>
		}

		memset(command_buf, 0, MAX_BUF_SIZE); //idk if i need this
 80012f8:	2214      	movs	r2, #20
 80012fa:	2100      	movs	r1, #0
 80012fc:	4805      	ldr	r0, [pc, #20]	; (8001314 <parse_command+0x5c>)
 80012fe:	f008 fc25 	bl	8009b4c <memset>
	}
}
 8001302:	bf00      	nop
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	20000484 	.word	0x20000484
 8001310:	0800d454 	.word	0x0800d454
 8001314:	2000042c 	.word	0x2000042c
 8001318:	20000498 	.word	0x20000498

0800131c <execute_command_thread>:

void execute_command_thread(void* args){
 800131c:	b5b0      	push	{r4, r5, r7, lr}
 800131e:	b09c      	sub	sp, #112	; 0x70
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
	char buf[20];
	int value;
	//const char *commands[] = {"FWD\0", "BCK\0", "LFT\0", "RGT\0"
	//		, "FWL\0", "FWR\0", "BKL\0", "BKR\0"};

	const char *commands[] = {"FW\0", "BW\0", "LFT\0", "RGT\0", "FL\0", "FR\0", "BL\0", "BR\0"};
 8001324:	4b91      	ldr	r3, [pc, #580]	; (800156c <execute_command_thread+0x250>)
 8001326:	f107 0420 	add.w	r4, r7, #32
 800132a:	461d      	mov	r5, r3
 800132c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800132e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001330:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001334:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	Command cmd;

	for(;;){
		if(ready_execute == 1){
 8001338:	4b8d      	ldr	r3, [pc, #564]	; (8001570 <execute_command_thread+0x254>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	2b01      	cmp	r3, #1
 800133e:	d1fb      	bne.n	8001338 <execute_command_thread+0x1c>
			if(xQueueReceive(commandQueue, &cmd, portMAX_DELAY) == pdPASS){
 8001340:	4b8c      	ldr	r3, [pc, #560]	; (8001574 <execute_command_thread+0x258>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f107 0108 	add.w	r1, r7, #8
 8001348:	f04f 32ff 	mov.w	r2, #4294967295
 800134c:	4618      	mov	r0, r3
 800134e:	f006 faf1 	bl	8007934 <xQueueReceive>
 8001352:	4603      	mov	r3, r0
 8001354:	2b01      	cmp	r3, #1
 8001356:	d1ef      	bne.n	8001338 <execute_command_thread+0x1c>
				ready_execute = 0;
 8001358:	4b85      	ldr	r3, [pc, #532]	; (8001570 <execute_command_thread+0x254>)
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
				//display(command_buf, 1);

				strcpy(tmp, "");
 800135e:	2300      	movs	r3, #0
 8001360:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
				value = 0;
 8001364:	2300      	movs	r3, #0
 8001366:	643b      	str	r3, [r7, #64]	; 0x40

				strncpy(tmp, (const char*)cmd.command, cmd.command_len); //get rid of volatile compilation warning
 8001368:	69fa      	ldr	r2, [r7, #28]
 800136a:	f107 0108 	add.w	r1, r7, #8
 800136e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001372:	4618      	mov	r0, r3
 8001374:	f009 f8ed 	bl	800a552 <strncpy>
				tmp[cmd.command_len] = '\0';
 8001378:	69fb      	ldr	r3, [r7, #28]
 800137a:	3370      	adds	r3, #112	; 0x70
 800137c:	443b      	add	r3, r7
 800137e:	2200      	movs	r2, #0
 8001380:	f803 2c14 	strb.w	r2, [r3, #-20]
				sscanf(tmp, "%s %d", command, &value);
 8001384:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001388:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800138c:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 8001390:	4979      	ldr	r1, [pc, #484]	; (8001578 <execute_command_thread+0x25c>)
 8001392:	f009 f86d 	bl	800a470 <siscanf>

				display(tmp, 3);
 8001396:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800139a:	2103      	movs	r1, #3
 800139c:	4618      	mov	r0, r3
 800139e:	f7ff fd95 	bl	8000ecc <display>
				if (strcmp(command, commands[0]) == 0 ){ //FWD
 80013a2:	6a3a      	ldr	r2, [r7, #32]
 80013a4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80013a8:	4611      	mov	r1, r2
 80013aa:	4618      	mov	r0, r3
 80013ac:	f7fe ff10 	bl	80001d0 <strcmp>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d10c      	bne.n	80013d0 <execute_command_thread+0xb4>
					//sprintf(command, "MOVE FWD %d ms, %d", value, move_flag); //TESTING
					//display(command,1);
					move_flag = 1;
 80013b6:	4b71      	ldr	r3, [pc, #452]	; (800157c <execute_command_thread+0x260>)
 80013b8:	2201      	movs	r2, #1
 80013ba:	601a      	str	r2, [r3, #0]
					osDelay(value);
 80013bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80013be:	4618      	mov	r0, r3
 80013c0:	f005 fedc 	bl	800717c <osDelay>
					move_flag = 0;
 80013c4:	4b6d      	ldr	r3, [pc, #436]	; (800157c <execute_command_thread+0x260>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	601a      	str	r2, [r3, #0]
					send("OK!");
 80013ca:	486d      	ldr	r0, [pc, #436]	; (8001580 <execute_command_thread+0x264>)
 80013cc:	f7ff fda8 	bl	8000f20 <send>
				}
				if (strcmp(command, commands[1]) == 0){ //BCK
 80013d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80013d2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80013d6:	4611      	mov	r1, r2
 80013d8:	4618      	mov	r0, r3
 80013da:	f7fe fef9 	bl	80001d0 <strcmp>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d10c      	bne.n	80013fe <execute_command_thread+0xe2>
					move_flag = 2;
 80013e4:	4b65      	ldr	r3, [pc, #404]	; (800157c <execute_command_thread+0x260>)
 80013e6:	2202      	movs	r2, #2
 80013e8:	601a      	str	r2, [r3, #0]
					osDelay(value);
 80013ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80013ec:	4618      	mov	r0, r3
 80013ee:	f005 fec5 	bl	800717c <osDelay>
					move_flag = 0;
 80013f2:	4b62      	ldr	r3, [pc, #392]	; (800157c <execute_command_thread+0x260>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
					send("OK!");
 80013f8:	4861      	ldr	r0, [pc, #388]	; (8001580 <execute_command_thread+0x264>)
 80013fa:	f7ff fd91 	bl	8000f20 <send>
				}
				if (strcmp(command, commands[2]) == 0){ //LFT
 80013fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001400:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001404:	4611      	mov	r1, r2
 8001406:	4618      	mov	r0, r3
 8001408:	f7fe fee2 	bl	80001d0 <strcmp>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d109      	bne.n	8001426 <execute_command_thread+0x10a>
					turn_flag = value; //TODO: change to left
 8001412:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001414:	4a5b      	ldr	r2, [pc, #364]	; (8001584 <execute_command_thread+0x268>)
 8001416:	6013      	str	r3, [r2, #0]
					osDelay(1000);
 8001418:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800141c:	f005 feae 	bl	800717c <osDelay>
					send("OK!");
 8001420:	4857      	ldr	r0, [pc, #348]	; (8001580 <execute_command_thread+0x264>)
 8001422:	f7ff fd7d 	bl	8000f20 <send>
				}
				if (strcmp(command, commands[3]) == 0){ //RGT
 8001426:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001428:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800142c:	4611      	mov	r1, r2
 800142e:	4618      	mov	r0, r3
 8001430:	f7fe fece 	bl	80001d0 <strcmp>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d109      	bne.n	800144e <execute_command_thread+0x132>
					turn_flag = value; //TODO: change to right
 800143a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800143c:	4a51      	ldr	r2, [pc, #324]	; (8001584 <execute_command_thread+0x268>)
 800143e:	6013      	str	r3, [r2, #0]
					osDelay(1000);
 8001440:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001444:	f005 fe9a 	bl	800717c <osDelay>
					send("OK!");
 8001448:	484d      	ldr	r0, [pc, #308]	; (8001580 <execute_command_thread+0x264>)
 800144a:	f7ff fd69 	bl	8000f20 <send>
				}
				if (strcmp(command, commands[4]) == 0){ //FL
 800144e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001450:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001454:	4611      	mov	r1, r2
 8001456:	4618      	mov	r0, r3
 8001458:	f7fe feba 	bl	80001d0 <strcmp>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d119      	bne.n	8001496 <execute_command_thread+0x17a>

					turn_flag = SERVO_LEFT;
 8001462:	2278      	movs	r2, #120	; 0x78
 8001464:	4b47      	ldr	r3, [pc, #284]	; (8001584 <execute_command_thread+0x268>)
 8001466:	601a      	str	r2, [r3, #0]
					osDelay(500); // wait for the wheel to turn
 8001468:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800146c:	f005 fe86 	bl	800717c <osDelay>
					move_flag = 1;
 8001470:	4b42      	ldr	r3, [pc, #264]	; (800157c <execute_command_thread+0x260>)
 8001472:	2201      	movs	r2, #1
 8001474:	601a      	str	r2, [r3, #0]
					osDelay(value);
 8001476:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001478:	4618      	mov	r0, r3
 800147a:	f005 fe7f 	bl	800717c <osDelay>
					move_flag = 0;
 800147e:	4b3f      	ldr	r3, [pc, #252]	; (800157c <execute_command_thread+0x260>)
 8001480:	2200      	movs	r2, #0
 8001482:	601a      	str	r2, [r3, #0]
					turn_flag = SERVO_STRAIGHT;
 8001484:	22ac      	movs	r2, #172	; 0xac
 8001486:	4b3f      	ldr	r3, [pc, #252]	; (8001584 <execute_command_thread+0x268>)
 8001488:	601a      	str	r2, [r3, #0]
					}
					move_flag = 0; //stop
					motor_speed = SPEED_NORM;
					*/

					turn_flag = SERVO_STRAIGHT;
 800148a:	22ac      	movs	r2, #172	; 0xac
 800148c:	4b3d      	ldr	r3, [pc, #244]	; (8001584 <execute_command_thread+0x268>)
 800148e:	601a      	str	r2, [r3, #0]

					send("OK!");
 8001490:	483b      	ldr	r0, [pc, #236]	; (8001580 <execute_command_thread+0x264>)
 8001492:	f7ff fd45 	bl	8000f20 <send>
				}
				if (strcmp(command, commands[5]) == 0){ //FR
 8001496:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001498:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800149c:	4611      	mov	r1, r2
 800149e:	4618      	mov	r0, r3
 80014a0:	f7fe fe96 	bl	80001d0 <strcmp>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d116      	bne.n	80014d8 <execute_command_thread+0x1bc>
					turn_flag = SERVO_RIGHT;
 80014aa:	22f0      	movs	r2, #240	; 0xf0
 80014ac:	4b35      	ldr	r3, [pc, #212]	; (8001584 <execute_command_thread+0x268>)
 80014ae:	601a      	str	r2, [r3, #0]
					osDelay(500); // wait for the wheel to turn
 80014b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014b4:	f005 fe62 	bl	800717c <osDelay>
					move_flag = 1;
 80014b8:	4b30      	ldr	r3, [pc, #192]	; (800157c <execute_command_thread+0x260>)
 80014ba:	2201      	movs	r2, #1
 80014bc:	601a      	str	r2, [r3, #0]
					osDelay(value);
 80014be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80014c0:	4618      	mov	r0, r3
 80014c2:	f005 fe5b 	bl	800717c <osDelay>
					move_flag = 0;
 80014c6:	4b2d      	ldr	r3, [pc, #180]	; (800157c <execute_command_thread+0x260>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]
					turn_flag = SERVO_STRAIGHT;
 80014cc:	22ac      	movs	r2, #172	; 0xac
 80014ce:	4b2d      	ldr	r3, [pc, #180]	; (8001584 <execute_command_thread+0x268>)
 80014d0:	601a      	str	r2, [r3, #0]
					motor_speed = SPEED_NORM; //TODO: use a constant here prob

					turn_flag = SERVO_STRAIGHT;
					*/

					send("OK!");
 80014d2:	482b      	ldr	r0, [pc, #172]	; (8001580 <execute_command_thread+0x264>)
 80014d4:	f7ff fd24 	bl	8000f20 <send>
				}
				if (strcmp(command, commands[6]) == 0){ //BL
 80014d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80014da:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80014de:	4611      	mov	r1, r2
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7fe fe75 	bl	80001d0 <strcmp>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d116      	bne.n	800151a <execute_command_thread+0x1fe>
					// hard coded for now, since i cant figure out the encoder pid shyttt
					turn_flag = SERVO_LEFT;
 80014ec:	2278      	movs	r2, #120	; 0x78
 80014ee:	4b25      	ldr	r3, [pc, #148]	; (8001584 <execute_command_thread+0x268>)
 80014f0:	601a      	str	r2, [r3, #0]
					osDelay(500); // wait for the wheel to turn
 80014f2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014f6:	f005 fe41 	bl	800717c <osDelay>
					move_flag = 2;
 80014fa:	4b20      	ldr	r3, [pc, #128]	; (800157c <execute_command_thread+0x260>)
 80014fc:	2202      	movs	r2, #2
 80014fe:	601a      	str	r2, [r3, #0]
					osDelay(value);
 8001500:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001502:	4618      	mov	r0, r3
 8001504:	f005 fe3a 	bl	800717c <osDelay>
					move_flag = 0;
 8001508:	4b1c      	ldr	r3, [pc, #112]	; (800157c <execute_command_thread+0x260>)
 800150a:	2200      	movs	r2, #0
 800150c:	601a      	str	r2, [r3, #0]
					turn_flag = SERVO_STRAIGHT;
 800150e:	22ac      	movs	r2, #172	; 0xac
 8001510:	4b1c      	ldr	r3, [pc, #112]	; (8001584 <execute_command_thread+0x268>)
 8001512:	601a      	str	r2, [r3, #0]
					move_flag = 0;
					motor_speed = SPEED_NORM;

					turn_flag = SERVO_STRAIGHT;
					*/
					send("OK!");
 8001514:	481a      	ldr	r0, [pc, #104]	; (8001580 <execute_command_thread+0x264>)
 8001516:	f7ff fd03 	bl	8000f20 <send>
				}
				if (strcmp(command, commands[7]) == 0){ //BR
 800151a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800151c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001520:	4611      	mov	r1, r2
 8001522:	4618      	mov	r0, r3
 8001524:	f7fe fe54 	bl	80001d0 <strcmp>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d116      	bne.n	800155c <execute_command_thread+0x240>
					turn_flag = SERVO_RIGHT;
 800152e:	22f0      	movs	r2, #240	; 0xf0
 8001530:	4b14      	ldr	r3, [pc, #80]	; (8001584 <execute_command_thread+0x268>)
 8001532:	601a      	str	r2, [r3, #0]
					osDelay(500); // wait for the wheel to turn
 8001534:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001538:	f005 fe20 	bl	800717c <osDelay>
					move_flag = 2;
 800153c:	4b0f      	ldr	r3, [pc, #60]	; (800157c <execute_command_thread+0x260>)
 800153e:	2202      	movs	r2, #2
 8001540:	601a      	str	r2, [r3, #0]
					osDelay(value);
 8001542:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001544:	4618      	mov	r0, r3
 8001546:	f005 fe19 	bl	800717c <osDelay>
					move_flag = 0;
 800154a:	4b0c      	ldr	r3, [pc, #48]	; (800157c <execute_command_thread+0x260>)
 800154c:	2200      	movs	r2, #0
 800154e:	601a      	str	r2, [r3, #0]
					turn_flag = SERVO_STRAIGHT;
 8001550:	22ac      	movs	r2, #172	; 0xac
 8001552:	4b0c      	ldr	r3, [pc, #48]	; (8001584 <execute_command_thread+0x268>)
 8001554:	601a      	str	r2, [r3, #0]
					move_flag = 0; //stop
					motor_speed = SPEED_NORM;

					turn_flag = SERVO_STRAIGHT;
					*/
					send("OK!");
 8001556:	480a      	ldr	r0, [pc, #40]	; (8001580 <execute_command_thread+0x264>)
 8001558:	f7ff fce2 	bl	8000f20 <send>
				//memset(command_buf, 0, MAX_BUF_SIZE);

				// wait 100ms after each command so the bot has time to stop...
				// idk if this is necessary, maybe can try to remove this in the future?
				// might have to change the motorthread, there is a race condition without this delay...
				osDelay(100);
 800155c:	2064      	movs	r0, #100	; 0x64
 800155e:	f005 fe0d 	bl	800717c <osDelay>
				ready_execute = 1;
 8001562:	4b03      	ldr	r3, [pc, #12]	; (8001570 <execute_command_thread+0x254>)
 8001564:	2201      	movs	r2, #1
 8001566:	601a      	str	r2, [r3, #0]
		if(ready_execute == 1){
 8001568:	e6e6      	b.n	8001338 <execute_command_thread+0x1c>
 800156a:	bf00      	nop
 800156c:	0800d464 	.word	0x0800d464
 8001570:	20000000 	.word	0x20000000
 8001574:	20000498 	.word	0x20000498
 8001578:	0800d458 	.word	0x0800d458
 800157c:	20000488 	.word	0x20000488
 8001580:	0800d460 	.word	0x0800d460
 8001584:	20000004 	.word	0x20000004

08001588 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800158c:	f001 fb1e 	bl	8002bcc <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001590:	f000 f8c2 	bl	8001718 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001594:	f000 fb7c 	bl	8001c90 <MX_GPIO_Init>
  MX_TIM12_Init();
 8001598:	f000 fae2 	bl	8001b60 <MX_TIM12_Init>
  MX_USART3_UART_Init();
 800159c:	f000 fb4e 	bl	8001c3c <MX_USART3_UART_Init>
  MX_TIM2_Init();
 80015a0:	f000 f946 	bl	8001830 <MX_TIM2_Init>
  MX_TIM3_Init();
 80015a4:	f000 f998 	bl	80018d8 <MX_TIM3_Init>
  MX_TIM4_Init();
 80015a8:	f000 f9ea 	bl	8001980 <MX_TIM4_Init>
  MX_TIM9_Init();
 80015ac:	f000 fa6a 	bl	8001a84 <MX_TIM9_Init>
  MX_I2C2_Init();
 80015b0:	f000 f910 	bl	80017d4 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 80015b4:	f001 fa7c 	bl	8002ab0 <OLED_Init>
  IR_Sensors_Init();
 80015b8:	f000 fd34 	bl	8002024 <IR_Sensors_Init>

  // SERVO
  HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 80015bc:	2100      	movs	r1, #0
 80015be:	4836      	ldr	r0, [pc, #216]	; (8001698 <main+0x110>)
 80015c0:	f003 fd42 	bl	8005048 <HAL_TIM_PWM_Start>

  // DC MOTORS
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80015c4:	2108      	movs	r1, #8
 80015c6:	4835      	ldr	r0, [pc, #212]	; (800169c <main+0x114>)
 80015c8:	f003 fd3e 	bl	8005048 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80015cc:	210c      	movs	r1, #12
 80015ce:	4833      	ldr	r0, [pc, #204]	; (800169c <main+0x114>)
 80015d0:	f003 fd3a 	bl	8005048 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 80015d4:	2100      	movs	r1, #0
 80015d6:	4832      	ldr	r0, [pc, #200]	; (80016a0 <main+0x118>)
 80015d8:	f003 fd36 	bl	8005048 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 80015dc:	2104      	movs	r1, #4
 80015de:	4830      	ldr	r0, [pc, #192]	; (80016a0 <main+0x118>)
 80015e0:	f003 fd32 	bl	8005048 <HAL_TIM_PWM_Start>

  // encoders?
  HAL_TIM_Encoder_Start(&htim2,TIM_CHANNEL_ALL);
 80015e4:	213c      	movs	r1, #60	; 0x3c
 80015e6:	482f      	ldr	r0, [pc, #188]	; (80016a4 <main+0x11c>)
 80015e8:	f003 fe9c 	bl	8005324 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 80015ec:	213c      	movs	r1, #60	; 0x3c
 80015ee:	482e      	ldr	r0, [pc, #184]	; (80016a8 <main+0x120>)
 80015f0:	f003 fe98 	bl	8005324 <HAL_TIM_Encoder_Start>


  // wait for an input
  // reads 1 character at a time
  HAL_UART_Receive_IT(&huart3, (uint8_t *) &uart_input, 1);
 80015f4:	2201      	movs	r2, #1
 80015f6:	492d      	ldr	r1, [pc, #180]	; (80016ac <main+0x124>)
 80015f8:	482d      	ldr	r0, [pc, #180]	; (80016b0 <main+0x128>)
 80015fa:	f004 fd16 	bl	800602a <HAL_UART_Receive_IT>
  //HAL_UART_Transmit_IT(&huart3, (uint8_t *) &command_buf, command_len, 0xFFFF); // send instruction

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80015fe:	f005 fce1 	bl	8006fc4 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  commandQueue = xQueueCreate(2, sizeof(Command));
 8001602:	2200      	movs	r2, #0
 8001604:	2118      	movs	r1, #24
 8001606:	2002      	movs	r0, #2
 8001608:	f005 ff9c 	bl	8007544 <xQueueGenericCreate>
 800160c:	4603      	mov	r3, r0
 800160e:	4a29      	ldr	r2, [pc, #164]	; (80016b4 <main+0x12c>)
 8001610:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001612:	4a29      	ldr	r2, [pc, #164]	; (80016b8 <main+0x130>)
 8001614:	2100      	movs	r1, #0
 8001616:	4829      	ldr	r0, [pc, #164]	; (80016bc <main+0x134>)
 8001618:	f005 fd1e 	bl	8007058 <osThreadNew>
 800161c:	4603      	mov	r3, r0
 800161e:	4a28      	ldr	r2, [pc, #160]	; (80016c0 <main+0x138>)
 8001620:	6013      	str	r3, [r2, #0]

  /* creation of EncoderTask */
  EncoderTaskHandle = osThreadNew(encoder, NULL, &EncoderTask_attributes);
 8001622:	4a28      	ldr	r2, [pc, #160]	; (80016c4 <main+0x13c>)
 8001624:	2100      	movs	r1, #0
 8001626:	4828      	ldr	r0, [pc, #160]	; (80016c8 <main+0x140>)
 8001628:	f005 fd16 	bl	8007058 <osThreadNew>
 800162c:	4603      	mov	r3, r0
 800162e:	4a27      	ldr	r2, [pc, #156]	; (80016cc <main+0x144>)
 8001630:	6013      	str	r3, [r2, #0]

  /* creation of readICMTask */
  readICMTaskHandle = osThreadNew(readICM, NULL, &readICMTask_attributes);
 8001632:	4a27      	ldr	r2, [pc, #156]	; (80016d0 <main+0x148>)
 8001634:	2100      	movs	r1, #0
 8001636:	4827      	ldr	r0, [pc, #156]	; (80016d4 <main+0x14c>)
 8001638:	f005 fd0e 	bl	8007058 <osThreadNew>
 800163c:	4603      	mov	r3, r0
 800163e:	4a26      	ldr	r2, [pc, #152]	; (80016d8 <main+0x150>)
 8001640:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  oledTaskHandle = osThreadNew(display_thread, NULL, &oledTask_attributes);
 8001642:	4a26      	ldr	r2, [pc, #152]	; (80016dc <main+0x154>)
 8001644:	2100      	movs	r1, #0
 8001646:	4826      	ldr	r0, [pc, #152]	; (80016e0 <main+0x158>)
 8001648:	f005 fd06 	bl	8007058 <osThreadNew>
 800164c:	4603      	mov	r3, r0
 800164e:	4a25      	ldr	r2, [pc, #148]	; (80016e4 <main+0x15c>)
 8001650:	6013      	str	r3, [r2, #0]
  moveTaskHandle = osThreadNew(testMoveThread, NULL, &moveTask_attributes);
 8001652:	4a25      	ldr	r2, [pc, #148]	; (80016e8 <main+0x160>)
 8001654:	2100      	movs	r1, #0
 8001656:	4825      	ldr	r0, [pc, #148]	; (80016ec <main+0x164>)
 8001658:	f005 fcfe 	bl	8007058 <osThreadNew>
 800165c:	4603      	mov	r3, r0
 800165e:	4a24      	ldr	r2, [pc, #144]	; (80016f0 <main+0x168>)
 8001660:	6013      	str	r3, [r2, #0]
  turnTaskHandle = osThreadNew(testTurnThread, NULL, &turnTask_attributes);
 8001662:	4a24      	ldr	r2, [pc, #144]	; (80016f4 <main+0x16c>)
 8001664:	2100      	movs	r1, #0
 8001666:	4824      	ldr	r0, [pc, #144]	; (80016f8 <main+0x170>)
 8001668:	f005 fcf6 	bl	8007058 <osThreadNew>
 800166c:	4603      	mov	r3, r0
 800166e:	4a23      	ldr	r2, [pc, #140]	; (80016fc <main+0x174>)
 8001670:	6013      	str	r3, [r2, #0]
  parseCommandTaskHandle = osThreadNew(parse_command_thread, NULL, &parseCommandTask_attributes);
 8001672:	4a23      	ldr	r2, [pc, #140]	; (8001700 <main+0x178>)
 8001674:	2100      	movs	r1, #0
 8001676:	4823      	ldr	r0, [pc, #140]	; (8001704 <main+0x17c>)
 8001678:	f005 fcee 	bl	8007058 <osThreadNew>
 800167c:	4603      	mov	r3, r0
 800167e:	4a22      	ldr	r2, [pc, #136]	; (8001708 <main+0x180>)
 8001680:	6013      	str	r3, [r2, #0]
  executeCommandTaskHandle = osThreadNew(execute_command_thread, NULL, &executeCommandTask_attributes);
 8001682:	4a22      	ldr	r2, [pc, #136]	; (800170c <main+0x184>)
 8001684:	2100      	movs	r1, #0
 8001686:	4822      	ldr	r0, [pc, #136]	; (8001710 <main+0x188>)
 8001688:	f005 fce6 	bl	8007058 <osThreadNew>
 800168c:	4603      	mov	r3, r0
 800168e:	4a21      	ldr	r2, [pc, #132]	; (8001714 <main+0x18c>)
 8001690:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001692:	f005 fcbb 	bl	800700c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001696:	e7fe      	b.n	8001696 <main+0x10e>
 8001698:	20000380 	.word	0x20000380
 800169c:	200002f0 	.word	0x200002f0
 80016a0:	20000338 	.word	0x20000338
 80016a4:	20000260 	.word	0x20000260
 80016a8:	200002a8 	.word	0x200002a8
 80016ac:	20000440 	.word	0x20000440
 80016b0:	200003c8 	.word	0x200003c8
 80016b4:	20000498 	.word	0x20000498
 80016b8:	0800d4d4 	.word	0x0800d4d4
 80016bc:	08001db9 	.word	0x08001db9
 80016c0:	2000040c 	.word	0x2000040c
 80016c4:	0800d4f8 	.word	0x0800d4f8
 80016c8:	08001de1 	.word	0x08001de1
 80016cc:	20000410 	.word	0x20000410
 80016d0:	0800d51c 	.word	0x0800d51c
 80016d4:	08001eed 	.word	0x08001eed
 80016d8:	20000414 	.word	0x20000414
 80016dc:	0800d540 	.word	0x0800d540
 80016e0:	08000f45 	.word	0x08000f45
 80016e4:	20000418 	.word	0x20000418
 80016e8:	0800d588 	.word	0x0800d588
 80016ec:	08001075 	.word	0x08001075
 80016f0:	20000420 	.word	0x20000420
 80016f4:	0800d564 	.word	0x0800d564
 80016f8:	080010b1 	.word	0x080010b1
 80016fc:	2000041c 	.word	0x2000041c
 8001700:	0800d5ac 	.word	0x0800d5ac
 8001704:	08001299 	.word	0x08001299
 8001708:	20000424 	.word	0x20000424
 800170c:	0800d5d0 	.word	0x0800d5d0
 8001710:	0800131d 	.word	0x0800131d
 8001714:	20000428 	.word	0x20000428

08001718 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b094      	sub	sp, #80	; 0x50
 800171c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800171e:	f107 0320 	add.w	r3, r7, #32
 8001722:	2230      	movs	r2, #48	; 0x30
 8001724:	2100      	movs	r1, #0
 8001726:	4618      	mov	r0, r3
 8001728:	f008 fa10 	bl	8009b4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800172c:	f107 030c 	add.w	r3, r7, #12
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	605a      	str	r2, [r3, #4]
 8001736:	609a      	str	r2, [r3, #8]
 8001738:	60da      	str	r2, [r3, #12]
 800173a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800173c:	2300      	movs	r3, #0
 800173e:	60bb      	str	r3, [r7, #8]
 8001740:	4b22      	ldr	r3, [pc, #136]	; (80017cc <SystemClock_Config+0xb4>)
 8001742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001744:	4a21      	ldr	r2, [pc, #132]	; (80017cc <SystemClock_Config+0xb4>)
 8001746:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800174a:	6413      	str	r3, [r2, #64]	; 0x40
 800174c:	4b1f      	ldr	r3, [pc, #124]	; (80017cc <SystemClock_Config+0xb4>)
 800174e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001750:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001754:	60bb      	str	r3, [r7, #8]
 8001756:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001758:	2300      	movs	r3, #0
 800175a:	607b      	str	r3, [r7, #4]
 800175c:	4b1c      	ldr	r3, [pc, #112]	; (80017d0 <SystemClock_Config+0xb8>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a1b      	ldr	r2, [pc, #108]	; (80017d0 <SystemClock_Config+0xb8>)
 8001762:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001766:	6013      	str	r3, [r2, #0]
 8001768:	4b19      	ldr	r3, [pc, #100]	; (80017d0 <SystemClock_Config+0xb8>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001770:	607b      	str	r3, [r7, #4]
 8001772:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001774:	2302      	movs	r3, #2
 8001776:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001778:	2301      	movs	r3, #1
 800177a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800177c:	2310      	movs	r3, #16
 800177e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001780:	2300      	movs	r3, #0
 8001782:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001784:	f107 0320 	add.w	r3, r7, #32
 8001788:	4618      	mov	r0, r3
 800178a:	f002 ff5d 	bl	8004648 <HAL_RCC_OscConfig>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001794:	f000 fc40 	bl	8002018 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001798:	230f      	movs	r3, #15
 800179a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800179c:	2300      	movs	r3, #0
 800179e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017a0:	2300      	movs	r3, #0
 80017a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017a4:	2300      	movs	r3, #0
 80017a6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017a8:	2300      	movs	r3, #0
 80017aa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80017ac:	f107 030c 	add.w	r3, r7, #12
 80017b0:	2100      	movs	r1, #0
 80017b2:	4618      	mov	r0, r3
 80017b4:	f003 f9c0 	bl	8004b38 <HAL_RCC_ClockConfig>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80017be:	f000 fc2b 	bl	8002018 <Error_Handler>
  }
}
 80017c2:	bf00      	nop
 80017c4:	3750      	adds	r7, #80	; 0x50
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	40023800 	.word	0x40023800
 80017d0:	40007000 	.word	0x40007000

080017d4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80017d8:	4b12      	ldr	r3, [pc, #72]	; (8001824 <MX_I2C2_Init+0x50>)
 80017da:	4a13      	ldr	r2, [pc, #76]	; (8001828 <MX_I2C2_Init+0x54>)
 80017dc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 80017de:	4b11      	ldr	r3, [pc, #68]	; (8001824 <MX_I2C2_Init+0x50>)
 80017e0:	4a12      	ldr	r2, [pc, #72]	; (800182c <MX_I2C2_Init+0x58>)
 80017e2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017e4:	4b0f      	ldr	r3, [pc, #60]	; (8001824 <MX_I2C2_Init+0x50>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80017ea:	4b0e      	ldr	r3, [pc, #56]	; (8001824 <MX_I2C2_Init+0x50>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017f0:	4b0c      	ldr	r3, [pc, #48]	; (8001824 <MX_I2C2_Init+0x50>)
 80017f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017f6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017f8:	4b0a      	ldr	r3, [pc, #40]	; (8001824 <MX_I2C2_Init+0x50>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80017fe:	4b09      	ldr	r3, [pc, #36]	; (8001824 <MX_I2C2_Init+0x50>)
 8001800:	2200      	movs	r2, #0
 8001802:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001804:	4b07      	ldr	r3, [pc, #28]	; (8001824 <MX_I2C2_Init+0x50>)
 8001806:	2200      	movs	r2, #0
 8001808:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800180a:	4b06      	ldr	r3, [pc, #24]	; (8001824 <MX_I2C2_Init+0x50>)
 800180c:	2200      	movs	r2, #0
 800180e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001810:	4804      	ldr	r0, [pc, #16]	; (8001824 <MX_I2C2_Init+0x50>)
 8001812:	f001 fdcb 	bl	80033ac <HAL_I2C_Init>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800181c:	f000 fbfc 	bl	8002018 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001820:	bf00      	nop
 8001822:	bd80      	pop	{r7, pc}
 8001824:	2000020c 	.word	0x2000020c
 8001828:	40005800 	.word	0x40005800
 800182c:	00061a80 	.word	0x00061a80

08001830 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b08c      	sub	sp, #48	; 0x30
 8001834:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001836:	f107 030c 	add.w	r3, r7, #12
 800183a:	2224      	movs	r2, #36	; 0x24
 800183c:	2100      	movs	r1, #0
 800183e:	4618      	mov	r0, r3
 8001840:	f008 f984 	bl	8009b4c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001844:	1d3b      	adds	r3, r7, #4
 8001846:	2200      	movs	r2, #0
 8001848:	601a      	str	r2, [r3, #0]
 800184a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800184c:	4b21      	ldr	r3, [pc, #132]	; (80018d4 <MX_TIM2_Init+0xa4>)
 800184e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001852:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001854:	4b1f      	ldr	r3, [pc, #124]	; (80018d4 <MX_TIM2_Init+0xa4>)
 8001856:	2200      	movs	r2, #0
 8001858:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800185a:	4b1e      	ldr	r3, [pc, #120]	; (80018d4 <MX_TIM2_Init+0xa4>)
 800185c:	2200      	movs	r2, #0
 800185e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65536;
 8001860:	4b1c      	ldr	r3, [pc, #112]	; (80018d4 <MX_TIM2_Init+0xa4>)
 8001862:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001866:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001868:	4b1a      	ldr	r3, [pc, #104]	; (80018d4 <MX_TIM2_Init+0xa4>)
 800186a:	2200      	movs	r2, #0
 800186c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800186e:	4b19      	ldr	r3, [pc, #100]	; (80018d4 <MX_TIM2_Init+0xa4>)
 8001870:	2200      	movs	r2, #0
 8001872:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001874:	2301      	movs	r3, #1
 8001876:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001878:	2300      	movs	r3, #0
 800187a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800187c:	2301      	movs	r3, #1
 800187e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001880:	2300      	movs	r3, #0
 8001882:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001884:	230a      	movs	r3, #10
 8001886:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001888:	2300      	movs	r3, #0
 800188a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800188c:	2301      	movs	r3, #1
 800188e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001890:	2300      	movs	r3, #0
 8001892:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001894:	230a      	movs	r3, #10
 8001896:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001898:	f107 030c 	add.w	r3, r7, #12
 800189c:	4619      	mov	r1, r3
 800189e:	480d      	ldr	r0, [pc, #52]	; (80018d4 <MX_TIM2_Init+0xa4>)
 80018a0:	f003 fc9a 	bl	80051d8 <HAL_TIM_Encoder_Init>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80018aa:	f000 fbb5 	bl	8002018 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018ae:	2300      	movs	r3, #0
 80018b0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018b2:	2300      	movs	r3, #0
 80018b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80018b6:	1d3b      	adds	r3, r7, #4
 80018b8:	4619      	mov	r1, r3
 80018ba:	4806      	ldr	r0, [pc, #24]	; (80018d4 <MX_TIM2_Init+0xa4>)
 80018bc:	f004 fa5a 	bl	8005d74 <HAL_TIMEx_MasterConfigSynchronization>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80018c6:	f000 fba7 	bl	8002018 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80018ca:	bf00      	nop
 80018cc:	3730      	adds	r7, #48	; 0x30
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	20000260 	.word	0x20000260

080018d8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b08c      	sub	sp, #48	; 0x30
 80018dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80018de:	f107 030c 	add.w	r3, r7, #12
 80018e2:	2224      	movs	r2, #36	; 0x24
 80018e4:	2100      	movs	r1, #0
 80018e6:	4618      	mov	r0, r3
 80018e8:	f008 f930 	bl	8009b4c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018ec:	1d3b      	adds	r3, r7, #4
 80018ee:	2200      	movs	r2, #0
 80018f0:	601a      	str	r2, [r3, #0]
 80018f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80018f4:	4b20      	ldr	r3, [pc, #128]	; (8001978 <MX_TIM3_Init+0xa0>)
 80018f6:	4a21      	ldr	r2, [pc, #132]	; (800197c <MX_TIM3_Init+0xa4>)
 80018f8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80018fa:	4b1f      	ldr	r3, [pc, #124]	; (8001978 <MX_TIM3_Init+0xa0>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001900:	4b1d      	ldr	r3, [pc, #116]	; (8001978 <MX_TIM3_Init+0xa0>)
 8001902:	2200      	movs	r2, #0
 8001904:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001906:	4b1c      	ldr	r3, [pc, #112]	; (8001978 <MX_TIM3_Init+0xa0>)
 8001908:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800190c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800190e:	4b1a      	ldr	r3, [pc, #104]	; (8001978 <MX_TIM3_Init+0xa0>)
 8001910:	2200      	movs	r2, #0
 8001912:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001914:	4b18      	ldr	r3, [pc, #96]	; (8001978 <MX_TIM3_Init+0xa0>)
 8001916:	2200      	movs	r2, #0
 8001918:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800191a:	2301      	movs	r3, #1
 800191c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800191e:	2300      	movs	r3, #0
 8001920:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001922:	2301      	movs	r3, #1
 8001924:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001926:	2300      	movs	r3, #0
 8001928:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 800192a:	230a      	movs	r3, #10
 800192c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800192e:	2300      	movs	r3, #0
 8001930:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001932:	2301      	movs	r3, #1
 8001934:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001936:	2300      	movs	r3, #0
 8001938:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 800193a:	230a      	movs	r3, #10
 800193c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800193e:	f107 030c 	add.w	r3, r7, #12
 8001942:	4619      	mov	r1, r3
 8001944:	480c      	ldr	r0, [pc, #48]	; (8001978 <MX_TIM3_Init+0xa0>)
 8001946:	f003 fc47 	bl	80051d8 <HAL_TIM_Encoder_Init>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001950:	f000 fb62 	bl	8002018 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001954:	2300      	movs	r3, #0
 8001956:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001958:	2300      	movs	r3, #0
 800195a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800195c:	1d3b      	adds	r3, r7, #4
 800195e:	4619      	mov	r1, r3
 8001960:	4805      	ldr	r0, [pc, #20]	; (8001978 <MX_TIM3_Init+0xa0>)
 8001962:	f004 fa07 	bl	8005d74 <HAL_TIMEx_MasterConfigSynchronization>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800196c:	f000 fb54 	bl	8002018 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001970:	bf00      	nop
 8001972:	3730      	adds	r7, #48	; 0x30
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	200002a8 	.word	0x200002a8
 800197c:	40000400 	.word	0x40000400

08001980 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b08e      	sub	sp, #56	; 0x38
 8001984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001986:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800198a:	2200      	movs	r2, #0
 800198c:	601a      	str	r2, [r3, #0]
 800198e:	605a      	str	r2, [r3, #4]
 8001990:	609a      	str	r2, [r3, #8]
 8001992:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001994:	f107 0320 	add.w	r3, r7, #32
 8001998:	2200      	movs	r2, #0
 800199a:	601a      	str	r2, [r3, #0]
 800199c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800199e:	1d3b      	adds	r3, r7, #4
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	605a      	str	r2, [r3, #4]
 80019a6:	609a      	str	r2, [r3, #8]
 80019a8:	60da      	str	r2, [r3, #12]
 80019aa:	611a      	str	r2, [r3, #16]
 80019ac:	615a      	str	r2, [r3, #20]
 80019ae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80019b0:	4b32      	ldr	r3, [pc, #200]	; (8001a7c <MX_TIM4_Init+0xfc>)
 80019b2:	4a33      	ldr	r2, [pc, #204]	; (8001a80 <MX_TIM4_Init+0x100>)
 80019b4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80019b6:	4b31      	ldr	r3, [pc, #196]	; (8001a7c <MX_TIM4_Init+0xfc>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019bc:	4b2f      	ldr	r3, [pc, #188]	; (8001a7c <MX_TIM4_Init+0xfc>)
 80019be:	2200      	movs	r2, #0
 80019c0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 7199;
 80019c2:	4b2e      	ldr	r3, [pc, #184]	; (8001a7c <MX_TIM4_Init+0xfc>)
 80019c4:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80019c8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019ca:	4b2c      	ldr	r3, [pc, #176]	; (8001a7c <MX_TIM4_Init+0xfc>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019d0:	4b2a      	ldr	r3, [pc, #168]	; (8001a7c <MX_TIM4_Init+0xfc>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80019d6:	4829      	ldr	r0, [pc, #164]	; (8001a7c <MX_TIM4_Init+0xfc>)
 80019d8:	f003 fa8e 	bl	8004ef8 <HAL_TIM_Base_Init>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80019e2:	f000 fb19 	bl	8002018 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019ea:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80019ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019f0:	4619      	mov	r1, r3
 80019f2:	4822      	ldr	r0, [pc, #136]	; (8001a7c <MX_TIM4_Init+0xfc>)
 80019f4:	f003 fde6 	bl	80055c4 <HAL_TIM_ConfigClockSource>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80019fe:	f000 fb0b 	bl	8002018 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001a02:	481e      	ldr	r0, [pc, #120]	; (8001a7c <MX_TIM4_Init+0xfc>)
 8001a04:	f003 fac7 	bl	8004f96 <HAL_TIM_PWM_Init>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001a0e:	f000 fb03 	bl	8002018 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a12:	2300      	movs	r3, #0
 8001a14:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a16:	2300      	movs	r3, #0
 8001a18:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001a1a:	f107 0320 	add.w	r3, r7, #32
 8001a1e:	4619      	mov	r1, r3
 8001a20:	4816      	ldr	r0, [pc, #88]	; (8001a7c <MX_TIM4_Init+0xfc>)
 8001a22:	f004 f9a7 	bl	8005d74 <HAL_TIMEx_MasterConfigSynchronization>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001a2c:	f000 faf4 	bl	8002018 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a30:	2360      	movs	r3, #96	; 0x60
 8001a32:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a34:	2300      	movs	r3, #0
 8001a36:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001a38:	2302      	movs	r3, #2
 8001a3a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a40:	1d3b      	adds	r3, r7, #4
 8001a42:	2208      	movs	r2, #8
 8001a44:	4619      	mov	r1, r3
 8001a46:	480d      	ldr	r0, [pc, #52]	; (8001a7c <MX_TIM4_Init+0xfc>)
 8001a48:	f003 fcfa 	bl	8005440 <HAL_TIM_PWM_ConfigChannel>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001a52:	f000 fae1 	bl	8002018 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a56:	1d3b      	adds	r3, r7, #4
 8001a58:	220c      	movs	r2, #12
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	4807      	ldr	r0, [pc, #28]	; (8001a7c <MX_TIM4_Init+0xfc>)
 8001a5e:	f003 fcef 	bl	8005440 <HAL_TIM_PWM_ConfigChannel>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001a68:	f000 fad6 	bl	8002018 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001a6c:	4803      	ldr	r0, [pc, #12]	; (8001a7c <MX_TIM4_Init+0xfc>)
 8001a6e:	f000 fc6b 	bl	8002348 <HAL_TIM_MspPostInit>

}
 8001a72:	bf00      	nop
 8001a74:	3738      	adds	r7, #56	; 0x38
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	200002f0 	.word	0x200002f0
 8001a80:	40000800 	.word	0x40000800

08001a84 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b08c      	sub	sp, #48	; 0x30
 8001a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a8a:	f107 0320 	add.w	r3, r7, #32
 8001a8e:	2200      	movs	r2, #0
 8001a90:	601a      	str	r2, [r3, #0]
 8001a92:	605a      	str	r2, [r3, #4]
 8001a94:	609a      	str	r2, [r3, #8]
 8001a96:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a98:	1d3b      	adds	r3, r7, #4
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	601a      	str	r2, [r3, #0]
 8001a9e:	605a      	str	r2, [r3, #4]
 8001aa0:	609a      	str	r2, [r3, #8]
 8001aa2:	60da      	str	r2, [r3, #12]
 8001aa4:	611a      	str	r2, [r3, #16]
 8001aa6:	615a      	str	r2, [r3, #20]
 8001aa8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001aaa:	4b2b      	ldr	r3, [pc, #172]	; (8001b58 <MX_TIM9_Init+0xd4>)
 8001aac:	4a2b      	ldr	r2, [pc, #172]	; (8001b5c <MX_TIM9_Init+0xd8>)
 8001aae:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8001ab0:	4b29      	ldr	r3, [pc, #164]	; (8001b58 <MX_TIM9_Init+0xd4>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ab6:	4b28      	ldr	r3, [pc, #160]	; (8001b58 <MX_TIM9_Init+0xd4>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 7199;
 8001abc:	4b26      	ldr	r3, [pc, #152]	; (8001b58 <MX_TIM9_Init+0xd4>)
 8001abe:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001ac2:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ac4:	4b24      	ldr	r3, [pc, #144]	; (8001b58 <MX_TIM9_Init+0xd4>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aca:	4b23      	ldr	r3, [pc, #140]	; (8001b58 <MX_TIM9_Init+0xd4>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001ad0:	4821      	ldr	r0, [pc, #132]	; (8001b58 <MX_TIM9_Init+0xd4>)
 8001ad2:	f003 fa11 	bl	8004ef8 <HAL_TIM_Base_Init>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8001adc:	f000 fa9c 	bl	8002018 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ae0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ae4:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001ae6:	f107 0320 	add.w	r3, r7, #32
 8001aea:	4619      	mov	r1, r3
 8001aec:	481a      	ldr	r0, [pc, #104]	; (8001b58 <MX_TIM9_Init+0xd4>)
 8001aee:	f003 fd69 	bl	80055c4 <HAL_TIM_ConfigClockSource>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8001af8:	f000 fa8e 	bl	8002018 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001afc:	4816      	ldr	r0, [pc, #88]	; (8001b58 <MX_TIM9_Init+0xd4>)
 8001afe:	f003 fa4a 	bl	8004f96 <HAL_TIM_PWM_Init>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d001      	beq.n	8001b0c <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8001b08:	f000 fa86 	bl	8002018 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b0c:	2360      	movs	r3, #96	; 0x60
 8001b0e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b10:	2300      	movs	r3, #0
 8001b12:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001b14:	2302      	movs	r3, #2
 8001b16:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b1c:	1d3b      	adds	r3, r7, #4
 8001b1e:	2200      	movs	r2, #0
 8001b20:	4619      	mov	r1, r3
 8001b22:	480d      	ldr	r0, [pc, #52]	; (8001b58 <MX_TIM9_Init+0xd4>)
 8001b24:	f003 fc8c 	bl	8005440 <HAL_TIM_PWM_ConfigChannel>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8001b2e:	f000 fa73 	bl	8002018 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b32:	1d3b      	adds	r3, r7, #4
 8001b34:	2204      	movs	r2, #4
 8001b36:	4619      	mov	r1, r3
 8001b38:	4807      	ldr	r0, [pc, #28]	; (8001b58 <MX_TIM9_Init+0xd4>)
 8001b3a:	f003 fc81 	bl	8005440 <HAL_TIM_PWM_ConfigChannel>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 8001b44:	f000 fa68 	bl	8002018 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001b48:	4803      	ldr	r0, [pc, #12]	; (8001b58 <MX_TIM9_Init+0xd4>)
 8001b4a:	f000 fbfd 	bl	8002348 <HAL_TIM_MspPostInit>

}
 8001b4e:	bf00      	nop
 8001b50:	3730      	adds	r7, #48	; 0x30
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	20000338 	.word	0x20000338
 8001b5c:	40014000 	.word	0x40014000

08001b60 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b08c      	sub	sp, #48	; 0x30
 8001b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b66:	f107 0320 	add.w	r3, r7, #32
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	601a      	str	r2, [r3, #0]
 8001b6e:	605a      	str	r2, [r3, #4]
 8001b70:	609a      	str	r2, [r3, #8]
 8001b72:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b74:	1d3b      	adds	r3, r7, #4
 8001b76:	2200      	movs	r2, #0
 8001b78:	601a      	str	r2, [r3, #0]
 8001b7a:	605a      	str	r2, [r3, #4]
 8001b7c:	609a      	str	r2, [r3, #8]
 8001b7e:	60da      	str	r2, [r3, #12]
 8001b80:	611a      	str	r2, [r3, #16]
 8001b82:	615a      	str	r2, [r3, #20]
 8001b84:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001b86:	4b2b      	ldr	r3, [pc, #172]	; (8001c34 <MX_TIM12_Init+0xd4>)
 8001b88:	4a2b      	ldr	r2, [pc, #172]	; (8001c38 <MX_TIM12_Init+0xd8>)
 8001b8a:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 160;
 8001b8c:	4b29      	ldr	r3, [pc, #164]	; (8001c34 <MX_TIM12_Init+0xd4>)
 8001b8e:	22a0      	movs	r2, #160	; 0xa0
 8001b90:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b92:	4b28      	ldr	r3, [pc, #160]	; (8001c34 <MX_TIM12_Init+0xd4>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 1000;
 8001b98:	4b26      	ldr	r3, [pc, #152]	; (8001c34 <MX_TIM12_Init+0xd4>)
 8001b9a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001b9e:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ba0:	4b24      	ldr	r3, [pc, #144]	; (8001c34 <MX_TIM12_Init+0xd4>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ba6:	4b23      	ldr	r3, [pc, #140]	; (8001c34 <MX_TIM12_Init+0xd4>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8001bac:	4821      	ldr	r0, [pc, #132]	; (8001c34 <MX_TIM12_Init+0xd4>)
 8001bae:	f003 f9a3 	bl	8004ef8 <HAL_TIM_Base_Init>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 8001bb8:	f000 fa2e 	bl	8002018 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bbc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bc0:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8001bc2:	f107 0320 	add.w	r3, r7, #32
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	481a      	ldr	r0, [pc, #104]	; (8001c34 <MX_TIM12_Init+0xd4>)
 8001bca:	f003 fcfb 	bl	80055c4 <HAL_TIM_ConfigClockSource>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8001bd4:	f000 fa20 	bl	8002018 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001bd8:	4816      	ldr	r0, [pc, #88]	; (8001c34 <MX_TIM12_Init+0xd4>)
 8001bda:	f003 f9dc 	bl	8004f96 <HAL_TIM_PWM_Init>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8001be4:	f000 fa18 	bl	8002018 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001be8:	2360      	movs	r3, #96	; 0x60
 8001bea:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001bec:	2300      	movs	r3, #0
 8001bee:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bf8:	1d3b      	adds	r3, r7, #4
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	480d      	ldr	r0, [pc, #52]	; (8001c34 <MX_TIM12_Init+0xd4>)
 8001c00:	f003 fc1e 	bl	8005440 <HAL_TIM_PWM_ConfigChannel>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 8001c0a:	f000 fa05 	bl	8002018 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c0e:	1d3b      	adds	r3, r7, #4
 8001c10:	2204      	movs	r2, #4
 8001c12:	4619      	mov	r1, r3
 8001c14:	4807      	ldr	r0, [pc, #28]	; (8001c34 <MX_TIM12_Init+0xd4>)
 8001c16:	f003 fc13 	bl	8005440 <HAL_TIM_PWM_ConfigChannel>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <MX_TIM12_Init+0xc4>
  {
    Error_Handler();
 8001c20:	f000 f9fa 	bl	8002018 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001c24:	4803      	ldr	r0, [pc, #12]	; (8001c34 <MX_TIM12_Init+0xd4>)
 8001c26:	f000 fb8f 	bl	8002348 <HAL_TIM_MspPostInit>

}
 8001c2a:	bf00      	nop
 8001c2c:	3730      	adds	r7, #48	; 0x30
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	20000380 	.word	0x20000380
 8001c38:	40001800 	.word	0x40001800

08001c3c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001c40:	4b11      	ldr	r3, [pc, #68]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c42:	4a12      	ldr	r2, [pc, #72]	; (8001c8c <MX_USART3_UART_Init+0x50>)
 8001c44:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001c46:	4b10      	ldr	r3, [pc, #64]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c48:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c4c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001c4e:	4b0e      	ldr	r3, [pc, #56]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001c54:	4b0c      	ldr	r3, [pc, #48]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001c5a:	4b0b      	ldr	r3, [pc, #44]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001c60:	4b09      	ldr	r3, [pc, #36]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c62:	220c      	movs	r2, #12
 8001c64:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c66:	4b08      	ldr	r3, [pc, #32]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c6c:	4b06      	ldr	r3, [pc, #24]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001c72:	4805      	ldr	r0, [pc, #20]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c74:	f004 f8fa 	bl	8005e6c <HAL_UART_Init>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001c7e:	f000 f9cb 	bl	8002018 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	200003c8 	.word	0x200003c8
 8001c8c:	40004800 	.word	0x40004800

08001c90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b08a      	sub	sp, #40	; 0x28
 8001c94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c96:	f107 0314 	add.w	r3, r7, #20
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	601a      	str	r2, [r3, #0]
 8001c9e:	605a      	str	r2, [r3, #4]
 8001ca0:	609a      	str	r2, [r3, #8]
 8001ca2:	60da      	str	r2, [r3, #12]
 8001ca4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	613b      	str	r3, [r7, #16]
 8001caa:	4b3f      	ldr	r3, [pc, #252]	; (8001da8 <MX_GPIO_Init+0x118>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cae:	4a3e      	ldr	r2, [pc, #248]	; (8001da8 <MX_GPIO_Init+0x118>)
 8001cb0:	f043 0310 	orr.w	r3, r3, #16
 8001cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cb6:	4b3c      	ldr	r3, [pc, #240]	; (8001da8 <MX_GPIO_Init+0x118>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cba:	f003 0310 	and.w	r3, r3, #16
 8001cbe:	613b      	str	r3, [r7, #16]
 8001cc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	60fb      	str	r3, [r7, #12]
 8001cc6:	4b38      	ldr	r3, [pc, #224]	; (8001da8 <MX_GPIO_Init+0x118>)
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cca:	4a37      	ldr	r2, [pc, #220]	; (8001da8 <MX_GPIO_Init+0x118>)
 8001ccc:	f043 0302 	orr.w	r3, r3, #2
 8001cd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cd2:	4b35      	ldr	r3, [pc, #212]	; (8001da8 <MX_GPIO_Init+0x118>)
 8001cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd6:	f003 0302 	and.w	r3, r3, #2
 8001cda:	60fb      	str	r3, [r7, #12]
 8001cdc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cde:	2300      	movs	r3, #0
 8001ce0:	60bb      	str	r3, [r7, #8]
 8001ce2:	4b31      	ldr	r3, [pc, #196]	; (8001da8 <MX_GPIO_Init+0x118>)
 8001ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce6:	4a30      	ldr	r2, [pc, #192]	; (8001da8 <MX_GPIO_Init+0x118>)
 8001ce8:	f043 0308 	orr.w	r3, r3, #8
 8001cec:	6313      	str	r3, [r2, #48]	; 0x30
 8001cee:	4b2e      	ldr	r3, [pc, #184]	; (8001da8 <MX_GPIO_Init+0x118>)
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf2:	f003 0308 	and.w	r3, r3, #8
 8001cf6:	60bb      	str	r3, [r7, #8]
 8001cf8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	607b      	str	r3, [r7, #4]
 8001cfe:	4b2a      	ldr	r3, [pc, #168]	; (8001da8 <MX_GPIO_Init+0x118>)
 8001d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d02:	4a29      	ldr	r2, [pc, #164]	; (8001da8 <MX_GPIO_Init+0x118>)
 8001d04:	f043 0304 	orr.w	r3, r3, #4
 8001d08:	6313      	str	r3, [r2, #48]	; 0x30
 8001d0a:	4b27      	ldr	r3, [pc, #156]	; (8001da8 <MX_GPIO_Init+0x118>)
 8001d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0e:	f003 0304 	and.w	r3, r3, #4
 8001d12:	607b      	str	r3, [r7, #4]
 8001d14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	603b      	str	r3, [r7, #0]
 8001d1a:	4b23      	ldr	r3, [pc, #140]	; (8001da8 <MX_GPIO_Init+0x118>)
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1e:	4a22      	ldr	r2, [pc, #136]	; (8001da8 <MX_GPIO_Init+0x118>)
 8001d20:	f043 0301 	orr.w	r3, r3, #1
 8001d24:	6313      	str	r3, [r2, #48]	; 0x30
 8001d26:	4b20      	ldr	r3, [pc, #128]	; (8001da8 <MX_GPIO_Init+0x118>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2a:	f003 0301 	and.w	r3, r3, #1
 8001d2e:	603b      	str	r3, [r7, #0]
 8001d30:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001d32:	2200      	movs	r2, #0
 8001d34:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d38:	481c      	ldr	r0, [pc, #112]	; (8001dac <MX_GPIO_Init+0x11c>)
 8001d3a:	f001 fb1d 	bl	8003378 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OLED_DC_Pin_Pin|OLED_RES_Pin_Pin|OLED_SDA_Pin_Pin|OLED_SCL_Pin_Pin, GPIO_PIN_RESET);
 8001d3e:	2200      	movs	r2, #0
 8001d40:	f44f 41f0 	mov.w	r1, #30720	; 0x7800
 8001d44:	481a      	ldr	r0, [pc, #104]	; (8001db0 <MX_GPIO_Init+0x120>)
 8001d46:	f001 fb17 	bl	8003378 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED3_Pin */
  GPIO_InitStruct.Pin = LED3_Pin;
 8001d4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d50:	2301      	movs	r3, #1
 8001d52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d54:	2300      	movs	r3, #0
 8001d56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8001d5c:	f107 0314 	add.w	r3, r7, #20
 8001d60:	4619      	mov	r1, r3
 8001d62:	4812      	ldr	r0, [pc, #72]	; (8001dac <MX_GPIO_Init+0x11c>)
 8001d64:	f001 f96c 	bl	8003040 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_DC_Pin_Pin OLED_RES_Pin_Pin OLED_SDA_Pin_Pin OLED_SCL_Pin_Pin */
  GPIO_InitStruct.Pin = OLED_DC_Pin_Pin|OLED_RES_Pin_Pin|OLED_SDA_Pin_Pin|OLED_SCL_Pin_Pin;
 8001d68:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 8001d6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d72:	2300      	movs	r3, #0
 8001d74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d76:	2300      	movs	r3, #0
 8001d78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d7a:	f107 0314 	add.w	r3, r7, #20
 8001d7e:	4619      	mov	r1, r3
 8001d80:	480b      	ldr	r0, [pc, #44]	; (8001db0 <MX_GPIO_Init+0x120>)
 8001d82:	f001 f95d 	bl	8003040 <HAL_GPIO_Init>

  /*Configure GPIO pins : Left_IR_Pin Right_IR_Pin */
  GPIO_InitStruct.Pin = Left_IR_Pin|Right_IR_Pin;
 8001d86:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001d8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d90:	2300      	movs	r3, #0
 8001d92:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d94:	f107 0314 	add.w	r3, r7, #20
 8001d98:	4619      	mov	r1, r3
 8001d9a:	4806      	ldr	r0, [pc, #24]	; (8001db4 <MX_GPIO_Init+0x124>)
 8001d9c:	f001 f950 	bl	8003040 <HAL_GPIO_Init>

}
 8001da0:	bf00      	nop
 8001da2:	3728      	adds	r7, #40	; 0x28
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	40023800 	.word	0x40023800
 8001dac:	40021000 	.word	0x40021000
 8001db0:	40020c00 	.word	0x40020c00
 8001db4:	40020800 	.word	0x40020800

08001db8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  /* Infinite loop */


  for(;;)
  {
	  uint8_t ch = 'A';
 8001dc0:	2341      	movs	r3, #65	; 0x41
 8001dc2:	73fb      	strb	r3, [r7, #15]
	  for(;;)
	  {
		//HAL_UART_Transmit(&huart3, (uint8_t *) &ch, 1, 0xFFFF); // send instruction
		if (ch<'Z'){
 8001dc4:	7bfb      	ldrb	r3, [r7, #15]
 8001dc6:	2b59      	cmp	r3, #89	; 0x59
 8001dc8:	d803      	bhi.n	8001dd2 <StartDefaultTask+0x1a>
			ch++;
 8001dca:	7bfb      	ldrb	r3, [r7, #15]
 8001dcc:	3301      	adds	r3, #1
 8001dce:	73fb      	strb	r3, [r7, #15]
 8001dd0:	e001      	b.n	8001dd6 <StartDefaultTask+0x1e>
		}
		else{
			ch='A';
 8001dd2:	2341      	movs	r3, #65	; 0x41
 8001dd4:	73fb      	strb	r3, [r7, #15]
		}
		//sprintf(display_buf, "%c\0", ch);
		//HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
	    osDelay(1000);
 8001dd6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001dda:	f005 f9cf 	bl	800717c <osDelay>
		if (ch<'Z'){
 8001dde:	e7f1      	b.n	8001dc4 <StartDefaultTask+0xc>

08001de0 <encoder>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_encoder */
void encoder(void *argument)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b08e      	sub	sp, #56	; 0x38
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN encoder */
	uint32_t CA, CB, prevCA, prevCB;
	int32_t Adiff, Bdiff;
	int32_t Adiffraw, Bdiffraw;

	char buf[20] = "TESTING!";
 8001de8:	4a38      	ldr	r2, [pc, #224]	; (8001ecc <encoder+0xec>)
 8001dea:	f107 030c 	add.w	r3, r7, #12
 8001dee:	ca07      	ldmia	r2, {r0, r1, r2}
 8001df0:	c303      	stmia	r3!, {r0, r1}
 8001df2:	701a      	strb	r2, [r3, #0]
 8001df4:	f107 0315 	add.w	r3, r7, #21
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]
 8001dfc:	605a      	str	r2, [r3, #4]
 8001dfe:	f8c3 2007 	str.w	r2, [r3, #7]

	prevCA = __HAL_TIM_GET_COUNTER(&htim2);
 8001e02:	4b33      	ldr	r3, [pc, #204]	; (8001ed0 <encoder+0xf0>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e08:	633b      	str	r3, [r7, #48]	; 0x30
	prevCB = __HAL_TIM_GET_COUNTER(&htim3);
 8001e0a:	4b32      	ldr	r3, [pc, #200]	; (8001ed4 <encoder+0xf4>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e10:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Infinite loop */
  for(;;)
  {
	  //motor A
	  CA = __HAL_TIM_GET_COUNTER(&htim2);
 8001e12:	4b2f      	ldr	r3, [pc, #188]	; (8001ed0 <encoder+0xf0>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e18:	62bb      	str	r3, [r7, #40]	; 0x28
	  Adiffraw = (int16_t) CA - prevCA;
 8001e1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e1c:	b21b      	sxth	r3, r3
 8001e1e:	461a      	mov	r2, r3
 8001e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	627b      	str	r3, [r7, #36]	; 0x24
	  }
	  if (Adiffraw < -32767){
		  Adiff = Adiffraw + 65536;
	  }
	  */
	  prevCA = CA;
 8001e26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e28:	633b      	str	r3, [r7, #48]	; 0x30

	  //motor B
	  CB = __HAL_TIM_GET_COUNTER(&htim3);
 8001e2a:	4b2a      	ldr	r3, [pc, #168]	; (8001ed4 <encoder+0xf4>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e30:	637b      	str	r3, [r7, #52]	; 0x34
	  Bdiffraw = (int16_t) CB - prevCB;
 8001e32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e34:	b21b      	sxth	r3, r3
 8001e36:	461a      	mov	r2, r3
 8001e38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e3a:	1ad3      	subs	r3, r2, r3
 8001e3c:	623b      	str	r3, [r7, #32]
	  }
	  if (Bdiffraw < -32767){
		  Bdiff = Bdiffraw + 65536;
	  }
	  */
	  prevCB = CB;
 8001e3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e40:	62fb      	str	r3, [r7, #44]	; 0x2c
	  //Adist += (float)Adiff / ENCODER_COUNTS_PER_REVOLUTION * WHEEL_CIRCUMFERENCE_CM;
	  //Adist += (float)Adiff / ENCODER_COUNTS_PER_REVOLUTION * WHEEL_CIRCUMFERENCE_CM;
	  //Bdist += (float)Bdiff / ENCODER_COUNTS_PER_REVOLUTION * WHEEL_CIRCUMFERENCE_CM;

	  // TODO: THIS PROBABLY OVERFLOWS AFTER A CERTAIN DISTANCE (CA/CB LOOPS BACK TO 0). ACCOUNT FOR THIS
	  Adist = CA / ENCODER_COUNTS_PER_REVOLUTION * WHEEL_CIRCUMFERENCE_CM;
 8001e42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e44:	ee07 3a90 	vmov	s15, r3
 8001e48:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e4c:	eddf 6a22 	vldr	s13, [pc, #136]	; 8001ed8 <encoder+0xf8>
 8001e50:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e54:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8001edc <encoder+0xfc>
 8001e58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e5c:	4b20      	ldr	r3, [pc, #128]	; (8001ee0 <encoder+0x100>)
 8001e5e:	edc3 7a00 	vstr	s15, [r3]
	  if (CB == 0){
 8001e62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d102      	bne.n	8001e6e <encoder+0x8e>
		  CB = 65536;
 8001e68:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e6c:	637b      	str	r3, [r7, #52]	; 0x34
	  }
	  Bdist = (65536 - CB) / ENCODER_COUNTS_PER_REVOLUTION * WHEEL_CIRCUMFERENCE_CM;
 8001e6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e70:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 8001e74:	ee07 3a90 	vmov	s15, r3
 8001e78:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e7c:	eddf 6a16 	vldr	s13, [pc, #88]	; 8001ed8 <encoder+0xf8>
 8001e80:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e84:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001edc <encoder+0xfc>
 8001e88:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e8c:	4b15      	ldr	r3, [pc, #84]	; (8001ee4 <encoder+0x104>)
 8001e8e:	edc3 7a00 	vstr	s15, [r3]

	  //itoa(Adist * 1000, buf, 10);
	  sprintf(buf, "%d %d", (int)Adist, (int)Bdist);
 8001e92:	4b13      	ldr	r3, [pc, #76]	; (8001ee0 <encoder+0x100>)
 8001e94:	edd3 7a00 	vldr	s15, [r3]
 8001e98:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8001e9c:	4b11      	ldr	r3, [pc, #68]	; (8001ee4 <encoder+0x104>)
 8001e9e:	edd3 7a00 	vldr	s15, [r3]
 8001ea2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ea6:	f107 000c 	add.w	r0, r7, #12
 8001eaa:	ee17 3a90 	vmov	r3, s15
 8001eae:	ee17 2a10 	vmov	r2, s14
 8001eb2:	490d      	ldr	r1, [pc, #52]	; (8001ee8 <encoder+0x108>)
 8001eb4:	f008 fabc 	bl	800a430 <siprintf>
	  //OLED_ShowString(10,20, buf);
	  display(buf, 2);
 8001eb8:	f107 030c 	add.w	r3, r7, #12
 8001ebc:	2102      	movs	r1, #2
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7ff f804 	bl	8000ecc <display>
		if (speedA > 7199) speedA = 7199;
		if (speedA < 0) speedA = 0;
		if (speedB > 7199) speedB = 7199;
		if (speedB < 0) speedB = 0;
	*/
	  vTaskDelay(pdMS_TO_TICKS(1));
 8001ec4:	2001      	movs	r0, #1
 8001ec6:	f006 f925 	bl	8008114 <vTaskDelay>
	  CA = __HAL_TIM_GET_COUNTER(&htim2);
 8001eca:	e7a2      	b.n	8001e12 <encoder+0x32>
 8001ecc:	0800d48c 	.word	0x0800d48c
 8001ed0:	20000260 	.word	0x20000260
 8001ed4:	200002a8 	.word	0x200002a8
 8001ed8:	44408000 	.word	0x44408000
 8001edc:	41a347ae 	.word	0x41a347ae
 8001ee0:	20000490 	.word	0x20000490
 8001ee4:	20000494 	.word	0x20000494
 8001ee8:	0800d484 	.word	0x0800d484

08001eec <readICM>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_readICM */
void readICM(void *argument)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b096      	sub	sp, #88	; 0x58
 8001ef0:	af02      	add	r7, sp, #8
 8001ef2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN readICM */

	// https://invensense.tdk.com/wp-content/uploads/2016/06/DS-000189-ICM-20948-v1.3.pdf

	uint8_t z_reg_addr = 0x37;    // start from GYRO_ZOUT_H
 8001ef4:	2337      	movs	r3, #55	; 0x37
 8001ef6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	uint8_t y_reg_addr = 0x35;
 8001efa:	2335      	movs	r3, #53	; 0x35
 8001efc:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t x_reg_addr = 0x33;
 8001f00:	2333      	movs	r3, #51	; 0x33
 8001f02:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	uint8_t rawData[2];         // to store MSB and LSB
	int16_t gyro_x_raw, gyro_y_raw, gyro_z_raw;
	float gyro_z_dps;
	float gyro_bias = 0.0f;
 8001f06:	f04f 0300 	mov.w	r3, #0
 8001f0a:	63fb      	str	r3, [r7, #60]	; 0x3c

	float theta = 0.0f;
 8001f0c:	f04f 0300 	mov.w	r3, #0
 8001f10:	64bb      	str	r3, [r7, #72]	; 0x48
	char buf[20];
	char buf2[20];
//	int a;
	uint32_t currentTick;

	icm20948_init();
 8001f12:	f7ff f90f 	bl	8001134 <icm20948_init>
	osDelay(1000); //delay to make sure ICM 20948 power up
 8001f16:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f1a:	f005 f92f 	bl	800717c <osDelay>
	sprintf(buf, "bias %d", gyro_bias);
	display(buf, 1);
	osDelay(1000);
	*/

	lastTick = HAL_GetTick();
 8001f1e:	f000 febb 	bl	8002c98 <HAL_GetTick>
 8001f22:	6478      	str	r0, [r7, #68]	; 0x44
  {

	  // -------------- Gyroscope Readings ---------------------------------------
	// Read Z axis
	// send a byte to trigger read operation?
	if(HAL_I2C_Master_Transmit(&hi2c2, 0x68 << 1, &z_reg_addr, 1, 1000)!= HAL_OK){
 8001f24:	f107 0233 	add.w	r2, r7, #51	; 0x33
 8001f28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f2c:	9300      	str	r3, [sp, #0]
 8001f2e:	2301      	movs	r3, #1
 8001f30:	21d0      	movs	r1, #208	; 0xd0
 8001f32:	4833      	ldr	r0, [pc, #204]	; (8002000 <readICM+0x114>)
 8001f34:	f001 fb7e 	bl	8003634 <HAL_I2C_Master_Transmit>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d004      	beq.n	8001f48 <readICM+0x5c>
		OLED_ShowString(10, 40, "ERROR 0");
 8001f3e:	4a31      	ldr	r2, [pc, #196]	; (8002004 <readICM+0x118>)
 8001f40:	2128      	movs	r1, #40	; 0x28
 8001f42:	200a      	movs	r0, #10
 8001f44:	f000 fd82 	bl	8002a4c <OLED_ShowString>
	}
	// Read 2 hex bytes (MSB + LSB)
	if (HAL_I2C_Master_Receive(&hi2c2, 0x68 << 1, rawData, 2, 1000)!=HAL_OK){
 8001f48:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001f4c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f50:	9300      	str	r3, [sp, #0]
 8001f52:	2302      	movs	r3, #2
 8001f54:	21d0      	movs	r1, #208	; 0xd0
 8001f56:	482a      	ldr	r0, [pc, #168]	; (8002000 <readICM+0x114>)
 8001f58:	f001 fc6a 	bl	8003830 <HAL_I2C_Master_Receive>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d004      	beq.n	8001f6c <readICM+0x80>
		OLED_ShowString(10, 40, "ERROR 1");
 8001f62:	4a29      	ldr	r2, [pc, #164]	; (8002008 <readICM+0x11c>)
 8001f64:	2128      	movs	r1, #40	; 0x28
 8001f66:	200a      	movs	r0, #10
 8001f68:	f000 fd70 	bl	8002a4c <OLED_ShowString>
	}
	// Combine into signed 16-bit value
	gyro_z_raw = (int16_t)((rawData[0] << 8) | rawData[1]);
 8001f6c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001f70:	021b      	lsls	r3, r3, #8
 8001f72:	b21a      	sxth	r2, r3
 8001f74:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8001f78:	b21b      	sxth	r3, r3
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	877b      	strh	r3, [r7, #58]	; 0x3a
	gyro_z_dps = gyro_z_raw / 131.0f; // convert to degrees per sec
 8001f7e:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 8001f82:	ee07 3a90 	vmov	s15, r3
 8001f86:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f8a:	eddf 6a20 	vldr	s13, [pc, #128]	; 800200c <readICM+0x120>
 8001f8e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f92:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c

	if(fabs(gyro_z_dps) < 0.5f){ // noise?
 8001f96:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001f9a:	eef0 7ae7 	vabs.f32	s15, s15
 8001f9e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001fa2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001faa:	d502      	bpl.n	8001fb2 <readICM+0xc6>
		gyro_z_dps = 0.0f;
 8001fac:	f04f 0300 	mov.w	r3, #0
 8001fb0:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	currentTick = HAL_GetTick();
 8001fb2:	f000 fe71 	bl	8002c98 <HAL_GetTick>
 8001fb6:	6378      	str	r0, [r7, #52]	; 0x34
	theta += gyro_z_dps * ((currentTick - lastTick) / 1000.0f);
 8001fb8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001fba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	ee07 3a90 	vmov	s15, r3
 8001fc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fc6:	eddf 6a12 	vldr	s13, [pc, #72]	; 8002010 <readICM+0x124>
 8001fca:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001fce:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001fd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fd6:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001fda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fde:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
	lastTick = currentTick;
 8001fe2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fe4:	647b      	str	r3, [r7, #68]	; 0x44

	//display(theta, 1);
	turned_angle = theta;
 8001fe6:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001fea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fee:	ee17 2a90 	vmov	r2, s15
 8001ff2:	4b08      	ldr	r3, [pc, #32]	; (8002014 <readICM+0x128>)
 8001ff4:	601a      	str	r2, [r3, #0]
//	HAL_UART_Transmit(&huart3,(uint8_t *)buf,strlen(buf),0xFFFF);
	// ------------------ End of Gyroscope Readings -------------------------------

//	sprintf(buf, "%3d", a);
//	OLED_ShowString(10, 20, buf);
	osDelay(10);
 8001ff6:	200a      	movs	r0, #10
 8001ff8:	f005 f8c0 	bl	800717c <osDelay>
	if(HAL_I2C_Master_Transmit(&hi2c2, 0x68 << 1, &z_reg_addr, 1, 1000)!= HAL_OK){
 8001ffc:	e792      	b.n	8001f24 <readICM+0x38>
 8001ffe:	bf00      	nop
 8002000:	2000020c 	.word	0x2000020c
 8002004:	0800d4a0 	.word	0x0800d4a0
 8002008:	0800d4a8 	.word	0x0800d4a8
 800200c:	43030000 	.word	0x43030000
 8002010:	447a0000 	.word	0x447a0000
 8002014:	2000048c 	.word	0x2000048c

08002018 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800201c:	b672      	cpsid	i
}
 800201e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002020:	e7fe      	b.n	8002020 <Error_Handler+0x8>
	...

08002024 <IR_Sensors_Init>:
#include "sensor.h"

void IR_Sensors_Init(void){
 8002024:	b580      	push	{r7, lr}
 8002026:	b086      	sub	sp, #24
 8002028:	af00      	add	r7, sp, #0
  // Both pins are on Port C
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800202a:	2300      	movs	r3, #0
 800202c:	603b      	str	r3, [r7, #0]
 800202e:	4b16      	ldr	r3, [pc, #88]	; (8002088 <IR_Sensors_Init+0x64>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002032:	4a15      	ldr	r2, [pc, #84]	; (8002088 <IR_Sensors_Init+0x64>)
 8002034:	f043 0304 	orr.w	r3, r3, #4
 8002038:	6313      	str	r3, [r2, #48]	; 0x30
 800203a:	4b13      	ldr	r3, [pc, #76]	; (8002088 <IR_Sensors_Init+0x64>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203e:	f003 0304 	and.w	r3, r3, #4
 8002042:	603b      	str	r3, [r7, #0]
 8002044:	683b      	ldr	r3, [r7, #0]

  GPIO_InitTypeDef g = {0};
 8002046:	1d3b      	adds	r3, r7, #4
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	605a      	str	r2, [r3, #4]
 800204e:	609a      	str	r2, [r3, #8]
 8002050:	60da      	str	r2, [r3, #12]
 8002052:	611a      	str	r2, [r3, #16]
  g.Mode  = GPIO_MODE_INPUT;
 8002054:	2300      	movs	r3, #0
 8002056:	60bb      	str	r3, [r7, #8]
  g.Pull  = GPIO_NOPULL;          // If your module is open-drain, use GPIO_PULLUP
 8002058:	2300      	movs	r3, #0
 800205a:	60fb      	str	r3, [r7, #12]
  g.Speed = GPIO_SPEED_FREQ_LOW;
 800205c:	2300      	movs	r3, #0
 800205e:	613b      	str	r3, [r7, #16]

  // LEFT -> PC6
  g.Pin = IR_LEFT_Pin;
 8002060:	2340      	movs	r3, #64	; 0x40
 8002062:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(IR_LEFT_GPIO_Port, &g);
 8002064:	1d3b      	adds	r3, r7, #4
 8002066:	4619      	mov	r1, r3
 8002068:	4808      	ldr	r0, [pc, #32]	; (800208c <IR_Sensors_Init+0x68>)
 800206a:	f000 ffe9 	bl	8003040 <HAL_GPIO_Init>

  // RIGHT -> PC9
  g.Pin = IR_RIGHT_Pin;
 800206e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002072:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(IR_RIGHT_GPIO_Port, &g);
 8002074:	1d3b      	adds	r3, r7, #4
 8002076:	4619      	mov	r1, r3
 8002078:	4804      	ldr	r0, [pc, #16]	; (800208c <IR_Sensors_Init+0x68>)
 800207a:	f000 ffe1 	bl	8003040 <HAL_GPIO_Init>
}
 800207e:	bf00      	nop
 8002080:	3718      	adds	r7, #24
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	40023800 	.word	0x40023800
 800208c:	40020800 	.word	0x40020800

08002090 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002096:	2300      	movs	r3, #0
 8002098:	607b      	str	r3, [r7, #4]
 800209a:	4b12      	ldr	r3, [pc, #72]	; (80020e4 <HAL_MspInit+0x54>)
 800209c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800209e:	4a11      	ldr	r2, [pc, #68]	; (80020e4 <HAL_MspInit+0x54>)
 80020a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020a4:	6453      	str	r3, [r2, #68]	; 0x44
 80020a6:	4b0f      	ldr	r3, [pc, #60]	; (80020e4 <HAL_MspInit+0x54>)
 80020a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020ae:	607b      	str	r3, [r7, #4]
 80020b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020b2:	2300      	movs	r3, #0
 80020b4:	603b      	str	r3, [r7, #0]
 80020b6:	4b0b      	ldr	r3, [pc, #44]	; (80020e4 <HAL_MspInit+0x54>)
 80020b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ba:	4a0a      	ldr	r2, [pc, #40]	; (80020e4 <HAL_MspInit+0x54>)
 80020bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020c0:	6413      	str	r3, [r2, #64]	; 0x40
 80020c2:	4b08      	ldr	r3, [pc, #32]	; (80020e4 <HAL_MspInit+0x54>)
 80020c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ca:	603b      	str	r3, [r7, #0]
 80020cc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80020ce:	2200      	movs	r2, #0
 80020d0:	210f      	movs	r1, #15
 80020d2:	f06f 0001 	mvn.w	r0, #1
 80020d6:	f000 feea 	bl	8002eae <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020da:	bf00      	nop
 80020dc:	3708      	adds	r7, #8
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	40023800 	.word	0x40023800

080020e8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b08a      	sub	sp, #40	; 0x28
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020f0:	f107 0314 	add.w	r3, r7, #20
 80020f4:	2200      	movs	r2, #0
 80020f6:	601a      	str	r2, [r3, #0]
 80020f8:	605a      	str	r2, [r3, #4]
 80020fa:	609a      	str	r2, [r3, #8]
 80020fc:	60da      	str	r2, [r3, #12]
 80020fe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a19      	ldr	r2, [pc, #100]	; (800216c <HAL_I2C_MspInit+0x84>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d12c      	bne.n	8002164 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800210a:	2300      	movs	r3, #0
 800210c:	613b      	str	r3, [r7, #16]
 800210e:	4b18      	ldr	r3, [pc, #96]	; (8002170 <HAL_I2C_MspInit+0x88>)
 8002110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002112:	4a17      	ldr	r2, [pc, #92]	; (8002170 <HAL_I2C_MspInit+0x88>)
 8002114:	f043 0302 	orr.w	r3, r3, #2
 8002118:	6313      	str	r3, [r2, #48]	; 0x30
 800211a:	4b15      	ldr	r3, [pc, #84]	; (8002170 <HAL_I2C_MspInit+0x88>)
 800211c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211e:	f003 0302 	and.w	r3, r3, #2
 8002122:	613b      	str	r3, [r7, #16]
 8002124:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002126:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800212a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800212c:	2312      	movs	r3, #18
 800212e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002130:	2300      	movs	r3, #0
 8002132:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002134:	2303      	movs	r3, #3
 8002136:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002138:	2304      	movs	r3, #4
 800213a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800213c:	f107 0314 	add.w	r3, r7, #20
 8002140:	4619      	mov	r1, r3
 8002142:	480c      	ldr	r0, [pc, #48]	; (8002174 <HAL_I2C_MspInit+0x8c>)
 8002144:	f000 ff7c 	bl	8003040 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002148:	2300      	movs	r3, #0
 800214a:	60fb      	str	r3, [r7, #12]
 800214c:	4b08      	ldr	r3, [pc, #32]	; (8002170 <HAL_I2C_MspInit+0x88>)
 800214e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002150:	4a07      	ldr	r2, [pc, #28]	; (8002170 <HAL_I2C_MspInit+0x88>)
 8002152:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002156:	6413      	str	r3, [r2, #64]	; 0x40
 8002158:	4b05      	ldr	r3, [pc, #20]	; (8002170 <HAL_I2C_MspInit+0x88>)
 800215a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800215c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002160:	60fb      	str	r3, [r7, #12]
 8002162:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002164:	bf00      	nop
 8002166:	3728      	adds	r7, #40	; 0x28
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	40005800 	.word	0x40005800
 8002170:	40023800 	.word	0x40023800
 8002174:	40020400 	.word	0x40020400

08002178 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b08c      	sub	sp, #48	; 0x30
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002180:	f107 031c 	add.w	r3, r7, #28
 8002184:	2200      	movs	r2, #0
 8002186:	601a      	str	r2, [r3, #0]
 8002188:	605a      	str	r2, [r3, #4]
 800218a:	609a      	str	r2, [r3, #8]
 800218c:	60da      	str	r2, [r3, #12]
 800218e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002198:	d14b      	bne.n	8002232 <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800219a:	2300      	movs	r3, #0
 800219c:	61bb      	str	r3, [r7, #24]
 800219e:	4b3f      	ldr	r3, [pc, #252]	; (800229c <HAL_TIM_Encoder_MspInit+0x124>)
 80021a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a2:	4a3e      	ldr	r2, [pc, #248]	; (800229c <HAL_TIM_Encoder_MspInit+0x124>)
 80021a4:	f043 0301 	orr.w	r3, r3, #1
 80021a8:	6413      	str	r3, [r2, #64]	; 0x40
 80021aa:	4b3c      	ldr	r3, [pc, #240]	; (800229c <HAL_TIM_Encoder_MspInit+0x124>)
 80021ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ae:	f003 0301 	and.w	r3, r3, #1
 80021b2:	61bb      	str	r3, [r7, #24]
 80021b4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021b6:	2300      	movs	r3, #0
 80021b8:	617b      	str	r3, [r7, #20]
 80021ba:	4b38      	ldr	r3, [pc, #224]	; (800229c <HAL_TIM_Encoder_MspInit+0x124>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021be:	4a37      	ldr	r2, [pc, #220]	; (800229c <HAL_TIM_Encoder_MspInit+0x124>)
 80021c0:	f043 0301 	orr.w	r3, r3, #1
 80021c4:	6313      	str	r3, [r2, #48]	; 0x30
 80021c6:	4b35      	ldr	r3, [pc, #212]	; (800229c <HAL_TIM_Encoder_MspInit+0x124>)
 80021c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ca:	f003 0301 	and.w	r3, r3, #1
 80021ce:	617b      	str	r3, [r7, #20]
 80021d0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d2:	2300      	movs	r3, #0
 80021d4:	613b      	str	r3, [r7, #16]
 80021d6:	4b31      	ldr	r3, [pc, #196]	; (800229c <HAL_TIM_Encoder_MspInit+0x124>)
 80021d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021da:	4a30      	ldr	r2, [pc, #192]	; (800229c <HAL_TIM_Encoder_MspInit+0x124>)
 80021dc:	f043 0302 	orr.w	r3, r3, #2
 80021e0:	6313      	str	r3, [r2, #48]	; 0x30
 80021e2:	4b2e      	ldr	r3, [pc, #184]	; (800229c <HAL_TIM_Encoder_MspInit+0x124>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e6:	f003 0302 	and.w	r3, r3, #2
 80021ea:	613b      	str	r3, [r7, #16]
 80021ec:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80021ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80021f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f4:	2302      	movs	r3, #2
 80021f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f8:	2300      	movs	r3, #0
 80021fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021fc:	2300      	movs	r3, #0
 80021fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002200:	2301      	movs	r3, #1
 8002202:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002204:	f107 031c 	add.w	r3, r7, #28
 8002208:	4619      	mov	r1, r3
 800220a:	4825      	ldr	r0, [pc, #148]	; (80022a0 <HAL_TIM_Encoder_MspInit+0x128>)
 800220c:	f000 ff18 	bl	8003040 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002210:	2308      	movs	r3, #8
 8002212:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002214:	2302      	movs	r3, #2
 8002216:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002218:	2300      	movs	r3, #0
 800221a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800221c:	2300      	movs	r3, #0
 800221e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002220:	2301      	movs	r3, #1
 8002222:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002224:	f107 031c 	add.w	r3, r7, #28
 8002228:	4619      	mov	r1, r3
 800222a:	481e      	ldr	r0, [pc, #120]	; (80022a4 <HAL_TIM_Encoder_MspInit+0x12c>)
 800222c:	f000 ff08 	bl	8003040 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002230:	e030      	b.n	8002294 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a1c      	ldr	r2, [pc, #112]	; (80022a8 <HAL_TIM_Encoder_MspInit+0x130>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d12b      	bne.n	8002294 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800223c:	2300      	movs	r3, #0
 800223e:	60fb      	str	r3, [r7, #12]
 8002240:	4b16      	ldr	r3, [pc, #88]	; (800229c <HAL_TIM_Encoder_MspInit+0x124>)
 8002242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002244:	4a15      	ldr	r2, [pc, #84]	; (800229c <HAL_TIM_Encoder_MspInit+0x124>)
 8002246:	f043 0302 	orr.w	r3, r3, #2
 800224a:	6413      	str	r3, [r2, #64]	; 0x40
 800224c:	4b13      	ldr	r3, [pc, #76]	; (800229c <HAL_TIM_Encoder_MspInit+0x124>)
 800224e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002250:	f003 0302 	and.w	r3, r3, #2
 8002254:	60fb      	str	r3, [r7, #12]
 8002256:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002258:	2300      	movs	r3, #0
 800225a:	60bb      	str	r3, [r7, #8]
 800225c:	4b0f      	ldr	r3, [pc, #60]	; (800229c <HAL_TIM_Encoder_MspInit+0x124>)
 800225e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002260:	4a0e      	ldr	r2, [pc, #56]	; (800229c <HAL_TIM_Encoder_MspInit+0x124>)
 8002262:	f043 0302 	orr.w	r3, r3, #2
 8002266:	6313      	str	r3, [r2, #48]	; 0x30
 8002268:	4b0c      	ldr	r3, [pc, #48]	; (800229c <HAL_TIM_Encoder_MspInit+0x124>)
 800226a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226c:	f003 0302 	and.w	r3, r3, #2
 8002270:	60bb      	str	r3, [r7, #8]
 8002272:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002274:	2330      	movs	r3, #48	; 0x30
 8002276:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002278:	2302      	movs	r3, #2
 800227a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227c:	2300      	movs	r3, #0
 800227e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002280:	2300      	movs	r3, #0
 8002282:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002284:	2302      	movs	r3, #2
 8002286:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002288:	f107 031c 	add.w	r3, r7, #28
 800228c:	4619      	mov	r1, r3
 800228e:	4805      	ldr	r0, [pc, #20]	; (80022a4 <HAL_TIM_Encoder_MspInit+0x12c>)
 8002290:	f000 fed6 	bl	8003040 <HAL_GPIO_Init>
}
 8002294:	bf00      	nop
 8002296:	3730      	adds	r7, #48	; 0x30
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	40023800 	.word	0x40023800
 80022a0:	40020000 	.word	0x40020000
 80022a4:	40020400 	.word	0x40020400
 80022a8:	40000400 	.word	0x40000400

080022ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b087      	sub	sp, #28
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a1f      	ldr	r2, [pc, #124]	; (8002338 <HAL_TIM_Base_MspInit+0x8c>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d10e      	bne.n	80022dc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80022be:	2300      	movs	r3, #0
 80022c0:	617b      	str	r3, [r7, #20]
 80022c2:	4b1e      	ldr	r3, [pc, #120]	; (800233c <HAL_TIM_Base_MspInit+0x90>)
 80022c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c6:	4a1d      	ldr	r2, [pc, #116]	; (800233c <HAL_TIM_Base_MspInit+0x90>)
 80022c8:	f043 0304 	orr.w	r3, r3, #4
 80022cc:	6413      	str	r3, [r2, #64]	; 0x40
 80022ce:	4b1b      	ldr	r3, [pc, #108]	; (800233c <HAL_TIM_Base_MspInit+0x90>)
 80022d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d2:	f003 0304 	and.w	r3, r3, #4
 80022d6:	617b      	str	r3, [r7, #20]
 80022d8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 80022da:	e026      	b.n	800232a <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM9)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a17      	ldr	r2, [pc, #92]	; (8002340 <HAL_TIM_Base_MspInit+0x94>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d10e      	bne.n	8002304 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80022e6:	2300      	movs	r3, #0
 80022e8:	613b      	str	r3, [r7, #16]
 80022ea:	4b14      	ldr	r3, [pc, #80]	; (800233c <HAL_TIM_Base_MspInit+0x90>)
 80022ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ee:	4a13      	ldr	r2, [pc, #76]	; (800233c <HAL_TIM_Base_MspInit+0x90>)
 80022f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022f4:	6453      	str	r3, [r2, #68]	; 0x44
 80022f6:	4b11      	ldr	r3, [pc, #68]	; (800233c <HAL_TIM_Base_MspInit+0x90>)
 80022f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022fe:	613b      	str	r3, [r7, #16]
 8002300:	693b      	ldr	r3, [r7, #16]
}
 8002302:	e012      	b.n	800232a <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM12)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a0e      	ldr	r2, [pc, #56]	; (8002344 <HAL_TIM_Base_MspInit+0x98>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d10d      	bne.n	800232a <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800230e:	2300      	movs	r3, #0
 8002310:	60fb      	str	r3, [r7, #12]
 8002312:	4b0a      	ldr	r3, [pc, #40]	; (800233c <HAL_TIM_Base_MspInit+0x90>)
 8002314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002316:	4a09      	ldr	r2, [pc, #36]	; (800233c <HAL_TIM_Base_MspInit+0x90>)
 8002318:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800231c:	6413      	str	r3, [r2, #64]	; 0x40
 800231e:	4b07      	ldr	r3, [pc, #28]	; (800233c <HAL_TIM_Base_MspInit+0x90>)
 8002320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002322:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002326:	60fb      	str	r3, [r7, #12]
 8002328:	68fb      	ldr	r3, [r7, #12]
}
 800232a:	bf00      	nop
 800232c:	371c      	adds	r7, #28
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	40000800 	.word	0x40000800
 800233c:	40023800 	.word	0x40023800
 8002340:	40014000 	.word	0x40014000
 8002344:	40001800 	.word	0x40001800

08002348 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b08a      	sub	sp, #40	; 0x28
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002350:	f107 0314 	add.w	r3, r7, #20
 8002354:	2200      	movs	r2, #0
 8002356:	601a      	str	r2, [r3, #0]
 8002358:	605a      	str	r2, [r3, #4]
 800235a:	609a      	str	r2, [r3, #8]
 800235c:	60da      	str	r2, [r3, #12]
 800235e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a37      	ldr	r2, [pc, #220]	; (8002444 <HAL_TIM_MspPostInit+0xfc>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d11f      	bne.n	80023aa <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800236a:	2300      	movs	r3, #0
 800236c:	613b      	str	r3, [r7, #16]
 800236e:	4b36      	ldr	r3, [pc, #216]	; (8002448 <HAL_TIM_MspPostInit+0x100>)
 8002370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002372:	4a35      	ldr	r2, [pc, #212]	; (8002448 <HAL_TIM_MspPostInit+0x100>)
 8002374:	f043 0302 	orr.w	r3, r3, #2
 8002378:	6313      	str	r3, [r2, #48]	; 0x30
 800237a:	4b33      	ldr	r3, [pc, #204]	; (8002448 <HAL_TIM_MspPostInit+0x100>)
 800237c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237e:	f003 0302 	and.w	r3, r3, #2
 8002382:	613b      	str	r3, [r7, #16]
 8002384:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002386:	f44f 7340 	mov.w	r3, #768	; 0x300
 800238a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800238c:	2302      	movs	r3, #2
 800238e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002390:	2300      	movs	r3, #0
 8002392:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002394:	2300      	movs	r3, #0
 8002396:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002398:	2302      	movs	r3, #2
 800239a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800239c:	f107 0314 	add.w	r3, r7, #20
 80023a0:	4619      	mov	r1, r3
 80023a2:	482a      	ldr	r0, [pc, #168]	; (800244c <HAL_TIM_MspPostInit+0x104>)
 80023a4:	f000 fe4c 	bl	8003040 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80023a8:	e047      	b.n	800243a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM9)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a28      	ldr	r2, [pc, #160]	; (8002450 <HAL_TIM_MspPostInit+0x108>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d11e      	bne.n	80023f2 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80023b4:	2300      	movs	r3, #0
 80023b6:	60fb      	str	r3, [r7, #12]
 80023b8:	4b23      	ldr	r3, [pc, #140]	; (8002448 <HAL_TIM_MspPostInit+0x100>)
 80023ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023bc:	4a22      	ldr	r2, [pc, #136]	; (8002448 <HAL_TIM_MspPostInit+0x100>)
 80023be:	f043 0310 	orr.w	r3, r3, #16
 80023c2:	6313      	str	r3, [r2, #48]	; 0x30
 80023c4:	4b20      	ldr	r3, [pc, #128]	; (8002448 <HAL_TIM_MspPostInit+0x100>)
 80023c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c8:	f003 0310 	and.w	r3, r3, #16
 80023cc:	60fb      	str	r3, [r7, #12]
 80023ce:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80023d0:	2360      	movs	r3, #96	; 0x60
 80023d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d4:	2302      	movs	r3, #2
 80023d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d8:	2300      	movs	r3, #0
 80023da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023dc:	2300      	movs	r3, #0
 80023de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80023e0:	2303      	movs	r3, #3
 80023e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023e4:	f107 0314 	add.w	r3, r7, #20
 80023e8:	4619      	mov	r1, r3
 80023ea:	481a      	ldr	r0, [pc, #104]	; (8002454 <HAL_TIM_MspPostInit+0x10c>)
 80023ec:	f000 fe28 	bl	8003040 <HAL_GPIO_Init>
}
 80023f0:	e023      	b.n	800243a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM12)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a18      	ldr	r2, [pc, #96]	; (8002458 <HAL_TIM_MspPostInit+0x110>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d11e      	bne.n	800243a <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023fc:	2300      	movs	r3, #0
 80023fe:	60bb      	str	r3, [r7, #8]
 8002400:	4b11      	ldr	r3, [pc, #68]	; (8002448 <HAL_TIM_MspPostInit+0x100>)
 8002402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002404:	4a10      	ldr	r2, [pc, #64]	; (8002448 <HAL_TIM_MspPostInit+0x100>)
 8002406:	f043 0302 	orr.w	r3, r3, #2
 800240a:	6313      	str	r3, [r2, #48]	; 0x30
 800240c:	4b0e      	ldr	r3, [pc, #56]	; (8002448 <HAL_TIM_MspPostInit+0x100>)
 800240e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002410:	f003 0302 	and.w	r3, r3, #2
 8002414:	60bb      	str	r3, [r7, #8]
 8002416:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002418:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800241c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800241e:	2302      	movs	r3, #2
 8002420:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002422:	2300      	movs	r3, #0
 8002424:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002426:	2300      	movs	r3, #0
 8002428:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800242a:	2309      	movs	r3, #9
 800242c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800242e:	f107 0314 	add.w	r3, r7, #20
 8002432:	4619      	mov	r1, r3
 8002434:	4805      	ldr	r0, [pc, #20]	; (800244c <HAL_TIM_MspPostInit+0x104>)
 8002436:	f000 fe03 	bl	8003040 <HAL_GPIO_Init>
}
 800243a:	bf00      	nop
 800243c:	3728      	adds	r7, #40	; 0x28
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	40000800 	.word	0x40000800
 8002448:	40023800 	.word	0x40023800
 800244c:	40020400 	.word	0x40020400
 8002450:	40014000 	.word	0x40014000
 8002454:	40021000 	.word	0x40021000
 8002458:	40001800 	.word	0x40001800

0800245c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b08a      	sub	sp, #40	; 0x28
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002464:	f107 0314 	add.w	r3, r7, #20
 8002468:	2200      	movs	r2, #0
 800246a:	601a      	str	r2, [r3, #0]
 800246c:	605a      	str	r2, [r3, #4]
 800246e:	609a      	str	r2, [r3, #8]
 8002470:	60da      	str	r2, [r3, #12]
 8002472:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a1d      	ldr	r2, [pc, #116]	; (80024f0 <HAL_UART_MspInit+0x94>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d134      	bne.n	80024e8 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800247e:	2300      	movs	r3, #0
 8002480:	613b      	str	r3, [r7, #16]
 8002482:	4b1c      	ldr	r3, [pc, #112]	; (80024f4 <HAL_UART_MspInit+0x98>)
 8002484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002486:	4a1b      	ldr	r2, [pc, #108]	; (80024f4 <HAL_UART_MspInit+0x98>)
 8002488:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800248c:	6413      	str	r3, [r2, #64]	; 0x40
 800248e:	4b19      	ldr	r3, [pc, #100]	; (80024f4 <HAL_UART_MspInit+0x98>)
 8002490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002492:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002496:	613b      	str	r3, [r7, #16]
 8002498:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800249a:	2300      	movs	r3, #0
 800249c:	60fb      	str	r3, [r7, #12]
 800249e:	4b15      	ldr	r3, [pc, #84]	; (80024f4 <HAL_UART_MspInit+0x98>)
 80024a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a2:	4a14      	ldr	r2, [pc, #80]	; (80024f4 <HAL_UART_MspInit+0x98>)
 80024a4:	f043 0308 	orr.w	r3, r3, #8
 80024a8:	6313      	str	r3, [r2, #48]	; 0x30
 80024aa:	4b12      	ldr	r3, [pc, #72]	; (80024f4 <HAL_UART_MspInit+0x98>)
 80024ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ae:	f003 0308 	and.w	r3, r3, #8
 80024b2:	60fb      	str	r3, [r7, #12]
 80024b4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80024b6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80024ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024bc:	2302      	movs	r3, #2
 80024be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c0:	2300      	movs	r3, #0
 80024c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024c4:	2303      	movs	r3, #3
 80024c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80024c8:	2307      	movs	r3, #7
 80024ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024cc:	f107 0314 	add.w	r3, r7, #20
 80024d0:	4619      	mov	r1, r3
 80024d2:	4809      	ldr	r0, [pc, #36]	; (80024f8 <HAL_UART_MspInit+0x9c>)
 80024d4:	f000 fdb4 	bl	8003040 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80024d8:	2200      	movs	r2, #0
 80024da:	2105      	movs	r1, #5
 80024dc:	2027      	movs	r0, #39	; 0x27
 80024de:	f000 fce6 	bl	8002eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80024e2:	2027      	movs	r0, #39	; 0x27
 80024e4:	f000 fcff 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80024e8:	bf00      	nop
 80024ea:	3728      	adds	r7, #40	; 0x28
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	40004800 	.word	0x40004800
 80024f4:	40023800 	.word	0x40023800
 80024f8:	40020c00 	.word	0x40020c00

080024fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024fc:	b480      	push	{r7}
 80024fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002500:	e7fe      	b.n	8002500 <NMI_Handler+0x4>

08002502 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002502:	b480      	push	{r7}
 8002504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002506:	e7fe      	b.n	8002506 <HardFault_Handler+0x4>

08002508 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800250c:	e7fe      	b.n	800250c <MemManage_Handler+0x4>

0800250e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800250e:	b480      	push	{r7}
 8002510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002512:	e7fe      	b.n	8002512 <BusFault_Handler+0x4>

08002514 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002518:	e7fe      	b.n	8002518 <UsageFault_Handler+0x4>

0800251a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800251a:	b480      	push	{r7}
 800251c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800251e:	bf00      	nop
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr

08002528 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800252c:	f000 fba0 	bl	8002c70 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002530:	f006 fa6c 	bl	8008a0c <xTaskGetSchedulerState>
 8002534:	4603      	mov	r3, r0
 8002536:	2b01      	cmp	r3, #1
 8002538:	d001      	beq.n	800253e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800253a:	f007 f855 	bl	80095e8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800253e:	bf00      	nop
 8002540:	bd80      	pop	{r7, pc}
	...

08002544 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002548:	4802      	ldr	r0, [pc, #8]	; (8002554 <USART3_IRQHandler+0x10>)
 800254a:	f003 fd9f 	bl	800608c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800254e:	bf00      	nop
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	200003c8 	.word	0x200003c8

08002558 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
	return 1;
 800255c:	2301      	movs	r3, #1
}
 800255e:	4618      	mov	r0, r3
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr

08002568 <_kill>:

int _kill(int pid, int sig)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002572:	f007 fab3 	bl	8009adc <__errno>
 8002576:	4603      	mov	r3, r0
 8002578:	2216      	movs	r2, #22
 800257a:	601a      	str	r2, [r3, #0]
	return -1;
 800257c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002580:	4618      	mov	r0, r3
 8002582:	3708      	adds	r7, #8
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}

08002588 <_exit>:

void _exit (int status)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002590:	f04f 31ff 	mov.w	r1, #4294967295
 8002594:	6878      	ldr	r0, [r7, #4]
 8002596:	f7ff ffe7 	bl	8002568 <_kill>
	while (1) {}		/* Make sure we hang here */
 800259a:	e7fe      	b.n	800259a <_exit+0x12>

0800259c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b086      	sub	sp, #24
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	60f8      	str	r0, [r7, #12]
 80025a4:	60b9      	str	r1, [r7, #8]
 80025a6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025a8:	2300      	movs	r3, #0
 80025aa:	617b      	str	r3, [r7, #20]
 80025ac:	e00a      	b.n	80025c4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80025ae:	f3af 8000 	nop.w
 80025b2:	4601      	mov	r1, r0
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	1c5a      	adds	r2, r3, #1
 80025b8:	60ba      	str	r2, [r7, #8]
 80025ba:	b2ca      	uxtb	r2, r1
 80025bc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	3301      	adds	r3, #1
 80025c2:	617b      	str	r3, [r7, #20]
 80025c4:	697a      	ldr	r2, [r7, #20]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	429a      	cmp	r2, r3
 80025ca:	dbf0      	blt.n	80025ae <_read+0x12>
	}

return len;
 80025cc:	687b      	ldr	r3, [r7, #4]
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3718      	adds	r7, #24
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}

080025d6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025d6:	b580      	push	{r7, lr}
 80025d8:	b086      	sub	sp, #24
 80025da:	af00      	add	r7, sp, #0
 80025dc:	60f8      	str	r0, [r7, #12]
 80025de:	60b9      	str	r1, [r7, #8]
 80025e0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025e2:	2300      	movs	r3, #0
 80025e4:	617b      	str	r3, [r7, #20]
 80025e6:	e009      	b.n	80025fc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	1c5a      	adds	r2, r3, #1
 80025ec:	60ba      	str	r2, [r7, #8]
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	4618      	mov	r0, r3
 80025f2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	3301      	adds	r3, #1
 80025fa:	617b      	str	r3, [r7, #20]
 80025fc:	697a      	ldr	r2, [r7, #20]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	429a      	cmp	r2, r3
 8002602:	dbf1      	blt.n	80025e8 <_write+0x12>
	}
	return len;
 8002604:	687b      	ldr	r3, [r7, #4]
}
 8002606:	4618      	mov	r0, r3
 8002608:	3718      	adds	r7, #24
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}

0800260e <_close>:

int _close(int file)
{
 800260e:	b480      	push	{r7}
 8002610:	b083      	sub	sp, #12
 8002612:	af00      	add	r7, sp, #0
 8002614:	6078      	str	r0, [r7, #4]
	return -1;
 8002616:	f04f 33ff 	mov.w	r3, #4294967295
}
 800261a:	4618      	mov	r0, r3
 800261c:	370c      	adds	r7, #12
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr

08002626 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002626:	b480      	push	{r7}
 8002628:	b083      	sub	sp, #12
 800262a:	af00      	add	r7, sp, #0
 800262c:	6078      	str	r0, [r7, #4]
 800262e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002636:	605a      	str	r2, [r3, #4]
	return 0;
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr

08002646 <_isatty>:

int _isatty(int file)
{
 8002646:	b480      	push	{r7}
 8002648:	b083      	sub	sp, #12
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
	return 1;
 800264e:	2301      	movs	r3, #1
}
 8002650:	4618      	mov	r0, r3
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr

0800265c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800265c:	b480      	push	{r7}
 800265e:	b085      	sub	sp, #20
 8002660:	af00      	add	r7, sp, #0
 8002662:	60f8      	str	r0, [r7, #12]
 8002664:	60b9      	str	r1, [r7, #8]
 8002666:	607a      	str	r2, [r7, #4]
	return 0;
 8002668:	2300      	movs	r3, #0
}
 800266a:	4618      	mov	r0, r3
 800266c:	3714      	adds	r7, #20
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr
	...

08002678 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b086      	sub	sp, #24
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002680:	4a14      	ldr	r2, [pc, #80]	; (80026d4 <_sbrk+0x5c>)
 8002682:	4b15      	ldr	r3, [pc, #84]	; (80026d8 <_sbrk+0x60>)
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800268c:	4b13      	ldr	r3, [pc, #76]	; (80026dc <_sbrk+0x64>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d102      	bne.n	800269a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002694:	4b11      	ldr	r3, [pc, #68]	; (80026dc <_sbrk+0x64>)
 8002696:	4a12      	ldr	r2, [pc, #72]	; (80026e0 <_sbrk+0x68>)
 8002698:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800269a:	4b10      	ldr	r3, [pc, #64]	; (80026dc <_sbrk+0x64>)
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	4413      	add	r3, r2
 80026a2:	693a      	ldr	r2, [r7, #16]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d207      	bcs.n	80026b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026a8:	f007 fa18 	bl	8009adc <__errno>
 80026ac:	4603      	mov	r3, r0
 80026ae:	220c      	movs	r2, #12
 80026b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026b2:	f04f 33ff 	mov.w	r3, #4294967295
 80026b6:	e009      	b.n	80026cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026b8:	4b08      	ldr	r3, [pc, #32]	; (80026dc <_sbrk+0x64>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026be:	4b07      	ldr	r3, [pc, #28]	; (80026dc <_sbrk+0x64>)
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4413      	add	r3, r2
 80026c6:	4a05      	ldr	r2, [pc, #20]	; (80026dc <_sbrk+0x64>)
 80026c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026ca:	68fb      	ldr	r3, [r7, #12]
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3718      	adds	r7, #24
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	20020000 	.word	0x20020000
 80026d8:	00000400 	.word	0x00000400
 80026dc:	2000049c 	.word	0x2000049c
 80026e0:	20005208 	.word	0x20005208

080026e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026e8:	4b06      	ldr	r3, [pc, #24]	; (8002704 <SystemInit+0x20>)
 80026ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026ee:	4a05      	ldr	r2, [pc, #20]	; (8002704 <SystemInit+0x20>)
 80026f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80026f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026f8:	bf00      	nop
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	e000ed00 	.word	0xe000ed00

08002708 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002708:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002740 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800270c:	480d      	ldr	r0, [pc, #52]	; (8002744 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800270e:	490e      	ldr	r1, [pc, #56]	; (8002748 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002710:	4a0e      	ldr	r2, [pc, #56]	; (800274c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002712:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002714:	e002      	b.n	800271c <LoopCopyDataInit>

08002716 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002716:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002718:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800271a:	3304      	adds	r3, #4

0800271c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800271c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800271e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002720:	d3f9      	bcc.n	8002716 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002722:	4a0b      	ldr	r2, [pc, #44]	; (8002750 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002724:	4c0b      	ldr	r4, [pc, #44]	; (8002754 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002726:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002728:	e001      	b.n	800272e <LoopFillZerobss>

0800272a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800272a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800272c:	3204      	adds	r2, #4

0800272e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800272e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002730:	d3fb      	bcc.n	800272a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002732:	f7ff ffd7 	bl	80026e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002736:	f007 f9d7 	bl	8009ae8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800273a:	f7fe ff25 	bl	8001588 <main>
  bx  lr    
 800273e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002740:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002744:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002748:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 800274c:	0800e4d8 	.word	0x0800e4d8
  ldr r2, =_sbss
 8002750:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002754:	20005204 	.word	0x20005204

08002758 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002758:	e7fe      	b.n	8002758 <ADC_IRQHandler>
	...

0800275c <OLED_Refresh_Gram>:

#include "oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 8002762:	2300      	movs	r3, #0
 8002764:	71fb      	strb	r3, [r7, #7]
 8002766:	e026      	b.n	80027b6 <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 8002768:	79fb      	ldrb	r3, [r7, #7]
 800276a:	3b50      	subs	r3, #80	; 0x50
 800276c:	b2db      	uxtb	r3, r3
 800276e:	2100      	movs	r1, #0
 8002770:	4618      	mov	r0, r3
 8002772:	f000 f82b 	bl	80027cc <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 8002776:	2100      	movs	r1, #0
 8002778:	2000      	movs	r0, #0
 800277a:	f000 f827 	bl	80027cc <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 800277e:	2100      	movs	r1, #0
 8002780:	2010      	movs	r0, #16
 8002782:	f000 f823 	bl	80027cc <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 8002786:	2300      	movs	r3, #0
 8002788:	71bb      	strb	r3, [r7, #6]
 800278a:	e00d      	b.n	80027a8 <OLED_Refresh_Gram+0x4c>
 800278c:	79ba      	ldrb	r2, [r7, #6]
 800278e:	79fb      	ldrb	r3, [r7, #7]
 8002790:	490d      	ldr	r1, [pc, #52]	; (80027c8 <OLED_Refresh_Gram+0x6c>)
 8002792:	00d2      	lsls	r2, r2, #3
 8002794:	440a      	add	r2, r1
 8002796:	4413      	add	r3, r2
 8002798:	781b      	ldrb	r3, [r3, #0]
 800279a:	2101      	movs	r1, #1
 800279c:	4618      	mov	r0, r3
 800279e:	f000 f815 	bl	80027cc <OLED_WR_Byte>
 80027a2:	79bb      	ldrb	r3, [r7, #6]
 80027a4:	3301      	adds	r3, #1
 80027a6:	71bb      	strb	r3, [r7, #6]
 80027a8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	daed      	bge.n	800278c <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 80027b0:	79fb      	ldrb	r3, [r7, #7]
 80027b2:	3301      	adds	r3, #1
 80027b4:	71fb      	strb	r3, [r7, #7]
 80027b6:	79fb      	ldrb	r3, [r7, #7]
 80027b8:	2b07      	cmp	r3, #7
 80027ba:	d9d5      	bls.n	8002768 <OLED_Refresh_Gram+0xc>
	}   
}
 80027bc:	bf00      	nop
 80027be:	bf00      	nop
 80027c0:	3708      	adds	r7, #8
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	200004a0 	.word	0x200004a0

080027cc <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b084      	sub	sp, #16
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	4603      	mov	r3, r0
 80027d4:	460a      	mov	r2, r1
 80027d6:	71fb      	strb	r3, [r7, #7]
 80027d8:	4613      	mov	r3, r2
 80027da:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 80027dc:	79bb      	ldrb	r3, [r7, #6]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d006      	beq.n	80027f0 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 80027e2:	2201      	movs	r2, #1
 80027e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80027e8:	481e      	ldr	r0, [pc, #120]	; (8002864 <OLED_WR_Byte+0x98>)
 80027ea:	f000 fdc5 	bl	8003378 <HAL_GPIO_WritePin>
 80027ee:	e005      	b.n	80027fc <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 80027f0:	2200      	movs	r2, #0
 80027f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80027f6:	481b      	ldr	r0, [pc, #108]	; (8002864 <OLED_WR_Byte+0x98>)
 80027f8:	f000 fdbe 	bl	8003378 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 80027fc:	2300      	movs	r3, #0
 80027fe:	73fb      	strb	r3, [r7, #15]
 8002800:	e022      	b.n	8002848 <OLED_WR_Byte+0x7c>
	{			  
		OLED_SCLK_Clr();
 8002802:	2200      	movs	r2, #0
 8002804:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002808:	4816      	ldr	r0, [pc, #88]	; (8002864 <OLED_WR_Byte+0x98>)
 800280a:	f000 fdb5 	bl	8003378 <HAL_GPIO_WritePin>
		if(dat&0x80)
 800280e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002812:	2b00      	cmp	r3, #0
 8002814:	da06      	bge.n	8002824 <OLED_WR_Byte+0x58>
		   OLED_SDIN_Set();
 8002816:	2201      	movs	r2, #1
 8002818:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800281c:	4811      	ldr	r0, [pc, #68]	; (8002864 <OLED_WR_Byte+0x98>)
 800281e:	f000 fdab 	bl	8003378 <HAL_GPIO_WritePin>
 8002822:	e005      	b.n	8002830 <OLED_WR_Byte+0x64>
		else 
		   OLED_SDIN_Clr();
 8002824:	2200      	movs	r2, #0
 8002826:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800282a:	480e      	ldr	r0, [pc, #56]	; (8002864 <OLED_WR_Byte+0x98>)
 800282c:	f000 fda4 	bl	8003378 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8002830:	2201      	movs	r2, #1
 8002832:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002836:	480b      	ldr	r0, [pc, #44]	; (8002864 <OLED_WR_Byte+0x98>)
 8002838:	f000 fd9e 	bl	8003378 <HAL_GPIO_WritePin>
		dat<<=1;   
 800283c:	79fb      	ldrb	r3, [r7, #7]
 800283e:	005b      	lsls	r3, r3, #1
 8002840:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8002842:	7bfb      	ldrb	r3, [r7, #15]
 8002844:	3301      	adds	r3, #1
 8002846:	73fb      	strb	r3, [r7, #15]
 8002848:	7bfb      	ldrb	r3, [r7, #15]
 800284a:	2b07      	cmp	r3, #7
 800284c:	d9d9      	bls.n	8002802 <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 800284e:	2201      	movs	r2, #1
 8002850:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002854:	4803      	ldr	r0, [pc, #12]	; (8002864 <OLED_WR_Byte+0x98>)
 8002856:	f000 fd8f 	bl	8003378 <HAL_GPIO_WritePin>
} 
 800285a:	bf00      	nop
 800285c:	3710      	adds	r7, #16
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	40020c00 	.word	0x40020c00

08002868 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 800286e:	2300      	movs	r3, #0
 8002870:	71fb      	strb	r3, [r7, #7]
 8002872:	e014      	b.n	800289e <OLED_Clear+0x36>
 8002874:	2300      	movs	r3, #0
 8002876:	71bb      	strb	r3, [r7, #6]
 8002878:	e00a      	b.n	8002890 <OLED_Clear+0x28>
 800287a:	79ba      	ldrb	r2, [r7, #6]
 800287c:	79fb      	ldrb	r3, [r7, #7]
 800287e:	490c      	ldr	r1, [pc, #48]	; (80028b0 <OLED_Clear+0x48>)
 8002880:	00d2      	lsls	r2, r2, #3
 8002882:	440a      	add	r2, r1
 8002884:	4413      	add	r3, r2
 8002886:	2200      	movs	r2, #0
 8002888:	701a      	strb	r2, [r3, #0]
 800288a:	79bb      	ldrb	r3, [r7, #6]
 800288c:	3301      	adds	r3, #1
 800288e:	71bb      	strb	r3, [r7, #6]
 8002890:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002894:	2b00      	cmp	r3, #0
 8002896:	daf0      	bge.n	800287a <OLED_Clear+0x12>
 8002898:	79fb      	ldrb	r3, [r7, #7]
 800289a:	3301      	adds	r3, #1
 800289c:	71fb      	strb	r3, [r7, #7]
 800289e:	79fb      	ldrb	r3, [r7, #7]
 80028a0:	2b07      	cmp	r3, #7
 80028a2:	d9e7      	bls.n	8002874 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 80028a4:	f7ff ff5a 	bl	800275c <OLED_Refresh_Gram>
}
 80028a8:	bf00      	nop
 80028aa:	3708      	adds	r7, #8
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	200004a0 	.word	0x200004a0

080028b4 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b085      	sub	sp, #20
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	4603      	mov	r3, r0
 80028bc:	71fb      	strb	r3, [r7, #7]
 80028be:	460b      	mov	r3, r1
 80028c0:	71bb      	strb	r3, [r7, #6]
 80028c2:	4613      	mov	r3, r2
 80028c4:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 80028c6:	2300      	movs	r3, #0
 80028c8:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 80028ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	db41      	blt.n	8002956 <OLED_DrawPoint+0xa2>
 80028d2:	79bb      	ldrb	r3, [r7, #6]
 80028d4:	2b3f      	cmp	r3, #63	; 0x3f
 80028d6:	d83e      	bhi.n	8002956 <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 80028d8:	79bb      	ldrb	r3, [r7, #6]
 80028da:	08db      	lsrs	r3, r3, #3
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	f1c3 0307 	rsb	r3, r3, #7
 80028e2:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 80028e4:	79bb      	ldrb	r3, [r7, #6]
 80028e6:	f003 0307 	and.w	r3, r3, #7
 80028ea:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 80028ec:	7b7b      	ldrb	r3, [r7, #13]
 80028ee:	f1c3 0307 	rsb	r3, r3, #7
 80028f2:	2201      	movs	r2, #1
 80028f4:	fa02 f303 	lsl.w	r3, r2, r3
 80028f8:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 80028fa:	797b      	ldrb	r3, [r7, #5]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d012      	beq.n	8002926 <OLED_DrawPoint+0x72>
 8002900:	79fa      	ldrb	r2, [r7, #7]
 8002902:	7bbb      	ldrb	r3, [r7, #14]
 8002904:	4917      	ldr	r1, [pc, #92]	; (8002964 <OLED_DrawPoint+0xb0>)
 8002906:	00d2      	lsls	r2, r2, #3
 8002908:	440a      	add	r2, r1
 800290a:	4413      	add	r3, r2
 800290c:	7818      	ldrb	r0, [r3, #0]
 800290e:	79fa      	ldrb	r2, [r7, #7]
 8002910:	7bbb      	ldrb	r3, [r7, #14]
 8002912:	7bf9      	ldrb	r1, [r7, #15]
 8002914:	4301      	orrs	r1, r0
 8002916:	b2c8      	uxtb	r0, r1
 8002918:	4912      	ldr	r1, [pc, #72]	; (8002964 <OLED_DrawPoint+0xb0>)
 800291a:	00d2      	lsls	r2, r2, #3
 800291c:	440a      	add	r2, r1
 800291e:	4413      	add	r3, r2
 8002920:	4602      	mov	r2, r0
 8002922:	701a      	strb	r2, [r3, #0]
 8002924:	e018      	b.n	8002958 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 8002926:	79fa      	ldrb	r2, [r7, #7]
 8002928:	7bbb      	ldrb	r3, [r7, #14]
 800292a:	490e      	ldr	r1, [pc, #56]	; (8002964 <OLED_DrawPoint+0xb0>)
 800292c:	00d2      	lsls	r2, r2, #3
 800292e:	440a      	add	r2, r1
 8002930:	4413      	add	r3, r2
 8002932:	781b      	ldrb	r3, [r3, #0]
 8002934:	b25a      	sxtb	r2, r3
 8002936:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800293a:	43db      	mvns	r3, r3
 800293c:	b25b      	sxtb	r3, r3
 800293e:	4013      	ands	r3, r2
 8002940:	b259      	sxtb	r1, r3
 8002942:	79fa      	ldrb	r2, [r7, #7]
 8002944:	7bbb      	ldrb	r3, [r7, #14]
 8002946:	b2c8      	uxtb	r0, r1
 8002948:	4906      	ldr	r1, [pc, #24]	; (8002964 <OLED_DrawPoint+0xb0>)
 800294a:	00d2      	lsls	r2, r2, #3
 800294c:	440a      	add	r2, r1
 800294e:	4413      	add	r3, r2
 8002950:	4602      	mov	r2, r0
 8002952:	701a      	strb	r2, [r3, #0]
 8002954:	e000      	b.n	8002958 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 8002956:	bf00      	nop
}
 8002958:	3714      	adds	r7, #20
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop
 8002964:	200004a0 	.word	0x200004a0

08002968 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 8002968:	b590      	push	{r4, r7, lr}
 800296a:	b085      	sub	sp, #20
 800296c:	af00      	add	r7, sp, #0
 800296e:	4604      	mov	r4, r0
 8002970:	4608      	mov	r0, r1
 8002972:	4611      	mov	r1, r2
 8002974:	461a      	mov	r2, r3
 8002976:	4623      	mov	r3, r4
 8002978:	71fb      	strb	r3, [r7, #7]
 800297a:	4603      	mov	r3, r0
 800297c:	71bb      	strb	r3, [r7, #6]
 800297e:	460b      	mov	r3, r1
 8002980:	717b      	strb	r3, [r7, #5]
 8002982:	4613      	mov	r3, r2
 8002984:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 8002986:	79bb      	ldrb	r3, [r7, #6]
 8002988:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 800298a:	797b      	ldrb	r3, [r7, #5]
 800298c:	3b20      	subs	r3, #32
 800298e:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8002990:	2300      	movs	r3, #0
 8002992:	73bb      	strb	r3, [r7, #14]
 8002994:	e04d      	b.n	8002a32 <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 8002996:	793b      	ldrb	r3, [r7, #4]
 8002998:	2b0c      	cmp	r3, #12
 800299a:	d10b      	bne.n	80029b4 <OLED_ShowChar+0x4c>
 800299c:	797a      	ldrb	r2, [r7, #5]
 800299e:	7bb9      	ldrb	r1, [r7, #14]
 80029a0:	4828      	ldr	r0, [pc, #160]	; (8002a44 <OLED_ShowChar+0xdc>)
 80029a2:	4613      	mov	r3, r2
 80029a4:	005b      	lsls	r3, r3, #1
 80029a6:	4413      	add	r3, r2
 80029a8:	009b      	lsls	r3, r3, #2
 80029aa:	4403      	add	r3, r0
 80029ac:	440b      	add	r3, r1
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	73fb      	strb	r3, [r7, #15]
 80029b2:	e007      	b.n	80029c4 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 80029b4:	797a      	ldrb	r2, [r7, #5]
 80029b6:	7bbb      	ldrb	r3, [r7, #14]
 80029b8:	4923      	ldr	r1, [pc, #140]	; (8002a48 <OLED_ShowChar+0xe0>)
 80029ba:	0112      	lsls	r2, r2, #4
 80029bc:	440a      	add	r2, r1
 80029be:	4413      	add	r3, r2
 80029c0:	781b      	ldrb	r3, [r3, #0]
 80029c2:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 80029c4:	2300      	movs	r3, #0
 80029c6:	737b      	strb	r3, [r7, #13]
 80029c8:	e02d      	b.n	8002a26 <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 80029ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	da07      	bge.n	80029e2 <OLED_ShowChar+0x7a>
 80029d2:	f897 2020 	ldrb.w	r2, [r7, #32]
 80029d6:	79b9      	ldrb	r1, [r7, #6]
 80029d8:	79fb      	ldrb	r3, [r7, #7]
 80029da:	4618      	mov	r0, r3
 80029dc:	f7ff ff6a 	bl	80028b4 <OLED_DrawPoint>
 80029e0:	e00c      	b.n	80029fc <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 80029e2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	bf0c      	ite	eq
 80029ea:	2301      	moveq	r3, #1
 80029ec:	2300      	movne	r3, #0
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	461a      	mov	r2, r3
 80029f2:	79b9      	ldrb	r1, [r7, #6]
 80029f4:	79fb      	ldrb	r3, [r7, #7]
 80029f6:	4618      	mov	r0, r3
 80029f8:	f7ff ff5c 	bl	80028b4 <OLED_DrawPoint>
			temp<<=1;
 80029fc:	7bfb      	ldrb	r3, [r7, #15]
 80029fe:	005b      	lsls	r3, r3, #1
 8002a00:	73fb      	strb	r3, [r7, #15]
			y++;
 8002a02:	79bb      	ldrb	r3, [r7, #6]
 8002a04:	3301      	adds	r3, #1
 8002a06:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 8002a08:	79ba      	ldrb	r2, [r7, #6]
 8002a0a:	7b3b      	ldrb	r3, [r7, #12]
 8002a0c:	1ad2      	subs	r2, r2, r3
 8002a0e:	793b      	ldrb	r3, [r7, #4]
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d105      	bne.n	8002a20 <OLED_ShowChar+0xb8>
			{
				y=y0;
 8002a14:	7b3b      	ldrb	r3, [r7, #12]
 8002a16:	71bb      	strb	r3, [r7, #6]
				x++;
 8002a18:	79fb      	ldrb	r3, [r7, #7]
 8002a1a:	3301      	adds	r3, #1
 8002a1c:	71fb      	strb	r3, [r7, #7]
				break;
 8002a1e:	e005      	b.n	8002a2c <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 8002a20:	7b7b      	ldrb	r3, [r7, #13]
 8002a22:	3301      	adds	r3, #1
 8002a24:	737b      	strb	r3, [r7, #13]
 8002a26:	7b7b      	ldrb	r3, [r7, #13]
 8002a28:	2b07      	cmp	r3, #7
 8002a2a:	d9ce      	bls.n	80029ca <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8002a2c:	7bbb      	ldrb	r3, [r7, #14]
 8002a2e:	3301      	adds	r3, #1
 8002a30:	73bb      	strb	r3, [r7, #14]
 8002a32:	7bba      	ldrb	r2, [r7, #14]
 8002a34:	793b      	ldrb	r3, [r7, #4]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d3ad      	bcc.n	8002996 <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 8002a3a:	bf00      	nop
 8002a3c:	bf00      	nop
 8002a3e:	3714      	adds	r7, #20
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd90      	pop	{r4, r7, pc}
 8002a44:	0800d60c 	.word	0x0800d60c
 8002a48:	0800da80 	.word	0x0800da80

08002a4c <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b084      	sub	sp, #16
 8002a50:	af02      	add	r7, sp, #8
 8002a52:	4603      	mov	r3, r0
 8002a54:	603a      	str	r2, [r7, #0]
 8002a56:	71fb      	strb	r3, [r7, #7]
 8002a58:	460b      	mov	r3, r1
 8002a5a:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8002a5c:	e01f      	b.n	8002a9e <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 8002a5e:	79fb      	ldrb	r3, [r7, #7]
 8002a60:	2b7a      	cmp	r3, #122	; 0x7a
 8002a62:	d904      	bls.n	8002a6e <OLED_ShowString+0x22>
 8002a64:	2300      	movs	r3, #0
 8002a66:	71fb      	strb	r3, [r7, #7]
 8002a68:	79bb      	ldrb	r3, [r7, #6]
 8002a6a:	3310      	adds	r3, #16
 8002a6c:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 8002a6e:	79bb      	ldrb	r3, [r7, #6]
 8002a70:	2b3a      	cmp	r3, #58	; 0x3a
 8002a72:	d905      	bls.n	8002a80 <OLED_ShowString+0x34>
 8002a74:	2300      	movs	r3, #0
 8002a76:	71fb      	strb	r3, [r7, #7]
 8002a78:	79fb      	ldrb	r3, [r7, #7]
 8002a7a:	71bb      	strb	r3, [r7, #6]
 8002a7c:	f7ff fef4 	bl	8002868 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	781a      	ldrb	r2, [r3, #0]
 8002a84:	79b9      	ldrb	r1, [r7, #6]
 8002a86:	79f8      	ldrb	r0, [r7, #7]
 8002a88:	2301      	movs	r3, #1
 8002a8a:	9300      	str	r3, [sp, #0]
 8002a8c:	230c      	movs	r3, #12
 8002a8e:	f7ff ff6b 	bl	8002968 <OLED_ShowChar>
        x+=8;
 8002a92:	79fb      	ldrb	r3, [r7, #7]
 8002a94:	3308      	adds	r3, #8
 8002a96:	71fb      	strb	r3, [r7, #7]
        p++;
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	781b      	ldrb	r3, [r3, #0]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d1db      	bne.n	8002a5e <OLED_ShowString+0x12>
    }  
}	 
 8002aa6:	bf00      	nop
 8002aa8:	bf00      	nop
 8002aaa:	3708      	adds	r7, #8
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}

08002ab0 <OLED_Init>:

void OLED_Init(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8002ab4:	f001 fda0 	bl	80045f8 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 8002ab8:	4b42      	ldr	r3, [pc, #264]	; (8002bc4 <OLED_Init+0x114>)
 8002aba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002abc:	4a41      	ldr	r2, [pc, #260]	; (8002bc4 <OLED_Init+0x114>)
 8002abe:	f023 0301 	bic.w	r3, r3, #1
 8002ac2:	6713      	str	r3, [r2, #112]	; 0x70
 8002ac4:	4b3f      	ldr	r3, [pc, #252]	; (8002bc4 <OLED_Init+0x114>)
 8002ac6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ac8:	4a3e      	ldr	r2, [pc, #248]	; (8002bc4 <OLED_Init+0x114>)
 8002aca:	f023 0304 	bic.w	r3, r3, #4
 8002ace:	6713      	str	r3, [r2, #112]	; 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 8002ad0:	f001 fda6 	bl	8004620 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002ada:	483b      	ldr	r0, [pc, #236]	; (8002bc8 <OLED_Init+0x118>)
 8002adc:	f000 fc4c 	bl	8003378 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002ae0:	2064      	movs	r0, #100	; 0x64
 8002ae2:	f000 f8e5 	bl	8002cb0 <HAL_Delay>
	OLED_RST_Set();
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002aec:	4836      	ldr	r0, [pc, #216]	; (8002bc8 <OLED_Init+0x118>)
 8002aee:	f000 fc43 	bl	8003378 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 8002af2:	2100      	movs	r1, #0
 8002af4:	20ae      	movs	r0, #174	; 0xae
 8002af6:	f7ff fe69 	bl	80027cc <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 8002afa:	2100      	movs	r1, #0
 8002afc:	20d5      	movs	r0, #213	; 0xd5
 8002afe:	f7ff fe65 	bl	80027cc <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 8002b02:	2100      	movs	r1, #0
 8002b04:	2050      	movs	r0, #80	; 0x50
 8002b06:	f7ff fe61 	bl	80027cc <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 8002b0a:	2100      	movs	r1, #0
 8002b0c:	20a8      	movs	r0, #168	; 0xa8
 8002b0e:	f7ff fe5d 	bl	80027cc <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 8002b12:	2100      	movs	r1, #0
 8002b14:	203f      	movs	r0, #63	; 0x3f
 8002b16:	f7ff fe59 	bl	80027cc <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 8002b1a:	2100      	movs	r1, #0
 8002b1c:	20d3      	movs	r0, #211	; 0xd3
 8002b1e:	f7ff fe55 	bl	80027cc <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 8002b22:	2100      	movs	r1, #0
 8002b24:	2000      	movs	r0, #0
 8002b26:	f7ff fe51 	bl	80027cc <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 8002b2a:	2100      	movs	r1, #0
 8002b2c:	2040      	movs	r0, #64	; 0x40
 8002b2e:	f7ff fe4d 	bl	80027cc <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 8002b32:	2100      	movs	r1, #0
 8002b34:	208d      	movs	r0, #141	; 0x8d
 8002b36:	f7ff fe49 	bl	80027cc <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 8002b3a:	2100      	movs	r1, #0
 8002b3c:	2014      	movs	r0, #20
 8002b3e:	f7ff fe45 	bl	80027cc <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 8002b42:	2100      	movs	r1, #0
 8002b44:	2020      	movs	r0, #32
 8002b46:	f7ff fe41 	bl	80027cc <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 8002b4a:	2100      	movs	r1, #0
 8002b4c:	2002      	movs	r0, #2
 8002b4e:	f7ff fe3d 	bl	80027cc <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8002b52:	2100      	movs	r1, #0
 8002b54:	20a1      	movs	r0, #161	; 0xa1
 8002b56:	f7ff fe39 	bl	80027cc <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 8002b5a:	2100      	movs	r1, #0
 8002b5c:	20c0      	movs	r0, #192	; 0xc0
 8002b5e:	f7ff fe35 	bl	80027cc <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8002b62:	2100      	movs	r1, #0
 8002b64:	20da      	movs	r0, #218	; 0xda
 8002b66:	f7ff fe31 	bl	80027cc <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 8002b6a:	2100      	movs	r1, #0
 8002b6c:	2012      	movs	r0, #18
 8002b6e:	f7ff fe2d 	bl	80027cc <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 8002b72:	2100      	movs	r1, #0
 8002b74:	2081      	movs	r0, #129	; 0x81
 8002b76:	f7ff fe29 	bl	80027cc <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 8002b7a:	2100      	movs	r1, #0
 8002b7c:	20ef      	movs	r0, #239	; 0xef
 8002b7e:	f7ff fe25 	bl	80027cc <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 8002b82:	2100      	movs	r1, #0
 8002b84:	20d9      	movs	r0, #217	; 0xd9
 8002b86:	f7ff fe21 	bl	80027cc <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	20f1      	movs	r0, #241	; 0xf1
 8002b8e:	f7ff fe1d 	bl	80027cc <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 8002b92:	2100      	movs	r1, #0
 8002b94:	20db      	movs	r0, #219	; 0xdb
 8002b96:	f7ff fe19 	bl	80027cc <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 8002b9a:	2100      	movs	r1, #0
 8002b9c:	2030      	movs	r0, #48	; 0x30
 8002b9e:	f7ff fe15 	bl	80027cc <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 8002ba2:	2100      	movs	r1, #0
 8002ba4:	20a4      	movs	r0, #164	; 0xa4
 8002ba6:	f7ff fe11 	bl	80027cc <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 8002baa:	2100      	movs	r1, #0
 8002bac:	20a6      	movs	r0, #166	; 0xa6
 8002bae:	f7ff fe0d 	bl	80027cc <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 8002bb2:	2100      	movs	r1, #0
 8002bb4:	20af      	movs	r0, #175	; 0xaf
 8002bb6:	f7ff fe09 	bl	80027cc <OLED_WR_Byte>
	OLED_Clear(); 
 8002bba:	f7ff fe55 	bl	8002868 <OLED_Clear>
}
 8002bbe:	bf00      	nop
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	40023800 	.word	0x40023800
 8002bc8:	40020c00 	.word	0x40020c00

08002bcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002bd0:	4b0e      	ldr	r3, [pc, #56]	; (8002c0c <HAL_Init+0x40>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a0d      	ldr	r2, [pc, #52]	; (8002c0c <HAL_Init+0x40>)
 8002bd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002bda:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002bdc:	4b0b      	ldr	r3, [pc, #44]	; (8002c0c <HAL_Init+0x40>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a0a      	ldr	r2, [pc, #40]	; (8002c0c <HAL_Init+0x40>)
 8002be2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002be6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002be8:	4b08      	ldr	r3, [pc, #32]	; (8002c0c <HAL_Init+0x40>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a07      	ldr	r2, [pc, #28]	; (8002c0c <HAL_Init+0x40>)
 8002bee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bf2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bf4:	2003      	movs	r0, #3
 8002bf6:	f000 f94f 	bl	8002e98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002bfa:	200f      	movs	r0, #15
 8002bfc:	f000 f808 	bl	8002c10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c00:	f7ff fa46 	bl	8002090 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c04:	2300      	movs	r3, #0
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	40023c00 	.word	0x40023c00

08002c10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b082      	sub	sp, #8
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c18:	4b12      	ldr	r3, [pc, #72]	; (8002c64 <HAL_InitTick+0x54>)
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	4b12      	ldr	r3, [pc, #72]	; (8002c68 <HAL_InitTick+0x58>)
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	4619      	mov	r1, r3
 8002c22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c26:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f000 f967 	bl	8002f02 <HAL_SYSTICK_Config>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d001      	beq.n	8002c3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e00e      	b.n	8002c5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2b0f      	cmp	r3, #15
 8002c42:	d80a      	bhi.n	8002c5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c44:	2200      	movs	r2, #0
 8002c46:	6879      	ldr	r1, [r7, #4]
 8002c48:	f04f 30ff 	mov.w	r0, #4294967295
 8002c4c:	f000 f92f 	bl	8002eae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c50:	4a06      	ldr	r2, [pc, #24]	; (8002c6c <HAL_InitTick+0x5c>)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c56:	2300      	movs	r3, #0
 8002c58:	e000      	b.n	8002c5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	3708      	adds	r7, #8
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	20000010 	.word	0x20000010
 8002c68:	20000018 	.word	0x20000018
 8002c6c:	20000014 	.word	0x20000014

08002c70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c70:	b480      	push	{r7}
 8002c72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c74:	4b06      	ldr	r3, [pc, #24]	; (8002c90 <HAL_IncTick+0x20>)
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	461a      	mov	r2, r3
 8002c7a:	4b06      	ldr	r3, [pc, #24]	; (8002c94 <HAL_IncTick+0x24>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4413      	add	r3, r2
 8002c80:	4a04      	ldr	r2, [pc, #16]	; (8002c94 <HAL_IncTick+0x24>)
 8002c82:	6013      	str	r3, [r2, #0]
}
 8002c84:	bf00      	nop
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	20000018 	.word	0x20000018
 8002c94:	200008a0 	.word	0x200008a0

08002c98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0
  return uwTick;
 8002c9c:	4b03      	ldr	r3, [pc, #12]	; (8002cac <HAL_GetTick+0x14>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr
 8002caa:	bf00      	nop
 8002cac:	200008a0 	.word	0x200008a0

08002cb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cb8:	f7ff ffee 	bl	8002c98 <HAL_GetTick>
 8002cbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cc8:	d005      	beq.n	8002cd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cca:	4b0a      	ldr	r3, [pc, #40]	; (8002cf4 <HAL_Delay+0x44>)
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	461a      	mov	r2, r3
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	4413      	add	r3, r2
 8002cd4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002cd6:	bf00      	nop
 8002cd8:	f7ff ffde 	bl	8002c98 <HAL_GetTick>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	68fa      	ldr	r2, [r7, #12]
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d8f7      	bhi.n	8002cd8 <HAL_Delay+0x28>
  {
  }
}
 8002ce8:	bf00      	nop
 8002cea:	bf00      	nop
 8002cec:	3710      	adds	r7, #16
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	20000018 	.word	0x20000018

08002cf8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b085      	sub	sp, #20
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	f003 0307 	and.w	r3, r3, #7
 8002d06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d08:	4b0c      	ldr	r3, [pc, #48]	; (8002d3c <__NVIC_SetPriorityGrouping+0x44>)
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d0e:	68ba      	ldr	r2, [r7, #8]
 8002d10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d14:	4013      	ands	r3, r2
 8002d16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d2a:	4a04      	ldr	r2, [pc, #16]	; (8002d3c <__NVIC_SetPriorityGrouping+0x44>)
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	60d3      	str	r3, [r2, #12]
}
 8002d30:	bf00      	nop
 8002d32:	3714      	adds	r7, #20
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr
 8002d3c:	e000ed00 	.word	0xe000ed00

08002d40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d40:	b480      	push	{r7}
 8002d42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d44:	4b04      	ldr	r3, [pc, #16]	; (8002d58 <__NVIC_GetPriorityGrouping+0x18>)
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	0a1b      	lsrs	r3, r3, #8
 8002d4a:	f003 0307 	and.w	r3, r3, #7
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr
 8002d58:	e000ed00 	.word	0xe000ed00

08002d5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	4603      	mov	r3, r0
 8002d64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	db0b      	blt.n	8002d86 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d6e:	79fb      	ldrb	r3, [r7, #7]
 8002d70:	f003 021f 	and.w	r2, r3, #31
 8002d74:	4907      	ldr	r1, [pc, #28]	; (8002d94 <__NVIC_EnableIRQ+0x38>)
 8002d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d7a:	095b      	lsrs	r3, r3, #5
 8002d7c:	2001      	movs	r0, #1
 8002d7e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d86:	bf00      	nop
 8002d88:	370c      	adds	r7, #12
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop
 8002d94:	e000e100 	.word	0xe000e100

08002d98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	4603      	mov	r3, r0
 8002da0:	6039      	str	r1, [r7, #0]
 8002da2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002da4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	db0a      	blt.n	8002dc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	b2da      	uxtb	r2, r3
 8002db0:	490c      	ldr	r1, [pc, #48]	; (8002de4 <__NVIC_SetPriority+0x4c>)
 8002db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db6:	0112      	lsls	r2, r2, #4
 8002db8:	b2d2      	uxtb	r2, r2
 8002dba:	440b      	add	r3, r1
 8002dbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002dc0:	e00a      	b.n	8002dd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	b2da      	uxtb	r2, r3
 8002dc6:	4908      	ldr	r1, [pc, #32]	; (8002de8 <__NVIC_SetPriority+0x50>)
 8002dc8:	79fb      	ldrb	r3, [r7, #7]
 8002dca:	f003 030f 	and.w	r3, r3, #15
 8002dce:	3b04      	subs	r3, #4
 8002dd0:	0112      	lsls	r2, r2, #4
 8002dd2:	b2d2      	uxtb	r2, r2
 8002dd4:	440b      	add	r3, r1
 8002dd6:	761a      	strb	r2, [r3, #24]
}
 8002dd8:	bf00      	nop
 8002dda:	370c      	adds	r7, #12
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr
 8002de4:	e000e100 	.word	0xe000e100
 8002de8:	e000ed00 	.word	0xe000ed00

08002dec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b089      	sub	sp, #36	; 0x24
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	f003 0307 	and.w	r3, r3, #7
 8002dfe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	f1c3 0307 	rsb	r3, r3, #7
 8002e06:	2b04      	cmp	r3, #4
 8002e08:	bf28      	it	cs
 8002e0a:	2304      	movcs	r3, #4
 8002e0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	3304      	adds	r3, #4
 8002e12:	2b06      	cmp	r3, #6
 8002e14:	d902      	bls.n	8002e1c <NVIC_EncodePriority+0x30>
 8002e16:	69fb      	ldr	r3, [r7, #28]
 8002e18:	3b03      	subs	r3, #3
 8002e1a:	e000      	b.n	8002e1e <NVIC_EncodePriority+0x32>
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e20:	f04f 32ff 	mov.w	r2, #4294967295
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2a:	43da      	mvns	r2, r3
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	401a      	ands	r2, r3
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e34:	f04f 31ff 	mov.w	r1, #4294967295
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e3e:	43d9      	mvns	r1, r3
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e44:	4313      	orrs	r3, r2
         );
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3724      	adds	r7, #36	; 0x24
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
	...

08002e54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b082      	sub	sp, #8
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	3b01      	subs	r3, #1
 8002e60:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e64:	d301      	bcc.n	8002e6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e66:	2301      	movs	r3, #1
 8002e68:	e00f      	b.n	8002e8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e6a:	4a0a      	ldr	r2, [pc, #40]	; (8002e94 <SysTick_Config+0x40>)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	3b01      	subs	r3, #1
 8002e70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e72:	210f      	movs	r1, #15
 8002e74:	f04f 30ff 	mov.w	r0, #4294967295
 8002e78:	f7ff ff8e 	bl	8002d98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e7c:	4b05      	ldr	r3, [pc, #20]	; (8002e94 <SysTick_Config+0x40>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e82:	4b04      	ldr	r3, [pc, #16]	; (8002e94 <SysTick_Config+0x40>)
 8002e84:	2207      	movs	r2, #7
 8002e86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3708      	adds	r7, #8
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	e000e010 	.word	0xe000e010

08002e98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b082      	sub	sp, #8
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	f7ff ff29 	bl	8002cf8 <__NVIC_SetPriorityGrouping>
}
 8002ea6:	bf00      	nop
 8002ea8:	3708      	adds	r7, #8
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}

08002eae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002eae:	b580      	push	{r7, lr}
 8002eb0:	b086      	sub	sp, #24
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	60b9      	str	r1, [r7, #8]
 8002eb8:	607a      	str	r2, [r7, #4]
 8002eba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ec0:	f7ff ff3e 	bl	8002d40 <__NVIC_GetPriorityGrouping>
 8002ec4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	68b9      	ldr	r1, [r7, #8]
 8002eca:	6978      	ldr	r0, [r7, #20]
 8002ecc:	f7ff ff8e 	bl	8002dec <NVIC_EncodePriority>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ed6:	4611      	mov	r1, r2
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f7ff ff5d 	bl	8002d98 <__NVIC_SetPriority>
}
 8002ede:	bf00      	nop
 8002ee0:	3718      	adds	r7, #24
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}

08002ee6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ee6:	b580      	push	{r7, lr}
 8002ee8:	b082      	sub	sp, #8
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	4603      	mov	r3, r0
 8002eee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f7ff ff31 	bl	8002d5c <__NVIC_EnableIRQ>
}
 8002efa:	bf00      	nop
 8002efc:	3708      	adds	r7, #8
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}

08002f02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f02:	b580      	push	{r7, lr}
 8002f04:	b082      	sub	sp, #8
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f7ff ffa2 	bl	8002e54 <SysTick_Config>
 8002f10:	4603      	mov	r3, r0
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3708      	adds	r7, #8
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}

08002f1a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f1a:	b580      	push	{r7, lr}
 8002f1c:	b084      	sub	sp, #16
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f26:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002f28:	f7ff feb6 	bl	8002c98 <HAL_GetTick>
 8002f2c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	2b02      	cmp	r3, #2
 8002f38:	d008      	beq.n	8002f4c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2280      	movs	r2, #128	; 0x80
 8002f3e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2200      	movs	r2, #0
 8002f44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	e052      	b.n	8002ff2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f022 0216 	bic.w	r2, r2, #22
 8002f5a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	695a      	ldr	r2, [r3, #20]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f6a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d103      	bne.n	8002f7c <HAL_DMA_Abort+0x62>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d007      	beq.n	8002f8c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f022 0208 	bic.w	r2, r2, #8
 8002f8a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f022 0201 	bic.w	r2, r2, #1
 8002f9a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f9c:	e013      	b.n	8002fc6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f9e:	f7ff fe7b 	bl	8002c98 <HAL_GetTick>
 8002fa2:	4602      	mov	r2, r0
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	1ad3      	subs	r3, r2, r3
 8002fa8:	2b05      	cmp	r3, #5
 8002faa:	d90c      	bls.n	8002fc6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2220      	movs	r2, #32
 8002fb0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2203      	movs	r2, #3
 8002fb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	e015      	b.n	8002ff2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 0301 	and.w	r3, r3, #1
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d1e4      	bne.n	8002f9e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fd8:	223f      	movs	r2, #63	; 0x3f
 8002fda:	409a      	lsls	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2200      	movs	r2, #0
 8002fec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002ff0:	2300      	movs	r3, #0
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3710      	adds	r7, #16
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}

08002ffa <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ffa:	b480      	push	{r7}
 8002ffc:	b083      	sub	sp, #12
 8002ffe:	af00      	add	r7, sp, #0
 8003000:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003008:	b2db      	uxtb	r3, r3
 800300a:	2b02      	cmp	r3, #2
 800300c:	d004      	beq.n	8003018 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2280      	movs	r2, #128	; 0x80
 8003012:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	e00c      	b.n	8003032 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2205      	movs	r2, #5
 800301c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f022 0201 	bic.w	r2, r2, #1
 800302e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	370c      	adds	r7, #12
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr
	...

08003040 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003040:	b480      	push	{r7}
 8003042:	b089      	sub	sp, #36	; 0x24
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
 8003048:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800304a:	2300      	movs	r3, #0
 800304c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800304e:	2300      	movs	r3, #0
 8003050:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003052:	2300      	movs	r3, #0
 8003054:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003056:	2300      	movs	r3, #0
 8003058:	61fb      	str	r3, [r7, #28]
 800305a:	e16b      	b.n	8003334 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800305c:	2201      	movs	r2, #1
 800305e:	69fb      	ldr	r3, [r7, #28]
 8003060:	fa02 f303 	lsl.w	r3, r2, r3
 8003064:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	697a      	ldr	r2, [r7, #20]
 800306c:	4013      	ands	r3, r2
 800306e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003070:	693a      	ldr	r2, [r7, #16]
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	429a      	cmp	r2, r3
 8003076:	f040 815a 	bne.w	800332e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	f003 0303 	and.w	r3, r3, #3
 8003082:	2b01      	cmp	r3, #1
 8003084:	d005      	beq.n	8003092 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800308e:	2b02      	cmp	r3, #2
 8003090:	d130      	bne.n	80030f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003098:	69fb      	ldr	r3, [r7, #28]
 800309a:	005b      	lsls	r3, r3, #1
 800309c:	2203      	movs	r2, #3
 800309e:	fa02 f303 	lsl.w	r3, r2, r3
 80030a2:	43db      	mvns	r3, r3
 80030a4:	69ba      	ldr	r2, [r7, #24]
 80030a6:	4013      	ands	r3, r2
 80030a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	68da      	ldr	r2, [r3, #12]
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	005b      	lsls	r3, r3, #1
 80030b2:	fa02 f303 	lsl.w	r3, r2, r3
 80030b6:	69ba      	ldr	r2, [r7, #24]
 80030b8:	4313      	orrs	r3, r2
 80030ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	69ba      	ldr	r2, [r7, #24]
 80030c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80030c8:	2201      	movs	r2, #1
 80030ca:	69fb      	ldr	r3, [r7, #28]
 80030cc:	fa02 f303 	lsl.w	r3, r2, r3
 80030d0:	43db      	mvns	r3, r3
 80030d2:	69ba      	ldr	r2, [r7, #24]
 80030d4:	4013      	ands	r3, r2
 80030d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	091b      	lsrs	r3, r3, #4
 80030de:	f003 0201 	and.w	r2, r3, #1
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	fa02 f303 	lsl.w	r3, r2, r3
 80030e8:	69ba      	ldr	r2, [r7, #24]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	69ba      	ldr	r2, [r7, #24]
 80030f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f003 0303 	and.w	r3, r3, #3
 80030fc:	2b03      	cmp	r3, #3
 80030fe:	d017      	beq.n	8003130 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	005b      	lsls	r3, r3, #1
 800310a:	2203      	movs	r2, #3
 800310c:	fa02 f303 	lsl.w	r3, r2, r3
 8003110:	43db      	mvns	r3, r3
 8003112:	69ba      	ldr	r2, [r7, #24]
 8003114:	4013      	ands	r3, r2
 8003116:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	689a      	ldr	r2, [r3, #8]
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	005b      	lsls	r3, r3, #1
 8003120:	fa02 f303 	lsl.w	r3, r2, r3
 8003124:	69ba      	ldr	r2, [r7, #24]
 8003126:	4313      	orrs	r3, r2
 8003128:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	69ba      	ldr	r2, [r7, #24]
 800312e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	f003 0303 	and.w	r3, r3, #3
 8003138:	2b02      	cmp	r3, #2
 800313a:	d123      	bne.n	8003184 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	08da      	lsrs	r2, r3, #3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	3208      	adds	r2, #8
 8003144:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003148:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	f003 0307 	and.w	r3, r3, #7
 8003150:	009b      	lsls	r3, r3, #2
 8003152:	220f      	movs	r2, #15
 8003154:	fa02 f303 	lsl.w	r3, r2, r3
 8003158:	43db      	mvns	r3, r3
 800315a:	69ba      	ldr	r2, [r7, #24]
 800315c:	4013      	ands	r3, r2
 800315e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	691a      	ldr	r2, [r3, #16]
 8003164:	69fb      	ldr	r3, [r7, #28]
 8003166:	f003 0307 	and.w	r3, r3, #7
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	fa02 f303 	lsl.w	r3, r2, r3
 8003170:	69ba      	ldr	r2, [r7, #24]
 8003172:	4313      	orrs	r3, r2
 8003174:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003176:	69fb      	ldr	r3, [r7, #28]
 8003178:	08da      	lsrs	r2, r3, #3
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	3208      	adds	r2, #8
 800317e:	69b9      	ldr	r1, [r7, #24]
 8003180:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	005b      	lsls	r3, r3, #1
 800318e:	2203      	movs	r2, #3
 8003190:	fa02 f303 	lsl.w	r3, r2, r3
 8003194:	43db      	mvns	r3, r3
 8003196:	69ba      	ldr	r2, [r7, #24]
 8003198:	4013      	ands	r3, r2
 800319a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f003 0203 	and.w	r2, r3, #3
 80031a4:	69fb      	ldr	r3, [r7, #28]
 80031a6:	005b      	lsls	r3, r3, #1
 80031a8:	fa02 f303 	lsl.w	r3, r2, r3
 80031ac:	69ba      	ldr	r2, [r7, #24]
 80031ae:	4313      	orrs	r3, r2
 80031b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	69ba      	ldr	r2, [r7, #24]
 80031b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	f000 80b4 	beq.w	800332e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031c6:	2300      	movs	r3, #0
 80031c8:	60fb      	str	r3, [r7, #12]
 80031ca:	4b60      	ldr	r3, [pc, #384]	; (800334c <HAL_GPIO_Init+0x30c>)
 80031cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ce:	4a5f      	ldr	r2, [pc, #380]	; (800334c <HAL_GPIO_Init+0x30c>)
 80031d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80031d4:	6453      	str	r3, [r2, #68]	; 0x44
 80031d6:	4b5d      	ldr	r3, [pc, #372]	; (800334c <HAL_GPIO_Init+0x30c>)
 80031d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031de:	60fb      	str	r3, [r7, #12]
 80031e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80031e2:	4a5b      	ldr	r2, [pc, #364]	; (8003350 <HAL_GPIO_Init+0x310>)
 80031e4:	69fb      	ldr	r3, [r7, #28]
 80031e6:	089b      	lsrs	r3, r3, #2
 80031e8:	3302      	adds	r3, #2
 80031ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	f003 0303 	and.w	r3, r3, #3
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	220f      	movs	r2, #15
 80031fa:	fa02 f303 	lsl.w	r3, r2, r3
 80031fe:	43db      	mvns	r3, r3
 8003200:	69ba      	ldr	r2, [r7, #24]
 8003202:	4013      	ands	r3, r2
 8003204:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	4a52      	ldr	r2, [pc, #328]	; (8003354 <HAL_GPIO_Init+0x314>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d02b      	beq.n	8003266 <HAL_GPIO_Init+0x226>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	4a51      	ldr	r2, [pc, #324]	; (8003358 <HAL_GPIO_Init+0x318>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d025      	beq.n	8003262 <HAL_GPIO_Init+0x222>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4a50      	ldr	r2, [pc, #320]	; (800335c <HAL_GPIO_Init+0x31c>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d01f      	beq.n	800325e <HAL_GPIO_Init+0x21e>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4a4f      	ldr	r2, [pc, #316]	; (8003360 <HAL_GPIO_Init+0x320>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d019      	beq.n	800325a <HAL_GPIO_Init+0x21a>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	4a4e      	ldr	r2, [pc, #312]	; (8003364 <HAL_GPIO_Init+0x324>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d013      	beq.n	8003256 <HAL_GPIO_Init+0x216>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4a4d      	ldr	r2, [pc, #308]	; (8003368 <HAL_GPIO_Init+0x328>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d00d      	beq.n	8003252 <HAL_GPIO_Init+0x212>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a4c      	ldr	r2, [pc, #304]	; (800336c <HAL_GPIO_Init+0x32c>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d007      	beq.n	800324e <HAL_GPIO_Init+0x20e>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4a4b      	ldr	r2, [pc, #300]	; (8003370 <HAL_GPIO_Init+0x330>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d101      	bne.n	800324a <HAL_GPIO_Init+0x20a>
 8003246:	2307      	movs	r3, #7
 8003248:	e00e      	b.n	8003268 <HAL_GPIO_Init+0x228>
 800324a:	2308      	movs	r3, #8
 800324c:	e00c      	b.n	8003268 <HAL_GPIO_Init+0x228>
 800324e:	2306      	movs	r3, #6
 8003250:	e00a      	b.n	8003268 <HAL_GPIO_Init+0x228>
 8003252:	2305      	movs	r3, #5
 8003254:	e008      	b.n	8003268 <HAL_GPIO_Init+0x228>
 8003256:	2304      	movs	r3, #4
 8003258:	e006      	b.n	8003268 <HAL_GPIO_Init+0x228>
 800325a:	2303      	movs	r3, #3
 800325c:	e004      	b.n	8003268 <HAL_GPIO_Init+0x228>
 800325e:	2302      	movs	r3, #2
 8003260:	e002      	b.n	8003268 <HAL_GPIO_Init+0x228>
 8003262:	2301      	movs	r3, #1
 8003264:	e000      	b.n	8003268 <HAL_GPIO_Init+0x228>
 8003266:	2300      	movs	r3, #0
 8003268:	69fa      	ldr	r2, [r7, #28]
 800326a:	f002 0203 	and.w	r2, r2, #3
 800326e:	0092      	lsls	r2, r2, #2
 8003270:	4093      	lsls	r3, r2
 8003272:	69ba      	ldr	r2, [r7, #24]
 8003274:	4313      	orrs	r3, r2
 8003276:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003278:	4935      	ldr	r1, [pc, #212]	; (8003350 <HAL_GPIO_Init+0x310>)
 800327a:	69fb      	ldr	r3, [r7, #28]
 800327c:	089b      	lsrs	r3, r3, #2
 800327e:	3302      	adds	r3, #2
 8003280:	69ba      	ldr	r2, [r7, #24]
 8003282:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003286:	4b3b      	ldr	r3, [pc, #236]	; (8003374 <HAL_GPIO_Init+0x334>)
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	43db      	mvns	r3, r3
 8003290:	69ba      	ldr	r2, [r7, #24]
 8003292:	4013      	ands	r3, r2
 8003294:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d003      	beq.n	80032aa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80032a2:	69ba      	ldr	r2, [r7, #24]
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80032aa:	4a32      	ldr	r2, [pc, #200]	; (8003374 <HAL_GPIO_Init+0x334>)
 80032ac:	69bb      	ldr	r3, [r7, #24]
 80032ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80032b0:	4b30      	ldr	r3, [pc, #192]	; (8003374 <HAL_GPIO_Init+0x334>)
 80032b2:	68db      	ldr	r3, [r3, #12]
 80032b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	43db      	mvns	r3, r3
 80032ba:	69ba      	ldr	r2, [r7, #24]
 80032bc:	4013      	ands	r3, r2
 80032be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d003      	beq.n	80032d4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80032cc:	69ba      	ldr	r2, [r7, #24]
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80032d4:	4a27      	ldr	r2, [pc, #156]	; (8003374 <HAL_GPIO_Init+0x334>)
 80032d6:	69bb      	ldr	r3, [r7, #24]
 80032d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80032da:	4b26      	ldr	r3, [pc, #152]	; (8003374 <HAL_GPIO_Init+0x334>)
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	43db      	mvns	r3, r3
 80032e4:	69ba      	ldr	r2, [r7, #24]
 80032e6:	4013      	ands	r3, r2
 80032e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d003      	beq.n	80032fe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80032f6:	69ba      	ldr	r2, [r7, #24]
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80032fe:	4a1d      	ldr	r2, [pc, #116]	; (8003374 <HAL_GPIO_Init+0x334>)
 8003300:	69bb      	ldr	r3, [r7, #24]
 8003302:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003304:	4b1b      	ldr	r3, [pc, #108]	; (8003374 <HAL_GPIO_Init+0x334>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	43db      	mvns	r3, r3
 800330e:	69ba      	ldr	r2, [r7, #24]
 8003310:	4013      	ands	r3, r2
 8003312:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800331c:	2b00      	cmp	r3, #0
 800331e:	d003      	beq.n	8003328 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003320:	69ba      	ldr	r2, [r7, #24]
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	4313      	orrs	r3, r2
 8003326:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003328:	4a12      	ldr	r2, [pc, #72]	; (8003374 <HAL_GPIO_Init+0x334>)
 800332a:	69bb      	ldr	r3, [r7, #24]
 800332c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	3301      	adds	r3, #1
 8003332:	61fb      	str	r3, [r7, #28]
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	2b0f      	cmp	r3, #15
 8003338:	f67f ae90 	bls.w	800305c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800333c:	bf00      	nop
 800333e:	bf00      	nop
 8003340:	3724      	adds	r7, #36	; 0x24
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr
 800334a:	bf00      	nop
 800334c:	40023800 	.word	0x40023800
 8003350:	40013800 	.word	0x40013800
 8003354:	40020000 	.word	0x40020000
 8003358:	40020400 	.word	0x40020400
 800335c:	40020800 	.word	0x40020800
 8003360:	40020c00 	.word	0x40020c00
 8003364:	40021000 	.word	0x40021000
 8003368:	40021400 	.word	0x40021400
 800336c:	40021800 	.word	0x40021800
 8003370:	40021c00 	.word	0x40021c00
 8003374:	40013c00 	.word	0x40013c00

08003378 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	460b      	mov	r3, r1
 8003382:	807b      	strh	r3, [r7, #2]
 8003384:	4613      	mov	r3, r2
 8003386:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003388:	787b      	ldrb	r3, [r7, #1]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d003      	beq.n	8003396 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800338e:	887a      	ldrh	r2, [r7, #2]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003394:	e003      	b.n	800339e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003396:	887b      	ldrh	r3, [r7, #2]
 8003398:	041a      	lsls	r2, r3, #16
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	619a      	str	r2, [r3, #24]
}
 800339e:	bf00      	nop
 80033a0:	370c      	adds	r7, #12
 80033a2:	46bd      	mov	sp, r7
 80033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a8:	4770      	bx	lr
	...

080033ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d101      	bne.n	80033be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e12b      	b.n	8003616 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d106      	bne.n	80033d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f7fe fe88 	bl	80020e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2224      	movs	r2, #36	; 0x24
 80033dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f022 0201 	bic.w	r2, r2, #1
 80033ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80033fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800340e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003410:	f001 fd4a 	bl	8004ea8 <HAL_RCC_GetPCLK1Freq>
 8003414:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	4a81      	ldr	r2, [pc, #516]	; (8003620 <HAL_I2C_Init+0x274>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d807      	bhi.n	8003430 <HAL_I2C_Init+0x84>
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	4a80      	ldr	r2, [pc, #512]	; (8003624 <HAL_I2C_Init+0x278>)
 8003424:	4293      	cmp	r3, r2
 8003426:	bf94      	ite	ls
 8003428:	2301      	movls	r3, #1
 800342a:	2300      	movhi	r3, #0
 800342c:	b2db      	uxtb	r3, r3
 800342e:	e006      	b.n	800343e <HAL_I2C_Init+0x92>
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	4a7d      	ldr	r2, [pc, #500]	; (8003628 <HAL_I2C_Init+0x27c>)
 8003434:	4293      	cmp	r3, r2
 8003436:	bf94      	ite	ls
 8003438:	2301      	movls	r3, #1
 800343a:	2300      	movhi	r3, #0
 800343c:	b2db      	uxtb	r3, r3
 800343e:	2b00      	cmp	r3, #0
 8003440:	d001      	beq.n	8003446 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e0e7      	b.n	8003616 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	4a78      	ldr	r2, [pc, #480]	; (800362c <HAL_I2C_Init+0x280>)
 800344a:	fba2 2303 	umull	r2, r3, r2, r3
 800344e:	0c9b      	lsrs	r3, r3, #18
 8003450:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	68ba      	ldr	r2, [r7, #8]
 8003462:	430a      	orrs	r2, r1
 8003464:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	6a1b      	ldr	r3, [r3, #32]
 800346c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	4a6a      	ldr	r2, [pc, #424]	; (8003620 <HAL_I2C_Init+0x274>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d802      	bhi.n	8003480 <HAL_I2C_Init+0xd4>
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	3301      	adds	r3, #1
 800347e:	e009      	b.n	8003494 <HAL_I2C_Init+0xe8>
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003486:	fb02 f303 	mul.w	r3, r2, r3
 800348a:	4a69      	ldr	r2, [pc, #420]	; (8003630 <HAL_I2C_Init+0x284>)
 800348c:	fba2 2303 	umull	r2, r3, r2, r3
 8003490:	099b      	lsrs	r3, r3, #6
 8003492:	3301      	adds	r3, #1
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	6812      	ldr	r2, [r2, #0]
 8003498:	430b      	orrs	r3, r1
 800349a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	69db      	ldr	r3, [r3, #28]
 80034a2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80034a6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	495c      	ldr	r1, [pc, #368]	; (8003620 <HAL_I2C_Init+0x274>)
 80034b0:	428b      	cmp	r3, r1
 80034b2:	d819      	bhi.n	80034e8 <HAL_I2C_Init+0x13c>
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	1e59      	subs	r1, r3, #1
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	005b      	lsls	r3, r3, #1
 80034be:	fbb1 f3f3 	udiv	r3, r1, r3
 80034c2:	1c59      	adds	r1, r3, #1
 80034c4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80034c8:	400b      	ands	r3, r1
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d00a      	beq.n	80034e4 <HAL_I2C_Init+0x138>
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	1e59      	subs	r1, r3, #1
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	005b      	lsls	r3, r3, #1
 80034d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80034dc:	3301      	adds	r3, #1
 80034de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034e2:	e051      	b.n	8003588 <HAL_I2C_Init+0x1dc>
 80034e4:	2304      	movs	r3, #4
 80034e6:	e04f      	b.n	8003588 <HAL_I2C_Init+0x1dc>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d111      	bne.n	8003514 <HAL_I2C_Init+0x168>
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	1e58      	subs	r0, r3, #1
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6859      	ldr	r1, [r3, #4]
 80034f8:	460b      	mov	r3, r1
 80034fa:	005b      	lsls	r3, r3, #1
 80034fc:	440b      	add	r3, r1
 80034fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003502:	3301      	adds	r3, #1
 8003504:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003508:	2b00      	cmp	r3, #0
 800350a:	bf0c      	ite	eq
 800350c:	2301      	moveq	r3, #1
 800350e:	2300      	movne	r3, #0
 8003510:	b2db      	uxtb	r3, r3
 8003512:	e012      	b.n	800353a <HAL_I2C_Init+0x18e>
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	1e58      	subs	r0, r3, #1
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6859      	ldr	r1, [r3, #4]
 800351c:	460b      	mov	r3, r1
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	440b      	add	r3, r1
 8003522:	0099      	lsls	r1, r3, #2
 8003524:	440b      	add	r3, r1
 8003526:	fbb0 f3f3 	udiv	r3, r0, r3
 800352a:	3301      	adds	r3, #1
 800352c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003530:	2b00      	cmp	r3, #0
 8003532:	bf0c      	ite	eq
 8003534:	2301      	moveq	r3, #1
 8003536:	2300      	movne	r3, #0
 8003538:	b2db      	uxtb	r3, r3
 800353a:	2b00      	cmp	r3, #0
 800353c:	d001      	beq.n	8003542 <HAL_I2C_Init+0x196>
 800353e:	2301      	movs	r3, #1
 8003540:	e022      	b.n	8003588 <HAL_I2C_Init+0x1dc>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d10e      	bne.n	8003568 <HAL_I2C_Init+0x1bc>
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	1e58      	subs	r0, r3, #1
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6859      	ldr	r1, [r3, #4]
 8003552:	460b      	mov	r3, r1
 8003554:	005b      	lsls	r3, r3, #1
 8003556:	440b      	add	r3, r1
 8003558:	fbb0 f3f3 	udiv	r3, r0, r3
 800355c:	3301      	adds	r3, #1
 800355e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003562:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003566:	e00f      	b.n	8003588 <HAL_I2C_Init+0x1dc>
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	1e58      	subs	r0, r3, #1
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6859      	ldr	r1, [r3, #4]
 8003570:	460b      	mov	r3, r1
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	440b      	add	r3, r1
 8003576:	0099      	lsls	r1, r3, #2
 8003578:	440b      	add	r3, r1
 800357a:	fbb0 f3f3 	udiv	r3, r0, r3
 800357e:	3301      	adds	r3, #1
 8003580:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003584:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003588:	6879      	ldr	r1, [r7, #4]
 800358a:	6809      	ldr	r1, [r1, #0]
 800358c:	4313      	orrs	r3, r2
 800358e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	69da      	ldr	r2, [r3, #28]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6a1b      	ldr	r3, [r3, #32]
 80035a2:	431a      	orrs	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	430a      	orrs	r2, r1
 80035aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80035b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80035ba:	687a      	ldr	r2, [r7, #4]
 80035bc:	6911      	ldr	r1, [r2, #16]
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	68d2      	ldr	r2, [r2, #12]
 80035c2:	4311      	orrs	r1, r2
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	6812      	ldr	r2, [r2, #0]
 80035c8:	430b      	orrs	r3, r1
 80035ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	68db      	ldr	r3, [r3, #12]
 80035d2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	695a      	ldr	r2, [r3, #20]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	699b      	ldr	r3, [r3, #24]
 80035de:	431a      	orrs	r2, r3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	430a      	orrs	r2, r1
 80035e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f042 0201 	orr.w	r2, r2, #1
 80035f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2220      	movs	r2, #32
 8003602:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2200      	movs	r2, #0
 8003610:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003614:	2300      	movs	r3, #0
}
 8003616:	4618      	mov	r0, r3
 8003618:	3710      	adds	r7, #16
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	000186a0 	.word	0x000186a0
 8003624:	001e847f 	.word	0x001e847f
 8003628:	003d08ff 	.word	0x003d08ff
 800362c:	431bde83 	.word	0x431bde83
 8003630:	10624dd3 	.word	0x10624dd3

08003634 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b088      	sub	sp, #32
 8003638:	af02      	add	r7, sp, #8
 800363a:	60f8      	str	r0, [r7, #12]
 800363c:	607a      	str	r2, [r7, #4]
 800363e:	461a      	mov	r2, r3
 8003640:	460b      	mov	r3, r1
 8003642:	817b      	strh	r3, [r7, #10]
 8003644:	4613      	mov	r3, r2
 8003646:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003648:	f7ff fb26 	bl	8002c98 <HAL_GetTick>
 800364c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003654:	b2db      	uxtb	r3, r3
 8003656:	2b20      	cmp	r3, #32
 8003658:	f040 80e0 	bne.w	800381c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	9300      	str	r3, [sp, #0]
 8003660:	2319      	movs	r3, #25
 8003662:	2201      	movs	r2, #1
 8003664:	4970      	ldr	r1, [pc, #448]	; (8003828 <HAL_I2C_Master_Transmit+0x1f4>)
 8003666:	68f8      	ldr	r0, [r7, #12]
 8003668:	f000 fde8 	bl	800423c <I2C_WaitOnFlagUntilTimeout>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d001      	beq.n	8003676 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003672:	2302      	movs	r3, #2
 8003674:	e0d3      	b.n	800381e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800367c:	2b01      	cmp	r3, #1
 800367e:	d101      	bne.n	8003684 <HAL_I2C_Master_Transmit+0x50>
 8003680:	2302      	movs	r3, #2
 8003682:	e0cc      	b.n	800381e <HAL_I2C_Master_Transmit+0x1ea>
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2201      	movs	r2, #1
 8003688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0301 	and.w	r3, r3, #1
 8003696:	2b01      	cmp	r3, #1
 8003698:	d007      	beq.n	80036aa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f042 0201 	orr.w	r2, r2, #1
 80036a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036b8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2221      	movs	r2, #33	; 0x21
 80036be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2210      	movs	r2, #16
 80036c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2200      	movs	r2, #0
 80036ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	687a      	ldr	r2, [r7, #4]
 80036d4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	893a      	ldrh	r2, [r7, #8]
 80036da:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036e0:	b29a      	uxth	r2, r3
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	4a50      	ldr	r2, [pc, #320]	; (800382c <HAL_I2C_Master_Transmit+0x1f8>)
 80036ea:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80036ec:	8979      	ldrh	r1, [r7, #10]
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	6a3a      	ldr	r2, [r7, #32]
 80036f2:	68f8      	ldr	r0, [r7, #12]
 80036f4:	f000 fbbc 	bl	8003e70 <I2C_MasterRequestWrite>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d001      	beq.n	8003702 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e08d      	b.n	800381e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003702:	2300      	movs	r3, #0
 8003704:	613b      	str	r3, [r7, #16]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	695b      	ldr	r3, [r3, #20]
 800370c:	613b      	str	r3, [r7, #16]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	699b      	ldr	r3, [r3, #24]
 8003714:	613b      	str	r3, [r7, #16]
 8003716:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003718:	e066      	b.n	80037e8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800371a:	697a      	ldr	r2, [r7, #20]
 800371c:	6a39      	ldr	r1, [r7, #32]
 800371e:	68f8      	ldr	r0, [r7, #12]
 8003720:	f000 fe62 	bl	80043e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d00d      	beq.n	8003746 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800372e:	2b04      	cmp	r3, #4
 8003730:	d107      	bne.n	8003742 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003740:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	e06b      	b.n	800381e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374a:	781a      	ldrb	r2, [r3, #0]
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003756:	1c5a      	adds	r2, r3, #1
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003760:	b29b      	uxth	r3, r3
 8003762:	3b01      	subs	r3, #1
 8003764:	b29a      	uxth	r2, r3
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800376e:	3b01      	subs	r3, #1
 8003770:	b29a      	uxth	r2, r3
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	695b      	ldr	r3, [r3, #20]
 800377c:	f003 0304 	and.w	r3, r3, #4
 8003780:	2b04      	cmp	r3, #4
 8003782:	d11b      	bne.n	80037bc <HAL_I2C_Master_Transmit+0x188>
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003788:	2b00      	cmp	r3, #0
 800378a:	d017      	beq.n	80037bc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003790:	781a      	ldrb	r2, [r3, #0]
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800379c:	1c5a      	adds	r2, r3, #1
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	3b01      	subs	r3, #1
 80037aa:	b29a      	uxth	r2, r3
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037b4:	3b01      	subs	r3, #1
 80037b6:	b29a      	uxth	r2, r3
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037bc:	697a      	ldr	r2, [r7, #20]
 80037be:	6a39      	ldr	r1, [r7, #32]
 80037c0:	68f8      	ldr	r0, [r7, #12]
 80037c2:	f000 fe52 	bl	800446a <I2C_WaitOnBTFFlagUntilTimeout>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d00d      	beq.n	80037e8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d0:	2b04      	cmp	r3, #4
 80037d2:	d107      	bne.n	80037e4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037e2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e01a      	b.n	800381e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d194      	bne.n	800371a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2220      	movs	r2, #32
 8003804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2200      	movs	r2, #0
 800380c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003818:	2300      	movs	r3, #0
 800381a:	e000      	b.n	800381e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800381c:	2302      	movs	r3, #2
  }
}
 800381e:	4618      	mov	r0, r3
 8003820:	3718      	adds	r7, #24
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	00100002 	.word	0x00100002
 800382c:	ffff0000 	.word	0xffff0000

08003830 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b08c      	sub	sp, #48	; 0x30
 8003834:	af02      	add	r7, sp, #8
 8003836:	60f8      	str	r0, [r7, #12]
 8003838:	607a      	str	r2, [r7, #4]
 800383a:	461a      	mov	r2, r3
 800383c:	460b      	mov	r3, r1
 800383e:	817b      	strh	r3, [r7, #10]
 8003840:	4613      	mov	r3, r2
 8003842:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003844:	f7ff fa28 	bl	8002c98 <HAL_GetTick>
 8003848:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003850:	b2db      	uxtb	r3, r3
 8003852:	2b20      	cmp	r3, #32
 8003854:	f040 820b 	bne.w	8003c6e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800385a:	9300      	str	r3, [sp, #0]
 800385c:	2319      	movs	r3, #25
 800385e:	2201      	movs	r2, #1
 8003860:	497c      	ldr	r1, [pc, #496]	; (8003a54 <HAL_I2C_Master_Receive+0x224>)
 8003862:	68f8      	ldr	r0, [r7, #12]
 8003864:	f000 fcea 	bl	800423c <I2C_WaitOnFlagUntilTimeout>
 8003868:	4603      	mov	r3, r0
 800386a:	2b00      	cmp	r3, #0
 800386c:	d001      	beq.n	8003872 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800386e:	2302      	movs	r3, #2
 8003870:	e1fe      	b.n	8003c70 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003878:	2b01      	cmp	r3, #1
 800387a:	d101      	bne.n	8003880 <HAL_I2C_Master_Receive+0x50>
 800387c:	2302      	movs	r3, #2
 800387e:	e1f7      	b.n	8003c70 <HAL_I2C_Master_Receive+0x440>
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2201      	movs	r2, #1
 8003884:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 0301 	and.w	r3, r3, #1
 8003892:	2b01      	cmp	r3, #1
 8003894:	d007      	beq.n	80038a6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f042 0201 	orr.w	r2, r2, #1
 80038a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038b4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2222      	movs	r2, #34	; 0x22
 80038ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2210      	movs	r2, #16
 80038c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2200      	movs	r2, #0
 80038ca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	687a      	ldr	r2, [r7, #4]
 80038d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	893a      	ldrh	r2, [r7, #8]
 80038d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038dc:	b29a      	uxth	r2, r3
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	4a5c      	ldr	r2, [pc, #368]	; (8003a58 <HAL_I2C_Master_Receive+0x228>)
 80038e6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80038e8:	8979      	ldrh	r1, [r7, #10]
 80038ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80038ee:	68f8      	ldr	r0, [r7, #12]
 80038f0:	f000 fb40 	bl	8003f74 <I2C_MasterRequestRead>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d001      	beq.n	80038fe <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e1b8      	b.n	8003c70 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003902:	2b00      	cmp	r3, #0
 8003904:	d113      	bne.n	800392e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003906:	2300      	movs	r3, #0
 8003908:	623b      	str	r3, [r7, #32]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	695b      	ldr	r3, [r3, #20]
 8003910:	623b      	str	r3, [r7, #32]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	699b      	ldr	r3, [r3, #24]
 8003918:	623b      	str	r3, [r7, #32]
 800391a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800392a:	601a      	str	r2, [r3, #0]
 800392c:	e18c      	b.n	8003c48 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003932:	2b01      	cmp	r3, #1
 8003934:	d11b      	bne.n	800396e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003944:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003946:	2300      	movs	r3, #0
 8003948:	61fb      	str	r3, [r7, #28]
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	695b      	ldr	r3, [r3, #20]
 8003950:	61fb      	str	r3, [r7, #28]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	699b      	ldr	r3, [r3, #24]
 8003958:	61fb      	str	r3, [r7, #28]
 800395a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800396a:	601a      	str	r2, [r3, #0]
 800396c:	e16c      	b.n	8003c48 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003972:	2b02      	cmp	r3, #2
 8003974:	d11b      	bne.n	80039ae <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003984:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003994:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003996:	2300      	movs	r3, #0
 8003998:	61bb      	str	r3, [r7, #24]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	695b      	ldr	r3, [r3, #20]
 80039a0:	61bb      	str	r3, [r7, #24]
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	699b      	ldr	r3, [r3, #24]
 80039a8:	61bb      	str	r3, [r7, #24]
 80039aa:	69bb      	ldr	r3, [r7, #24]
 80039ac:	e14c      	b.n	8003c48 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80039bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039be:	2300      	movs	r3, #0
 80039c0:	617b      	str	r3, [r7, #20]
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	695b      	ldr	r3, [r3, #20]
 80039c8:	617b      	str	r3, [r7, #20]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	699b      	ldr	r3, [r3, #24]
 80039d0:	617b      	str	r3, [r7, #20]
 80039d2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80039d4:	e138      	b.n	8003c48 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039da:	2b03      	cmp	r3, #3
 80039dc:	f200 80f1 	bhi.w	8003bc2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d123      	bne.n	8003a30 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039ea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80039ec:	68f8      	ldr	r0, [r7, #12]
 80039ee:	f000 fd7d 	bl	80044ec <I2C_WaitOnRXNEFlagUntilTimeout>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d001      	beq.n	80039fc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	e139      	b.n	8003c70 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	691a      	ldr	r2, [r3, #16]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a06:	b2d2      	uxtb	r2, r2
 8003a08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a0e:	1c5a      	adds	r2, r3, #1
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a18:	3b01      	subs	r3, #1
 8003a1a:	b29a      	uxth	r2, r3
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a24:	b29b      	uxth	r3, r3
 8003a26:	3b01      	subs	r3, #1
 8003a28:	b29a      	uxth	r2, r3
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003a2e:	e10b      	b.n	8003c48 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d14e      	bne.n	8003ad6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a3a:	9300      	str	r3, [sp, #0]
 8003a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a3e:	2200      	movs	r2, #0
 8003a40:	4906      	ldr	r1, [pc, #24]	; (8003a5c <HAL_I2C_Master_Receive+0x22c>)
 8003a42:	68f8      	ldr	r0, [r7, #12]
 8003a44:	f000 fbfa 	bl	800423c <I2C_WaitOnFlagUntilTimeout>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d008      	beq.n	8003a60 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e10e      	b.n	8003c70 <HAL_I2C_Master_Receive+0x440>
 8003a52:	bf00      	nop
 8003a54:	00100002 	.word	0x00100002
 8003a58:	ffff0000 	.word	0xffff0000
 8003a5c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a6e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	691a      	ldr	r2, [r3, #16]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a7a:	b2d2      	uxtb	r2, r2
 8003a7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a82:	1c5a      	adds	r2, r3, #1
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a8c:	3b01      	subs	r3, #1
 8003a8e:	b29a      	uxth	r2, r3
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a98:	b29b      	uxth	r3, r3
 8003a9a:	3b01      	subs	r3, #1
 8003a9c:	b29a      	uxth	r2, r3
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	691a      	ldr	r2, [r3, #16]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aac:	b2d2      	uxtb	r2, r2
 8003aae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab4:	1c5a      	adds	r2, r3, #1
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	b29a      	uxth	r2, r3
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aca:	b29b      	uxth	r3, r3
 8003acc:	3b01      	subs	r3, #1
 8003ace:	b29a      	uxth	r2, r3
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003ad4:	e0b8      	b.n	8003c48 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad8:	9300      	str	r3, [sp, #0]
 8003ada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003adc:	2200      	movs	r2, #0
 8003ade:	4966      	ldr	r1, [pc, #408]	; (8003c78 <HAL_I2C_Master_Receive+0x448>)
 8003ae0:	68f8      	ldr	r0, [r7, #12]
 8003ae2:	f000 fbab 	bl	800423c <I2C_WaitOnFlagUntilTimeout>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d001      	beq.n	8003af0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	e0bf      	b.n	8003c70 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003afe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	691a      	ldr	r2, [r3, #16]
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b0a:	b2d2      	uxtb	r2, r2
 8003b0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b12:	1c5a      	adds	r2, r3, #1
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b1c:	3b01      	subs	r3, #1
 8003b1e:	b29a      	uxth	r2, r3
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b28:	b29b      	uxth	r3, r3
 8003b2a:	3b01      	subs	r3, #1
 8003b2c:	b29a      	uxth	r2, r3
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b34:	9300      	str	r3, [sp, #0]
 8003b36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b38:	2200      	movs	r2, #0
 8003b3a:	494f      	ldr	r1, [pc, #316]	; (8003c78 <HAL_I2C_Master_Receive+0x448>)
 8003b3c:	68f8      	ldr	r0, [r7, #12]
 8003b3e:	f000 fb7d 	bl	800423c <I2C_WaitOnFlagUntilTimeout>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d001      	beq.n	8003b4c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e091      	b.n	8003c70 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b5a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	691a      	ldr	r2, [r3, #16]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b66:	b2d2      	uxtb	r2, r2
 8003b68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b6e:	1c5a      	adds	r2, r3, #1
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b78:	3b01      	subs	r3, #1
 8003b7a:	b29a      	uxth	r2, r3
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b84:	b29b      	uxth	r3, r3
 8003b86:	3b01      	subs	r3, #1
 8003b88:	b29a      	uxth	r2, r3
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	691a      	ldr	r2, [r3, #16]
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b98:	b2d2      	uxtb	r2, r2
 8003b9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba0:	1c5a      	adds	r2, r3, #1
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003baa:	3b01      	subs	r3, #1
 8003bac:	b29a      	uxth	r2, r3
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	3b01      	subs	r3, #1
 8003bba:	b29a      	uxth	r2, r3
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003bc0:	e042      	b.n	8003c48 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bc4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003bc6:	68f8      	ldr	r0, [r7, #12]
 8003bc8:	f000 fc90 	bl	80044ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d001      	beq.n	8003bd6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e04c      	b.n	8003c70 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	691a      	ldr	r2, [r3, #16]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be0:	b2d2      	uxtb	r2, r2
 8003be2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be8:	1c5a      	adds	r2, r3, #1
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bf2:	3b01      	subs	r3, #1
 8003bf4:	b29a      	uxth	r2, r3
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	3b01      	subs	r3, #1
 8003c02:	b29a      	uxth	r2, r3
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	695b      	ldr	r3, [r3, #20]
 8003c0e:	f003 0304 	and.w	r3, r3, #4
 8003c12:	2b04      	cmp	r3, #4
 8003c14:	d118      	bne.n	8003c48 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	691a      	ldr	r2, [r3, #16]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c20:	b2d2      	uxtb	r2, r2
 8003c22:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c28:	1c5a      	adds	r2, r3, #1
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c32:	3b01      	subs	r3, #1
 8003c34:	b29a      	uxth	r2, r3
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	3b01      	subs	r3, #1
 8003c42:	b29a      	uxth	r2, r3
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	f47f aec2 	bne.w	80039d6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2220      	movs	r2, #32
 8003c56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	e000      	b.n	8003c70 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003c6e:	2302      	movs	r3, #2
  }
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	3728      	adds	r7, #40	; 0x28
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	00010004 	.word	0x00010004

08003c7c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b088      	sub	sp, #32
 8003c80:	af02      	add	r7, sp, #8
 8003c82:	60f8      	str	r0, [r7, #12]
 8003c84:	4608      	mov	r0, r1
 8003c86:	4611      	mov	r1, r2
 8003c88:	461a      	mov	r2, r3
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	817b      	strh	r3, [r7, #10]
 8003c8e:	460b      	mov	r3, r1
 8003c90:	813b      	strh	r3, [r7, #8]
 8003c92:	4613      	mov	r3, r2
 8003c94:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003c96:	f7fe ffff 	bl	8002c98 <HAL_GetTick>
 8003c9a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	2b20      	cmp	r3, #32
 8003ca6:	f040 80d9 	bne.w	8003e5c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	9300      	str	r3, [sp, #0]
 8003cae:	2319      	movs	r3, #25
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	496d      	ldr	r1, [pc, #436]	; (8003e68 <HAL_I2C_Mem_Write+0x1ec>)
 8003cb4:	68f8      	ldr	r0, [r7, #12]
 8003cb6:	f000 fac1 	bl	800423c <I2C_WaitOnFlagUntilTimeout>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d001      	beq.n	8003cc4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003cc0:	2302      	movs	r3, #2
 8003cc2:	e0cc      	b.n	8003e5e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d101      	bne.n	8003cd2 <HAL_I2C_Mem_Write+0x56>
 8003cce:	2302      	movs	r3, #2
 8003cd0:	e0c5      	b.n	8003e5e <HAL_I2C_Mem_Write+0x1e2>
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 0301 	and.w	r3, r3, #1
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d007      	beq.n	8003cf8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f042 0201 	orr.w	r2, r2, #1
 8003cf6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d06:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2221      	movs	r2, #33	; 0x21
 8003d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2240      	movs	r2, #64	; 0x40
 8003d14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	6a3a      	ldr	r2, [r7, #32]
 8003d22:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003d28:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d2e:	b29a      	uxth	r2, r3
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	4a4d      	ldr	r2, [pc, #308]	; (8003e6c <HAL_I2C_Mem_Write+0x1f0>)
 8003d38:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d3a:	88f8      	ldrh	r0, [r7, #6]
 8003d3c:	893a      	ldrh	r2, [r7, #8]
 8003d3e:	8979      	ldrh	r1, [r7, #10]
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	9301      	str	r3, [sp, #4]
 8003d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d46:	9300      	str	r3, [sp, #0]
 8003d48:	4603      	mov	r3, r0
 8003d4a:	68f8      	ldr	r0, [r7, #12]
 8003d4c:	f000 f9e0 	bl	8004110 <I2C_RequestMemoryWrite>
 8003d50:	4603      	mov	r3, r0
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d052      	beq.n	8003dfc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e081      	b.n	8003e5e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d5a:	697a      	ldr	r2, [r7, #20]
 8003d5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003d5e:	68f8      	ldr	r0, [r7, #12]
 8003d60:	f000 fb42 	bl	80043e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00d      	beq.n	8003d86 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6e:	2b04      	cmp	r3, #4
 8003d70:	d107      	bne.n	8003d82 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d80:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e06b      	b.n	8003e5e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8a:	781a      	ldrb	r2, [r3, #0]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d96:	1c5a      	adds	r2, r3, #1
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003da0:	3b01      	subs	r3, #1
 8003da2:	b29a      	uxth	r2, r3
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dac:	b29b      	uxth	r3, r3
 8003dae:	3b01      	subs	r3, #1
 8003db0:	b29a      	uxth	r2, r3
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	695b      	ldr	r3, [r3, #20]
 8003dbc:	f003 0304 	and.w	r3, r3, #4
 8003dc0:	2b04      	cmp	r3, #4
 8003dc2:	d11b      	bne.n	8003dfc <HAL_I2C_Mem_Write+0x180>
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d017      	beq.n	8003dfc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd0:	781a      	ldrb	r2, [r3, #0]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ddc:	1c5a      	adds	r2, r3, #1
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003de6:	3b01      	subs	r3, #1
 8003de8:	b29a      	uxth	r2, r3
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	3b01      	subs	r3, #1
 8003df6:	b29a      	uxth	r2, r3
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d1aa      	bne.n	8003d5a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e04:	697a      	ldr	r2, [r7, #20]
 8003e06:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003e08:	68f8      	ldr	r0, [r7, #12]
 8003e0a:	f000 fb2e 	bl	800446a <I2C_WaitOnBTFFlagUntilTimeout>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d00d      	beq.n	8003e30 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e18:	2b04      	cmp	r3, #4
 8003e1a:	d107      	bne.n	8003e2c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e2a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e016      	b.n	8003e5e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2220      	movs	r2, #32
 8003e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2200      	movs	r2, #0
 8003e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	e000      	b.n	8003e5e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003e5c:	2302      	movs	r3, #2
  }
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3718      	adds	r7, #24
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	00100002 	.word	0x00100002
 8003e6c:	ffff0000 	.word	0xffff0000

08003e70 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b088      	sub	sp, #32
 8003e74:	af02      	add	r7, sp, #8
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	607a      	str	r2, [r7, #4]
 8003e7a:	603b      	str	r3, [r7, #0]
 8003e7c:	460b      	mov	r3, r1
 8003e7e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e84:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	2b08      	cmp	r3, #8
 8003e8a:	d006      	beq.n	8003e9a <I2C_MasterRequestWrite+0x2a>
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d003      	beq.n	8003e9a <I2C_MasterRequestWrite+0x2a>
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003e98:	d108      	bne.n	8003eac <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ea8:	601a      	str	r2, [r3, #0]
 8003eaa:	e00b      	b.n	8003ec4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eb0:	2b12      	cmp	r3, #18
 8003eb2:	d107      	bne.n	8003ec4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ec2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	9300      	str	r3, [sp, #0]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ed0:	68f8      	ldr	r0, [r7, #12]
 8003ed2:	f000 f9b3 	bl	800423c <I2C_WaitOnFlagUntilTimeout>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d00d      	beq.n	8003ef8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ee6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003eea:	d103      	bne.n	8003ef4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ef2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e035      	b.n	8003f64 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	691b      	ldr	r3, [r3, #16]
 8003efc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f00:	d108      	bne.n	8003f14 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f02:	897b      	ldrh	r3, [r7, #10]
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	461a      	mov	r2, r3
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003f10:	611a      	str	r2, [r3, #16]
 8003f12:	e01b      	b.n	8003f4c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003f14:	897b      	ldrh	r3, [r7, #10]
 8003f16:	11db      	asrs	r3, r3, #7
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	f003 0306 	and.w	r3, r3, #6
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	f063 030f 	orn	r3, r3, #15
 8003f24:	b2da      	uxtb	r2, r3
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	490e      	ldr	r1, [pc, #56]	; (8003f6c <I2C_MasterRequestWrite+0xfc>)
 8003f32:	68f8      	ldr	r0, [r7, #12]
 8003f34:	f000 f9d9 	bl	80042ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d001      	beq.n	8003f42 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e010      	b.n	8003f64 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003f42:	897b      	ldrh	r3, [r7, #10]
 8003f44:	b2da      	uxtb	r2, r3
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	4907      	ldr	r1, [pc, #28]	; (8003f70 <I2C_MasterRequestWrite+0x100>)
 8003f52:	68f8      	ldr	r0, [r7, #12]
 8003f54:	f000 f9c9 	bl	80042ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d001      	beq.n	8003f62 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e000      	b.n	8003f64 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003f62:	2300      	movs	r3, #0
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	3718      	adds	r7, #24
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}
 8003f6c:	00010008 	.word	0x00010008
 8003f70:	00010002 	.word	0x00010002

08003f74 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b088      	sub	sp, #32
 8003f78:	af02      	add	r7, sp, #8
 8003f7a:	60f8      	str	r0, [r7, #12]
 8003f7c:	607a      	str	r2, [r7, #4]
 8003f7e:	603b      	str	r3, [r7, #0]
 8003f80:	460b      	mov	r3, r1
 8003f82:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f88:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003f98:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	2b08      	cmp	r3, #8
 8003f9e:	d006      	beq.n	8003fae <I2C_MasterRequestRead+0x3a>
 8003fa0:	697b      	ldr	r3, [r7, #20]
 8003fa2:	2b01      	cmp	r3, #1
 8003fa4:	d003      	beq.n	8003fae <I2C_MasterRequestRead+0x3a>
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003fac:	d108      	bne.n	8003fc0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003fbc:	601a      	str	r2, [r3, #0]
 8003fbe:	e00b      	b.n	8003fd8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fc4:	2b11      	cmp	r3, #17
 8003fc6:	d107      	bne.n	8003fd8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003fd6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	9300      	str	r3, [sp, #0]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003fe4:	68f8      	ldr	r0, [r7, #12]
 8003fe6:	f000 f929 	bl	800423c <I2C_WaitOnFlagUntilTimeout>
 8003fea:	4603      	mov	r3, r0
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d00d      	beq.n	800400c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ffa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ffe:	d103      	bne.n	8004008 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004006:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004008:	2303      	movs	r3, #3
 800400a:	e079      	b.n	8004100 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	691b      	ldr	r3, [r3, #16]
 8004010:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004014:	d108      	bne.n	8004028 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004016:	897b      	ldrh	r3, [r7, #10]
 8004018:	b2db      	uxtb	r3, r3
 800401a:	f043 0301 	orr.w	r3, r3, #1
 800401e:	b2da      	uxtb	r2, r3
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	611a      	str	r2, [r3, #16]
 8004026:	e05f      	b.n	80040e8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004028:	897b      	ldrh	r3, [r7, #10]
 800402a:	11db      	asrs	r3, r3, #7
 800402c:	b2db      	uxtb	r3, r3
 800402e:	f003 0306 	and.w	r3, r3, #6
 8004032:	b2db      	uxtb	r3, r3
 8004034:	f063 030f 	orn	r3, r3, #15
 8004038:	b2da      	uxtb	r2, r3
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	687a      	ldr	r2, [r7, #4]
 8004044:	4930      	ldr	r1, [pc, #192]	; (8004108 <I2C_MasterRequestRead+0x194>)
 8004046:	68f8      	ldr	r0, [r7, #12]
 8004048:	f000 f94f 	bl	80042ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d001      	beq.n	8004056 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e054      	b.n	8004100 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004056:	897b      	ldrh	r3, [r7, #10]
 8004058:	b2da      	uxtb	r2, r3
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	687a      	ldr	r2, [r7, #4]
 8004064:	4929      	ldr	r1, [pc, #164]	; (800410c <I2C_MasterRequestRead+0x198>)
 8004066:	68f8      	ldr	r0, [r7, #12]
 8004068:	f000 f93f 	bl	80042ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800406c:	4603      	mov	r3, r0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d001      	beq.n	8004076 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e044      	b.n	8004100 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004076:	2300      	movs	r3, #0
 8004078:	613b      	str	r3, [r7, #16]
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	695b      	ldr	r3, [r3, #20]
 8004080:	613b      	str	r3, [r7, #16]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	699b      	ldr	r3, [r3, #24]
 8004088:	613b      	str	r3, [r7, #16]
 800408a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800409a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	9300      	str	r3, [sp, #0]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80040a8:	68f8      	ldr	r0, [r7, #12]
 80040aa:	f000 f8c7 	bl	800423c <I2C_WaitOnFlagUntilTimeout>
 80040ae:	4603      	mov	r3, r0
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d00d      	beq.n	80040d0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040c2:	d103      	bne.n	80040cc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80040ca:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80040cc:	2303      	movs	r3, #3
 80040ce:	e017      	b.n	8004100 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80040d0:	897b      	ldrh	r3, [r7, #10]
 80040d2:	11db      	asrs	r3, r3, #7
 80040d4:	b2db      	uxtb	r3, r3
 80040d6:	f003 0306 	and.w	r3, r3, #6
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	f063 030e 	orn	r3, r3, #14
 80040e0:	b2da      	uxtb	r2, r3
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	687a      	ldr	r2, [r7, #4]
 80040ec:	4907      	ldr	r1, [pc, #28]	; (800410c <I2C_MasterRequestRead+0x198>)
 80040ee:	68f8      	ldr	r0, [r7, #12]
 80040f0:	f000 f8fb 	bl	80042ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040f4:	4603      	mov	r3, r0
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d001      	beq.n	80040fe <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e000      	b.n	8004100 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80040fe:	2300      	movs	r3, #0
}
 8004100:	4618      	mov	r0, r3
 8004102:	3718      	adds	r7, #24
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}
 8004108:	00010008 	.word	0x00010008
 800410c:	00010002 	.word	0x00010002

08004110 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b088      	sub	sp, #32
 8004114:	af02      	add	r7, sp, #8
 8004116:	60f8      	str	r0, [r7, #12]
 8004118:	4608      	mov	r0, r1
 800411a:	4611      	mov	r1, r2
 800411c:	461a      	mov	r2, r3
 800411e:	4603      	mov	r3, r0
 8004120:	817b      	strh	r3, [r7, #10]
 8004122:	460b      	mov	r3, r1
 8004124:	813b      	strh	r3, [r7, #8]
 8004126:	4613      	mov	r3, r2
 8004128:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004138:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800413a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800413c:	9300      	str	r3, [sp, #0]
 800413e:	6a3b      	ldr	r3, [r7, #32]
 8004140:	2200      	movs	r2, #0
 8004142:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004146:	68f8      	ldr	r0, [r7, #12]
 8004148:	f000 f878 	bl	800423c <I2C_WaitOnFlagUntilTimeout>
 800414c:	4603      	mov	r3, r0
 800414e:	2b00      	cmp	r3, #0
 8004150:	d00d      	beq.n	800416e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800415c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004160:	d103      	bne.n	800416a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004168:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e05f      	b.n	800422e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800416e:	897b      	ldrh	r3, [r7, #10]
 8004170:	b2db      	uxtb	r3, r3
 8004172:	461a      	mov	r2, r3
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800417c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800417e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004180:	6a3a      	ldr	r2, [r7, #32]
 8004182:	492d      	ldr	r1, [pc, #180]	; (8004238 <I2C_RequestMemoryWrite+0x128>)
 8004184:	68f8      	ldr	r0, [r7, #12]
 8004186:	f000 f8b0 	bl	80042ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800418a:	4603      	mov	r3, r0
 800418c:	2b00      	cmp	r3, #0
 800418e:	d001      	beq.n	8004194 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e04c      	b.n	800422e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004194:	2300      	movs	r3, #0
 8004196:	617b      	str	r3, [r7, #20]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	695b      	ldr	r3, [r3, #20]
 800419e:	617b      	str	r3, [r7, #20]
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	699b      	ldr	r3, [r3, #24]
 80041a6:	617b      	str	r3, [r7, #20]
 80041a8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041ac:	6a39      	ldr	r1, [r7, #32]
 80041ae:	68f8      	ldr	r0, [r7, #12]
 80041b0:	f000 f91a 	bl	80043e8 <I2C_WaitOnTXEFlagUntilTimeout>
 80041b4:	4603      	mov	r3, r0
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d00d      	beq.n	80041d6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041be:	2b04      	cmp	r3, #4
 80041c0:	d107      	bne.n	80041d2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041d0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e02b      	b.n	800422e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80041d6:	88fb      	ldrh	r3, [r7, #6]
 80041d8:	2b01      	cmp	r3, #1
 80041da:	d105      	bne.n	80041e8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041dc:	893b      	ldrh	r3, [r7, #8]
 80041de:	b2da      	uxtb	r2, r3
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	611a      	str	r2, [r3, #16]
 80041e6:	e021      	b.n	800422c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80041e8:	893b      	ldrh	r3, [r7, #8]
 80041ea:	0a1b      	lsrs	r3, r3, #8
 80041ec:	b29b      	uxth	r3, r3
 80041ee:	b2da      	uxtb	r2, r3
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041f8:	6a39      	ldr	r1, [r7, #32]
 80041fa:	68f8      	ldr	r0, [r7, #12]
 80041fc:	f000 f8f4 	bl	80043e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004200:	4603      	mov	r3, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	d00d      	beq.n	8004222 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800420a:	2b04      	cmp	r3, #4
 800420c:	d107      	bne.n	800421e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800421c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e005      	b.n	800422e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004222:	893b      	ldrh	r3, [r7, #8]
 8004224:	b2da      	uxtb	r2, r3
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800422c:	2300      	movs	r3, #0
}
 800422e:	4618      	mov	r0, r3
 8004230:	3718      	adds	r7, #24
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop
 8004238:	00010002 	.word	0x00010002

0800423c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b084      	sub	sp, #16
 8004240:	af00      	add	r7, sp, #0
 8004242:	60f8      	str	r0, [r7, #12]
 8004244:	60b9      	str	r1, [r7, #8]
 8004246:	603b      	str	r3, [r7, #0]
 8004248:	4613      	mov	r3, r2
 800424a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800424c:	e025      	b.n	800429a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004254:	d021      	beq.n	800429a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004256:	f7fe fd1f 	bl	8002c98 <HAL_GetTick>
 800425a:	4602      	mov	r2, r0
 800425c:	69bb      	ldr	r3, [r7, #24]
 800425e:	1ad3      	subs	r3, r2, r3
 8004260:	683a      	ldr	r2, [r7, #0]
 8004262:	429a      	cmp	r2, r3
 8004264:	d302      	bcc.n	800426c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d116      	bne.n	800429a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2200      	movs	r2, #0
 8004270:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2220      	movs	r2, #32
 8004276:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2200      	movs	r2, #0
 800427e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004286:	f043 0220 	orr.w	r2, r3, #32
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2200      	movs	r2, #0
 8004292:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e023      	b.n	80042e2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	0c1b      	lsrs	r3, r3, #16
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d10d      	bne.n	80042c0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	695b      	ldr	r3, [r3, #20]
 80042aa:	43da      	mvns	r2, r3
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	4013      	ands	r3, r2
 80042b0:	b29b      	uxth	r3, r3
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	bf0c      	ite	eq
 80042b6:	2301      	moveq	r3, #1
 80042b8:	2300      	movne	r3, #0
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	461a      	mov	r2, r3
 80042be:	e00c      	b.n	80042da <I2C_WaitOnFlagUntilTimeout+0x9e>
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	699b      	ldr	r3, [r3, #24]
 80042c6:	43da      	mvns	r2, r3
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	4013      	ands	r3, r2
 80042cc:	b29b      	uxth	r3, r3
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	bf0c      	ite	eq
 80042d2:	2301      	moveq	r3, #1
 80042d4:	2300      	movne	r3, #0
 80042d6:	b2db      	uxtb	r3, r3
 80042d8:	461a      	mov	r2, r3
 80042da:	79fb      	ldrb	r3, [r7, #7]
 80042dc:	429a      	cmp	r2, r3
 80042de:	d0b6      	beq.n	800424e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80042e0:	2300      	movs	r3, #0
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3710      	adds	r7, #16
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}

080042ea <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80042ea:	b580      	push	{r7, lr}
 80042ec:	b084      	sub	sp, #16
 80042ee:	af00      	add	r7, sp, #0
 80042f0:	60f8      	str	r0, [r7, #12]
 80042f2:	60b9      	str	r1, [r7, #8]
 80042f4:	607a      	str	r2, [r7, #4]
 80042f6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80042f8:	e051      	b.n	800439e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	695b      	ldr	r3, [r3, #20]
 8004300:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004304:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004308:	d123      	bne.n	8004352 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004318:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004322:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2200      	movs	r2, #0
 8004328:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2220      	movs	r2, #32
 800432e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2200      	movs	r2, #0
 8004336:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800433e:	f043 0204 	orr.w	r2, r3, #4
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2200      	movs	r2, #0
 800434a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	e046      	b.n	80043e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004358:	d021      	beq.n	800439e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800435a:	f7fe fc9d 	bl	8002c98 <HAL_GetTick>
 800435e:	4602      	mov	r2, r0
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	1ad3      	subs	r3, r2, r3
 8004364:	687a      	ldr	r2, [r7, #4]
 8004366:	429a      	cmp	r2, r3
 8004368:	d302      	bcc.n	8004370 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d116      	bne.n	800439e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2200      	movs	r2, #0
 8004374:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2220      	movs	r2, #32
 800437a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2200      	movs	r2, #0
 8004382:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800438a:	f043 0220 	orr.w	r2, r3, #32
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2200      	movs	r2, #0
 8004396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	e020      	b.n	80043e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	0c1b      	lsrs	r3, r3, #16
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d10c      	bne.n	80043c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	695b      	ldr	r3, [r3, #20]
 80043ae:	43da      	mvns	r2, r3
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	4013      	ands	r3, r2
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	bf14      	ite	ne
 80043ba:	2301      	movne	r3, #1
 80043bc:	2300      	moveq	r3, #0
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	e00b      	b.n	80043da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	699b      	ldr	r3, [r3, #24]
 80043c8:	43da      	mvns	r2, r3
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	4013      	ands	r3, r2
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	bf14      	ite	ne
 80043d4:	2301      	movne	r3, #1
 80043d6:	2300      	moveq	r3, #0
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d18d      	bne.n	80042fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80043de:	2300      	movs	r3, #0
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	3710      	adds	r7, #16
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}

080043e8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	60f8      	str	r0, [r7, #12]
 80043f0:	60b9      	str	r1, [r7, #8]
 80043f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043f4:	e02d      	b.n	8004452 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043f6:	68f8      	ldr	r0, [r7, #12]
 80043f8:	f000 f8ce 	bl	8004598 <I2C_IsAcknowledgeFailed>
 80043fc:	4603      	mov	r3, r0
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d001      	beq.n	8004406 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e02d      	b.n	8004462 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800440c:	d021      	beq.n	8004452 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800440e:	f7fe fc43 	bl	8002c98 <HAL_GetTick>
 8004412:	4602      	mov	r2, r0
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	1ad3      	subs	r3, r2, r3
 8004418:	68ba      	ldr	r2, [r7, #8]
 800441a:	429a      	cmp	r2, r3
 800441c:	d302      	bcc.n	8004424 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d116      	bne.n	8004452 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2200      	movs	r2, #0
 8004428:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2220      	movs	r2, #32
 800442e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2200      	movs	r2, #0
 8004436:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800443e:	f043 0220 	orr.w	r2, r3, #32
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2200      	movs	r2, #0
 800444a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e007      	b.n	8004462 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	695b      	ldr	r3, [r3, #20]
 8004458:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800445c:	2b80      	cmp	r3, #128	; 0x80
 800445e:	d1ca      	bne.n	80043f6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004460:	2300      	movs	r3, #0
}
 8004462:	4618      	mov	r0, r3
 8004464:	3710      	adds	r7, #16
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}

0800446a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800446a:	b580      	push	{r7, lr}
 800446c:	b084      	sub	sp, #16
 800446e:	af00      	add	r7, sp, #0
 8004470:	60f8      	str	r0, [r7, #12]
 8004472:	60b9      	str	r1, [r7, #8]
 8004474:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004476:	e02d      	b.n	80044d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004478:	68f8      	ldr	r0, [r7, #12]
 800447a:	f000 f88d 	bl	8004598 <I2C_IsAcknowledgeFailed>
 800447e:	4603      	mov	r3, r0
 8004480:	2b00      	cmp	r3, #0
 8004482:	d001      	beq.n	8004488 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e02d      	b.n	80044e4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800448e:	d021      	beq.n	80044d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004490:	f7fe fc02 	bl	8002c98 <HAL_GetTick>
 8004494:	4602      	mov	r2, r0
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	68ba      	ldr	r2, [r7, #8]
 800449c:	429a      	cmp	r2, r3
 800449e:	d302      	bcc.n	80044a6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d116      	bne.n	80044d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2200      	movs	r2, #0
 80044aa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2220      	movs	r2, #32
 80044b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2200      	movs	r2, #0
 80044b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044c0:	f043 0220 	orr.w	r2, r3, #32
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	2200      	movs	r2, #0
 80044cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	e007      	b.n	80044e4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	695b      	ldr	r3, [r3, #20]
 80044da:	f003 0304 	and.w	r3, r3, #4
 80044de:	2b04      	cmp	r3, #4
 80044e0:	d1ca      	bne.n	8004478 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80044e2:	2300      	movs	r3, #0
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3710      	adds	r7, #16
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b084      	sub	sp, #16
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	60f8      	str	r0, [r7, #12]
 80044f4:	60b9      	str	r1, [r7, #8]
 80044f6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80044f8:	e042      	b.n	8004580 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	695b      	ldr	r3, [r3, #20]
 8004500:	f003 0310 	and.w	r3, r3, #16
 8004504:	2b10      	cmp	r3, #16
 8004506:	d119      	bne.n	800453c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f06f 0210 	mvn.w	r2, #16
 8004510:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2200      	movs	r2, #0
 8004516:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2220      	movs	r2, #32
 800451c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2200      	movs	r2, #0
 8004524:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2200      	movs	r2, #0
 8004534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	e029      	b.n	8004590 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800453c:	f7fe fbac 	bl	8002c98 <HAL_GetTick>
 8004540:	4602      	mov	r2, r0
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	1ad3      	subs	r3, r2, r3
 8004546:	68ba      	ldr	r2, [r7, #8]
 8004548:	429a      	cmp	r2, r3
 800454a:	d302      	bcc.n	8004552 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d116      	bne.n	8004580 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	2200      	movs	r2, #0
 8004556:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2220      	movs	r2, #32
 800455c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2200      	movs	r2, #0
 8004564:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800456c:	f043 0220 	orr.w	r2, r3, #32
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2200      	movs	r2, #0
 8004578:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	e007      	b.n	8004590 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	695b      	ldr	r3, [r3, #20]
 8004586:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800458a:	2b40      	cmp	r3, #64	; 0x40
 800458c:	d1b5      	bne.n	80044fa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800458e:	2300      	movs	r3, #0
}
 8004590:	4618      	mov	r0, r3
 8004592:	3710      	adds	r7, #16
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}

08004598 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004598:	b480      	push	{r7}
 800459a:	b083      	sub	sp, #12
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	695b      	ldr	r3, [r3, #20]
 80045a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045ae:	d11b      	bne.n	80045e8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80045b8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2200      	movs	r2, #0
 80045be:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2220      	movs	r2, #32
 80045c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2200      	movs	r2, #0
 80045cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d4:	f043 0204 	orr.w	r2, r3, #4
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	e000      	b.n	80045ea <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80045e8:	2300      	movs	r3, #0
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	370c      	adds	r7, #12
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr
	...

080045f8 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b083      	sub	sp, #12
 80045fc:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80045fe:	4b06      	ldr	r3, [pc, #24]	; (8004618 <HAL_PWR_EnableBkUpAccess+0x20>)
 8004600:	2201      	movs	r2, #1
 8004602:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8004604:	4b05      	ldr	r3, [pc, #20]	; (800461c <HAL_PWR_EnableBkUpAccess+0x24>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 800460a:	687b      	ldr	r3, [r7, #4]
}
 800460c:	bf00      	nop
 800460e:	370c      	adds	r7, #12
 8004610:	46bd      	mov	sp, r7
 8004612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004616:	4770      	bx	lr
 8004618:	420e0020 	.word	0x420e0020
 800461c:	40007000 	.word	0x40007000

08004620 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8004626:	4b06      	ldr	r3, [pc, #24]	; (8004640 <HAL_PWR_DisableBkUpAccess+0x20>)
 8004628:	2200      	movs	r2, #0
 800462a:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 800462c:	4b05      	ldr	r3, [pc, #20]	; (8004644 <HAL_PWR_DisableBkUpAccess+0x24>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8004632:	687b      	ldr	r3, [r7, #4]
}
 8004634:	bf00      	nop
 8004636:	370c      	adds	r7, #12
 8004638:	46bd      	mov	sp, r7
 800463a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463e:	4770      	bx	lr
 8004640:	420e0020 	.word	0x420e0020
 8004644:	40007000 	.word	0x40007000

08004648 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b086      	sub	sp, #24
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d101      	bne.n	800465a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e267      	b.n	8004b2a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 0301 	and.w	r3, r3, #1
 8004662:	2b00      	cmp	r3, #0
 8004664:	d075      	beq.n	8004752 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004666:	4b88      	ldr	r3, [pc, #544]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	f003 030c 	and.w	r3, r3, #12
 800466e:	2b04      	cmp	r3, #4
 8004670:	d00c      	beq.n	800468c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004672:	4b85      	ldr	r3, [pc, #532]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800467a:	2b08      	cmp	r3, #8
 800467c:	d112      	bne.n	80046a4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800467e:	4b82      	ldr	r3, [pc, #520]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004686:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800468a:	d10b      	bne.n	80046a4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800468c:	4b7e      	ldr	r3, [pc, #504]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004694:	2b00      	cmp	r3, #0
 8004696:	d05b      	beq.n	8004750 <HAL_RCC_OscConfig+0x108>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d157      	bne.n	8004750 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e242      	b.n	8004b2a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046ac:	d106      	bne.n	80046bc <HAL_RCC_OscConfig+0x74>
 80046ae:	4b76      	ldr	r3, [pc, #472]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a75      	ldr	r2, [pc, #468]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 80046b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046b8:	6013      	str	r3, [r2, #0]
 80046ba:	e01d      	b.n	80046f8 <HAL_RCC_OscConfig+0xb0>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80046c4:	d10c      	bne.n	80046e0 <HAL_RCC_OscConfig+0x98>
 80046c6:	4b70      	ldr	r3, [pc, #448]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a6f      	ldr	r2, [pc, #444]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 80046cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80046d0:	6013      	str	r3, [r2, #0]
 80046d2:	4b6d      	ldr	r3, [pc, #436]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a6c      	ldr	r2, [pc, #432]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 80046d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046dc:	6013      	str	r3, [r2, #0]
 80046de:	e00b      	b.n	80046f8 <HAL_RCC_OscConfig+0xb0>
 80046e0:	4b69      	ldr	r3, [pc, #420]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a68      	ldr	r2, [pc, #416]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 80046e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046ea:	6013      	str	r3, [r2, #0]
 80046ec:	4b66      	ldr	r3, [pc, #408]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a65      	ldr	r2, [pc, #404]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 80046f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80046f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d013      	beq.n	8004728 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004700:	f7fe faca 	bl	8002c98 <HAL_GetTick>
 8004704:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004706:	e008      	b.n	800471a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004708:	f7fe fac6 	bl	8002c98 <HAL_GetTick>
 800470c:	4602      	mov	r2, r0
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	1ad3      	subs	r3, r2, r3
 8004712:	2b64      	cmp	r3, #100	; 0x64
 8004714:	d901      	bls.n	800471a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004716:	2303      	movs	r3, #3
 8004718:	e207      	b.n	8004b2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800471a:	4b5b      	ldr	r3, [pc, #364]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004722:	2b00      	cmp	r3, #0
 8004724:	d0f0      	beq.n	8004708 <HAL_RCC_OscConfig+0xc0>
 8004726:	e014      	b.n	8004752 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004728:	f7fe fab6 	bl	8002c98 <HAL_GetTick>
 800472c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800472e:	e008      	b.n	8004742 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004730:	f7fe fab2 	bl	8002c98 <HAL_GetTick>
 8004734:	4602      	mov	r2, r0
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	2b64      	cmp	r3, #100	; 0x64
 800473c:	d901      	bls.n	8004742 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800473e:	2303      	movs	r3, #3
 8004740:	e1f3      	b.n	8004b2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004742:	4b51      	ldr	r3, [pc, #324]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d1f0      	bne.n	8004730 <HAL_RCC_OscConfig+0xe8>
 800474e:	e000      	b.n	8004752 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004750:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f003 0302 	and.w	r3, r3, #2
 800475a:	2b00      	cmp	r3, #0
 800475c:	d063      	beq.n	8004826 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800475e:	4b4a      	ldr	r3, [pc, #296]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	f003 030c 	and.w	r3, r3, #12
 8004766:	2b00      	cmp	r3, #0
 8004768:	d00b      	beq.n	8004782 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800476a:	4b47      	ldr	r3, [pc, #284]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004772:	2b08      	cmp	r3, #8
 8004774:	d11c      	bne.n	80047b0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004776:	4b44      	ldr	r3, [pc, #272]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800477e:	2b00      	cmp	r3, #0
 8004780:	d116      	bne.n	80047b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004782:	4b41      	ldr	r3, [pc, #260]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 0302 	and.w	r3, r3, #2
 800478a:	2b00      	cmp	r3, #0
 800478c:	d005      	beq.n	800479a <HAL_RCC_OscConfig+0x152>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	68db      	ldr	r3, [r3, #12]
 8004792:	2b01      	cmp	r3, #1
 8004794:	d001      	beq.n	800479a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e1c7      	b.n	8004b2a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800479a:	4b3b      	ldr	r3, [pc, #236]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	691b      	ldr	r3, [r3, #16]
 80047a6:	00db      	lsls	r3, r3, #3
 80047a8:	4937      	ldr	r1, [pc, #220]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 80047aa:	4313      	orrs	r3, r2
 80047ac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047ae:	e03a      	b.n	8004826 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	68db      	ldr	r3, [r3, #12]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d020      	beq.n	80047fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047b8:	4b34      	ldr	r3, [pc, #208]	; (800488c <HAL_RCC_OscConfig+0x244>)
 80047ba:	2201      	movs	r2, #1
 80047bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047be:	f7fe fa6b 	bl	8002c98 <HAL_GetTick>
 80047c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047c4:	e008      	b.n	80047d8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80047c6:	f7fe fa67 	bl	8002c98 <HAL_GetTick>
 80047ca:	4602      	mov	r2, r0
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	1ad3      	subs	r3, r2, r3
 80047d0:	2b02      	cmp	r3, #2
 80047d2:	d901      	bls.n	80047d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80047d4:	2303      	movs	r3, #3
 80047d6:	e1a8      	b.n	8004b2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047d8:	4b2b      	ldr	r3, [pc, #172]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0302 	and.w	r3, r3, #2
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d0f0      	beq.n	80047c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047e4:	4b28      	ldr	r3, [pc, #160]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	691b      	ldr	r3, [r3, #16]
 80047f0:	00db      	lsls	r3, r3, #3
 80047f2:	4925      	ldr	r1, [pc, #148]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 80047f4:	4313      	orrs	r3, r2
 80047f6:	600b      	str	r3, [r1, #0]
 80047f8:	e015      	b.n	8004826 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047fa:	4b24      	ldr	r3, [pc, #144]	; (800488c <HAL_RCC_OscConfig+0x244>)
 80047fc:	2200      	movs	r2, #0
 80047fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004800:	f7fe fa4a 	bl	8002c98 <HAL_GetTick>
 8004804:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004806:	e008      	b.n	800481a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004808:	f7fe fa46 	bl	8002c98 <HAL_GetTick>
 800480c:	4602      	mov	r2, r0
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	2b02      	cmp	r3, #2
 8004814:	d901      	bls.n	800481a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004816:	2303      	movs	r3, #3
 8004818:	e187      	b.n	8004b2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800481a:	4b1b      	ldr	r3, [pc, #108]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 0302 	and.w	r3, r3, #2
 8004822:	2b00      	cmp	r3, #0
 8004824:	d1f0      	bne.n	8004808 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f003 0308 	and.w	r3, r3, #8
 800482e:	2b00      	cmp	r3, #0
 8004830:	d036      	beq.n	80048a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	695b      	ldr	r3, [r3, #20]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d016      	beq.n	8004868 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800483a:	4b15      	ldr	r3, [pc, #84]	; (8004890 <HAL_RCC_OscConfig+0x248>)
 800483c:	2201      	movs	r2, #1
 800483e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004840:	f7fe fa2a 	bl	8002c98 <HAL_GetTick>
 8004844:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004846:	e008      	b.n	800485a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004848:	f7fe fa26 	bl	8002c98 <HAL_GetTick>
 800484c:	4602      	mov	r2, r0
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	2b02      	cmp	r3, #2
 8004854:	d901      	bls.n	800485a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004856:	2303      	movs	r3, #3
 8004858:	e167      	b.n	8004b2a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800485a:	4b0b      	ldr	r3, [pc, #44]	; (8004888 <HAL_RCC_OscConfig+0x240>)
 800485c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800485e:	f003 0302 	and.w	r3, r3, #2
 8004862:	2b00      	cmp	r3, #0
 8004864:	d0f0      	beq.n	8004848 <HAL_RCC_OscConfig+0x200>
 8004866:	e01b      	b.n	80048a0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004868:	4b09      	ldr	r3, [pc, #36]	; (8004890 <HAL_RCC_OscConfig+0x248>)
 800486a:	2200      	movs	r2, #0
 800486c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800486e:	f7fe fa13 	bl	8002c98 <HAL_GetTick>
 8004872:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004874:	e00e      	b.n	8004894 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004876:	f7fe fa0f 	bl	8002c98 <HAL_GetTick>
 800487a:	4602      	mov	r2, r0
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	1ad3      	subs	r3, r2, r3
 8004880:	2b02      	cmp	r3, #2
 8004882:	d907      	bls.n	8004894 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004884:	2303      	movs	r3, #3
 8004886:	e150      	b.n	8004b2a <HAL_RCC_OscConfig+0x4e2>
 8004888:	40023800 	.word	0x40023800
 800488c:	42470000 	.word	0x42470000
 8004890:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004894:	4b88      	ldr	r3, [pc, #544]	; (8004ab8 <HAL_RCC_OscConfig+0x470>)
 8004896:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004898:	f003 0302 	and.w	r3, r3, #2
 800489c:	2b00      	cmp	r3, #0
 800489e:	d1ea      	bne.n	8004876 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f003 0304 	and.w	r3, r3, #4
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	f000 8097 	beq.w	80049dc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048ae:	2300      	movs	r3, #0
 80048b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048b2:	4b81      	ldr	r3, [pc, #516]	; (8004ab8 <HAL_RCC_OscConfig+0x470>)
 80048b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d10f      	bne.n	80048de <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048be:	2300      	movs	r3, #0
 80048c0:	60bb      	str	r3, [r7, #8]
 80048c2:	4b7d      	ldr	r3, [pc, #500]	; (8004ab8 <HAL_RCC_OscConfig+0x470>)
 80048c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c6:	4a7c      	ldr	r2, [pc, #496]	; (8004ab8 <HAL_RCC_OscConfig+0x470>)
 80048c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048cc:	6413      	str	r3, [r2, #64]	; 0x40
 80048ce:	4b7a      	ldr	r3, [pc, #488]	; (8004ab8 <HAL_RCC_OscConfig+0x470>)
 80048d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048d6:	60bb      	str	r3, [r7, #8]
 80048d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048da:	2301      	movs	r3, #1
 80048dc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048de:	4b77      	ldr	r3, [pc, #476]	; (8004abc <HAL_RCC_OscConfig+0x474>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d118      	bne.n	800491c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048ea:	4b74      	ldr	r3, [pc, #464]	; (8004abc <HAL_RCC_OscConfig+0x474>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a73      	ldr	r2, [pc, #460]	; (8004abc <HAL_RCC_OscConfig+0x474>)
 80048f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048f6:	f7fe f9cf 	bl	8002c98 <HAL_GetTick>
 80048fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048fc:	e008      	b.n	8004910 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048fe:	f7fe f9cb 	bl	8002c98 <HAL_GetTick>
 8004902:	4602      	mov	r2, r0
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	1ad3      	subs	r3, r2, r3
 8004908:	2b02      	cmp	r3, #2
 800490a:	d901      	bls.n	8004910 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800490c:	2303      	movs	r3, #3
 800490e:	e10c      	b.n	8004b2a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004910:	4b6a      	ldr	r3, [pc, #424]	; (8004abc <HAL_RCC_OscConfig+0x474>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004918:	2b00      	cmp	r3, #0
 800491a:	d0f0      	beq.n	80048fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	2b01      	cmp	r3, #1
 8004922:	d106      	bne.n	8004932 <HAL_RCC_OscConfig+0x2ea>
 8004924:	4b64      	ldr	r3, [pc, #400]	; (8004ab8 <HAL_RCC_OscConfig+0x470>)
 8004926:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004928:	4a63      	ldr	r2, [pc, #396]	; (8004ab8 <HAL_RCC_OscConfig+0x470>)
 800492a:	f043 0301 	orr.w	r3, r3, #1
 800492e:	6713      	str	r3, [r2, #112]	; 0x70
 8004930:	e01c      	b.n	800496c <HAL_RCC_OscConfig+0x324>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	2b05      	cmp	r3, #5
 8004938:	d10c      	bne.n	8004954 <HAL_RCC_OscConfig+0x30c>
 800493a:	4b5f      	ldr	r3, [pc, #380]	; (8004ab8 <HAL_RCC_OscConfig+0x470>)
 800493c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800493e:	4a5e      	ldr	r2, [pc, #376]	; (8004ab8 <HAL_RCC_OscConfig+0x470>)
 8004940:	f043 0304 	orr.w	r3, r3, #4
 8004944:	6713      	str	r3, [r2, #112]	; 0x70
 8004946:	4b5c      	ldr	r3, [pc, #368]	; (8004ab8 <HAL_RCC_OscConfig+0x470>)
 8004948:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800494a:	4a5b      	ldr	r2, [pc, #364]	; (8004ab8 <HAL_RCC_OscConfig+0x470>)
 800494c:	f043 0301 	orr.w	r3, r3, #1
 8004950:	6713      	str	r3, [r2, #112]	; 0x70
 8004952:	e00b      	b.n	800496c <HAL_RCC_OscConfig+0x324>
 8004954:	4b58      	ldr	r3, [pc, #352]	; (8004ab8 <HAL_RCC_OscConfig+0x470>)
 8004956:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004958:	4a57      	ldr	r2, [pc, #348]	; (8004ab8 <HAL_RCC_OscConfig+0x470>)
 800495a:	f023 0301 	bic.w	r3, r3, #1
 800495e:	6713      	str	r3, [r2, #112]	; 0x70
 8004960:	4b55      	ldr	r3, [pc, #340]	; (8004ab8 <HAL_RCC_OscConfig+0x470>)
 8004962:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004964:	4a54      	ldr	r2, [pc, #336]	; (8004ab8 <HAL_RCC_OscConfig+0x470>)
 8004966:	f023 0304 	bic.w	r3, r3, #4
 800496a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d015      	beq.n	80049a0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004974:	f7fe f990 	bl	8002c98 <HAL_GetTick>
 8004978:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800497a:	e00a      	b.n	8004992 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800497c:	f7fe f98c 	bl	8002c98 <HAL_GetTick>
 8004980:	4602      	mov	r2, r0
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	1ad3      	subs	r3, r2, r3
 8004986:	f241 3288 	movw	r2, #5000	; 0x1388
 800498a:	4293      	cmp	r3, r2
 800498c:	d901      	bls.n	8004992 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800498e:	2303      	movs	r3, #3
 8004990:	e0cb      	b.n	8004b2a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004992:	4b49      	ldr	r3, [pc, #292]	; (8004ab8 <HAL_RCC_OscConfig+0x470>)
 8004994:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004996:	f003 0302 	and.w	r3, r3, #2
 800499a:	2b00      	cmp	r3, #0
 800499c:	d0ee      	beq.n	800497c <HAL_RCC_OscConfig+0x334>
 800499e:	e014      	b.n	80049ca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049a0:	f7fe f97a 	bl	8002c98 <HAL_GetTick>
 80049a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049a6:	e00a      	b.n	80049be <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049a8:	f7fe f976 	bl	8002c98 <HAL_GetTick>
 80049ac:	4602      	mov	r2, r0
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d901      	bls.n	80049be <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80049ba:	2303      	movs	r3, #3
 80049bc:	e0b5      	b.n	8004b2a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049be:	4b3e      	ldr	r3, [pc, #248]	; (8004ab8 <HAL_RCC_OscConfig+0x470>)
 80049c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049c2:	f003 0302 	and.w	r3, r3, #2
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d1ee      	bne.n	80049a8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049ca:	7dfb      	ldrb	r3, [r7, #23]
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d105      	bne.n	80049dc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049d0:	4b39      	ldr	r3, [pc, #228]	; (8004ab8 <HAL_RCC_OscConfig+0x470>)
 80049d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d4:	4a38      	ldr	r2, [pc, #224]	; (8004ab8 <HAL_RCC_OscConfig+0x470>)
 80049d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049da:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	699b      	ldr	r3, [r3, #24]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	f000 80a1 	beq.w	8004b28 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80049e6:	4b34      	ldr	r3, [pc, #208]	; (8004ab8 <HAL_RCC_OscConfig+0x470>)
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	f003 030c 	and.w	r3, r3, #12
 80049ee:	2b08      	cmp	r3, #8
 80049f0:	d05c      	beq.n	8004aac <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	699b      	ldr	r3, [r3, #24]
 80049f6:	2b02      	cmp	r3, #2
 80049f8:	d141      	bne.n	8004a7e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049fa:	4b31      	ldr	r3, [pc, #196]	; (8004ac0 <HAL_RCC_OscConfig+0x478>)
 80049fc:	2200      	movs	r2, #0
 80049fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a00:	f7fe f94a 	bl	8002c98 <HAL_GetTick>
 8004a04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a06:	e008      	b.n	8004a1a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a08:	f7fe f946 	bl	8002c98 <HAL_GetTick>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	2b02      	cmp	r3, #2
 8004a14:	d901      	bls.n	8004a1a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004a16:	2303      	movs	r3, #3
 8004a18:	e087      	b.n	8004b2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a1a:	4b27      	ldr	r3, [pc, #156]	; (8004ab8 <HAL_RCC_OscConfig+0x470>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d1f0      	bne.n	8004a08 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	69da      	ldr	r2, [r3, #28]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6a1b      	ldr	r3, [r3, #32]
 8004a2e:	431a      	orrs	r2, r3
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a34:	019b      	lsls	r3, r3, #6
 8004a36:	431a      	orrs	r2, r3
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a3c:	085b      	lsrs	r3, r3, #1
 8004a3e:	3b01      	subs	r3, #1
 8004a40:	041b      	lsls	r3, r3, #16
 8004a42:	431a      	orrs	r2, r3
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a48:	061b      	lsls	r3, r3, #24
 8004a4a:	491b      	ldr	r1, [pc, #108]	; (8004ab8 <HAL_RCC_OscConfig+0x470>)
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a50:	4b1b      	ldr	r3, [pc, #108]	; (8004ac0 <HAL_RCC_OscConfig+0x478>)
 8004a52:	2201      	movs	r2, #1
 8004a54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a56:	f7fe f91f 	bl	8002c98 <HAL_GetTick>
 8004a5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a5c:	e008      	b.n	8004a70 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a5e:	f7fe f91b 	bl	8002c98 <HAL_GetTick>
 8004a62:	4602      	mov	r2, r0
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	1ad3      	subs	r3, r2, r3
 8004a68:	2b02      	cmp	r3, #2
 8004a6a:	d901      	bls.n	8004a70 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004a6c:	2303      	movs	r3, #3
 8004a6e:	e05c      	b.n	8004b2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a70:	4b11      	ldr	r3, [pc, #68]	; (8004ab8 <HAL_RCC_OscConfig+0x470>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d0f0      	beq.n	8004a5e <HAL_RCC_OscConfig+0x416>
 8004a7c:	e054      	b.n	8004b28 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a7e:	4b10      	ldr	r3, [pc, #64]	; (8004ac0 <HAL_RCC_OscConfig+0x478>)
 8004a80:	2200      	movs	r2, #0
 8004a82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a84:	f7fe f908 	bl	8002c98 <HAL_GetTick>
 8004a88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a8a:	e008      	b.n	8004a9e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a8c:	f7fe f904 	bl	8002c98 <HAL_GetTick>
 8004a90:	4602      	mov	r2, r0
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	1ad3      	subs	r3, r2, r3
 8004a96:	2b02      	cmp	r3, #2
 8004a98:	d901      	bls.n	8004a9e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004a9a:	2303      	movs	r3, #3
 8004a9c:	e045      	b.n	8004b2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a9e:	4b06      	ldr	r3, [pc, #24]	; (8004ab8 <HAL_RCC_OscConfig+0x470>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d1f0      	bne.n	8004a8c <HAL_RCC_OscConfig+0x444>
 8004aaa:	e03d      	b.n	8004b28 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	699b      	ldr	r3, [r3, #24]
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d107      	bne.n	8004ac4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e038      	b.n	8004b2a <HAL_RCC_OscConfig+0x4e2>
 8004ab8:	40023800 	.word	0x40023800
 8004abc:	40007000 	.word	0x40007000
 8004ac0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004ac4:	4b1b      	ldr	r3, [pc, #108]	; (8004b34 <HAL_RCC_OscConfig+0x4ec>)
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	699b      	ldr	r3, [r3, #24]
 8004ace:	2b01      	cmp	r3, #1
 8004ad0:	d028      	beq.n	8004b24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004adc:	429a      	cmp	r2, r3
 8004ade:	d121      	bne.n	8004b24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004aea:	429a      	cmp	r2, r3
 8004aec:	d11a      	bne.n	8004b24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004aee:	68fa      	ldr	r2, [r7, #12]
 8004af0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004af4:	4013      	ands	r3, r2
 8004af6:	687a      	ldr	r2, [r7, #4]
 8004af8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004afa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d111      	bne.n	8004b24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b0a:	085b      	lsrs	r3, r3, #1
 8004b0c:	3b01      	subs	r3, #1
 8004b0e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d107      	bne.n	8004b24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b1e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b20:	429a      	cmp	r2, r3
 8004b22:	d001      	beq.n	8004b28 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004b24:	2301      	movs	r3, #1
 8004b26:	e000      	b.n	8004b2a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004b28:	2300      	movs	r3, #0
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3718      	adds	r7, #24
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	bf00      	nop
 8004b34:	40023800 	.word	0x40023800

08004b38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b084      	sub	sp, #16
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d101      	bne.n	8004b4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e0cc      	b.n	8004ce6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b4c:	4b68      	ldr	r3, [pc, #416]	; (8004cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f003 0307 	and.w	r3, r3, #7
 8004b54:	683a      	ldr	r2, [r7, #0]
 8004b56:	429a      	cmp	r2, r3
 8004b58:	d90c      	bls.n	8004b74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b5a:	4b65      	ldr	r3, [pc, #404]	; (8004cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b5c:	683a      	ldr	r2, [r7, #0]
 8004b5e:	b2d2      	uxtb	r2, r2
 8004b60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b62:	4b63      	ldr	r3, [pc, #396]	; (8004cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 0307 	and.w	r3, r3, #7
 8004b6a:	683a      	ldr	r2, [r7, #0]
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	d001      	beq.n	8004b74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	e0b8      	b.n	8004ce6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 0302 	and.w	r3, r3, #2
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d020      	beq.n	8004bc2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0304 	and.w	r3, r3, #4
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d005      	beq.n	8004b98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b8c:	4b59      	ldr	r3, [pc, #356]	; (8004cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	4a58      	ldr	r2, [pc, #352]	; (8004cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b92:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004b96:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 0308 	and.w	r3, r3, #8
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d005      	beq.n	8004bb0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ba4:	4b53      	ldr	r3, [pc, #332]	; (8004cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	4a52      	ldr	r2, [pc, #328]	; (8004cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004baa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004bae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bb0:	4b50      	ldr	r3, [pc, #320]	; (8004cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	494d      	ldr	r1, [pc, #308]	; (8004cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 0301 	and.w	r3, r3, #1
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d044      	beq.n	8004c58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d107      	bne.n	8004be6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bd6:	4b47      	ldr	r3, [pc, #284]	; (8004cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d119      	bne.n	8004c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e07f      	b.n	8004ce6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	2b02      	cmp	r3, #2
 8004bec:	d003      	beq.n	8004bf6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004bf2:	2b03      	cmp	r3, #3
 8004bf4:	d107      	bne.n	8004c06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bf6:	4b3f      	ldr	r3, [pc, #252]	; (8004cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d109      	bne.n	8004c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	e06f      	b.n	8004ce6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c06:	4b3b      	ldr	r3, [pc, #236]	; (8004cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 0302 	and.w	r3, r3, #2
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d101      	bne.n	8004c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
 8004c14:	e067      	b.n	8004ce6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c16:	4b37      	ldr	r3, [pc, #220]	; (8004cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	f023 0203 	bic.w	r2, r3, #3
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	4934      	ldr	r1, [pc, #208]	; (8004cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c24:	4313      	orrs	r3, r2
 8004c26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c28:	f7fe f836 	bl	8002c98 <HAL_GetTick>
 8004c2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c2e:	e00a      	b.n	8004c46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c30:	f7fe f832 	bl	8002c98 <HAL_GetTick>
 8004c34:	4602      	mov	r2, r0
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	1ad3      	subs	r3, r2, r3
 8004c3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d901      	bls.n	8004c46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004c42:	2303      	movs	r3, #3
 8004c44:	e04f      	b.n	8004ce6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c46:	4b2b      	ldr	r3, [pc, #172]	; (8004cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	f003 020c 	and.w	r2, r3, #12
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	009b      	lsls	r3, r3, #2
 8004c54:	429a      	cmp	r2, r3
 8004c56:	d1eb      	bne.n	8004c30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c58:	4b25      	ldr	r3, [pc, #148]	; (8004cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 0307 	and.w	r3, r3, #7
 8004c60:	683a      	ldr	r2, [r7, #0]
 8004c62:	429a      	cmp	r2, r3
 8004c64:	d20c      	bcs.n	8004c80 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c66:	4b22      	ldr	r3, [pc, #136]	; (8004cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c68:	683a      	ldr	r2, [r7, #0]
 8004c6a:	b2d2      	uxtb	r2, r2
 8004c6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c6e:	4b20      	ldr	r3, [pc, #128]	; (8004cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f003 0307 	and.w	r3, r3, #7
 8004c76:	683a      	ldr	r2, [r7, #0]
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d001      	beq.n	8004c80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	e032      	b.n	8004ce6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f003 0304 	and.w	r3, r3, #4
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d008      	beq.n	8004c9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c8c:	4b19      	ldr	r3, [pc, #100]	; (8004cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	68db      	ldr	r3, [r3, #12]
 8004c98:	4916      	ldr	r1, [pc, #88]	; (8004cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f003 0308 	and.w	r3, r3, #8
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d009      	beq.n	8004cbe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004caa:	4b12      	ldr	r3, [pc, #72]	; (8004cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	691b      	ldr	r3, [r3, #16]
 8004cb6:	00db      	lsls	r3, r3, #3
 8004cb8:	490e      	ldr	r1, [pc, #56]	; (8004cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004cbe:	f000 f821 	bl	8004d04 <HAL_RCC_GetSysClockFreq>
 8004cc2:	4602      	mov	r2, r0
 8004cc4:	4b0b      	ldr	r3, [pc, #44]	; (8004cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	091b      	lsrs	r3, r3, #4
 8004cca:	f003 030f 	and.w	r3, r3, #15
 8004cce:	490a      	ldr	r1, [pc, #40]	; (8004cf8 <HAL_RCC_ClockConfig+0x1c0>)
 8004cd0:	5ccb      	ldrb	r3, [r1, r3]
 8004cd2:	fa22 f303 	lsr.w	r3, r2, r3
 8004cd6:	4a09      	ldr	r2, [pc, #36]	; (8004cfc <HAL_RCC_ClockConfig+0x1c4>)
 8004cd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004cda:	4b09      	ldr	r3, [pc, #36]	; (8004d00 <HAL_RCC_ClockConfig+0x1c8>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4618      	mov	r0, r3
 8004ce0:	f7fd ff96 	bl	8002c10 <HAL_InitTick>

  return HAL_OK;
 8004ce4:	2300      	movs	r3, #0
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3710      	adds	r7, #16
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}
 8004cee:	bf00      	nop
 8004cf0:	40023c00 	.word	0x40023c00
 8004cf4:	40023800 	.word	0x40023800
 8004cf8:	0800d5f4 	.word	0x0800d5f4
 8004cfc:	20000010 	.word	0x20000010
 8004d00:	20000014 	.word	0x20000014

08004d04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d08:	b090      	sub	sp, #64	; 0x40
 8004d0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	637b      	str	r3, [r7, #52]	; 0x34
 8004d10:	2300      	movs	r3, #0
 8004d12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d14:	2300      	movs	r3, #0
 8004d16:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d1c:	4b59      	ldr	r3, [pc, #356]	; (8004e84 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	f003 030c 	and.w	r3, r3, #12
 8004d24:	2b08      	cmp	r3, #8
 8004d26:	d00d      	beq.n	8004d44 <HAL_RCC_GetSysClockFreq+0x40>
 8004d28:	2b08      	cmp	r3, #8
 8004d2a:	f200 80a1 	bhi.w	8004e70 <HAL_RCC_GetSysClockFreq+0x16c>
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d002      	beq.n	8004d38 <HAL_RCC_GetSysClockFreq+0x34>
 8004d32:	2b04      	cmp	r3, #4
 8004d34:	d003      	beq.n	8004d3e <HAL_RCC_GetSysClockFreq+0x3a>
 8004d36:	e09b      	b.n	8004e70 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004d38:	4b53      	ldr	r3, [pc, #332]	; (8004e88 <HAL_RCC_GetSysClockFreq+0x184>)
 8004d3a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004d3c:	e09b      	b.n	8004e76 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004d3e:	4b53      	ldr	r3, [pc, #332]	; (8004e8c <HAL_RCC_GetSysClockFreq+0x188>)
 8004d40:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004d42:	e098      	b.n	8004e76 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d44:	4b4f      	ldr	r3, [pc, #316]	; (8004e84 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d4c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d4e:	4b4d      	ldr	r3, [pc, #308]	; (8004e84 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d028      	beq.n	8004dac <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d5a:	4b4a      	ldr	r3, [pc, #296]	; (8004e84 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	099b      	lsrs	r3, r3, #6
 8004d60:	2200      	movs	r2, #0
 8004d62:	623b      	str	r3, [r7, #32]
 8004d64:	627a      	str	r2, [r7, #36]	; 0x24
 8004d66:	6a3b      	ldr	r3, [r7, #32]
 8004d68:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004d6c:	2100      	movs	r1, #0
 8004d6e:	4b47      	ldr	r3, [pc, #284]	; (8004e8c <HAL_RCC_GetSysClockFreq+0x188>)
 8004d70:	fb03 f201 	mul.w	r2, r3, r1
 8004d74:	2300      	movs	r3, #0
 8004d76:	fb00 f303 	mul.w	r3, r0, r3
 8004d7a:	4413      	add	r3, r2
 8004d7c:	4a43      	ldr	r2, [pc, #268]	; (8004e8c <HAL_RCC_GetSysClockFreq+0x188>)
 8004d7e:	fba0 1202 	umull	r1, r2, r0, r2
 8004d82:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004d84:	460a      	mov	r2, r1
 8004d86:	62ba      	str	r2, [r7, #40]	; 0x28
 8004d88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d8a:	4413      	add	r3, r2
 8004d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d90:	2200      	movs	r2, #0
 8004d92:	61bb      	str	r3, [r7, #24]
 8004d94:	61fa      	str	r2, [r7, #28]
 8004d96:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d9a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004d9e:	f7fb ff13 	bl	8000bc8 <__aeabi_uldivmod>
 8004da2:	4602      	mov	r2, r0
 8004da4:	460b      	mov	r3, r1
 8004da6:	4613      	mov	r3, r2
 8004da8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004daa:	e053      	b.n	8004e54 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004dac:	4b35      	ldr	r3, [pc, #212]	; (8004e84 <HAL_RCC_GetSysClockFreq+0x180>)
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	099b      	lsrs	r3, r3, #6
 8004db2:	2200      	movs	r2, #0
 8004db4:	613b      	str	r3, [r7, #16]
 8004db6:	617a      	str	r2, [r7, #20]
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004dbe:	f04f 0b00 	mov.w	fp, #0
 8004dc2:	4652      	mov	r2, sl
 8004dc4:	465b      	mov	r3, fp
 8004dc6:	f04f 0000 	mov.w	r0, #0
 8004dca:	f04f 0100 	mov.w	r1, #0
 8004dce:	0159      	lsls	r1, r3, #5
 8004dd0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004dd4:	0150      	lsls	r0, r2, #5
 8004dd6:	4602      	mov	r2, r0
 8004dd8:	460b      	mov	r3, r1
 8004dda:	ebb2 080a 	subs.w	r8, r2, sl
 8004dde:	eb63 090b 	sbc.w	r9, r3, fp
 8004de2:	f04f 0200 	mov.w	r2, #0
 8004de6:	f04f 0300 	mov.w	r3, #0
 8004dea:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004dee:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004df2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004df6:	ebb2 0408 	subs.w	r4, r2, r8
 8004dfa:	eb63 0509 	sbc.w	r5, r3, r9
 8004dfe:	f04f 0200 	mov.w	r2, #0
 8004e02:	f04f 0300 	mov.w	r3, #0
 8004e06:	00eb      	lsls	r3, r5, #3
 8004e08:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e0c:	00e2      	lsls	r2, r4, #3
 8004e0e:	4614      	mov	r4, r2
 8004e10:	461d      	mov	r5, r3
 8004e12:	eb14 030a 	adds.w	r3, r4, sl
 8004e16:	603b      	str	r3, [r7, #0]
 8004e18:	eb45 030b 	adc.w	r3, r5, fp
 8004e1c:	607b      	str	r3, [r7, #4]
 8004e1e:	f04f 0200 	mov.w	r2, #0
 8004e22:	f04f 0300 	mov.w	r3, #0
 8004e26:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004e2a:	4629      	mov	r1, r5
 8004e2c:	028b      	lsls	r3, r1, #10
 8004e2e:	4621      	mov	r1, r4
 8004e30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004e34:	4621      	mov	r1, r4
 8004e36:	028a      	lsls	r2, r1, #10
 8004e38:	4610      	mov	r0, r2
 8004e3a:	4619      	mov	r1, r3
 8004e3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e3e:	2200      	movs	r2, #0
 8004e40:	60bb      	str	r3, [r7, #8]
 8004e42:	60fa      	str	r2, [r7, #12]
 8004e44:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004e48:	f7fb febe 	bl	8000bc8 <__aeabi_uldivmod>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	460b      	mov	r3, r1
 8004e50:	4613      	mov	r3, r2
 8004e52:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004e54:	4b0b      	ldr	r3, [pc, #44]	; (8004e84 <HAL_RCC_GetSysClockFreq+0x180>)
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	0c1b      	lsrs	r3, r3, #16
 8004e5a:	f003 0303 	and.w	r3, r3, #3
 8004e5e:	3301      	adds	r3, #1
 8004e60:	005b      	lsls	r3, r3, #1
 8004e62:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004e64:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e68:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e6c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004e6e:	e002      	b.n	8004e76 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e70:	4b05      	ldr	r3, [pc, #20]	; (8004e88 <HAL_RCC_GetSysClockFreq+0x184>)
 8004e72:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004e74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3740      	adds	r7, #64	; 0x40
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e82:	bf00      	nop
 8004e84:	40023800 	.word	0x40023800
 8004e88:	00f42400 	.word	0x00f42400
 8004e8c:	017d7840 	.word	0x017d7840

08004e90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e90:	b480      	push	{r7}
 8004e92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e94:	4b03      	ldr	r3, [pc, #12]	; (8004ea4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e96:	681b      	ldr	r3, [r3, #0]
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea0:	4770      	bx	lr
 8004ea2:	bf00      	nop
 8004ea4:	20000010 	.word	0x20000010

08004ea8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004eac:	f7ff fff0 	bl	8004e90 <HAL_RCC_GetHCLKFreq>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	4b05      	ldr	r3, [pc, #20]	; (8004ec8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004eb4:	689b      	ldr	r3, [r3, #8]
 8004eb6:	0a9b      	lsrs	r3, r3, #10
 8004eb8:	f003 0307 	and.w	r3, r3, #7
 8004ebc:	4903      	ldr	r1, [pc, #12]	; (8004ecc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ebe:	5ccb      	ldrb	r3, [r1, r3]
 8004ec0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	bd80      	pop	{r7, pc}
 8004ec8:	40023800 	.word	0x40023800
 8004ecc:	0800d604 	.word	0x0800d604

08004ed0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004ed4:	f7ff ffdc 	bl	8004e90 <HAL_RCC_GetHCLKFreq>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	4b05      	ldr	r3, [pc, #20]	; (8004ef0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	0b5b      	lsrs	r3, r3, #13
 8004ee0:	f003 0307 	and.w	r3, r3, #7
 8004ee4:	4903      	ldr	r1, [pc, #12]	; (8004ef4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ee6:	5ccb      	ldrb	r3, [r1, r3]
 8004ee8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	40023800 	.word	0x40023800
 8004ef4:	0800d604 	.word	0x0800d604

08004ef8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b082      	sub	sp, #8
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d101      	bne.n	8004f0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	e041      	b.n	8004f8e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f10:	b2db      	uxtb	r3, r3
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d106      	bne.n	8004f24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f7fd f9c4 	bl	80022ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2202      	movs	r2, #2
 8004f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	3304      	adds	r3, #4
 8004f34:	4619      	mov	r1, r3
 8004f36:	4610      	mov	r0, r2
 8004f38:	f000 fc0c 	bl	8005754 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2201      	movs	r2, #1
 8004f68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2201      	movs	r2, #1
 8004f78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2201      	movs	r2, #1
 8004f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f8c:	2300      	movs	r3, #0
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3708      	adds	r7, #8
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}

08004f96 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004f96:	b580      	push	{r7, lr}
 8004f98:	b082      	sub	sp, #8
 8004f9a:	af00      	add	r7, sp, #0
 8004f9c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d101      	bne.n	8004fa8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e041      	b.n	800502c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d106      	bne.n	8004fc2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004fbc:	6878      	ldr	r0, [r7, #4]
 8004fbe:	f000 f839 	bl	8005034 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2202      	movs	r2, #2
 8004fc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	3304      	adds	r3, #4
 8004fd2:	4619      	mov	r1, r3
 8004fd4:	4610      	mov	r0, r2
 8004fd6:	f000 fbbd 	bl	8005754 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2201      	movs	r2, #1
 8004fee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2201      	movs	r2, #1
 8005006:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2201      	movs	r2, #1
 800500e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2201      	movs	r2, #1
 8005016:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2201      	movs	r2, #1
 800501e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2201      	movs	r2, #1
 8005026:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800502a:	2300      	movs	r3, #0
}
 800502c:	4618      	mov	r0, r3
 800502e:	3708      	adds	r7, #8
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}

08005034 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005034:	b480      	push	{r7}
 8005036:	b083      	sub	sp, #12
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800503c:	bf00      	nop
 800503e:	370c      	adds	r7, #12
 8005040:	46bd      	mov	sp, r7
 8005042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005046:	4770      	bx	lr

08005048 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d109      	bne.n	800506c <HAL_TIM_PWM_Start+0x24>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800505e:	b2db      	uxtb	r3, r3
 8005060:	2b01      	cmp	r3, #1
 8005062:	bf14      	ite	ne
 8005064:	2301      	movne	r3, #1
 8005066:	2300      	moveq	r3, #0
 8005068:	b2db      	uxtb	r3, r3
 800506a:	e022      	b.n	80050b2 <HAL_TIM_PWM_Start+0x6a>
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	2b04      	cmp	r3, #4
 8005070:	d109      	bne.n	8005086 <HAL_TIM_PWM_Start+0x3e>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005078:	b2db      	uxtb	r3, r3
 800507a:	2b01      	cmp	r3, #1
 800507c:	bf14      	ite	ne
 800507e:	2301      	movne	r3, #1
 8005080:	2300      	moveq	r3, #0
 8005082:	b2db      	uxtb	r3, r3
 8005084:	e015      	b.n	80050b2 <HAL_TIM_PWM_Start+0x6a>
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	2b08      	cmp	r3, #8
 800508a:	d109      	bne.n	80050a0 <HAL_TIM_PWM_Start+0x58>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005092:	b2db      	uxtb	r3, r3
 8005094:	2b01      	cmp	r3, #1
 8005096:	bf14      	ite	ne
 8005098:	2301      	movne	r3, #1
 800509a:	2300      	moveq	r3, #0
 800509c:	b2db      	uxtb	r3, r3
 800509e:	e008      	b.n	80050b2 <HAL_TIM_PWM_Start+0x6a>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050a6:	b2db      	uxtb	r3, r3
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	bf14      	ite	ne
 80050ac:	2301      	movne	r3, #1
 80050ae:	2300      	moveq	r3, #0
 80050b0:	b2db      	uxtb	r3, r3
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d001      	beq.n	80050ba <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e07c      	b.n	80051b4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d104      	bne.n	80050ca <HAL_TIM_PWM_Start+0x82>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2202      	movs	r2, #2
 80050c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80050c8:	e013      	b.n	80050f2 <HAL_TIM_PWM_Start+0xaa>
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	2b04      	cmp	r3, #4
 80050ce:	d104      	bne.n	80050da <HAL_TIM_PWM_Start+0x92>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2202      	movs	r2, #2
 80050d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050d8:	e00b      	b.n	80050f2 <HAL_TIM_PWM_Start+0xaa>
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	2b08      	cmp	r3, #8
 80050de:	d104      	bne.n	80050ea <HAL_TIM_PWM_Start+0xa2>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2202      	movs	r2, #2
 80050e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80050e8:	e003      	b.n	80050f2 <HAL_TIM_PWM_Start+0xaa>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2202      	movs	r2, #2
 80050ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	2201      	movs	r2, #1
 80050f8:	6839      	ldr	r1, [r7, #0]
 80050fa:	4618      	mov	r0, r3
 80050fc:	f000 fe14 	bl	8005d28 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a2d      	ldr	r2, [pc, #180]	; (80051bc <HAL_TIM_PWM_Start+0x174>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d004      	beq.n	8005114 <HAL_TIM_PWM_Start+0xcc>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a2c      	ldr	r2, [pc, #176]	; (80051c0 <HAL_TIM_PWM_Start+0x178>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d101      	bne.n	8005118 <HAL_TIM_PWM_Start+0xd0>
 8005114:	2301      	movs	r3, #1
 8005116:	e000      	b.n	800511a <HAL_TIM_PWM_Start+0xd2>
 8005118:	2300      	movs	r3, #0
 800511a:	2b00      	cmp	r3, #0
 800511c:	d007      	beq.n	800512e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800512c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a22      	ldr	r2, [pc, #136]	; (80051bc <HAL_TIM_PWM_Start+0x174>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d022      	beq.n	800517e <HAL_TIM_PWM_Start+0x136>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005140:	d01d      	beq.n	800517e <HAL_TIM_PWM_Start+0x136>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a1f      	ldr	r2, [pc, #124]	; (80051c4 <HAL_TIM_PWM_Start+0x17c>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d018      	beq.n	800517e <HAL_TIM_PWM_Start+0x136>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a1d      	ldr	r2, [pc, #116]	; (80051c8 <HAL_TIM_PWM_Start+0x180>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d013      	beq.n	800517e <HAL_TIM_PWM_Start+0x136>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a1c      	ldr	r2, [pc, #112]	; (80051cc <HAL_TIM_PWM_Start+0x184>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d00e      	beq.n	800517e <HAL_TIM_PWM_Start+0x136>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a16      	ldr	r2, [pc, #88]	; (80051c0 <HAL_TIM_PWM_Start+0x178>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d009      	beq.n	800517e <HAL_TIM_PWM_Start+0x136>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a18      	ldr	r2, [pc, #96]	; (80051d0 <HAL_TIM_PWM_Start+0x188>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d004      	beq.n	800517e <HAL_TIM_PWM_Start+0x136>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a16      	ldr	r2, [pc, #88]	; (80051d4 <HAL_TIM_PWM_Start+0x18c>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d111      	bne.n	80051a2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	689b      	ldr	r3, [r3, #8]
 8005184:	f003 0307 	and.w	r3, r3, #7
 8005188:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2b06      	cmp	r3, #6
 800518e:	d010      	beq.n	80051b2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	681a      	ldr	r2, [r3, #0]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f042 0201 	orr.w	r2, r2, #1
 800519e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051a0:	e007      	b.n	80051b2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f042 0201 	orr.w	r2, r2, #1
 80051b0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80051b2:	2300      	movs	r3, #0
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3710      	adds	r7, #16
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}
 80051bc:	40010000 	.word	0x40010000
 80051c0:	40010400 	.word	0x40010400
 80051c4:	40000400 	.word	0x40000400
 80051c8:	40000800 	.word	0x40000800
 80051cc:	40000c00 	.word	0x40000c00
 80051d0:	40014000 	.word	0x40014000
 80051d4:	40001800 	.word	0x40001800

080051d8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b086      	sub	sp, #24
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
 80051e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d101      	bne.n	80051ec <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	e097      	b.n	800531c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051f2:	b2db      	uxtb	r3, r3
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d106      	bne.n	8005206 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2200      	movs	r2, #0
 80051fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f7fc ffb9 	bl	8002178 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2202      	movs	r2, #2
 800520a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	687a      	ldr	r2, [r7, #4]
 8005216:	6812      	ldr	r2, [r2, #0]
 8005218:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800521c:	f023 0307 	bic.w	r3, r3, #7
 8005220:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681a      	ldr	r2, [r3, #0]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	3304      	adds	r3, #4
 800522a:	4619      	mov	r1, r3
 800522c:	4610      	mov	r0, r2
 800522e:	f000 fa91 	bl	8005754 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	689b      	ldr	r3, [r3, #8]
 8005238:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	699b      	ldr	r3, [r3, #24]
 8005240:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	6a1b      	ldr	r3, [r3, #32]
 8005248:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	697a      	ldr	r2, [r7, #20]
 8005250:	4313      	orrs	r3, r2
 8005252:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800525a:	f023 0303 	bic.w	r3, r3, #3
 800525e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	689a      	ldr	r2, [r3, #8]
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	699b      	ldr	r3, [r3, #24]
 8005268:	021b      	lsls	r3, r3, #8
 800526a:	4313      	orrs	r3, r2
 800526c:	693a      	ldr	r2, [r7, #16]
 800526e:	4313      	orrs	r3, r2
 8005270:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005272:	693b      	ldr	r3, [r7, #16]
 8005274:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005278:	f023 030c 	bic.w	r3, r3, #12
 800527c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005284:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005288:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	68da      	ldr	r2, [r3, #12]
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	69db      	ldr	r3, [r3, #28]
 8005292:	021b      	lsls	r3, r3, #8
 8005294:	4313      	orrs	r3, r2
 8005296:	693a      	ldr	r2, [r7, #16]
 8005298:	4313      	orrs	r3, r2
 800529a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	691b      	ldr	r3, [r3, #16]
 80052a0:	011a      	lsls	r2, r3, #4
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	6a1b      	ldr	r3, [r3, #32]
 80052a6:	031b      	lsls	r3, r3, #12
 80052a8:	4313      	orrs	r3, r2
 80052aa:	693a      	ldr	r2, [r7, #16]
 80052ac:	4313      	orrs	r3, r2
 80052ae:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80052b6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80052be:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	685a      	ldr	r2, [r3, #4]
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	695b      	ldr	r3, [r3, #20]
 80052c8:	011b      	lsls	r3, r3, #4
 80052ca:	4313      	orrs	r3, r2
 80052cc:	68fa      	ldr	r2, [r7, #12]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	697a      	ldr	r2, [r7, #20]
 80052d8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	693a      	ldr	r2, [r7, #16]
 80052e0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68fa      	ldr	r2, [r7, #12]
 80052e8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2201      	movs	r2, #1
 80052ee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2201      	movs	r2, #1
 80052f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2201      	movs	r2, #1
 8005306:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2201      	movs	r2, #1
 800530e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2201      	movs	r2, #1
 8005316:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800531a:	2300      	movs	r3, #0
}
 800531c:	4618      	mov	r0, r3
 800531e:	3718      	adds	r7, #24
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}

08005324 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b084      	sub	sp, #16
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
 800532c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005334:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800533c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005344:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800534c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d110      	bne.n	8005376 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005354:	7bfb      	ldrb	r3, [r7, #15]
 8005356:	2b01      	cmp	r3, #1
 8005358:	d102      	bne.n	8005360 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800535a:	7b7b      	ldrb	r3, [r7, #13]
 800535c:	2b01      	cmp	r3, #1
 800535e:	d001      	beq.n	8005364 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005360:	2301      	movs	r3, #1
 8005362:	e069      	b.n	8005438 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2202      	movs	r2, #2
 8005368:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2202      	movs	r2, #2
 8005370:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005374:	e031      	b.n	80053da <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	2b04      	cmp	r3, #4
 800537a:	d110      	bne.n	800539e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800537c:	7bbb      	ldrb	r3, [r7, #14]
 800537e:	2b01      	cmp	r3, #1
 8005380:	d102      	bne.n	8005388 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005382:	7b3b      	ldrb	r3, [r7, #12]
 8005384:	2b01      	cmp	r3, #1
 8005386:	d001      	beq.n	800538c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005388:	2301      	movs	r3, #1
 800538a:	e055      	b.n	8005438 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2202      	movs	r2, #2
 8005390:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2202      	movs	r2, #2
 8005398:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800539c:	e01d      	b.n	80053da <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800539e:	7bfb      	ldrb	r3, [r7, #15]
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d108      	bne.n	80053b6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80053a4:	7bbb      	ldrb	r3, [r7, #14]
 80053a6:	2b01      	cmp	r3, #1
 80053a8:	d105      	bne.n	80053b6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80053aa:	7b7b      	ldrb	r3, [r7, #13]
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d102      	bne.n	80053b6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80053b0:	7b3b      	ldrb	r3, [r7, #12]
 80053b2:	2b01      	cmp	r3, #1
 80053b4:	d001      	beq.n	80053ba <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e03e      	b.n	8005438 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2202      	movs	r2, #2
 80053be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2202      	movs	r2, #2
 80053c6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2202      	movs	r2, #2
 80053ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2202      	movs	r2, #2
 80053d6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d003      	beq.n	80053e8 <HAL_TIM_Encoder_Start+0xc4>
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	2b04      	cmp	r3, #4
 80053e4:	d008      	beq.n	80053f8 <HAL_TIM_Encoder_Start+0xd4>
 80053e6:	e00f      	b.n	8005408 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	2201      	movs	r2, #1
 80053ee:	2100      	movs	r1, #0
 80053f0:	4618      	mov	r0, r3
 80053f2:	f000 fc99 	bl	8005d28 <TIM_CCxChannelCmd>
      break;
 80053f6:	e016      	b.n	8005426 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	2201      	movs	r2, #1
 80053fe:	2104      	movs	r1, #4
 8005400:	4618      	mov	r0, r3
 8005402:	f000 fc91 	bl	8005d28 <TIM_CCxChannelCmd>
      break;
 8005406:	e00e      	b.n	8005426 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	2201      	movs	r2, #1
 800540e:	2100      	movs	r1, #0
 8005410:	4618      	mov	r0, r3
 8005412:	f000 fc89 	bl	8005d28 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	2201      	movs	r2, #1
 800541c:	2104      	movs	r1, #4
 800541e:	4618      	mov	r0, r3
 8005420:	f000 fc82 	bl	8005d28 <TIM_CCxChannelCmd>
      break;
 8005424:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f042 0201 	orr.w	r2, r2, #1
 8005434:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005436:	2300      	movs	r3, #0
}
 8005438:	4618      	mov	r0, r3
 800543a:	3710      	adds	r7, #16
 800543c:	46bd      	mov	sp, r7
 800543e:	bd80      	pop	{r7, pc}

08005440 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b086      	sub	sp, #24
 8005444:	af00      	add	r7, sp, #0
 8005446:	60f8      	str	r0, [r7, #12]
 8005448:	60b9      	str	r1, [r7, #8]
 800544a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800544c:	2300      	movs	r3, #0
 800544e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005456:	2b01      	cmp	r3, #1
 8005458:	d101      	bne.n	800545e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800545a:	2302      	movs	r3, #2
 800545c:	e0ae      	b.n	80055bc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2201      	movs	r2, #1
 8005462:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2b0c      	cmp	r3, #12
 800546a:	f200 809f 	bhi.w	80055ac <HAL_TIM_PWM_ConfigChannel+0x16c>
 800546e:	a201      	add	r2, pc, #4	; (adr r2, 8005474 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005470:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005474:	080054a9 	.word	0x080054a9
 8005478:	080055ad 	.word	0x080055ad
 800547c:	080055ad 	.word	0x080055ad
 8005480:	080055ad 	.word	0x080055ad
 8005484:	080054e9 	.word	0x080054e9
 8005488:	080055ad 	.word	0x080055ad
 800548c:	080055ad 	.word	0x080055ad
 8005490:	080055ad 	.word	0x080055ad
 8005494:	0800552b 	.word	0x0800552b
 8005498:	080055ad 	.word	0x080055ad
 800549c:	080055ad 	.word	0x080055ad
 80054a0:	080055ad 	.word	0x080055ad
 80054a4:	0800556b 	.word	0x0800556b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	68b9      	ldr	r1, [r7, #8]
 80054ae:	4618      	mov	r0, r3
 80054b0:	f000 f9f0 	bl	8005894 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	699a      	ldr	r2, [r3, #24]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f042 0208 	orr.w	r2, r2, #8
 80054c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	699a      	ldr	r2, [r3, #24]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f022 0204 	bic.w	r2, r2, #4
 80054d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	6999      	ldr	r1, [r3, #24]
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	691a      	ldr	r2, [r3, #16]
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	430a      	orrs	r2, r1
 80054e4:	619a      	str	r2, [r3, #24]
      break;
 80054e6:	e064      	b.n	80055b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	68b9      	ldr	r1, [r7, #8]
 80054ee:	4618      	mov	r0, r3
 80054f0:	f000 fa40 	bl	8005974 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	699a      	ldr	r2, [r3, #24]
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005502:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	699a      	ldr	r2, [r3, #24]
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005512:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	6999      	ldr	r1, [r3, #24]
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	691b      	ldr	r3, [r3, #16]
 800551e:	021a      	lsls	r2, r3, #8
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	430a      	orrs	r2, r1
 8005526:	619a      	str	r2, [r3, #24]
      break;
 8005528:	e043      	b.n	80055b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	68b9      	ldr	r1, [r7, #8]
 8005530:	4618      	mov	r0, r3
 8005532:	f000 fa95 	bl	8005a60 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	69da      	ldr	r2, [r3, #28]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f042 0208 	orr.w	r2, r2, #8
 8005544:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	69da      	ldr	r2, [r3, #28]
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f022 0204 	bic.w	r2, r2, #4
 8005554:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	69d9      	ldr	r1, [r3, #28]
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	691a      	ldr	r2, [r3, #16]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	430a      	orrs	r2, r1
 8005566:	61da      	str	r2, [r3, #28]
      break;
 8005568:	e023      	b.n	80055b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	68b9      	ldr	r1, [r7, #8]
 8005570:	4618      	mov	r0, r3
 8005572:	f000 fae9 	bl	8005b48 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	69da      	ldr	r2, [r3, #28]
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005584:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	69da      	ldr	r2, [r3, #28]
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005594:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	69d9      	ldr	r1, [r3, #28]
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	691b      	ldr	r3, [r3, #16]
 80055a0:	021a      	lsls	r2, r3, #8
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	430a      	orrs	r2, r1
 80055a8:	61da      	str	r2, [r3, #28]
      break;
 80055aa:	e002      	b.n	80055b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80055ac:	2301      	movs	r3, #1
 80055ae:	75fb      	strb	r3, [r7, #23]
      break;
 80055b0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2200      	movs	r2, #0
 80055b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80055ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80055bc:	4618      	mov	r0, r3
 80055be:	3718      	adds	r7, #24
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}

080055c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b084      	sub	sp, #16
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
 80055cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055ce:	2300      	movs	r3, #0
 80055d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d101      	bne.n	80055e0 <HAL_TIM_ConfigClockSource+0x1c>
 80055dc:	2302      	movs	r3, #2
 80055de:	e0b4      	b.n	800574a <HAL_TIM_ConfigClockSource+0x186>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2201      	movs	r2, #1
 80055e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2202      	movs	r2, #2
 80055ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	689b      	ldr	r3, [r3, #8]
 80055f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80055fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005606:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	68ba      	ldr	r2, [r7, #8]
 800560e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005618:	d03e      	beq.n	8005698 <HAL_TIM_ConfigClockSource+0xd4>
 800561a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800561e:	f200 8087 	bhi.w	8005730 <HAL_TIM_ConfigClockSource+0x16c>
 8005622:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005626:	f000 8086 	beq.w	8005736 <HAL_TIM_ConfigClockSource+0x172>
 800562a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800562e:	d87f      	bhi.n	8005730 <HAL_TIM_ConfigClockSource+0x16c>
 8005630:	2b70      	cmp	r3, #112	; 0x70
 8005632:	d01a      	beq.n	800566a <HAL_TIM_ConfigClockSource+0xa6>
 8005634:	2b70      	cmp	r3, #112	; 0x70
 8005636:	d87b      	bhi.n	8005730 <HAL_TIM_ConfigClockSource+0x16c>
 8005638:	2b60      	cmp	r3, #96	; 0x60
 800563a:	d050      	beq.n	80056de <HAL_TIM_ConfigClockSource+0x11a>
 800563c:	2b60      	cmp	r3, #96	; 0x60
 800563e:	d877      	bhi.n	8005730 <HAL_TIM_ConfigClockSource+0x16c>
 8005640:	2b50      	cmp	r3, #80	; 0x50
 8005642:	d03c      	beq.n	80056be <HAL_TIM_ConfigClockSource+0xfa>
 8005644:	2b50      	cmp	r3, #80	; 0x50
 8005646:	d873      	bhi.n	8005730 <HAL_TIM_ConfigClockSource+0x16c>
 8005648:	2b40      	cmp	r3, #64	; 0x40
 800564a:	d058      	beq.n	80056fe <HAL_TIM_ConfigClockSource+0x13a>
 800564c:	2b40      	cmp	r3, #64	; 0x40
 800564e:	d86f      	bhi.n	8005730 <HAL_TIM_ConfigClockSource+0x16c>
 8005650:	2b30      	cmp	r3, #48	; 0x30
 8005652:	d064      	beq.n	800571e <HAL_TIM_ConfigClockSource+0x15a>
 8005654:	2b30      	cmp	r3, #48	; 0x30
 8005656:	d86b      	bhi.n	8005730 <HAL_TIM_ConfigClockSource+0x16c>
 8005658:	2b20      	cmp	r3, #32
 800565a:	d060      	beq.n	800571e <HAL_TIM_ConfigClockSource+0x15a>
 800565c:	2b20      	cmp	r3, #32
 800565e:	d867      	bhi.n	8005730 <HAL_TIM_ConfigClockSource+0x16c>
 8005660:	2b00      	cmp	r3, #0
 8005662:	d05c      	beq.n	800571e <HAL_TIM_ConfigClockSource+0x15a>
 8005664:	2b10      	cmp	r3, #16
 8005666:	d05a      	beq.n	800571e <HAL_TIM_ConfigClockSource+0x15a>
 8005668:	e062      	b.n	8005730 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6818      	ldr	r0, [r3, #0]
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	6899      	ldr	r1, [r3, #8]
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	685a      	ldr	r2, [r3, #4]
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	68db      	ldr	r3, [r3, #12]
 800567a:	f000 fb35 	bl	8005ce8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	689b      	ldr	r3, [r3, #8]
 8005684:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800568c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	68ba      	ldr	r2, [r7, #8]
 8005694:	609a      	str	r2, [r3, #8]
      break;
 8005696:	e04f      	b.n	8005738 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6818      	ldr	r0, [r3, #0]
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	6899      	ldr	r1, [r3, #8]
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	685a      	ldr	r2, [r3, #4]
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	f000 fb1e 	bl	8005ce8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	689a      	ldr	r2, [r3, #8]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80056ba:	609a      	str	r2, [r3, #8]
      break;
 80056bc:	e03c      	b.n	8005738 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6818      	ldr	r0, [r3, #0]
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	6859      	ldr	r1, [r3, #4]
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	68db      	ldr	r3, [r3, #12]
 80056ca:	461a      	mov	r2, r3
 80056cc:	f000 fa92 	bl	8005bf4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	2150      	movs	r1, #80	; 0x50
 80056d6:	4618      	mov	r0, r3
 80056d8:	f000 faeb 	bl	8005cb2 <TIM_ITRx_SetConfig>
      break;
 80056dc:	e02c      	b.n	8005738 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6818      	ldr	r0, [r3, #0]
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	6859      	ldr	r1, [r3, #4]
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	68db      	ldr	r3, [r3, #12]
 80056ea:	461a      	mov	r2, r3
 80056ec:	f000 fab1 	bl	8005c52 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	2160      	movs	r1, #96	; 0x60
 80056f6:	4618      	mov	r0, r3
 80056f8:	f000 fadb 	bl	8005cb2 <TIM_ITRx_SetConfig>
      break;
 80056fc:	e01c      	b.n	8005738 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6818      	ldr	r0, [r3, #0]
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	6859      	ldr	r1, [r3, #4]
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	461a      	mov	r2, r3
 800570c:	f000 fa72 	bl	8005bf4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	2140      	movs	r1, #64	; 0x40
 8005716:	4618      	mov	r0, r3
 8005718:	f000 facb 	bl	8005cb2 <TIM_ITRx_SetConfig>
      break;
 800571c:	e00c      	b.n	8005738 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4619      	mov	r1, r3
 8005728:	4610      	mov	r0, r2
 800572a:	f000 fac2 	bl	8005cb2 <TIM_ITRx_SetConfig>
      break;
 800572e:	e003      	b.n	8005738 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	73fb      	strb	r3, [r7, #15]
      break;
 8005734:	e000      	b.n	8005738 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005736:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2201      	movs	r2, #1
 800573c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2200      	movs	r2, #0
 8005744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005748:	7bfb      	ldrb	r3, [r7, #15]
}
 800574a:	4618      	mov	r0, r3
 800574c:	3710      	adds	r7, #16
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}
	...

08005754 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005754:	b480      	push	{r7}
 8005756:	b085      	sub	sp, #20
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	4a40      	ldr	r2, [pc, #256]	; (8005868 <TIM_Base_SetConfig+0x114>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d013      	beq.n	8005794 <TIM_Base_SetConfig+0x40>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005772:	d00f      	beq.n	8005794 <TIM_Base_SetConfig+0x40>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	4a3d      	ldr	r2, [pc, #244]	; (800586c <TIM_Base_SetConfig+0x118>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d00b      	beq.n	8005794 <TIM_Base_SetConfig+0x40>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	4a3c      	ldr	r2, [pc, #240]	; (8005870 <TIM_Base_SetConfig+0x11c>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d007      	beq.n	8005794 <TIM_Base_SetConfig+0x40>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	4a3b      	ldr	r2, [pc, #236]	; (8005874 <TIM_Base_SetConfig+0x120>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d003      	beq.n	8005794 <TIM_Base_SetConfig+0x40>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	4a3a      	ldr	r2, [pc, #232]	; (8005878 <TIM_Base_SetConfig+0x124>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d108      	bne.n	80057a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800579a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	68fa      	ldr	r2, [r7, #12]
 80057a2:	4313      	orrs	r3, r2
 80057a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	4a2f      	ldr	r2, [pc, #188]	; (8005868 <TIM_Base_SetConfig+0x114>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d02b      	beq.n	8005806 <TIM_Base_SetConfig+0xb2>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057b4:	d027      	beq.n	8005806 <TIM_Base_SetConfig+0xb2>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	4a2c      	ldr	r2, [pc, #176]	; (800586c <TIM_Base_SetConfig+0x118>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d023      	beq.n	8005806 <TIM_Base_SetConfig+0xb2>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	4a2b      	ldr	r2, [pc, #172]	; (8005870 <TIM_Base_SetConfig+0x11c>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d01f      	beq.n	8005806 <TIM_Base_SetConfig+0xb2>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	4a2a      	ldr	r2, [pc, #168]	; (8005874 <TIM_Base_SetConfig+0x120>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d01b      	beq.n	8005806 <TIM_Base_SetConfig+0xb2>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	4a29      	ldr	r2, [pc, #164]	; (8005878 <TIM_Base_SetConfig+0x124>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d017      	beq.n	8005806 <TIM_Base_SetConfig+0xb2>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	4a28      	ldr	r2, [pc, #160]	; (800587c <TIM_Base_SetConfig+0x128>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d013      	beq.n	8005806 <TIM_Base_SetConfig+0xb2>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	4a27      	ldr	r2, [pc, #156]	; (8005880 <TIM_Base_SetConfig+0x12c>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d00f      	beq.n	8005806 <TIM_Base_SetConfig+0xb2>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	4a26      	ldr	r2, [pc, #152]	; (8005884 <TIM_Base_SetConfig+0x130>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d00b      	beq.n	8005806 <TIM_Base_SetConfig+0xb2>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	4a25      	ldr	r2, [pc, #148]	; (8005888 <TIM_Base_SetConfig+0x134>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d007      	beq.n	8005806 <TIM_Base_SetConfig+0xb2>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	4a24      	ldr	r2, [pc, #144]	; (800588c <TIM_Base_SetConfig+0x138>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d003      	beq.n	8005806 <TIM_Base_SetConfig+0xb2>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	4a23      	ldr	r2, [pc, #140]	; (8005890 <TIM_Base_SetConfig+0x13c>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d108      	bne.n	8005818 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800580c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	68db      	ldr	r3, [r3, #12]
 8005812:	68fa      	ldr	r2, [r7, #12]
 8005814:	4313      	orrs	r3, r2
 8005816:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	695b      	ldr	r3, [r3, #20]
 8005822:	4313      	orrs	r3, r2
 8005824:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	68fa      	ldr	r2, [r7, #12]
 800582a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	689a      	ldr	r2, [r3, #8]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	4a0a      	ldr	r2, [pc, #40]	; (8005868 <TIM_Base_SetConfig+0x114>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d003      	beq.n	800584c <TIM_Base_SetConfig+0xf8>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	4a0c      	ldr	r2, [pc, #48]	; (8005878 <TIM_Base_SetConfig+0x124>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d103      	bne.n	8005854 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	691a      	ldr	r2, [r3, #16]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	615a      	str	r2, [r3, #20]
}
 800585a:	bf00      	nop
 800585c:	3714      	adds	r7, #20
 800585e:	46bd      	mov	sp, r7
 8005860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005864:	4770      	bx	lr
 8005866:	bf00      	nop
 8005868:	40010000 	.word	0x40010000
 800586c:	40000400 	.word	0x40000400
 8005870:	40000800 	.word	0x40000800
 8005874:	40000c00 	.word	0x40000c00
 8005878:	40010400 	.word	0x40010400
 800587c:	40014000 	.word	0x40014000
 8005880:	40014400 	.word	0x40014400
 8005884:	40014800 	.word	0x40014800
 8005888:	40001800 	.word	0x40001800
 800588c:	40001c00 	.word	0x40001c00
 8005890:	40002000 	.word	0x40002000

08005894 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005894:	b480      	push	{r7}
 8005896:	b087      	sub	sp, #28
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
 800589c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6a1b      	ldr	r3, [r3, #32]
 80058a2:	f023 0201 	bic.w	r2, r3, #1
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6a1b      	ldr	r3, [r3, #32]
 80058ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	699b      	ldr	r3, [r3, #24]
 80058ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f023 0303 	bic.w	r3, r3, #3
 80058ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	68fa      	ldr	r2, [r7, #12]
 80058d2:	4313      	orrs	r3, r2
 80058d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	f023 0302 	bic.w	r3, r3, #2
 80058dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	697a      	ldr	r2, [r7, #20]
 80058e4:	4313      	orrs	r3, r2
 80058e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	4a20      	ldr	r2, [pc, #128]	; (800596c <TIM_OC1_SetConfig+0xd8>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d003      	beq.n	80058f8 <TIM_OC1_SetConfig+0x64>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	4a1f      	ldr	r2, [pc, #124]	; (8005970 <TIM_OC1_SetConfig+0xdc>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d10c      	bne.n	8005912 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	f023 0308 	bic.w	r3, r3, #8
 80058fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	697a      	ldr	r2, [r7, #20]
 8005906:	4313      	orrs	r3, r2
 8005908:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	f023 0304 	bic.w	r3, r3, #4
 8005910:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	4a15      	ldr	r2, [pc, #84]	; (800596c <TIM_OC1_SetConfig+0xd8>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d003      	beq.n	8005922 <TIM_OC1_SetConfig+0x8e>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	4a14      	ldr	r2, [pc, #80]	; (8005970 <TIM_OC1_SetConfig+0xdc>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d111      	bne.n	8005946 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005928:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800592a:	693b      	ldr	r3, [r7, #16]
 800592c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005930:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	695b      	ldr	r3, [r3, #20]
 8005936:	693a      	ldr	r2, [r7, #16]
 8005938:	4313      	orrs	r3, r2
 800593a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	699b      	ldr	r3, [r3, #24]
 8005940:	693a      	ldr	r2, [r7, #16]
 8005942:	4313      	orrs	r3, r2
 8005944:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	693a      	ldr	r2, [r7, #16]
 800594a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	68fa      	ldr	r2, [r7, #12]
 8005950:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	685a      	ldr	r2, [r3, #4]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	697a      	ldr	r2, [r7, #20]
 800595e:	621a      	str	r2, [r3, #32]
}
 8005960:	bf00      	nop
 8005962:	371c      	adds	r7, #28
 8005964:	46bd      	mov	sp, r7
 8005966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596a:	4770      	bx	lr
 800596c:	40010000 	.word	0x40010000
 8005970:	40010400 	.word	0x40010400

08005974 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005974:	b480      	push	{r7}
 8005976:	b087      	sub	sp, #28
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6a1b      	ldr	r3, [r3, #32]
 8005982:	f023 0210 	bic.w	r2, r3, #16
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6a1b      	ldr	r3, [r3, #32]
 800598e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	685b      	ldr	r3, [r3, #4]
 8005994:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	699b      	ldr	r3, [r3, #24]
 800599a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	021b      	lsls	r3, r3, #8
 80059b2:	68fa      	ldr	r2, [r7, #12]
 80059b4:	4313      	orrs	r3, r2
 80059b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	f023 0320 	bic.w	r3, r3, #32
 80059be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	011b      	lsls	r3, r3, #4
 80059c6:	697a      	ldr	r2, [r7, #20]
 80059c8:	4313      	orrs	r3, r2
 80059ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	4a22      	ldr	r2, [pc, #136]	; (8005a58 <TIM_OC2_SetConfig+0xe4>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d003      	beq.n	80059dc <TIM_OC2_SetConfig+0x68>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	4a21      	ldr	r2, [pc, #132]	; (8005a5c <TIM_OC2_SetConfig+0xe8>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d10d      	bne.n	80059f8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	68db      	ldr	r3, [r3, #12]
 80059e8:	011b      	lsls	r3, r3, #4
 80059ea:	697a      	ldr	r2, [r7, #20]
 80059ec:	4313      	orrs	r3, r2
 80059ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059f6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	4a17      	ldr	r2, [pc, #92]	; (8005a58 <TIM_OC2_SetConfig+0xe4>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d003      	beq.n	8005a08 <TIM_OC2_SetConfig+0x94>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	4a16      	ldr	r2, [pc, #88]	; (8005a5c <TIM_OC2_SetConfig+0xe8>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d113      	bne.n	8005a30 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a0e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a16:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	695b      	ldr	r3, [r3, #20]
 8005a1c:	009b      	lsls	r3, r3, #2
 8005a1e:	693a      	ldr	r2, [r7, #16]
 8005a20:	4313      	orrs	r3, r2
 8005a22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	699b      	ldr	r3, [r3, #24]
 8005a28:	009b      	lsls	r3, r3, #2
 8005a2a:	693a      	ldr	r2, [r7, #16]
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	693a      	ldr	r2, [r7, #16]
 8005a34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	68fa      	ldr	r2, [r7, #12]
 8005a3a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	685a      	ldr	r2, [r3, #4]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	697a      	ldr	r2, [r7, #20]
 8005a48:	621a      	str	r2, [r3, #32]
}
 8005a4a:	bf00      	nop
 8005a4c:	371c      	adds	r7, #28
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr
 8005a56:	bf00      	nop
 8005a58:	40010000 	.word	0x40010000
 8005a5c:	40010400 	.word	0x40010400

08005a60 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a60:	b480      	push	{r7}
 8005a62:	b087      	sub	sp, #28
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
 8005a68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a1b      	ldr	r3, [r3, #32]
 8005a6e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6a1b      	ldr	r3, [r3, #32]
 8005a7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	69db      	ldr	r3, [r3, #28]
 8005a86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	f023 0303 	bic.w	r3, r3, #3
 8005a96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	68fa      	ldr	r2, [r7, #12]
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005aa8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	021b      	lsls	r3, r3, #8
 8005ab0:	697a      	ldr	r2, [r7, #20]
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	4a21      	ldr	r2, [pc, #132]	; (8005b40 <TIM_OC3_SetConfig+0xe0>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d003      	beq.n	8005ac6 <TIM_OC3_SetConfig+0x66>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	4a20      	ldr	r2, [pc, #128]	; (8005b44 <TIM_OC3_SetConfig+0xe4>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d10d      	bne.n	8005ae2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005acc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	68db      	ldr	r3, [r3, #12]
 8005ad2:	021b      	lsls	r3, r3, #8
 8005ad4:	697a      	ldr	r2, [r7, #20]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ae0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a16      	ldr	r2, [pc, #88]	; (8005b40 <TIM_OC3_SetConfig+0xe0>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d003      	beq.n	8005af2 <TIM_OC3_SetConfig+0x92>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a15      	ldr	r2, [pc, #84]	; (8005b44 <TIM_OC3_SetConfig+0xe4>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d113      	bne.n	8005b1a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005af2:	693b      	ldr	r3, [r7, #16]
 8005af4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005af8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	695b      	ldr	r3, [r3, #20]
 8005b06:	011b      	lsls	r3, r3, #4
 8005b08:	693a      	ldr	r2, [r7, #16]
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	699b      	ldr	r3, [r3, #24]
 8005b12:	011b      	lsls	r3, r3, #4
 8005b14:	693a      	ldr	r2, [r7, #16]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	693a      	ldr	r2, [r7, #16]
 8005b1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	68fa      	ldr	r2, [r7, #12]
 8005b24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	685a      	ldr	r2, [r3, #4]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	697a      	ldr	r2, [r7, #20]
 8005b32:	621a      	str	r2, [r3, #32]
}
 8005b34:	bf00      	nop
 8005b36:	371c      	adds	r7, #28
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr
 8005b40:	40010000 	.word	0x40010000
 8005b44:	40010400 	.word	0x40010400

08005b48 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b087      	sub	sp, #28
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a1b      	ldr	r3, [r3, #32]
 8005b56:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6a1b      	ldr	r3, [r3, #32]
 8005b62:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	69db      	ldr	r3, [r3, #28]
 8005b6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	021b      	lsls	r3, r3, #8
 8005b86:	68fa      	ldr	r2, [r7, #12]
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b92:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	689b      	ldr	r3, [r3, #8]
 8005b98:	031b      	lsls	r3, r3, #12
 8005b9a:	693a      	ldr	r2, [r7, #16]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4a12      	ldr	r2, [pc, #72]	; (8005bec <TIM_OC4_SetConfig+0xa4>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d003      	beq.n	8005bb0 <TIM_OC4_SetConfig+0x68>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a11      	ldr	r2, [pc, #68]	; (8005bf0 <TIM_OC4_SetConfig+0xa8>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d109      	bne.n	8005bc4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005bb6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	695b      	ldr	r3, [r3, #20]
 8005bbc:	019b      	lsls	r3, r3, #6
 8005bbe:	697a      	ldr	r2, [r7, #20]
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	697a      	ldr	r2, [r7, #20]
 8005bc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	68fa      	ldr	r2, [r7, #12]
 8005bce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	685a      	ldr	r2, [r3, #4]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	693a      	ldr	r2, [r7, #16]
 8005bdc:	621a      	str	r2, [r3, #32]
}
 8005bde:	bf00      	nop
 8005be0:	371c      	adds	r7, #28
 8005be2:	46bd      	mov	sp, r7
 8005be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be8:	4770      	bx	lr
 8005bea:	bf00      	nop
 8005bec:	40010000 	.word	0x40010000
 8005bf0:	40010400 	.word	0x40010400

08005bf4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b087      	sub	sp, #28
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6a1b      	ldr	r3, [r3, #32]
 8005c04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	6a1b      	ldr	r3, [r3, #32]
 8005c0a:	f023 0201 	bic.w	r2, r3, #1
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	699b      	ldr	r3, [r3, #24]
 8005c16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c18:	693b      	ldr	r3, [r7, #16]
 8005c1a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	011b      	lsls	r3, r3, #4
 8005c24:	693a      	ldr	r2, [r7, #16]
 8005c26:	4313      	orrs	r3, r2
 8005c28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	f023 030a 	bic.w	r3, r3, #10
 8005c30:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c32:	697a      	ldr	r2, [r7, #20]
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	693a      	ldr	r2, [r7, #16]
 8005c3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	697a      	ldr	r2, [r7, #20]
 8005c44:	621a      	str	r2, [r3, #32]
}
 8005c46:	bf00      	nop
 8005c48:	371c      	adds	r7, #28
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c50:	4770      	bx	lr

08005c52 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c52:	b480      	push	{r7}
 8005c54:	b087      	sub	sp, #28
 8005c56:	af00      	add	r7, sp, #0
 8005c58:	60f8      	str	r0, [r7, #12]
 8005c5a:	60b9      	str	r1, [r7, #8]
 8005c5c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6a1b      	ldr	r3, [r3, #32]
 8005c62:	f023 0210 	bic.w	r2, r3, #16
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	699b      	ldr	r3, [r3, #24]
 8005c6e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	6a1b      	ldr	r3, [r3, #32]
 8005c74:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c7c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	031b      	lsls	r3, r3, #12
 8005c82:	697a      	ldr	r2, [r7, #20]
 8005c84:	4313      	orrs	r3, r2
 8005c86:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c88:	693b      	ldr	r3, [r7, #16]
 8005c8a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005c8e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	011b      	lsls	r3, r3, #4
 8005c94:	693a      	ldr	r2, [r7, #16]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	697a      	ldr	r2, [r7, #20]
 8005c9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	693a      	ldr	r2, [r7, #16]
 8005ca4:	621a      	str	r2, [r3, #32]
}
 8005ca6:	bf00      	nop
 8005ca8:	371c      	adds	r7, #28
 8005caa:	46bd      	mov	sp, r7
 8005cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb0:	4770      	bx	lr

08005cb2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005cb2:	b480      	push	{r7}
 8005cb4:	b085      	sub	sp, #20
 8005cb6:	af00      	add	r7, sp, #0
 8005cb8:	6078      	str	r0, [r7, #4]
 8005cba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cc8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005cca:	683a      	ldr	r2, [r7, #0]
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	f043 0307 	orr.w	r3, r3, #7
 8005cd4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	68fa      	ldr	r2, [r7, #12]
 8005cda:	609a      	str	r2, [r3, #8]
}
 8005cdc:	bf00      	nop
 8005cde:	3714      	adds	r7, #20
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr

08005ce8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b087      	sub	sp, #28
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	60f8      	str	r0, [r7, #12]
 8005cf0:	60b9      	str	r1, [r7, #8]
 8005cf2:	607a      	str	r2, [r7, #4]
 8005cf4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	689b      	ldr	r3, [r3, #8]
 8005cfa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d02:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	021a      	lsls	r2, r3, #8
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	431a      	orrs	r2, r3
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	697a      	ldr	r2, [r7, #20]
 8005d12:	4313      	orrs	r3, r2
 8005d14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	697a      	ldr	r2, [r7, #20]
 8005d1a:	609a      	str	r2, [r3, #8]
}
 8005d1c:	bf00      	nop
 8005d1e:	371c      	adds	r7, #28
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr

08005d28 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b087      	sub	sp, #28
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	60f8      	str	r0, [r7, #12]
 8005d30:	60b9      	str	r1, [r7, #8]
 8005d32:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	f003 031f 	and.w	r3, r3, #31
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d40:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	6a1a      	ldr	r2, [r3, #32]
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	43db      	mvns	r3, r3
 8005d4a:	401a      	ands	r2, r3
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	6a1a      	ldr	r2, [r3, #32]
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	f003 031f 	and.w	r3, r3, #31
 8005d5a:	6879      	ldr	r1, [r7, #4]
 8005d5c:	fa01 f303 	lsl.w	r3, r1, r3
 8005d60:	431a      	orrs	r2, r3
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	621a      	str	r2, [r3, #32]
}
 8005d66:	bf00      	nop
 8005d68:	371c      	adds	r7, #28
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d70:	4770      	bx	lr
	...

08005d74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b085      	sub	sp, #20
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
 8005d7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d84:	2b01      	cmp	r3, #1
 8005d86:	d101      	bne.n	8005d8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d88:	2302      	movs	r3, #2
 8005d8a:	e05a      	b.n	8005e42 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2201      	movs	r2, #1
 8005d90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2202      	movs	r2, #2
 8005d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	689b      	ldr	r3, [r3, #8]
 8005daa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005db2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	68fa      	ldr	r2, [r7, #12]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	68fa      	ldr	r2, [r7, #12]
 8005dc4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4a21      	ldr	r2, [pc, #132]	; (8005e50 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d022      	beq.n	8005e16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dd8:	d01d      	beq.n	8005e16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4a1d      	ldr	r2, [pc, #116]	; (8005e54 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d018      	beq.n	8005e16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a1b      	ldr	r2, [pc, #108]	; (8005e58 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d013      	beq.n	8005e16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4a1a      	ldr	r2, [pc, #104]	; (8005e5c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d00e      	beq.n	8005e16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a18      	ldr	r2, [pc, #96]	; (8005e60 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d009      	beq.n	8005e16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a17      	ldr	r2, [pc, #92]	; (8005e64 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d004      	beq.n	8005e16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a15      	ldr	r2, [pc, #84]	; (8005e68 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d10c      	bne.n	8005e30 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e1c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	685b      	ldr	r3, [r3, #4]
 8005e22:	68ba      	ldr	r2, [r7, #8]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	68ba      	ldr	r2, [r7, #8]
 8005e2e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2201      	movs	r2, #1
 8005e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e40:	2300      	movs	r3, #0
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	3714      	adds	r7, #20
 8005e46:	46bd      	mov	sp, r7
 8005e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4c:	4770      	bx	lr
 8005e4e:	bf00      	nop
 8005e50:	40010000 	.word	0x40010000
 8005e54:	40000400 	.word	0x40000400
 8005e58:	40000800 	.word	0x40000800
 8005e5c:	40000c00 	.word	0x40000c00
 8005e60:	40010400 	.word	0x40010400
 8005e64:	40014000 	.word	0x40014000
 8005e68:	40001800 	.word	0x40001800

08005e6c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b082      	sub	sp, #8
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d101      	bne.n	8005e7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	e03f      	b.n	8005efe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d106      	bne.n	8005e98 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f7fc fae2 	bl	800245c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2224      	movs	r2, #36	; 0x24
 8005e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	68da      	ldr	r2, [r3, #12]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005eae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	f000 fddf 	bl	8006a74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	691a      	ldr	r2, [r3, #16]
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005ec4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	695a      	ldr	r2, [r3, #20]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005ed4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	68da      	ldr	r2, [r3, #12]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005ee4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2220      	movs	r2, #32
 8005ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2220      	movs	r2, #32
 8005ef8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005efc:	2300      	movs	r3, #0
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	3708      	adds	r7, #8
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}

08005f06 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f06:	b580      	push	{r7, lr}
 8005f08:	b08a      	sub	sp, #40	; 0x28
 8005f0a:	af02      	add	r7, sp, #8
 8005f0c:	60f8      	str	r0, [r7, #12]
 8005f0e:	60b9      	str	r1, [r7, #8]
 8005f10:	603b      	str	r3, [r7, #0]
 8005f12:	4613      	mov	r3, r2
 8005f14:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005f16:	2300      	movs	r3, #0
 8005f18:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f20:	b2db      	uxtb	r3, r3
 8005f22:	2b20      	cmp	r3, #32
 8005f24:	d17c      	bne.n	8006020 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d002      	beq.n	8005f32 <HAL_UART_Transmit+0x2c>
 8005f2c:	88fb      	ldrh	r3, [r7, #6]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d101      	bne.n	8005f36 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005f32:	2301      	movs	r3, #1
 8005f34:	e075      	b.n	8006022 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	d101      	bne.n	8005f44 <HAL_UART_Transmit+0x3e>
 8005f40:	2302      	movs	r3, #2
 8005f42:	e06e      	b.n	8006022 <HAL_UART_Transmit+0x11c>
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2201      	movs	r2, #1
 8005f48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2221      	movs	r2, #33	; 0x21
 8005f56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f5a:	f7fc fe9d 	bl	8002c98 <HAL_GetTick>
 8005f5e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	88fa      	ldrh	r2, [r7, #6]
 8005f64:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	88fa      	ldrh	r2, [r7, #6]
 8005f6a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	689b      	ldr	r3, [r3, #8]
 8005f70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f74:	d108      	bne.n	8005f88 <HAL_UART_Transmit+0x82>
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	691b      	ldr	r3, [r3, #16]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d104      	bne.n	8005f88 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	61bb      	str	r3, [r7, #24]
 8005f86:	e003      	b.n	8005f90 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2200      	movs	r2, #0
 8005f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005f98:	e02a      	b.n	8005ff0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	9300      	str	r3, [sp, #0]
 8005f9e:	697b      	ldr	r3, [r7, #20]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	2180      	movs	r1, #128	; 0x80
 8005fa4:	68f8      	ldr	r0, [r7, #12]
 8005fa6:	f000 fb1f 	bl	80065e8 <UART_WaitOnFlagUntilTimeout>
 8005faa:	4603      	mov	r3, r0
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d001      	beq.n	8005fb4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005fb0:	2303      	movs	r3, #3
 8005fb2:	e036      	b.n	8006022 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005fb4:	69fb      	ldr	r3, [r7, #28]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d10b      	bne.n	8005fd2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005fba:	69bb      	ldr	r3, [r7, #24]
 8005fbc:	881b      	ldrh	r3, [r3, #0]
 8005fbe:	461a      	mov	r2, r3
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fc8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005fca:	69bb      	ldr	r3, [r7, #24]
 8005fcc:	3302      	adds	r3, #2
 8005fce:	61bb      	str	r3, [r7, #24]
 8005fd0:	e007      	b.n	8005fe2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005fd2:	69fb      	ldr	r3, [r7, #28]
 8005fd4:	781a      	ldrb	r2, [r3, #0]
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005fdc:	69fb      	ldr	r3, [r7, #28]
 8005fde:	3301      	adds	r3, #1
 8005fe0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	3b01      	subs	r3, #1
 8005fea:	b29a      	uxth	r2, r3
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005ff4:	b29b      	uxth	r3, r3
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d1cf      	bne.n	8005f9a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	9300      	str	r3, [sp, #0]
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	2200      	movs	r2, #0
 8006002:	2140      	movs	r1, #64	; 0x40
 8006004:	68f8      	ldr	r0, [r7, #12]
 8006006:	f000 faef 	bl	80065e8 <UART_WaitOnFlagUntilTimeout>
 800600a:	4603      	mov	r3, r0
 800600c:	2b00      	cmp	r3, #0
 800600e:	d001      	beq.n	8006014 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006010:	2303      	movs	r3, #3
 8006012:	e006      	b.n	8006022 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2220      	movs	r2, #32
 8006018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800601c:	2300      	movs	r3, #0
 800601e:	e000      	b.n	8006022 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006020:	2302      	movs	r3, #2
  }
}
 8006022:	4618      	mov	r0, r3
 8006024:	3720      	adds	r7, #32
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}

0800602a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800602a:	b580      	push	{r7, lr}
 800602c:	b084      	sub	sp, #16
 800602e:	af00      	add	r7, sp, #0
 8006030:	60f8      	str	r0, [r7, #12]
 8006032:	60b9      	str	r1, [r7, #8]
 8006034:	4613      	mov	r3, r2
 8006036:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800603e:	b2db      	uxtb	r3, r3
 8006040:	2b20      	cmp	r3, #32
 8006042:	d11d      	bne.n	8006080 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d002      	beq.n	8006050 <HAL_UART_Receive_IT+0x26>
 800604a:	88fb      	ldrh	r3, [r7, #6]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d101      	bne.n	8006054 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006050:	2301      	movs	r3, #1
 8006052:	e016      	b.n	8006082 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800605a:	2b01      	cmp	r3, #1
 800605c:	d101      	bne.n	8006062 <HAL_UART_Receive_IT+0x38>
 800605e:	2302      	movs	r3, #2
 8006060:	e00f      	b.n	8006082 <HAL_UART_Receive_IT+0x58>
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2201      	movs	r2, #1
 8006066:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2200      	movs	r2, #0
 800606e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006070:	88fb      	ldrh	r3, [r7, #6]
 8006072:	461a      	mov	r2, r3
 8006074:	68b9      	ldr	r1, [r7, #8]
 8006076:	68f8      	ldr	r0, [r7, #12]
 8006078:	f000 fb24 	bl	80066c4 <UART_Start_Receive_IT>
 800607c:	4603      	mov	r3, r0
 800607e:	e000      	b.n	8006082 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006080:	2302      	movs	r3, #2
  }
}
 8006082:	4618      	mov	r0, r3
 8006084:	3710      	adds	r7, #16
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}
	...

0800608c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b0ba      	sub	sp, #232	; 0xe8
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	68db      	ldr	r3, [r3, #12]
 80060a4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	695b      	ldr	r3, [r3, #20]
 80060ae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80060b2:	2300      	movs	r3, #0
 80060b4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80060b8:	2300      	movs	r3, #0
 80060ba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80060be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060c2:	f003 030f 	and.w	r3, r3, #15
 80060c6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80060ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d10f      	bne.n	80060f2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060d6:	f003 0320 	and.w	r3, r3, #32
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d009      	beq.n	80060f2 <HAL_UART_IRQHandler+0x66>
 80060de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80060e2:	f003 0320 	and.w	r3, r3, #32
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d003      	beq.n	80060f2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f000 fc07 	bl	80068fe <UART_Receive_IT>
      return;
 80060f0:	e256      	b.n	80065a0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80060f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	f000 80de 	beq.w	80062b8 <HAL_UART_IRQHandler+0x22c>
 80060fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006100:	f003 0301 	and.w	r3, r3, #1
 8006104:	2b00      	cmp	r3, #0
 8006106:	d106      	bne.n	8006116 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006108:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800610c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006110:	2b00      	cmp	r3, #0
 8006112:	f000 80d1 	beq.w	80062b8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006116:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800611a:	f003 0301 	and.w	r3, r3, #1
 800611e:	2b00      	cmp	r3, #0
 8006120:	d00b      	beq.n	800613a <HAL_UART_IRQHandler+0xae>
 8006122:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006126:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800612a:	2b00      	cmp	r3, #0
 800612c:	d005      	beq.n	800613a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006132:	f043 0201 	orr.w	r2, r3, #1
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800613a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800613e:	f003 0304 	and.w	r3, r3, #4
 8006142:	2b00      	cmp	r3, #0
 8006144:	d00b      	beq.n	800615e <HAL_UART_IRQHandler+0xd2>
 8006146:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800614a:	f003 0301 	and.w	r3, r3, #1
 800614e:	2b00      	cmp	r3, #0
 8006150:	d005      	beq.n	800615e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006156:	f043 0202 	orr.w	r2, r3, #2
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800615e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006162:	f003 0302 	and.w	r3, r3, #2
 8006166:	2b00      	cmp	r3, #0
 8006168:	d00b      	beq.n	8006182 <HAL_UART_IRQHandler+0xf6>
 800616a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800616e:	f003 0301 	and.w	r3, r3, #1
 8006172:	2b00      	cmp	r3, #0
 8006174:	d005      	beq.n	8006182 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800617a:	f043 0204 	orr.w	r2, r3, #4
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006182:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006186:	f003 0308 	and.w	r3, r3, #8
 800618a:	2b00      	cmp	r3, #0
 800618c:	d011      	beq.n	80061b2 <HAL_UART_IRQHandler+0x126>
 800618e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006192:	f003 0320 	and.w	r3, r3, #32
 8006196:	2b00      	cmp	r3, #0
 8006198:	d105      	bne.n	80061a6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800619a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800619e:	f003 0301 	and.w	r3, r3, #1
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d005      	beq.n	80061b2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061aa:	f043 0208 	orr.w	r2, r3, #8
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	f000 81ed 	beq.w	8006596 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80061bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061c0:	f003 0320 	and.w	r3, r3, #32
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d008      	beq.n	80061da <HAL_UART_IRQHandler+0x14e>
 80061c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061cc:	f003 0320 	and.w	r3, r3, #32
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d002      	beq.n	80061da <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f000 fb92 	bl	80068fe <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	695b      	ldr	r3, [r3, #20]
 80061e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061e4:	2b40      	cmp	r3, #64	; 0x40
 80061e6:	bf0c      	ite	eq
 80061e8:	2301      	moveq	r3, #1
 80061ea:	2300      	movne	r3, #0
 80061ec:	b2db      	uxtb	r3, r3
 80061ee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061f6:	f003 0308 	and.w	r3, r3, #8
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d103      	bne.n	8006206 <HAL_UART_IRQHandler+0x17a>
 80061fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006202:	2b00      	cmp	r3, #0
 8006204:	d04f      	beq.n	80062a6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f000 fa9a 	bl	8006740 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	695b      	ldr	r3, [r3, #20]
 8006212:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006216:	2b40      	cmp	r3, #64	; 0x40
 8006218:	d141      	bne.n	800629e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	3314      	adds	r3, #20
 8006220:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006224:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006228:	e853 3f00 	ldrex	r3, [r3]
 800622c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006230:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006234:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006238:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	3314      	adds	r3, #20
 8006242:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006246:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800624a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800624e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006252:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006256:	e841 2300 	strex	r3, r2, [r1]
 800625a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800625e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006262:	2b00      	cmp	r3, #0
 8006264:	d1d9      	bne.n	800621a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800626a:	2b00      	cmp	r3, #0
 800626c:	d013      	beq.n	8006296 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006272:	4a7d      	ldr	r2, [pc, #500]	; (8006468 <HAL_UART_IRQHandler+0x3dc>)
 8006274:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800627a:	4618      	mov	r0, r3
 800627c:	f7fc febd 	bl	8002ffa <HAL_DMA_Abort_IT>
 8006280:	4603      	mov	r3, r0
 8006282:	2b00      	cmp	r3, #0
 8006284:	d016      	beq.n	80062b4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800628a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800628c:	687a      	ldr	r2, [r7, #4]
 800628e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006290:	4610      	mov	r0, r2
 8006292:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006294:	e00e      	b.n	80062b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006296:	6878      	ldr	r0, [r7, #4]
 8006298:	f000 f990 	bl	80065bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800629c:	e00a      	b.n	80062b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f000 f98c 	bl	80065bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062a4:	e006      	b.n	80062b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f000 f988 	bl	80065bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2200      	movs	r2, #0
 80062b0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80062b2:	e170      	b.n	8006596 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062b4:	bf00      	nop
    return;
 80062b6:	e16e      	b.n	8006596 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062bc:	2b01      	cmp	r3, #1
 80062be:	f040 814a 	bne.w	8006556 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80062c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062c6:	f003 0310 	and.w	r3, r3, #16
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	f000 8143 	beq.w	8006556 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80062d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062d4:	f003 0310 	and.w	r3, r3, #16
 80062d8:	2b00      	cmp	r3, #0
 80062da:	f000 813c 	beq.w	8006556 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80062de:	2300      	movs	r3, #0
 80062e0:	60bb      	str	r3, [r7, #8]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	60bb      	str	r3, [r7, #8]
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	60bb      	str	r3, [r7, #8]
 80062f2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	695b      	ldr	r3, [r3, #20]
 80062fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062fe:	2b40      	cmp	r3, #64	; 0x40
 8006300:	f040 80b4 	bne.w	800646c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	685b      	ldr	r3, [r3, #4]
 800630c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006310:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006314:	2b00      	cmp	r3, #0
 8006316:	f000 8140 	beq.w	800659a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800631e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006322:	429a      	cmp	r2, r3
 8006324:	f080 8139 	bcs.w	800659a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800632e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006334:	69db      	ldr	r3, [r3, #28]
 8006336:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800633a:	f000 8088 	beq.w	800644e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	330c      	adds	r3, #12
 8006344:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006348:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800634c:	e853 3f00 	ldrex	r3, [r3]
 8006350:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006354:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006358:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800635c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	330c      	adds	r3, #12
 8006366:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800636a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800636e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006372:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006376:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800637a:	e841 2300 	strex	r3, r2, [r1]
 800637e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006382:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006386:	2b00      	cmp	r3, #0
 8006388:	d1d9      	bne.n	800633e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	3314      	adds	r3, #20
 8006390:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006392:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006394:	e853 3f00 	ldrex	r3, [r3]
 8006398:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800639a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800639c:	f023 0301 	bic.w	r3, r3, #1
 80063a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	3314      	adds	r3, #20
 80063aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80063ae:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80063b2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063b4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80063b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80063ba:	e841 2300 	strex	r3, r2, [r1]
 80063be:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80063c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d1e1      	bne.n	800638a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	3314      	adds	r3, #20
 80063cc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80063d0:	e853 3f00 	ldrex	r3, [r3]
 80063d4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80063d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80063d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80063dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	3314      	adds	r3, #20
 80063e6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80063ea:	66fa      	str	r2, [r7, #108]	; 0x6c
 80063ec:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ee:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80063f0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80063f2:	e841 2300 	strex	r3, r2, [r1]
 80063f6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80063f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d1e3      	bne.n	80063c6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2220      	movs	r2, #32
 8006402:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2200      	movs	r2, #0
 800640a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	330c      	adds	r3, #12
 8006412:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006414:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006416:	e853 3f00 	ldrex	r3, [r3]
 800641a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800641c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800641e:	f023 0310 	bic.w	r3, r3, #16
 8006422:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	330c      	adds	r3, #12
 800642c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006430:	65ba      	str	r2, [r7, #88]	; 0x58
 8006432:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006434:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006436:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006438:	e841 2300 	strex	r3, r2, [r1]
 800643c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800643e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006440:	2b00      	cmp	r3, #0
 8006442:	d1e3      	bne.n	800640c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006448:	4618      	mov	r0, r3
 800644a:	f7fc fd66 	bl	8002f1a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006456:	b29b      	uxth	r3, r3
 8006458:	1ad3      	subs	r3, r2, r3
 800645a:	b29b      	uxth	r3, r3
 800645c:	4619      	mov	r1, r3
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	f000 f8b6 	bl	80065d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006464:	e099      	b.n	800659a <HAL_UART_IRQHandler+0x50e>
 8006466:	bf00      	nop
 8006468:	08006807 	.word	0x08006807
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006474:	b29b      	uxth	r3, r3
 8006476:	1ad3      	subs	r3, r2, r3
 8006478:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006480:	b29b      	uxth	r3, r3
 8006482:	2b00      	cmp	r3, #0
 8006484:	f000 808b 	beq.w	800659e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006488:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800648c:	2b00      	cmp	r3, #0
 800648e:	f000 8086 	beq.w	800659e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	330c      	adds	r3, #12
 8006498:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800649a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800649c:	e853 3f00 	ldrex	r3, [r3]
 80064a0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80064a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064a4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80064a8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	330c      	adds	r3, #12
 80064b2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80064b6:	647a      	str	r2, [r7, #68]	; 0x44
 80064b8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064ba:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80064bc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80064be:	e841 2300 	strex	r3, r2, [r1]
 80064c2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80064c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d1e3      	bne.n	8006492 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	3314      	adds	r3, #20
 80064d0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064d4:	e853 3f00 	ldrex	r3, [r3]
 80064d8:	623b      	str	r3, [r7, #32]
   return(result);
 80064da:	6a3b      	ldr	r3, [r7, #32]
 80064dc:	f023 0301 	bic.w	r3, r3, #1
 80064e0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	3314      	adds	r3, #20
 80064ea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80064ee:	633a      	str	r2, [r7, #48]	; 0x30
 80064f0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064f2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80064f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064f6:	e841 2300 	strex	r3, r2, [r1]
 80064fa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80064fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d1e3      	bne.n	80064ca <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2220      	movs	r2, #32
 8006506:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2200      	movs	r2, #0
 800650e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	330c      	adds	r3, #12
 8006516:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	e853 3f00 	ldrex	r3, [r3]
 800651e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	f023 0310 	bic.w	r3, r3, #16
 8006526:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	330c      	adds	r3, #12
 8006530:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006534:	61fa      	str	r2, [r7, #28]
 8006536:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006538:	69b9      	ldr	r1, [r7, #24]
 800653a:	69fa      	ldr	r2, [r7, #28]
 800653c:	e841 2300 	strex	r3, r2, [r1]
 8006540:	617b      	str	r3, [r7, #20]
   return(result);
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d1e3      	bne.n	8006510 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006548:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800654c:	4619      	mov	r1, r3
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	f000 f83e 	bl	80065d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006554:	e023      	b.n	800659e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006556:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800655a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800655e:	2b00      	cmp	r3, #0
 8006560:	d009      	beq.n	8006576 <HAL_UART_IRQHandler+0x4ea>
 8006562:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006566:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800656a:	2b00      	cmp	r3, #0
 800656c:	d003      	beq.n	8006576 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	f000 f95d 	bl	800682e <UART_Transmit_IT>
    return;
 8006574:	e014      	b.n	80065a0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006576:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800657a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800657e:	2b00      	cmp	r3, #0
 8006580:	d00e      	beq.n	80065a0 <HAL_UART_IRQHandler+0x514>
 8006582:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006586:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800658a:	2b00      	cmp	r3, #0
 800658c:	d008      	beq.n	80065a0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800658e:	6878      	ldr	r0, [r7, #4]
 8006590:	f000 f99d 	bl	80068ce <UART_EndTransmit_IT>
    return;
 8006594:	e004      	b.n	80065a0 <HAL_UART_IRQHandler+0x514>
    return;
 8006596:	bf00      	nop
 8006598:	e002      	b.n	80065a0 <HAL_UART_IRQHandler+0x514>
      return;
 800659a:	bf00      	nop
 800659c:	e000      	b.n	80065a0 <HAL_UART_IRQHandler+0x514>
      return;
 800659e:	bf00      	nop
  }
}
 80065a0:	37e8      	adds	r7, #232	; 0xe8
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}
 80065a6:	bf00      	nop

080065a8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b083      	sub	sp, #12
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80065b0:	bf00      	nop
 80065b2:	370c      	adds	r7, #12
 80065b4:	46bd      	mov	sp, r7
 80065b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ba:	4770      	bx	lr

080065bc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80065bc:	b480      	push	{r7}
 80065be:	b083      	sub	sp, #12
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80065c4:	bf00      	nop
 80065c6:	370c      	adds	r7, #12
 80065c8:	46bd      	mov	sp, r7
 80065ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ce:	4770      	bx	lr

080065d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b083      	sub	sp, #12
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
 80065d8:	460b      	mov	r3, r1
 80065da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80065dc:	bf00      	nop
 80065de:	370c      	adds	r7, #12
 80065e0:	46bd      	mov	sp, r7
 80065e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e6:	4770      	bx	lr

080065e8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b090      	sub	sp, #64	; 0x40
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	60f8      	str	r0, [r7, #12]
 80065f0:	60b9      	str	r1, [r7, #8]
 80065f2:	603b      	str	r3, [r7, #0]
 80065f4:	4613      	mov	r3, r2
 80065f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065f8:	e050      	b.n	800669c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80065fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006600:	d04c      	beq.n	800669c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006602:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006604:	2b00      	cmp	r3, #0
 8006606:	d007      	beq.n	8006618 <UART_WaitOnFlagUntilTimeout+0x30>
 8006608:	f7fc fb46 	bl	8002c98 <HAL_GetTick>
 800660c:	4602      	mov	r2, r0
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	1ad3      	subs	r3, r2, r3
 8006612:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006614:	429a      	cmp	r2, r3
 8006616:	d241      	bcs.n	800669c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	330c      	adds	r3, #12
 800661e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006622:	e853 3f00 	ldrex	r3, [r3]
 8006626:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800662a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800662e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	330c      	adds	r3, #12
 8006636:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006638:	637a      	str	r2, [r7, #52]	; 0x34
 800663a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800663c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800663e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006640:	e841 2300 	strex	r3, r2, [r1]
 8006644:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006646:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006648:	2b00      	cmp	r3, #0
 800664a:	d1e5      	bne.n	8006618 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	3314      	adds	r3, #20
 8006652:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	e853 3f00 	ldrex	r3, [r3]
 800665a:	613b      	str	r3, [r7, #16]
   return(result);
 800665c:	693b      	ldr	r3, [r7, #16]
 800665e:	f023 0301 	bic.w	r3, r3, #1
 8006662:	63bb      	str	r3, [r7, #56]	; 0x38
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	3314      	adds	r3, #20
 800666a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800666c:	623a      	str	r2, [r7, #32]
 800666e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006670:	69f9      	ldr	r1, [r7, #28]
 8006672:	6a3a      	ldr	r2, [r7, #32]
 8006674:	e841 2300 	strex	r3, r2, [r1]
 8006678:	61bb      	str	r3, [r7, #24]
   return(result);
 800667a:	69bb      	ldr	r3, [r7, #24]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d1e5      	bne.n	800664c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2220      	movs	r2, #32
 8006684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2220      	movs	r2, #32
 800668c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	2200      	movs	r2, #0
 8006694:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006698:	2303      	movs	r3, #3
 800669a:	e00f      	b.n	80066bc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	681a      	ldr	r2, [r3, #0]
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	4013      	ands	r3, r2
 80066a6:	68ba      	ldr	r2, [r7, #8]
 80066a8:	429a      	cmp	r2, r3
 80066aa:	bf0c      	ite	eq
 80066ac:	2301      	moveq	r3, #1
 80066ae:	2300      	movne	r3, #0
 80066b0:	b2db      	uxtb	r3, r3
 80066b2:	461a      	mov	r2, r3
 80066b4:	79fb      	ldrb	r3, [r7, #7]
 80066b6:	429a      	cmp	r2, r3
 80066b8:	d09f      	beq.n	80065fa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80066ba:	2300      	movs	r3, #0
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3740      	adds	r7, #64	; 0x40
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}

080066c4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b085      	sub	sp, #20
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	60f8      	str	r0, [r7, #12]
 80066cc:	60b9      	str	r1, [r7, #8]
 80066ce:	4613      	mov	r3, r2
 80066d0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	68ba      	ldr	r2, [r7, #8]
 80066d6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	88fa      	ldrh	r2, [r7, #6]
 80066dc:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	88fa      	ldrh	r2, [r7, #6]
 80066e2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2200      	movs	r2, #0
 80066e8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2222      	movs	r2, #34	; 0x22
 80066ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2200      	movs	r2, #0
 80066f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	691b      	ldr	r3, [r3, #16]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d007      	beq.n	8006712 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	68da      	ldr	r2, [r3, #12]
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006710:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	695a      	ldr	r2, [r3, #20]
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f042 0201 	orr.w	r2, r2, #1
 8006720:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	68da      	ldr	r2, [r3, #12]
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f042 0220 	orr.w	r2, r2, #32
 8006730:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006732:	2300      	movs	r3, #0
}
 8006734:	4618      	mov	r0, r3
 8006736:	3714      	adds	r7, #20
 8006738:	46bd      	mov	sp, r7
 800673a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673e:	4770      	bx	lr

08006740 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006740:	b480      	push	{r7}
 8006742:	b095      	sub	sp, #84	; 0x54
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	330c      	adds	r3, #12
 800674e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006750:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006752:	e853 3f00 	ldrex	r3, [r3]
 8006756:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800675a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800675e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	330c      	adds	r3, #12
 8006766:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006768:	643a      	str	r2, [r7, #64]	; 0x40
 800676a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800676c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800676e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006770:	e841 2300 	strex	r3, r2, [r1]
 8006774:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006778:	2b00      	cmp	r3, #0
 800677a:	d1e5      	bne.n	8006748 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	3314      	adds	r3, #20
 8006782:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006784:	6a3b      	ldr	r3, [r7, #32]
 8006786:	e853 3f00 	ldrex	r3, [r3]
 800678a:	61fb      	str	r3, [r7, #28]
   return(result);
 800678c:	69fb      	ldr	r3, [r7, #28]
 800678e:	f023 0301 	bic.w	r3, r3, #1
 8006792:	64bb      	str	r3, [r7, #72]	; 0x48
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	3314      	adds	r3, #20
 800679a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800679c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800679e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80067a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80067a4:	e841 2300 	strex	r3, r2, [r1]
 80067a8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80067aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d1e5      	bne.n	800677c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	d119      	bne.n	80067ec <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	330c      	adds	r3, #12
 80067be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	e853 3f00 	ldrex	r3, [r3]
 80067c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	f023 0310 	bic.w	r3, r3, #16
 80067ce:	647b      	str	r3, [r7, #68]	; 0x44
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	330c      	adds	r3, #12
 80067d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80067d8:	61ba      	str	r2, [r7, #24]
 80067da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067dc:	6979      	ldr	r1, [r7, #20]
 80067de:	69ba      	ldr	r2, [r7, #24]
 80067e0:	e841 2300 	strex	r3, r2, [r1]
 80067e4:	613b      	str	r3, [r7, #16]
   return(result);
 80067e6:	693b      	ldr	r3, [r7, #16]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d1e5      	bne.n	80067b8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2220      	movs	r2, #32
 80067f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2200      	movs	r2, #0
 80067f8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80067fa:	bf00      	nop
 80067fc:	3754      	adds	r7, #84	; 0x54
 80067fe:	46bd      	mov	sp, r7
 8006800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006804:	4770      	bx	lr

08006806 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006806:	b580      	push	{r7, lr}
 8006808:	b084      	sub	sp, #16
 800680a:	af00      	add	r7, sp, #0
 800680c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006812:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2200      	movs	r2, #0
 8006818:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	2200      	movs	r2, #0
 800681e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006820:	68f8      	ldr	r0, [r7, #12]
 8006822:	f7ff fecb 	bl	80065bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006826:	bf00      	nop
 8006828:	3710      	adds	r7, #16
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}

0800682e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800682e:	b480      	push	{r7}
 8006830:	b085      	sub	sp, #20
 8006832:	af00      	add	r7, sp, #0
 8006834:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800683c:	b2db      	uxtb	r3, r3
 800683e:	2b21      	cmp	r3, #33	; 0x21
 8006840:	d13e      	bne.n	80068c0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	689b      	ldr	r3, [r3, #8]
 8006846:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800684a:	d114      	bne.n	8006876 <UART_Transmit_IT+0x48>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	691b      	ldr	r3, [r3, #16]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d110      	bne.n	8006876 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6a1b      	ldr	r3, [r3, #32]
 8006858:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	881b      	ldrh	r3, [r3, #0]
 800685e:	461a      	mov	r2, r3
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006868:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6a1b      	ldr	r3, [r3, #32]
 800686e:	1c9a      	adds	r2, r3, #2
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	621a      	str	r2, [r3, #32]
 8006874:	e008      	b.n	8006888 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a1b      	ldr	r3, [r3, #32]
 800687a:	1c59      	adds	r1, r3, #1
 800687c:	687a      	ldr	r2, [r7, #4]
 800687e:	6211      	str	r1, [r2, #32]
 8006880:	781a      	ldrb	r2, [r3, #0]
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800688c:	b29b      	uxth	r3, r3
 800688e:	3b01      	subs	r3, #1
 8006890:	b29b      	uxth	r3, r3
 8006892:	687a      	ldr	r2, [r7, #4]
 8006894:	4619      	mov	r1, r3
 8006896:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006898:	2b00      	cmp	r3, #0
 800689a:	d10f      	bne.n	80068bc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	68da      	ldr	r2, [r3, #12]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80068aa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	68da      	ldr	r2, [r3, #12]
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80068ba:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80068bc:	2300      	movs	r3, #0
 80068be:	e000      	b.n	80068c2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80068c0:	2302      	movs	r3, #2
  }
}
 80068c2:	4618      	mov	r0, r3
 80068c4:	3714      	adds	r7, #20
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr

080068ce <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80068ce:	b580      	push	{r7, lr}
 80068d0:	b082      	sub	sp, #8
 80068d2:	af00      	add	r7, sp, #0
 80068d4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	68da      	ldr	r2, [r3, #12]
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068e4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2220      	movs	r2, #32
 80068ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f7ff fe5a 	bl	80065a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80068f4:	2300      	movs	r3, #0
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3708      	adds	r7, #8
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd80      	pop	{r7, pc}

080068fe <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80068fe:	b580      	push	{r7, lr}
 8006900:	b08c      	sub	sp, #48	; 0x30
 8006902:	af00      	add	r7, sp, #0
 8006904:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800690c:	b2db      	uxtb	r3, r3
 800690e:	2b22      	cmp	r3, #34	; 0x22
 8006910:	f040 80ab 	bne.w	8006a6a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800691c:	d117      	bne.n	800694e <UART_Receive_IT+0x50>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	691b      	ldr	r3, [r3, #16]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d113      	bne.n	800694e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006926:	2300      	movs	r3, #0
 8006928:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800692e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	b29b      	uxth	r3, r3
 8006938:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800693c:	b29a      	uxth	r2, r3
 800693e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006940:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006946:	1c9a      	adds	r2, r3, #2
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	629a      	str	r2, [r3, #40]	; 0x28
 800694c:	e026      	b.n	800699c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006952:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006954:	2300      	movs	r3, #0
 8006956:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	689b      	ldr	r3, [r3, #8]
 800695c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006960:	d007      	beq.n	8006972 <UART_Receive_IT+0x74>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d10a      	bne.n	8006980 <UART_Receive_IT+0x82>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	691b      	ldr	r3, [r3, #16]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d106      	bne.n	8006980 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	b2da      	uxtb	r2, r3
 800697a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800697c:	701a      	strb	r2, [r3, #0]
 800697e:	e008      	b.n	8006992 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	b2db      	uxtb	r3, r3
 8006988:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800698c:	b2da      	uxtb	r2, r3
 800698e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006990:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006996:	1c5a      	adds	r2, r3, #1
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80069a0:	b29b      	uxth	r3, r3
 80069a2:	3b01      	subs	r3, #1
 80069a4:	b29b      	uxth	r3, r3
 80069a6:	687a      	ldr	r2, [r7, #4]
 80069a8:	4619      	mov	r1, r3
 80069aa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d15a      	bne.n	8006a66 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	68da      	ldr	r2, [r3, #12]
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f022 0220 	bic.w	r2, r2, #32
 80069be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	68da      	ldr	r2, [r3, #12]
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80069ce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	695a      	ldr	r2, [r3, #20]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f022 0201 	bic.w	r2, r2, #1
 80069de:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2220      	movs	r2, #32
 80069e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069ec:	2b01      	cmp	r3, #1
 80069ee:	d135      	bne.n	8006a5c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2200      	movs	r2, #0
 80069f4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	330c      	adds	r3, #12
 80069fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	e853 3f00 	ldrex	r3, [r3]
 8006a04:	613b      	str	r3, [r7, #16]
   return(result);
 8006a06:	693b      	ldr	r3, [r7, #16]
 8006a08:	f023 0310 	bic.w	r3, r3, #16
 8006a0c:	627b      	str	r3, [r7, #36]	; 0x24
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	330c      	adds	r3, #12
 8006a14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a16:	623a      	str	r2, [r7, #32]
 8006a18:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a1a:	69f9      	ldr	r1, [r7, #28]
 8006a1c:	6a3a      	ldr	r2, [r7, #32]
 8006a1e:	e841 2300 	strex	r3, r2, [r1]
 8006a22:	61bb      	str	r3, [r7, #24]
   return(result);
 8006a24:	69bb      	ldr	r3, [r7, #24]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d1e5      	bne.n	80069f6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f003 0310 	and.w	r3, r3, #16
 8006a34:	2b10      	cmp	r3, #16
 8006a36:	d10a      	bne.n	8006a4e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006a38:	2300      	movs	r3, #0
 8006a3a:	60fb      	str	r3, [r7, #12]
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	60fb      	str	r3, [r7, #12]
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	685b      	ldr	r3, [r3, #4]
 8006a4a:	60fb      	str	r3, [r7, #12]
 8006a4c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006a52:	4619      	mov	r1, r3
 8006a54:	6878      	ldr	r0, [r7, #4]
 8006a56:	f7ff fdbb 	bl	80065d0 <HAL_UARTEx_RxEventCallback>
 8006a5a:	e002      	b.n	8006a62 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006a5c:	6878      	ldr	r0, [r7, #4]
 8006a5e:	f7fa fbbd 	bl	80011dc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006a62:	2300      	movs	r3, #0
 8006a64:	e002      	b.n	8006a6c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006a66:	2300      	movs	r3, #0
 8006a68:	e000      	b.n	8006a6c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006a6a:	2302      	movs	r3, #2
  }
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	3730      	adds	r7, #48	; 0x30
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}

08006a74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a78:	b0c0      	sub	sp, #256	; 0x100
 8006a7a:	af00      	add	r7, sp, #0
 8006a7c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	691b      	ldr	r3, [r3, #16]
 8006a88:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a90:	68d9      	ldr	r1, [r3, #12]
 8006a92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a96:	681a      	ldr	r2, [r3, #0]
 8006a98:	ea40 0301 	orr.w	r3, r0, r1
 8006a9c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006a9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006aa2:	689a      	ldr	r2, [r3, #8]
 8006aa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006aa8:	691b      	ldr	r3, [r3, #16]
 8006aaa:	431a      	orrs	r2, r3
 8006aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ab0:	695b      	ldr	r3, [r3, #20]
 8006ab2:	431a      	orrs	r2, r3
 8006ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ab8:	69db      	ldr	r3, [r3, #28]
 8006aba:	4313      	orrs	r3, r2
 8006abc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	68db      	ldr	r3, [r3, #12]
 8006ac8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006acc:	f021 010c 	bic.w	r1, r1, #12
 8006ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ad4:	681a      	ldr	r2, [r3, #0]
 8006ad6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006ada:	430b      	orrs	r3, r1
 8006adc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006ade:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	695b      	ldr	r3, [r3, #20]
 8006ae6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006aea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006aee:	6999      	ldr	r1, [r3, #24]
 8006af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006af4:	681a      	ldr	r2, [r3, #0]
 8006af6:	ea40 0301 	orr.w	r3, r0, r1
 8006afa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b00:	681a      	ldr	r2, [r3, #0]
 8006b02:	4b8f      	ldr	r3, [pc, #572]	; (8006d40 <UART_SetConfig+0x2cc>)
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d005      	beq.n	8006b14 <UART_SetConfig+0xa0>
 8006b08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b0c:	681a      	ldr	r2, [r3, #0]
 8006b0e:	4b8d      	ldr	r3, [pc, #564]	; (8006d44 <UART_SetConfig+0x2d0>)
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d104      	bne.n	8006b1e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006b14:	f7fe f9dc 	bl	8004ed0 <HAL_RCC_GetPCLK2Freq>
 8006b18:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006b1c:	e003      	b.n	8006b26 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006b1e:	f7fe f9c3 	bl	8004ea8 <HAL_RCC_GetPCLK1Freq>
 8006b22:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b2a:	69db      	ldr	r3, [r3, #28]
 8006b2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b30:	f040 810c 	bne.w	8006d4c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006b34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006b38:	2200      	movs	r2, #0
 8006b3a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006b3e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006b42:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006b46:	4622      	mov	r2, r4
 8006b48:	462b      	mov	r3, r5
 8006b4a:	1891      	adds	r1, r2, r2
 8006b4c:	65b9      	str	r1, [r7, #88]	; 0x58
 8006b4e:	415b      	adcs	r3, r3
 8006b50:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006b52:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006b56:	4621      	mov	r1, r4
 8006b58:	eb12 0801 	adds.w	r8, r2, r1
 8006b5c:	4629      	mov	r1, r5
 8006b5e:	eb43 0901 	adc.w	r9, r3, r1
 8006b62:	f04f 0200 	mov.w	r2, #0
 8006b66:	f04f 0300 	mov.w	r3, #0
 8006b6a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006b6e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006b72:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006b76:	4690      	mov	r8, r2
 8006b78:	4699      	mov	r9, r3
 8006b7a:	4623      	mov	r3, r4
 8006b7c:	eb18 0303 	adds.w	r3, r8, r3
 8006b80:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006b84:	462b      	mov	r3, r5
 8006b86:	eb49 0303 	adc.w	r3, r9, r3
 8006b8a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006b8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b92:	685b      	ldr	r3, [r3, #4]
 8006b94:	2200      	movs	r2, #0
 8006b96:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006b9a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006b9e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006ba2:	460b      	mov	r3, r1
 8006ba4:	18db      	adds	r3, r3, r3
 8006ba6:	653b      	str	r3, [r7, #80]	; 0x50
 8006ba8:	4613      	mov	r3, r2
 8006baa:	eb42 0303 	adc.w	r3, r2, r3
 8006bae:	657b      	str	r3, [r7, #84]	; 0x54
 8006bb0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006bb4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006bb8:	f7fa f806 	bl	8000bc8 <__aeabi_uldivmod>
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	460b      	mov	r3, r1
 8006bc0:	4b61      	ldr	r3, [pc, #388]	; (8006d48 <UART_SetConfig+0x2d4>)
 8006bc2:	fba3 2302 	umull	r2, r3, r3, r2
 8006bc6:	095b      	lsrs	r3, r3, #5
 8006bc8:	011c      	lsls	r4, r3, #4
 8006bca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006bd4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006bd8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006bdc:	4642      	mov	r2, r8
 8006bde:	464b      	mov	r3, r9
 8006be0:	1891      	adds	r1, r2, r2
 8006be2:	64b9      	str	r1, [r7, #72]	; 0x48
 8006be4:	415b      	adcs	r3, r3
 8006be6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006be8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006bec:	4641      	mov	r1, r8
 8006bee:	eb12 0a01 	adds.w	sl, r2, r1
 8006bf2:	4649      	mov	r1, r9
 8006bf4:	eb43 0b01 	adc.w	fp, r3, r1
 8006bf8:	f04f 0200 	mov.w	r2, #0
 8006bfc:	f04f 0300 	mov.w	r3, #0
 8006c00:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006c04:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006c08:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006c0c:	4692      	mov	sl, r2
 8006c0e:	469b      	mov	fp, r3
 8006c10:	4643      	mov	r3, r8
 8006c12:	eb1a 0303 	adds.w	r3, sl, r3
 8006c16:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006c1a:	464b      	mov	r3, r9
 8006c1c:	eb4b 0303 	adc.w	r3, fp, r3
 8006c20:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006c24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006c30:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006c34:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006c38:	460b      	mov	r3, r1
 8006c3a:	18db      	adds	r3, r3, r3
 8006c3c:	643b      	str	r3, [r7, #64]	; 0x40
 8006c3e:	4613      	mov	r3, r2
 8006c40:	eb42 0303 	adc.w	r3, r2, r3
 8006c44:	647b      	str	r3, [r7, #68]	; 0x44
 8006c46:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006c4a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006c4e:	f7f9 ffbb 	bl	8000bc8 <__aeabi_uldivmod>
 8006c52:	4602      	mov	r2, r0
 8006c54:	460b      	mov	r3, r1
 8006c56:	4611      	mov	r1, r2
 8006c58:	4b3b      	ldr	r3, [pc, #236]	; (8006d48 <UART_SetConfig+0x2d4>)
 8006c5a:	fba3 2301 	umull	r2, r3, r3, r1
 8006c5e:	095b      	lsrs	r3, r3, #5
 8006c60:	2264      	movs	r2, #100	; 0x64
 8006c62:	fb02 f303 	mul.w	r3, r2, r3
 8006c66:	1acb      	subs	r3, r1, r3
 8006c68:	00db      	lsls	r3, r3, #3
 8006c6a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006c6e:	4b36      	ldr	r3, [pc, #216]	; (8006d48 <UART_SetConfig+0x2d4>)
 8006c70:	fba3 2302 	umull	r2, r3, r3, r2
 8006c74:	095b      	lsrs	r3, r3, #5
 8006c76:	005b      	lsls	r3, r3, #1
 8006c78:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006c7c:	441c      	add	r4, r3
 8006c7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c82:	2200      	movs	r2, #0
 8006c84:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006c88:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006c8c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006c90:	4642      	mov	r2, r8
 8006c92:	464b      	mov	r3, r9
 8006c94:	1891      	adds	r1, r2, r2
 8006c96:	63b9      	str	r1, [r7, #56]	; 0x38
 8006c98:	415b      	adcs	r3, r3
 8006c9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006c9c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006ca0:	4641      	mov	r1, r8
 8006ca2:	1851      	adds	r1, r2, r1
 8006ca4:	6339      	str	r1, [r7, #48]	; 0x30
 8006ca6:	4649      	mov	r1, r9
 8006ca8:	414b      	adcs	r3, r1
 8006caa:	637b      	str	r3, [r7, #52]	; 0x34
 8006cac:	f04f 0200 	mov.w	r2, #0
 8006cb0:	f04f 0300 	mov.w	r3, #0
 8006cb4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006cb8:	4659      	mov	r1, fp
 8006cba:	00cb      	lsls	r3, r1, #3
 8006cbc:	4651      	mov	r1, sl
 8006cbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006cc2:	4651      	mov	r1, sl
 8006cc4:	00ca      	lsls	r2, r1, #3
 8006cc6:	4610      	mov	r0, r2
 8006cc8:	4619      	mov	r1, r3
 8006cca:	4603      	mov	r3, r0
 8006ccc:	4642      	mov	r2, r8
 8006cce:	189b      	adds	r3, r3, r2
 8006cd0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006cd4:	464b      	mov	r3, r9
 8006cd6:	460a      	mov	r2, r1
 8006cd8:	eb42 0303 	adc.w	r3, r2, r3
 8006cdc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ce4:	685b      	ldr	r3, [r3, #4]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006cec:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006cf0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006cf4:	460b      	mov	r3, r1
 8006cf6:	18db      	adds	r3, r3, r3
 8006cf8:	62bb      	str	r3, [r7, #40]	; 0x28
 8006cfa:	4613      	mov	r3, r2
 8006cfc:	eb42 0303 	adc.w	r3, r2, r3
 8006d00:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006d02:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006d06:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006d0a:	f7f9 ff5d 	bl	8000bc8 <__aeabi_uldivmod>
 8006d0e:	4602      	mov	r2, r0
 8006d10:	460b      	mov	r3, r1
 8006d12:	4b0d      	ldr	r3, [pc, #52]	; (8006d48 <UART_SetConfig+0x2d4>)
 8006d14:	fba3 1302 	umull	r1, r3, r3, r2
 8006d18:	095b      	lsrs	r3, r3, #5
 8006d1a:	2164      	movs	r1, #100	; 0x64
 8006d1c:	fb01 f303 	mul.w	r3, r1, r3
 8006d20:	1ad3      	subs	r3, r2, r3
 8006d22:	00db      	lsls	r3, r3, #3
 8006d24:	3332      	adds	r3, #50	; 0x32
 8006d26:	4a08      	ldr	r2, [pc, #32]	; (8006d48 <UART_SetConfig+0x2d4>)
 8006d28:	fba2 2303 	umull	r2, r3, r2, r3
 8006d2c:	095b      	lsrs	r3, r3, #5
 8006d2e:	f003 0207 	and.w	r2, r3, #7
 8006d32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4422      	add	r2, r4
 8006d3a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006d3c:	e105      	b.n	8006f4a <UART_SetConfig+0x4d6>
 8006d3e:	bf00      	nop
 8006d40:	40011000 	.word	0x40011000
 8006d44:	40011400 	.word	0x40011400
 8006d48:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006d4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d50:	2200      	movs	r2, #0
 8006d52:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006d56:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006d5a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006d5e:	4642      	mov	r2, r8
 8006d60:	464b      	mov	r3, r9
 8006d62:	1891      	adds	r1, r2, r2
 8006d64:	6239      	str	r1, [r7, #32]
 8006d66:	415b      	adcs	r3, r3
 8006d68:	627b      	str	r3, [r7, #36]	; 0x24
 8006d6a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006d6e:	4641      	mov	r1, r8
 8006d70:	1854      	adds	r4, r2, r1
 8006d72:	4649      	mov	r1, r9
 8006d74:	eb43 0501 	adc.w	r5, r3, r1
 8006d78:	f04f 0200 	mov.w	r2, #0
 8006d7c:	f04f 0300 	mov.w	r3, #0
 8006d80:	00eb      	lsls	r3, r5, #3
 8006d82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006d86:	00e2      	lsls	r2, r4, #3
 8006d88:	4614      	mov	r4, r2
 8006d8a:	461d      	mov	r5, r3
 8006d8c:	4643      	mov	r3, r8
 8006d8e:	18e3      	adds	r3, r4, r3
 8006d90:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006d94:	464b      	mov	r3, r9
 8006d96:	eb45 0303 	adc.w	r3, r5, r3
 8006d9a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006d9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	2200      	movs	r2, #0
 8006da6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006daa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006dae:	f04f 0200 	mov.w	r2, #0
 8006db2:	f04f 0300 	mov.w	r3, #0
 8006db6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006dba:	4629      	mov	r1, r5
 8006dbc:	008b      	lsls	r3, r1, #2
 8006dbe:	4621      	mov	r1, r4
 8006dc0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006dc4:	4621      	mov	r1, r4
 8006dc6:	008a      	lsls	r2, r1, #2
 8006dc8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006dcc:	f7f9 fefc 	bl	8000bc8 <__aeabi_uldivmod>
 8006dd0:	4602      	mov	r2, r0
 8006dd2:	460b      	mov	r3, r1
 8006dd4:	4b60      	ldr	r3, [pc, #384]	; (8006f58 <UART_SetConfig+0x4e4>)
 8006dd6:	fba3 2302 	umull	r2, r3, r3, r2
 8006dda:	095b      	lsrs	r3, r3, #5
 8006ddc:	011c      	lsls	r4, r3, #4
 8006dde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006de2:	2200      	movs	r2, #0
 8006de4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006de8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006dec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006df0:	4642      	mov	r2, r8
 8006df2:	464b      	mov	r3, r9
 8006df4:	1891      	adds	r1, r2, r2
 8006df6:	61b9      	str	r1, [r7, #24]
 8006df8:	415b      	adcs	r3, r3
 8006dfa:	61fb      	str	r3, [r7, #28]
 8006dfc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006e00:	4641      	mov	r1, r8
 8006e02:	1851      	adds	r1, r2, r1
 8006e04:	6139      	str	r1, [r7, #16]
 8006e06:	4649      	mov	r1, r9
 8006e08:	414b      	adcs	r3, r1
 8006e0a:	617b      	str	r3, [r7, #20]
 8006e0c:	f04f 0200 	mov.w	r2, #0
 8006e10:	f04f 0300 	mov.w	r3, #0
 8006e14:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006e18:	4659      	mov	r1, fp
 8006e1a:	00cb      	lsls	r3, r1, #3
 8006e1c:	4651      	mov	r1, sl
 8006e1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e22:	4651      	mov	r1, sl
 8006e24:	00ca      	lsls	r2, r1, #3
 8006e26:	4610      	mov	r0, r2
 8006e28:	4619      	mov	r1, r3
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	4642      	mov	r2, r8
 8006e2e:	189b      	adds	r3, r3, r2
 8006e30:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006e34:	464b      	mov	r3, r9
 8006e36:	460a      	mov	r2, r1
 8006e38:	eb42 0303 	adc.w	r3, r2, r3
 8006e3c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	2200      	movs	r2, #0
 8006e48:	67bb      	str	r3, [r7, #120]	; 0x78
 8006e4a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006e4c:	f04f 0200 	mov.w	r2, #0
 8006e50:	f04f 0300 	mov.w	r3, #0
 8006e54:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006e58:	4649      	mov	r1, r9
 8006e5a:	008b      	lsls	r3, r1, #2
 8006e5c:	4641      	mov	r1, r8
 8006e5e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e62:	4641      	mov	r1, r8
 8006e64:	008a      	lsls	r2, r1, #2
 8006e66:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006e6a:	f7f9 fead 	bl	8000bc8 <__aeabi_uldivmod>
 8006e6e:	4602      	mov	r2, r0
 8006e70:	460b      	mov	r3, r1
 8006e72:	4b39      	ldr	r3, [pc, #228]	; (8006f58 <UART_SetConfig+0x4e4>)
 8006e74:	fba3 1302 	umull	r1, r3, r3, r2
 8006e78:	095b      	lsrs	r3, r3, #5
 8006e7a:	2164      	movs	r1, #100	; 0x64
 8006e7c:	fb01 f303 	mul.w	r3, r1, r3
 8006e80:	1ad3      	subs	r3, r2, r3
 8006e82:	011b      	lsls	r3, r3, #4
 8006e84:	3332      	adds	r3, #50	; 0x32
 8006e86:	4a34      	ldr	r2, [pc, #208]	; (8006f58 <UART_SetConfig+0x4e4>)
 8006e88:	fba2 2303 	umull	r2, r3, r2, r3
 8006e8c:	095b      	lsrs	r3, r3, #5
 8006e8e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006e92:	441c      	add	r4, r3
 8006e94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006e98:	2200      	movs	r2, #0
 8006e9a:	673b      	str	r3, [r7, #112]	; 0x70
 8006e9c:	677a      	str	r2, [r7, #116]	; 0x74
 8006e9e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006ea2:	4642      	mov	r2, r8
 8006ea4:	464b      	mov	r3, r9
 8006ea6:	1891      	adds	r1, r2, r2
 8006ea8:	60b9      	str	r1, [r7, #8]
 8006eaa:	415b      	adcs	r3, r3
 8006eac:	60fb      	str	r3, [r7, #12]
 8006eae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006eb2:	4641      	mov	r1, r8
 8006eb4:	1851      	adds	r1, r2, r1
 8006eb6:	6039      	str	r1, [r7, #0]
 8006eb8:	4649      	mov	r1, r9
 8006eba:	414b      	adcs	r3, r1
 8006ebc:	607b      	str	r3, [r7, #4]
 8006ebe:	f04f 0200 	mov.w	r2, #0
 8006ec2:	f04f 0300 	mov.w	r3, #0
 8006ec6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006eca:	4659      	mov	r1, fp
 8006ecc:	00cb      	lsls	r3, r1, #3
 8006ece:	4651      	mov	r1, sl
 8006ed0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ed4:	4651      	mov	r1, sl
 8006ed6:	00ca      	lsls	r2, r1, #3
 8006ed8:	4610      	mov	r0, r2
 8006eda:	4619      	mov	r1, r3
 8006edc:	4603      	mov	r3, r0
 8006ede:	4642      	mov	r2, r8
 8006ee0:	189b      	adds	r3, r3, r2
 8006ee2:	66bb      	str	r3, [r7, #104]	; 0x68
 8006ee4:	464b      	mov	r3, r9
 8006ee6:	460a      	mov	r2, r1
 8006ee8:	eb42 0303 	adc.w	r3, r2, r3
 8006eec:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006eee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	663b      	str	r3, [r7, #96]	; 0x60
 8006ef8:	667a      	str	r2, [r7, #100]	; 0x64
 8006efa:	f04f 0200 	mov.w	r2, #0
 8006efe:	f04f 0300 	mov.w	r3, #0
 8006f02:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006f06:	4649      	mov	r1, r9
 8006f08:	008b      	lsls	r3, r1, #2
 8006f0a:	4641      	mov	r1, r8
 8006f0c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f10:	4641      	mov	r1, r8
 8006f12:	008a      	lsls	r2, r1, #2
 8006f14:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006f18:	f7f9 fe56 	bl	8000bc8 <__aeabi_uldivmod>
 8006f1c:	4602      	mov	r2, r0
 8006f1e:	460b      	mov	r3, r1
 8006f20:	4b0d      	ldr	r3, [pc, #52]	; (8006f58 <UART_SetConfig+0x4e4>)
 8006f22:	fba3 1302 	umull	r1, r3, r3, r2
 8006f26:	095b      	lsrs	r3, r3, #5
 8006f28:	2164      	movs	r1, #100	; 0x64
 8006f2a:	fb01 f303 	mul.w	r3, r1, r3
 8006f2e:	1ad3      	subs	r3, r2, r3
 8006f30:	011b      	lsls	r3, r3, #4
 8006f32:	3332      	adds	r3, #50	; 0x32
 8006f34:	4a08      	ldr	r2, [pc, #32]	; (8006f58 <UART_SetConfig+0x4e4>)
 8006f36:	fba2 2303 	umull	r2, r3, r2, r3
 8006f3a:	095b      	lsrs	r3, r3, #5
 8006f3c:	f003 020f 	and.w	r2, r3, #15
 8006f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	4422      	add	r2, r4
 8006f48:	609a      	str	r2, [r3, #8]
}
 8006f4a:	bf00      	nop
 8006f4c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006f50:	46bd      	mov	sp, r7
 8006f52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f56:	bf00      	nop
 8006f58:	51eb851f 	.word	0x51eb851f

08006f5c <__NVIC_SetPriority>:
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b083      	sub	sp, #12
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	4603      	mov	r3, r0
 8006f64:	6039      	str	r1, [r7, #0]
 8006f66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006f68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	db0a      	blt.n	8006f86 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	b2da      	uxtb	r2, r3
 8006f74:	490c      	ldr	r1, [pc, #48]	; (8006fa8 <__NVIC_SetPriority+0x4c>)
 8006f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f7a:	0112      	lsls	r2, r2, #4
 8006f7c:	b2d2      	uxtb	r2, r2
 8006f7e:	440b      	add	r3, r1
 8006f80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006f84:	e00a      	b.n	8006f9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	b2da      	uxtb	r2, r3
 8006f8a:	4908      	ldr	r1, [pc, #32]	; (8006fac <__NVIC_SetPriority+0x50>)
 8006f8c:	79fb      	ldrb	r3, [r7, #7]
 8006f8e:	f003 030f 	and.w	r3, r3, #15
 8006f92:	3b04      	subs	r3, #4
 8006f94:	0112      	lsls	r2, r2, #4
 8006f96:	b2d2      	uxtb	r2, r2
 8006f98:	440b      	add	r3, r1
 8006f9a:	761a      	strb	r2, [r3, #24]
}
 8006f9c:	bf00      	nop
 8006f9e:	370c      	adds	r7, #12
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa6:	4770      	bx	lr
 8006fa8:	e000e100 	.word	0xe000e100
 8006fac:	e000ed00 	.word	0xe000ed00

08006fb0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006fb4:	2100      	movs	r1, #0
 8006fb6:	f06f 0004 	mvn.w	r0, #4
 8006fba:	f7ff ffcf 	bl	8006f5c <__NVIC_SetPriority>
#endif
}
 8006fbe:	bf00      	nop
 8006fc0:	bd80      	pop	{r7, pc}
	...

08006fc4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006fca:	f3ef 8305 	mrs	r3, IPSR
 8006fce:	603b      	str	r3, [r7, #0]
  return(result);
 8006fd0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d003      	beq.n	8006fde <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006fd6:	f06f 0305 	mvn.w	r3, #5
 8006fda:	607b      	str	r3, [r7, #4]
 8006fdc:	e00c      	b.n	8006ff8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006fde:	4b0a      	ldr	r3, [pc, #40]	; (8007008 <osKernelInitialize+0x44>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d105      	bne.n	8006ff2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006fe6:	4b08      	ldr	r3, [pc, #32]	; (8007008 <osKernelInitialize+0x44>)
 8006fe8:	2201      	movs	r2, #1
 8006fea:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006fec:	2300      	movs	r3, #0
 8006fee:	607b      	str	r3, [r7, #4]
 8006ff0:	e002      	b.n	8006ff8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006ff2:	f04f 33ff 	mov.w	r3, #4294967295
 8006ff6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006ff8:	687b      	ldr	r3, [r7, #4]
}
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	370c      	adds	r7, #12
 8006ffe:	46bd      	mov	sp, r7
 8007000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007004:	4770      	bx	lr
 8007006:	bf00      	nop
 8007008:	200008a4 	.word	0x200008a4

0800700c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800700c:	b580      	push	{r7, lr}
 800700e:	b082      	sub	sp, #8
 8007010:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007012:	f3ef 8305 	mrs	r3, IPSR
 8007016:	603b      	str	r3, [r7, #0]
  return(result);
 8007018:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800701a:	2b00      	cmp	r3, #0
 800701c:	d003      	beq.n	8007026 <osKernelStart+0x1a>
    stat = osErrorISR;
 800701e:	f06f 0305 	mvn.w	r3, #5
 8007022:	607b      	str	r3, [r7, #4]
 8007024:	e010      	b.n	8007048 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007026:	4b0b      	ldr	r3, [pc, #44]	; (8007054 <osKernelStart+0x48>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	2b01      	cmp	r3, #1
 800702c:	d109      	bne.n	8007042 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800702e:	f7ff ffbf 	bl	8006fb0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007032:	4b08      	ldr	r3, [pc, #32]	; (8007054 <osKernelStart+0x48>)
 8007034:	2202      	movs	r2, #2
 8007036:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007038:	f001 f8a0 	bl	800817c <vTaskStartScheduler>
      stat = osOK;
 800703c:	2300      	movs	r3, #0
 800703e:	607b      	str	r3, [r7, #4]
 8007040:	e002      	b.n	8007048 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007042:	f04f 33ff 	mov.w	r3, #4294967295
 8007046:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007048:	687b      	ldr	r3, [r7, #4]
}
 800704a:	4618      	mov	r0, r3
 800704c:	3708      	adds	r7, #8
 800704e:	46bd      	mov	sp, r7
 8007050:	bd80      	pop	{r7, pc}
 8007052:	bf00      	nop
 8007054:	200008a4 	.word	0x200008a4

08007058 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007058:	b580      	push	{r7, lr}
 800705a:	b08e      	sub	sp, #56	; 0x38
 800705c:	af04      	add	r7, sp, #16
 800705e:	60f8      	str	r0, [r7, #12]
 8007060:	60b9      	str	r1, [r7, #8]
 8007062:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007064:	2300      	movs	r3, #0
 8007066:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007068:	f3ef 8305 	mrs	r3, IPSR
 800706c:	617b      	str	r3, [r7, #20]
  return(result);
 800706e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007070:	2b00      	cmp	r3, #0
 8007072:	d17e      	bne.n	8007172 <osThreadNew+0x11a>
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d07b      	beq.n	8007172 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800707a:	2380      	movs	r3, #128	; 0x80
 800707c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800707e:	2318      	movs	r3, #24
 8007080:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007082:	2300      	movs	r3, #0
 8007084:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8007086:	f04f 33ff 	mov.w	r3, #4294967295
 800708a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d045      	beq.n	800711e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d002      	beq.n	80070a0 <osThreadNew+0x48>
        name = attr->name;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	699b      	ldr	r3, [r3, #24]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d002      	beq.n	80070ae <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	699b      	ldr	r3, [r3, #24]
 80070ac:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80070ae:	69fb      	ldr	r3, [r7, #28]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d008      	beq.n	80070c6 <osThreadNew+0x6e>
 80070b4:	69fb      	ldr	r3, [r7, #28]
 80070b6:	2b38      	cmp	r3, #56	; 0x38
 80070b8:	d805      	bhi.n	80070c6 <osThreadNew+0x6e>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	f003 0301 	and.w	r3, r3, #1
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d001      	beq.n	80070ca <osThreadNew+0x72>
        return (NULL);
 80070c6:	2300      	movs	r3, #0
 80070c8:	e054      	b.n	8007174 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	695b      	ldr	r3, [r3, #20]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d003      	beq.n	80070da <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	695b      	ldr	r3, [r3, #20]
 80070d6:	089b      	lsrs	r3, r3, #2
 80070d8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	689b      	ldr	r3, [r3, #8]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d00e      	beq.n	8007100 <osThreadNew+0xa8>
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	68db      	ldr	r3, [r3, #12]
 80070e6:	2b5b      	cmp	r3, #91	; 0x5b
 80070e8:	d90a      	bls.n	8007100 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d006      	beq.n	8007100 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	695b      	ldr	r3, [r3, #20]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d002      	beq.n	8007100 <osThreadNew+0xa8>
        mem = 1;
 80070fa:	2301      	movs	r3, #1
 80070fc:	61bb      	str	r3, [r7, #24]
 80070fe:	e010      	b.n	8007122 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	689b      	ldr	r3, [r3, #8]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d10c      	bne.n	8007122 <osThreadNew+0xca>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	68db      	ldr	r3, [r3, #12]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d108      	bne.n	8007122 <osThreadNew+0xca>
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	691b      	ldr	r3, [r3, #16]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d104      	bne.n	8007122 <osThreadNew+0xca>
          mem = 0;
 8007118:	2300      	movs	r3, #0
 800711a:	61bb      	str	r3, [r7, #24]
 800711c:	e001      	b.n	8007122 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800711e:	2300      	movs	r3, #0
 8007120:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007122:	69bb      	ldr	r3, [r7, #24]
 8007124:	2b01      	cmp	r3, #1
 8007126:	d110      	bne.n	800714a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800712c:	687a      	ldr	r2, [r7, #4]
 800712e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007130:	9202      	str	r2, [sp, #8]
 8007132:	9301      	str	r3, [sp, #4]
 8007134:	69fb      	ldr	r3, [r7, #28]
 8007136:	9300      	str	r3, [sp, #0]
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	6a3a      	ldr	r2, [r7, #32]
 800713c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800713e:	68f8      	ldr	r0, [r7, #12]
 8007140:	f000 fe46 	bl	8007dd0 <xTaskCreateStatic>
 8007144:	4603      	mov	r3, r0
 8007146:	613b      	str	r3, [r7, #16]
 8007148:	e013      	b.n	8007172 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800714a:	69bb      	ldr	r3, [r7, #24]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d110      	bne.n	8007172 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007150:	6a3b      	ldr	r3, [r7, #32]
 8007152:	b29a      	uxth	r2, r3
 8007154:	f107 0310 	add.w	r3, r7, #16
 8007158:	9301      	str	r3, [sp, #4]
 800715a:	69fb      	ldr	r3, [r7, #28]
 800715c:	9300      	str	r3, [sp, #0]
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007162:	68f8      	ldr	r0, [r7, #12]
 8007164:	f000 fe91 	bl	8007e8a <xTaskCreate>
 8007168:	4603      	mov	r3, r0
 800716a:	2b01      	cmp	r3, #1
 800716c:	d001      	beq.n	8007172 <osThreadNew+0x11a>
            hTask = NULL;
 800716e:	2300      	movs	r3, #0
 8007170:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007172:	693b      	ldr	r3, [r7, #16]
}
 8007174:	4618      	mov	r0, r3
 8007176:	3728      	adds	r7, #40	; 0x28
 8007178:	46bd      	mov	sp, r7
 800717a:	bd80      	pop	{r7, pc}

0800717c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800717c:	b580      	push	{r7, lr}
 800717e:	b084      	sub	sp, #16
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007184:	f3ef 8305 	mrs	r3, IPSR
 8007188:	60bb      	str	r3, [r7, #8]
  return(result);
 800718a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800718c:	2b00      	cmp	r3, #0
 800718e:	d003      	beq.n	8007198 <osDelay+0x1c>
    stat = osErrorISR;
 8007190:	f06f 0305 	mvn.w	r3, #5
 8007194:	60fb      	str	r3, [r7, #12]
 8007196:	e007      	b.n	80071a8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007198:	2300      	movs	r3, #0
 800719a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d002      	beq.n	80071a8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	f000 ffb6 	bl	8008114 <vTaskDelay>
    }
  }

  return (stat);
 80071a8:	68fb      	ldr	r3, [r7, #12]
}
 80071aa:	4618      	mov	r0, r3
 80071ac:	3710      	adds	r7, #16
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}
	...

080071b4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80071b4:	b480      	push	{r7}
 80071b6:	b085      	sub	sp, #20
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	60f8      	str	r0, [r7, #12]
 80071bc:	60b9      	str	r1, [r7, #8]
 80071be:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	4a07      	ldr	r2, [pc, #28]	; (80071e0 <vApplicationGetIdleTaskMemory+0x2c>)
 80071c4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80071c6:	68bb      	ldr	r3, [r7, #8]
 80071c8:	4a06      	ldr	r2, [pc, #24]	; (80071e4 <vApplicationGetIdleTaskMemory+0x30>)
 80071ca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2280      	movs	r2, #128	; 0x80
 80071d0:	601a      	str	r2, [r3, #0]
}
 80071d2:	bf00      	nop
 80071d4:	3714      	adds	r7, #20
 80071d6:	46bd      	mov	sp, r7
 80071d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071dc:	4770      	bx	lr
 80071de:	bf00      	nop
 80071e0:	200008a8 	.word	0x200008a8
 80071e4:	20000904 	.word	0x20000904

080071e8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80071e8:	b480      	push	{r7}
 80071ea:	b085      	sub	sp, #20
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	60f8      	str	r0, [r7, #12]
 80071f0:	60b9      	str	r1, [r7, #8]
 80071f2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	4a07      	ldr	r2, [pc, #28]	; (8007214 <vApplicationGetTimerTaskMemory+0x2c>)
 80071f8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	4a06      	ldr	r2, [pc, #24]	; (8007218 <vApplicationGetTimerTaskMemory+0x30>)
 80071fe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007206:	601a      	str	r2, [r3, #0]
}
 8007208:	bf00      	nop
 800720a:	3714      	adds	r7, #20
 800720c:	46bd      	mov	sp, r7
 800720e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007212:	4770      	bx	lr
 8007214:	20000b04 	.word	0x20000b04
 8007218:	20000b60 	.word	0x20000b60

0800721c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800721c:	b480      	push	{r7}
 800721e:	b083      	sub	sp, #12
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f103 0208 	add.w	r2, r3, #8
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	f04f 32ff 	mov.w	r2, #4294967295
 8007234:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f103 0208 	add.w	r2, r3, #8
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	f103 0208 	add.w	r2, r3, #8
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2200      	movs	r2, #0
 800724e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007250:	bf00      	nop
 8007252:	370c      	adds	r7, #12
 8007254:	46bd      	mov	sp, r7
 8007256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725a:	4770      	bx	lr

0800725c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800725c:	b480      	push	{r7}
 800725e:	b083      	sub	sp, #12
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2200      	movs	r2, #0
 8007268:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800726a:	bf00      	nop
 800726c:	370c      	adds	r7, #12
 800726e:	46bd      	mov	sp, r7
 8007270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007274:	4770      	bx	lr

08007276 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007276:	b480      	push	{r7}
 8007278:	b085      	sub	sp, #20
 800727a:	af00      	add	r7, sp, #0
 800727c:	6078      	str	r0, [r7, #4]
 800727e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	685b      	ldr	r3, [r3, #4]
 8007284:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	68fa      	ldr	r2, [r7, #12]
 800728a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	689a      	ldr	r2, [r3, #8]
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	689b      	ldr	r3, [r3, #8]
 8007298:	683a      	ldr	r2, [r7, #0]
 800729a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	683a      	ldr	r2, [r7, #0]
 80072a0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	687a      	ldr	r2, [r7, #4]
 80072a6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	1c5a      	adds	r2, r3, #1
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	601a      	str	r2, [r3, #0]
}
 80072b2:	bf00      	nop
 80072b4:	3714      	adds	r7, #20
 80072b6:	46bd      	mov	sp, r7
 80072b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072bc:	4770      	bx	lr

080072be <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80072be:	b480      	push	{r7}
 80072c0:	b085      	sub	sp, #20
 80072c2:	af00      	add	r7, sp, #0
 80072c4:	6078      	str	r0, [r7, #4]
 80072c6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072d4:	d103      	bne.n	80072de <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	691b      	ldr	r3, [r3, #16]
 80072da:	60fb      	str	r3, [r7, #12]
 80072dc:	e00c      	b.n	80072f8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	3308      	adds	r3, #8
 80072e2:	60fb      	str	r3, [r7, #12]
 80072e4:	e002      	b.n	80072ec <vListInsert+0x2e>
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	60fb      	str	r3, [r7, #12]
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	685b      	ldr	r3, [r3, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	68ba      	ldr	r2, [r7, #8]
 80072f4:	429a      	cmp	r2, r3
 80072f6:	d2f6      	bcs.n	80072e6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	685a      	ldr	r2, [r3, #4]
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	685b      	ldr	r3, [r3, #4]
 8007304:	683a      	ldr	r2, [r7, #0]
 8007306:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	68fa      	ldr	r2, [r7, #12]
 800730c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	683a      	ldr	r2, [r7, #0]
 8007312:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	687a      	ldr	r2, [r7, #4]
 8007318:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	1c5a      	adds	r2, r3, #1
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	601a      	str	r2, [r3, #0]
}
 8007324:	bf00      	nop
 8007326:	3714      	adds	r7, #20
 8007328:	46bd      	mov	sp, r7
 800732a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732e:	4770      	bx	lr

08007330 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007330:	b480      	push	{r7}
 8007332:	b085      	sub	sp, #20
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	691b      	ldr	r3, [r3, #16]
 800733c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	685b      	ldr	r3, [r3, #4]
 8007342:	687a      	ldr	r2, [r7, #4]
 8007344:	6892      	ldr	r2, [r2, #8]
 8007346:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	689b      	ldr	r3, [r3, #8]
 800734c:	687a      	ldr	r2, [r7, #4]
 800734e:	6852      	ldr	r2, [r2, #4]
 8007350:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	685b      	ldr	r3, [r3, #4]
 8007356:	687a      	ldr	r2, [r7, #4]
 8007358:	429a      	cmp	r2, r3
 800735a:	d103      	bne.n	8007364 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	689a      	ldr	r2, [r3, #8]
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2200      	movs	r2, #0
 8007368:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	1e5a      	subs	r2, r3, #1
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
}
 8007378:	4618      	mov	r0, r3
 800737a:	3714      	adds	r7, #20
 800737c:	46bd      	mov	sp, r7
 800737e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007382:	4770      	bx	lr

08007384 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b084      	sub	sp, #16
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d10a      	bne.n	80073ae <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800739c:	f383 8811 	msr	BASEPRI, r3
 80073a0:	f3bf 8f6f 	isb	sy
 80073a4:	f3bf 8f4f 	dsb	sy
 80073a8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80073aa:	bf00      	nop
 80073ac:	e7fe      	b.n	80073ac <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80073ae:	f002 f889 	bl	80094c4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681a      	ldr	r2, [r3, #0]
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073ba:	68f9      	ldr	r1, [r7, #12]
 80073bc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80073be:	fb01 f303 	mul.w	r3, r1, r3
 80073c2:	441a      	add	r2, r3
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2200      	movs	r2, #0
 80073cc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681a      	ldr	r2, [r3, #0]
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681a      	ldr	r2, [r3, #0]
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073de:	3b01      	subs	r3, #1
 80073e0:	68f9      	ldr	r1, [r7, #12]
 80073e2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80073e4:	fb01 f303 	mul.w	r3, r1, r3
 80073e8:	441a      	add	r2, r3
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	22ff      	movs	r2, #255	; 0xff
 80073f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	22ff      	movs	r2, #255	; 0xff
 80073fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d114      	bne.n	800742e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	691b      	ldr	r3, [r3, #16]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d01a      	beq.n	8007442 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	3310      	adds	r3, #16
 8007410:	4618      	mov	r0, r3
 8007412:	f001 f93d 	bl	8008690 <xTaskRemoveFromEventList>
 8007416:	4603      	mov	r3, r0
 8007418:	2b00      	cmp	r3, #0
 800741a:	d012      	beq.n	8007442 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800741c:	4b0c      	ldr	r3, [pc, #48]	; (8007450 <xQueueGenericReset+0xcc>)
 800741e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007422:	601a      	str	r2, [r3, #0]
 8007424:	f3bf 8f4f 	dsb	sy
 8007428:	f3bf 8f6f 	isb	sy
 800742c:	e009      	b.n	8007442 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	3310      	adds	r3, #16
 8007432:	4618      	mov	r0, r3
 8007434:	f7ff fef2 	bl	800721c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	3324      	adds	r3, #36	; 0x24
 800743c:	4618      	mov	r0, r3
 800743e:	f7ff feed 	bl	800721c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007442:	f002 f86f 	bl	8009524 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007446:	2301      	movs	r3, #1
}
 8007448:	4618      	mov	r0, r3
 800744a:	3710      	adds	r7, #16
 800744c:	46bd      	mov	sp, r7
 800744e:	bd80      	pop	{r7, pc}
 8007450:	e000ed04 	.word	0xe000ed04

08007454 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007454:	b580      	push	{r7, lr}
 8007456:	b08e      	sub	sp, #56	; 0x38
 8007458:	af02      	add	r7, sp, #8
 800745a:	60f8      	str	r0, [r7, #12]
 800745c:	60b9      	str	r1, [r7, #8]
 800745e:	607a      	str	r2, [r7, #4]
 8007460:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d10a      	bne.n	800747e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8007468:	f04f 0350 	mov.w	r3, #80	; 0x50
 800746c:	f383 8811 	msr	BASEPRI, r3
 8007470:	f3bf 8f6f 	isb	sy
 8007474:	f3bf 8f4f 	dsb	sy
 8007478:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800747a:	bf00      	nop
 800747c:	e7fe      	b.n	800747c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d10a      	bne.n	800749a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8007484:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007488:	f383 8811 	msr	BASEPRI, r3
 800748c:	f3bf 8f6f 	isb	sy
 8007490:	f3bf 8f4f 	dsb	sy
 8007494:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007496:	bf00      	nop
 8007498:	e7fe      	b.n	8007498 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d002      	beq.n	80074a6 <xQueueGenericCreateStatic+0x52>
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d001      	beq.n	80074aa <xQueueGenericCreateStatic+0x56>
 80074a6:	2301      	movs	r3, #1
 80074a8:	e000      	b.n	80074ac <xQueueGenericCreateStatic+0x58>
 80074aa:	2300      	movs	r3, #0
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d10a      	bne.n	80074c6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80074b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074b4:	f383 8811 	msr	BASEPRI, r3
 80074b8:	f3bf 8f6f 	isb	sy
 80074bc:	f3bf 8f4f 	dsb	sy
 80074c0:	623b      	str	r3, [r7, #32]
}
 80074c2:	bf00      	nop
 80074c4:	e7fe      	b.n	80074c4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d102      	bne.n	80074d2 <xQueueGenericCreateStatic+0x7e>
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d101      	bne.n	80074d6 <xQueueGenericCreateStatic+0x82>
 80074d2:	2301      	movs	r3, #1
 80074d4:	e000      	b.n	80074d8 <xQueueGenericCreateStatic+0x84>
 80074d6:	2300      	movs	r3, #0
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d10a      	bne.n	80074f2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80074dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074e0:	f383 8811 	msr	BASEPRI, r3
 80074e4:	f3bf 8f6f 	isb	sy
 80074e8:	f3bf 8f4f 	dsb	sy
 80074ec:	61fb      	str	r3, [r7, #28]
}
 80074ee:	bf00      	nop
 80074f0:	e7fe      	b.n	80074f0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80074f2:	2350      	movs	r3, #80	; 0x50
 80074f4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80074f6:	697b      	ldr	r3, [r7, #20]
 80074f8:	2b50      	cmp	r3, #80	; 0x50
 80074fa:	d00a      	beq.n	8007512 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80074fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007500:	f383 8811 	msr	BASEPRI, r3
 8007504:	f3bf 8f6f 	isb	sy
 8007508:	f3bf 8f4f 	dsb	sy
 800750c:	61bb      	str	r3, [r7, #24]
}
 800750e:	bf00      	nop
 8007510:	e7fe      	b.n	8007510 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007512:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007518:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800751a:	2b00      	cmp	r3, #0
 800751c:	d00d      	beq.n	800753a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800751e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007520:	2201      	movs	r2, #1
 8007522:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007526:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800752a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800752c:	9300      	str	r3, [sp, #0]
 800752e:	4613      	mov	r3, r2
 8007530:	687a      	ldr	r2, [r7, #4]
 8007532:	68b9      	ldr	r1, [r7, #8]
 8007534:	68f8      	ldr	r0, [r7, #12]
 8007536:	f000 f83f 	bl	80075b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800753a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800753c:	4618      	mov	r0, r3
 800753e:	3730      	adds	r7, #48	; 0x30
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}

08007544 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007544:	b580      	push	{r7, lr}
 8007546:	b08a      	sub	sp, #40	; 0x28
 8007548:	af02      	add	r7, sp, #8
 800754a:	60f8      	str	r0, [r7, #12]
 800754c:	60b9      	str	r1, [r7, #8]
 800754e:	4613      	mov	r3, r2
 8007550:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d10a      	bne.n	800756e <xQueueGenericCreate+0x2a>
	__asm volatile
 8007558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800755c:	f383 8811 	msr	BASEPRI, r3
 8007560:	f3bf 8f6f 	isb	sy
 8007564:	f3bf 8f4f 	dsb	sy
 8007568:	613b      	str	r3, [r7, #16]
}
 800756a:	bf00      	nop
 800756c:	e7fe      	b.n	800756c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	68ba      	ldr	r2, [r7, #8]
 8007572:	fb02 f303 	mul.w	r3, r2, r3
 8007576:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007578:	69fb      	ldr	r3, [r7, #28]
 800757a:	3350      	adds	r3, #80	; 0x50
 800757c:	4618      	mov	r0, r3
 800757e:	f002 f8c3 	bl	8009708 <pvPortMalloc>
 8007582:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007584:	69bb      	ldr	r3, [r7, #24]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d011      	beq.n	80075ae <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800758a:	69bb      	ldr	r3, [r7, #24]
 800758c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800758e:	697b      	ldr	r3, [r7, #20]
 8007590:	3350      	adds	r3, #80	; 0x50
 8007592:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007594:	69bb      	ldr	r3, [r7, #24]
 8007596:	2200      	movs	r2, #0
 8007598:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800759c:	79fa      	ldrb	r2, [r7, #7]
 800759e:	69bb      	ldr	r3, [r7, #24]
 80075a0:	9300      	str	r3, [sp, #0]
 80075a2:	4613      	mov	r3, r2
 80075a4:	697a      	ldr	r2, [r7, #20]
 80075a6:	68b9      	ldr	r1, [r7, #8]
 80075a8:	68f8      	ldr	r0, [r7, #12]
 80075aa:	f000 f805 	bl	80075b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80075ae:	69bb      	ldr	r3, [r7, #24]
	}
 80075b0:	4618      	mov	r0, r3
 80075b2:	3720      	adds	r7, #32
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bd80      	pop	{r7, pc}

080075b8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b084      	sub	sp, #16
 80075bc:	af00      	add	r7, sp, #0
 80075be:	60f8      	str	r0, [r7, #12]
 80075c0:	60b9      	str	r1, [r7, #8]
 80075c2:	607a      	str	r2, [r7, #4]
 80075c4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d103      	bne.n	80075d4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80075cc:	69bb      	ldr	r3, [r7, #24]
 80075ce:	69ba      	ldr	r2, [r7, #24]
 80075d0:	601a      	str	r2, [r3, #0]
 80075d2:	e002      	b.n	80075da <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80075d4:	69bb      	ldr	r3, [r7, #24]
 80075d6:	687a      	ldr	r2, [r7, #4]
 80075d8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80075da:	69bb      	ldr	r3, [r7, #24]
 80075dc:	68fa      	ldr	r2, [r7, #12]
 80075de:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80075e0:	69bb      	ldr	r3, [r7, #24]
 80075e2:	68ba      	ldr	r2, [r7, #8]
 80075e4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80075e6:	2101      	movs	r1, #1
 80075e8:	69b8      	ldr	r0, [r7, #24]
 80075ea:	f7ff fecb 	bl	8007384 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80075ee:	69bb      	ldr	r3, [r7, #24]
 80075f0:	78fa      	ldrb	r2, [r7, #3]
 80075f2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80075f6:	bf00      	nop
 80075f8:	3710      	adds	r7, #16
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}
	...

08007600 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b08e      	sub	sp, #56	; 0x38
 8007604:	af00      	add	r7, sp, #0
 8007606:	60f8      	str	r0, [r7, #12]
 8007608:	60b9      	str	r1, [r7, #8]
 800760a:	607a      	str	r2, [r7, #4]
 800760c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800760e:	2300      	movs	r3, #0
 8007610:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007618:	2b00      	cmp	r3, #0
 800761a:	d10a      	bne.n	8007632 <xQueueGenericSend+0x32>
	__asm volatile
 800761c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007620:	f383 8811 	msr	BASEPRI, r3
 8007624:	f3bf 8f6f 	isb	sy
 8007628:	f3bf 8f4f 	dsb	sy
 800762c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800762e:	bf00      	nop
 8007630:	e7fe      	b.n	8007630 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d103      	bne.n	8007640 <xQueueGenericSend+0x40>
 8007638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800763a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800763c:	2b00      	cmp	r3, #0
 800763e:	d101      	bne.n	8007644 <xQueueGenericSend+0x44>
 8007640:	2301      	movs	r3, #1
 8007642:	e000      	b.n	8007646 <xQueueGenericSend+0x46>
 8007644:	2300      	movs	r3, #0
 8007646:	2b00      	cmp	r3, #0
 8007648:	d10a      	bne.n	8007660 <xQueueGenericSend+0x60>
	__asm volatile
 800764a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800764e:	f383 8811 	msr	BASEPRI, r3
 8007652:	f3bf 8f6f 	isb	sy
 8007656:	f3bf 8f4f 	dsb	sy
 800765a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800765c:	bf00      	nop
 800765e:	e7fe      	b.n	800765e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	2b02      	cmp	r3, #2
 8007664:	d103      	bne.n	800766e <xQueueGenericSend+0x6e>
 8007666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007668:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800766a:	2b01      	cmp	r3, #1
 800766c:	d101      	bne.n	8007672 <xQueueGenericSend+0x72>
 800766e:	2301      	movs	r3, #1
 8007670:	e000      	b.n	8007674 <xQueueGenericSend+0x74>
 8007672:	2300      	movs	r3, #0
 8007674:	2b00      	cmp	r3, #0
 8007676:	d10a      	bne.n	800768e <xQueueGenericSend+0x8e>
	__asm volatile
 8007678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800767c:	f383 8811 	msr	BASEPRI, r3
 8007680:	f3bf 8f6f 	isb	sy
 8007684:	f3bf 8f4f 	dsb	sy
 8007688:	623b      	str	r3, [r7, #32]
}
 800768a:	bf00      	nop
 800768c:	e7fe      	b.n	800768c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800768e:	f001 f9bd 	bl	8008a0c <xTaskGetSchedulerState>
 8007692:	4603      	mov	r3, r0
 8007694:	2b00      	cmp	r3, #0
 8007696:	d102      	bne.n	800769e <xQueueGenericSend+0x9e>
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d101      	bne.n	80076a2 <xQueueGenericSend+0xa2>
 800769e:	2301      	movs	r3, #1
 80076a0:	e000      	b.n	80076a4 <xQueueGenericSend+0xa4>
 80076a2:	2300      	movs	r3, #0
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d10a      	bne.n	80076be <xQueueGenericSend+0xbe>
	__asm volatile
 80076a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076ac:	f383 8811 	msr	BASEPRI, r3
 80076b0:	f3bf 8f6f 	isb	sy
 80076b4:	f3bf 8f4f 	dsb	sy
 80076b8:	61fb      	str	r3, [r7, #28]
}
 80076ba:	bf00      	nop
 80076bc:	e7fe      	b.n	80076bc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80076be:	f001 ff01 	bl	80094c4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80076c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80076c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076ca:	429a      	cmp	r2, r3
 80076cc:	d302      	bcc.n	80076d4 <xQueueGenericSend+0xd4>
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	2b02      	cmp	r3, #2
 80076d2:	d129      	bne.n	8007728 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80076d4:	683a      	ldr	r2, [r7, #0]
 80076d6:	68b9      	ldr	r1, [r7, #8]
 80076d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80076da:	f000 fa0b 	bl	8007af4 <prvCopyDataToQueue>
 80076de:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80076e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d010      	beq.n	800770a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80076e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076ea:	3324      	adds	r3, #36	; 0x24
 80076ec:	4618      	mov	r0, r3
 80076ee:	f000 ffcf 	bl	8008690 <xTaskRemoveFromEventList>
 80076f2:	4603      	mov	r3, r0
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d013      	beq.n	8007720 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80076f8:	4b3f      	ldr	r3, [pc, #252]	; (80077f8 <xQueueGenericSend+0x1f8>)
 80076fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80076fe:	601a      	str	r2, [r3, #0]
 8007700:	f3bf 8f4f 	dsb	sy
 8007704:	f3bf 8f6f 	isb	sy
 8007708:	e00a      	b.n	8007720 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800770a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800770c:	2b00      	cmp	r3, #0
 800770e:	d007      	beq.n	8007720 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007710:	4b39      	ldr	r3, [pc, #228]	; (80077f8 <xQueueGenericSend+0x1f8>)
 8007712:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007716:	601a      	str	r2, [r3, #0]
 8007718:	f3bf 8f4f 	dsb	sy
 800771c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007720:	f001 ff00 	bl	8009524 <vPortExitCritical>
				return pdPASS;
 8007724:	2301      	movs	r3, #1
 8007726:	e063      	b.n	80077f0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d103      	bne.n	8007736 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800772e:	f001 fef9 	bl	8009524 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007732:	2300      	movs	r3, #0
 8007734:	e05c      	b.n	80077f0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007736:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007738:	2b00      	cmp	r3, #0
 800773a:	d106      	bne.n	800774a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800773c:	f107 0314 	add.w	r3, r7, #20
 8007740:	4618      	mov	r0, r3
 8007742:	f001 f809 	bl	8008758 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007746:	2301      	movs	r3, #1
 8007748:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800774a:	f001 feeb 	bl	8009524 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800774e:	f000 fd7b 	bl	8008248 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007752:	f001 feb7 	bl	80094c4 <vPortEnterCritical>
 8007756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007758:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800775c:	b25b      	sxtb	r3, r3
 800775e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007762:	d103      	bne.n	800776c <xQueueGenericSend+0x16c>
 8007764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007766:	2200      	movs	r2, #0
 8007768:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800776c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800776e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007772:	b25b      	sxtb	r3, r3
 8007774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007778:	d103      	bne.n	8007782 <xQueueGenericSend+0x182>
 800777a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800777c:	2200      	movs	r2, #0
 800777e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007782:	f001 fecf 	bl	8009524 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007786:	1d3a      	adds	r2, r7, #4
 8007788:	f107 0314 	add.w	r3, r7, #20
 800778c:	4611      	mov	r1, r2
 800778e:	4618      	mov	r0, r3
 8007790:	f000 fff8 	bl	8008784 <xTaskCheckForTimeOut>
 8007794:	4603      	mov	r3, r0
 8007796:	2b00      	cmp	r3, #0
 8007798:	d124      	bne.n	80077e4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800779a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800779c:	f000 faa2 	bl	8007ce4 <prvIsQueueFull>
 80077a0:	4603      	mov	r3, r0
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d018      	beq.n	80077d8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80077a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077a8:	3310      	adds	r3, #16
 80077aa:	687a      	ldr	r2, [r7, #4]
 80077ac:	4611      	mov	r1, r2
 80077ae:	4618      	mov	r0, r3
 80077b0:	f000 ff1e 	bl	80085f0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80077b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80077b6:	f000 fa2d 	bl	8007c14 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80077ba:	f000 fd53 	bl	8008264 <xTaskResumeAll>
 80077be:	4603      	mov	r3, r0
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	f47f af7c 	bne.w	80076be <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80077c6:	4b0c      	ldr	r3, [pc, #48]	; (80077f8 <xQueueGenericSend+0x1f8>)
 80077c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80077cc:	601a      	str	r2, [r3, #0]
 80077ce:	f3bf 8f4f 	dsb	sy
 80077d2:	f3bf 8f6f 	isb	sy
 80077d6:	e772      	b.n	80076be <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80077d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80077da:	f000 fa1b 	bl	8007c14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80077de:	f000 fd41 	bl	8008264 <xTaskResumeAll>
 80077e2:	e76c      	b.n	80076be <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80077e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80077e6:	f000 fa15 	bl	8007c14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80077ea:	f000 fd3b 	bl	8008264 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80077ee:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80077f0:	4618      	mov	r0, r3
 80077f2:	3738      	adds	r7, #56	; 0x38
 80077f4:	46bd      	mov	sp, r7
 80077f6:	bd80      	pop	{r7, pc}
 80077f8:	e000ed04 	.word	0xe000ed04

080077fc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b090      	sub	sp, #64	; 0x40
 8007800:	af00      	add	r7, sp, #0
 8007802:	60f8      	str	r0, [r7, #12]
 8007804:	60b9      	str	r1, [r7, #8]
 8007806:	607a      	str	r2, [r7, #4]
 8007808:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800780e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007810:	2b00      	cmp	r3, #0
 8007812:	d10a      	bne.n	800782a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007818:	f383 8811 	msr	BASEPRI, r3
 800781c:	f3bf 8f6f 	isb	sy
 8007820:	f3bf 8f4f 	dsb	sy
 8007824:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007826:	bf00      	nop
 8007828:	e7fe      	b.n	8007828 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d103      	bne.n	8007838 <xQueueGenericSendFromISR+0x3c>
 8007830:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007834:	2b00      	cmp	r3, #0
 8007836:	d101      	bne.n	800783c <xQueueGenericSendFromISR+0x40>
 8007838:	2301      	movs	r3, #1
 800783a:	e000      	b.n	800783e <xQueueGenericSendFromISR+0x42>
 800783c:	2300      	movs	r3, #0
 800783e:	2b00      	cmp	r3, #0
 8007840:	d10a      	bne.n	8007858 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8007842:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007846:	f383 8811 	msr	BASEPRI, r3
 800784a:	f3bf 8f6f 	isb	sy
 800784e:	f3bf 8f4f 	dsb	sy
 8007852:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007854:	bf00      	nop
 8007856:	e7fe      	b.n	8007856 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	2b02      	cmp	r3, #2
 800785c:	d103      	bne.n	8007866 <xQueueGenericSendFromISR+0x6a>
 800785e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007860:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007862:	2b01      	cmp	r3, #1
 8007864:	d101      	bne.n	800786a <xQueueGenericSendFromISR+0x6e>
 8007866:	2301      	movs	r3, #1
 8007868:	e000      	b.n	800786c <xQueueGenericSendFromISR+0x70>
 800786a:	2300      	movs	r3, #0
 800786c:	2b00      	cmp	r3, #0
 800786e:	d10a      	bne.n	8007886 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8007870:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007874:	f383 8811 	msr	BASEPRI, r3
 8007878:	f3bf 8f6f 	isb	sy
 800787c:	f3bf 8f4f 	dsb	sy
 8007880:	623b      	str	r3, [r7, #32]
}
 8007882:	bf00      	nop
 8007884:	e7fe      	b.n	8007884 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007886:	f001 feff 	bl	8009688 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800788a:	f3ef 8211 	mrs	r2, BASEPRI
 800788e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007892:	f383 8811 	msr	BASEPRI, r3
 8007896:	f3bf 8f6f 	isb	sy
 800789a:	f3bf 8f4f 	dsb	sy
 800789e:	61fa      	str	r2, [r7, #28]
 80078a0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80078a2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80078a4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80078a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80078aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078ae:	429a      	cmp	r2, r3
 80078b0:	d302      	bcc.n	80078b8 <xQueueGenericSendFromISR+0xbc>
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	2b02      	cmp	r3, #2
 80078b6:	d12f      	bne.n	8007918 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80078b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80078be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80078c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078c6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80078c8:	683a      	ldr	r2, [r7, #0]
 80078ca:	68b9      	ldr	r1, [r7, #8]
 80078cc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80078ce:	f000 f911 	bl	8007af4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80078d2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80078d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078da:	d112      	bne.n	8007902 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80078dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d016      	beq.n	8007912 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80078e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078e6:	3324      	adds	r3, #36	; 0x24
 80078e8:	4618      	mov	r0, r3
 80078ea:	f000 fed1 	bl	8008690 <xTaskRemoveFromEventList>
 80078ee:	4603      	mov	r3, r0
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d00e      	beq.n	8007912 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d00b      	beq.n	8007912 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2201      	movs	r2, #1
 80078fe:	601a      	str	r2, [r3, #0]
 8007900:	e007      	b.n	8007912 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007902:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007906:	3301      	adds	r3, #1
 8007908:	b2db      	uxtb	r3, r3
 800790a:	b25a      	sxtb	r2, r3
 800790c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800790e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007912:	2301      	movs	r3, #1
 8007914:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8007916:	e001      	b.n	800791c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007918:	2300      	movs	r3, #0
 800791a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800791c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800791e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007920:	697b      	ldr	r3, [r7, #20]
 8007922:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007926:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007928:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800792a:	4618      	mov	r0, r3
 800792c:	3740      	adds	r7, #64	; 0x40
 800792e:	46bd      	mov	sp, r7
 8007930:	bd80      	pop	{r7, pc}
	...

08007934 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b08c      	sub	sp, #48	; 0x30
 8007938:	af00      	add	r7, sp, #0
 800793a:	60f8      	str	r0, [r7, #12]
 800793c:	60b9      	str	r1, [r7, #8]
 800793e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007940:	2300      	movs	r3, #0
 8007942:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800794a:	2b00      	cmp	r3, #0
 800794c:	d10a      	bne.n	8007964 <xQueueReceive+0x30>
	__asm volatile
 800794e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007952:	f383 8811 	msr	BASEPRI, r3
 8007956:	f3bf 8f6f 	isb	sy
 800795a:	f3bf 8f4f 	dsb	sy
 800795e:	623b      	str	r3, [r7, #32]
}
 8007960:	bf00      	nop
 8007962:	e7fe      	b.n	8007962 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d103      	bne.n	8007972 <xQueueReceive+0x3e>
 800796a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800796c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800796e:	2b00      	cmp	r3, #0
 8007970:	d101      	bne.n	8007976 <xQueueReceive+0x42>
 8007972:	2301      	movs	r3, #1
 8007974:	e000      	b.n	8007978 <xQueueReceive+0x44>
 8007976:	2300      	movs	r3, #0
 8007978:	2b00      	cmp	r3, #0
 800797a:	d10a      	bne.n	8007992 <xQueueReceive+0x5e>
	__asm volatile
 800797c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007980:	f383 8811 	msr	BASEPRI, r3
 8007984:	f3bf 8f6f 	isb	sy
 8007988:	f3bf 8f4f 	dsb	sy
 800798c:	61fb      	str	r3, [r7, #28]
}
 800798e:	bf00      	nop
 8007990:	e7fe      	b.n	8007990 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007992:	f001 f83b 	bl	8008a0c <xTaskGetSchedulerState>
 8007996:	4603      	mov	r3, r0
 8007998:	2b00      	cmp	r3, #0
 800799a:	d102      	bne.n	80079a2 <xQueueReceive+0x6e>
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d101      	bne.n	80079a6 <xQueueReceive+0x72>
 80079a2:	2301      	movs	r3, #1
 80079a4:	e000      	b.n	80079a8 <xQueueReceive+0x74>
 80079a6:	2300      	movs	r3, #0
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d10a      	bne.n	80079c2 <xQueueReceive+0x8e>
	__asm volatile
 80079ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079b0:	f383 8811 	msr	BASEPRI, r3
 80079b4:	f3bf 8f6f 	isb	sy
 80079b8:	f3bf 8f4f 	dsb	sy
 80079bc:	61bb      	str	r3, [r7, #24]
}
 80079be:	bf00      	nop
 80079c0:	e7fe      	b.n	80079c0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80079c2:	f001 fd7f 	bl	80094c4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80079c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079ca:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80079cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d01f      	beq.n	8007a12 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80079d2:	68b9      	ldr	r1, [r7, #8]
 80079d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80079d6:	f000 f8f7 	bl	8007bc8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80079da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079dc:	1e5a      	subs	r2, r3, #1
 80079de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079e0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80079e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079e4:	691b      	ldr	r3, [r3, #16]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d00f      	beq.n	8007a0a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80079ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079ec:	3310      	adds	r3, #16
 80079ee:	4618      	mov	r0, r3
 80079f0:	f000 fe4e 	bl	8008690 <xTaskRemoveFromEventList>
 80079f4:	4603      	mov	r3, r0
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d007      	beq.n	8007a0a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80079fa:	4b3d      	ldr	r3, [pc, #244]	; (8007af0 <xQueueReceive+0x1bc>)
 80079fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a00:	601a      	str	r2, [r3, #0]
 8007a02:	f3bf 8f4f 	dsb	sy
 8007a06:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007a0a:	f001 fd8b 	bl	8009524 <vPortExitCritical>
				return pdPASS;
 8007a0e:	2301      	movs	r3, #1
 8007a10:	e069      	b.n	8007ae6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d103      	bne.n	8007a20 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007a18:	f001 fd84 	bl	8009524 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	e062      	b.n	8007ae6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007a20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d106      	bne.n	8007a34 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007a26:	f107 0310 	add.w	r3, r7, #16
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	f000 fe94 	bl	8008758 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007a30:	2301      	movs	r3, #1
 8007a32:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007a34:	f001 fd76 	bl	8009524 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007a38:	f000 fc06 	bl	8008248 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007a3c:	f001 fd42 	bl	80094c4 <vPortEnterCritical>
 8007a40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a42:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007a46:	b25b      	sxtb	r3, r3
 8007a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a4c:	d103      	bne.n	8007a56 <xQueueReceive+0x122>
 8007a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a50:	2200      	movs	r2, #0
 8007a52:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007a56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a58:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007a5c:	b25b      	sxtb	r3, r3
 8007a5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a62:	d103      	bne.n	8007a6c <xQueueReceive+0x138>
 8007a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a66:	2200      	movs	r2, #0
 8007a68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007a6c:	f001 fd5a 	bl	8009524 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007a70:	1d3a      	adds	r2, r7, #4
 8007a72:	f107 0310 	add.w	r3, r7, #16
 8007a76:	4611      	mov	r1, r2
 8007a78:	4618      	mov	r0, r3
 8007a7a:	f000 fe83 	bl	8008784 <xTaskCheckForTimeOut>
 8007a7e:	4603      	mov	r3, r0
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d123      	bne.n	8007acc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007a84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007a86:	f000 f917 	bl	8007cb8 <prvIsQueueEmpty>
 8007a8a:	4603      	mov	r3, r0
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d017      	beq.n	8007ac0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007a90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a92:	3324      	adds	r3, #36	; 0x24
 8007a94:	687a      	ldr	r2, [r7, #4]
 8007a96:	4611      	mov	r1, r2
 8007a98:	4618      	mov	r0, r3
 8007a9a:	f000 fda9 	bl	80085f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007a9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007aa0:	f000 f8b8 	bl	8007c14 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007aa4:	f000 fbde 	bl	8008264 <xTaskResumeAll>
 8007aa8:	4603      	mov	r3, r0
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d189      	bne.n	80079c2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007aae:	4b10      	ldr	r3, [pc, #64]	; (8007af0 <xQueueReceive+0x1bc>)
 8007ab0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ab4:	601a      	str	r2, [r3, #0]
 8007ab6:	f3bf 8f4f 	dsb	sy
 8007aba:	f3bf 8f6f 	isb	sy
 8007abe:	e780      	b.n	80079c2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007ac0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ac2:	f000 f8a7 	bl	8007c14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007ac6:	f000 fbcd 	bl	8008264 <xTaskResumeAll>
 8007aca:	e77a      	b.n	80079c2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007acc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ace:	f000 f8a1 	bl	8007c14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007ad2:	f000 fbc7 	bl	8008264 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007ad6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ad8:	f000 f8ee 	bl	8007cb8 <prvIsQueueEmpty>
 8007adc:	4603      	mov	r3, r0
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	f43f af6f 	beq.w	80079c2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007ae4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	3730      	adds	r7, #48	; 0x30
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd80      	pop	{r7, pc}
 8007aee:	bf00      	nop
 8007af0:	e000ed04 	.word	0xe000ed04

08007af4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b086      	sub	sp, #24
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	60f8      	str	r0, [r7, #12]
 8007afc:	60b9      	str	r1, [r7, #8]
 8007afe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007b00:	2300      	movs	r3, #0
 8007b02:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b08:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d10d      	bne.n	8007b2e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d14d      	bne.n	8007bb6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	689b      	ldr	r3, [r3, #8]
 8007b1e:	4618      	mov	r0, r3
 8007b20:	f000 ff92 	bl	8008a48 <xTaskPriorityDisinherit>
 8007b24:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	2200      	movs	r2, #0
 8007b2a:	609a      	str	r2, [r3, #8]
 8007b2c:	e043      	b.n	8007bb6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d119      	bne.n	8007b68 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	6858      	ldr	r0, [r3, #4]
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b3c:	461a      	mov	r2, r3
 8007b3e:	68b9      	ldr	r1, [r7, #8]
 8007b40:	f001 fff6 	bl	8009b30 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	685a      	ldr	r2, [r3, #4]
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b4c:	441a      	add	r2, r3
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	685a      	ldr	r2, [r3, #4]
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	689b      	ldr	r3, [r3, #8]
 8007b5a:	429a      	cmp	r2, r3
 8007b5c:	d32b      	bcc.n	8007bb6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681a      	ldr	r2, [r3, #0]
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	605a      	str	r2, [r3, #4]
 8007b66:	e026      	b.n	8007bb6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	68d8      	ldr	r0, [r3, #12]
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b70:	461a      	mov	r2, r3
 8007b72:	68b9      	ldr	r1, [r7, #8]
 8007b74:	f001 ffdc 	bl	8009b30 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	68da      	ldr	r2, [r3, #12]
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b80:	425b      	negs	r3, r3
 8007b82:	441a      	add	r2, r3
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	68da      	ldr	r2, [r3, #12]
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	429a      	cmp	r2, r3
 8007b92:	d207      	bcs.n	8007ba4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	689a      	ldr	r2, [r3, #8]
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b9c:	425b      	negs	r3, r3
 8007b9e:	441a      	add	r2, r3
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2b02      	cmp	r3, #2
 8007ba8:	d105      	bne.n	8007bb6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007baa:	693b      	ldr	r3, [r7, #16]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d002      	beq.n	8007bb6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007bb0:	693b      	ldr	r3, [r7, #16]
 8007bb2:	3b01      	subs	r3, #1
 8007bb4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007bb6:	693b      	ldr	r3, [r7, #16]
 8007bb8:	1c5a      	adds	r2, r3, #1
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007bbe:	697b      	ldr	r3, [r7, #20]
}
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	3718      	adds	r7, #24
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	bd80      	pop	{r7, pc}

08007bc8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b082      	sub	sp, #8
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
 8007bd0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d018      	beq.n	8007c0c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	68da      	ldr	r2, [r3, #12]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007be2:	441a      	add	r2, r3
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	68da      	ldr	r2, [r3, #12]
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	689b      	ldr	r3, [r3, #8]
 8007bf0:	429a      	cmp	r2, r3
 8007bf2:	d303      	bcc.n	8007bfc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681a      	ldr	r2, [r3, #0]
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	68d9      	ldr	r1, [r3, #12]
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c04:	461a      	mov	r2, r3
 8007c06:	6838      	ldr	r0, [r7, #0]
 8007c08:	f001 ff92 	bl	8009b30 <memcpy>
	}
}
 8007c0c:	bf00      	nop
 8007c0e:	3708      	adds	r7, #8
 8007c10:	46bd      	mov	sp, r7
 8007c12:	bd80      	pop	{r7, pc}

08007c14 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b084      	sub	sp, #16
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007c1c:	f001 fc52 	bl	80094c4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007c26:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007c28:	e011      	b.n	8007c4e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d012      	beq.n	8007c58 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	3324      	adds	r3, #36	; 0x24
 8007c36:	4618      	mov	r0, r3
 8007c38:	f000 fd2a 	bl	8008690 <xTaskRemoveFromEventList>
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d001      	beq.n	8007c46 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007c42:	f000 fe01 	bl	8008848 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007c46:	7bfb      	ldrb	r3, [r7, #15]
 8007c48:	3b01      	subs	r3, #1
 8007c4a:	b2db      	uxtb	r3, r3
 8007c4c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007c4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	dce9      	bgt.n	8007c2a <prvUnlockQueue+0x16>
 8007c56:	e000      	b.n	8007c5a <prvUnlockQueue+0x46>
					break;
 8007c58:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	22ff      	movs	r2, #255	; 0xff
 8007c5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007c62:	f001 fc5f 	bl	8009524 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007c66:	f001 fc2d 	bl	80094c4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007c70:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007c72:	e011      	b.n	8007c98 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	691b      	ldr	r3, [r3, #16]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d012      	beq.n	8007ca2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	3310      	adds	r3, #16
 8007c80:	4618      	mov	r0, r3
 8007c82:	f000 fd05 	bl	8008690 <xTaskRemoveFromEventList>
 8007c86:	4603      	mov	r3, r0
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d001      	beq.n	8007c90 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007c8c:	f000 fddc 	bl	8008848 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007c90:	7bbb      	ldrb	r3, [r7, #14]
 8007c92:	3b01      	subs	r3, #1
 8007c94:	b2db      	uxtb	r3, r3
 8007c96:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007c98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	dce9      	bgt.n	8007c74 <prvUnlockQueue+0x60>
 8007ca0:	e000      	b.n	8007ca4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007ca2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	22ff      	movs	r2, #255	; 0xff
 8007ca8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007cac:	f001 fc3a 	bl	8009524 <vPortExitCritical>
}
 8007cb0:	bf00      	nop
 8007cb2:	3710      	adds	r7, #16
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	bd80      	pop	{r7, pc}

08007cb8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b084      	sub	sp, #16
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007cc0:	f001 fc00 	bl	80094c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d102      	bne.n	8007cd2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007ccc:	2301      	movs	r3, #1
 8007cce:	60fb      	str	r3, [r7, #12]
 8007cd0:	e001      	b.n	8007cd6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007cd6:	f001 fc25 	bl	8009524 <vPortExitCritical>

	return xReturn;
 8007cda:	68fb      	ldr	r3, [r7, #12]
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	3710      	adds	r7, #16
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	bd80      	pop	{r7, pc}

08007ce4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b084      	sub	sp, #16
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007cec:	f001 fbea 	bl	80094c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cf8:	429a      	cmp	r2, r3
 8007cfa:	d102      	bne.n	8007d02 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007cfc:	2301      	movs	r3, #1
 8007cfe:	60fb      	str	r3, [r7, #12]
 8007d00:	e001      	b.n	8007d06 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007d02:	2300      	movs	r3, #0
 8007d04:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007d06:	f001 fc0d 	bl	8009524 <vPortExitCritical>

	return xReturn;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
}
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	3710      	adds	r7, #16
 8007d10:	46bd      	mov	sp, r7
 8007d12:	bd80      	pop	{r7, pc}

08007d14 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007d14:	b480      	push	{r7}
 8007d16:	b085      	sub	sp, #20
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
 8007d1c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007d1e:	2300      	movs	r3, #0
 8007d20:	60fb      	str	r3, [r7, #12]
 8007d22:	e014      	b.n	8007d4e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007d24:	4a0f      	ldr	r2, [pc, #60]	; (8007d64 <vQueueAddToRegistry+0x50>)
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d10b      	bne.n	8007d48 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007d30:	490c      	ldr	r1, [pc, #48]	; (8007d64 <vQueueAddToRegistry+0x50>)
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	683a      	ldr	r2, [r7, #0]
 8007d36:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007d3a:	4a0a      	ldr	r2, [pc, #40]	; (8007d64 <vQueueAddToRegistry+0x50>)
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	00db      	lsls	r3, r3, #3
 8007d40:	4413      	add	r3, r2
 8007d42:	687a      	ldr	r2, [r7, #4]
 8007d44:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007d46:	e006      	b.n	8007d56 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	3301      	adds	r3, #1
 8007d4c:	60fb      	str	r3, [r7, #12]
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	2b07      	cmp	r3, #7
 8007d52:	d9e7      	bls.n	8007d24 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007d54:	bf00      	nop
 8007d56:	bf00      	nop
 8007d58:	3714      	adds	r7, #20
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d60:	4770      	bx	lr
 8007d62:	bf00      	nop
 8007d64:	20000f60 	.word	0x20000f60

08007d68 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b086      	sub	sp, #24
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	60f8      	str	r0, [r7, #12]
 8007d70:	60b9      	str	r1, [r7, #8]
 8007d72:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007d78:	f001 fba4 	bl	80094c4 <vPortEnterCritical>
 8007d7c:	697b      	ldr	r3, [r7, #20]
 8007d7e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007d82:	b25b      	sxtb	r3, r3
 8007d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d88:	d103      	bne.n	8007d92 <vQueueWaitForMessageRestricted+0x2a>
 8007d8a:	697b      	ldr	r3, [r7, #20]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007d98:	b25b      	sxtb	r3, r3
 8007d9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d9e:	d103      	bne.n	8007da8 <vQueueWaitForMessageRestricted+0x40>
 8007da0:	697b      	ldr	r3, [r7, #20]
 8007da2:	2200      	movs	r2, #0
 8007da4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007da8:	f001 fbbc 	bl	8009524 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007dac:	697b      	ldr	r3, [r7, #20]
 8007dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d106      	bne.n	8007dc2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007db4:	697b      	ldr	r3, [r7, #20]
 8007db6:	3324      	adds	r3, #36	; 0x24
 8007db8:	687a      	ldr	r2, [r7, #4]
 8007dba:	68b9      	ldr	r1, [r7, #8]
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	f000 fc3b 	bl	8008638 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007dc2:	6978      	ldr	r0, [r7, #20]
 8007dc4:	f7ff ff26 	bl	8007c14 <prvUnlockQueue>
	}
 8007dc8:	bf00      	nop
 8007dca:	3718      	adds	r7, #24
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	bd80      	pop	{r7, pc}

08007dd0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b08e      	sub	sp, #56	; 0x38
 8007dd4:	af04      	add	r7, sp, #16
 8007dd6:	60f8      	str	r0, [r7, #12]
 8007dd8:	60b9      	str	r1, [r7, #8]
 8007dda:	607a      	str	r2, [r7, #4]
 8007ddc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007dde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d10a      	bne.n	8007dfa <xTaskCreateStatic+0x2a>
	__asm volatile
 8007de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007de8:	f383 8811 	msr	BASEPRI, r3
 8007dec:	f3bf 8f6f 	isb	sy
 8007df0:	f3bf 8f4f 	dsb	sy
 8007df4:	623b      	str	r3, [r7, #32]
}
 8007df6:	bf00      	nop
 8007df8:	e7fe      	b.n	8007df8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007dfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d10a      	bne.n	8007e16 <xTaskCreateStatic+0x46>
	__asm volatile
 8007e00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e04:	f383 8811 	msr	BASEPRI, r3
 8007e08:	f3bf 8f6f 	isb	sy
 8007e0c:	f3bf 8f4f 	dsb	sy
 8007e10:	61fb      	str	r3, [r7, #28]
}
 8007e12:	bf00      	nop
 8007e14:	e7fe      	b.n	8007e14 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007e16:	235c      	movs	r3, #92	; 0x5c
 8007e18:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007e1a:	693b      	ldr	r3, [r7, #16]
 8007e1c:	2b5c      	cmp	r3, #92	; 0x5c
 8007e1e:	d00a      	beq.n	8007e36 <xTaskCreateStatic+0x66>
	__asm volatile
 8007e20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e24:	f383 8811 	msr	BASEPRI, r3
 8007e28:	f3bf 8f6f 	isb	sy
 8007e2c:	f3bf 8f4f 	dsb	sy
 8007e30:	61bb      	str	r3, [r7, #24]
}
 8007e32:	bf00      	nop
 8007e34:	e7fe      	b.n	8007e34 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007e36:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007e38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d01e      	beq.n	8007e7c <xTaskCreateStatic+0xac>
 8007e3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d01b      	beq.n	8007e7c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e46:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007e4c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e50:	2202      	movs	r2, #2
 8007e52:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007e56:	2300      	movs	r3, #0
 8007e58:	9303      	str	r3, [sp, #12]
 8007e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e5c:	9302      	str	r3, [sp, #8]
 8007e5e:	f107 0314 	add.w	r3, r7, #20
 8007e62:	9301      	str	r3, [sp, #4]
 8007e64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e66:	9300      	str	r3, [sp, #0]
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	687a      	ldr	r2, [r7, #4]
 8007e6c:	68b9      	ldr	r1, [r7, #8]
 8007e6e:	68f8      	ldr	r0, [r7, #12]
 8007e70:	f000 f850 	bl	8007f14 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007e74:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007e76:	f000 f8dd 	bl	8008034 <prvAddNewTaskToReadyList>
 8007e7a:	e001      	b.n	8007e80 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007e80:	697b      	ldr	r3, [r7, #20]
	}
 8007e82:	4618      	mov	r0, r3
 8007e84:	3728      	adds	r7, #40	; 0x28
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}

08007e8a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007e8a:	b580      	push	{r7, lr}
 8007e8c:	b08c      	sub	sp, #48	; 0x30
 8007e8e:	af04      	add	r7, sp, #16
 8007e90:	60f8      	str	r0, [r7, #12]
 8007e92:	60b9      	str	r1, [r7, #8]
 8007e94:	603b      	str	r3, [r7, #0]
 8007e96:	4613      	mov	r3, r2
 8007e98:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007e9a:	88fb      	ldrh	r3, [r7, #6]
 8007e9c:	009b      	lsls	r3, r3, #2
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	f001 fc32 	bl	8009708 <pvPortMalloc>
 8007ea4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d00e      	beq.n	8007eca <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007eac:	205c      	movs	r0, #92	; 0x5c
 8007eae:	f001 fc2b 	bl	8009708 <pvPortMalloc>
 8007eb2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007eb4:	69fb      	ldr	r3, [r7, #28]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d003      	beq.n	8007ec2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007eba:	69fb      	ldr	r3, [r7, #28]
 8007ebc:	697a      	ldr	r2, [r7, #20]
 8007ebe:	631a      	str	r2, [r3, #48]	; 0x30
 8007ec0:	e005      	b.n	8007ece <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007ec2:	6978      	ldr	r0, [r7, #20]
 8007ec4:	f001 fcec 	bl	80098a0 <vPortFree>
 8007ec8:	e001      	b.n	8007ece <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007eca:	2300      	movs	r3, #0
 8007ecc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007ece:	69fb      	ldr	r3, [r7, #28]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d017      	beq.n	8007f04 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007ed4:	69fb      	ldr	r3, [r7, #28]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007edc:	88fa      	ldrh	r2, [r7, #6]
 8007ede:	2300      	movs	r3, #0
 8007ee0:	9303      	str	r3, [sp, #12]
 8007ee2:	69fb      	ldr	r3, [r7, #28]
 8007ee4:	9302      	str	r3, [sp, #8]
 8007ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ee8:	9301      	str	r3, [sp, #4]
 8007eea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eec:	9300      	str	r3, [sp, #0]
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	68b9      	ldr	r1, [r7, #8]
 8007ef2:	68f8      	ldr	r0, [r7, #12]
 8007ef4:	f000 f80e 	bl	8007f14 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007ef8:	69f8      	ldr	r0, [r7, #28]
 8007efa:	f000 f89b 	bl	8008034 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007efe:	2301      	movs	r3, #1
 8007f00:	61bb      	str	r3, [r7, #24]
 8007f02:	e002      	b.n	8007f0a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007f04:	f04f 33ff 	mov.w	r3, #4294967295
 8007f08:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007f0a:	69bb      	ldr	r3, [r7, #24]
	}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	3720      	adds	r7, #32
 8007f10:	46bd      	mov	sp, r7
 8007f12:	bd80      	pop	{r7, pc}

08007f14 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b088      	sub	sp, #32
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	60f8      	str	r0, [r7, #12]
 8007f1c:	60b9      	str	r1, [r7, #8]
 8007f1e:	607a      	str	r2, [r7, #4]
 8007f20:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007f22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f24:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	009b      	lsls	r3, r3, #2
 8007f2a:	461a      	mov	r2, r3
 8007f2c:	21a5      	movs	r1, #165	; 0xa5
 8007f2e:	f001 fe0d 	bl	8009b4c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007f32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007f3c:	3b01      	subs	r3, #1
 8007f3e:	009b      	lsls	r3, r3, #2
 8007f40:	4413      	add	r3, r2
 8007f42:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007f44:	69bb      	ldr	r3, [r7, #24]
 8007f46:	f023 0307 	bic.w	r3, r3, #7
 8007f4a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007f4c:	69bb      	ldr	r3, [r7, #24]
 8007f4e:	f003 0307 	and.w	r3, r3, #7
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d00a      	beq.n	8007f6c <prvInitialiseNewTask+0x58>
	__asm volatile
 8007f56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f5a:	f383 8811 	msr	BASEPRI, r3
 8007f5e:	f3bf 8f6f 	isb	sy
 8007f62:	f3bf 8f4f 	dsb	sy
 8007f66:	617b      	str	r3, [r7, #20]
}
 8007f68:	bf00      	nop
 8007f6a:	e7fe      	b.n	8007f6a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d01f      	beq.n	8007fb2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007f72:	2300      	movs	r3, #0
 8007f74:	61fb      	str	r3, [r7, #28]
 8007f76:	e012      	b.n	8007f9e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007f78:	68ba      	ldr	r2, [r7, #8]
 8007f7a:	69fb      	ldr	r3, [r7, #28]
 8007f7c:	4413      	add	r3, r2
 8007f7e:	7819      	ldrb	r1, [r3, #0]
 8007f80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007f82:	69fb      	ldr	r3, [r7, #28]
 8007f84:	4413      	add	r3, r2
 8007f86:	3334      	adds	r3, #52	; 0x34
 8007f88:	460a      	mov	r2, r1
 8007f8a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007f8c:	68ba      	ldr	r2, [r7, #8]
 8007f8e:	69fb      	ldr	r3, [r7, #28]
 8007f90:	4413      	add	r3, r2
 8007f92:	781b      	ldrb	r3, [r3, #0]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d006      	beq.n	8007fa6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007f98:	69fb      	ldr	r3, [r7, #28]
 8007f9a:	3301      	adds	r3, #1
 8007f9c:	61fb      	str	r3, [r7, #28]
 8007f9e:	69fb      	ldr	r3, [r7, #28]
 8007fa0:	2b0f      	cmp	r3, #15
 8007fa2:	d9e9      	bls.n	8007f78 <prvInitialiseNewTask+0x64>
 8007fa4:	e000      	b.n	8007fa8 <prvInitialiseNewTask+0x94>
			{
				break;
 8007fa6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007faa:	2200      	movs	r2, #0
 8007fac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007fb0:	e003      	b.n	8007fba <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007fb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007fba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fbc:	2b37      	cmp	r3, #55	; 0x37
 8007fbe:	d901      	bls.n	8007fc4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007fc0:	2337      	movs	r3, #55	; 0x37
 8007fc2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007fc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fc6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007fc8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007fca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fcc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007fce:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fd8:	3304      	adds	r3, #4
 8007fda:	4618      	mov	r0, r3
 8007fdc:	f7ff f93e 	bl	800725c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fe2:	3318      	adds	r3, #24
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	f7ff f939 	bl	800725c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007fea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007fee:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ff2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007ff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ff8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007ffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ffc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ffe:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008002:	2200      	movs	r2, #0
 8008004:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008008:	2200      	movs	r2, #0
 800800a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800800e:	683a      	ldr	r2, [r7, #0]
 8008010:	68f9      	ldr	r1, [r7, #12]
 8008012:	69b8      	ldr	r0, [r7, #24]
 8008014:	f001 f928 	bl	8009268 <pxPortInitialiseStack>
 8008018:	4602      	mov	r2, r0
 800801a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800801c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800801e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008020:	2b00      	cmp	r3, #0
 8008022:	d002      	beq.n	800802a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008024:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008026:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008028:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800802a:	bf00      	nop
 800802c:	3720      	adds	r7, #32
 800802e:	46bd      	mov	sp, r7
 8008030:	bd80      	pop	{r7, pc}
	...

08008034 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b082      	sub	sp, #8
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800803c:	f001 fa42 	bl	80094c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008040:	4b2d      	ldr	r3, [pc, #180]	; (80080f8 <prvAddNewTaskToReadyList+0xc4>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	3301      	adds	r3, #1
 8008046:	4a2c      	ldr	r2, [pc, #176]	; (80080f8 <prvAddNewTaskToReadyList+0xc4>)
 8008048:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800804a:	4b2c      	ldr	r3, [pc, #176]	; (80080fc <prvAddNewTaskToReadyList+0xc8>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d109      	bne.n	8008066 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008052:	4a2a      	ldr	r2, [pc, #168]	; (80080fc <prvAddNewTaskToReadyList+0xc8>)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008058:	4b27      	ldr	r3, [pc, #156]	; (80080f8 <prvAddNewTaskToReadyList+0xc4>)
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	2b01      	cmp	r3, #1
 800805e:	d110      	bne.n	8008082 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008060:	f000 fc16 	bl	8008890 <prvInitialiseTaskLists>
 8008064:	e00d      	b.n	8008082 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008066:	4b26      	ldr	r3, [pc, #152]	; (8008100 <prvAddNewTaskToReadyList+0xcc>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d109      	bne.n	8008082 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800806e:	4b23      	ldr	r3, [pc, #140]	; (80080fc <prvAddNewTaskToReadyList+0xc8>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008078:	429a      	cmp	r2, r3
 800807a:	d802      	bhi.n	8008082 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800807c:	4a1f      	ldr	r2, [pc, #124]	; (80080fc <prvAddNewTaskToReadyList+0xc8>)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008082:	4b20      	ldr	r3, [pc, #128]	; (8008104 <prvAddNewTaskToReadyList+0xd0>)
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	3301      	adds	r3, #1
 8008088:	4a1e      	ldr	r2, [pc, #120]	; (8008104 <prvAddNewTaskToReadyList+0xd0>)
 800808a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800808c:	4b1d      	ldr	r3, [pc, #116]	; (8008104 <prvAddNewTaskToReadyList+0xd0>)
 800808e:	681a      	ldr	r2, [r3, #0]
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008098:	4b1b      	ldr	r3, [pc, #108]	; (8008108 <prvAddNewTaskToReadyList+0xd4>)
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	429a      	cmp	r2, r3
 800809e:	d903      	bls.n	80080a8 <prvAddNewTaskToReadyList+0x74>
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080a4:	4a18      	ldr	r2, [pc, #96]	; (8008108 <prvAddNewTaskToReadyList+0xd4>)
 80080a6:	6013      	str	r3, [r2, #0]
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080ac:	4613      	mov	r3, r2
 80080ae:	009b      	lsls	r3, r3, #2
 80080b0:	4413      	add	r3, r2
 80080b2:	009b      	lsls	r3, r3, #2
 80080b4:	4a15      	ldr	r2, [pc, #84]	; (800810c <prvAddNewTaskToReadyList+0xd8>)
 80080b6:	441a      	add	r2, r3
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	3304      	adds	r3, #4
 80080bc:	4619      	mov	r1, r3
 80080be:	4610      	mov	r0, r2
 80080c0:	f7ff f8d9 	bl	8007276 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80080c4:	f001 fa2e 	bl	8009524 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80080c8:	4b0d      	ldr	r3, [pc, #52]	; (8008100 <prvAddNewTaskToReadyList+0xcc>)
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d00e      	beq.n	80080ee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80080d0:	4b0a      	ldr	r3, [pc, #40]	; (80080fc <prvAddNewTaskToReadyList+0xc8>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080da:	429a      	cmp	r2, r3
 80080dc:	d207      	bcs.n	80080ee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80080de:	4b0c      	ldr	r3, [pc, #48]	; (8008110 <prvAddNewTaskToReadyList+0xdc>)
 80080e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80080e4:	601a      	str	r2, [r3, #0]
 80080e6:	f3bf 8f4f 	dsb	sy
 80080ea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80080ee:	bf00      	nop
 80080f0:	3708      	adds	r7, #8
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bd80      	pop	{r7, pc}
 80080f6:	bf00      	nop
 80080f8:	20001474 	.word	0x20001474
 80080fc:	20000fa0 	.word	0x20000fa0
 8008100:	20001480 	.word	0x20001480
 8008104:	20001490 	.word	0x20001490
 8008108:	2000147c 	.word	0x2000147c
 800810c:	20000fa4 	.word	0x20000fa4
 8008110:	e000ed04 	.word	0xe000ed04

08008114 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008114:	b580      	push	{r7, lr}
 8008116:	b084      	sub	sp, #16
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800811c:	2300      	movs	r3, #0
 800811e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d017      	beq.n	8008156 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008126:	4b13      	ldr	r3, [pc, #76]	; (8008174 <vTaskDelay+0x60>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d00a      	beq.n	8008144 <vTaskDelay+0x30>
	__asm volatile
 800812e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008132:	f383 8811 	msr	BASEPRI, r3
 8008136:	f3bf 8f6f 	isb	sy
 800813a:	f3bf 8f4f 	dsb	sy
 800813e:	60bb      	str	r3, [r7, #8]
}
 8008140:	bf00      	nop
 8008142:	e7fe      	b.n	8008142 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008144:	f000 f880 	bl	8008248 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008148:	2100      	movs	r1, #0
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f000 fcea 	bl	8008b24 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008150:	f000 f888 	bl	8008264 <xTaskResumeAll>
 8008154:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d107      	bne.n	800816c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800815c:	4b06      	ldr	r3, [pc, #24]	; (8008178 <vTaskDelay+0x64>)
 800815e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008162:	601a      	str	r2, [r3, #0]
 8008164:	f3bf 8f4f 	dsb	sy
 8008168:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800816c:	bf00      	nop
 800816e:	3710      	adds	r7, #16
 8008170:	46bd      	mov	sp, r7
 8008172:	bd80      	pop	{r7, pc}
 8008174:	2000149c 	.word	0x2000149c
 8008178:	e000ed04 	.word	0xe000ed04

0800817c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b08a      	sub	sp, #40	; 0x28
 8008180:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008182:	2300      	movs	r3, #0
 8008184:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008186:	2300      	movs	r3, #0
 8008188:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800818a:	463a      	mov	r2, r7
 800818c:	1d39      	adds	r1, r7, #4
 800818e:	f107 0308 	add.w	r3, r7, #8
 8008192:	4618      	mov	r0, r3
 8008194:	f7ff f80e 	bl	80071b4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008198:	6839      	ldr	r1, [r7, #0]
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	68ba      	ldr	r2, [r7, #8]
 800819e:	9202      	str	r2, [sp, #8]
 80081a0:	9301      	str	r3, [sp, #4]
 80081a2:	2300      	movs	r3, #0
 80081a4:	9300      	str	r3, [sp, #0]
 80081a6:	2300      	movs	r3, #0
 80081a8:	460a      	mov	r2, r1
 80081aa:	4921      	ldr	r1, [pc, #132]	; (8008230 <vTaskStartScheduler+0xb4>)
 80081ac:	4821      	ldr	r0, [pc, #132]	; (8008234 <vTaskStartScheduler+0xb8>)
 80081ae:	f7ff fe0f 	bl	8007dd0 <xTaskCreateStatic>
 80081b2:	4603      	mov	r3, r0
 80081b4:	4a20      	ldr	r2, [pc, #128]	; (8008238 <vTaskStartScheduler+0xbc>)
 80081b6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80081b8:	4b1f      	ldr	r3, [pc, #124]	; (8008238 <vTaskStartScheduler+0xbc>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d002      	beq.n	80081c6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80081c0:	2301      	movs	r3, #1
 80081c2:	617b      	str	r3, [r7, #20]
 80081c4:	e001      	b.n	80081ca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80081c6:	2300      	movs	r3, #0
 80081c8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80081ca:	697b      	ldr	r3, [r7, #20]
 80081cc:	2b01      	cmp	r3, #1
 80081ce:	d102      	bne.n	80081d6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80081d0:	f000 fcfc 	bl	8008bcc <xTimerCreateTimerTask>
 80081d4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	2b01      	cmp	r3, #1
 80081da:	d116      	bne.n	800820a <vTaskStartScheduler+0x8e>
	__asm volatile
 80081dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081e0:	f383 8811 	msr	BASEPRI, r3
 80081e4:	f3bf 8f6f 	isb	sy
 80081e8:	f3bf 8f4f 	dsb	sy
 80081ec:	613b      	str	r3, [r7, #16]
}
 80081ee:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80081f0:	4b12      	ldr	r3, [pc, #72]	; (800823c <vTaskStartScheduler+0xc0>)
 80081f2:	f04f 32ff 	mov.w	r2, #4294967295
 80081f6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80081f8:	4b11      	ldr	r3, [pc, #68]	; (8008240 <vTaskStartScheduler+0xc4>)
 80081fa:	2201      	movs	r2, #1
 80081fc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80081fe:	4b11      	ldr	r3, [pc, #68]	; (8008244 <vTaskStartScheduler+0xc8>)
 8008200:	2200      	movs	r2, #0
 8008202:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008204:	f001 f8bc 	bl	8009380 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008208:	e00e      	b.n	8008228 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800820a:	697b      	ldr	r3, [r7, #20]
 800820c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008210:	d10a      	bne.n	8008228 <vTaskStartScheduler+0xac>
	__asm volatile
 8008212:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008216:	f383 8811 	msr	BASEPRI, r3
 800821a:	f3bf 8f6f 	isb	sy
 800821e:	f3bf 8f4f 	dsb	sy
 8008222:	60fb      	str	r3, [r7, #12]
}
 8008224:	bf00      	nop
 8008226:	e7fe      	b.n	8008226 <vTaskStartScheduler+0xaa>
}
 8008228:	bf00      	nop
 800822a:	3718      	adds	r7, #24
 800822c:	46bd      	mov	sp, r7
 800822e:	bd80      	pop	{r7, pc}
 8008230:	0800d4b0 	.word	0x0800d4b0
 8008234:	08008861 	.word	0x08008861
 8008238:	20001498 	.word	0x20001498
 800823c:	20001494 	.word	0x20001494
 8008240:	20001480 	.word	0x20001480
 8008244:	20001478 	.word	0x20001478

08008248 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008248:	b480      	push	{r7}
 800824a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800824c:	4b04      	ldr	r3, [pc, #16]	; (8008260 <vTaskSuspendAll+0x18>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	3301      	adds	r3, #1
 8008252:	4a03      	ldr	r2, [pc, #12]	; (8008260 <vTaskSuspendAll+0x18>)
 8008254:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008256:	bf00      	nop
 8008258:	46bd      	mov	sp, r7
 800825a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825e:	4770      	bx	lr
 8008260:	2000149c 	.word	0x2000149c

08008264 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008264:	b580      	push	{r7, lr}
 8008266:	b084      	sub	sp, #16
 8008268:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800826a:	2300      	movs	r3, #0
 800826c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800826e:	2300      	movs	r3, #0
 8008270:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008272:	4b42      	ldr	r3, [pc, #264]	; (800837c <xTaskResumeAll+0x118>)
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d10a      	bne.n	8008290 <xTaskResumeAll+0x2c>
	__asm volatile
 800827a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800827e:	f383 8811 	msr	BASEPRI, r3
 8008282:	f3bf 8f6f 	isb	sy
 8008286:	f3bf 8f4f 	dsb	sy
 800828a:	603b      	str	r3, [r7, #0]
}
 800828c:	bf00      	nop
 800828e:	e7fe      	b.n	800828e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008290:	f001 f918 	bl	80094c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008294:	4b39      	ldr	r3, [pc, #228]	; (800837c <xTaskResumeAll+0x118>)
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	3b01      	subs	r3, #1
 800829a:	4a38      	ldr	r2, [pc, #224]	; (800837c <xTaskResumeAll+0x118>)
 800829c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800829e:	4b37      	ldr	r3, [pc, #220]	; (800837c <xTaskResumeAll+0x118>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d162      	bne.n	800836c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80082a6:	4b36      	ldr	r3, [pc, #216]	; (8008380 <xTaskResumeAll+0x11c>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d05e      	beq.n	800836c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80082ae:	e02f      	b.n	8008310 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082b0:	4b34      	ldr	r3, [pc, #208]	; (8008384 <xTaskResumeAll+0x120>)
 80082b2:	68db      	ldr	r3, [r3, #12]
 80082b4:	68db      	ldr	r3, [r3, #12]
 80082b6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	3318      	adds	r3, #24
 80082bc:	4618      	mov	r0, r3
 80082be:	f7ff f837 	bl	8007330 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	3304      	adds	r3, #4
 80082c6:	4618      	mov	r0, r3
 80082c8:	f7ff f832 	bl	8007330 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082d0:	4b2d      	ldr	r3, [pc, #180]	; (8008388 <xTaskResumeAll+0x124>)
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	429a      	cmp	r2, r3
 80082d6:	d903      	bls.n	80082e0 <xTaskResumeAll+0x7c>
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082dc:	4a2a      	ldr	r2, [pc, #168]	; (8008388 <xTaskResumeAll+0x124>)
 80082de:	6013      	str	r3, [r2, #0]
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082e4:	4613      	mov	r3, r2
 80082e6:	009b      	lsls	r3, r3, #2
 80082e8:	4413      	add	r3, r2
 80082ea:	009b      	lsls	r3, r3, #2
 80082ec:	4a27      	ldr	r2, [pc, #156]	; (800838c <xTaskResumeAll+0x128>)
 80082ee:	441a      	add	r2, r3
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	3304      	adds	r3, #4
 80082f4:	4619      	mov	r1, r3
 80082f6:	4610      	mov	r0, r2
 80082f8:	f7fe ffbd 	bl	8007276 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008300:	4b23      	ldr	r3, [pc, #140]	; (8008390 <xTaskResumeAll+0x12c>)
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008306:	429a      	cmp	r2, r3
 8008308:	d302      	bcc.n	8008310 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800830a:	4b22      	ldr	r3, [pc, #136]	; (8008394 <xTaskResumeAll+0x130>)
 800830c:	2201      	movs	r2, #1
 800830e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008310:	4b1c      	ldr	r3, [pc, #112]	; (8008384 <xTaskResumeAll+0x120>)
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	2b00      	cmp	r3, #0
 8008316:	d1cb      	bne.n	80082b0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d001      	beq.n	8008322 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800831e:	f000 fb55 	bl	80089cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008322:	4b1d      	ldr	r3, [pc, #116]	; (8008398 <xTaskResumeAll+0x134>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d010      	beq.n	8008350 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800832e:	f000 f847 	bl	80083c0 <xTaskIncrementTick>
 8008332:	4603      	mov	r3, r0
 8008334:	2b00      	cmp	r3, #0
 8008336:	d002      	beq.n	800833e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008338:	4b16      	ldr	r3, [pc, #88]	; (8008394 <xTaskResumeAll+0x130>)
 800833a:	2201      	movs	r2, #1
 800833c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	3b01      	subs	r3, #1
 8008342:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d1f1      	bne.n	800832e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800834a:	4b13      	ldr	r3, [pc, #76]	; (8008398 <xTaskResumeAll+0x134>)
 800834c:	2200      	movs	r2, #0
 800834e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008350:	4b10      	ldr	r3, [pc, #64]	; (8008394 <xTaskResumeAll+0x130>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d009      	beq.n	800836c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008358:	2301      	movs	r3, #1
 800835a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800835c:	4b0f      	ldr	r3, [pc, #60]	; (800839c <xTaskResumeAll+0x138>)
 800835e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008362:	601a      	str	r2, [r3, #0]
 8008364:	f3bf 8f4f 	dsb	sy
 8008368:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800836c:	f001 f8da 	bl	8009524 <vPortExitCritical>

	return xAlreadyYielded;
 8008370:	68bb      	ldr	r3, [r7, #8]
}
 8008372:	4618      	mov	r0, r3
 8008374:	3710      	adds	r7, #16
 8008376:	46bd      	mov	sp, r7
 8008378:	bd80      	pop	{r7, pc}
 800837a:	bf00      	nop
 800837c:	2000149c 	.word	0x2000149c
 8008380:	20001474 	.word	0x20001474
 8008384:	20001434 	.word	0x20001434
 8008388:	2000147c 	.word	0x2000147c
 800838c:	20000fa4 	.word	0x20000fa4
 8008390:	20000fa0 	.word	0x20000fa0
 8008394:	20001488 	.word	0x20001488
 8008398:	20001484 	.word	0x20001484
 800839c:	e000ed04 	.word	0xe000ed04

080083a0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80083a0:	b480      	push	{r7}
 80083a2:	b083      	sub	sp, #12
 80083a4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80083a6:	4b05      	ldr	r3, [pc, #20]	; (80083bc <xTaskGetTickCount+0x1c>)
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80083ac:	687b      	ldr	r3, [r7, #4]
}
 80083ae:	4618      	mov	r0, r3
 80083b0:	370c      	adds	r7, #12
 80083b2:	46bd      	mov	sp, r7
 80083b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b8:	4770      	bx	lr
 80083ba:	bf00      	nop
 80083bc:	20001478 	.word	0x20001478

080083c0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b086      	sub	sp, #24
 80083c4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80083c6:	2300      	movs	r3, #0
 80083c8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80083ca:	4b4f      	ldr	r3, [pc, #316]	; (8008508 <xTaskIncrementTick+0x148>)
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	f040 808f 	bne.w	80084f2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80083d4:	4b4d      	ldr	r3, [pc, #308]	; (800850c <xTaskIncrementTick+0x14c>)
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	3301      	adds	r3, #1
 80083da:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80083dc:	4a4b      	ldr	r2, [pc, #300]	; (800850c <xTaskIncrementTick+0x14c>)
 80083de:	693b      	ldr	r3, [r7, #16]
 80083e0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80083e2:	693b      	ldr	r3, [r7, #16]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d120      	bne.n	800842a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80083e8:	4b49      	ldr	r3, [pc, #292]	; (8008510 <xTaskIncrementTick+0x150>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d00a      	beq.n	8008408 <xTaskIncrementTick+0x48>
	__asm volatile
 80083f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083f6:	f383 8811 	msr	BASEPRI, r3
 80083fa:	f3bf 8f6f 	isb	sy
 80083fe:	f3bf 8f4f 	dsb	sy
 8008402:	603b      	str	r3, [r7, #0]
}
 8008404:	bf00      	nop
 8008406:	e7fe      	b.n	8008406 <xTaskIncrementTick+0x46>
 8008408:	4b41      	ldr	r3, [pc, #260]	; (8008510 <xTaskIncrementTick+0x150>)
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	60fb      	str	r3, [r7, #12]
 800840e:	4b41      	ldr	r3, [pc, #260]	; (8008514 <xTaskIncrementTick+0x154>)
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	4a3f      	ldr	r2, [pc, #252]	; (8008510 <xTaskIncrementTick+0x150>)
 8008414:	6013      	str	r3, [r2, #0]
 8008416:	4a3f      	ldr	r2, [pc, #252]	; (8008514 <xTaskIncrementTick+0x154>)
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	6013      	str	r3, [r2, #0]
 800841c:	4b3e      	ldr	r3, [pc, #248]	; (8008518 <xTaskIncrementTick+0x158>)
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	3301      	adds	r3, #1
 8008422:	4a3d      	ldr	r2, [pc, #244]	; (8008518 <xTaskIncrementTick+0x158>)
 8008424:	6013      	str	r3, [r2, #0]
 8008426:	f000 fad1 	bl	80089cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800842a:	4b3c      	ldr	r3, [pc, #240]	; (800851c <xTaskIncrementTick+0x15c>)
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	693a      	ldr	r2, [r7, #16]
 8008430:	429a      	cmp	r2, r3
 8008432:	d349      	bcc.n	80084c8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008434:	4b36      	ldr	r3, [pc, #216]	; (8008510 <xTaskIncrementTick+0x150>)
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d104      	bne.n	8008448 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800843e:	4b37      	ldr	r3, [pc, #220]	; (800851c <xTaskIncrementTick+0x15c>)
 8008440:	f04f 32ff 	mov.w	r2, #4294967295
 8008444:	601a      	str	r2, [r3, #0]
					break;
 8008446:	e03f      	b.n	80084c8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008448:	4b31      	ldr	r3, [pc, #196]	; (8008510 <xTaskIncrementTick+0x150>)
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	68db      	ldr	r3, [r3, #12]
 800844e:	68db      	ldr	r3, [r3, #12]
 8008450:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	685b      	ldr	r3, [r3, #4]
 8008456:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008458:	693a      	ldr	r2, [r7, #16]
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	429a      	cmp	r2, r3
 800845e:	d203      	bcs.n	8008468 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008460:	4a2e      	ldr	r2, [pc, #184]	; (800851c <xTaskIncrementTick+0x15c>)
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008466:	e02f      	b.n	80084c8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	3304      	adds	r3, #4
 800846c:	4618      	mov	r0, r3
 800846e:	f7fe ff5f 	bl	8007330 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008476:	2b00      	cmp	r3, #0
 8008478:	d004      	beq.n	8008484 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	3318      	adds	r3, #24
 800847e:	4618      	mov	r0, r3
 8008480:	f7fe ff56 	bl	8007330 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008488:	4b25      	ldr	r3, [pc, #148]	; (8008520 <xTaskIncrementTick+0x160>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	429a      	cmp	r2, r3
 800848e:	d903      	bls.n	8008498 <xTaskIncrementTick+0xd8>
 8008490:	68bb      	ldr	r3, [r7, #8]
 8008492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008494:	4a22      	ldr	r2, [pc, #136]	; (8008520 <xTaskIncrementTick+0x160>)
 8008496:	6013      	str	r3, [r2, #0]
 8008498:	68bb      	ldr	r3, [r7, #8]
 800849a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800849c:	4613      	mov	r3, r2
 800849e:	009b      	lsls	r3, r3, #2
 80084a0:	4413      	add	r3, r2
 80084a2:	009b      	lsls	r3, r3, #2
 80084a4:	4a1f      	ldr	r2, [pc, #124]	; (8008524 <xTaskIncrementTick+0x164>)
 80084a6:	441a      	add	r2, r3
 80084a8:	68bb      	ldr	r3, [r7, #8]
 80084aa:	3304      	adds	r3, #4
 80084ac:	4619      	mov	r1, r3
 80084ae:	4610      	mov	r0, r2
 80084b0:	f7fe fee1 	bl	8007276 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084b8:	4b1b      	ldr	r3, [pc, #108]	; (8008528 <xTaskIncrementTick+0x168>)
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084be:	429a      	cmp	r2, r3
 80084c0:	d3b8      	bcc.n	8008434 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80084c2:	2301      	movs	r3, #1
 80084c4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80084c6:	e7b5      	b.n	8008434 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80084c8:	4b17      	ldr	r3, [pc, #92]	; (8008528 <xTaskIncrementTick+0x168>)
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084ce:	4915      	ldr	r1, [pc, #84]	; (8008524 <xTaskIncrementTick+0x164>)
 80084d0:	4613      	mov	r3, r2
 80084d2:	009b      	lsls	r3, r3, #2
 80084d4:	4413      	add	r3, r2
 80084d6:	009b      	lsls	r3, r3, #2
 80084d8:	440b      	add	r3, r1
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	2b01      	cmp	r3, #1
 80084de:	d901      	bls.n	80084e4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80084e0:	2301      	movs	r3, #1
 80084e2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80084e4:	4b11      	ldr	r3, [pc, #68]	; (800852c <xTaskIncrementTick+0x16c>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d007      	beq.n	80084fc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80084ec:	2301      	movs	r3, #1
 80084ee:	617b      	str	r3, [r7, #20]
 80084f0:	e004      	b.n	80084fc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80084f2:	4b0f      	ldr	r3, [pc, #60]	; (8008530 <xTaskIncrementTick+0x170>)
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	3301      	adds	r3, #1
 80084f8:	4a0d      	ldr	r2, [pc, #52]	; (8008530 <xTaskIncrementTick+0x170>)
 80084fa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80084fc:	697b      	ldr	r3, [r7, #20]
}
 80084fe:	4618      	mov	r0, r3
 8008500:	3718      	adds	r7, #24
 8008502:	46bd      	mov	sp, r7
 8008504:	bd80      	pop	{r7, pc}
 8008506:	bf00      	nop
 8008508:	2000149c 	.word	0x2000149c
 800850c:	20001478 	.word	0x20001478
 8008510:	2000142c 	.word	0x2000142c
 8008514:	20001430 	.word	0x20001430
 8008518:	2000148c 	.word	0x2000148c
 800851c:	20001494 	.word	0x20001494
 8008520:	2000147c 	.word	0x2000147c
 8008524:	20000fa4 	.word	0x20000fa4
 8008528:	20000fa0 	.word	0x20000fa0
 800852c:	20001488 	.word	0x20001488
 8008530:	20001484 	.word	0x20001484

08008534 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008534:	b480      	push	{r7}
 8008536:	b085      	sub	sp, #20
 8008538:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800853a:	4b28      	ldr	r3, [pc, #160]	; (80085dc <vTaskSwitchContext+0xa8>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d003      	beq.n	800854a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008542:	4b27      	ldr	r3, [pc, #156]	; (80085e0 <vTaskSwitchContext+0xac>)
 8008544:	2201      	movs	r2, #1
 8008546:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008548:	e041      	b.n	80085ce <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800854a:	4b25      	ldr	r3, [pc, #148]	; (80085e0 <vTaskSwitchContext+0xac>)
 800854c:	2200      	movs	r2, #0
 800854e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008550:	4b24      	ldr	r3, [pc, #144]	; (80085e4 <vTaskSwitchContext+0xb0>)
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	60fb      	str	r3, [r7, #12]
 8008556:	e010      	b.n	800857a <vTaskSwitchContext+0x46>
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d10a      	bne.n	8008574 <vTaskSwitchContext+0x40>
	__asm volatile
 800855e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008562:	f383 8811 	msr	BASEPRI, r3
 8008566:	f3bf 8f6f 	isb	sy
 800856a:	f3bf 8f4f 	dsb	sy
 800856e:	607b      	str	r3, [r7, #4]
}
 8008570:	bf00      	nop
 8008572:	e7fe      	b.n	8008572 <vTaskSwitchContext+0x3e>
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	3b01      	subs	r3, #1
 8008578:	60fb      	str	r3, [r7, #12]
 800857a:	491b      	ldr	r1, [pc, #108]	; (80085e8 <vTaskSwitchContext+0xb4>)
 800857c:	68fa      	ldr	r2, [r7, #12]
 800857e:	4613      	mov	r3, r2
 8008580:	009b      	lsls	r3, r3, #2
 8008582:	4413      	add	r3, r2
 8008584:	009b      	lsls	r3, r3, #2
 8008586:	440b      	add	r3, r1
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d0e4      	beq.n	8008558 <vTaskSwitchContext+0x24>
 800858e:	68fa      	ldr	r2, [r7, #12]
 8008590:	4613      	mov	r3, r2
 8008592:	009b      	lsls	r3, r3, #2
 8008594:	4413      	add	r3, r2
 8008596:	009b      	lsls	r3, r3, #2
 8008598:	4a13      	ldr	r2, [pc, #76]	; (80085e8 <vTaskSwitchContext+0xb4>)
 800859a:	4413      	add	r3, r2
 800859c:	60bb      	str	r3, [r7, #8]
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	685b      	ldr	r3, [r3, #4]
 80085a2:	685a      	ldr	r2, [r3, #4]
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	605a      	str	r2, [r3, #4]
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	685a      	ldr	r2, [r3, #4]
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	3308      	adds	r3, #8
 80085b0:	429a      	cmp	r2, r3
 80085b2:	d104      	bne.n	80085be <vTaskSwitchContext+0x8a>
 80085b4:	68bb      	ldr	r3, [r7, #8]
 80085b6:	685b      	ldr	r3, [r3, #4]
 80085b8:	685a      	ldr	r2, [r3, #4]
 80085ba:	68bb      	ldr	r3, [r7, #8]
 80085bc:	605a      	str	r2, [r3, #4]
 80085be:	68bb      	ldr	r3, [r7, #8]
 80085c0:	685b      	ldr	r3, [r3, #4]
 80085c2:	68db      	ldr	r3, [r3, #12]
 80085c4:	4a09      	ldr	r2, [pc, #36]	; (80085ec <vTaskSwitchContext+0xb8>)
 80085c6:	6013      	str	r3, [r2, #0]
 80085c8:	4a06      	ldr	r2, [pc, #24]	; (80085e4 <vTaskSwitchContext+0xb0>)
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	6013      	str	r3, [r2, #0]
}
 80085ce:	bf00      	nop
 80085d0:	3714      	adds	r7, #20
 80085d2:	46bd      	mov	sp, r7
 80085d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d8:	4770      	bx	lr
 80085da:	bf00      	nop
 80085dc:	2000149c 	.word	0x2000149c
 80085e0:	20001488 	.word	0x20001488
 80085e4:	2000147c 	.word	0x2000147c
 80085e8:	20000fa4 	.word	0x20000fa4
 80085ec:	20000fa0 	.word	0x20000fa0

080085f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b084      	sub	sp, #16
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
 80085f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d10a      	bne.n	8008616 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8008600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008604:	f383 8811 	msr	BASEPRI, r3
 8008608:	f3bf 8f6f 	isb	sy
 800860c:	f3bf 8f4f 	dsb	sy
 8008610:	60fb      	str	r3, [r7, #12]
}
 8008612:	bf00      	nop
 8008614:	e7fe      	b.n	8008614 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008616:	4b07      	ldr	r3, [pc, #28]	; (8008634 <vTaskPlaceOnEventList+0x44>)
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	3318      	adds	r3, #24
 800861c:	4619      	mov	r1, r3
 800861e:	6878      	ldr	r0, [r7, #4]
 8008620:	f7fe fe4d 	bl	80072be <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008624:	2101      	movs	r1, #1
 8008626:	6838      	ldr	r0, [r7, #0]
 8008628:	f000 fa7c 	bl	8008b24 <prvAddCurrentTaskToDelayedList>
}
 800862c:	bf00      	nop
 800862e:	3710      	adds	r7, #16
 8008630:	46bd      	mov	sp, r7
 8008632:	bd80      	pop	{r7, pc}
 8008634:	20000fa0 	.word	0x20000fa0

08008638 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008638:	b580      	push	{r7, lr}
 800863a:	b086      	sub	sp, #24
 800863c:	af00      	add	r7, sp, #0
 800863e:	60f8      	str	r0, [r7, #12]
 8008640:	60b9      	str	r1, [r7, #8]
 8008642:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d10a      	bne.n	8008660 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800864a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800864e:	f383 8811 	msr	BASEPRI, r3
 8008652:	f3bf 8f6f 	isb	sy
 8008656:	f3bf 8f4f 	dsb	sy
 800865a:	617b      	str	r3, [r7, #20]
}
 800865c:	bf00      	nop
 800865e:	e7fe      	b.n	800865e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008660:	4b0a      	ldr	r3, [pc, #40]	; (800868c <vTaskPlaceOnEventListRestricted+0x54>)
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	3318      	adds	r3, #24
 8008666:	4619      	mov	r1, r3
 8008668:	68f8      	ldr	r0, [r7, #12]
 800866a:	f7fe fe04 	bl	8007276 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d002      	beq.n	800867a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8008674:	f04f 33ff 	mov.w	r3, #4294967295
 8008678:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800867a:	6879      	ldr	r1, [r7, #4]
 800867c:	68b8      	ldr	r0, [r7, #8]
 800867e:	f000 fa51 	bl	8008b24 <prvAddCurrentTaskToDelayedList>
	}
 8008682:	bf00      	nop
 8008684:	3718      	adds	r7, #24
 8008686:	46bd      	mov	sp, r7
 8008688:	bd80      	pop	{r7, pc}
 800868a:	bf00      	nop
 800868c:	20000fa0 	.word	0x20000fa0

08008690 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b086      	sub	sp, #24
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	68db      	ldr	r3, [r3, #12]
 800869c:	68db      	ldr	r3, [r3, #12]
 800869e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80086a0:	693b      	ldr	r3, [r7, #16]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d10a      	bne.n	80086bc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80086a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086aa:	f383 8811 	msr	BASEPRI, r3
 80086ae:	f3bf 8f6f 	isb	sy
 80086b2:	f3bf 8f4f 	dsb	sy
 80086b6:	60fb      	str	r3, [r7, #12]
}
 80086b8:	bf00      	nop
 80086ba:	e7fe      	b.n	80086ba <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80086bc:	693b      	ldr	r3, [r7, #16]
 80086be:	3318      	adds	r3, #24
 80086c0:	4618      	mov	r0, r3
 80086c2:	f7fe fe35 	bl	8007330 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80086c6:	4b1e      	ldr	r3, [pc, #120]	; (8008740 <xTaskRemoveFromEventList+0xb0>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d11d      	bne.n	800870a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80086ce:	693b      	ldr	r3, [r7, #16]
 80086d0:	3304      	adds	r3, #4
 80086d2:	4618      	mov	r0, r3
 80086d4:	f7fe fe2c 	bl	8007330 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80086d8:	693b      	ldr	r3, [r7, #16]
 80086da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086dc:	4b19      	ldr	r3, [pc, #100]	; (8008744 <xTaskRemoveFromEventList+0xb4>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	429a      	cmp	r2, r3
 80086e2:	d903      	bls.n	80086ec <xTaskRemoveFromEventList+0x5c>
 80086e4:	693b      	ldr	r3, [r7, #16]
 80086e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086e8:	4a16      	ldr	r2, [pc, #88]	; (8008744 <xTaskRemoveFromEventList+0xb4>)
 80086ea:	6013      	str	r3, [r2, #0]
 80086ec:	693b      	ldr	r3, [r7, #16]
 80086ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086f0:	4613      	mov	r3, r2
 80086f2:	009b      	lsls	r3, r3, #2
 80086f4:	4413      	add	r3, r2
 80086f6:	009b      	lsls	r3, r3, #2
 80086f8:	4a13      	ldr	r2, [pc, #76]	; (8008748 <xTaskRemoveFromEventList+0xb8>)
 80086fa:	441a      	add	r2, r3
 80086fc:	693b      	ldr	r3, [r7, #16]
 80086fe:	3304      	adds	r3, #4
 8008700:	4619      	mov	r1, r3
 8008702:	4610      	mov	r0, r2
 8008704:	f7fe fdb7 	bl	8007276 <vListInsertEnd>
 8008708:	e005      	b.n	8008716 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800870a:	693b      	ldr	r3, [r7, #16]
 800870c:	3318      	adds	r3, #24
 800870e:	4619      	mov	r1, r3
 8008710:	480e      	ldr	r0, [pc, #56]	; (800874c <xTaskRemoveFromEventList+0xbc>)
 8008712:	f7fe fdb0 	bl	8007276 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008716:	693b      	ldr	r3, [r7, #16]
 8008718:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800871a:	4b0d      	ldr	r3, [pc, #52]	; (8008750 <xTaskRemoveFromEventList+0xc0>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008720:	429a      	cmp	r2, r3
 8008722:	d905      	bls.n	8008730 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008724:	2301      	movs	r3, #1
 8008726:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008728:	4b0a      	ldr	r3, [pc, #40]	; (8008754 <xTaskRemoveFromEventList+0xc4>)
 800872a:	2201      	movs	r2, #1
 800872c:	601a      	str	r2, [r3, #0]
 800872e:	e001      	b.n	8008734 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008730:	2300      	movs	r3, #0
 8008732:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008734:	697b      	ldr	r3, [r7, #20]
}
 8008736:	4618      	mov	r0, r3
 8008738:	3718      	adds	r7, #24
 800873a:	46bd      	mov	sp, r7
 800873c:	bd80      	pop	{r7, pc}
 800873e:	bf00      	nop
 8008740:	2000149c 	.word	0x2000149c
 8008744:	2000147c 	.word	0x2000147c
 8008748:	20000fa4 	.word	0x20000fa4
 800874c:	20001434 	.word	0x20001434
 8008750:	20000fa0 	.word	0x20000fa0
 8008754:	20001488 	.word	0x20001488

08008758 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008758:	b480      	push	{r7}
 800875a:	b083      	sub	sp, #12
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008760:	4b06      	ldr	r3, [pc, #24]	; (800877c <vTaskInternalSetTimeOutState+0x24>)
 8008762:	681a      	ldr	r2, [r3, #0]
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008768:	4b05      	ldr	r3, [pc, #20]	; (8008780 <vTaskInternalSetTimeOutState+0x28>)
 800876a:	681a      	ldr	r2, [r3, #0]
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	605a      	str	r2, [r3, #4]
}
 8008770:	bf00      	nop
 8008772:	370c      	adds	r7, #12
 8008774:	46bd      	mov	sp, r7
 8008776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877a:	4770      	bx	lr
 800877c:	2000148c 	.word	0x2000148c
 8008780:	20001478 	.word	0x20001478

08008784 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b088      	sub	sp, #32
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
 800878c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	2b00      	cmp	r3, #0
 8008792:	d10a      	bne.n	80087aa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008798:	f383 8811 	msr	BASEPRI, r3
 800879c:	f3bf 8f6f 	isb	sy
 80087a0:	f3bf 8f4f 	dsb	sy
 80087a4:	613b      	str	r3, [r7, #16]
}
 80087a6:	bf00      	nop
 80087a8:	e7fe      	b.n	80087a8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d10a      	bne.n	80087c6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80087b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087b4:	f383 8811 	msr	BASEPRI, r3
 80087b8:	f3bf 8f6f 	isb	sy
 80087bc:	f3bf 8f4f 	dsb	sy
 80087c0:	60fb      	str	r3, [r7, #12]
}
 80087c2:	bf00      	nop
 80087c4:	e7fe      	b.n	80087c4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80087c6:	f000 fe7d 	bl	80094c4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80087ca:	4b1d      	ldr	r3, [pc, #116]	; (8008840 <xTaskCheckForTimeOut+0xbc>)
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	685b      	ldr	r3, [r3, #4]
 80087d4:	69ba      	ldr	r2, [r7, #24]
 80087d6:	1ad3      	subs	r3, r2, r3
 80087d8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087e2:	d102      	bne.n	80087ea <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80087e4:	2300      	movs	r3, #0
 80087e6:	61fb      	str	r3, [r7, #28]
 80087e8:	e023      	b.n	8008832 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681a      	ldr	r2, [r3, #0]
 80087ee:	4b15      	ldr	r3, [pc, #84]	; (8008844 <xTaskCheckForTimeOut+0xc0>)
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	429a      	cmp	r2, r3
 80087f4:	d007      	beq.n	8008806 <xTaskCheckForTimeOut+0x82>
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	685b      	ldr	r3, [r3, #4]
 80087fa:	69ba      	ldr	r2, [r7, #24]
 80087fc:	429a      	cmp	r2, r3
 80087fe:	d302      	bcc.n	8008806 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008800:	2301      	movs	r3, #1
 8008802:	61fb      	str	r3, [r7, #28]
 8008804:	e015      	b.n	8008832 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	697a      	ldr	r2, [r7, #20]
 800880c:	429a      	cmp	r2, r3
 800880e:	d20b      	bcs.n	8008828 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	681a      	ldr	r2, [r3, #0]
 8008814:	697b      	ldr	r3, [r7, #20]
 8008816:	1ad2      	subs	r2, r2, r3
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800881c:	6878      	ldr	r0, [r7, #4]
 800881e:	f7ff ff9b 	bl	8008758 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008822:	2300      	movs	r3, #0
 8008824:	61fb      	str	r3, [r7, #28]
 8008826:	e004      	b.n	8008832 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	2200      	movs	r2, #0
 800882c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800882e:	2301      	movs	r3, #1
 8008830:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008832:	f000 fe77 	bl	8009524 <vPortExitCritical>

	return xReturn;
 8008836:	69fb      	ldr	r3, [r7, #28]
}
 8008838:	4618      	mov	r0, r3
 800883a:	3720      	adds	r7, #32
 800883c:	46bd      	mov	sp, r7
 800883e:	bd80      	pop	{r7, pc}
 8008840:	20001478 	.word	0x20001478
 8008844:	2000148c 	.word	0x2000148c

08008848 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008848:	b480      	push	{r7}
 800884a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800884c:	4b03      	ldr	r3, [pc, #12]	; (800885c <vTaskMissedYield+0x14>)
 800884e:	2201      	movs	r2, #1
 8008850:	601a      	str	r2, [r3, #0]
}
 8008852:	bf00      	nop
 8008854:	46bd      	mov	sp, r7
 8008856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885a:	4770      	bx	lr
 800885c:	20001488 	.word	0x20001488

08008860 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b082      	sub	sp, #8
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008868:	f000 f852 	bl	8008910 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800886c:	4b06      	ldr	r3, [pc, #24]	; (8008888 <prvIdleTask+0x28>)
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	2b01      	cmp	r3, #1
 8008872:	d9f9      	bls.n	8008868 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008874:	4b05      	ldr	r3, [pc, #20]	; (800888c <prvIdleTask+0x2c>)
 8008876:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800887a:	601a      	str	r2, [r3, #0]
 800887c:	f3bf 8f4f 	dsb	sy
 8008880:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008884:	e7f0      	b.n	8008868 <prvIdleTask+0x8>
 8008886:	bf00      	nop
 8008888:	20000fa4 	.word	0x20000fa4
 800888c:	e000ed04 	.word	0xe000ed04

08008890 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b082      	sub	sp, #8
 8008894:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008896:	2300      	movs	r3, #0
 8008898:	607b      	str	r3, [r7, #4]
 800889a:	e00c      	b.n	80088b6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800889c:	687a      	ldr	r2, [r7, #4]
 800889e:	4613      	mov	r3, r2
 80088a0:	009b      	lsls	r3, r3, #2
 80088a2:	4413      	add	r3, r2
 80088a4:	009b      	lsls	r3, r3, #2
 80088a6:	4a12      	ldr	r2, [pc, #72]	; (80088f0 <prvInitialiseTaskLists+0x60>)
 80088a8:	4413      	add	r3, r2
 80088aa:	4618      	mov	r0, r3
 80088ac:	f7fe fcb6 	bl	800721c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	3301      	adds	r3, #1
 80088b4:	607b      	str	r3, [r7, #4]
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2b37      	cmp	r3, #55	; 0x37
 80088ba:	d9ef      	bls.n	800889c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80088bc:	480d      	ldr	r0, [pc, #52]	; (80088f4 <prvInitialiseTaskLists+0x64>)
 80088be:	f7fe fcad 	bl	800721c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80088c2:	480d      	ldr	r0, [pc, #52]	; (80088f8 <prvInitialiseTaskLists+0x68>)
 80088c4:	f7fe fcaa 	bl	800721c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80088c8:	480c      	ldr	r0, [pc, #48]	; (80088fc <prvInitialiseTaskLists+0x6c>)
 80088ca:	f7fe fca7 	bl	800721c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80088ce:	480c      	ldr	r0, [pc, #48]	; (8008900 <prvInitialiseTaskLists+0x70>)
 80088d0:	f7fe fca4 	bl	800721c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80088d4:	480b      	ldr	r0, [pc, #44]	; (8008904 <prvInitialiseTaskLists+0x74>)
 80088d6:	f7fe fca1 	bl	800721c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80088da:	4b0b      	ldr	r3, [pc, #44]	; (8008908 <prvInitialiseTaskLists+0x78>)
 80088dc:	4a05      	ldr	r2, [pc, #20]	; (80088f4 <prvInitialiseTaskLists+0x64>)
 80088de:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80088e0:	4b0a      	ldr	r3, [pc, #40]	; (800890c <prvInitialiseTaskLists+0x7c>)
 80088e2:	4a05      	ldr	r2, [pc, #20]	; (80088f8 <prvInitialiseTaskLists+0x68>)
 80088e4:	601a      	str	r2, [r3, #0]
}
 80088e6:	bf00      	nop
 80088e8:	3708      	adds	r7, #8
 80088ea:	46bd      	mov	sp, r7
 80088ec:	bd80      	pop	{r7, pc}
 80088ee:	bf00      	nop
 80088f0:	20000fa4 	.word	0x20000fa4
 80088f4:	20001404 	.word	0x20001404
 80088f8:	20001418 	.word	0x20001418
 80088fc:	20001434 	.word	0x20001434
 8008900:	20001448 	.word	0x20001448
 8008904:	20001460 	.word	0x20001460
 8008908:	2000142c 	.word	0x2000142c
 800890c:	20001430 	.word	0x20001430

08008910 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008910:	b580      	push	{r7, lr}
 8008912:	b082      	sub	sp, #8
 8008914:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008916:	e019      	b.n	800894c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008918:	f000 fdd4 	bl	80094c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800891c:	4b10      	ldr	r3, [pc, #64]	; (8008960 <prvCheckTasksWaitingTermination+0x50>)
 800891e:	68db      	ldr	r3, [r3, #12]
 8008920:	68db      	ldr	r3, [r3, #12]
 8008922:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	3304      	adds	r3, #4
 8008928:	4618      	mov	r0, r3
 800892a:	f7fe fd01 	bl	8007330 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800892e:	4b0d      	ldr	r3, [pc, #52]	; (8008964 <prvCheckTasksWaitingTermination+0x54>)
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	3b01      	subs	r3, #1
 8008934:	4a0b      	ldr	r2, [pc, #44]	; (8008964 <prvCheckTasksWaitingTermination+0x54>)
 8008936:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008938:	4b0b      	ldr	r3, [pc, #44]	; (8008968 <prvCheckTasksWaitingTermination+0x58>)
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	3b01      	subs	r3, #1
 800893e:	4a0a      	ldr	r2, [pc, #40]	; (8008968 <prvCheckTasksWaitingTermination+0x58>)
 8008940:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008942:	f000 fdef 	bl	8009524 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008946:	6878      	ldr	r0, [r7, #4]
 8008948:	f000 f810 	bl	800896c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800894c:	4b06      	ldr	r3, [pc, #24]	; (8008968 <prvCheckTasksWaitingTermination+0x58>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d1e1      	bne.n	8008918 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008954:	bf00      	nop
 8008956:	bf00      	nop
 8008958:	3708      	adds	r7, #8
 800895a:	46bd      	mov	sp, r7
 800895c:	bd80      	pop	{r7, pc}
 800895e:	bf00      	nop
 8008960:	20001448 	.word	0x20001448
 8008964:	20001474 	.word	0x20001474
 8008968:	2000145c 	.word	0x2000145c

0800896c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800896c:	b580      	push	{r7, lr}
 800896e:	b084      	sub	sp, #16
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800897a:	2b00      	cmp	r3, #0
 800897c:	d108      	bne.n	8008990 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008982:	4618      	mov	r0, r3
 8008984:	f000 ff8c 	bl	80098a0 <vPortFree>
				vPortFree( pxTCB );
 8008988:	6878      	ldr	r0, [r7, #4]
 800898a:	f000 ff89 	bl	80098a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800898e:	e018      	b.n	80089c2 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008996:	2b01      	cmp	r3, #1
 8008998:	d103      	bne.n	80089a2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800899a:	6878      	ldr	r0, [r7, #4]
 800899c:	f000 ff80 	bl	80098a0 <vPortFree>
	}
 80089a0:	e00f      	b.n	80089c2 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80089a8:	2b02      	cmp	r3, #2
 80089aa:	d00a      	beq.n	80089c2 <prvDeleteTCB+0x56>
	__asm volatile
 80089ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089b0:	f383 8811 	msr	BASEPRI, r3
 80089b4:	f3bf 8f6f 	isb	sy
 80089b8:	f3bf 8f4f 	dsb	sy
 80089bc:	60fb      	str	r3, [r7, #12]
}
 80089be:	bf00      	nop
 80089c0:	e7fe      	b.n	80089c0 <prvDeleteTCB+0x54>
	}
 80089c2:	bf00      	nop
 80089c4:	3710      	adds	r7, #16
 80089c6:	46bd      	mov	sp, r7
 80089c8:	bd80      	pop	{r7, pc}
	...

080089cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80089cc:	b480      	push	{r7}
 80089ce:	b083      	sub	sp, #12
 80089d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80089d2:	4b0c      	ldr	r3, [pc, #48]	; (8008a04 <prvResetNextTaskUnblockTime+0x38>)
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d104      	bne.n	80089e6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80089dc:	4b0a      	ldr	r3, [pc, #40]	; (8008a08 <prvResetNextTaskUnblockTime+0x3c>)
 80089de:	f04f 32ff 	mov.w	r2, #4294967295
 80089e2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80089e4:	e008      	b.n	80089f8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089e6:	4b07      	ldr	r3, [pc, #28]	; (8008a04 <prvResetNextTaskUnblockTime+0x38>)
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	68db      	ldr	r3, [r3, #12]
 80089ec:	68db      	ldr	r3, [r3, #12]
 80089ee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	685b      	ldr	r3, [r3, #4]
 80089f4:	4a04      	ldr	r2, [pc, #16]	; (8008a08 <prvResetNextTaskUnblockTime+0x3c>)
 80089f6:	6013      	str	r3, [r2, #0]
}
 80089f8:	bf00      	nop
 80089fa:	370c      	adds	r7, #12
 80089fc:	46bd      	mov	sp, r7
 80089fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a02:	4770      	bx	lr
 8008a04:	2000142c 	.word	0x2000142c
 8008a08:	20001494 	.word	0x20001494

08008a0c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008a0c:	b480      	push	{r7}
 8008a0e:	b083      	sub	sp, #12
 8008a10:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008a12:	4b0b      	ldr	r3, [pc, #44]	; (8008a40 <xTaskGetSchedulerState+0x34>)
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d102      	bne.n	8008a20 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	607b      	str	r3, [r7, #4]
 8008a1e:	e008      	b.n	8008a32 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008a20:	4b08      	ldr	r3, [pc, #32]	; (8008a44 <xTaskGetSchedulerState+0x38>)
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d102      	bne.n	8008a2e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008a28:	2302      	movs	r3, #2
 8008a2a:	607b      	str	r3, [r7, #4]
 8008a2c:	e001      	b.n	8008a32 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008a2e:	2300      	movs	r3, #0
 8008a30:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008a32:	687b      	ldr	r3, [r7, #4]
	}
 8008a34:	4618      	mov	r0, r3
 8008a36:	370c      	adds	r7, #12
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3e:	4770      	bx	lr
 8008a40:	20001480 	.word	0x20001480
 8008a44:	2000149c 	.word	0x2000149c

08008a48 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b086      	sub	sp, #24
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008a54:	2300      	movs	r3, #0
 8008a56:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d056      	beq.n	8008b0c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008a5e:	4b2e      	ldr	r3, [pc, #184]	; (8008b18 <xTaskPriorityDisinherit+0xd0>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	693a      	ldr	r2, [r7, #16]
 8008a64:	429a      	cmp	r2, r3
 8008a66:	d00a      	beq.n	8008a7e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8008a68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a6c:	f383 8811 	msr	BASEPRI, r3
 8008a70:	f3bf 8f6f 	isb	sy
 8008a74:	f3bf 8f4f 	dsb	sy
 8008a78:	60fb      	str	r3, [r7, #12]
}
 8008a7a:	bf00      	nop
 8008a7c:	e7fe      	b.n	8008a7c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008a7e:	693b      	ldr	r3, [r7, #16]
 8008a80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d10a      	bne.n	8008a9c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8008a86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a8a:	f383 8811 	msr	BASEPRI, r3
 8008a8e:	f3bf 8f6f 	isb	sy
 8008a92:	f3bf 8f4f 	dsb	sy
 8008a96:	60bb      	str	r3, [r7, #8]
}
 8008a98:	bf00      	nop
 8008a9a:	e7fe      	b.n	8008a9a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8008a9c:	693b      	ldr	r3, [r7, #16]
 8008a9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008aa0:	1e5a      	subs	r2, r3, #1
 8008aa2:	693b      	ldr	r3, [r7, #16]
 8008aa4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008aa6:	693b      	ldr	r3, [r7, #16]
 8008aa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008aaa:	693b      	ldr	r3, [r7, #16]
 8008aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008aae:	429a      	cmp	r2, r3
 8008ab0:	d02c      	beq.n	8008b0c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008ab2:	693b      	ldr	r3, [r7, #16]
 8008ab4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d128      	bne.n	8008b0c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008aba:	693b      	ldr	r3, [r7, #16]
 8008abc:	3304      	adds	r3, #4
 8008abe:	4618      	mov	r0, r3
 8008ac0:	f7fe fc36 	bl	8007330 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008ac4:	693b      	ldr	r3, [r7, #16]
 8008ac6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008ac8:	693b      	ldr	r3, [r7, #16]
 8008aca:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008acc:	693b      	ldr	r3, [r7, #16]
 8008ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ad0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008ad4:	693b      	ldr	r3, [r7, #16]
 8008ad6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008ad8:	693b      	ldr	r3, [r7, #16]
 8008ada:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008adc:	4b0f      	ldr	r3, [pc, #60]	; (8008b1c <xTaskPriorityDisinherit+0xd4>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	429a      	cmp	r2, r3
 8008ae2:	d903      	bls.n	8008aec <xTaskPriorityDisinherit+0xa4>
 8008ae4:	693b      	ldr	r3, [r7, #16]
 8008ae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ae8:	4a0c      	ldr	r2, [pc, #48]	; (8008b1c <xTaskPriorityDisinherit+0xd4>)
 8008aea:	6013      	str	r3, [r2, #0]
 8008aec:	693b      	ldr	r3, [r7, #16]
 8008aee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008af0:	4613      	mov	r3, r2
 8008af2:	009b      	lsls	r3, r3, #2
 8008af4:	4413      	add	r3, r2
 8008af6:	009b      	lsls	r3, r3, #2
 8008af8:	4a09      	ldr	r2, [pc, #36]	; (8008b20 <xTaskPriorityDisinherit+0xd8>)
 8008afa:	441a      	add	r2, r3
 8008afc:	693b      	ldr	r3, [r7, #16]
 8008afe:	3304      	adds	r3, #4
 8008b00:	4619      	mov	r1, r3
 8008b02:	4610      	mov	r0, r2
 8008b04:	f7fe fbb7 	bl	8007276 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008b08:	2301      	movs	r3, #1
 8008b0a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008b0c:	697b      	ldr	r3, [r7, #20]
	}
 8008b0e:	4618      	mov	r0, r3
 8008b10:	3718      	adds	r7, #24
 8008b12:	46bd      	mov	sp, r7
 8008b14:	bd80      	pop	{r7, pc}
 8008b16:	bf00      	nop
 8008b18:	20000fa0 	.word	0x20000fa0
 8008b1c:	2000147c 	.word	0x2000147c
 8008b20:	20000fa4 	.word	0x20000fa4

08008b24 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b084      	sub	sp, #16
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
 8008b2c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008b2e:	4b21      	ldr	r3, [pc, #132]	; (8008bb4 <prvAddCurrentTaskToDelayedList+0x90>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008b34:	4b20      	ldr	r3, [pc, #128]	; (8008bb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	3304      	adds	r3, #4
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	f7fe fbf8 	bl	8007330 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b46:	d10a      	bne.n	8008b5e <prvAddCurrentTaskToDelayedList+0x3a>
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d007      	beq.n	8008b5e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b4e:	4b1a      	ldr	r3, [pc, #104]	; (8008bb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	3304      	adds	r3, #4
 8008b54:	4619      	mov	r1, r3
 8008b56:	4819      	ldr	r0, [pc, #100]	; (8008bbc <prvAddCurrentTaskToDelayedList+0x98>)
 8008b58:	f7fe fb8d 	bl	8007276 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008b5c:	e026      	b.n	8008bac <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008b5e:	68fa      	ldr	r2, [r7, #12]
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	4413      	add	r3, r2
 8008b64:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008b66:	4b14      	ldr	r3, [pc, #80]	; (8008bb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	68ba      	ldr	r2, [r7, #8]
 8008b6c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008b6e:	68ba      	ldr	r2, [r7, #8]
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	429a      	cmp	r2, r3
 8008b74:	d209      	bcs.n	8008b8a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b76:	4b12      	ldr	r3, [pc, #72]	; (8008bc0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008b78:	681a      	ldr	r2, [r3, #0]
 8008b7a:	4b0f      	ldr	r3, [pc, #60]	; (8008bb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	3304      	adds	r3, #4
 8008b80:	4619      	mov	r1, r3
 8008b82:	4610      	mov	r0, r2
 8008b84:	f7fe fb9b 	bl	80072be <vListInsert>
}
 8008b88:	e010      	b.n	8008bac <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b8a:	4b0e      	ldr	r3, [pc, #56]	; (8008bc4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008b8c:	681a      	ldr	r2, [r3, #0]
 8008b8e:	4b0a      	ldr	r3, [pc, #40]	; (8008bb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	3304      	adds	r3, #4
 8008b94:	4619      	mov	r1, r3
 8008b96:	4610      	mov	r0, r2
 8008b98:	f7fe fb91 	bl	80072be <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008b9c:	4b0a      	ldr	r3, [pc, #40]	; (8008bc8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	68ba      	ldr	r2, [r7, #8]
 8008ba2:	429a      	cmp	r2, r3
 8008ba4:	d202      	bcs.n	8008bac <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008ba6:	4a08      	ldr	r2, [pc, #32]	; (8008bc8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	6013      	str	r3, [r2, #0]
}
 8008bac:	bf00      	nop
 8008bae:	3710      	adds	r7, #16
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	bd80      	pop	{r7, pc}
 8008bb4:	20001478 	.word	0x20001478
 8008bb8:	20000fa0 	.word	0x20000fa0
 8008bbc:	20001460 	.word	0x20001460
 8008bc0:	20001430 	.word	0x20001430
 8008bc4:	2000142c 	.word	0x2000142c
 8008bc8:	20001494 	.word	0x20001494

08008bcc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b08a      	sub	sp, #40	; 0x28
 8008bd0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008bd6:	f000 fb07 	bl	80091e8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008bda:	4b1c      	ldr	r3, [pc, #112]	; (8008c4c <xTimerCreateTimerTask+0x80>)
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d021      	beq.n	8008c26 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008be2:	2300      	movs	r3, #0
 8008be4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008be6:	2300      	movs	r3, #0
 8008be8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008bea:	1d3a      	adds	r2, r7, #4
 8008bec:	f107 0108 	add.w	r1, r7, #8
 8008bf0:	f107 030c 	add.w	r3, r7, #12
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	f7fe faf7 	bl	80071e8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008bfa:	6879      	ldr	r1, [r7, #4]
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	68fa      	ldr	r2, [r7, #12]
 8008c00:	9202      	str	r2, [sp, #8]
 8008c02:	9301      	str	r3, [sp, #4]
 8008c04:	2302      	movs	r3, #2
 8008c06:	9300      	str	r3, [sp, #0]
 8008c08:	2300      	movs	r3, #0
 8008c0a:	460a      	mov	r2, r1
 8008c0c:	4910      	ldr	r1, [pc, #64]	; (8008c50 <xTimerCreateTimerTask+0x84>)
 8008c0e:	4811      	ldr	r0, [pc, #68]	; (8008c54 <xTimerCreateTimerTask+0x88>)
 8008c10:	f7ff f8de 	bl	8007dd0 <xTaskCreateStatic>
 8008c14:	4603      	mov	r3, r0
 8008c16:	4a10      	ldr	r2, [pc, #64]	; (8008c58 <xTimerCreateTimerTask+0x8c>)
 8008c18:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008c1a:	4b0f      	ldr	r3, [pc, #60]	; (8008c58 <xTimerCreateTimerTask+0x8c>)
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d001      	beq.n	8008c26 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008c22:	2301      	movs	r3, #1
 8008c24:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008c26:	697b      	ldr	r3, [r7, #20]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d10a      	bne.n	8008c42 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c30:	f383 8811 	msr	BASEPRI, r3
 8008c34:	f3bf 8f6f 	isb	sy
 8008c38:	f3bf 8f4f 	dsb	sy
 8008c3c:	613b      	str	r3, [r7, #16]
}
 8008c3e:	bf00      	nop
 8008c40:	e7fe      	b.n	8008c40 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008c42:	697b      	ldr	r3, [r7, #20]
}
 8008c44:	4618      	mov	r0, r3
 8008c46:	3718      	adds	r7, #24
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	bd80      	pop	{r7, pc}
 8008c4c:	200014d0 	.word	0x200014d0
 8008c50:	0800d4b8 	.word	0x0800d4b8
 8008c54:	08008d91 	.word	0x08008d91
 8008c58:	200014d4 	.word	0x200014d4

08008c5c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b08a      	sub	sp, #40	; 0x28
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	60f8      	str	r0, [r7, #12]
 8008c64:	60b9      	str	r1, [r7, #8]
 8008c66:	607a      	str	r2, [r7, #4]
 8008c68:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d10a      	bne.n	8008c8a <xTimerGenericCommand+0x2e>
	__asm volatile
 8008c74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c78:	f383 8811 	msr	BASEPRI, r3
 8008c7c:	f3bf 8f6f 	isb	sy
 8008c80:	f3bf 8f4f 	dsb	sy
 8008c84:	623b      	str	r3, [r7, #32]
}
 8008c86:	bf00      	nop
 8008c88:	e7fe      	b.n	8008c88 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008c8a:	4b1a      	ldr	r3, [pc, #104]	; (8008cf4 <xTimerGenericCommand+0x98>)
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d02a      	beq.n	8008ce8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008c9e:	68bb      	ldr	r3, [r7, #8]
 8008ca0:	2b05      	cmp	r3, #5
 8008ca2:	dc18      	bgt.n	8008cd6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008ca4:	f7ff feb2 	bl	8008a0c <xTaskGetSchedulerState>
 8008ca8:	4603      	mov	r3, r0
 8008caa:	2b02      	cmp	r3, #2
 8008cac:	d109      	bne.n	8008cc2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008cae:	4b11      	ldr	r3, [pc, #68]	; (8008cf4 <xTimerGenericCommand+0x98>)
 8008cb0:	6818      	ldr	r0, [r3, #0]
 8008cb2:	f107 0110 	add.w	r1, r7, #16
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008cba:	f7fe fca1 	bl	8007600 <xQueueGenericSend>
 8008cbe:	6278      	str	r0, [r7, #36]	; 0x24
 8008cc0:	e012      	b.n	8008ce8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008cc2:	4b0c      	ldr	r3, [pc, #48]	; (8008cf4 <xTimerGenericCommand+0x98>)
 8008cc4:	6818      	ldr	r0, [r3, #0]
 8008cc6:	f107 0110 	add.w	r1, r7, #16
 8008cca:	2300      	movs	r3, #0
 8008ccc:	2200      	movs	r2, #0
 8008cce:	f7fe fc97 	bl	8007600 <xQueueGenericSend>
 8008cd2:	6278      	str	r0, [r7, #36]	; 0x24
 8008cd4:	e008      	b.n	8008ce8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008cd6:	4b07      	ldr	r3, [pc, #28]	; (8008cf4 <xTimerGenericCommand+0x98>)
 8008cd8:	6818      	ldr	r0, [r3, #0]
 8008cda:	f107 0110 	add.w	r1, r7, #16
 8008cde:	2300      	movs	r3, #0
 8008ce0:	683a      	ldr	r2, [r7, #0]
 8008ce2:	f7fe fd8b 	bl	80077fc <xQueueGenericSendFromISR>
 8008ce6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008cea:	4618      	mov	r0, r3
 8008cec:	3728      	adds	r7, #40	; 0x28
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	bd80      	pop	{r7, pc}
 8008cf2:	bf00      	nop
 8008cf4:	200014d0 	.word	0x200014d0

08008cf8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b088      	sub	sp, #32
 8008cfc:	af02      	add	r7, sp, #8
 8008cfe:	6078      	str	r0, [r7, #4]
 8008d00:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d02:	4b22      	ldr	r3, [pc, #136]	; (8008d8c <prvProcessExpiredTimer+0x94>)
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	68db      	ldr	r3, [r3, #12]
 8008d08:	68db      	ldr	r3, [r3, #12]
 8008d0a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008d0c:	697b      	ldr	r3, [r7, #20]
 8008d0e:	3304      	adds	r3, #4
 8008d10:	4618      	mov	r0, r3
 8008d12:	f7fe fb0d 	bl	8007330 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008d16:	697b      	ldr	r3, [r7, #20]
 8008d18:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008d1c:	f003 0304 	and.w	r3, r3, #4
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d022      	beq.n	8008d6a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008d24:	697b      	ldr	r3, [r7, #20]
 8008d26:	699a      	ldr	r2, [r3, #24]
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	18d1      	adds	r1, r2, r3
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	683a      	ldr	r2, [r7, #0]
 8008d30:	6978      	ldr	r0, [r7, #20]
 8008d32:	f000 f8d1 	bl	8008ed8 <prvInsertTimerInActiveList>
 8008d36:	4603      	mov	r3, r0
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d01f      	beq.n	8008d7c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	9300      	str	r3, [sp, #0]
 8008d40:	2300      	movs	r3, #0
 8008d42:	687a      	ldr	r2, [r7, #4]
 8008d44:	2100      	movs	r1, #0
 8008d46:	6978      	ldr	r0, [r7, #20]
 8008d48:	f7ff ff88 	bl	8008c5c <xTimerGenericCommand>
 8008d4c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008d4e:	693b      	ldr	r3, [r7, #16]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d113      	bne.n	8008d7c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008d54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d58:	f383 8811 	msr	BASEPRI, r3
 8008d5c:	f3bf 8f6f 	isb	sy
 8008d60:	f3bf 8f4f 	dsb	sy
 8008d64:	60fb      	str	r3, [r7, #12]
}
 8008d66:	bf00      	nop
 8008d68:	e7fe      	b.n	8008d68 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008d6a:	697b      	ldr	r3, [r7, #20]
 8008d6c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008d70:	f023 0301 	bic.w	r3, r3, #1
 8008d74:	b2da      	uxtb	r2, r3
 8008d76:	697b      	ldr	r3, [r7, #20]
 8008d78:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008d7c:	697b      	ldr	r3, [r7, #20]
 8008d7e:	6a1b      	ldr	r3, [r3, #32]
 8008d80:	6978      	ldr	r0, [r7, #20]
 8008d82:	4798      	blx	r3
}
 8008d84:	bf00      	nop
 8008d86:	3718      	adds	r7, #24
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	bd80      	pop	{r7, pc}
 8008d8c:	200014c8 	.word	0x200014c8

08008d90 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b084      	sub	sp, #16
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008d98:	f107 0308 	add.w	r3, r7, #8
 8008d9c:	4618      	mov	r0, r3
 8008d9e:	f000 f857 	bl	8008e50 <prvGetNextExpireTime>
 8008da2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008da4:	68bb      	ldr	r3, [r7, #8]
 8008da6:	4619      	mov	r1, r3
 8008da8:	68f8      	ldr	r0, [r7, #12]
 8008daa:	f000 f803 	bl	8008db4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008dae:	f000 f8d5 	bl	8008f5c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008db2:	e7f1      	b.n	8008d98 <prvTimerTask+0x8>

08008db4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b084      	sub	sp, #16
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]
 8008dbc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008dbe:	f7ff fa43 	bl	8008248 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008dc2:	f107 0308 	add.w	r3, r7, #8
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	f000 f866 	bl	8008e98 <prvSampleTimeNow>
 8008dcc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d130      	bne.n	8008e36 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d10a      	bne.n	8008df0 <prvProcessTimerOrBlockTask+0x3c>
 8008dda:	687a      	ldr	r2, [r7, #4]
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	429a      	cmp	r2, r3
 8008de0:	d806      	bhi.n	8008df0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008de2:	f7ff fa3f 	bl	8008264 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008de6:	68f9      	ldr	r1, [r7, #12]
 8008de8:	6878      	ldr	r0, [r7, #4]
 8008dea:	f7ff ff85 	bl	8008cf8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008dee:	e024      	b.n	8008e3a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d008      	beq.n	8008e08 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008df6:	4b13      	ldr	r3, [pc, #76]	; (8008e44 <prvProcessTimerOrBlockTask+0x90>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d101      	bne.n	8008e04 <prvProcessTimerOrBlockTask+0x50>
 8008e00:	2301      	movs	r3, #1
 8008e02:	e000      	b.n	8008e06 <prvProcessTimerOrBlockTask+0x52>
 8008e04:	2300      	movs	r3, #0
 8008e06:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008e08:	4b0f      	ldr	r3, [pc, #60]	; (8008e48 <prvProcessTimerOrBlockTask+0x94>)
 8008e0a:	6818      	ldr	r0, [r3, #0]
 8008e0c:	687a      	ldr	r2, [r7, #4]
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	1ad3      	subs	r3, r2, r3
 8008e12:	683a      	ldr	r2, [r7, #0]
 8008e14:	4619      	mov	r1, r3
 8008e16:	f7fe ffa7 	bl	8007d68 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008e1a:	f7ff fa23 	bl	8008264 <xTaskResumeAll>
 8008e1e:	4603      	mov	r3, r0
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d10a      	bne.n	8008e3a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008e24:	4b09      	ldr	r3, [pc, #36]	; (8008e4c <prvProcessTimerOrBlockTask+0x98>)
 8008e26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e2a:	601a      	str	r2, [r3, #0]
 8008e2c:	f3bf 8f4f 	dsb	sy
 8008e30:	f3bf 8f6f 	isb	sy
}
 8008e34:	e001      	b.n	8008e3a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008e36:	f7ff fa15 	bl	8008264 <xTaskResumeAll>
}
 8008e3a:	bf00      	nop
 8008e3c:	3710      	adds	r7, #16
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bd80      	pop	{r7, pc}
 8008e42:	bf00      	nop
 8008e44:	200014cc 	.word	0x200014cc
 8008e48:	200014d0 	.word	0x200014d0
 8008e4c:	e000ed04 	.word	0xe000ed04

08008e50 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008e50:	b480      	push	{r7}
 8008e52:	b085      	sub	sp, #20
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008e58:	4b0e      	ldr	r3, [pc, #56]	; (8008e94 <prvGetNextExpireTime+0x44>)
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d101      	bne.n	8008e66 <prvGetNextExpireTime+0x16>
 8008e62:	2201      	movs	r2, #1
 8008e64:	e000      	b.n	8008e68 <prvGetNextExpireTime+0x18>
 8008e66:	2200      	movs	r2, #0
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d105      	bne.n	8008e80 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008e74:	4b07      	ldr	r3, [pc, #28]	; (8008e94 <prvGetNextExpireTime+0x44>)
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	68db      	ldr	r3, [r3, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	60fb      	str	r3, [r7, #12]
 8008e7e:	e001      	b.n	8008e84 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008e80:	2300      	movs	r3, #0
 8008e82:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008e84:	68fb      	ldr	r3, [r7, #12]
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	3714      	adds	r7, #20
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e90:	4770      	bx	lr
 8008e92:	bf00      	nop
 8008e94:	200014c8 	.word	0x200014c8

08008e98 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b084      	sub	sp, #16
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008ea0:	f7ff fa7e 	bl	80083a0 <xTaskGetTickCount>
 8008ea4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008ea6:	4b0b      	ldr	r3, [pc, #44]	; (8008ed4 <prvSampleTimeNow+0x3c>)
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	68fa      	ldr	r2, [r7, #12]
 8008eac:	429a      	cmp	r2, r3
 8008eae:	d205      	bcs.n	8008ebc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008eb0:	f000 f936 	bl	8009120 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2201      	movs	r2, #1
 8008eb8:	601a      	str	r2, [r3, #0]
 8008eba:	e002      	b.n	8008ec2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008ec2:	4a04      	ldr	r2, [pc, #16]	; (8008ed4 <prvSampleTimeNow+0x3c>)
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
}
 8008eca:	4618      	mov	r0, r3
 8008ecc:	3710      	adds	r7, #16
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	bd80      	pop	{r7, pc}
 8008ed2:	bf00      	nop
 8008ed4:	200014d8 	.word	0x200014d8

08008ed8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b086      	sub	sp, #24
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	60f8      	str	r0, [r7, #12]
 8008ee0:	60b9      	str	r1, [r7, #8]
 8008ee2:	607a      	str	r2, [r7, #4]
 8008ee4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	68ba      	ldr	r2, [r7, #8]
 8008eee:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	68fa      	ldr	r2, [r7, #12]
 8008ef4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008ef6:	68ba      	ldr	r2, [r7, #8]
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	429a      	cmp	r2, r3
 8008efc:	d812      	bhi.n	8008f24 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008efe:	687a      	ldr	r2, [r7, #4]
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	1ad2      	subs	r2, r2, r3
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	699b      	ldr	r3, [r3, #24]
 8008f08:	429a      	cmp	r2, r3
 8008f0a:	d302      	bcc.n	8008f12 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008f0c:	2301      	movs	r3, #1
 8008f0e:	617b      	str	r3, [r7, #20]
 8008f10:	e01b      	b.n	8008f4a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008f12:	4b10      	ldr	r3, [pc, #64]	; (8008f54 <prvInsertTimerInActiveList+0x7c>)
 8008f14:	681a      	ldr	r2, [r3, #0]
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	3304      	adds	r3, #4
 8008f1a:	4619      	mov	r1, r3
 8008f1c:	4610      	mov	r0, r2
 8008f1e:	f7fe f9ce 	bl	80072be <vListInsert>
 8008f22:	e012      	b.n	8008f4a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008f24:	687a      	ldr	r2, [r7, #4]
 8008f26:	683b      	ldr	r3, [r7, #0]
 8008f28:	429a      	cmp	r2, r3
 8008f2a:	d206      	bcs.n	8008f3a <prvInsertTimerInActiveList+0x62>
 8008f2c:	68ba      	ldr	r2, [r7, #8]
 8008f2e:	683b      	ldr	r3, [r7, #0]
 8008f30:	429a      	cmp	r2, r3
 8008f32:	d302      	bcc.n	8008f3a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008f34:	2301      	movs	r3, #1
 8008f36:	617b      	str	r3, [r7, #20]
 8008f38:	e007      	b.n	8008f4a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008f3a:	4b07      	ldr	r3, [pc, #28]	; (8008f58 <prvInsertTimerInActiveList+0x80>)
 8008f3c:	681a      	ldr	r2, [r3, #0]
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	3304      	adds	r3, #4
 8008f42:	4619      	mov	r1, r3
 8008f44:	4610      	mov	r0, r2
 8008f46:	f7fe f9ba 	bl	80072be <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008f4a:	697b      	ldr	r3, [r7, #20]
}
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	3718      	adds	r7, #24
 8008f50:	46bd      	mov	sp, r7
 8008f52:	bd80      	pop	{r7, pc}
 8008f54:	200014cc 	.word	0x200014cc
 8008f58:	200014c8 	.word	0x200014c8

08008f5c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	b08e      	sub	sp, #56	; 0x38
 8008f60:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008f62:	e0ca      	b.n	80090fa <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	da18      	bge.n	8008f9c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008f6a:	1d3b      	adds	r3, r7, #4
 8008f6c:	3304      	adds	r3, #4
 8008f6e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008f70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d10a      	bne.n	8008f8c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8008f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f7a:	f383 8811 	msr	BASEPRI, r3
 8008f7e:	f3bf 8f6f 	isb	sy
 8008f82:	f3bf 8f4f 	dsb	sy
 8008f86:	61fb      	str	r3, [r7, #28]
}
 8008f88:	bf00      	nop
 8008f8a:	e7fe      	b.n	8008f8a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008f92:	6850      	ldr	r0, [r2, #4]
 8008f94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008f96:	6892      	ldr	r2, [r2, #8]
 8008f98:	4611      	mov	r1, r2
 8008f9a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	f2c0 80aa 	blt.w	80090f8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008fa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008faa:	695b      	ldr	r3, [r3, #20]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d004      	beq.n	8008fba <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fb2:	3304      	adds	r3, #4
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	f7fe f9bb 	bl	8007330 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008fba:	463b      	mov	r3, r7
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	f7ff ff6b 	bl	8008e98 <prvSampleTimeNow>
 8008fc2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	2b09      	cmp	r3, #9
 8008fc8:	f200 8097 	bhi.w	80090fa <prvProcessReceivedCommands+0x19e>
 8008fcc:	a201      	add	r2, pc, #4	; (adr r2, 8008fd4 <prvProcessReceivedCommands+0x78>)
 8008fce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fd2:	bf00      	nop
 8008fd4:	08008ffd 	.word	0x08008ffd
 8008fd8:	08008ffd 	.word	0x08008ffd
 8008fdc:	08008ffd 	.word	0x08008ffd
 8008fe0:	08009071 	.word	0x08009071
 8008fe4:	08009085 	.word	0x08009085
 8008fe8:	080090cf 	.word	0x080090cf
 8008fec:	08008ffd 	.word	0x08008ffd
 8008ff0:	08008ffd 	.word	0x08008ffd
 8008ff4:	08009071 	.word	0x08009071
 8008ff8:	08009085 	.word	0x08009085
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008ffc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ffe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009002:	f043 0301 	orr.w	r3, r3, #1
 8009006:	b2da      	uxtb	r2, r3
 8009008:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800900a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800900e:	68ba      	ldr	r2, [r7, #8]
 8009010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009012:	699b      	ldr	r3, [r3, #24]
 8009014:	18d1      	adds	r1, r2, r3
 8009016:	68bb      	ldr	r3, [r7, #8]
 8009018:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800901a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800901c:	f7ff ff5c 	bl	8008ed8 <prvInsertTimerInActiveList>
 8009020:	4603      	mov	r3, r0
 8009022:	2b00      	cmp	r3, #0
 8009024:	d069      	beq.n	80090fa <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009028:	6a1b      	ldr	r3, [r3, #32]
 800902a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800902c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800902e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009030:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009034:	f003 0304 	and.w	r3, r3, #4
 8009038:	2b00      	cmp	r3, #0
 800903a:	d05e      	beq.n	80090fa <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800903c:	68ba      	ldr	r2, [r7, #8]
 800903e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009040:	699b      	ldr	r3, [r3, #24]
 8009042:	441a      	add	r2, r3
 8009044:	2300      	movs	r3, #0
 8009046:	9300      	str	r3, [sp, #0]
 8009048:	2300      	movs	r3, #0
 800904a:	2100      	movs	r1, #0
 800904c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800904e:	f7ff fe05 	bl	8008c5c <xTimerGenericCommand>
 8009052:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009054:	6a3b      	ldr	r3, [r7, #32]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d14f      	bne.n	80090fa <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800905a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800905e:	f383 8811 	msr	BASEPRI, r3
 8009062:	f3bf 8f6f 	isb	sy
 8009066:	f3bf 8f4f 	dsb	sy
 800906a:	61bb      	str	r3, [r7, #24]
}
 800906c:	bf00      	nop
 800906e:	e7fe      	b.n	800906e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009072:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009076:	f023 0301 	bic.w	r3, r3, #1
 800907a:	b2da      	uxtb	r2, r3
 800907c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800907e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8009082:	e03a      	b.n	80090fa <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009086:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800908a:	f043 0301 	orr.w	r3, r3, #1
 800908e:	b2da      	uxtb	r2, r3
 8009090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009092:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009096:	68ba      	ldr	r2, [r7, #8]
 8009098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800909a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800909c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800909e:	699b      	ldr	r3, [r3, #24]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d10a      	bne.n	80090ba <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80090a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090a8:	f383 8811 	msr	BASEPRI, r3
 80090ac:	f3bf 8f6f 	isb	sy
 80090b0:	f3bf 8f4f 	dsb	sy
 80090b4:	617b      	str	r3, [r7, #20]
}
 80090b6:	bf00      	nop
 80090b8:	e7fe      	b.n	80090b8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80090ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090bc:	699a      	ldr	r2, [r3, #24]
 80090be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090c0:	18d1      	adds	r1, r2, r3
 80090c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80090c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80090c8:	f7ff ff06 	bl	8008ed8 <prvInsertTimerInActiveList>
					break;
 80090cc:	e015      	b.n	80090fa <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80090ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80090d4:	f003 0302 	and.w	r3, r3, #2
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d103      	bne.n	80090e4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80090dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80090de:	f000 fbdf 	bl	80098a0 <vPortFree>
 80090e2:	e00a      	b.n	80090fa <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80090e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80090ea:	f023 0301 	bic.w	r3, r3, #1
 80090ee:	b2da      	uxtb	r2, r3
 80090f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80090f6:	e000      	b.n	80090fa <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80090f8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80090fa:	4b08      	ldr	r3, [pc, #32]	; (800911c <prvProcessReceivedCommands+0x1c0>)
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	1d39      	adds	r1, r7, #4
 8009100:	2200      	movs	r2, #0
 8009102:	4618      	mov	r0, r3
 8009104:	f7fe fc16 	bl	8007934 <xQueueReceive>
 8009108:	4603      	mov	r3, r0
 800910a:	2b00      	cmp	r3, #0
 800910c:	f47f af2a 	bne.w	8008f64 <prvProcessReceivedCommands+0x8>
	}
}
 8009110:	bf00      	nop
 8009112:	bf00      	nop
 8009114:	3730      	adds	r7, #48	; 0x30
 8009116:	46bd      	mov	sp, r7
 8009118:	bd80      	pop	{r7, pc}
 800911a:	bf00      	nop
 800911c:	200014d0 	.word	0x200014d0

08009120 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009120:	b580      	push	{r7, lr}
 8009122:	b088      	sub	sp, #32
 8009124:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009126:	e048      	b.n	80091ba <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009128:	4b2d      	ldr	r3, [pc, #180]	; (80091e0 <prvSwitchTimerLists+0xc0>)
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	68db      	ldr	r3, [r3, #12]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009132:	4b2b      	ldr	r3, [pc, #172]	; (80091e0 <prvSwitchTimerLists+0xc0>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	68db      	ldr	r3, [r3, #12]
 8009138:	68db      	ldr	r3, [r3, #12]
 800913a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	3304      	adds	r3, #4
 8009140:	4618      	mov	r0, r3
 8009142:	f7fe f8f5 	bl	8007330 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	6a1b      	ldr	r3, [r3, #32]
 800914a:	68f8      	ldr	r0, [r7, #12]
 800914c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009154:	f003 0304 	and.w	r3, r3, #4
 8009158:	2b00      	cmp	r3, #0
 800915a:	d02e      	beq.n	80091ba <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	699b      	ldr	r3, [r3, #24]
 8009160:	693a      	ldr	r2, [r7, #16]
 8009162:	4413      	add	r3, r2
 8009164:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009166:	68ba      	ldr	r2, [r7, #8]
 8009168:	693b      	ldr	r3, [r7, #16]
 800916a:	429a      	cmp	r2, r3
 800916c:	d90e      	bls.n	800918c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	68ba      	ldr	r2, [r7, #8]
 8009172:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	68fa      	ldr	r2, [r7, #12]
 8009178:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800917a:	4b19      	ldr	r3, [pc, #100]	; (80091e0 <prvSwitchTimerLists+0xc0>)
 800917c:	681a      	ldr	r2, [r3, #0]
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	3304      	adds	r3, #4
 8009182:	4619      	mov	r1, r3
 8009184:	4610      	mov	r0, r2
 8009186:	f7fe f89a 	bl	80072be <vListInsert>
 800918a:	e016      	b.n	80091ba <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800918c:	2300      	movs	r3, #0
 800918e:	9300      	str	r3, [sp, #0]
 8009190:	2300      	movs	r3, #0
 8009192:	693a      	ldr	r2, [r7, #16]
 8009194:	2100      	movs	r1, #0
 8009196:	68f8      	ldr	r0, [r7, #12]
 8009198:	f7ff fd60 	bl	8008c5c <xTimerGenericCommand>
 800919c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d10a      	bne.n	80091ba <prvSwitchTimerLists+0x9a>
	__asm volatile
 80091a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091a8:	f383 8811 	msr	BASEPRI, r3
 80091ac:	f3bf 8f6f 	isb	sy
 80091b0:	f3bf 8f4f 	dsb	sy
 80091b4:	603b      	str	r3, [r7, #0]
}
 80091b6:	bf00      	nop
 80091b8:	e7fe      	b.n	80091b8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80091ba:	4b09      	ldr	r3, [pc, #36]	; (80091e0 <prvSwitchTimerLists+0xc0>)
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d1b1      	bne.n	8009128 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80091c4:	4b06      	ldr	r3, [pc, #24]	; (80091e0 <prvSwitchTimerLists+0xc0>)
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80091ca:	4b06      	ldr	r3, [pc, #24]	; (80091e4 <prvSwitchTimerLists+0xc4>)
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	4a04      	ldr	r2, [pc, #16]	; (80091e0 <prvSwitchTimerLists+0xc0>)
 80091d0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80091d2:	4a04      	ldr	r2, [pc, #16]	; (80091e4 <prvSwitchTimerLists+0xc4>)
 80091d4:	697b      	ldr	r3, [r7, #20]
 80091d6:	6013      	str	r3, [r2, #0]
}
 80091d8:	bf00      	nop
 80091da:	3718      	adds	r7, #24
 80091dc:	46bd      	mov	sp, r7
 80091de:	bd80      	pop	{r7, pc}
 80091e0:	200014c8 	.word	0x200014c8
 80091e4:	200014cc 	.word	0x200014cc

080091e8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b082      	sub	sp, #8
 80091ec:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80091ee:	f000 f969 	bl	80094c4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80091f2:	4b15      	ldr	r3, [pc, #84]	; (8009248 <prvCheckForValidListAndQueue+0x60>)
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d120      	bne.n	800923c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80091fa:	4814      	ldr	r0, [pc, #80]	; (800924c <prvCheckForValidListAndQueue+0x64>)
 80091fc:	f7fe f80e 	bl	800721c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009200:	4813      	ldr	r0, [pc, #76]	; (8009250 <prvCheckForValidListAndQueue+0x68>)
 8009202:	f7fe f80b 	bl	800721c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009206:	4b13      	ldr	r3, [pc, #76]	; (8009254 <prvCheckForValidListAndQueue+0x6c>)
 8009208:	4a10      	ldr	r2, [pc, #64]	; (800924c <prvCheckForValidListAndQueue+0x64>)
 800920a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800920c:	4b12      	ldr	r3, [pc, #72]	; (8009258 <prvCheckForValidListAndQueue+0x70>)
 800920e:	4a10      	ldr	r2, [pc, #64]	; (8009250 <prvCheckForValidListAndQueue+0x68>)
 8009210:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009212:	2300      	movs	r3, #0
 8009214:	9300      	str	r3, [sp, #0]
 8009216:	4b11      	ldr	r3, [pc, #68]	; (800925c <prvCheckForValidListAndQueue+0x74>)
 8009218:	4a11      	ldr	r2, [pc, #68]	; (8009260 <prvCheckForValidListAndQueue+0x78>)
 800921a:	2110      	movs	r1, #16
 800921c:	200a      	movs	r0, #10
 800921e:	f7fe f919 	bl	8007454 <xQueueGenericCreateStatic>
 8009222:	4603      	mov	r3, r0
 8009224:	4a08      	ldr	r2, [pc, #32]	; (8009248 <prvCheckForValidListAndQueue+0x60>)
 8009226:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009228:	4b07      	ldr	r3, [pc, #28]	; (8009248 <prvCheckForValidListAndQueue+0x60>)
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d005      	beq.n	800923c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009230:	4b05      	ldr	r3, [pc, #20]	; (8009248 <prvCheckForValidListAndQueue+0x60>)
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	490b      	ldr	r1, [pc, #44]	; (8009264 <prvCheckForValidListAndQueue+0x7c>)
 8009236:	4618      	mov	r0, r3
 8009238:	f7fe fd6c 	bl	8007d14 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800923c:	f000 f972 	bl	8009524 <vPortExitCritical>
}
 8009240:	bf00      	nop
 8009242:	46bd      	mov	sp, r7
 8009244:	bd80      	pop	{r7, pc}
 8009246:	bf00      	nop
 8009248:	200014d0 	.word	0x200014d0
 800924c:	200014a0 	.word	0x200014a0
 8009250:	200014b4 	.word	0x200014b4
 8009254:	200014c8 	.word	0x200014c8
 8009258:	200014cc 	.word	0x200014cc
 800925c:	2000157c 	.word	0x2000157c
 8009260:	200014dc 	.word	0x200014dc
 8009264:	0800d4c0 	.word	0x0800d4c0

08009268 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009268:	b480      	push	{r7}
 800926a:	b085      	sub	sp, #20
 800926c:	af00      	add	r7, sp, #0
 800926e:	60f8      	str	r0, [r7, #12]
 8009270:	60b9      	str	r1, [r7, #8]
 8009272:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	3b04      	subs	r3, #4
 8009278:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009280:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	3b04      	subs	r3, #4
 8009286:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	f023 0201 	bic.w	r2, r3, #1
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	3b04      	subs	r3, #4
 8009296:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009298:	4a0c      	ldr	r2, [pc, #48]	; (80092cc <pxPortInitialiseStack+0x64>)
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	3b14      	subs	r3, #20
 80092a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80092a4:	687a      	ldr	r2, [r7, #4]
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	3b04      	subs	r3, #4
 80092ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	f06f 0202 	mvn.w	r2, #2
 80092b6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	3b20      	subs	r3, #32
 80092bc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80092be:	68fb      	ldr	r3, [r7, #12]
}
 80092c0:	4618      	mov	r0, r3
 80092c2:	3714      	adds	r7, #20
 80092c4:	46bd      	mov	sp, r7
 80092c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ca:	4770      	bx	lr
 80092cc:	080092d1 	.word	0x080092d1

080092d0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80092d0:	b480      	push	{r7}
 80092d2:	b085      	sub	sp, #20
 80092d4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80092d6:	2300      	movs	r3, #0
 80092d8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80092da:	4b12      	ldr	r3, [pc, #72]	; (8009324 <prvTaskExitError+0x54>)
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092e2:	d00a      	beq.n	80092fa <prvTaskExitError+0x2a>
	__asm volatile
 80092e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092e8:	f383 8811 	msr	BASEPRI, r3
 80092ec:	f3bf 8f6f 	isb	sy
 80092f0:	f3bf 8f4f 	dsb	sy
 80092f4:	60fb      	str	r3, [r7, #12]
}
 80092f6:	bf00      	nop
 80092f8:	e7fe      	b.n	80092f8 <prvTaskExitError+0x28>
	__asm volatile
 80092fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092fe:	f383 8811 	msr	BASEPRI, r3
 8009302:	f3bf 8f6f 	isb	sy
 8009306:	f3bf 8f4f 	dsb	sy
 800930a:	60bb      	str	r3, [r7, #8]
}
 800930c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800930e:	bf00      	nop
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d0fc      	beq.n	8009310 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009316:	bf00      	nop
 8009318:	bf00      	nop
 800931a:	3714      	adds	r7, #20
 800931c:	46bd      	mov	sp, r7
 800931e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009322:	4770      	bx	lr
 8009324:	2000001c 	.word	0x2000001c
	...

08009330 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009330:	4b07      	ldr	r3, [pc, #28]	; (8009350 <pxCurrentTCBConst2>)
 8009332:	6819      	ldr	r1, [r3, #0]
 8009334:	6808      	ldr	r0, [r1, #0]
 8009336:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800933a:	f380 8809 	msr	PSP, r0
 800933e:	f3bf 8f6f 	isb	sy
 8009342:	f04f 0000 	mov.w	r0, #0
 8009346:	f380 8811 	msr	BASEPRI, r0
 800934a:	4770      	bx	lr
 800934c:	f3af 8000 	nop.w

08009350 <pxCurrentTCBConst2>:
 8009350:	20000fa0 	.word	0x20000fa0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009354:	bf00      	nop
 8009356:	bf00      	nop

08009358 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009358:	4808      	ldr	r0, [pc, #32]	; (800937c <prvPortStartFirstTask+0x24>)
 800935a:	6800      	ldr	r0, [r0, #0]
 800935c:	6800      	ldr	r0, [r0, #0]
 800935e:	f380 8808 	msr	MSP, r0
 8009362:	f04f 0000 	mov.w	r0, #0
 8009366:	f380 8814 	msr	CONTROL, r0
 800936a:	b662      	cpsie	i
 800936c:	b661      	cpsie	f
 800936e:	f3bf 8f4f 	dsb	sy
 8009372:	f3bf 8f6f 	isb	sy
 8009376:	df00      	svc	0
 8009378:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800937a:	bf00      	nop
 800937c:	e000ed08 	.word	0xe000ed08

08009380 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b086      	sub	sp, #24
 8009384:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009386:	4b46      	ldr	r3, [pc, #280]	; (80094a0 <xPortStartScheduler+0x120>)
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	4a46      	ldr	r2, [pc, #280]	; (80094a4 <xPortStartScheduler+0x124>)
 800938c:	4293      	cmp	r3, r2
 800938e:	d10a      	bne.n	80093a6 <xPortStartScheduler+0x26>
	__asm volatile
 8009390:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009394:	f383 8811 	msr	BASEPRI, r3
 8009398:	f3bf 8f6f 	isb	sy
 800939c:	f3bf 8f4f 	dsb	sy
 80093a0:	613b      	str	r3, [r7, #16]
}
 80093a2:	bf00      	nop
 80093a4:	e7fe      	b.n	80093a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80093a6:	4b3e      	ldr	r3, [pc, #248]	; (80094a0 <xPortStartScheduler+0x120>)
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	4a3f      	ldr	r2, [pc, #252]	; (80094a8 <xPortStartScheduler+0x128>)
 80093ac:	4293      	cmp	r3, r2
 80093ae:	d10a      	bne.n	80093c6 <xPortStartScheduler+0x46>
	__asm volatile
 80093b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093b4:	f383 8811 	msr	BASEPRI, r3
 80093b8:	f3bf 8f6f 	isb	sy
 80093bc:	f3bf 8f4f 	dsb	sy
 80093c0:	60fb      	str	r3, [r7, #12]
}
 80093c2:	bf00      	nop
 80093c4:	e7fe      	b.n	80093c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80093c6:	4b39      	ldr	r3, [pc, #228]	; (80094ac <xPortStartScheduler+0x12c>)
 80093c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80093ca:	697b      	ldr	r3, [r7, #20]
 80093cc:	781b      	ldrb	r3, [r3, #0]
 80093ce:	b2db      	uxtb	r3, r3
 80093d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80093d2:	697b      	ldr	r3, [r7, #20]
 80093d4:	22ff      	movs	r2, #255	; 0xff
 80093d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80093d8:	697b      	ldr	r3, [r7, #20]
 80093da:	781b      	ldrb	r3, [r3, #0]
 80093dc:	b2db      	uxtb	r3, r3
 80093de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80093e0:	78fb      	ldrb	r3, [r7, #3]
 80093e2:	b2db      	uxtb	r3, r3
 80093e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80093e8:	b2da      	uxtb	r2, r3
 80093ea:	4b31      	ldr	r3, [pc, #196]	; (80094b0 <xPortStartScheduler+0x130>)
 80093ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80093ee:	4b31      	ldr	r3, [pc, #196]	; (80094b4 <xPortStartScheduler+0x134>)
 80093f0:	2207      	movs	r2, #7
 80093f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80093f4:	e009      	b.n	800940a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80093f6:	4b2f      	ldr	r3, [pc, #188]	; (80094b4 <xPortStartScheduler+0x134>)
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	3b01      	subs	r3, #1
 80093fc:	4a2d      	ldr	r2, [pc, #180]	; (80094b4 <xPortStartScheduler+0x134>)
 80093fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009400:	78fb      	ldrb	r3, [r7, #3]
 8009402:	b2db      	uxtb	r3, r3
 8009404:	005b      	lsls	r3, r3, #1
 8009406:	b2db      	uxtb	r3, r3
 8009408:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800940a:	78fb      	ldrb	r3, [r7, #3]
 800940c:	b2db      	uxtb	r3, r3
 800940e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009412:	2b80      	cmp	r3, #128	; 0x80
 8009414:	d0ef      	beq.n	80093f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009416:	4b27      	ldr	r3, [pc, #156]	; (80094b4 <xPortStartScheduler+0x134>)
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	f1c3 0307 	rsb	r3, r3, #7
 800941e:	2b04      	cmp	r3, #4
 8009420:	d00a      	beq.n	8009438 <xPortStartScheduler+0xb8>
	__asm volatile
 8009422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009426:	f383 8811 	msr	BASEPRI, r3
 800942a:	f3bf 8f6f 	isb	sy
 800942e:	f3bf 8f4f 	dsb	sy
 8009432:	60bb      	str	r3, [r7, #8]
}
 8009434:	bf00      	nop
 8009436:	e7fe      	b.n	8009436 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009438:	4b1e      	ldr	r3, [pc, #120]	; (80094b4 <xPortStartScheduler+0x134>)
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	021b      	lsls	r3, r3, #8
 800943e:	4a1d      	ldr	r2, [pc, #116]	; (80094b4 <xPortStartScheduler+0x134>)
 8009440:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009442:	4b1c      	ldr	r3, [pc, #112]	; (80094b4 <xPortStartScheduler+0x134>)
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800944a:	4a1a      	ldr	r2, [pc, #104]	; (80094b4 <xPortStartScheduler+0x134>)
 800944c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	b2da      	uxtb	r2, r3
 8009452:	697b      	ldr	r3, [r7, #20]
 8009454:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009456:	4b18      	ldr	r3, [pc, #96]	; (80094b8 <xPortStartScheduler+0x138>)
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	4a17      	ldr	r2, [pc, #92]	; (80094b8 <xPortStartScheduler+0x138>)
 800945c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009460:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009462:	4b15      	ldr	r3, [pc, #84]	; (80094b8 <xPortStartScheduler+0x138>)
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	4a14      	ldr	r2, [pc, #80]	; (80094b8 <xPortStartScheduler+0x138>)
 8009468:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800946c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800946e:	f000 f8dd 	bl	800962c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009472:	4b12      	ldr	r3, [pc, #72]	; (80094bc <xPortStartScheduler+0x13c>)
 8009474:	2200      	movs	r2, #0
 8009476:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009478:	f000 f8fc 	bl	8009674 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800947c:	4b10      	ldr	r3, [pc, #64]	; (80094c0 <xPortStartScheduler+0x140>)
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	4a0f      	ldr	r2, [pc, #60]	; (80094c0 <xPortStartScheduler+0x140>)
 8009482:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009486:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009488:	f7ff ff66 	bl	8009358 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800948c:	f7ff f852 	bl	8008534 <vTaskSwitchContext>
	prvTaskExitError();
 8009490:	f7ff ff1e 	bl	80092d0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009494:	2300      	movs	r3, #0
}
 8009496:	4618      	mov	r0, r3
 8009498:	3718      	adds	r7, #24
 800949a:	46bd      	mov	sp, r7
 800949c:	bd80      	pop	{r7, pc}
 800949e:	bf00      	nop
 80094a0:	e000ed00 	.word	0xe000ed00
 80094a4:	410fc271 	.word	0x410fc271
 80094a8:	410fc270 	.word	0x410fc270
 80094ac:	e000e400 	.word	0xe000e400
 80094b0:	200015cc 	.word	0x200015cc
 80094b4:	200015d0 	.word	0x200015d0
 80094b8:	e000ed20 	.word	0xe000ed20
 80094bc:	2000001c 	.word	0x2000001c
 80094c0:	e000ef34 	.word	0xe000ef34

080094c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80094c4:	b480      	push	{r7}
 80094c6:	b083      	sub	sp, #12
 80094c8:	af00      	add	r7, sp, #0
	__asm volatile
 80094ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094ce:	f383 8811 	msr	BASEPRI, r3
 80094d2:	f3bf 8f6f 	isb	sy
 80094d6:	f3bf 8f4f 	dsb	sy
 80094da:	607b      	str	r3, [r7, #4]
}
 80094dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80094de:	4b0f      	ldr	r3, [pc, #60]	; (800951c <vPortEnterCritical+0x58>)
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	3301      	adds	r3, #1
 80094e4:	4a0d      	ldr	r2, [pc, #52]	; (800951c <vPortEnterCritical+0x58>)
 80094e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80094e8:	4b0c      	ldr	r3, [pc, #48]	; (800951c <vPortEnterCritical+0x58>)
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	2b01      	cmp	r3, #1
 80094ee:	d10f      	bne.n	8009510 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80094f0:	4b0b      	ldr	r3, [pc, #44]	; (8009520 <vPortEnterCritical+0x5c>)
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	b2db      	uxtb	r3, r3
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d00a      	beq.n	8009510 <vPortEnterCritical+0x4c>
	__asm volatile
 80094fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094fe:	f383 8811 	msr	BASEPRI, r3
 8009502:	f3bf 8f6f 	isb	sy
 8009506:	f3bf 8f4f 	dsb	sy
 800950a:	603b      	str	r3, [r7, #0]
}
 800950c:	bf00      	nop
 800950e:	e7fe      	b.n	800950e <vPortEnterCritical+0x4a>
	}
}
 8009510:	bf00      	nop
 8009512:	370c      	adds	r7, #12
 8009514:	46bd      	mov	sp, r7
 8009516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951a:	4770      	bx	lr
 800951c:	2000001c 	.word	0x2000001c
 8009520:	e000ed04 	.word	0xe000ed04

08009524 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009524:	b480      	push	{r7}
 8009526:	b083      	sub	sp, #12
 8009528:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800952a:	4b12      	ldr	r3, [pc, #72]	; (8009574 <vPortExitCritical+0x50>)
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d10a      	bne.n	8009548 <vPortExitCritical+0x24>
	__asm volatile
 8009532:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009536:	f383 8811 	msr	BASEPRI, r3
 800953a:	f3bf 8f6f 	isb	sy
 800953e:	f3bf 8f4f 	dsb	sy
 8009542:	607b      	str	r3, [r7, #4]
}
 8009544:	bf00      	nop
 8009546:	e7fe      	b.n	8009546 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009548:	4b0a      	ldr	r3, [pc, #40]	; (8009574 <vPortExitCritical+0x50>)
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	3b01      	subs	r3, #1
 800954e:	4a09      	ldr	r2, [pc, #36]	; (8009574 <vPortExitCritical+0x50>)
 8009550:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009552:	4b08      	ldr	r3, [pc, #32]	; (8009574 <vPortExitCritical+0x50>)
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	2b00      	cmp	r3, #0
 8009558:	d105      	bne.n	8009566 <vPortExitCritical+0x42>
 800955a:	2300      	movs	r3, #0
 800955c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	f383 8811 	msr	BASEPRI, r3
}
 8009564:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009566:	bf00      	nop
 8009568:	370c      	adds	r7, #12
 800956a:	46bd      	mov	sp, r7
 800956c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009570:	4770      	bx	lr
 8009572:	bf00      	nop
 8009574:	2000001c 	.word	0x2000001c
	...

08009580 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009580:	f3ef 8009 	mrs	r0, PSP
 8009584:	f3bf 8f6f 	isb	sy
 8009588:	4b15      	ldr	r3, [pc, #84]	; (80095e0 <pxCurrentTCBConst>)
 800958a:	681a      	ldr	r2, [r3, #0]
 800958c:	f01e 0f10 	tst.w	lr, #16
 8009590:	bf08      	it	eq
 8009592:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009596:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800959a:	6010      	str	r0, [r2, #0]
 800959c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80095a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80095a4:	f380 8811 	msr	BASEPRI, r0
 80095a8:	f3bf 8f4f 	dsb	sy
 80095ac:	f3bf 8f6f 	isb	sy
 80095b0:	f7fe ffc0 	bl	8008534 <vTaskSwitchContext>
 80095b4:	f04f 0000 	mov.w	r0, #0
 80095b8:	f380 8811 	msr	BASEPRI, r0
 80095bc:	bc09      	pop	{r0, r3}
 80095be:	6819      	ldr	r1, [r3, #0]
 80095c0:	6808      	ldr	r0, [r1, #0]
 80095c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095c6:	f01e 0f10 	tst.w	lr, #16
 80095ca:	bf08      	it	eq
 80095cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80095d0:	f380 8809 	msr	PSP, r0
 80095d4:	f3bf 8f6f 	isb	sy
 80095d8:	4770      	bx	lr
 80095da:	bf00      	nop
 80095dc:	f3af 8000 	nop.w

080095e0 <pxCurrentTCBConst>:
 80095e0:	20000fa0 	.word	0x20000fa0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80095e4:	bf00      	nop
 80095e6:	bf00      	nop

080095e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b082      	sub	sp, #8
 80095ec:	af00      	add	r7, sp, #0
	__asm volatile
 80095ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095f2:	f383 8811 	msr	BASEPRI, r3
 80095f6:	f3bf 8f6f 	isb	sy
 80095fa:	f3bf 8f4f 	dsb	sy
 80095fe:	607b      	str	r3, [r7, #4]
}
 8009600:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009602:	f7fe fedd 	bl	80083c0 <xTaskIncrementTick>
 8009606:	4603      	mov	r3, r0
 8009608:	2b00      	cmp	r3, #0
 800960a:	d003      	beq.n	8009614 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800960c:	4b06      	ldr	r3, [pc, #24]	; (8009628 <xPortSysTickHandler+0x40>)
 800960e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009612:	601a      	str	r2, [r3, #0]
 8009614:	2300      	movs	r3, #0
 8009616:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	f383 8811 	msr	BASEPRI, r3
}
 800961e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009620:	bf00      	nop
 8009622:	3708      	adds	r7, #8
 8009624:	46bd      	mov	sp, r7
 8009626:	bd80      	pop	{r7, pc}
 8009628:	e000ed04 	.word	0xe000ed04

0800962c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800962c:	b480      	push	{r7}
 800962e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009630:	4b0b      	ldr	r3, [pc, #44]	; (8009660 <vPortSetupTimerInterrupt+0x34>)
 8009632:	2200      	movs	r2, #0
 8009634:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009636:	4b0b      	ldr	r3, [pc, #44]	; (8009664 <vPortSetupTimerInterrupt+0x38>)
 8009638:	2200      	movs	r2, #0
 800963a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800963c:	4b0a      	ldr	r3, [pc, #40]	; (8009668 <vPortSetupTimerInterrupt+0x3c>)
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	4a0a      	ldr	r2, [pc, #40]	; (800966c <vPortSetupTimerInterrupt+0x40>)
 8009642:	fba2 2303 	umull	r2, r3, r2, r3
 8009646:	099b      	lsrs	r3, r3, #6
 8009648:	4a09      	ldr	r2, [pc, #36]	; (8009670 <vPortSetupTimerInterrupt+0x44>)
 800964a:	3b01      	subs	r3, #1
 800964c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800964e:	4b04      	ldr	r3, [pc, #16]	; (8009660 <vPortSetupTimerInterrupt+0x34>)
 8009650:	2207      	movs	r2, #7
 8009652:	601a      	str	r2, [r3, #0]
}
 8009654:	bf00      	nop
 8009656:	46bd      	mov	sp, r7
 8009658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965c:	4770      	bx	lr
 800965e:	bf00      	nop
 8009660:	e000e010 	.word	0xe000e010
 8009664:	e000e018 	.word	0xe000e018
 8009668:	20000010 	.word	0x20000010
 800966c:	10624dd3 	.word	0x10624dd3
 8009670:	e000e014 	.word	0xe000e014

08009674 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009674:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009684 <vPortEnableVFP+0x10>
 8009678:	6801      	ldr	r1, [r0, #0]
 800967a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800967e:	6001      	str	r1, [r0, #0]
 8009680:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009682:	bf00      	nop
 8009684:	e000ed88 	.word	0xe000ed88

08009688 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009688:	b480      	push	{r7}
 800968a:	b085      	sub	sp, #20
 800968c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800968e:	f3ef 8305 	mrs	r3, IPSR
 8009692:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	2b0f      	cmp	r3, #15
 8009698:	d914      	bls.n	80096c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800969a:	4a17      	ldr	r2, [pc, #92]	; (80096f8 <vPortValidateInterruptPriority+0x70>)
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	4413      	add	r3, r2
 80096a0:	781b      	ldrb	r3, [r3, #0]
 80096a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80096a4:	4b15      	ldr	r3, [pc, #84]	; (80096fc <vPortValidateInterruptPriority+0x74>)
 80096a6:	781b      	ldrb	r3, [r3, #0]
 80096a8:	7afa      	ldrb	r2, [r7, #11]
 80096aa:	429a      	cmp	r2, r3
 80096ac:	d20a      	bcs.n	80096c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80096ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096b2:	f383 8811 	msr	BASEPRI, r3
 80096b6:	f3bf 8f6f 	isb	sy
 80096ba:	f3bf 8f4f 	dsb	sy
 80096be:	607b      	str	r3, [r7, #4]
}
 80096c0:	bf00      	nop
 80096c2:	e7fe      	b.n	80096c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80096c4:	4b0e      	ldr	r3, [pc, #56]	; (8009700 <vPortValidateInterruptPriority+0x78>)
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80096cc:	4b0d      	ldr	r3, [pc, #52]	; (8009704 <vPortValidateInterruptPriority+0x7c>)
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	429a      	cmp	r2, r3
 80096d2:	d90a      	bls.n	80096ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80096d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096d8:	f383 8811 	msr	BASEPRI, r3
 80096dc:	f3bf 8f6f 	isb	sy
 80096e0:	f3bf 8f4f 	dsb	sy
 80096e4:	603b      	str	r3, [r7, #0]
}
 80096e6:	bf00      	nop
 80096e8:	e7fe      	b.n	80096e8 <vPortValidateInterruptPriority+0x60>
	}
 80096ea:	bf00      	nop
 80096ec:	3714      	adds	r7, #20
 80096ee:	46bd      	mov	sp, r7
 80096f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f4:	4770      	bx	lr
 80096f6:	bf00      	nop
 80096f8:	e000e3f0 	.word	0xe000e3f0
 80096fc:	200015cc 	.word	0x200015cc
 8009700:	e000ed0c 	.word	0xe000ed0c
 8009704:	200015d0 	.word	0x200015d0

08009708 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009708:	b580      	push	{r7, lr}
 800970a:	b08a      	sub	sp, #40	; 0x28
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009710:	2300      	movs	r3, #0
 8009712:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009714:	f7fe fd98 	bl	8008248 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009718:	4b5b      	ldr	r3, [pc, #364]	; (8009888 <pvPortMalloc+0x180>)
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	2b00      	cmp	r3, #0
 800971e:	d101      	bne.n	8009724 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009720:	f000 f920 	bl	8009964 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009724:	4b59      	ldr	r3, [pc, #356]	; (800988c <pvPortMalloc+0x184>)
 8009726:	681a      	ldr	r2, [r3, #0]
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	4013      	ands	r3, r2
 800972c:	2b00      	cmp	r3, #0
 800972e:	f040 8093 	bne.w	8009858 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d01d      	beq.n	8009774 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009738:	2208      	movs	r2, #8
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	4413      	add	r3, r2
 800973e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	f003 0307 	and.w	r3, r3, #7
 8009746:	2b00      	cmp	r3, #0
 8009748:	d014      	beq.n	8009774 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	f023 0307 	bic.w	r3, r3, #7
 8009750:	3308      	adds	r3, #8
 8009752:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	f003 0307 	and.w	r3, r3, #7
 800975a:	2b00      	cmp	r3, #0
 800975c:	d00a      	beq.n	8009774 <pvPortMalloc+0x6c>
	__asm volatile
 800975e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009762:	f383 8811 	msr	BASEPRI, r3
 8009766:	f3bf 8f6f 	isb	sy
 800976a:	f3bf 8f4f 	dsb	sy
 800976e:	617b      	str	r3, [r7, #20]
}
 8009770:	bf00      	nop
 8009772:	e7fe      	b.n	8009772 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d06e      	beq.n	8009858 <pvPortMalloc+0x150>
 800977a:	4b45      	ldr	r3, [pc, #276]	; (8009890 <pvPortMalloc+0x188>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	687a      	ldr	r2, [r7, #4]
 8009780:	429a      	cmp	r2, r3
 8009782:	d869      	bhi.n	8009858 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009784:	4b43      	ldr	r3, [pc, #268]	; (8009894 <pvPortMalloc+0x18c>)
 8009786:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009788:	4b42      	ldr	r3, [pc, #264]	; (8009894 <pvPortMalloc+0x18c>)
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800978e:	e004      	b.n	800979a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009792:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800979a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800979c:	685b      	ldr	r3, [r3, #4]
 800979e:	687a      	ldr	r2, [r7, #4]
 80097a0:	429a      	cmp	r2, r3
 80097a2:	d903      	bls.n	80097ac <pvPortMalloc+0xa4>
 80097a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d1f1      	bne.n	8009790 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80097ac:	4b36      	ldr	r3, [pc, #216]	; (8009888 <pvPortMalloc+0x180>)
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80097b2:	429a      	cmp	r2, r3
 80097b4:	d050      	beq.n	8009858 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80097b6:	6a3b      	ldr	r3, [r7, #32]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	2208      	movs	r2, #8
 80097bc:	4413      	add	r3, r2
 80097be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80097c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097c2:	681a      	ldr	r2, [r3, #0]
 80097c4:	6a3b      	ldr	r3, [r7, #32]
 80097c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80097c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097ca:	685a      	ldr	r2, [r3, #4]
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	1ad2      	subs	r2, r2, r3
 80097d0:	2308      	movs	r3, #8
 80097d2:	005b      	lsls	r3, r3, #1
 80097d4:	429a      	cmp	r2, r3
 80097d6:	d91f      	bls.n	8009818 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80097d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	4413      	add	r3, r2
 80097de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80097e0:	69bb      	ldr	r3, [r7, #24]
 80097e2:	f003 0307 	and.w	r3, r3, #7
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d00a      	beq.n	8009800 <pvPortMalloc+0xf8>
	__asm volatile
 80097ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097ee:	f383 8811 	msr	BASEPRI, r3
 80097f2:	f3bf 8f6f 	isb	sy
 80097f6:	f3bf 8f4f 	dsb	sy
 80097fa:	613b      	str	r3, [r7, #16]
}
 80097fc:	bf00      	nop
 80097fe:	e7fe      	b.n	80097fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009802:	685a      	ldr	r2, [r3, #4]
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	1ad2      	subs	r2, r2, r3
 8009808:	69bb      	ldr	r3, [r7, #24]
 800980a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800980c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800980e:	687a      	ldr	r2, [r7, #4]
 8009810:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009812:	69b8      	ldr	r0, [r7, #24]
 8009814:	f000 f908 	bl	8009a28 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009818:	4b1d      	ldr	r3, [pc, #116]	; (8009890 <pvPortMalloc+0x188>)
 800981a:	681a      	ldr	r2, [r3, #0]
 800981c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800981e:	685b      	ldr	r3, [r3, #4]
 8009820:	1ad3      	subs	r3, r2, r3
 8009822:	4a1b      	ldr	r2, [pc, #108]	; (8009890 <pvPortMalloc+0x188>)
 8009824:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009826:	4b1a      	ldr	r3, [pc, #104]	; (8009890 <pvPortMalloc+0x188>)
 8009828:	681a      	ldr	r2, [r3, #0]
 800982a:	4b1b      	ldr	r3, [pc, #108]	; (8009898 <pvPortMalloc+0x190>)
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	429a      	cmp	r2, r3
 8009830:	d203      	bcs.n	800983a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009832:	4b17      	ldr	r3, [pc, #92]	; (8009890 <pvPortMalloc+0x188>)
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	4a18      	ldr	r2, [pc, #96]	; (8009898 <pvPortMalloc+0x190>)
 8009838:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800983a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800983c:	685a      	ldr	r2, [r3, #4]
 800983e:	4b13      	ldr	r3, [pc, #76]	; (800988c <pvPortMalloc+0x184>)
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	431a      	orrs	r2, r3
 8009844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009846:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800984a:	2200      	movs	r2, #0
 800984c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800984e:	4b13      	ldr	r3, [pc, #76]	; (800989c <pvPortMalloc+0x194>)
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	3301      	adds	r3, #1
 8009854:	4a11      	ldr	r2, [pc, #68]	; (800989c <pvPortMalloc+0x194>)
 8009856:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009858:	f7fe fd04 	bl	8008264 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800985c:	69fb      	ldr	r3, [r7, #28]
 800985e:	f003 0307 	and.w	r3, r3, #7
 8009862:	2b00      	cmp	r3, #0
 8009864:	d00a      	beq.n	800987c <pvPortMalloc+0x174>
	__asm volatile
 8009866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800986a:	f383 8811 	msr	BASEPRI, r3
 800986e:	f3bf 8f6f 	isb	sy
 8009872:	f3bf 8f4f 	dsb	sy
 8009876:	60fb      	str	r3, [r7, #12]
}
 8009878:	bf00      	nop
 800987a:	e7fe      	b.n	800987a <pvPortMalloc+0x172>
	return pvReturn;
 800987c:	69fb      	ldr	r3, [r7, #28]
}
 800987e:	4618      	mov	r0, r3
 8009880:	3728      	adds	r7, #40	; 0x28
 8009882:	46bd      	mov	sp, r7
 8009884:	bd80      	pop	{r7, pc}
 8009886:	bf00      	nop
 8009888:	200051dc 	.word	0x200051dc
 800988c:	200051f0 	.word	0x200051f0
 8009890:	200051e0 	.word	0x200051e0
 8009894:	200051d4 	.word	0x200051d4
 8009898:	200051e4 	.word	0x200051e4
 800989c:	200051e8 	.word	0x200051e8

080098a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b086      	sub	sp, #24
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d04d      	beq.n	800994e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80098b2:	2308      	movs	r3, #8
 80098b4:	425b      	negs	r3, r3
 80098b6:	697a      	ldr	r2, [r7, #20]
 80098b8:	4413      	add	r3, r2
 80098ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80098bc:	697b      	ldr	r3, [r7, #20]
 80098be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80098c0:	693b      	ldr	r3, [r7, #16]
 80098c2:	685a      	ldr	r2, [r3, #4]
 80098c4:	4b24      	ldr	r3, [pc, #144]	; (8009958 <vPortFree+0xb8>)
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	4013      	ands	r3, r2
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d10a      	bne.n	80098e4 <vPortFree+0x44>
	__asm volatile
 80098ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098d2:	f383 8811 	msr	BASEPRI, r3
 80098d6:	f3bf 8f6f 	isb	sy
 80098da:	f3bf 8f4f 	dsb	sy
 80098de:	60fb      	str	r3, [r7, #12]
}
 80098e0:	bf00      	nop
 80098e2:	e7fe      	b.n	80098e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80098e4:	693b      	ldr	r3, [r7, #16]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d00a      	beq.n	8009902 <vPortFree+0x62>
	__asm volatile
 80098ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098f0:	f383 8811 	msr	BASEPRI, r3
 80098f4:	f3bf 8f6f 	isb	sy
 80098f8:	f3bf 8f4f 	dsb	sy
 80098fc:	60bb      	str	r3, [r7, #8]
}
 80098fe:	bf00      	nop
 8009900:	e7fe      	b.n	8009900 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009902:	693b      	ldr	r3, [r7, #16]
 8009904:	685a      	ldr	r2, [r3, #4]
 8009906:	4b14      	ldr	r3, [pc, #80]	; (8009958 <vPortFree+0xb8>)
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	4013      	ands	r3, r2
 800990c:	2b00      	cmp	r3, #0
 800990e:	d01e      	beq.n	800994e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009910:	693b      	ldr	r3, [r7, #16]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d11a      	bne.n	800994e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009918:	693b      	ldr	r3, [r7, #16]
 800991a:	685a      	ldr	r2, [r3, #4]
 800991c:	4b0e      	ldr	r3, [pc, #56]	; (8009958 <vPortFree+0xb8>)
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	43db      	mvns	r3, r3
 8009922:	401a      	ands	r2, r3
 8009924:	693b      	ldr	r3, [r7, #16]
 8009926:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009928:	f7fe fc8e 	bl	8008248 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800992c:	693b      	ldr	r3, [r7, #16]
 800992e:	685a      	ldr	r2, [r3, #4]
 8009930:	4b0a      	ldr	r3, [pc, #40]	; (800995c <vPortFree+0xbc>)
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	4413      	add	r3, r2
 8009936:	4a09      	ldr	r2, [pc, #36]	; (800995c <vPortFree+0xbc>)
 8009938:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800993a:	6938      	ldr	r0, [r7, #16]
 800993c:	f000 f874 	bl	8009a28 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009940:	4b07      	ldr	r3, [pc, #28]	; (8009960 <vPortFree+0xc0>)
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	3301      	adds	r3, #1
 8009946:	4a06      	ldr	r2, [pc, #24]	; (8009960 <vPortFree+0xc0>)
 8009948:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800994a:	f7fe fc8b 	bl	8008264 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800994e:	bf00      	nop
 8009950:	3718      	adds	r7, #24
 8009952:	46bd      	mov	sp, r7
 8009954:	bd80      	pop	{r7, pc}
 8009956:	bf00      	nop
 8009958:	200051f0 	.word	0x200051f0
 800995c:	200051e0 	.word	0x200051e0
 8009960:	200051ec 	.word	0x200051ec

08009964 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009964:	b480      	push	{r7}
 8009966:	b085      	sub	sp, #20
 8009968:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800996a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800996e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009970:	4b27      	ldr	r3, [pc, #156]	; (8009a10 <prvHeapInit+0xac>)
 8009972:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	f003 0307 	and.w	r3, r3, #7
 800997a:	2b00      	cmp	r3, #0
 800997c:	d00c      	beq.n	8009998 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	3307      	adds	r3, #7
 8009982:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	f023 0307 	bic.w	r3, r3, #7
 800998a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800998c:	68ba      	ldr	r2, [r7, #8]
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	1ad3      	subs	r3, r2, r3
 8009992:	4a1f      	ldr	r2, [pc, #124]	; (8009a10 <prvHeapInit+0xac>)
 8009994:	4413      	add	r3, r2
 8009996:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800999c:	4a1d      	ldr	r2, [pc, #116]	; (8009a14 <prvHeapInit+0xb0>)
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80099a2:	4b1c      	ldr	r3, [pc, #112]	; (8009a14 <prvHeapInit+0xb0>)
 80099a4:	2200      	movs	r2, #0
 80099a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	68ba      	ldr	r2, [r7, #8]
 80099ac:	4413      	add	r3, r2
 80099ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80099b0:	2208      	movs	r2, #8
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	1a9b      	subs	r3, r3, r2
 80099b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	f023 0307 	bic.w	r3, r3, #7
 80099be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	4a15      	ldr	r2, [pc, #84]	; (8009a18 <prvHeapInit+0xb4>)
 80099c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80099c6:	4b14      	ldr	r3, [pc, #80]	; (8009a18 <prvHeapInit+0xb4>)
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	2200      	movs	r2, #0
 80099cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80099ce:	4b12      	ldr	r3, [pc, #72]	; (8009a18 <prvHeapInit+0xb4>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	2200      	movs	r2, #0
 80099d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	68fa      	ldr	r2, [r7, #12]
 80099de:	1ad2      	subs	r2, r2, r3
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80099e4:	4b0c      	ldr	r3, [pc, #48]	; (8009a18 <prvHeapInit+0xb4>)
 80099e6:	681a      	ldr	r2, [r3, #0]
 80099e8:	683b      	ldr	r3, [r7, #0]
 80099ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	685b      	ldr	r3, [r3, #4]
 80099f0:	4a0a      	ldr	r2, [pc, #40]	; (8009a1c <prvHeapInit+0xb8>)
 80099f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80099f4:	683b      	ldr	r3, [r7, #0]
 80099f6:	685b      	ldr	r3, [r3, #4]
 80099f8:	4a09      	ldr	r2, [pc, #36]	; (8009a20 <prvHeapInit+0xbc>)
 80099fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80099fc:	4b09      	ldr	r3, [pc, #36]	; (8009a24 <prvHeapInit+0xc0>)
 80099fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009a02:	601a      	str	r2, [r3, #0]
}
 8009a04:	bf00      	nop
 8009a06:	3714      	adds	r7, #20
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0e:	4770      	bx	lr
 8009a10:	200015d4 	.word	0x200015d4
 8009a14:	200051d4 	.word	0x200051d4
 8009a18:	200051dc 	.word	0x200051dc
 8009a1c:	200051e4 	.word	0x200051e4
 8009a20:	200051e0 	.word	0x200051e0
 8009a24:	200051f0 	.word	0x200051f0

08009a28 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009a28:	b480      	push	{r7}
 8009a2a:	b085      	sub	sp, #20
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009a30:	4b28      	ldr	r3, [pc, #160]	; (8009ad4 <prvInsertBlockIntoFreeList+0xac>)
 8009a32:	60fb      	str	r3, [r7, #12]
 8009a34:	e002      	b.n	8009a3c <prvInsertBlockIntoFreeList+0x14>
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	60fb      	str	r3, [r7, #12]
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	687a      	ldr	r2, [r7, #4]
 8009a42:	429a      	cmp	r2, r3
 8009a44:	d8f7      	bhi.n	8009a36 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	685b      	ldr	r3, [r3, #4]
 8009a4e:	68ba      	ldr	r2, [r7, #8]
 8009a50:	4413      	add	r3, r2
 8009a52:	687a      	ldr	r2, [r7, #4]
 8009a54:	429a      	cmp	r2, r3
 8009a56:	d108      	bne.n	8009a6a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	685a      	ldr	r2, [r3, #4]
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	685b      	ldr	r3, [r3, #4]
 8009a60:	441a      	add	r2, r3
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	685b      	ldr	r3, [r3, #4]
 8009a72:	68ba      	ldr	r2, [r7, #8]
 8009a74:	441a      	add	r2, r3
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	429a      	cmp	r2, r3
 8009a7c:	d118      	bne.n	8009ab0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	681a      	ldr	r2, [r3, #0]
 8009a82:	4b15      	ldr	r3, [pc, #84]	; (8009ad8 <prvInsertBlockIntoFreeList+0xb0>)
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	429a      	cmp	r2, r3
 8009a88:	d00d      	beq.n	8009aa6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	685a      	ldr	r2, [r3, #4]
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	685b      	ldr	r3, [r3, #4]
 8009a94:	441a      	add	r2, r3
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	681a      	ldr	r2, [r3, #0]
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	601a      	str	r2, [r3, #0]
 8009aa4:	e008      	b.n	8009ab8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009aa6:	4b0c      	ldr	r3, [pc, #48]	; (8009ad8 <prvInsertBlockIntoFreeList+0xb0>)
 8009aa8:	681a      	ldr	r2, [r3, #0]
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	601a      	str	r2, [r3, #0]
 8009aae:	e003      	b.n	8009ab8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	681a      	ldr	r2, [r3, #0]
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009ab8:	68fa      	ldr	r2, [r7, #12]
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	429a      	cmp	r2, r3
 8009abe:	d002      	beq.n	8009ac6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	687a      	ldr	r2, [r7, #4]
 8009ac4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009ac6:	bf00      	nop
 8009ac8:	3714      	adds	r7, #20
 8009aca:	46bd      	mov	sp, r7
 8009acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad0:	4770      	bx	lr
 8009ad2:	bf00      	nop
 8009ad4:	200051d4 	.word	0x200051d4
 8009ad8:	200051dc 	.word	0x200051dc

08009adc <__errno>:
 8009adc:	4b01      	ldr	r3, [pc, #4]	; (8009ae4 <__errno+0x8>)
 8009ade:	6818      	ldr	r0, [r3, #0]
 8009ae0:	4770      	bx	lr
 8009ae2:	bf00      	nop
 8009ae4:	20000020 	.word	0x20000020

08009ae8 <__libc_init_array>:
 8009ae8:	b570      	push	{r4, r5, r6, lr}
 8009aea:	4d0d      	ldr	r5, [pc, #52]	; (8009b20 <__libc_init_array+0x38>)
 8009aec:	4c0d      	ldr	r4, [pc, #52]	; (8009b24 <__libc_init_array+0x3c>)
 8009aee:	1b64      	subs	r4, r4, r5
 8009af0:	10a4      	asrs	r4, r4, #2
 8009af2:	2600      	movs	r6, #0
 8009af4:	42a6      	cmp	r6, r4
 8009af6:	d109      	bne.n	8009b0c <__libc_init_array+0x24>
 8009af8:	4d0b      	ldr	r5, [pc, #44]	; (8009b28 <__libc_init_array+0x40>)
 8009afa:	4c0c      	ldr	r4, [pc, #48]	; (8009b2c <__libc_init_array+0x44>)
 8009afc:	f003 fc2e 	bl	800d35c <_init>
 8009b00:	1b64      	subs	r4, r4, r5
 8009b02:	10a4      	asrs	r4, r4, #2
 8009b04:	2600      	movs	r6, #0
 8009b06:	42a6      	cmp	r6, r4
 8009b08:	d105      	bne.n	8009b16 <__libc_init_array+0x2e>
 8009b0a:	bd70      	pop	{r4, r5, r6, pc}
 8009b0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b10:	4798      	blx	r3
 8009b12:	3601      	adds	r6, #1
 8009b14:	e7ee      	b.n	8009af4 <__libc_init_array+0xc>
 8009b16:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b1a:	4798      	blx	r3
 8009b1c:	3601      	adds	r6, #1
 8009b1e:	e7f2      	b.n	8009b06 <__libc_init_array+0x1e>
 8009b20:	0800e4d0 	.word	0x0800e4d0
 8009b24:	0800e4d0 	.word	0x0800e4d0
 8009b28:	0800e4d0 	.word	0x0800e4d0
 8009b2c:	0800e4d4 	.word	0x0800e4d4

08009b30 <memcpy>:
 8009b30:	440a      	add	r2, r1
 8009b32:	4291      	cmp	r1, r2
 8009b34:	f100 33ff 	add.w	r3, r0, #4294967295
 8009b38:	d100      	bne.n	8009b3c <memcpy+0xc>
 8009b3a:	4770      	bx	lr
 8009b3c:	b510      	push	{r4, lr}
 8009b3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b42:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b46:	4291      	cmp	r1, r2
 8009b48:	d1f9      	bne.n	8009b3e <memcpy+0xe>
 8009b4a:	bd10      	pop	{r4, pc}

08009b4c <memset>:
 8009b4c:	4402      	add	r2, r0
 8009b4e:	4603      	mov	r3, r0
 8009b50:	4293      	cmp	r3, r2
 8009b52:	d100      	bne.n	8009b56 <memset+0xa>
 8009b54:	4770      	bx	lr
 8009b56:	f803 1b01 	strb.w	r1, [r3], #1
 8009b5a:	e7f9      	b.n	8009b50 <memset+0x4>

08009b5c <__cvt>:
 8009b5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b60:	ec55 4b10 	vmov	r4, r5, d0
 8009b64:	2d00      	cmp	r5, #0
 8009b66:	460e      	mov	r6, r1
 8009b68:	4619      	mov	r1, r3
 8009b6a:	462b      	mov	r3, r5
 8009b6c:	bfbb      	ittet	lt
 8009b6e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009b72:	461d      	movlt	r5, r3
 8009b74:	2300      	movge	r3, #0
 8009b76:	232d      	movlt	r3, #45	; 0x2d
 8009b78:	700b      	strb	r3, [r1, #0]
 8009b7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b7c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009b80:	4691      	mov	r9, r2
 8009b82:	f023 0820 	bic.w	r8, r3, #32
 8009b86:	bfbc      	itt	lt
 8009b88:	4622      	movlt	r2, r4
 8009b8a:	4614      	movlt	r4, r2
 8009b8c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009b90:	d005      	beq.n	8009b9e <__cvt+0x42>
 8009b92:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009b96:	d100      	bne.n	8009b9a <__cvt+0x3e>
 8009b98:	3601      	adds	r6, #1
 8009b9a:	2102      	movs	r1, #2
 8009b9c:	e000      	b.n	8009ba0 <__cvt+0x44>
 8009b9e:	2103      	movs	r1, #3
 8009ba0:	ab03      	add	r3, sp, #12
 8009ba2:	9301      	str	r3, [sp, #4]
 8009ba4:	ab02      	add	r3, sp, #8
 8009ba6:	9300      	str	r3, [sp, #0]
 8009ba8:	ec45 4b10 	vmov	d0, r4, r5
 8009bac:	4653      	mov	r3, sl
 8009bae:	4632      	mov	r2, r6
 8009bb0:	f000 fe0a 	bl	800a7c8 <_dtoa_r>
 8009bb4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009bb8:	4607      	mov	r7, r0
 8009bba:	d102      	bne.n	8009bc2 <__cvt+0x66>
 8009bbc:	f019 0f01 	tst.w	r9, #1
 8009bc0:	d022      	beq.n	8009c08 <__cvt+0xac>
 8009bc2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009bc6:	eb07 0906 	add.w	r9, r7, r6
 8009bca:	d110      	bne.n	8009bee <__cvt+0x92>
 8009bcc:	783b      	ldrb	r3, [r7, #0]
 8009bce:	2b30      	cmp	r3, #48	; 0x30
 8009bd0:	d10a      	bne.n	8009be8 <__cvt+0x8c>
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	2300      	movs	r3, #0
 8009bd6:	4620      	mov	r0, r4
 8009bd8:	4629      	mov	r1, r5
 8009bda:	f7f6 ff85 	bl	8000ae8 <__aeabi_dcmpeq>
 8009bde:	b918      	cbnz	r0, 8009be8 <__cvt+0x8c>
 8009be0:	f1c6 0601 	rsb	r6, r6, #1
 8009be4:	f8ca 6000 	str.w	r6, [sl]
 8009be8:	f8da 3000 	ldr.w	r3, [sl]
 8009bec:	4499      	add	r9, r3
 8009bee:	2200      	movs	r2, #0
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	4620      	mov	r0, r4
 8009bf4:	4629      	mov	r1, r5
 8009bf6:	f7f6 ff77 	bl	8000ae8 <__aeabi_dcmpeq>
 8009bfa:	b108      	cbz	r0, 8009c00 <__cvt+0xa4>
 8009bfc:	f8cd 900c 	str.w	r9, [sp, #12]
 8009c00:	2230      	movs	r2, #48	; 0x30
 8009c02:	9b03      	ldr	r3, [sp, #12]
 8009c04:	454b      	cmp	r3, r9
 8009c06:	d307      	bcc.n	8009c18 <__cvt+0xbc>
 8009c08:	9b03      	ldr	r3, [sp, #12]
 8009c0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009c0c:	1bdb      	subs	r3, r3, r7
 8009c0e:	4638      	mov	r0, r7
 8009c10:	6013      	str	r3, [r2, #0]
 8009c12:	b004      	add	sp, #16
 8009c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c18:	1c59      	adds	r1, r3, #1
 8009c1a:	9103      	str	r1, [sp, #12]
 8009c1c:	701a      	strb	r2, [r3, #0]
 8009c1e:	e7f0      	b.n	8009c02 <__cvt+0xa6>

08009c20 <__exponent>:
 8009c20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c22:	4603      	mov	r3, r0
 8009c24:	2900      	cmp	r1, #0
 8009c26:	bfb8      	it	lt
 8009c28:	4249      	neglt	r1, r1
 8009c2a:	f803 2b02 	strb.w	r2, [r3], #2
 8009c2e:	bfb4      	ite	lt
 8009c30:	222d      	movlt	r2, #45	; 0x2d
 8009c32:	222b      	movge	r2, #43	; 0x2b
 8009c34:	2909      	cmp	r1, #9
 8009c36:	7042      	strb	r2, [r0, #1]
 8009c38:	dd2a      	ble.n	8009c90 <__exponent+0x70>
 8009c3a:	f10d 0407 	add.w	r4, sp, #7
 8009c3e:	46a4      	mov	ip, r4
 8009c40:	270a      	movs	r7, #10
 8009c42:	46a6      	mov	lr, r4
 8009c44:	460a      	mov	r2, r1
 8009c46:	fb91 f6f7 	sdiv	r6, r1, r7
 8009c4a:	fb07 1516 	mls	r5, r7, r6, r1
 8009c4e:	3530      	adds	r5, #48	; 0x30
 8009c50:	2a63      	cmp	r2, #99	; 0x63
 8009c52:	f104 34ff 	add.w	r4, r4, #4294967295
 8009c56:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009c5a:	4631      	mov	r1, r6
 8009c5c:	dcf1      	bgt.n	8009c42 <__exponent+0x22>
 8009c5e:	3130      	adds	r1, #48	; 0x30
 8009c60:	f1ae 0502 	sub.w	r5, lr, #2
 8009c64:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009c68:	1c44      	adds	r4, r0, #1
 8009c6a:	4629      	mov	r1, r5
 8009c6c:	4561      	cmp	r1, ip
 8009c6e:	d30a      	bcc.n	8009c86 <__exponent+0x66>
 8009c70:	f10d 0209 	add.w	r2, sp, #9
 8009c74:	eba2 020e 	sub.w	r2, r2, lr
 8009c78:	4565      	cmp	r5, ip
 8009c7a:	bf88      	it	hi
 8009c7c:	2200      	movhi	r2, #0
 8009c7e:	4413      	add	r3, r2
 8009c80:	1a18      	subs	r0, r3, r0
 8009c82:	b003      	add	sp, #12
 8009c84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c86:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009c8a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009c8e:	e7ed      	b.n	8009c6c <__exponent+0x4c>
 8009c90:	2330      	movs	r3, #48	; 0x30
 8009c92:	3130      	adds	r1, #48	; 0x30
 8009c94:	7083      	strb	r3, [r0, #2]
 8009c96:	70c1      	strb	r1, [r0, #3]
 8009c98:	1d03      	adds	r3, r0, #4
 8009c9a:	e7f1      	b.n	8009c80 <__exponent+0x60>

08009c9c <_printf_float>:
 8009c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ca0:	ed2d 8b02 	vpush	{d8}
 8009ca4:	b08d      	sub	sp, #52	; 0x34
 8009ca6:	460c      	mov	r4, r1
 8009ca8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009cac:	4616      	mov	r6, r2
 8009cae:	461f      	mov	r7, r3
 8009cb0:	4605      	mov	r5, r0
 8009cb2:	f001 fb89 	bl	800b3c8 <_localeconv_r>
 8009cb6:	f8d0 a000 	ldr.w	sl, [r0]
 8009cba:	4650      	mov	r0, sl
 8009cbc:	f7f6 fa92 	bl	80001e4 <strlen>
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	930a      	str	r3, [sp, #40]	; 0x28
 8009cc4:	6823      	ldr	r3, [r4, #0]
 8009cc6:	9305      	str	r3, [sp, #20]
 8009cc8:	f8d8 3000 	ldr.w	r3, [r8]
 8009ccc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009cd0:	3307      	adds	r3, #7
 8009cd2:	f023 0307 	bic.w	r3, r3, #7
 8009cd6:	f103 0208 	add.w	r2, r3, #8
 8009cda:	f8c8 2000 	str.w	r2, [r8]
 8009cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ce2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009ce6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009cea:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009cee:	9307      	str	r3, [sp, #28]
 8009cf0:	f8cd 8018 	str.w	r8, [sp, #24]
 8009cf4:	ee08 0a10 	vmov	s16, r0
 8009cf8:	4b9f      	ldr	r3, [pc, #636]	; (8009f78 <_printf_float+0x2dc>)
 8009cfa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009cfe:	f04f 32ff 	mov.w	r2, #4294967295
 8009d02:	f7f6 ff23 	bl	8000b4c <__aeabi_dcmpun>
 8009d06:	bb88      	cbnz	r0, 8009d6c <_printf_float+0xd0>
 8009d08:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d0c:	4b9a      	ldr	r3, [pc, #616]	; (8009f78 <_printf_float+0x2dc>)
 8009d0e:	f04f 32ff 	mov.w	r2, #4294967295
 8009d12:	f7f6 fefd 	bl	8000b10 <__aeabi_dcmple>
 8009d16:	bb48      	cbnz	r0, 8009d6c <_printf_float+0xd0>
 8009d18:	2200      	movs	r2, #0
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	4640      	mov	r0, r8
 8009d1e:	4649      	mov	r1, r9
 8009d20:	f7f6 feec 	bl	8000afc <__aeabi_dcmplt>
 8009d24:	b110      	cbz	r0, 8009d2c <_printf_float+0x90>
 8009d26:	232d      	movs	r3, #45	; 0x2d
 8009d28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d2c:	4b93      	ldr	r3, [pc, #588]	; (8009f7c <_printf_float+0x2e0>)
 8009d2e:	4894      	ldr	r0, [pc, #592]	; (8009f80 <_printf_float+0x2e4>)
 8009d30:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009d34:	bf94      	ite	ls
 8009d36:	4698      	movls	r8, r3
 8009d38:	4680      	movhi	r8, r0
 8009d3a:	2303      	movs	r3, #3
 8009d3c:	6123      	str	r3, [r4, #16]
 8009d3e:	9b05      	ldr	r3, [sp, #20]
 8009d40:	f023 0204 	bic.w	r2, r3, #4
 8009d44:	6022      	str	r2, [r4, #0]
 8009d46:	f04f 0900 	mov.w	r9, #0
 8009d4a:	9700      	str	r7, [sp, #0]
 8009d4c:	4633      	mov	r3, r6
 8009d4e:	aa0b      	add	r2, sp, #44	; 0x2c
 8009d50:	4621      	mov	r1, r4
 8009d52:	4628      	mov	r0, r5
 8009d54:	f000 f9d8 	bl	800a108 <_printf_common>
 8009d58:	3001      	adds	r0, #1
 8009d5a:	f040 8090 	bne.w	8009e7e <_printf_float+0x1e2>
 8009d5e:	f04f 30ff 	mov.w	r0, #4294967295
 8009d62:	b00d      	add	sp, #52	; 0x34
 8009d64:	ecbd 8b02 	vpop	{d8}
 8009d68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d6c:	4642      	mov	r2, r8
 8009d6e:	464b      	mov	r3, r9
 8009d70:	4640      	mov	r0, r8
 8009d72:	4649      	mov	r1, r9
 8009d74:	f7f6 feea 	bl	8000b4c <__aeabi_dcmpun>
 8009d78:	b140      	cbz	r0, 8009d8c <_printf_float+0xf0>
 8009d7a:	464b      	mov	r3, r9
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	bfbc      	itt	lt
 8009d80:	232d      	movlt	r3, #45	; 0x2d
 8009d82:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009d86:	487f      	ldr	r0, [pc, #508]	; (8009f84 <_printf_float+0x2e8>)
 8009d88:	4b7f      	ldr	r3, [pc, #508]	; (8009f88 <_printf_float+0x2ec>)
 8009d8a:	e7d1      	b.n	8009d30 <_printf_float+0x94>
 8009d8c:	6863      	ldr	r3, [r4, #4]
 8009d8e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009d92:	9206      	str	r2, [sp, #24]
 8009d94:	1c5a      	adds	r2, r3, #1
 8009d96:	d13f      	bne.n	8009e18 <_printf_float+0x17c>
 8009d98:	2306      	movs	r3, #6
 8009d9a:	6063      	str	r3, [r4, #4]
 8009d9c:	9b05      	ldr	r3, [sp, #20]
 8009d9e:	6861      	ldr	r1, [r4, #4]
 8009da0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009da4:	2300      	movs	r3, #0
 8009da6:	9303      	str	r3, [sp, #12]
 8009da8:	ab0a      	add	r3, sp, #40	; 0x28
 8009daa:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009dae:	ab09      	add	r3, sp, #36	; 0x24
 8009db0:	ec49 8b10 	vmov	d0, r8, r9
 8009db4:	9300      	str	r3, [sp, #0]
 8009db6:	6022      	str	r2, [r4, #0]
 8009db8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009dbc:	4628      	mov	r0, r5
 8009dbe:	f7ff fecd 	bl	8009b5c <__cvt>
 8009dc2:	9b06      	ldr	r3, [sp, #24]
 8009dc4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009dc6:	2b47      	cmp	r3, #71	; 0x47
 8009dc8:	4680      	mov	r8, r0
 8009dca:	d108      	bne.n	8009dde <_printf_float+0x142>
 8009dcc:	1cc8      	adds	r0, r1, #3
 8009dce:	db02      	blt.n	8009dd6 <_printf_float+0x13a>
 8009dd0:	6863      	ldr	r3, [r4, #4]
 8009dd2:	4299      	cmp	r1, r3
 8009dd4:	dd41      	ble.n	8009e5a <_printf_float+0x1be>
 8009dd6:	f1ab 0b02 	sub.w	fp, fp, #2
 8009dda:	fa5f fb8b 	uxtb.w	fp, fp
 8009dde:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009de2:	d820      	bhi.n	8009e26 <_printf_float+0x18a>
 8009de4:	3901      	subs	r1, #1
 8009de6:	465a      	mov	r2, fp
 8009de8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009dec:	9109      	str	r1, [sp, #36]	; 0x24
 8009dee:	f7ff ff17 	bl	8009c20 <__exponent>
 8009df2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009df4:	1813      	adds	r3, r2, r0
 8009df6:	2a01      	cmp	r2, #1
 8009df8:	4681      	mov	r9, r0
 8009dfa:	6123      	str	r3, [r4, #16]
 8009dfc:	dc02      	bgt.n	8009e04 <_printf_float+0x168>
 8009dfe:	6822      	ldr	r2, [r4, #0]
 8009e00:	07d2      	lsls	r2, r2, #31
 8009e02:	d501      	bpl.n	8009e08 <_printf_float+0x16c>
 8009e04:	3301      	adds	r3, #1
 8009e06:	6123      	str	r3, [r4, #16]
 8009e08:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d09c      	beq.n	8009d4a <_printf_float+0xae>
 8009e10:	232d      	movs	r3, #45	; 0x2d
 8009e12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009e16:	e798      	b.n	8009d4a <_printf_float+0xae>
 8009e18:	9a06      	ldr	r2, [sp, #24]
 8009e1a:	2a47      	cmp	r2, #71	; 0x47
 8009e1c:	d1be      	bne.n	8009d9c <_printf_float+0x100>
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d1bc      	bne.n	8009d9c <_printf_float+0x100>
 8009e22:	2301      	movs	r3, #1
 8009e24:	e7b9      	b.n	8009d9a <_printf_float+0xfe>
 8009e26:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009e2a:	d118      	bne.n	8009e5e <_printf_float+0x1c2>
 8009e2c:	2900      	cmp	r1, #0
 8009e2e:	6863      	ldr	r3, [r4, #4]
 8009e30:	dd0b      	ble.n	8009e4a <_printf_float+0x1ae>
 8009e32:	6121      	str	r1, [r4, #16]
 8009e34:	b913      	cbnz	r3, 8009e3c <_printf_float+0x1a0>
 8009e36:	6822      	ldr	r2, [r4, #0]
 8009e38:	07d0      	lsls	r0, r2, #31
 8009e3a:	d502      	bpl.n	8009e42 <_printf_float+0x1a6>
 8009e3c:	3301      	adds	r3, #1
 8009e3e:	440b      	add	r3, r1
 8009e40:	6123      	str	r3, [r4, #16]
 8009e42:	65a1      	str	r1, [r4, #88]	; 0x58
 8009e44:	f04f 0900 	mov.w	r9, #0
 8009e48:	e7de      	b.n	8009e08 <_printf_float+0x16c>
 8009e4a:	b913      	cbnz	r3, 8009e52 <_printf_float+0x1b6>
 8009e4c:	6822      	ldr	r2, [r4, #0]
 8009e4e:	07d2      	lsls	r2, r2, #31
 8009e50:	d501      	bpl.n	8009e56 <_printf_float+0x1ba>
 8009e52:	3302      	adds	r3, #2
 8009e54:	e7f4      	b.n	8009e40 <_printf_float+0x1a4>
 8009e56:	2301      	movs	r3, #1
 8009e58:	e7f2      	b.n	8009e40 <_printf_float+0x1a4>
 8009e5a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009e5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e60:	4299      	cmp	r1, r3
 8009e62:	db05      	blt.n	8009e70 <_printf_float+0x1d4>
 8009e64:	6823      	ldr	r3, [r4, #0]
 8009e66:	6121      	str	r1, [r4, #16]
 8009e68:	07d8      	lsls	r0, r3, #31
 8009e6a:	d5ea      	bpl.n	8009e42 <_printf_float+0x1a6>
 8009e6c:	1c4b      	adds	r3, r1, #1
 8009e6e:	e7e7      	b.n	8009e40 <_printf_float+0x1a4>
 8009e70:	2900      	cmp	r1, #0
 8009e72:	bfd4      	ite	le
 8009e74:	f1c1 0202 	rsble	r2, r1, #2
 8009e78:	2201      	movgt	r2, #1
 8009e7a:	4413      	add	r3, r2
 8009e7c:	e7e0      	b.n	8009e40 <_printf_float+0x1a4>
 8009e7e:	6823      	ldr	r3, [r4, #0]
 8009e80:	055a      	lsls	r2, r3, #21
 8009e82:	d407      	bmi.n	8009e94 <_printf_float+0x1f8>
 8009e84:	6923      	ldr	r3, [r4, #16]
 8009e86:	4642      	mov	r2, r8
 8009e88:	4631      	mov	r1, r6
 8009e8a:	4628      	mov	r0, r5
 8009e8c:	47b8      	blx	r7
 8009e8e:	3001      	adds	r0, #1
 8009e90:	d12c      	bne.n	8009eec <_printf_float+0x250>
 8009e92:	e764      	b.n	8009d5e <_printf_float+0xc2>
 8009e94:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009e98:	f240 80e0 	bls.w	800a05c <_printf_float+0x3c0>
 8009e9c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009ea0:	2200      	movs	r2, #0
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	f7f6 fe20 	bl	8000ae8 <__aeabi_dcmpeq>
 8009ea8:	2800      	cmp	r0, #0
 8009eaa:	d034      	beq.n	8009f16 <_printf_float+0x27a>
 8009eac:	4a37      	ldr	r2, [pc, #220]	; (8009f8c <_printf_float+0x2f0>)
 8009eae:	2301      	movs	r3, #1
 8009eb0:	4631      	mov	r1, r6
 8009eb2:	4628      	mov	r0, r5
 8009eb4:	47b8      	blx	r7
 8009eb6:	3001      	adds	r0, #1
 8009eb8:	f43f af51 	beq.w	8009d5e <_printf_float+0xc2>
 8009ebc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009ec0:	429a      	cmp	r2, r3
 8009ec2:	db02      	blt.n	8009eca <_printf_float+0x22e>
 8009ec4:	6823      	ldr	r3, [r4, #0]
 8009ec6:	07d8      	lsls	r0, r3, #31
 8009ec8:	d510      	bpl.n	8009eec <_printf_float+0x250>
 8009eca:	ee18 3a10 	vmov	r3, s16
 8009ece:	4652      	mov	r2, sl
 8009ed0:	4631      	mov	r1, r6
 8009ed2:	4628      	mov	r0, r5
 8009ed4:	47b8      	blx	r7
 8009ed6:	3001      	adds	r0, #1
 8009ed8:	f43f af41 	beq.w	8009d5e <_printf_float+0xc2>
 8009edc:	f04f 0800 	mov.w	r8, #0
 8009ee0:	f104 091a 	add.w	r9, r4, #26
 8009ee4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ee6:	3b01      	subs	r3, #1
 8009ee8:	4543      	cmp	r3, r8
 8009eea:	dc09      	bgt.n	8009f00 <_printf_float+0x264>
 8009eec:	6823      	ldr	r3, [r4, #0]
 8009eee:	079b      	lsls	r3, r3, #30
 8009ef0:	f100 8105 	bmi.w	800a0fe <_printf_float+0x462>
 8009ef4:	68e0      	ldr	r0, [r4, #12]
 8009ef6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ef8:	4298      	cmp	r0, r3
 8009efa:	bfb8      	it	lt
 8009efc:	4618      	movlt	r0, r3
 8009efe:	e730      	b.n	8009d62 <_printf_float+0xc6>
 8009f00:	2301      	movs	r3, #1
 8009f02:	464a      	mov	r2, r9
 8009f04:	4631      	mov	r1, r6
 8009f06:	4628      	mov	r0, r5
 8009f08:	47b8      	blx	r7
 8009f0a:	3001      	adds	r0, #1
 8009f0c:	f43f af27 	beq.w	8009d5e <_printf_float+0xc2>
 8009f10:	f108 0801 	add.w	r8, r8, #1
 8009f14:	e7e6      	b.n	8009ee4 <_printf_float+0x248>
 8009f16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	dc39      	bgt.n	8009f90 <_printf_float+0x2f4>
 8009f1c:	4a1b      	ldr	r2, [pc, #108]	; (8009f8c <_printf_float+0x2f0>)
 8009f1e:	2301      	movs	r3, #1
 8009f20:	4631      	mov	r1, r6
 8009f22:	4628      	mov	r0, r5
 8009f24:	47b8      	blx	r7
 8009f26:	3001      	adds	r0, #1
 8009f28:	f43f af19 	beq.w	8009d5e <_printf_float+0xc2>
 8009f2c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009f30:	4313      	orrs	r3, r2
 8009f32:	d102      	bne.n	8009f3a <_printf_float+0x29e>
 8009f34:	6823      	ldr	r3, [r4, #0]
 8009f36:	07d9      	lsls	r1, r3, #31
 8009f38:	d5d8      	bpl.n	8009eec <_printf_float+0x250>
 8009f3a:	ee18 3a10 	vmov	r3, s16
 8009f3e:	4652      	mov	r2, sl
 8009f40:	4631      	mov	r1, r6
 8009f42:	4628      	mov	r0, r5
 8009f44:	47b8      	blx	r7
 8009f46:	3001      	adds	r0, #1
 8009f48:	f43f af09 	beq.w	8009d5e <_printf_float+0xc2>
 8009f4c:	f04f 0900 	mov.w	r9, #0
 8009f50:	f104 0a1a 	add.w	sl, r4, #26
 8009f54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f56:	425b      	negs	r3, r3
 8009f58:	454b      	cmp	r3, r9
 8009f5a:	dc01      	bgt.n	8009f60 <_printf_float+0x2c4>
 8009f5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f5e:	e792      	b.n	8009e86 <_printf_float+0x1ea>
 8009f60:	2301      	movs	r3, #1
 8009f62:	4652      	mov	r2, sl
 8009f64:	4631      	mov	r1, r6
 8009f66:	4628      	mov	r0, r5
 8009f68:	47b8      	blx	r7
 8009f6a:	3001      	adds	r0, #1
 8009f6c:	f43f aef7 	beq.w	8009d5e <_printf_float+0xc2>
 8009f70:	f109 0901 	add.w	r9, r9, #1
 8009f74:	e7ee      	b.n	8009f54 <_printf_float+0x2b8>
 8009f76:	bf00      	nop
 8009f78:	7fefffff 	.word	0x7fefffff
 8009f7c:	0800e074 	.word	0x0800e074
 8009f80:	0800e078 	.word	0x0800e078
 8009f84:	0800e080 	.word	0x0800e080
 8009f88:	0800e07c 	.word	0x0800e07c
 8009f8c:	0800e341 	.word	0x0800e341
 8009f90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009f92:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009f94:	429a      	cmp	r2, r3
 8009f96:	bfa8      	it	ge
 8009f98:	461a      	movge	r2, r3
 8009f9a:	2a00      	cmp	r2, #0
 8009f9c:	4691      	mov	r9, r2
 8009f9e:	dc37      	bgt.n	800a010 <_printf_float+0x374>
 8009fa0:	f04f 0b00 	mov.w	fp, #0
 8009fa4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009fa8:	f104 021a 	add.w	r2, r4, #26
 8009fac:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009fae:	9305      	str	r3, [sp, #20]
 8009fb0:	eba3 0309 	sub.w	r3, r3, r9
 8009fb4:	455b      	cmp	r3, fp
 8009fb6:	dc33      	bgt.n	800a020 <_printf_float+0x384>
 8009fb8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009fbc:	429a      	cmp	r2, r3
 8009fbe:	db3b      	blt.n	800a038 <_printf_float+0x39c>
 8009fc0:	6823      	ldr	r3, [r4, #0]
 8009fc2:	07da      	lsls	r2, r3, #31
 8009fc4:	d438      	bmi.n	800a038 <_printf_float+0x39c>
 8009fc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009fc8:	9a05      	ldr	r2, [sp, #20]
 8009fca:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009fcc:	1a9a      	subs	r2, r3, r2
 8009fce:	eba3 0901 	sub.w	r9, r3, r1
 8009fd2:	4591      	cmp	r9, r2
 8009fd4:	bfa8      	it	ge
 8009fd6:	4691      	movge	r9, r2
 8009fd8:	f1b9 0f00 	cmp.w	r9, #0
 8009fdc:	dc35      	bgt.n	800a04a <_printf_float+0x3ae>
 8009fde:	f04f 0800 	mov.w	r8, #0
 8009fe2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009fe6:	f104 0a1a 	add.w	sl, r4, #26
 8009fea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009fee:	1a9b      	subs	r3, r3, r2
 8009ff0:	eba3 0309 	sub.w	r3, r3, r9
 8009ff4:	4543      	cmp	r3, r8
 8009ff6:	f77f af79 	ble.w	8009eec <_printf_float+0x250>
 8009ffa:	2301      	movs	r3, #1
 8009ffc:	4652      	mov	r2, sl
 8009ffe:	4631      	mov	r1, r6
 800a000:	4628      	mov	r0, r5
 800a002:	47b8      	blx	r7
 800a004:	3001      	adds	r0, #1
 800a006:	f43f aeaa 	beq.w	8009d5e <_printf_float+0xc2>
 800a00a:	f108 0801 	add.w	r8, r8, #1
 800a00e:	e7ec      	b.n	8009fea <_printf_float+0x34e>
 800a010:	4613      	mov	r3, r2
 800a012:	4631      	mov	r1, r6
 800a014:	4642      	mov	r2, r8
 800a016:	4628      	mov	r0, r5
 800a018:	47b8      	blx	r7
 800a01a:	3001      	adds	r0, #1
 800a01c:	d1c0      	bne.n	8009fa0 <_printf_float+0x304>
 800a01e:	e69e      	b.n	8009d5e <_printf_float+0xc2>
 800a020:	2301      	movs	r3, #1
 800a022:	4631      	mov	r1, r6
 800a024:	4628      	mov	r0, r5
 800a026:	9205      	str	r2, [sp, #20]
 800a028:	47b8      	blx	r7
 800a02a:	3001      	adds	r0, #1
 800a02c:	f43f ae97 	beq.w	8009d5e <_printf_float+0xc2>
 800a030:	9a05      	ldr	r2, [sp, #20]
 800a032:	f10b 0b01 	add.w	fp, fp, #1
 800a036:	e7b9      	b.n	8009fac <_printf_float+0x310>
 800a038:	ee18 3a10 	vmov	r3, s16
 800a03c:	4652      	mov	r2, sl
 800a03e:	4631      	mov	r1, r6
 800a040:	4628      	mov	r0, r5
 800a042:	47b8      	blx	r7
 800a044:	3001      	adds	r0, #1
 800a046:	d1be      	bne.n	8009fc6 <_printf_float+0x32a>
 800a048:	e689      	b.n	8009d5e <_printf_float+0xc2>
 800a04a:	9a05      	ldr	r2, [sp, #20]
 800a04c:	464b      	mov	r3, r9
 800a04e:	4442      	add	r2, r8
 800a050:	4631      	mov	r1, r6
 800a052:	4628      	mov	r0, r5
 800a054:	47b8      	blx	r7
 800a056:	3001      	adds	r0, #1
 800a058:	d1c1      	bne.n	8009fde <_printf_float+0x342>
 800a05a:	e680      	b.n	8009d5e <_printf_float+0xc2>
 800a05c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a05e:	2a01      	cmp	r2, #1
 800a060:	dc01      	bgt.n	800a066 <_printf_float+0x3ca>
 800a062:	07db      	lsls	r3, r3, #31
 800a064:	d538      	bpl.n	800a0d8 <_printf_float+0x43c>
 800a066:	2301      	movs	r3, #1
 800a068:	4642      	mov	r2, r8
 800a06a:	4631      	mov	r1, r6
 800a06c:	4628      	mov	r0, r5
 800a06e:	47b8      	blx	r7
 800a070:	3001      	adds	r0, #1
 800a072:	f43f ae74 	beq.w	8009d5e <_printf_float+0xc2>
 800a076:	ee18 3a10 	vmov	r3, s16
 800a07a:	4652      	mov	r2, sl
 800a07c:	4631      	mov	r1, r6
 800a07e:	4628      	mov	r0, r5
 800a080:	47b8      	blx	r7
 800a082:	3001      	adds	r0, #1
 800a084:	f43f ae6b 	beq.w	8009d5e <_printf_float+0xc2>
 800a088:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a08c:	2200      	movs	r2, #0
 800a08e:	2300      	movs	r3, #0
 800a090:	f7f6 fd2a 	bl	8000ae8 <__aeabi_dcmpeq>
 800a094:	b9d8      	cbnz	r0, 800a0ce <_printf_float+0x432>
 800a096:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a098:	f108 0201 	add.w	r2, r8, #1
 800a09c:	3b01      	subs	r3, #1
 800a09e:	4631      	mov	r1, r6
 800a0a0:	4628      	mov	r0, r5
 800a0a2:	47b8      	blx	r7
 800a0a4:	3001      	adds	r0, #1
 800a0a6:	d10e      	bne.n	800a0c6 <_printf_float+0x42a>
 800a0a8:	e659      	b.n	8009d5e <_printf_float+0xc2>
 800a0aa:	2301      	movs	r3, #1
 800a0ac:	4652      	mov	r2, sl
 800a0ae:	4631      	mov	r1, r6
 800a0b0:	4628      	mov	r0, r5
 800a0b2:	47b8      	blx	r7
 800a0b4:	3001      	adds	r0, #1
 800a0b6:	f43f ae52 	beq.w	8009d5e <_printf_float+0xc2>
 800a0ba:	f108 0801 	add.w	r8, r8, #1
 800a0be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0c0:	3b01      	subs	r3, #1
 800a0c2:	4543      	cmp	r3, r8
 800a0c4:	dcf1      	bgt.n	800a0aa <_printf_float+0x40e>
 800a0c6:	464b      	mov	r3, r9
 800a0c8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a0cc:	e6dc      	b.n	8009e88 <_printf_float+0x1ec>
 800a0ce:	f04f 0800 	mov.w	r8, #0
 800a0d2:	f104 0a1a 	add.w	sl, r4, #26
 800a0d6:	e7f2      	b.n	800a0be <_printf_float+0x422>
 800a0d8:	2301      	movs	r3, #1
 800a0da:	4642      	mov	r2, r8
 800a0dc:	e7df      	b.n	800a09e <_printf_float+0x402>
 800a0de:	2301      	movs	r3, #1
 800a0e0:	464a      	mov	r2, r9
 800a0e2:	4631      	mov	r1, r6
 800a0e4:	4628      	mov	r0, r5
 800a0e6:	47b8      	blx	r7
 800a0e8:	3001      	adds	r0, #1
 800a0ea:	f43f ae38 	beq.w	8009d5e <_printf_float+0xc2>
 800a0ee:	f108 0801 	add.w	r8, r8, #1
 800a0f2:	68e3      	ldr	r3, [r4, #12]
 800a0f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a0f6:	1a5b      	subs	r3, r3, r1
 800a0f8:	4543      	cmp	r3, r8
 800a0fa:	dcf0      	bgt.n	800a0de <_printf_float+0x442>
 800a0fc:	e6fa      	b.n	8009ef4 <_printf_float+0x258>
 800a0fe:	f04f 0800 	mov.w	r8, #0
 800a102:	f104 0919 	add.w	r9, r4, #25
 800a106:	e7f4      	b.n	800a0f2 <_printf_float+0x456>

0800a108 <_printf_common>:
 800a108:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a10c:	4616      	mov	r6, r2
 800a10e:	4699      	mov	r9, r3
 800a110:	688a      	ldr	r2, [r1, #8]
 800a112:	690b      	ldr	r3, [r1, #16]
 800a114:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a118:	4293      	cmp	r3, r2
 800a11a:	bfb8      	it	lt
 800a11c:	4613      	movlt	r3, r2
 800a11e:	6033      	str	r3, [r6, #0]
 800a120:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a124:	4607      	mov	r7, r0
 800a126:	460c      	mov	r4, r1
 800a128:	b10a      	cbz	r2, 800a12e <_printf_common+0x26>
 800a12a:	3301      	adds	r3, #1
 800a12c:	6033      	str	r3, [r6, #0]
 800a12e:	6823      	ldr	r3, [r4, #0]
 800a130:	0699      	lsls	r1, r3, #26
 800a132:	bf42      	ittt	mi
 800a134:	6833      	ldrmi	r3, [r6, #0]
 800a136:	3302      	addmi	r3, #2
 800a138:	6033      	strmi	r3, [r6, #0]
 800a13a:	6825      	ldr	r5, [r4, #0]
 800a13c:	f015 0506 	ands.w	r5, r5, #6
 800a140:	d106      	bne.n	800a150 <_printf_common+0x48>
 800a142:	f104 0a19 	add.w	sl, r4, #25
 800a146:	68e3      	ldr	r3, [r4, #12]
 800a148:	6832      	ldr	r2, [r6, #0]
 800a14a:	1a9b      	subs	r3, r3, r2
 800a14c:	42ab      	cmp	r3, r5
 800a14e:	dc26      	bgt.n	800a19e <_printf_common+0x96>
 800a150:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a154:	1e13      	subs	r3, r2, #0
 800a156:	6822      	ldr	r2, [r4, #0]
 800a158:	bf18      	it	ne
 800a15a:	2301      	movne	r3, #1
 800a15c:	0692      	lsls	r2, r2, #26
 800a15e:	d42b      	bmi.n	800a1b8 <_printf_common+0xb0>
 800a160:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a164:	4649      	mov	r1, r9
 800a166:	4638      	mov	r0, r7
 800a168:	47c0      	blx	r8
 800a16a:	3001      	adds	r0, #1
 800a16c:	d01e      	beq.n	800a1ac <_printf_common+0xa4>
 800a16e:	6823      	ldr	r3, [r4, #0]
 800a170:	68e5      	ldr	r5, [r4, #12]
 800a172:	6832      	ldr	r2, [r6, #0]
 800a174:	f003 0306 	and.w	r3, r3, #6
 800a178:	2b04      	cmp	r3, #4
 800a17a:	bf08      	it	eq
 800a17c:	1aad      	subeq	r5, r5, r2
 800a17e:	68a3      	ldr	r3, [r4, #8]
 800a180:	6922      	ldr	r2, [r4, #16]
 800a182:	bf0c      	ite	eq
 800a184:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a188:	2500      	movne	r5, #0
 800a18a:	4293      	cmp	r3, r2
 800a18c:	bfc4      	itt	gt
 800a18e:	1a9b      	subgt	r3, r3, r2
 800a190:	18ed      	addgt	r5, r5, r3
 800a192:	2600      	movs	r6, #0
 800a194:	341a      	adds	r4, #26
 800a196:	42b5      	cmp	r5, r6
 800a198:	d11a      	bne.n	800a1d0 <_printf_common+0xc8>
 800a19a:	2000      	movs	r0, #0
 800a19c:	e008      	b.n	800a1b0 <_printf_common+0xa8>
 800a19e:	2301      	movs	r3, #1
 800a1a0:	4652      	mov	r2, sl
 800a1a2:	4649      	mov	r1, r9
 800a1a4:	4638      	mov	r0, r7
 800a1a6:	47c0      	blx	r8
 800a1a8:	3001      	adds	r0, #1
 800a1aa:	d103      	bne.n	800a1b4 <_printf_common+0xac>
 800a1ac:	f04f 30ff 	mov.w	r0, #4294967295
 800a1b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1b4:	3501      	adds	r5, #1
 800a1b6:	e7c6      	b.n	800a146 <_printf_common+0x3e>
 800a1b8:	18e1      	adds	r1, r4, r3
 800a1ba:	1c5a      	adds	r2, r3, #1
 800a1bc:	2030      	movs	r0, #48	; 0x30
 800a1be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a1c2:	4422      	add	r2, r4
 800a1c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a1c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a1cc:	3302      	adds	r3, #2
 800a1ce:	e7c7      	b.n	800a160 <_printf_common+0x58>
 800a1d0:	2301      	movs	r3, #1
 800a1d2:	4622      	mov	r2, r4
 800a1d4:	4649      	mov	r1, r9
 800a1d6:	4638      	mov	r0, r7
 800a1d8:	47c0      	blx	r8
 800a1da:	3001      	adds	r0, #1
 800a1dc:	d0e6      	beq.n	800a1ac <_printf_common+0xa4>
 800a1de:	3601      	adds	r6, #1
 800a1e0:	e7d9      	b.n	800a196 <_printf_common+0x8e>
	...

0800a1e4 <_printf_i>:
 800a1e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a1e8:	7e0f      	ldrb	r7, [r1, #24]
 800a1ea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a1ec:	2f78      	cmp	r7, #120	; 0x78
 800a1ee:	4691      	mov	r9, r2
 800a1f0:	4680      	mov	r8, r0
 800a1f2:	460c      	mov	r4, r1
 800a1f4:	469a      	mov	sl, r3
 800a1f6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a1fa:	d807      	bhi.n	800a20c <_printf_i+0x28>
 800a1fc:	2f62      	cmp	r7, #98	; 0x62
 800a1fe:	d80a      	bhi.n	800a216 <_printf_i+0x32>
 800a200:	2f00      	cmp	r7, #0
 800a202:	f000 80d8 	beq.w	800a3b6 <_printf_i+0x1d2>
 800a206:	2f58      	cmp	r7, #88	; 0x58
 800a208:	f000 80a3 	beq.w	800a352 <_printf_i+0x16e>
 800a20c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a210:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a214:	e03a      	b.n	800a28c <_printf_i+0xa8>
 800a216:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a21a:	2b15      	cmp	r3, #21
 800a21c:	d8f6      	bhi.n	800a20c <_printf_i+0x28>
 800a21e:	a101      	add	r1, pc, #4	; (adr r1, 800a224 <_printf_i+0x40>)
 800a220:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a224:	0800a27d 	.word	0x0800a27d
 800a228:	0800a291 	.word	0x0800a291
 800a22c:	0800a20d 	.word	0x0800a20d
 800a230:	0800a20d 	.word	0x0800a20d
 800a234:	0800a20d 	.word	0x0800a20d
 800a238:	0800a20d 	.word	0x0800a20d
 800a23c:	0800a291 	.word	0x0800a291
 800a240:	0800a20d 	.word	0x0800a20d
 800a244:	0800a20d 	.word	0x0800a20d
 800a248:	0800a20d 	.word	0x0800a20d
 800a24c:	0800a20d 	.word	0x0800a20d
 800a250:	0800a39d 	.word	0x0800a39d
 800a254:	0800a2c1 	.word	0x0800a2c1
 800a258:	0800a37f 	.word	0x0800a37f
 800a25c:	0800a20d 	.word	0x0800a20d
 800a260:	0800a20d 	.word	0x0800a20d
 800a264:	0800a3bf 	.word	0x0800a3bf
 800a268:	0800a20d 	.word	0x0800a20d
 800a26c:	0800a2c1 	.word	0x0800a2c1
 800a270:	0800a20d 	.word	0x0800a20d
 800a274:	0800a20d 	.word	0x0800a20d
 800a278:	0800a387 	.word	0x0800a387
 800a27c:	682b      	ldr	r3, [r5, #0]
 800a27e:	1d1a      	adds	r2, r3, #4
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	602a      	str	r2, [r5, #0]
 800a284:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a288:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a28c:	2301      	movs	r3, #1
 800a28e:	e0a3      	b.n	800a3d8 <_printf_i+0x1f4>
 800a290:	6820      	ldr	r0, [r4, #0]
 800a292:	6829      	ldr	r1, [r5, #0]
 800a294:	0606      	lsls	r6, r0, #24
 800a296:	f101 0304 	add.w	r3, r1, #4
 800a29a:	d50a      	bpl.n	800a2b2 <_printf_i+0xce>
 800a29c:	680e      	ldr	r6, [r1, #0]
 800a29e:	602b      	str	r3, [r5, #0]
 800a2a0:	2e00      	cmp	r6, #0
 800a2a2:	da03      	bge.n	800a2ac <_printf_i+0xc8>
 800a2a4:	232d      	movs	r3, #45	; 0x2d
 800a2a6:	4276      	negs	r6, r6
 800a2a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a2ac:	485e      	ldr	r0, [pc, #376]	; (800a428 <_printf_i+0x244>)
 800a2ae:	230a      	movs	r3, #10
 800a2b0:	e019      	b.n	800a2e6 <_printf_i+0x102>
 800a2b2:	680e      	ldr	r6, [r1, #0]
 800a2b4:	602b      	str	r3, [r5, #0]
 800a2b6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a2ba:	bf18      	it	ne
 800a2bc:	b236      	sxthne	r6, r6
 800a2be:	e7ef      	b.n	800a2a0 <_printf_i+0xbc>
 800a2c0:	682b      	ldr	r3, [r5, #0]
 800a2c2:	6820      	ldr	r0, [r4, #0]
 800a2c4:	1d19      	adds	r1, r3, #4
 800a2c6:	6029      	str	r1, [r5, #0]
 800a2c8:	0601      	lsls	r1, r0, #24
 800a2ca:	d501      	bpl.n	800a2d0 <_printf_i+0xec>
 800a2cc:	681e      	ldr	r6, [r3, #0]
 800a2ce:	e002      	b.n	800a2d6 <_printf_i+0xf2>
 800a2d0:	0646      	lsls	r6, r0, #25
 800a2d2:	d5fb      	bpl.n	800a2cc <_printf_i+0xe8>
 800a2d4:	881e      	ldrh	r6, [r3, #0]
 800a2d6:	4854      	ldr	r0, [pc, #336]	; (800a428 <_printf_i+0x244>)
 800a2d8:	2f6f      	cmp	r7, #111	; 0x6f
 800a2da:	bf0c      	ite	eq
 800a2dc:	2308      	moveq	r3, #8
 800a2de:	230a      	movne	r3, #10
 800a2e0:	2100      	movs	r1, #0
 800a2e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a2e6:	6865      	ldr	r5, [r4, #4]
 800a2e8:	60a5      	str	r5, [r4, #8]
 800a2ea:	2d00      	cmp	r5, #0
 800a2ec:	bfa2      	ittt	ge
 800a2ee:	6821      	ldrge	r1, [r4, #0]
 800a2f0:	f021 0104 	bicge.w	r1, r1, #4
 800a2f4:	6021      	strge	r1, [r4, #0]
 800a2f6:	b90e      	cbnz	r6, 800a2fc <_printf_i+0x118>
 800a2f8:	2d00      	cmp	r5, #0
 800a2fa:	d04d      	beq.n	800a398 <_printf_i+0x1b4>
 800a2fc:	4615      	mov	r5, r2
 800a2fe:	fbb6 f1f3 	udiv	r1, r6, r3
 800a302:	fb03 6711 	mls	r7, r3, r1, r6
 800a306:	5dc7      	ldrb	r7, [r0, r7]
 800a308:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a30c:	4637      	mov	r7, r6
 800a30e:	42bb      	cmp	r3, r7
 800a310:	460e      	mov	r6, r1
 800a312:	d9f4      	bls.n	800a2fe <_printf_i+0x11a>
 800a314:	2b08      	cmp	r3, #8
 800a316:	d10b      	bne.n	800a330 <_printf_i+0x14c>
 800a318:	6823      	ldr	r3, [r4, #0]
 800a31a:	07de      	lsls	r6, r3, #31
 800a31c:	d508      	bpl.n	800a330 <_printf_i+0x14c>
 800a31e:	6923      	ldr	r3, [r4, #16]
 800a320:	6861      	ldr	r1, [r4, #4]
 800a322:	4299      	cmp	r1, r3
 800a324:	bfde      	ittt	le
 800a326:	2330      	movle	r3, #48	; 0x30
 800a328:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a32c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a330:	1b52      	subs	r2, r2, r5
 800a332:	6122      	str	r2, [r4, #16]
 800a334:	f8cd a000 	str.w	sl, [sp]
 800a338:	464b      	mov	r3, r9
 800a33a:	aa03      	add	r2, sp, #12
 800a33c:	4621      	mov	r1, r4
 800a33e:	4640      	mov	r0, r8
 800a340:	f7ff fee2 	bl	800a108 <_printf_common>
 800a344:	3001      	adds	r0, #1
 800a346:	d14c      	bne.n	800a3e2 <_printf_i+0x1fe>
 800a348:	f04f 30ff 	mov.w	r0, #4294967295
 800a34c:	b004      	add	sp, #16
 800a34e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a352:	4835      	ldr	r0, [pc, #212]	; (800a428 <_printf_i+0x244>)
 800a354:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a358:	6829      	ldr	r1, [r5, #0]
 800a35a:	6823      	ldr	r3, [r4, #0]
 800a35c:	f851 6b04 	ldr.w	r6, [r1], #4
 800a360:	6029      	str	r1, [r5, #0]
 800a362:	061d      	lsls	r5, r3, #24
 800a364:	d514      	bpl.n	800a390 <_printf_i+0x1ac>
 800a366:	07df      	lsls	r7, r3, #31
 800a368:	bf44      	itt	mi
 800a36a:	f043 0320 	orrmi.w	r3, r3, #32
 800a36e:	6023      	strmi	r3, [r4, #0]
 800a370:	b91e      	cbnz	r6, 800a37a <_printf_i+0x196>
 800a372:	6823      	ldr	r3, [r4, #0]
 800a374:	f023 0320 	bic.w	r3, r3, #32
 800a378:	6023      	str	r3, [r4, #0]
 800a37a:	2310      	movs	r3, #16
 800a37c:	e7b0      	b.n	800a2e0 <_printf_i+0xfc>
 800a37e:	6823      	ldr	r3, [r4, #0]
 800a380:	f043 0320 	orr.w	r3, r3, #32
 800a384:	6023      	str	r3, [r4, #0]
 800a386:	2378      	movs	r3, #120	; 0x78
 800a388:	4828      	ldr	r0, [pc, #160]	; (800a42c <_printf_i+0x248>)
 800a38a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a38e:	e7e3      	b.n	800a358 <_printf_i+0x174>
 800a390:	0659      	lsls	r1, r3, #25
 800a392:	bf48      	it	mi
 800a394:	b2b6      	uxthmi	r6, r6
 800a396:	e7e6      	b.n	800a366 <_printf_i+0x182>
 800a398:	4615      	mov	r5, r2
 800a39a:	e7bb      	b.n	800a314 <_printf_i+0x130>
 800a39c:	682b      	ldr	r3, [r5, #0]
 800a39e:	6826      	ldr	r6, [r4, #0]
 800a3a0:	6961      	ldr	r1, [r4, #20]
 800a3a2:	1d18      	adds	r0, r3, #4
 800a3a4:	6028      	str	r0, [r5, #0]
 800a3a6:	0635      	lsls	r5, r6, #24
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	d501      	bpl.n	800a3b0 <_printf_i+0x1cc>
 800a3ac:	6019      	str	r1, [r3, #0]
 800a3ae:	e002      	b.n	800a3b6 <_printf_i+0x1d2>
 800a3b0:	0670      	lsls	r0, r6, #25
 800a3b2:	d5fb      	bpl.n	800a3ac <_printf_i+0x1c8>
 800a3b4:	8019      	strh	r1, [r3, #0]
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	6123      	str	r3, [r4, #16]
 800a3ba:	4615      	mov	r5, r2
 800a3bc:	e7ba      	b.n	800a334 <_printf_i+0x150>
 800a3be:	682b      	ldr	r3, [r5, #0]
 800a3c0:	1d1a      	adds	r2, r3, #4
 800a3c2:	602a      	str	r2, [r5, #0]
 800a3c4:	681d      	ldr	r5, [r3, #0]
 800a3c6:	6862      	ldr	r2, [r4, #4]
 800a3c8:	2100      	movs	r1, #0
 800a3ca:	4628      	mov	r0, r5
 800a3cc:	f7f5 ff18 	bl	8000200 <memchr>
 800a3d0:	b108      	cbz	r0, 800a3d6 <_printf_i+0x1f2>
 800a3d2:	1b40      	subs	r0, r0, r5
 800a3d4:	6060      	str	r0, [r4, #4]
 800a3d6:	6863      	ldr	r3, [r4, #4]
 800a3d8:	6123      	str	r3, [r4, #16]
 800a3da:	2300      	movs	r3, #0
 800a3dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a3e0:	e7a8      	b.n	800a334 <_printf_i+0x150>
 800a3e2:	6923      	ldr	r3, [r4, #16]
 800a3e4:	462a      	mov	r2, r5
 800a3e6:	4649      	mov	r1, r9
 800a3e8:	4640      	mov	r0, r8
 800a3ea:	47d0      	blx	sl
 800a3ec:	3001      	adds	r0, #1
 800a3ee:	d0ab      	beq.n	800a348 <_printf_i+0x164>
 800a3f0:	6823      	ldr	r3, [r4, #0]
 800a3f2:	079b      	lsls	r3, r3, #30
 800a3f4:	d413      	bmi.n	800a41e <_printf_i+0x23a>
 800a3f6:	68e0      	ldr	r0, [r4, #12]
 800a3f8:	9b03      	ldr	r3, [sp, #12]
 800a3fa:	4298      	cmp	r0, r3
 800a3fc:	bfb8      	it	lt
 800a3fe:	4618      	movlt	r0, r3
 800a400:	e7a4      	b.n	800a34c <_printf_i+0x168>
 800a402:	2301      	movs	r3, #1
 800a404:	4632      	mov	r2, r6
 800a406:	4649      	mov	r1, r9
 800a408:	4640      	mov	r0, r8
 800a40a:	47d0      	blx	sl
 800a40c:	3001      	adds	r0, #1
 800a40e:	d09b      	beq.n	800a348 <_printf_i+0x164>
 800a410:	3501      	adds	r5, #1
 800a412:	68e3      	ldr	r3, [r4, #12]
 800a414:	9903      	ldr	r1, [sp, #12]
 800a416:	1a5b      	subs	r3, r3, r1
 800a418:	42ab      	cmp	r3, r5
 800a41a:	dcf2      	bgt.n	800a402 <_printf_i+0x21e>
 800a41c:	e7eb      	b.n	800a3f6 <_printf_i+0x212>
 800a41e:	2500      	movs	r5, #0
 800a420:	f104 0619 	add.w	r6, r4, #25
 800a424:	e7f5      	b.n	800a412 <_printf_i+0x22e>
 800a426:	bf00      	nop
 800a428:	0800e084 	.word	0x0800e084
 800a42c:	0800e095 	.word	0x0800e095

0800a430 <siprintf>:
 800a430:	b40e      	push	{r1, r2, r3}
 800a432:	b500      	push	{lr}
 800a434:	b09c      	sub	sp, #112	; 0x70
 800a436:	ab1d      	add	r3, sp, #116	; 0x74
 800a438:	9002      	str	r0, [sp, #8]
 800a43a:	9006      	str	r0, [sp, #24]
 800a43c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a440:	4809      	ldr	r0, [pc, #36]	; (800a468 <siprintf+0x38>)
 800a442:	9107      	str	r1, [sp, #28]
 800a444:	9104      	str	r1, [sp, #16]
 800a446:	4909      	ldr	r1, [pc, #36]	; (800a46c <siprintf+0x3c>)
 800a448:	f853 2b04 	ldr.w	r2, [r3], #4
 800a44c:	9105      	str	r1, [sp, #20]
 800a44e:	6800      	ldr	r0, [r0, #0]
 800a450:	9301      	str	r3, [sp, #4]
 800a452:	a902      	add	r1, sp, #8
 800a454:	f001 fcac 	bl	800bdb0 <_svfiprintf_r>
 800a458:	9b02      	ldr	r3, [sp, #8]
 800a45a:	2200      	movs	r2, #0
 800a45c:	701a      	strb	r2, [r3, #0]
 800a45e:	b01c      	add	sp, #112	; 0x70
 800a460:	f85d eb04 	ldr.w	lr, [sp], #4
 800a464:	b003      	add	sp, #12
 800a466:	4770      	bx	lr
 800a468:	20000020 	.word	0x20000020
 800a46c:	ffff0208 	.word	0xffff0208

0800a470 <siscanf>:
 800a470:	b40e      	push	{r1, r2, r3}
 800a472:	b510      	push	{r4, lr}
 800a474:	b09f      	sub	sp, #124	; 0x7c
 800a476:	ac21      	add	r4, sp, #132	; 0x84
 800a478:	f44f 7101 	mov.w	r1, #516	; 0x204
 800a47c:	f854 2b04 	ldr.w	r2, [r4], #4
 800a480:	9201      	str	r2, [sp, #4]
 800a482:	f8ad 101c 	strh.w	r1, [sp, #28]
 800a486:	9004      	str	r0, [sp, #16]
 800a488:	9008      	str	r0, [sp, #32]
 800a48a:	f7f5 feab 	bl	80001e4 <strlen>
 800a48e:	4b0c      	ldr	r3, [pc, #48]	; (800a4c0 <siscanf+0x50>)
 800a490:	9005      	str	r0, [sp, #20]
 800a492:	9009      	str	r0, [sp, #36]	; 0x24
 800a494:	930d      	str	r3, [sp, #52]	; 0x34
 800a496:	480b      	ldr	r0, [pc, #44]	; (800a4c4 <siscanf+0x54>)
 800a498:	9a01      	ldr	r2, [sp, #4]
 800a49a:	6800      	ldr	r0, [r0, #0]
 800a49c:	9403      	str	r4, [sp, #12]
 800a49e:	2300      	movs	r3, #0
 800a4a0:	9311      	str	r3, [sp, #68]	; 0x44
 800a4a2:	9316      	str	r3, [sp, #88]	; 0x58
 800a4a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a4a8:	f8ad 301e 	strh.w	r3, [sp, #30]
 800a4ac:	a904      	add	r1, sp, #16
 800a4ae:	4623      	mov	r3, r4
 800a4b0:	f001 fdd8 	bl	800c064 <__ssvfiscanf_r>
 800a4b4:	b01f      	add	sp, #124	; 0x7c
 800a4b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4ba:	b003      	add	sp, #12
 800a4bc:	4770      	bx	lr
 800a4be:	bf00      	nop
 800a4c0:	0800a4eb 	.word	0x0800a4eb
 800a4c4:	20000020 	.word	0x20000020

0800a4c8 <__sread>:
 800a4c8:	b510      	push	{r4, lr}
 800a4ca:	460c      	mov	r4, r1
 800a4cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4d0:	f002 f9ec 	bl	800c8ac <_read_r>
 800a4d4:	2800      	cmp	r0, #0
 800a4d6:	bfab      	itete	ge
 800a4d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a4da:	89a3      	ldrhlt	r3, [r4, #12]
 800a4dc:	181b      	addge	r3, r3, r0
 800a4de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a4e2:	bfac      	ite	ge
 800a4e4:	6563      	strge	r3, [r4, #84]	; 0x54
 800a4e6:	81a3      	strhlt	r3, [r4, #12]
 800a4e8:	bd10      	pop	{r4, pc}

0800a4ea <__seofread>:
 800a4ea:	2000      	movs	r0, #0
 800a4ec:	4770      	bx	lr

0800a4ee <__swrite>:
 800a4ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4f2:	461f      	mov	r7, r3
 800a4f4:	898b      	ldrh	r3, [r1, #12]
 800a4f6:	05db      	lsls	r3, r3, #23
 800a4f8:	4605      	mov	r5, r0
 800a4fa:	460c      	mov	r4, r1
 800a4fc:	4616      	mov	r6, r2
 800a4fe:	d505      	bpl.n	800a50c <__swrite+0x1e>
 800a500:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a504:	2302      	movs	r3, #2
 800a506:	2200      	movs	r2, #0
 800a508:	f000 ff62 	bl	800b3d0 <_lseek_r>
 800a50c:	89a3      	ldrh	r3, [r4, #12]
 800a50e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a512:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a516:	81a3      	strh	r3, [r4, #12]
 800a518:	4632      	mov	r2, r6
 800a51a:	463b      	mov	r3, r7
 800a51c:	4628      	mov	r0, r5
 800a51e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a522:	f000 b885 	b.w	800a630 <_write_r>

0800a526 <__sseek>:
 800a526:	b510      	push	{r4, lr}
 800a528:	460c      	mov	r4, r1
 800a52a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a52e:	f000 ff4f 	bl	800b3d0 <_lseek_r>
 800a532:	1c43      	adds	r3, r0, #1
 800a534:	89a3      	ldrh	r3, [r4, #12]
 800a536:	bf15      	itete	ne
 800a538:	6560      	strne	r0, [r4, #84]	; 0x54
 800a53a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a53e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a542:	81a3      	strheq	r3, [r4, #12]
 800a544:	bf18      	it	ne
 800a546:	81a3      	strhne	r3, [r4, #12]
 800a548:	bd10      	pop	{r4, pc}

0800a54a <__sclose>:
 800a54a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a54e:	f000 b89f 	b.w	800a690 <_close_r>

0800a552 <strncpy>:
 800a552:	b510      	push	{r4, lr}
 800a554:	3901      	subs	r1, #1
 800a556:	4603      	mov	r3, r0
 800a558:	b132      	cbz	r2, 800a568 <strncpy+0x16>
 800a55a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a55e:	f803 4b01 	strb.w	r4, [r3], #1
 800a562:	3a01      	subs	r2, #1
 800a564:	2c00      	cmp	r4, #0
 800a566:	d1f7      	bne.n	800a558 <strncpy+0x6>
 800a568:	441a      	add	r2, r3
 800a56a:	2100      	movs	r1, #0
 800a56c:	4293      	cmp	r3, r2
 800a56e:	d100      	bne.n	800a572 <strncpy+0x20>
 800a570:	bd10      	pop	{r4, pc}
 800a572:	f803 1b01 	strb.w	r1, [r3], #1
 800a576:	e7f9      	b.n	800a56c <strncpy+0x1a>

0800a578 <strtok>:
 800a578:	4b16      	ldr	r3, [pc, #88]	; (800a5d4 <strtok+0x5c>)
 800a57a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a57c:	681e      	ldr	r6, [r3, #0]
 800a57e:	6db4      	ldr	r4, [r6, #88]	; 0x58
 800a580:	4605      	mov	r5, r0
 800a582:	b9fc      	cbnz	r4, 800a5c4 <strtok+0x4c>
 800a584:	2050      	movs	r0, #80	; 0x50
 800a586:	9101      	str	r1, [sp, #4]
 800a588:	f000 ff34 	bl	800b3f4 <malloc>
 800a58c:	9901      	ldr	r1, [sp, #4]
 800a58e:	65b0      	str	r0, [r6, #88]	; 0x58
 800a590:	4602      	mov	r2, r0
 800a592:	b920      	cbnz	r0, 800a59e <strtok+0x26>
 800a594:	4b10      	ldr	r3, [pc, #64]	; (800a5d8 <strtok+0x60>)
 800a596:	4811      	ldr	r0, [pc, #68]	; (800a5dc <strtok+0x64>)
 800a598:	2157      	movs	r1, #87	; 0x57
 800a59a:	f000 f85b 	bl	800a654 <__assert_func>
 800a59e:	e9c0 4400 	strd	r4, r4, [r0]
 800a5a2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800a5a6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800a5aa:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800a5ae:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800a5b2:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800a5b6:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800a5ba:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800a5be:	6184      	str	r4, [r0, #24]
 800a5c0:	7704      	strb	r4, [r0, #28]
 800a5c2:	6244      	str	r4, [r0, #36]	; 0x24
 800a5c4:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800a5c6:	2301      	movs	r3, #1
 800a5c8:	4628      	mov	r0, r5
 800a5ca:	b002      	add	sp, #8
 800a5cc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a5d0:	f000 b806 	b.w	800a5e0 <__strtok_r>
 800a5d4:	20000020 	.word	0x20000020
 800a5d8:	0800e0a6 	.word	0x0800e0a6
 800a5dc:	0800e0bd 	.word	0x0800e0bd

0800a5e0 <__strtok_r>:
 800a5e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a5e2:	b908      	cbnz	r0, 800a5e8 <__strtok_r+0x8>
 800a5e4:	6810      	ldr	r0, [r2, #0]
 800a5e6:	b188      	cbz	r0, 800a60c <__strtok_r+0x2c>
 800a5e8:	4604      	mov	r4, r0
 800a5ea:	4620      	mov	r0, r4
 800a5ec:	f814 5b01 	ldrb.w	r5, [r4], #1
 800a5f0:	460f      	mov	r7, r1
 800a5f2:	f817 6b01 	ldrb.w	r6, [r7], #1
 800a5f6:	b91e      	cbnz	r6, 800a600 <__strtok_r+0x20>
 800a5f8:	b965      	cbnz	r5, 800a614 <__strtok_r+0x34>
 800a5fa:	6015      	str	r5, [r2, #0]
 800a5fc:	4628      	mov	r0, r5
 800a5fe:	e005      	b.n	800a60c <__strtok_r+0x2c>
 800a600:	42b5      	cmp	r5, r6
 800a602:	d1f6      	bne.n	800a5f2 <__strtok_r+0x12>
 800a604:	2b00      	cmp	r3, #0
 800a606:	d1f0      	bne.n	800a5ea <__strtok_r+0xa>
 800a608:	6014      	str	r4, [r2, #0]
 800a60a:	7003      	strb	r3, [r0, #0]
 800a60c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a60e:	461c      	mov	r4, r3
 800a610:	e00c      	b.n	800a62c <__strtok_r+0x4c>
 800a612:	b915      	cbnz	r5, 800a61a <__strtok_r+0x3a>
 800a614:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a618:	460e      	mov	r6, r1
 800a61a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800a61e:	42ab      	cmp	r3, r5
 800a620:	d1f7      	bne.n	800a612 <__strtok_r+0x32>
 800a622:	2b00      	cmp	r3, #0
 800a624:	d0f3      	beq.n	800a60e <__strtok_r+0x2e>
 800a626:	2300      	movs	r3, #0
 800a628:	f804 3c01 	strb.w	r3, [r4, #-1]
 800a62c:	6014      	str	r4, [r2, #0]
 800a62e:	e7ed      	b.n	800a60c <__strtok_r+0x2c>

0800a630 <_write_r>:
 800a630:	b538      	push	{r3, r4, r5, lr}
 800a632:	4d07      	ldr	r5, [pc, #28]	; (800a650 <_write_r+0x20>)
 800a634:	4604      	mov	r4, r0
 800a636:	4608      	mov	r0, r1
 800a638:	4611      	mov	r1, r2
 800a63a:	2200      	movs	r2, #0
 800a63c:	602a      	str	r2, [r5, #0]
 800a63e:	461a      	mov	r2, r3
 800a640:	f7f7 ffc9 	bl	80025d6 <_write>
 800a644:	1c43      	adds	r3, r0, #1
 800a646:	d102      	bne.n	800a64e <_write_r+0x1e>
 800a648:	682b      	ldr	r3, [r5, #0]
 800a64a:	b103      	cbz	r3, 800a64e <_write_r+0x1e>
 800a64c:	6023      	str	r3, [r4, #0]
 800a64e:	bd38      	pop	{r3, r4, r5, pc}
 800a650:	200051fc 	.word	0x200051fc

0800a654 <__assert_func>:
 800a654:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a656:	4614      	mov	r4, r2
 800a658:	461a      	mov	r2, r3
 800a65a:	4b09      	ldr	r3, [pc, #36]	; (800a680 <__assert_func+0x2c>)
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	4605      	mov	r5, r0
 800a660:	68d8      	ldr	r0, [r3, #12]
 800a662:	b14c      	cbz	r4, 800a678 <__assert_func+0x24>
 800a664:	4b07      	ldr	r3, [pc, #28]	; (800a684 <__assert_func+0x30>)
 800a666:	9100      	str	r1, [sp, #0]
 800a668:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a66c:	4906      	ldr	r1, [pc, #24]	; (800a688 <__assert_func+0x34>)
 800a66e:	462b      	mov	r3, r5
 800a670:	f000 fe98 	bl	800b3a4 <fiprintf>
 800a674:	f002 fb66 	bl	800cd44 <abort>
 800a678:	4b04      	ldr	r3, [pc, #16]	; (800a68c <__assert_func+0x38>)
 800a67a:	461c      	mov	r4, r3
 800a67c:	e7f3      	b.n	800a666 <__assert_func+0x12>
 800a67e:	bf00      	nop
 800a680:	20000020 	.word	0x20000020
 800a684:	0800e11a 	.word	0x0800e11a
 800a688:	0800e127 	.word	0x0800e127
 800a68c:	0800e155 	.word	0x0800e155

0800a690 <_close_r>:
 800a690:	b538      	push	{r3, r4, r5, lr}
 800a692:	4d06      	ldr	r5, [pc, #24]	; (800a6ac <_close_r+0x1c>)
 800a694:	2300      	movs	r3, #0
 800a696:	4604      	mov	r4, r0
 800a698:	4608      	mov	r0, r1
 800a69a:	602b      	str	r3, [r5, #0]
 800a69c:	f7f7 ffb7 	bl	800260e <_close>
 800a6a0:	1c43      	adds	r3, r0, #1
 800a6a2:	d102      	bne.n	800a6aa <_close_r+0x1a>
 800a6a4:	682b      	ldr	r3, [r5, #0]
 800a6a6:	b103      	cbz	r3, 800a6aa <_close_r+0x1a>
 800a6a8:	6023      	str	r3, [r4, #0]
 800a6aa:	bd38      	pop	{r3, r4, r5, pc}
 800a6ac:	200051fc 	.word	0x200051fc

0800a6b0 <quorem>:
 800a6b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6b4:	6903      	ldr	r3, [r0, #16]
 800a6b6:	690c      	ldr	r4, [r1, #16]
 800a6b8:	42a3      	cmp	r3, r4
 800a6ba:	4607      	mov	r7, r0
 800a6bc:	f2c0 8081 	blt.w	800a7c2 <quorem+0x112>
 800a6c0:	3c01      	subs	r4, #1
 800a6c2:	f101 0814 	add.w	r8, r1, #20
 800a6c6:	f100 0514 	add.w	r5, r0, #20
 800a6ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a6ce:	9301      	str	r3, [sp, #4]
 800a6d0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a6d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a6d8:	3301      	adds	r3, #1
 800a6da:	429a      	cmp	r2, r3
 800a6dc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a6e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a6e4:	fbb2 f6f3 	udiv	r6, r2, r3
 800a6e8:	d331      	bcc.n	800a74e <quorem+0x9e>
 800a6ea:	f04f 0e00 	mov.w	lr, #0
 800a6ee:	4640      	mov	r0, r8
 800a6f0:	46ac      	mov	ip, r5
 800a6f2:	46f2      	mov	sl, lr
 800a6f4:	f850 2b04 	ldr.w	r2, [r0], #4
 800a6f8:	b293      	uxth	r3, r2
 800a6fa:	fb06 e303 	mla	r3, r6, r3, lr
 800a6fe:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a702:	b29b      	uxth	r3, r3
 800a704:	ebaa 0303 	sub.w	r3, sl, r3
 800a708:	f8dc a000 	ldr.w	sl, [ip]
 800a70c:	0c12      	lsrs	r2, r2, #16
 800a70e:	fa13 f38a 	uxtah	r3, r3, sl
 800a712:	fb06 e202 	mla	r2, r6, r2, lr
 800a716:	9300      	str	r3, [sp, #0]
 800a718:	9b00      	ldr	r3, [sp, #0]
 800a71a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a71e:	b292      	uxth	r2, r2
 800a720:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a724:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a728:	f8bd 3000 	ldrh.w	r3, [sp]
 800a72c:	4581      	cmp	r9, r0
 800a72e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a732:	f84c 3b04 	str.w	r3, [ip], #4
 800a736:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a73a:	d2db      	bcs.n	800a6f4 <quorem+0x44>
 800a73c:	f855 300b 	ldr.w	r3, [r5, fp]
 800a740:	b92b      	cbnz	r3, 800a74e <quorem+0x9e>
 800a742:	9b01      	ldr	r3, [sp, #4]
 800a744:	3b04      	subs	r3, #4
 800a746:	429d      	cmp	r5, r3
 800a748:	461a      	mov	r2, r3
 800a74a:	d32e      	bcc.n	800a7aa <quorem+0xfa>
 800a74c:	613c      	str	r4, [r7, #16]
 800a74e:	4638      	mov	r0, r7
 800a750:	f001 f8da 	bl	800b908 <__mcmp>
 800a754:	2800      	cmp	r0, #0
 800a756:	db24      	blt.n	800a7a2 <quorem+0xf2>
 800a758:	3601      	adds	r6, #1
 800a75a:	4628      	mov	r0, r5
 800a75c:	f04f 0c00 	mov.w	ip, #0
 800a760:	f858 2b04 	ldr.w	r2, [r8], #4
 800a764:	f8d0 e000 	ldr.w	lr, [r0]
 800a768:	b293      	uxth	r3, r2
 800a76a:	ebac 0303 	sub.w	r3, ip, r3
 800a76e:	0c12      	lsrs	r2, r2, #16
 800a770:	fa13 f38e 	uxtah	r3, r3, lr
 800a774:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a778:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a77c:	b29b      	uxth	r3, r3
 800a77e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a782:	45c1      	cmp	r9, r8
 800a784:	f840 3b04 	str.w	r3, [r0], #4
 800a788:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a78c:	d2e8      	bcs.n	800a760 <quorem+0xb0>
 800a78e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a792:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a796:	b922      	cbnz	r2, 800a7a2 <quorem+0xf2>
 800a798:	3b04      	subs	r3, #4
 800a79a:	429d      	cmp	r5, r3
 800a79c:	461a      	mov	r2, r3
 800a79e:	d30a      	bcc.n	800a7b6 <quorem+0x106>
 800a7a0:	613c      	str	r4, [r7, #16]
 800a7a2:	4630      	mov	r0, r6
 800a7a4:	b003      	add	sp, #12
 800a7a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7aa:	6812      	ldr	r2, [r2, #0]
 800a7ac:	3b04      	subs	r3, #4
 800a7ae:	2a00      	cmp	r2, #0
 800a7b0:	d1cc      	bne.n	800a74c <quorem+0x9c>
 800a7b2:	3c01      	subs	r4, #1
 800a7b4:	e7c7      	b.n	800a746 <quorem+0x96>
 800a7b6:	6812      	ldr	r2, [r2, #0]
 800a7b8:	3b04      	subs	r3, #4
 800a7ba:	2a00      	cmp	r2, #0
 800a7bc:	d1f0      	bne.n	800a7a0 <quorem+0xf0>
 800a7be:	3c01      	subs	r4, #1
 800a7c0:	e7eb      	b.n	800a79a <quorem+0xea>
 800a7c2:	2000      	movs	r0, #0
 800a7c4:	e7ee      	b.n	800a7a4 <quorem+0xf4>
	...

0800a7c8 <_dtoa_r>:
 800a7c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7cc:	ed2d 8b04 	vpush	{d8-d9}
 800a7d0:	ec57 6b10 	vmov	r6, r7, d0
 800a7d4:	b093      	sub	sp, #76	; 0x4c
 800a7d6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a7d8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a7dc:	9106      	str	r1, [sp, #24]
 800a7de:	ee10 aa10 	vmov	sl, s0
 800a7e2:	4604      	mov	r4, r0
 800a7e4:	9209      	str	r2, [sp, #36]	; 0x24
 800a7e6:	930c      	str	r3, [sp, #48]	; 0x30
 800a7e8:	46bb      	mov	fp, r7
 800a7ea:	b975      	cbnz	r5, 800a80a <_dtoa_r+0x42>
 800a7ec:	2010      	movs	r0, #16
 800a7ee:	f000 fe01 	bl	800b3f4 <malloc>
 800a7f2:	4602      	mov	r2, r0
 800a7f4:	6260      	str	r0, [r4, #36]	; 0x24
 800a7f6:	b920      	cbnz	r0, 800a802 <_dtoa_r+0x3a>
 800a7f8:	4ba7      	ldr	r3, [pc, #668]	; (800aa98 <_dtoa_r+0x2d0>)
 800a7fa:	21ea      	movs	r1, #234	; 0xea
 800a7fc:	48a7      	ldr	r0, [pc, #668]	; (800aa9c <_dtoa_r+0x2d4>)
 800a7fe:	f7ff ff29 	bl	800a654 <__assert_func>
 800a802:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a806:	6005      	str	r5, [r0, #0]
 800a808:	60c5      	str	r5, [r0, #12]
 800a80a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a80c:	6819      	ldr	r1, [r3, #0]
 800a80e:	b151      	cbz	r1, 800a826 <_dtoa_r+0x5e>
 800a810:	685a      	ldr	r2, [r3, #4]
 800a812:	604a      	str	r2, [r1, #4]
 800a814:	2301      	movs	r3, #1
 800a816:	4093      	lsls	r3, r2
 800a818:	608b      	str	r3, [r1, #8]
 800a81a:	4620      	mov	r0, r4
 800a81c:	f000 fe32 	bl	800b484 <_Bfree>
 800a820:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a822:	2200      	movs	r2, #0
 800a824:	601a      	str	r2, [r3, #0]
 800a826:	1e3b      	subs	r3, r7, #0
 800a828:	bfaa      	itet	ge
 800a82a:	2300      	movge	r3, #0
 800a82c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a830:	f8c8 3000 	strge.w	r3, [r8]
 800a834:	4b9a      	ldr	r3, [pc, #616]	; (800aaa0 <_dtoa_r+0x2d8>)
 800a836:	bfbc      	itt	lt
 800a838:	2201      	movlt	r2, #1
 800a83a:	f8c8 2000 	strlt.w	r2, [r8]
 800a83e:	ea33 030b 	bics.w	r3, r3, fp
 800a842:	d11b      	bne.n	800a87c <_dtoa_r+0xb4>
 800a844:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a846:	f242 730f 	movw	r3, #9999	; 0x270f
 800a84a:	6013      	str	r3, [r2, #0]
 800a84c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a850:	4333      	orrs	r3, r6
 800a852:	f000 8592 	beq.w	800b37a <_dtoa_r+0xbb2>
 800a856:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a858:	b963      	cbnz	r3, 800a874 <_dtoa_r+0xac>
 800a85a:	4b92      	ldr	r3, [pc, #584]	; (800aaa4 <_dtoa_r+0x2dc>)
 800a85c:	e022      	b.n	800a8a4 <_dtoa_r+0xdc>
 800a85e:	4b92      	ldr	r3, [pc, #584]	; (800aaa8 <_dtoa_r+0x2e0>)
 800a860:	9301      	str	r3, [sp, #4]
 800a862:	3308      	adds	r3, #8
 800a864:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a866:	6013      	str	r3, [r2, #0]
 800a868:	9801      	ldr	r0, [sp, #4]
 800a86a:	b013      	add	sp, #76	; 0x4c
 800a86c:	ecbd 8b04 	vpop	{d8-d9}
 800a870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a874:	4b8b      	ldr	r3, [pc, #556]	; (800aaa4 <_dtoa_r+0x2dc>)
 800a876:	9301      	str	r3, [sp, #4]
 800a878:	3303      	adds	r3, #3
 800a87a:	e7f3      	b.n	800a864 <_dtoa_r+0x9c>
 800a87c:	2200      	movs	r2, #0
 800a87e:	2300      	movs	r3, #0
 800a880:	4650      	mov	r0, sl
 800a882:	4659      	mov	r1, fp
 800a884:	f7f6 f930 	bl	8000ae8 <__aeabi_dcmpeq>
 800a888:	ec4b ab19 	vmov	d9, sl, fp
 800a88c:	4680      	mov	r8, r0
 800a88e:	b158      	cbz	r0, 800a8a8 <_dtoa_r+0xe0>
 800a890:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a892:	2301      	movs	r3, #1
 800a894:	6013      	str	r3, [r2, #0]
 800a896:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a898:	2b00      	cmp	r3, #0
 800a89a:	f000 856b 	beq.w	800b374 <_dtoa_r+0xbac>
 800a89e:	4883      	ldr	r0, [pc, #524]	; (800aaac <_dtoa_r+0x2e4>)
 800a8a0:	6018      	str	r0, [r3, #0]
 800a8a2:	1e43      	subs	r3, r0, #1
 800a8a4:	9301      	str	r3, [sp, #4]
 800a8a6:	e7df      	b.n	800a868 <_dtoa_r+0xa0>
 800a8a8:	ec4b ab10 	vmov	d0, sl, fp
 800a8ac:	aa10      	add	r2, sp, #64	; 0x40
 800a8ae:	a911      	add	r1, sp, #68	; 0x44
 800a8b0:	4620      	mov	r0, r4
 800a8b2:	f001 f8cf 	bl	800ba54 <__d2b>
 800a8b6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a8ba:	ee08 0a10 	vmov	s16, r0
 800a8be:	2d00      	cmp	r5, #0
 800a8c0:	f000 8084 	beq.w	800a9cc <_dtoa_r+0x204>
 800a8c4:	ee19 3a90 	vmov	r3, s19
 800a8c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a8cc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a8d0:	4656      	mov	r6, sl
 800a8d2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a8d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a8da:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a8de:	4b74      	ldr	r3, [pc, #464]	; (800aab0 <_dtoa_r+0x2e8>)
 800a8e0:	2200      	movs	r2, #0
 800a8e2:	4630      	mov	r0, r6
 800a8e4:	4639      	mov	r1, r7
 800a8e6:	f7f5 fcdf 	bl	80002a8 <__aeabi_dsub>
 800a8ea:	a365      	add	r3, pc, #404	; (adr r3, 800aa80 <_dtoa_r+0x2b8>)
 800a8ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8f0:	f7f5 fe92 	bl	8000618 <__aeabi_dmul>
 800a8f4:	a364      	add	r3, pc, #400	; (adr r3, 800aa88 <_dtoa_r+0x2c0>)
 800a8f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8fa:	f7f5 fcd7 	bl	80002ac <__adddf3>
 800a8fe:	4606      	mov	r6, r0
 800a900:	4628      	mov	r0, r5
 800a902:	460f      	mov	r7, r1
 800a904:	f7f5 fe1e 	bl	8000544 <__aeabi_i2d>
 800a908:	a361      	add	r3, pc, #388	; (adr r3, 800aa90 <_dtoa_r+0x2c8>)
 800a90a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a90e:	f7f5 fe83 	bl	8000618 <__aeabi_dmul>
 800a912:	4602      	mov	r2, r0
 800a914:	460b      	mov	r3, r1
 800a916:	4630      	mov	r0, r6
 800a918:	4639      	mov	r1, r7
 800a91a:	f7f5 fcc7 	bl	80002ac <__adddf3>
 800a91e:	4606      	mov	r6, r0
 800a920:	460f      	mov	r7, r1
 800a922:	f7f6 f929 	bl	8000b78 <__aeabi_d2iz>
 800a926:	2200      	movs	r2, #0
 800a928:	9000      	str	r0, [sp, #0]
 800a92a:	2300      	movs	r3, #0
 800a92c:	4630      	mov	r0, r6
 800a92e:	4639      	mov	r1, r7
 800a930:	f7f6 f8e4 	bl	8000afc <__aeabi_dcmplt>
 800a934:	b150      	cbz	r0, 800a94c <_dtoa_r+0x184>
 800a936:	9800      	ldr	r0, [sp, #0]
 800a938:	f7f5 fe04 	bl	8000544 <__aeabi_i2d>
 800a93c:	4632      	mov	r2, r6
 800a93e:	463b      	mov	r3, r7
 800a940:	f7f6 f8d2 	bl	8000ae8 <__aeabi_dcmpeq>
 800a944:	b910      	cbnz	r0, 800a94c <_dtoa_r+0x184>
 800a946:	9b00      	ldr	r3, [sp, #0]
 800a948:	3b01      	subs	r3, #1
 800a94a:	9300      	str	r3, [sp, #0]
 800a94c:	9b00      	ldr	r3, [sp, #0]
 800a94e:	2b16      	cmp	r3, #22
 800a950:	d85a      	bhi.n	800aa08 <_dtoa_r+0x240>
 800a952:	9a00      	ldr	r2, [sp, #0]
 800a954:	4b57      	ldr	r3, [pc, #348]	; (800aab4 <_dtoa_r+0x2ec>)
 800a956:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a95a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a95e:	ec51 0b19 	vmov	r0, r1, d9
 800a962:	f7f6 f8cb 	bl	8000afc <__aeabi_dcmplt>
 800a966:	2800      	cmp	r0, #0
 800a968:	d050      	beq.n	800aa0c <_dtoa_r+0x244>
 800a96a:	9b00      	ldr	r3, [sp, #0]
 800a96c:	3b01      	subs	r3, #1
 800a96e:	9300      	str	r3, [sp, #0]
 800a970:	2300      	movs	r3, #0
 800a972:	930b      	str	r3, [sp, #44]	; 0x2c
 800a974:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a976:	1b5d      	subs	r5, r3, r5
 800a978:	1e6b      	subs	r3, r5, #1
 800a97a:	9305      	str	r3, [sp, #20]
 800a97c:	bf45      	ittet	mi
 800a97e:	f1c5 0301 	rsbmi	r3, r5, #1
 800a982:	9304      	strmi	r3, [sp, #16]
 800a984:	2300      	movpl	r3, #0
 800a986:	2300      	movmi	r3, #0
 800a988:	bf4c      	ite	mi
 800a98a:	9305      	strmi	r3, [sp, #20]
 800a98c:	9304      	strpl	r3, [sp, #16]
 800a98e:	9b00      	ldr	r3, [sp, #0]
 800a990:	2b00      	cmp	r3, #0
 800a992:	db3d      	blt.n	800aa10 <_dtoa_r+0x248>
 800a994:	9b05      	ldr	r3, [sp, #20]
 800a996:	9a00      	ldr	r2, [sp, #0]
 800a998:	920a      	str	r2, [sp, #40]	; 0x28
 800a99a:	4413      	add	r3, r2
 800a99c:	9305      	str	r3, [sp, #20]
 800a99e:	2300      	movs	r3, #0
 800a9a0:	9307      	str	r3, [sp, #28]
 800a9a2:	9b06      	ldr	r3, [sp, #24]
 800a9a4:	2b09      	cmp	r3, #9
 800a9a6:	f200 8089 	bhi.w	800aabc <_dtoa_r+0x2f4>
 800a9aa:	2b05      	cmp	r3, #5
 800a9ac:	bfc4      	itt	gt
 800a9ae:	3b04      	subgt	r3, #4
 800a9b0:	9306      	strgt	r3, [sp, #24]
 800a9b2:	9b06      	ldr	r3, [sp, #24]
 800a9b4:	f1a3 0302 	sub.w	r3, r3, #2
 800a9b8:	bfcc      	ite	gt
 800a9ba:	2500      	movgt	r5, #0
 800a9bc:	2501      	movle	r5, #1
 800a9be:	2b03      	cmp	r3, #3
 800a9c0:	f200 8087 	bhi.w	800aad2 <_dtoa_r+0x30a>
 800a9c4:	e8df f003 	tbb	[pc, r3]
 800a9c8:	59383a2d 	.word	0x59383a2d
 800a9cc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a9d0:	441d      	add	r5, r3
 800a9d2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a9d6:	2b20      	cmp	r3, #32
 800a9d8:	bfc1      	itttt	gt
 800a9da:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a9de:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a9e2:	fa0b f303 	lslgt.w	r3, fp, r3
 800a9e6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a9ea:	bfda      	itte	le
 800a9ec:	f1c3 0320 	rsble	r3, r3, #32
 800a9f0:	fa06 f003 	lslle.w	r0, r6, r3
 800a9f4:	4318      	orrgt	r0, r3
 800a9f6:	f7f5 fd95 	bl	8000524 <__aeabi_ui2d>
 800a9fa:	2301      	movs	r3, #1
 800a9fc:	4606      	mov	r6, r0
 800a9fe:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800aa02:	3d01      	subs	r5, #1
 800aa04:	930e      	str	r3, [sp, #56]	; 0x38
 800aa06:	e76a      	b.n	800a8de <_dtoa_r+0x116>
 800aa08:	2301      	movs	r3, #1
 800aa0a:	e7b2      	b.n	800a972 <_dtoa_r+0x1aa>
 800aa0c:	900b      	str	r0, [sp, #44]	; 0x2c
 800aa0e:	e7b1      	b.n	800a974 <_dtoa_r+0x1ac>
 800aa10:	9b04      	ldr	r3, [sp, #16]
 800aa12:	9a00      	ldr	r2, [sp, #0]
 800aa14:	1a9b      	subs	r3, r3, r2
 800aa16:	9304      	str	r3, [sp, #16]
 800aa18:	4253      	negs	r3, r2
 800aa1a:	9307      	str	r3, [sp, #28]
 800aa1c:	2300      	movs	r3, #0
 800aa1e:	930a      	str	r3, [sp, #40]	; 0x28
 800aa20:	e7bf      	b.n	800a9a2 <_dtoa_r+0x1da>
 800aa22:	2300      	movs	r3, #0
 800aa24:	9308      	str	r3, [sp, #32]
 800aa26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	dc55      	bgt.n	800aad8 <_dtoa_r+0x310>
 800aa2c:	2301      	movs	r3, #1
 800aa2e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800aa32:	461a      	mov	r2, r3
 800aa34:	9209      	str	r2, [sp, #36]	; 0x24
 800aa36:	e00c      	b.n	800aa52 <_dtoa_r+0x28a>
 800aa38:	2301      	movs	r3, #1
 800aa3a:	e7f3      	b.n	800aa24 <_dtoa_r+0x25c>
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa40:	9308      	str	r3, [sp, #32]
 800aa42:	9b00      	ldr	r3, [sp, #0]
 800aa44:	4413      	add	r3, r2
 800aa46:	9302      	str	r3, [sp, #8]
 800aa48:	3301      	adds	r3, #1
 800aa4a:	2b01      	cmp	r3, #1
 800aa4c:	9303      	str	r3, [sp, #12]
 800aa4e:	bfb8      	it	lt
 800aa50:	2301      	movlt	r3, #1
 800aa52:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800aa54:	2200      	movs	r2, #0
 800aa56:	6042      	str	r2, [r0, #4]
 800aa58:	2204      	movs	r2, #4
 800aa5a:	f102 0614 	add.w	r6, r2, #20
 800aa5e:	429e      	cmp	r6, r3
 800aa60:	6841      	ldr	r1, [r0, #4]
 800aa62:	d93d      	bls.n	800aae0 <_dtoa_r+0x318>
 800aa64:	4620      	mov	r0, r4
 800aa66:	f000 fccd 	bl	800b404 <_Balloc>
 800aa6a:	9001      	str	r0, [sp, #4]
 800aa6c:	2800      	cmp	r0, #0
 800aa6e:	d13b      	bne.n	800aae8 <_dtoa_r+0x320>
 800aa70:	4b11      	ldr	r3, [pc, #68]	; (800aab8 <_dtoa_r+0x2f0>)
 800aa72:	4602      	mov	r2, r0
 800aa74:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800aa78:	e6c0      	b.n	800a7fc <_dtoa_r+0x34>
 800aa7a:	2301      	movs	r3, #1
 800aa7c:	e7df      	b.n	800aa3e <_dtoa_r+0x276>
 800aa7e:	bf00      	nop
 800aa80:	636f4361 	.word	0x636f4361
 800aa84:	3fd287a7 	.word	0x3fd287a7
 800aa88:	8b60c8b3 	.word	0x8b60c8b3
 800aa8c:	3fc68a28 	.word	0x3fc68a28
 800aa90:	509f79fb 	.word	0x509f79fb
 800aa94:	3fd34413 	.word	0x3fd34413
 800aa98:	0800e0a6 	.word	0x0800e0a6
 800aa9c:	0800e163 	.word	0x0800e163
 800aaa0:	7ff00000 	.word	0x7ff00000
 800aaa4:	0800e15f 	.word	0x0800e15f
 800aaa8:	0800e156 	.word	0x0800e156
 800aaac:	0800e342 	.word	0x0800e342
 800aab0:	3ff80000 	.word	0x3ff80000
 800aab4:	0800e258 	.word	0x0800e258
 800aab8:	0800e1be 	.word	0x0800e1be
 800aabc:	2501      	movs	r5, #1
 800aabe:	2300      	movs	r3, #0
 800aac0:	9306      	str	r3, [sp, #24]
 800aac2:	9508      	str	r5, [sp, #32]
 800aac4:	f04f 33ff 	mov.w	r3, #4294967295
 800aac8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800aacc:	2200      	movs	r2, #0
 800aace:	2312      	movs	r3, #18
 800aad0:	e7b0      	b.n	800aa34 <_dtoa_r+0x26c>
 800aad2:	2301      	movs	r3, #1
 800aad4:	9308      	str	r3, [sp, #32]
 800aad6:	e7f5      	b.n	800aac4 <_dtoa_r+0x2fc>
 800aad8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aada:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800aade:	e7b8      	b.n	800aa52 <_dtoa_r+0x28a>
 800aae0:	3101      	adds	r1, #1
 800aae2:	6041      	str	r1, [r0, #4]
 800aae4:	0052      	lsls	r2, r2, #1
 800aae6:	e7b8      	b.n	800aa5a <_dtoa_r+0x292>
 800aae8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aaea:	9a01      	ldr	r2, [sp, #4]
 800aaec:	601a      	str	r2, [r3, #0]
 800aaee:	9b03      	ldr	r3, [sp, #12]
 800aaf0:	2b0e      	cmp	r3, #14
 800aaf2:	f200 809d 	bhi.w	800ac30 <_dtoa_r+0x468>
 800aaf6:	2d00      	cmp	r5, #0
 800aaf8:	f000 809a 	beq.w	800ac30 <_dtoa_r+0x468>
 800aafc:	9b00      	ldr	r3, [sp, #0]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	dd32      	ble.n	800ab68 <_dtoa_r+0x3a0>
 800ab02:	4ab7      	ldr	r2, [pc, #732]	; (800ade0 <_dtoa_r+0x618>)
 800ab04:	f003 030f 	and.w	r3, r3, #15
 800ab08:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ab0c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ab10:	9b00      	ldr	r3, [sp, #0]
 800ab12:	05d8      	lsls	r0, r3, #23
 800ab14:	ea4f 1723 	mov.w	r7, r3, asr #4
 800ab18:	d516      	bpl.n	800ab48 <_dtoa_r+0x380>
 800ab1a:	4bb2      	ldr	r3, [pc, #712]	; (800ade4 <_dtoa_r+0x61c>)
 800ab1c:	ec51 0b19 	vmov	r0, r1, d9
 800ab20:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ab24:	f7f5 fea2 	bl	800086c <__aeabi_ddiv>
 800ab28:	f007 070f 	and.w	r7, r7, #15
 800ab2c:	4682      	mov	sl, r0
 800ab2e:	468b      	mov	fp, r1
 800ab30:	2503      	movs	r5, #3
 800ab32:	4eac      	ldr	r6, [pc, #688]	; (800ade4 <_dtoa_r+0x61c>)
 800ab34:	b957      	cbnz	r7, 800ab4c <_dtoa_r+0x384>
 800ab36:	4642      	mov	r2, r8
 800ab38:	464b      	mov	r3, r9
 800ab3a:	4650      	mov	r0, sl
 800ab3c:	4659      	mov	r1, fp
 800ab3e:	f7f5 fe95 	bl	800086c <__aeabi_ddiv>
 800ab42:	4682      	mov	sl, r0
 800ab44:	468b      	mov	fp, r1
 800ab46:	e028      	b.n	800ab9a <_dtoa_r+0x3d2>
 800ab48:	2502      	movs	r5, #2
 800ab4a:	e7f2      	b.n	800ab32 <_dtoa_r+0x36a>
 800ab4c:	07f9      	lsls	r1, r7, #31
 800ab4e:	d508      	bpl.n	800ab62 <_dtoa_r+0x39a>
 800ab50:	4640      	mov	r0, r8
 800ab52:	4649      	mov	r1, r9
 800ab54:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ab58:	f7f5 fd5e 	bl	8000618 <__aeabi_dmul>
 800ab5c:	3501      	adds	r5, #1
 800ab5e:	4680      	mov	r8, r0
 800ab60:	4689      	mov	r9, r1
 800ab62:	107f      	asrs	r7, r7, #1
 800ab64:	3608      	adds	r6, #8
 800ab66:	e7e5      	b.n	800ab34 <_dtoa_r+0x36c>
 800ab68:	f000 809b 	beq.w	800aca2 <_dtoa_r+0x4da>
 800ab6c:	9b00      	ldr	r3, [sp, #0]
 800ab6e:	4f9d      	ldr	r7, [pc, #628]	; (800ade4 <_dtoa_r+0x61c>)
 800ab70:	425e      	negs	r6, r3
 800ab72:	4b9b      	ldr	r3, [pc, #620]	; (800ade0 <_dtoa_r+0x618>)
 800ab74:	f006 020f 	and.w	r2, r6, #15
 800ab78:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ab7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab80:	ec51 0b19 	vmov	r0, r1, d9
 800ab84:	f7f5 fd48 	bl	8000618 <__aeabi_dmul>
 800ab88:	1136      	asrs	r6, r6, #4
 800ab8a:	4682      	mov	sl, r0
 800ab8c:	468b      	mov	fp, r1
 800ab8e:	2300      	movs	r3, #0
 800ab90:	2502      	movs	r5, #2
 800ab92:	2e00      	cmp	r6, #0
 800ab94:	d17a      	bne.n	800ac8c <_dtoa_r+0x4c4>
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d1d3      	bne.n	800ab42 <_dtoa_r+0x37a>
 800ab9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	f000 8082 	beq.w	800aca6 <_dtoa_r+0x4de>
 800aba2:	4b91      	ldr	r3, [pc, #580]	; (800ade8 <_dtoa_r+0x620>)
 800aba4:	2200      	movs	r2, #0
 800aba6:	4650      	mov	r0, sl
 800aba8:	4659      	mov	r1, fp
 800abaa:	f7f5 ffa7 	bl	8000afc <__aeabi_dcmplt>
 800abae:	2800      	cmp	r0, #0
 800abb0:	d079      	beq.n	800aca6 <_dtoa_r+0x4de>
 800abb2:	9b03      	ldr	r3, [sp, #12]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d076      	beq.n	800aca6 <_dtoa_r+0x4de>
 800abb8:	9b02      	ldr	r3, [sp, #8]
 800abba:	2b00      	cmp	r3, #0
 800abbc:	dd36      	ble.n	800ac2c <_dtoa_r+0x464>
 800abbe:	9b00      	ldr	r3, [sp, #0]
 800abc0:	4650      	mov	r0, sl
 800abc2:	4659      	mov	r1, fp
 800abc4:	1e5f      	subs	r7, r3, #1
 800abc6:	2200      	movs	r2, #0
 800abc8:	4b88      	ldr	r3, [pc, #544]	; (800adec <_dtoa_r+0x624>)
 800abca:	f7f5 fd25 	bl	8000618 <__aeabi_dmul>
 800abce:	9e02      	ldr	r6, [sp, #8]
 800abd0:	4682      	mov	sl, r0
 800abd2:	468b      	mov	fp, r1
 800abd4:	3501      	adds	r5, #1
 800abd6:	4628      	mov	r0, r5
 800abd8:	f7f5 fcb4 	bl	8000544 <__aeabi_i2d>
 800abdc:	4652      	mov	r2, sl
 800abde:	465b      	mov	r3, fp
 800abe0:	f7f5 fd1a 	bl	8000618 <__aeabi_dmul>
 800abe4:	4b82      	ldr	r3, [pc, #520]	; (800adf0 <_dtoa_r+0x628>)
 800abe6:	2200      	movs	r2, #0
 800abe8:	f7f5 fb60 	bl	80002ac <__adddf3>
 800abec:	46d0      	mov	r8, sl
 800abee:	46d9      	mov	r9, fp
 800abf0:	4682      	mov	sl, r0
 800abf2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800abf6:	2e00      	cmp	r6, #0
 800abf8:	d158      	bne.n	800acac <_dtoa_r+0x4e4>
 800abfa:	4b7e      	ldr	r3, [pc, #504]	; (800adf4 <_dtoa_r+0x62c>)
 800abfc:	2200      	movs	r2, #0
 800abfe:	4640      	mov	r0, r8
 800ac00:	4649      	mov	r1, r9
 800ac02:	f7f5 fb51 	bl	80002a8 <__aeabi_dsub>
 800ac06:	4652      	mov	r2, sl
 800ac08:	465b      	mov	r3, fp
 800ac0a:	4680      	mov	r8, r0
 800ac0c:	4689      	mov	r9, r1
 800ac0e:	f7f5 ff93 	bl	8000b38 <__aeabi_dcmpgt>
 800ac12:	2800      	cmp	r0, #0
 800ac14:	f040 8295 	bne.w	800b142 <_dtoa_r+0x97a>
 800ac18:	4652      	mov	r2, sl
 800ac1a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ac1e:	4640      	mov	r0, r8
 800ac20:	4649      	mov	r1, r9
 800ac22:	f7f5 ff6b 	bl	8000afc <__aeabi_dcmplt>
 800ac26:	2800      	cmp	r0, #0
 800ac28:	f040 8289 	bne.w	800b13e <_dtoa_r+0x976>
 800ac2c:	ec5b ab19 	vmov	sl, fp, d9
 800ac30:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	f2c0 8148 	blt.w	800aec8 <_dtoa_r+0x700>
 800ac38:	9a00      	ldr	r2, [sp, #0]
 800ac3a:	2a0e      	cmp	r2, #14
 800ac3c:	f300 8144 	bgt.w	800aec8 <_dtoa_r+0x700>
 800ac40:	4b67      	ldr	r3, [pc, #412]	; (800ade0 <_dtoa_r+0x618>)
 800ac42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac46:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ac4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	f280 80d5 	bge.w	800adfc <_dtoa_r+0x634>
 800ac52:	9b03      	ldr	r3, [sp, #12]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	f300 80d1 	bgt.w	800adfc <_dtoa_r+0x634>
 800ac5a:	f040 826f 	bne.w	800b13c <_dtoa_r+0x974>
 800ac5e:	4b65      	ldr	r3, [pc, #404]	; (800adf4 <_dtoa_r+0x62c>)
 800ac60:	2200      	movs	r2, #0
 800ac62:	4640      	mov	r0, r8
 800ac64:	4649      	mov	r1, r9
 800ac66:	f7f5 fcd7 	bl	8000618 <__aeabi_dmul>
 800ac6a:	4652      	mov	r2, sl
 800ac6c:	465b      	mov	r3, fp
 800ac6e:	f7f5 ff59 	bl	8000b24 <__aeabi_dcmpge>
 800ac72:	9e03      	ldr	r6, [sp, #12]
 800ac74:	4637      	mov	r7, r6
 800ac76:	2800      	cmp	r0, #0
 800ac78:	f040 8245 	bne.w	800b106 <_dtoa_r+0x93e>
 800ac7c:	9d01      	ldr	r5, [sp, #4]
 800ac7e:	2331      	movs	r3, #49	; 0x31
 800ac80:	f805 3b01 	strb.w	r3, [r5], #1
 800ac84:	9b00      	ldr	r3, [sp, #0]
 800ac86:	3301      	adds	r3, #1
 800ac88:	9300      	str	r3, [sp, #0]
 800ac8a:	e240      	b.n	800b10e <_dtoa_r+0x946>
 800ac8c:	07f2      	lsls	r2, r6, #31
 800ac8e:	d505      	bpl.n	800ac9c <_dtoa_r+0x4d4>
 800ac90:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac94:	f7f5 fcc0 	bl	8000618 <__aeabi_dmul>
 800ac98:	3501      	adds	r5, #1
 800ac9a:	2301      	movs	r3, #1
 800ac9c:	1076      	asrs	r6, r6, #1
 800ac9e:	3708      	adds	r7, #8
 800aca0:	e777      	b.n	800ab92 <_dtoa_r+0x3ca>
 800aca2:	2502      	movs	r5, #2
 800aca4:	e779      	b.n	800ab9a <_dtoa_r+0x3d2>
 800aca6:	9f00      	ldr	r7, [sp, #0]
 800aca8:	9e03      	ldr	r6, [sp, #12]
 800acaa:	e794      	b.n	800abd6 <_dtoa_r+0x40e>
 800acac:	9901      	ldr	r1, [sp, #4]
 800acae:	4b4c      	ldr	r3, [pc, #304]	; (800ade0 <_dtoa_r+0x618>)
 800acb0:	4431      	add	r1, r6
 800acb2:	910d      	str	r1, [sp, #52]	; 0x34
 800acb4:	9908      	ldr	r1, [sp, #32]
 800acb6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800acba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800acbe:	2900      	cmp	r1, #0
 800acc0:	d043      	beq.n	800ad4a <_dtoa_r+0x582>
 800acc2:	494d      	ldr	r1, [pc, #308]	; (800adf8 <_dtoa_r+0x630>)
 800acc4:	2000      	movs	r0, #0
 800acc6:	f7f5 fdd1 	bl	800086c <__aeabi_ddiv>
 800acca:	4652      	mov	r2, sl
 800accc:	465b      	mov	r3, fp
 800acce:	f7f5 faeb 	bl	80002a8 <__aeabi_dsub>
 800acd2:	9d01      	ldr	r5, [sp, #4]
 800acd4:	4682      	mov	sl, r0
 800acd6:	468b      	mov	fp, r1
 800acd8:	4649      	mov	r1, r9
 800acda:	4640      	mov	r0, r8
 800acdc:	f7f5 ff4c 	bl	8000b78 <__aeabi_d2iz>
 800ace0:	4606      	mov	r6, r0
 800ace2:	f7f5 fc2f 	bl	8000544 <__aeabi_i2d>
 800ace6:	4602      	mov	r2, r0
 800ace8:	460b      	mov	r3, r1
 800acea:	4640      	mov	r0, r8
 800acec:	4649      	mov	r1, r9
 800acee:	f7f5 fadb 	bl	80002a8 <__aeabi_dsub>
 800acf2:	3630      	adds	r6, #48	; 0x30
 800acf4:	f805 6b01 	strb.w	r6, [r5], #1
 800acf8:	4652      	mov	r2, sl
 800acfa:	465b      	mov	r3, fp
 800acfc:	4680      	mov	r8, r0
 800acfe:	4689      	mov	r9, r1
 800ad00:	f7f5 fefc 	bl	8000afc <__aeabi_dcmplt>
 800ad04:	2800      	cmp	r0, #0
 800ad06:	d163      	bne.n	800add0 <_dtoa_r+0x608>
 800ad08:	4642      	mov	r2, r8
 800ad0a:	464b      	mov	r3, r9
 800ad0c:	4936      	ldr	r1, [pc, #216]	; (800ade8 <_dtoa_r+0x620>)
 800ad0e:	2000      	movs	r0, #0
 800ad10:	f7f5 faca 	bl	80002a8 <__aeabi_dsub>
 800ad14:	4652      	mov	r2, sl
 800ad16:	465b      	mov	r3, fp
 800ad18:	f7f5 fef0 	bl	8000afc <__aeabi_dcmplt>
 800ad1c:	2800      	cmp	r0, #0
 800ad1e:	f040 80b5 	bne.w	800ae8c <_dtoa_r+0x6c4>
 800ad22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad24:	429d      	cmp	r5, r3
 800ad26:	d081      	beq.n	800ac2c <_dtoa_r+0x464>
 800ad28:	4b30      	ldr	r3, [pc, #192]	; (800adec <_dtoa_r+0x624>)
 800ad2a:	2200      	movs	r2, #0
 800ad2c:	4650      	mov	r0, sl
 800ad2e:	4659      	mov	r1, fp
 800ad30:	f7f5 fc72 	bl	8000618 <__aeabi_dmul>
 800ad34:	4b2d      	ldr	r3, [pc, #180]	; (800adec <_dtoa_r+0x624>)
 800ad36:	4682      	mov	sl, r0
 800ad38:	468b      	mov	fp, r1
 800ad3a:	4640      	mov	r0, r8
 800ad3c:	4649      	mov	r1, r9
 800ad3e:	2200      	movs	r2, #0
 800ad40:	f7f5 fc6a 	bl	8000618 <__aeabi_dmul>
 800ad44:	4680      	mov	r8, r0
 800ad46:	4689      	mov	r9, r1
 800ad48:	e7c6      	b.n	800acd8 <_dtoa_r+0x510>
 800ad4a:	4650      	mov	r0, sl
 800ad4c:	4659      	mov	r1, fp
 800ad4e:	f7f5 fc63 	bl	8000618 <__aeabi_dmul>
 800ad52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad54:	9d01      	ldr	r5, [sp, #4]
 800ad56:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad58:	4682      	mov	sl, r0
 800ad5a:	468b      	mov	fp, r1
 800ad5c:	4649      	mov	r1, r9
 800ad5e:	4640      	mov	r0, r8
 800ad60:	f7f5 ff0a 	bl	8000b78 <__aeabi_d2iz>
 800ad64:	4606      	mov	r6, r0
 800ad66:	f7f5 fbed 	bl	8000544 <__aeabi_i2d>
 800ad6a:	3630      	adds	r6, #48	; 0x30
 800ad6c:	4602      	mov	r2, r0
 800ad6e:	460b      	mov	r3, r1
 800ad70:	4640      	mov	r0, r8
 800ad72:	4649      	mov	r1, r9
 800ad74:	f7f5 fa98 	bl	80002a8 <__aeabi_dsub>
 800ad78:	f805 6b01 	strb.w	r6, [r5], #1
 800ad7c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad7e:	429d      	cmp	r5, r3
 800ad80:	4680      	mov	r8, r0
 800ad82:	4689      	mov	r9, r1
 800ad84:	f04f 0200 	mov.w	r2, #0
 800ad88:	d124      	bne.n	800add4 <_dtoa_r+0x60c>
 800ad8a:	4b1b      	ldr	r3, [pc, #108]	; (800adf8 <_dtoa_r+0x630>)
 800ad8c:	4650      	mov	r0, sl
 800ad8e:	4659      	mov	r1, fp
 800ad90:	f7f5 fa8c 	bl	80002ac <__adddf3>
 800ad94:	4602      	mov	r2, r0
 800ad96:	460b      	mov	r3, r1
 800ad98:	4640      	mov	r0, r8
 800ad9a:	4649      	mov	r1, r9
 800ad9c:	f7f5 fecc 	bl	8000b38 <__aeabi_dcmpgt>
 800ada0:	2800      	cmp	r0, #0
 800ada2:	d173      	bne.n	800ae8c <_dtoa_r+0x6c4>
 800ada4:	4652      	mov	r2, sl
 800ada6:	465b      	mov	r3, fp
 800ada8:	4913      	ldr	r1, [pc, #76]	; (800adf8 <_dtoa_r+0x630>)
 800adaa:	2000      	movs	r0, #0
 800adac:	f7f5 fa7c 	bl	80002a8 <__aeabi_dsub>
 800adb0:	4602      	mov	r2, r0
 800adb2:	460b      	mov	r3, r1
 800adb4:	4640      	mov	r0, r8
 800adb6:	4649      	mov	r1, r9
 800adb8:	f7f5 fea0 	bl	8000afc <__aeabi_dcmplt>
 800adbc:	2800      	cmp	r0, #0
 800adbe:	f43f af35 	beq.w	800ac2c <_dtoa_r+0x464>
 800adc2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800adc4:	1e6b      	subs	r3, r5, #1
 800adc6:	930f      	str	r3, [sp, #60]	; 0x3c
 800adc8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800adcc:	2b30      	cmp	r3, #48	; 0x30
 800adce:	d0f8      	beq.n	800adc2 <_dtoa_r+0x5fa>
 800add0:	9700      	str	r7, [sp, #0]
 800add2:	e049      	b.n	800ae68 <_dtoa_r+0x6a0>
 800add4:	4b05      	ldr	r3, [pc, #20]	; (800adec <_dtoa_r+0x624>)
 800add6:	f7f5 fc1f 	bl	8000618 <__aeabi_dmul>
 800adda:	4680      	mov	r8, r0
 800addc:	4689      	mov	r9, r1
 800adde:	e7bd      	b.n	800ad5c <_dtoa_r+0x594>
 800ade0:	0800e258 	.word	0x0800e258
 800ade4:	0800e230 	.word	0x0800e230
 800ade8:	3ff00000 	.word	0x3ff00000
 800adec:	40240000 	.word	0x40240000
 800adf0:	401c0000 	.word	0x401c0000
 800adf4:	40140000 	.word	0x40140000
 800adf8:	3fe00000 	.word	0x3fe00000
 800adfc:	9d01      	ldr	r5, [sp, #4]
 800adfe:	4656      	mov	r6, sl
 800ae00:	465f      	mov	r7, fp
 800ae02:	4642      	mov	r2, r8
 800ae04:	464b      	mov	r3, r9
 800ae06:	4630      	mov	r0, r6
 800ae08:	4639      	mov	r1, r7
 800ae0a:	f7f5 fd2f 	bl	800086c <__aeabi_ddiv>
 800ae0e:	f7f5 feb3 	bl	8000b78 <__aeabi_d2iz>
 800ae12:	4682      	mov	sl, r0
 800ae14:	f7f5 fb96 	bl	8000544 <__aeabi_i2d>
 800ae18:	4642      	mov	r2, r8
 800ae1a:	464b      	mov	r3, r9
 800ae1c:	f7f5 fbfc 	bl	8000618 <__aeabi_dmul>
 800ae20:	4602      	mov	r2, r0
 800ae22:	460b      	mov	r3, r1
 800ae24:	4630      	mov	r0, r6
 800ae26:	4639      	mov	r1, r7
 800ae28:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800ae2c:	f7f5 fa3c 	bl	80002a8 <__aeabi_dsub>
 800ae30:	f805 6b01 	strb.w	r6, [r5], #1
 800ae34:	9e01      	ldr	r6, [sp, #4]
 800ae36:	9f03      	ldr	r7, [sp, #12]
 800ae38:	1bae      	subs	r6, r5, r6
 800ae3a:	42b7      	cmp	r7, r6
 800ae3c:	4602      	mov	r2, r0
 800ae3e:	460b      	mov	r3, r1
 800ae40:	d135      	bne.n	800aeae <_dtoa_r+0x6e6>
 800ae42:	f7f5 fa33 	bl	80002ac <__adddf3>
 800ae46:	4642      	mov	r2, r8
 800ae48:	464b      	mov	r3, r9
 800ae4a:	4606      	mov	r6, r0
 800ae4c:	460f      	mov	r7, r1
 800ae4e:	f7f5 fe73 	bl	8000b38 <__aeabi_dcmpgt>
 800ae52:	b9d0      	cbnz	r0, 800ae8a <_dtoa_r+0x6c2>
 800ae54:	4642      	mov	r2, r8
 800ae56:	464b      	mov	r3, r9
 800ae58:	4630      	mov	r0, r6
 800ae5a:	4639      	mov	r1, r7
 800ae5c:	f7f5 fe44 	bl	8000ae8 <__aeabi_dcmpeq>
 800ae60:	b110      	cbz	r0, 800ae68 <_dtoa_r+0x6a0>
 800ae62:	f01a 0f01 	tst.w	sl, #1
 800ae66:	d110      	bne.n	800ae8a <_dtoa_r+0x6c2>
 800ae68:	4620      	mov	r0, r4
 800ae6a:	ee18 1a10 	vmov	r1, s16
 800ae6e:	f000 fb09 	bl	800b484 <_Bfree>
 800ae72:	2300      	movs	r3, #0
 800ae74:	9800      	ldr	r0, [sp, #0]
 800ae76:	702b      	strb	r3, [r5, #0]
 800ae78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ae7a:	3001      	adds	r0, #1
 800ae7c:	6018      	str	r0, [r3, #0]
 800ae7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	f43f acf1 	beq.w	800a868 <_dtoa_r+0xa0>
 800ae86:	601d      	str	r5, [r3, #0]
 800ae88:	e4ee      	b.n	800a868 <_dtoa_r+0xa0>
 800ae8a:	9f00      	ldr	r7, [sp, #0]
 800ae8c:	462b      	mov	r3, r5
 800ae8e:	461d      	mov	r5, r3
 800ae90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ae94:	2a39      	cmp	r2, #57	; 0x39
 800ae96:	d106      	bne.n	800aea6 <_dtoa_r+0x6de>
 800ae98:	9a01      	ldr	r2, [sp, #4]
 800ae9a:	429a      	cmp	r2, r3
 800ae9c:	d1f7      	bne.n	800ae8e <_dtoa_r+0x6c6>
 800ae9e:	9901      	ldr	r1, [sp, #4]
 800aea0:	2230      	movs	r2, #48	; 0x30
 800aea2:	3701      	adds	r7, #1
 800aea4:	700a      	strb	r2, [r1, #0]
 800aea6:	781a      	ldrb	r2, [r3, #0]
 800aea8:	3201      	adds	r2, #1
 800aeaa:	701a      	strb	r2, [r3, #0]
 800aeac:	e790      	b.n	800add0 <_dtoa_r+0x608>
 800aeae:	4ba6      	ldr	r3, [pc, #664]	; (800b148 <_dtoa_r+0x980>)
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	f7f5 fbb1 	bl	8000618 <__aeabi_dmul>
 800aeb6:	2200      	movs	r2, #0
 800aeb8:	2300      	movs	r3, #0
 800aeba:	4606      	mov	r6, r0
 800aebc:	460f      	mov	r7, r1
 800aebe:	f7f5 fe13 	bl	8000ae8 <__aeabi_dcmpeq>
 800aec2:	2800      	cmp	r0, #0
 800aec4:	d09d      	beq.n	800ae02 <_dtoa_r+0x63a>
 800aec6:	e7cf      	b.n	800ae68 <_dtoa_r+0x6a0>
 800aec8:	9a08      	ldr	r2, [sp, #32]
 800aeca:	2a00      	cmp	r2, #0
 800aecc:	f000 80d7 	beq.w	800b07e <_dtoa_r+0x8b6>
 800aed0:	9a06      	ldr	r2, [sp, #24]
 800aed2:	2a01      	cmp	r2, #1
 800aed4:	f300 80ba 	bgt.w	800b04c <_dtoa_r+0x884>
 800aed8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aeda:	2a00      	cmp	r2, #0
 800aedc:	f000 80b2 	beq.w	800b044 <_dtoa_r+0x87c>
 800aee0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800aee4:	9e07      	ldr	r6, [sp, #28]
 800aee6:	9d04      	ldr	r5, [sp, #16]
 800aee8:	9a04      	ldr	r2, [sp, #16]
 800aeea:	441a      	add	r2, r3
 800aeec:	9204      	str	r2, [sp, #16]
 800aeee:	9a05      	ldr	r2, [sp, #20]
 800aef0:	2101      	movs	r1, #1
 800aef2:	441a      	add	r2, r3
 800aef4:	4620      	mov	r0, r4
 800aef6:	9205      	str	r2, [sp, #20]
 800aef8:	f000 fb7c 	bl	800b5f4 <__i2b>
 800aefc:	4607      	mov	r7, r0
 800aefe:	2d00      	cmp	r5, #0
 800af00:	dd0c      	ble.n	800af1c <_dtoa_r+0x754>
 800af02:	9b05      	ldr	r3, [sp, #20]
 800af04:	2b00      	cmp	r3, #0
 800af06:	dd09      	ble.n	800af1c <_dtoa_r+0x754>
 800af08:	42ab      	cmp	r3, r5
 800af0a:	9a04      	ldr	r2, [sp, #16]
 800af0c:	bfa8      	it	ge
 800af0e:	462b      	movge	r3, r5
 800af10:	1ad2      	subs	r2, r2, r3
 800af12:	9204      	str	r2, [sp, #16]
 800af14:	9a05      	ldr	r2, [sp, #20]
 800af16:	1aed      	subs	r5, r5, r3
 800af18:	1ad3      	subs	r3, r2, r3
 800af1a:	9305      	str	r3, [sp, #20]
 800af1c:	9b07      	ldr	r3, [sp, #28]
 800af1e:	b31b      	cbz	r3, 800af68 <_dtoa_r+0x7a0>
 800af20:	9b08      	ldr	r3, [sp, #32]
 800af22:	2b00      	cmp	r3, #0
 800af24:	f000 80af 	beq.w	800b086 <_dtoa_r+0x8be>
 800af28:	2e00      	cmp	r6, #0
 800af2a:	dd13      	ble.n	800af54 <_dtoa_r+0x78c>
 800af2c:	4639      	mov	r1, r7
 800af2e:	4632      	mov	r2, r6
 800af30:	4620      	mov	r0, r4
 800af32:	f000 fc1f 	bl	800b774 <__pow5mult>
 800af36:	ee18 2a10 	vmov	r2, s16
 800af3a:	4601      	mov	r1, r0
 800af3c:	4607      	mov	r7, r0
 800af3e:	4620      	mov	r0, r4
 800af40:	f000 fb6e 	bl	800b620 <__multiply>
 800af44:	ee18 1a10 	vmov	r1, s16
 800af48:	4680      	mov	r8, r0
 800af4a:	4620      	mov	r0, r4
 800af4c:	f000 fa9a 	bl	800b484 <_Bfree>
 800af50:	ee08 8a10 	vmov	s16, r8
 800af54:	9b07      	ldr	r3, [sp, #28]
 800af56:	1b9a      	subs	r2, r3, r6
 800af58:	d006      	beq.n	800af68 <_dtoa_r+0x7a0>
 800af5a:	ee18 1a10 	vmov	r1, s16
 800af5e:	4620      	mov	r0, r4
 800af60:	f000 fc08 	bl	800b774 <__pow5mult>
 800af64:	ee08 0a10 	vmov	s16, r0
 800af68:	2101      	movs	r1, #1
 800af6a:	4620      	mov	r0, r4
 800af6c:	f000 fb42 	bl	800b5f4 <__i2b>
 800af70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af72:	2b00      	cmp	r3, #0
 800af74:	4606      	mov	r6, r0
 800af76:	f340 8088 	ble.w	800b08a <_dtoa_r+0x8c2>
 800af7a:	461a      	mov	r2, r3
 800af7c:	4601      	mov	r1, r0
 800af7e:	4620      	mov	r0, r4
 800af80:	f000 fbf8 	bl	800b774 <__pow5mult>
 800af84:	9b06      	ldr	r3, [sp, #24]
 800af86:	2b01      	cmp	r3, #1
 800af88:	4606      	mov	r6, r0
 800af8a:	f340 8081 	ble.w	800b090 <_dtoa_r+0x8c8>
 800af8e:	f04f 0800 	mov.w	r8, #0
 800af92:	6933      	ldr	r3, [r6, #16]
 800af94:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800af98:	6918      	ldr	r0, [r3, #16]
 800af9a:	f000 fadb 	bl	800b554 <__hi0bits>
 800af9e:	f1c0 0020 	rsb	r0, r0, #32
 800afa2:	9b05      	ldr	r3, [sp, #20]
 800afa4:	4418      	add	r0, r3
 800afa6:	f010 001f 	ands.w	r0, r0, #31
 800afaa:	f000 8092 	beq.w	800b0d2 <_dtoa_r+0x90a>
 800afae:	f1c0 0320 	rsb	r3, r0, #32
 800afb2:	2b04      	cmp	r3, #4
 800afb4:	f340 808a 	ble.w	800b0cc <_dtoa_r+0x904>
 800afb8:	f1c0 001c 	rsb	r0, r0, #28
 800afbc:	9b04      	ldr	r3, [sp, #16]
 800afbe:	4403      	add	r3, r0
 800afc0:	9304      	str	r3, [sp, #16]
 800afc2:	9b05      	ldr	r3, [sp, #20]
 800afc4:	4403      	add	r3, r0
 800afc6:	4405      	add	r5, r0
 800afc8:	9305      	str	r3, [sp, #20]
 800afca:	9b04      	ldr	r3, [sp, #16]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	dd07      	ble.n	800afe0 <_dtoa_r+0x818>
 800afd0:	ee18 1a10 	vmov	r1, s16
 800afd4:	461a      	mov	r2, r3
 800afd6:	4620      	mov	r0, r4
 800afd8:	f000 fc26 	bl	800b828 <__lshift>
 800afdc:	ee08 0a10 	vmov	s16, r0
 800afe0:	9b05      	ldr	r3, [sp, #20]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	dd05      	ble.n	800aff2 <_dtoa_r+0x82a>
 800afe6:	4631      	mov	r1, r6
 800afe8:	461a      	mov	r2, r3
 800afea:	4620      	mov	r0, r4
 800afec:	f000 fc1c 	bl	800b828 <__lshift>
 800aff0:	4606      	mov	r6, r0
 800aff2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d06e      	beq.n	800b0d6 <_dtoa_r+0x90e>
 800aff8:	ee18 0a10 	vmov	r0, s16
 800affc:	4631      	mov	r1, r6
 800affe:	f000 fc83 	bl	800b908 <__mcmp>
 800b002:	2800      	cmp	r0, #0
 800b004:	da67      	bge.n	800b0d6 <_dtoa_r+0x90e>
 800b006:	9b00      	ldr	r3, [sp, #0]
 800b008:	3b01      	subs	r3, #1
 800b00a:	ee18 1a10 	vmov	r1, s16
 800b00e:	9300      	str	r3, [sp, #0]
 800b010:	220a      	movs	r2, #10
 800b012:	2300      	movs	r3, #0
 800b014:	4620      	mov	r0, r4
 800b016:	f000 fa57 	bl	800b4c8 <__multadd>
 800b01a:	9b08      	ldr	r3, [sp, #32]
 800b01c:	ee08 0a10 	vmov	s16, r0
 800b020:	2b00      	cmp	r3, #0
 800b022:	f000 81b1 	beq.w	800b388 <_dtoa_r+0xbc0>
 800b026:	2300      	movs	r3, #0
 800b028:	4639      	mov	r1, r7
 800b02a:	220a      	movs	r2, #10
 800b02c:	4620      	mov	r0, r4
 800b02e:	f000 fa4b 	bl	800b4c8 <__multadd>
 800b032:	9b02      	ldr	r3, [sp, #8]
 800b034:	2b00      	cmp	r3, #0
 800b036:	4607      	mov	r7, r0
 800b038:	f300 808e 	bgt.w	800b158 <_dtoa_r+0x990>
 800b03c:	9b06      	ldr	r3, [sp, #24]
 800b03e:	2b02      	cmp	r3, #2
 800b040:	dc51      	bgt.n	800b0e6 <_dtoa_r+0x91e>
 800b042:	e089      	b.n	800b158 <_dtoa_r+0x990>
 800b044:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b046:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b04a:	e74b      	b.n	800aee4 <_dtoa_r+0x71c>
 800b04c:	9b03      	ldr	r3, [sp, #12]
 800b04e:	1e5e      	subs	r6, r3, #1
 800b050:	9b07      	ldr	r3, [sp, #28]
 800b052:	42b3      	cmp	r3, r6
 800b054:	bfbf      	itttt	lt
 800b056:	9b07      	ldrlt	r3, [sp, #28]
 800b058:	9607      	strlt	r6, [sp, #28]
 800b05a:	1af2      	sublt	r2, r6, r3
 800b05c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b05e:	bfb6      	itet	lt
 800b060:	189b      	addlt	r3, r3, r2
 800b062:	1b9e      	subge	r6, r3, r6
 800b064:	930a      	strlt	r3, [sp, #40]	; 0x28
 800b066:	9b03      	ldr	r3, [sp, #12]
 800b068:	bfb8      	it	lt
 800b06a:	2600      	movlt	r6, #0
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	bfb7      	itett	lt
 800b070:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800b074:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800b078:	1a9d      	sublt	r5, r3, r2
 800b07a:	2300      	movlt	r3, #0
 800b07c:	e734      	b.n	800aee8 <_dtoa_r+0x720>
 800b07e:	9e07      	ldr	r6, [sp, #28]
 800b080:	9d04      	ldr	r5, [sp, #16]
 800b082:	9f08      	ldr	r7, [sp, #32]
 800b084:	e73b      	b.n	800aefe <_dtoa_r+0x736>
 800b086:	9a07      	ldr	r2, [sp, #28]
 800b088:	e767      	b.n	800af5a <_dtoa_r+0x792>
 800b08a:	9b06      	ldr	r3, [sp, #24]
 800b08c:	2b01      	cmp	r3, #1
 800b08e:	dc18      	bgt.n	800b0c2 <_dtoa_r+0x8fa>
 800b090:	f1ba 0f00 	cmp.w	sl, #0
 800b094:	d115      	bne.n	800b0c2 <_dtoa_r+0x8fa>
 800b096:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b09a:	b993      	cbnz	r3, 800b0c2 <_dtoa_r+0x8fa>
 800b09c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b0a0:	0d1b      	lsrs	r3, r3, #20
 800b0a2:	051b      	lsls	r3, r3, #20
 800b0a4:	b183      	cbz	r3, 800b0c8 <_dtoa_r+0x900>
 800b0a6:	9b04      	ldr	r3, [sp, #16]
 800b0a8:	3301      	adds	r3, #1
 800b0aa:	9304      	str	r3, [sp, #16]
 800b0ac:	9b05      	ldr	r3, [sp, #20]
 800b0ae:	3301      	adds	r3, #1
 800b0b0:	9305      	str	r3, [sp, #20]
 800b0b2:	f04f 0801 	mov.w	r8, #1
 800b0b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	f47f af6a 	bne.w	800af92 <_dtoa_r+0x7ca>
 800b0be:	2001      	movs	r0, #1
 800b0c0:	e76f      	b.n	800afa2 <_dtoa_r+0x7da>
 800b0c2:	f04f 0800 	mov.w	r8, #0
 800b0c6:	e7f6      	b.n	800b0b6 <_dtoa_r+0x8ee>
 800b0c8:	4698      	mov	r8, r3
 800b0ca:	e7f4      	b.n	800b0b6 <_dtoa_r+0x8ee>
 800b0cc:	f43f af7d 	beq.w	800afca <_dtoa_r+0x802>
 800b0d0:	4618      	mov	r0, r3
 800b0d2:	301c      	adds	r0, #28
 800b0d4:	e772      	b.n	800afbc <_dtoa_r+0x7f4>
 800b0d6:	9b03      	ldr	r3, [sp, #12]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	dc37      	bgt.n	800b14c <_dtoa_r+0x984>
 800b0dc:	9b06      	ldr	r3, [sp, #24]
 800b0de:	2b02      	cmp	r3, #2
 800b0e0:	dd34      	ble.n	800b14c <_dtoa_r+0x984>
 800b0e2:	9b03      	ldr	r3, [sp, #12]
 800b0e4:	9302      	str	r3, [sp, #8]
 800b0e6:	9b02      	ldr	r3, [sp, #8]
 800b0e8:	b96b      	cbnz	r3, 800b106 <_dtoa_r+0x93e>
 800b0ea:	4631      	mov	r1, r6
 800b0ec:	2205      	movs	r2, #5
 800b0ee:	4620      	mov	r0, r4
 800b0f0:	f000 f9ea 	bl	800b4c8 <__multadd>
 800b0f4:	4601      	mov	r1, r0
 800b0f6:	4606      	mov	r6, r0
 800b0f8:	ee18 0a10 	vmov	r0, s16
 800b0fc:	f000 fc04 	bl	800b908 <__mcmp>
 800b100:	2800      	cmp	r0, #0
 800b102:	f73f adbb 	bgt.w	800ac7c <_dtoa_r+0x4b4>
 800b106:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b108:	9d01      	ldr	r5, [sp, #4]
 800b10a:	43db      	mvns	r3, r3
 800b10c:	9300      	str	r3, [sp, #0]
 800b10e:	f04f 0800 	mov.w	r8, #0
 800b112:	4631      	mov	r1, r6
 800b114:	4620      	mov	r0, r4
 800b116:	f000 f9b5 	bl	800b484 <_Bfree>
 800b11a:	2f00      	cmp	r7, #0
 800b11c:	f43f aea4 	beq.w	800ae68 <_dtoa_r+0x6a0>
 800b120:	f1b8 0f00 	cmp.w	r8, #0
 800b124:	d005      	beq.n	800b132 <_dtoa_r+0x96a>
 800b126:	45b8      	cmp	r8, r7
 800b128:	d003      	beq.n	800b132 <_dtoa_r+0x96a>
 800b12a:	4641      	mov	r1, r8
 800b12c:	4620      	mov	r0, r4
 800b12e:	f000 f9a9 	bl	800b484 <_Bfree>
 800b132:	4639      	mov	r1, r7
 800b134:	4620      	mov	r0, r4
 800b136:	f000 f9a5 	bl	800b484 <_Bfree>
 800b13a:	e695      	b.n	800ae68 <_dtoa_r+0x6a0>
 800b13c:	2600      	movs	r6, #0
 800b13e:	4637      	mov	r7, r6
 800b140:	e7e1      	b.n	800b106 <_dtoa_r+0x93e>
 800b142:	9700      	str	r7, [sp, #0]
 800b144:	4637      	mov	r7, r6
 800b146:	e599      	b.n	800ac7c <_dtoa_r+0x4b4>
 800b148:	40240000 	.word	0x40240000
 800b14c:	9b08      	ldr	r3, [sp, #32]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	f000 80ca 	beq.w	800b2e8 <_dtoa_r+0xb20>
 800b154:	9b03      	ldr	r3, [sp, #12]
 800b156:	9302      	str	r3, [sp, #8]
 800b158:	2d00      	cmp	r5, #0
 800b15a:	dd05      	ble.n	800b168 <_dtoa_r+0x9a0>
 800b15c:	4639      	mov	r1, r7
 800b15e:	462a      	mov	r2, r5
 800b160:	4620      	mov	r0, r4
 800b162:	f000 fb61 	bl	800b828 <__lshift>
 800b166:	4607      	mov	r7, r0
 800b168:	f1b8 0f00 	cmp.w	r8, #0
 800b16c:	d05b      	beq.n	800b226 <_dtoa_r+0xa5e>
 800b16e:	6879      	ldr	r1, [r7, #4]
 800b170:	4620      	mov	r0, r4
 800b172:	f000 f947 	bl	800b404 <_Balloc>
 800b176:	4605      	mov	r5, r0
 800b178:	b928      	cbnz	r0, 800b186 <_dtoa_r+0x9be>
 800b17a:	4b87      	ldr	r3, [pc, #540]	; (800b398 <_dtoa_r+0xbd0>)
 800b17c:	4602      	mov	r2, r0
 800b17e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b182:	f7ff bb3b 	b.w	800a7fc <_dtoa_r+0x34>
 800b186:	693a      	ldr	r2, [r7, #16]
 800b188:	3202      	adds	r2, #2
 800b18a:	0092      	lsls	r2, r2, #2
 800b18c:	f107 010c 	add.w	r1, r7, #12
 800b190:	300c      	adds	r0, #12
 800b192:	f7fe fccd 	bl	8009b30 <memcpy>
 800b196:	2201      	movs	r2, #1
 800b198:	4629      	mov	r1, r5
 800b19a:	4620      	mov	r0, r4
 800b19c:	f000 fb44 	bl	800b828 <__lshift>
 800b1a0:	9b01      	ldr	r3, [sp, #4]
 800b1a2:	f103 0901 	add.w	r9, r3, #1
 800b1a6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800b1aa:	4413      	add	r3, r2
 800b1ac:	9305      	str	r3, [sp, #20]
 800b1ae:	f00a 0301 	and.w	r3, sl, #1
 800b1b2:	46b8      	mov	r8, r7
 800b1b4:	9304      	str	r3, [sp, #16]
 800b1b6:	4607      	mov	r7, r0
 800b1b8:	4631      	mov	r1, r6
 800b1ba:	ee18 0a10 	vmov	r0, s16
 800b1be:	f7ff fa77 	bl	800a6b0 <quorem>
 800b1c2:	4641      	mov	r1, r8
 800b1c4:	9002      	str	r0, [sp, #8]
 800b1c6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b1ca:	ee18 0a10 	vmov	r0, s16
 800b1ce:	f000 fb9b 	bl	800b908 <__mcmp>
 800b1d2:	463a      	mov	r2, r7
 800b1d4:	9003      	str	r0, [sp, #12]
 800b1d6:	4631      	mov	r1, r6
 800b1d8:	4620      	mov	r0, r4
 800b1da:	f000 fbb1 	bl	800b940 <__mdiff>
 800b1de:	68c2      	ldr	r2, [r0, #12]
 800b1e0:	f109 3bff 	add.w	fp, r9, #4294967295
 800b1e4:	4605      	mov	r5, r0
 800b1e6:	bb02      	cbnz	r2, 800b22a <_dtoa_r+0xa62>
 800b1e8:	4601      	mov	r1, r0
 800b1ea:	ee18 0a10 	vmov	r0, s16
 800b1ee:	f000 fb8b 	bl	800b908 <__mcmp>
 800b1f2:	4602      	mov	r2, r0
 800b1f4:	4629      	mov	r1, r5
 800b1f6:	4620      	mov	r0, r4
 800b1f8:	9207      	str	r2, [sp, #28]
 800b1fa:	f000 f943 	bl	800b484 <_Bfree>
 800b1fe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800b202:	ea43 0102 	orr.w	r1, r3, r2
 800b206:	9b04      	ldr	r3, [sp, #16]
 800b208:	430b      	orrs	r3, r1
 800b20a:	464d      	mov	r5, r9
 800b20c:	d10f      	bne.n	800b22e <_dtoa_r+0xa66>
 800b20e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b212:	d02a      	beq.n	800b26a <_dtoa_r+0xaa2>
 800b214:	9b03      	ldr	r3, [sp, #12]
 800b216:	2b00      	cmp	r3, #0
 800b218:	dd02      	ble.n	800b220 <_dtoa_r+0xa58>
 800b21a:	9b02      	ldr	r3, [sp, #8]
 800b21c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b220:	f88b a000 	strb.w	sl, [fp]
 800b224:	e775      	b.n	800b112 <_dtoa_r+0x94a>
 800b226:	4638      	mov	r0, r7
 800b228:	e7ba      	b.n	800b1a0 <_dtoa_r+0x9d8>
 800b22a:	2201      	movs	r2, #1
 800b22c:	e7e2      	b.n	800b1f4 <_dtoa_r+0xa2c>
 800b22e:	9b03      	ldr	r3, [sp, #12]
 800b230:	2b00      	cmp	r3, #0
 800b232:	db04      	blt.n	800b23e <_dtoa_r+0xa76>
 800b234:	9906      	ldr	r1, [sp, #24]
 800b236:	430b      	orrs	r3, r1
 800b238:	9904      	ldr	r1, [sp, #16]
 800b23a:	430b      	orrs	r3, r1
 800b23c:	d122      	bne.n	800b284 <_dtoa_r+0xabc>
 800b23e:	2a00      	cmp	r2, #0
 800b240:	ddee      	ble.n	800b220 <_dtoa_r+0xa58>
 800b242:	ee18 1a10 	vmov	r1, s16
 800b246:	2201      	movs	r2, #1
 800b248:	4620      	mov	r0, r4
 800b24a:	f000 faed 	bl	800b828 <__lshift>
 800b24e:	4631      	mov	r1, r6
 800b250:	ee08 0a10 	vmov	s16, r0
 800b254:	f000 fb58 	bl	800b908 <__mcmp>
 800b258:	2800      	cmp	r0, #0
 800b25a:	dc03      	bgt.n	800b264 <_dtoa_r+0xa9c>
 800b25c:	d1e0      	bne.n	800b220 <_dtoa_r+0xa58>
 800b25e:	f01a 0f01 	tst.w	sl, #1
 800b262:	d0dd      	beq.n	800b220 <_dtoa_r+0xa58>
 800b264:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b268:	d1d7      	bne.n	800b21a <_dtoa_r+0xa52>
 800b26a:	2339      	movs	r3, #57	; 0x39
 800b26c:	f88b 3000 	strb.w	r3, [fp]
 800b270:	462b      	mov	r3, r5
 800b272:	461d      	mov	r5, r3
 800b274:	3b01      	subs	r3, #1
 800b276:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b27a:	2a39      	cmp	r2, #57	; 0x39
 800b27c:	d071      	beq.n	800b362 <_dtoa_r+0xb9a>
 800b27e:	3201      	adds	r2, #1
 800b280:	701a      	strb	r2, [r3, #0]
 800b282:	e746      	b.n	800b112 <_dtoa_r+0x94a>
 800b284:	2a00      	cmp	r2, #0
 800b286:	dd07      	ble.n	800b298 <_dtoa_r+0xad0>
 800b288:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b28c:	d0ed      	beq.n	800b26a <_dtoa_r+0xaa2>
 800b28e:	f10a 0301 	add.w	r3, sl, #1
 800b292:	f88b 3000 	strb.w	r3, [fp]
 800b296:	e73c      	b.n	800b112 <_dtoa_r+0x94a>
 800b298:	9b05      	ldr	r3, [sp, #20]
 800b29a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800b29e:	4599      	cmp	r9, r3
 800b2a0:	d047      	beq.n	800b332 <_dtoa_r+0xb6a>
 800b2a2:	ee18 1a10 	vmov	r1, s16
 800b2a6:	2300      	movs	r3, #0
 800b2a8:	220a      	movs	r2, #10
 800b2aa:	4620      	mov	r0, r4
 800b2ac:	f000 f90c 	bl	800b4c8 <__multadd>
 800b2b0:	45b8      	cmp	r8, r7
 800b2b2:	ee08 0a10 	vmov	s16, r0
 800b2b6:	f04f 0300 	mov.w	r3, #0
 800b2ba:	f04f 020a 	mov.w	r2, #10
 800b2be:	4641      	mov	r1, r8
 800b2c0:	4620      	mov	r0, r4
 800b2c2:	d106      	bne.n	800b2d2 <_dtoa_r+0xb0a>
 800b2c4:	f000 f900 	bl	800b4c8 <__multadd>
 800b2c8:	4680      	mov	r8, r0
 800b2ca:	4607      	mov	r7, r0
 800b2cc:	f109 0901 	add.w	r9, r9, #1
 800b2d0:	e772      	b.n	800b1b8 <_dtoa_r+0x9f0>
 800b2d2:	f000 f8f9 	bl	800b4c8 <__multadd>
 800b2d6:	4639      	mov	r1, r7
 800b2d8:	4680      	mov	r8, r0
 800b2da:	2300      	movs	r3, #0
 800b2dc:	220a      	movs	r2, #10
 800b2de:	4620      	mov	r0, r4
 800b2e0:	f000 f8f2 	bl	800b4c8 <__multadd>
 800b2e4:	4607      	mov	r7, r0
 800b2e6:	e7f1      	b.n	800b2cc <_dtoa_r+0xb04>
 800b2e8:	9b03      	ldr	r3, [sp, #12]
 800b2ea:	9302      	str	r3, [sp, #8]
 800b2ec:	9d01      	ldr	r5, [sp, #4]
 800b2ee:	ee18 0a10 	vmov	r0, s16
 800b2f2:	4631      	mov	r1, r6
 800b2f4:	f7ff f9dc 	bl	800a6b0 <quorem>
 800b2f8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b2fc:	9b01      	ldr	r3, [sp, #4]
 800b2fe:	f805 ab01 	strb.w	sl, [r5], #1
 800b302:	1aea      	subs	r2, r5, r3
 800b304:	9b02      	ldr	r3, [sp, #8]
 800b306:	4293      	cmp	r3, r2
 800b308:	dd09      	ble.n	800b31e <_dtoa_r+0xb56>
 800b30a:	ee18 1a10 	vmov	r1, s16
 800b30e:	2300      	movs	r3, #0
 800b310:	220a      	movs	r2, #10
 800b312:	4620      	mov	r0, r4
 800b314:	f000 f8d8 	bl	800b4c8 <__multadd>
 800b318:	ee08 0a10 	vmov	s16, r0
 800b31c:	e7e7      	b.n	800b2ee <_dtoa_r+0xb26>
 800b31e:	9b02      	ldr	r3, [sp, #8]
 800b320:	2b00      	cmp	r3, #0
 800b322:	bfc8      	it	gt
 800b324:	461d      	movgt	r5, r3
 800b326:	9b01      	ldr	r3, [sp, #4]
 800b328:	bfd8      	it	le
 800b32a:	2501      	movle	r5, #1
 800b32c:	441d      	add	r5, r3
 800b32e:	f04f 0800 	mov.w	r8, #0
 800b332:	ee18 1a10 	vmov	r1, s16
 800b336:	2201      	movs	r2, #1
 800b338:	4620      	mov	r0, r4
 800b33a:	f000 fa75 	bl	800b828 <__lshift>
 800b33e:	4631      	mov	r1, r6
 800b340:	ee08 0a10 	vmov	s16, r0
 800b344:	f000 fae0 	bl	800b908 <__mcmp>
 800b348:	2800      	cmp	r0, #0
 800b34a:	dc91      	bgt.n	800b270 <_dtoa_r+0xaa8>
 800b34c:	d102      	bne.n	800b354 <_dtoa_r+0xb8c>
 800b34e:	f01a 0f01 	tst.w	sl, #1
 800b352:	d18d      	bne.n	800b270 <_dtoa_r+0xaa8>
 800b354:	462b      	mov	r3, r5
 800b356:	461d      	mov	r5, r3
 800b358:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b35c:	2a30      	cmp	r2, #48	; 0x30
 800b35e:	d0fa      	beq.n	800b356 <_dtoa_r+0xb8e>
 800b360:	e6d7      	b.n	800b112 <_dtoa_r+0x94a>
 800b362:	9a01      	ldr	r2, [sp, #4]
 800b364:	429a      	cmp	r2, r3
 800b366:	d184      	bne.n	800b272 <_dtoa_r+0xaaa>
 800b368:	9b00      	ldr	r3, [sp, #0]
 800b36a:	3301      	adds	r3, #1
 800b36c:	9300      	str	r3, [sp, #0]
 800b36e:	2331      	movs	r3, #49	; 0x31
 800b370:	7013      	strb	r3, [r2, #0]
 800b372:	e6ce      	b.n	800b112 <_dtoa_r+0x94a>
 800b374:	4b09      	ldr	r3, [pc, #36]	; (800b39c <_dtoa_r+0xbd4>)
 800b376:	f7ff ba95 	b.w	800a8a4 <_dtoa_r+0xdc>
 800b37a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	f47f aa6e 	bne.w	800a85e <_dtoa_r+0x96>
 800b382:	4b07      	ldr	r3, [pc, #28]	; (800b3a0 <_dtoa_r+0xbd8>)
 800b384:	f7ff ba8e 	b.w	800a8a4 <_dtoa_r+0xdc>
 800b388:	9b02      	ldr	r3, [sp, #8]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	dcae      	bgt.n	800b2ec <_dtoa_r+0xb24>
 800b38e:	9b06      	ldr	r3, [sp, #24]
 800b390:	2b02      	cmp	r3, #2
 800b392:	f73f aea8 	bgt.w	800b0e6 <_dtoa_r+0x91e>
 800b396:	e7a9      	b.n	800b2ec <_dtoa_r+0xb24>
 800b398:	0800e1be 	.word	0x0800e1be
 800b39c:	0800e341 	.word	0x0800e341
 800b3a0:	0800e156 	.word	0x0800e156

0800b3a4 <fiprintf>:
 800b3a4:	b40e      	push	{r1, r2, r3}
 800b3a6:	b503      	push	{r0, r1, lr}
 800b3a8:	4601      	mov	r1, r0
 800b3aa:	ab03      	add	r3, sp, #12
 800b3ac:	4805      	ldr	r0, [pc, #20]	; (800b3c4 <fiprintf+0x20>)
 800b3ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800b3b2:	6800      	ldr	r0, [r0, #0]
 800b3b4:	9301      	str	r3, [sp, #4]
 800b3b6:	f000 fff7 	bl	800c3a8 <_vfiprintf_r>
 800b3ba:	b002      	add	sp, #8
 800b3bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800b3c0:	b003      	add	sp, #12
 800b3c2:	4770      	bx	lr
 800b3c4:	20000020 	.word	0x20000020

0800b3c8 <_localeconv_r>:
 800b3c8:	4800      	ldr	r0, [pc, #0]	; (800b3cc <_localeconv_r+0x4>)
 800b3ca:	4770      	bx	lr
 800b3cc:	20000174 	.word	0x20000174

0800b3d0 <_lseek_r>:
 800b3d0:	b538      	push	{r3, r4, r5, lr}
 800b3d2:	4d07      	ldr	r5, [pc, #28]	; (800b3f0 <_lseek_r+0x20>)
 800b3d4:	4604      	mov	r4, r0
 800b3d6:	4608      	mov	r0, r1
 800b3d8:	4611      	mov	r1, r2
 800b3da:	2200      	movs	r2, #0
 800b3dc:	602a      	str	r2, [r5, #0]
 800b3de:	461a      	mov	r2, r3
 800b3e0:	f7f7 f93c 	bl	800265c <_lseek>
 800b3e4:	1c43      	adds	r3, r0, #1
 800b3e6:	d102      	bne.n	800b3ee <_lseek_r+0x1e>
 800b3e8:	682b      	ldr	r3, [r5, #0]
 800b3ea:	b103      	cbz	r3, 800b3ee <_lseek_r+0x1e>
 800b3ec:	6023      	str	r3, [r4, #0]
 800b3ee:	bd38      	pop	{r3, r4, r5, pc}
 800b3f0:	200051fc 	.word	0x200051fc

0800b3f4 <malloc>:
 800b3f4:	4b02      	ldr	r3, [pc, #8]	; (800b400 <malloc+0xc>)
 800b3f6:	4601      	mov	r1, r0
 800b3f8:	6818      	ldr	r0, [r3, #0]
 800b3fa:	f000 bc09 	b.w	800bc10 <_malloc_r>
 800b3fe:	bf00      	nop
 800b400:	20000020 	.word	0x20000020

0800b404 <_Balloc>:
 800b404:	b570      	push	{r4, r5, r6, lr}
 800b406:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b408:	4604      	mov	r4, r0
 800b40a:	460d      	mov	r5, r1
 800b40c:	b976      	cbnz	r6, 800b42c <_Balloc+0x28>
 800b40e:	2010      	movs	r0, #16
 800b410:	f7ff fff0 	bl	800b3f4 <malloc>
 800b414:	4602      	mov	r2, r0
 800b416:	6260      	str	r0, [r4, #36]	; 0x24
 800b418:	b920      	cbnz	r0, 800b424 <_Balloc+0x20>
 800b41a:	4b18      	ldr	r3, [pc, #96]	; (800b47c <_Balloc+0x78>)
 800b41c:	4818      	ldr	r0, [pc, #96]	; (800b480 <_Balloc+0x7c>)
 800b41e:	2166      	movs	r1, #102	; 0x66
 800b420:	f7ff f918 	bl	800a654 <__assert_func>
 800b424:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b428:	6006      	str	r6, [r0, #0]
 800b42a:	60c6      	str	r6, [r0, #12]
 800b42c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b42e:	68f3      	ldr	r3, [r6, #12]
 800b430:	b183      	cbz	r3, 800b454 <_Balloc+0x50>
 800b432:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b434:	68db      	ldr	r3, [r3, #12]
 800b436:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b43a:	b9b8      	cbnz	r0, 800b46c <_Balloc+0x68>
 800b43c:	2101      	movs	r1, #1
 800b43e:	fa01 f605 	lsl.w	r6, r1, r5
 800b442:	1d72      	adds	r2, r6, #5
 800b444:	0092      	lsls	r2, r2, #2
 800b446:	4620      	mov	r0, r4
 800b448:	f000 fb60 	bl	800bb0c <_calloc_r>
 800b44c:	b160      	cbz	r0, 800b468 <_Balloc+0x64>
 800b44e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b452:	e00e      	b.n	800b472 <_Balloc+0x6e>
 800b454:	2221      	movs	r2, #33	; 0x21
 800b456:	2104      	movs	r1, #4
 800b458:	4620      	mov	r0, r4
 800b45a:	f000 fb57 	bl	800bb0c <_calloc_r>
 800b45e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b460:	60f0      	str	r0, [r6, #12]
 800b462:	68db      	ldr	r3, [r3, #12]
 800b464:	2b00      	cmp	r3, #0
 800b466:	d1e4      	bne.n	800b432 <_Balloc+0x2e>
 800b468:	2000      	movs	r0, #0
 800b46a:	bd70      	pop	{r4, r5, r6, pc}
 800b46c:	6802      	ldr	r2, [r0, #0]
 800b46e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b472:	2300      	movs	r3, #0
 800b474:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b478:	e7f7      	b.n	800b46a <_Balloc+0x66>
 800b47a:	bf00      	nop
 800b47c:	0800e0a6 	.word	0x0800e0a6
 800b480:	0800e1cf 	.word	0x0800e1cf

0800b484 <_Bfree>:
 800b484:	b570      	push	{r4, r5, r6, lr}
 800b486:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b488:	4605      	mov	r5, r0
 800b48a:	460c      	mov	r4, r1
 800b48c:	b976      	cbnz	r6, 800b4ac <_Bfree+0x28>
 800b48e:	2010      	movs	r0, #16
 800b490:	f7ff ffb0 	bl	800b3f4 <malloc>
 800b494:	4602      	mov	r2, r0
 800b496:	6268      	str	r0, [r5, #36]	; 0x24
 800b498:	b920      	cbnz	r0, 800b4a4 <_Bfree+0x20>
 800b49a:	4b09      	ldr	r3, [pc, #36]	; (800b4c0 <_Bfree+0x3c>)
 800b49c:	4809      	ldr	r0, [pc, #36]	; (800b4c4 <_Bfree+0x40>)
 800b49e:	218a      	movs	r1, #138	; 0x8a
 800b4a0:	f7ff f8d8 	bl	800a654 <__assert_func>
 800b4a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b4a8:	6006      	str	r6, [r0, #0]
 800b4aa:	60c6      	str	r6, [r0, #12]
 800b4ac:	b13c      	cbz	r4, 800b4be <_Bfree+0x3a>
 800b4ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b4b0:	6862      	ldr	r2, [r4, #4]
 800b4b2:	68db      	ldr	r3, [r3, #12]
 800b4b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b4b8:	6021      	str	r1, [r4, #0]
 800b4ba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b4be:	bd70      	pop	{r4, r5, r6, pc}
 800b4c0:	0800e0a6 	.word	0x0800e0a6
 800b4c4:	0800e1cf 	.word	0x0800e1cf

0800b4c8 <__multadd>:
 800b4c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4cc:	690d      	ldr	r5, [r1, #16]
 800b4ce:	4607      	mov	r7, r0
 800b4d0:	460c      	mov	r4, r1
 800b4d2:	461e      	mov	r6, r3
 800b4d4:	f101 0c14 	add.w	ip, r1, #20
 800b4d8:	2000      	movs	r0, #0
 800b4da:	f8dc 3000 	ldr.w	r3, [ip]
 800b4de:	b299      	uxth	r1, r3
 800b4e0:	fb02 6101 	mla	r1, r2, r1, r6
 800b4e4:	0c1e      	lsrs	r6, r3, #16
 800b4e6:	0c0b      	lsrs	r3, r1, #16
 800b4e8:	fb02 3306 	mla	r3, r2, r6, r3
 800b4ec:	b289      	uxth	r1, r1
 800b4ee:	3001      	adds	r0, #1
 800b4f0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b4f4:	4285      	cmp	r5, r0
 800b4f6:	f84c 1b04 	str.w	r1, [ip], #4
 800b4fa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b4fe:	dcec      	bgt.n	800b4da <__multadd+0x12>
 800b500:	b30e      	cbz	r6, 800b546 <__multadd+0x7e>
 800b502:	68a3      	ldr	r3, [r4, #8]
 800b504:	42ab      	cmp	r3, r5
 800b506:	dc19      	bgt.n	800b53c <__multadd+0x74>
 800b508:	6861      	ldr	r1, [r4, #4]
 800b50a:	4638      	mov	r0, r7
 800b50c:	3101      	adds	r1, #1
 800b50e:	f7ff ff79 	bl	800b404 <_Balloc>
 800b512:	4680      	mov	r8, r0
 800b514:	b928      	cbnz	r0, 800b522 <__multadd+0x5a>
 800b516:	4602      	mov	r2, r0
 800b518:	4b0c      	ldr	r3, [pc, #48]	; (800b54c <__multadd+0x84>)
 800b51a:	480d      	ldr	r0, [pc, #52]	; (800b550 <__multadd+0x88>)
 800b51c:	21b5      	movs	r1, #181	; 0xb5
 800b51e:	f7ff f899 	bl	800a654 <__assert_func>
 800b522:	6922      	ldr	r2, [r4, #16]
 800b524:	3202      	adds	r2, #2
 800b526:	f104 010c 	add.w	r1, r4, #12
 800b52a:	0092      	lsls	r2, r2, #2
 800b52c:	300c      	adds	r0, #12
 800b52e:	f7fe faff 	bl	8009b30 <memcpy>
 800b532:	4621      	mov	r1, r4
 800b534:	4638      	mov	r0, r7
 800b536:	f7ff ffa5 	bl	800b484 <_Bfree>
 800b53a:	4644      	mov	r4, r8
 800b53c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b540:	3501      	adds	r5, #1
 800b542:	615e      	str	r6, [r3, #20]
 800b544:	6125      	str	r5, [r4, #16]
 800b546:	4620      	mov	r0, r4
 800b548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b54c:	0800e1be 	.word	0x0800e1be
 800b550:	0800e1cf 	.word	0x0800e1cf

0800b554 <__hi0bits>:
 800b554:	0c03      	lsrs	r3, r0, #16
 800b556:	041b      	lsls	r3, r3, #16
 800b558:	b9d3      	cbnz	r3, 800b590 <__hi0bits+0x3c>
 800b55a:	0400      	lsls	r0, r0, #16
 800b55c:	2310      	movs	r3, #16
 800b55e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b562:	bf04      	itt	eq
 800b564:	0200      	lsleq	r0, r0, #8
 800b566:	3308      	addeq	r3, #8
 800b568:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b56c:	bf04      	itt	eq
 800b56e:	0100      	lsleq	r0, r0, #4
 800b570:	3304      	addeq	r3, #4
 800b572:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b576:	bf04      	itt	eq
 800b578:	0080      	lsleq	r0, r0, #2
 800b57a:	3302      	addeq	r3, #2
 800b57c:	2800      	cmp	r0, #0
 800b57e:	db05      	blt.n	800b58c <__hi0bits+0x38>
 800b580:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b584:	f103 0301 	add.w	r3, r3, #1
 800b588:	bf08      	it	eq
 800b58a:	2320      	moveq	r3, #32
 800b58c:	4618      	mov	r0, r3
 800b58e:	4770      	bx	lr
 800b590:	2300      	movs	r3, #0
 800b592:	e7e4      	b.n	800b55e <__hi0bits+0xa>

0800b594 <__lo0bits>:
 800b594:	6803      	ldr	r3, [r0, #0]
 800b596:	f013 0207 	ands.w	r2, r3, #7
 800b59a:	4601      	mov	r1, r0
 800b59c:	d00b      	beq.n	800b5b6 <__lo0bits+0x22>
 800b59e:	07da      	lsls	r2, r3, #31
 800b5a0:	d423      	bmi.n	800b5ea <__lo0bits+0x56>
 800b5a2:	0798      	lsls	r0, r3, #30
 800b5a4:	bf49      	itett	mi
 800b5a6:	085b      	lsrmi	r3, r3, #1
 800b5a8:	089b      	lsrpl	r3, r3, #2
 800b5aa:	2001      	movmi	r0, #1
 800b5ac:	600b      	strmi	r3, [r1, #0]
 800b5ae:	bf5c      	itt	pl
 800b5b0:	600b      	strpl	r3, [r1, #0]
 800b5b2:	2002      	movpl	r0, #2
 800b5b4:	4770      	bx	lr
 800b5b6:	b298      	uxth	r0, r3
 800b5b8:	b9a8      	cbnz	r0, 800b5e6 <__lo0bits+0x52>
 800b5ba:	0c1b      	lsrs	r3, r3, #16
 800b5bc:	2010      	movs	r0, #16
 800b5be:	b2da      	uxtb	r2, r3
 800b5c0:	b90a      	cbnz	r2, 800b5c6 <__lo0bits+0x32>
 800b5c2:	3008      	adds	r0, #8
 800b5c4:	0a1b      	lsrs	r3, r3, #8
 800b5c6:	071a      	lsls	r2, r3, #28
 800b5c8:	bf04      	itt	eq
 800b5ca:	091b      	lsreq	r3, r3, #4
 800b5cc:	3004      	addeq	r0, #4
 800b5ce:	079a      	lsls	r2, r3, #30
 800b5d0:	bf04      	itt	eq
 800b5d2:	089b      	lsreq	r3, r3, #2
 800b5d4:	3002      	addeq	r0, #2
 800b5d6:	07da      	lsls	r2, r3, #31
 800b5d8:	d403      	bmi.n	800b5e2 <__lo0bits+0x4e>
 800b5da:	085b      	lsrs	r3, r3, #1
 800b5dc:	f100 0001 	add.w	r0, r0, #1
 800b5e0:	d005      	beq.n	800b5ee <__lo0bits+0x5a>
 800b5e2:	600b      	str	r3, [r1, #0]
 800b5e4:	4770      	bx	lr
 800b5e6:	4610      	mov	r0, r2
 800b5e8:	e7e9      	b.n	800b5be <__lo0bits+0x2a>
 800b5ea:	2000      	movs	r0, #0
 800b5ec:	4770      	bx	lr
 800b5ee:	2020      	movs	r0, #32
 800b5f0:	4770      	bx	lr
	...

0800b5f4 <__i2b>:
 800b5f4:	b510      	push	{r4, lr}
 800b5f6:	460c      	mov	r4, r1
 800b5f8:	2101      	movs	r1, #1
 800b5fa:	f7ff ff03 	bl	800b404 <_Balloc>
 800b5fe:	4602      	mov	r2, r0
 800b600:	b928      	cbnz	r0, 800b60e <__i2b+0x1a>
 800b602:	4b05      	ldr	r3, [pc, #20]	; (800b618 <__i2b+0x24>)
 800b604:	4805      	ldr	r0, [pc, #20]	; (800b61c <__i2b+0x28>)
 800b606:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b60a:	f7ff f823 	bl	800a654 <__assert_func>
 800b60e:	2301      	movs	r3, #1
 800b610:	6144      	str	r4, [r0, #20]
 800b612:	6103      	str	r3, [r0, #16]
 800b614:	bd10      	pop	{r4, pc}
 800b616:	bf00      	nop
 800b618:	0800e1be 	.word	0x0800e1be
 800b61c:	0800e1cf 	.word	0x0800e1cf

0800b620 <__multiply>:
 800b620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b624:	4691      	mov	r9, r2
 800b626:	690a      	ldr	r2, [r1, #16]
 800b628:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b62c:	429a      	cmp	r2, r3
 800b62e:	bfb8      	it	lt
 800b630:	460b      	movlt	r3, r1
 800b632:	460c      	mov	r4, r1
 800b634:	bfbc      	itt	lt
 800b636:	464c      	movlt	r4, r9
 800b638:	4699      	movlt	r9, r3
 800b63a:	6927      	ldr	r7, [r4, #16]
 800b63c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b640:	68a3      	ldr	r3, [r4, #8]
 800b642:	6861      	ldr	r1, [r4, #4]
 800b644:	eb07 060a 	add.w	r6, r7, sl
 800b648:	42b3      	cmp	r3, r6
 800b64a:	b085      	sub	sp, #20
 800b64c:	bfb8      	it	lt
 800b64e:	3101      	addlt	r1, #1
 800b650:	f7ff fed8 	bl	800b404 <_Balloc>
 800b654:	b930      	cbnz	r0, 800b664 <__multiply+0x44>
 800b656:	4602      	mov	r2, r0
 800b658:	4b44      	ldr	r3, [pc, #272]	; (800b76c <__multiply+0x14c>)
 800b65a:	4845      	ldr	r0, [pc, #276]	; (800b770 <__multiply+0x150>)
 800b65c:	f240 115d 	movw	r1, #349	; 0x15d
 800b660:	f7fe fff8 	bl	800a654 <__assert_func>
 800b664:	f100 0514 	add.w	r5, r0, #20
 800b668:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b66c:	462b      	mov	r3, r5
 800b66e:	2200      	movs	r2, #0
 800b670:	4543      	cmp	r3, r8
 800b672:	d321      	bcc.n	800b6b8 <__multiply+0x98>
 800b674:	f104 0314 	add.w	r3, r4, #20
 800b678:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b67c:	f109 0314 	add.w	r3, r9, #20
 800b680:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b684:	9202      	str	r2, [sp, #8]
 800b686:	1b3a      	subs	r2, r7, r4
 800b688:	3a15      	subs	r2, #21
 800b68a:	f022 0203 	bic.w	r2, r2, #3
 800b68e:	3204      	adds	r2, #4
 800b690:	f104 0115 	add.w	r1, r4, #21
 800b694:	428f      	cmp	r7, r1
 800b696:	bf38      	it	cc
 800b698:	2204      	movcc	r2, #4
 800b69a:	9201      	str	r2, [sp, #4]
 800b69c:	9a02      	ldr	r2, [sp, #8]
 800b69e:	9303      	str	r3, [sp, #12]
 800b6a0:	429a      	cmp	r2, r3
 800b6a2:	d80c      	bhi.n	800b6be <__multiply+0x9e>
 800b6a4:	2e00      	cmp	r6, #0
 800b6a6:	dd03      	ble.n	800b6b0 <__multiply+0x90>
 800b6a8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d05a      	beq.n	800b766 <__multiply+0x146>
 800b6b0:	6106      	str	r6, [r0, #16]
 800b6b2:	b005      	add	sp, #20
 800b6b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6b8:	f843 2b04 	str.w	r2, [r3], #4
 800b6bc:	e7d8      	b.n	800b670 <__multiply+0x50>
 800b6be:	f8b3 a000 	ldrh.w	sl, [r3]
 800b6c2:	f1ba 0f00 	cmp.w	sl, #0
 800b6c6:	d024      	beq.n	800b712 <__multiply+0xf2>
 800b6c8:	f104 0e14 	add.w	lr, r4, #20
 800b6cc:	46a9      	mov	r9, r5
 800b6ce:	f04f 0c00 	mov.w	ip, #0
 800b6d2:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b6d6:	f8d9 1000 	ldr.w	r1, [r9]
 800b6da:	fa1f fb82 	uxth.w	fp, r2
 800b6de:	b289      	uxth	r1, r1
 800b6e0:	fb0a 110b 	mla	r1, sl, fp, r1
 800b6e4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b6e8:	f8d9 2000 	ldr.w	r2, [r9]
 800b6ec:	4461      	add	r1, ip
 800b6ee:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b6f2:	fb0a c20b 	mla	r2, sl, fp, ip
 800b6f6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b6fa:	b289      	uxth	r1, r1
 800b6fc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b700:	4577      	cmp	r7, lr
 800b702:	f849 1b04 	str.w	r1, [r9], #4
 800b706:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b70a:	d8e2      	bhi.n	800b6d2 <__multiply+0xb2>
 800b70c:	9a01      	ldr	r2, [sp, #4]
 800b70e:	f845 c002 	str.w	ip, [r5, r2]
 800b712:	9a03      	ldr	r2, [sp, #12]
 800b714:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b718:	3304      	adds	r3, #4
 800b71a:	f1b9 0f00 	cmp.w	r9, #0
 800b71e:	d020      	beq.n	800b762 <__multiply+0x142>
 800b720:	6829      	ldr	r1, [r5, #0]
 800b722:	f104 0c14 	add.w	ip, r4, #20
 800b726:	46ae      	mov	lr, r5
 800b728:	f04f 0a00 	mov.w	sl, #0
 800b72c:	f8bc b000 	ldrh.w	fp, [ip]
 800b730:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b734:	fb09 220b 	mla	r2, r9, fp, r2
 800b738:	4492      	add	sl, r2
 800b73a:	b289      	uxth	r1, r1
 800b73c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b740:	f84e 1b04 	str.w	r1, [lr], #4
 800b744:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b748:	f8be 1000 	ldrh.w	r1, [lr]
 800b74c:	0c12      	lsrs	r2, r2, #16
 800b74e:	fb09 1102 	mla	r1, r9, r2, r1
 800b752:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b756:	4567      	cmp	r7, ip
 800b758:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b75c:	d8e6      	bhi.n	800b72c <__multiply+0x10c>
 800b75e:	9a01      	ldr	r2, [sp, #4]
 800b760:	50a9      	str	r1, [r5, r2]
 800b762:	3504      	adds	r5, #4
 800b764:	e79a      	b.n	800b69c <__multiply+0x7c>
 800b766:	3e01      	subs	r6, #1
 800b768:	e79c      	b.n	800b6a4 <__multiply+0x84>
 800b76a:	bf00      	nop
 800b76c:	0800e1be 	.word	0x0800e1be
 800b770:	0800e1cf 	.word	0x0800e1cf

0800b774 <__pow5mult>:
 800b774:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b778:	4615      	mov	r5, r2
 800b77a:	f012 0203 	ands.w	r2, r2, #3
 800b77e:	4606      	mov	r6, r0
 800b780:	460f      	mov	r7, r1
 800b782:	d007      	beq.n	800b794 <__pow5mult+0x20>
 800b784:	4c25      	ldr	r4, [pc, #148]	; (800b81c <__pow5mult+0xa8>)
 800b786:	3a01      	subs	r2, #1
 800b788:	2300      	movs	r3, #0
 800b78a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b78e:	f7ff fe9b 	bl	800b4c8 <__multadd>
 800b792:	4607      	mov	r7, r0
 800b794:	10ad      	asrs	r5, r5, #2
 800b796:	d03d      	beq.n	800b814 <__pow5mult+0xa0>
 800b798:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b79a:	b97c      	cbnz	r4, 800b7bc <__pow5mult+0x48>
 800b79c:	2010      	movs	r0, #16
 800b79e:	f7ff fe29 	bl	800b3f4 <malloc>
 800b7a2:	4602      	mov	r2, r0
 800b7a4:	6270      	str	r0, [r6, #36]	; 0x24
 800b7a6:	b928      	cbnz	r0, 800b7b4 <__pow5mult+0x40>
 800b7a8:	4b1d      	ldr	r3, [pc, #116]	; (800b820 <__pow5mult+0xac>)
 800b7aa:	481e      	ldr	r0, [pc, #120]	; (800b824 <__pow5mult+0xb0>)
 800b7ac:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b7b0:	f7fe ff50 	bl	800a654 <__assert_func>
 800b7b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b7b8:	6004      	str	r4, [r0, #0]
 800b7ba:	60c4      	str	r4, [r0, #12]
 800b7bc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b7c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b7c4:	b94c      	cbnz	r4, 800b7da <__pow5mult+0x66>
 800b7c6:	f240 2171 	movw	r1, #625	; 0x271
 800b7ca:	4630      	mov	r0, r6
 800b7cc:	f7ff ff12 	bl	800b5f4 <__i2b>
 800b7d0:	2300      	movs	r3, #0
 800b7d2:	f8c8 0008 	str.w	r0, [r8, #8]
 800b7d6:	4604      	mov	r4, r0
 800b7d8:	6003      	str	r3, [r0, #0]
 800b7da:	f04f 0900 	mov.w	r9, #0
 800b7de:	07eb      	lsls	r3, r5, #31
 800b7e0:	d50a      	bpl.n	800b7f8 <__pow5mult+0x84>
 800b7e2:	4639      	mov	r1, r7
 800b7e4:	4622      	mov	r2, r4
 800b7e6:	4630      	mov	r0, r6
 800b7e8:	f7ff ff1a 	bl	800b620 <__multiply>
 800b7ec:	4639      	mov	r1, r7
 800b7ee:	4680      	mov	r8, r0
 800b7f0:	4630      	mov	r0, r6
 800b7f2:	f7ff fe47 	bl	800b484 <_Bfree>
 800b7f6:	4647      	mov	r7, r8
 800b7f8:	106d      	asrs	r5, r5, #1
 800b7fa:	d00b      	beq.n	800b814 <__pow5mult+0xa0>
 800b7fc:	6820      	ldr	r0, [r4, #0]
 800b7fe:	b938      	cbnz	r0, 800b810 <__pow5mult+0x9c>
 800b800:	4622      	mov	r2, r4
 800b802:	4621      	mov	r1, r4
 800b804:	4630      	mov	r0, r6
 800b806:	f7ff ff0b 	bl	800b620 <__multiply>
 800b80a:	6020      	str	r0, [r4, #0]
 800b80c:	f8c0 9000 	str.w	r9, [r0]
 800b810:	4604      	mov	r4, r0
 800b812:	e7e4      	b.n	800b7de <__pow5mult+0x6a>
 800b814:	4638      	mov	r0, r7
 800b816:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b81a:	bf00      	nop
 800b81c:	0800e320 	.word	0x0800e320
 800b820:	0800e0a6 	.word	0x0800e0a6
 800b824:	0800e1cf 	.word	0x0800e1cf

0800b828 <__lshift>:
 800b828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b82c:	460c      	mov	r4, r1
 800b82e:	6849      	ldr	r1, [r1, #4]
 800b830:	6923      	ldr	r3, [r4, #16]
 800b832:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b836:	68a3      	ldr	r3, [r4, #8]
 800b838:	4607      	mov	r7, r0
 800b83a:	4691      	mov	r9, r2
 800b83c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b840:	f108 0601 	add.w	r6, r8, #1
 800b844:	42b3      	cmp	r3, r6
 800b846:	db0b      	blt.n	800b860 <__lshift+0x38>
 800b848:	4638      	mov	r0, r7
 800b84a:	f7ff fddb 	bl	800b404 <_Balloc>
 800b84e:	4605      	mov	r5, r0
 800b850:	b948      	cbnz	r0, 800b866 <__lshift+0x3e>
 800b852:	4602      	mov	r2, r0
 800b854:	4b2a      	ldr	r3, [pc, #168]	; (800b900 <__lshift+0xd8>)
 800b856:	482b      	ldr	r0, [pc, #172]	; (800b904 <__lshift+0xdc>)
 800b858:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b85c:	f7fe fefa 	bl	800a654 <__assert_func>
 800b860:	3101      	adds	r1, #1
 800b862:	005b      	lsls	r3, r3, #1
 800b864:	e7ee      	b.n	800b844 <__lshift+0x1c>
 800b866:	2300      	movs	r3, #0
 800b868:	f100 0114 	add.w	r1, r0, #20
 800b86c:	f100 0210 	add.w	r2, r0, #16
 800b870:	4618      	mov	r0, r3
 800b872:	4553      	cmp	r3, sl
 800b874:	db37      	blt.n	800b8e6 <__lshift+0xbe>
 800b876:	6920      	ldr	r0, [r4, #16]
 800b878:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b87c:	f104 0314 	add.w	r3, r4, #20
 800b880:	f019 091f 	ands.w	r9, r9, #31
 800b884:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b888:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b88c:	d02f      	beq.n	800b8ee <__lshift+0xc6>
 800b88e:	f1c9 0e20 	rsb	lr, r9, #32
 800b892:	468a      	mov	sl, r1
 800b894:	f04f 0c00 	mov.w	ip, #0
 800b898:	681a      	ldr	r2, [r3, #0]
 800b89a:	fa02 f209 	lsl.w	r2, r2, r9
 800b89e:	ea42 020c 	orr.w	r2, r2, ip
 800b8a2:	f84a 2b04 	str.w	r2, [sl], #4
 800b8a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8aa:	4298      	cmp	r0, r3
 800b8ac:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b8b0:	d8f2      	bhi.n	800b898 <__lshift+0x70>
 800b8b2:	1b03      	subs	r3, r0, r4
 800b8b4:	3b15      	subs	r3, #21
 800b8b6:	f023 0303 	bic.w	r3, r3, #3
 800b8ba:	3304      	adds	r3, #4
 800b8bc:	f104 0215 	add.w	r2, r4, #21
 800b8c0:	4290      	cmp	r0, r2
 800b8c2:	bf38      	it	cc
 800b8c4:	2304      	movcc	r3, #4
 800b8c6:	f841 c003 	str.w	ip, [r1, r3]
 800b8ca:	f1bc 0f00 	cmp.w	ip, #0
 800b8ce:	d001      	beq.n	800b8d4 <__lshift+0xac>
 800b8d0:	f108 0602 	add.w	r6, r8, #2
 800b8d4:	3e01      	subs	r6, #1
 800b8d6:	4638      	mov	r0, r7
 800b8d8:	612e      	str	r6, [r5, #16]
 800b8da:	4621      	mov	r1, r4
 800b8dc:	f7ff fdd2 	bl	800b484 <_Bfree>
 800b8e0:	4628      	mov	r0, r5
 800b8e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8e6:	f842 0f04 	str.w	r0, [r2, #4]!
 800b8ea:	3301      	adds	r3, #1
 800b8ec:	e7c1      	b.n	800b872 <__lshift+0x4a>
 800b8ee:	3904      	subs	r1, #4
 800b8f0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8f4:	f841 2f04 	str.w	r2, [r1, #4]!
 800b8f8:	4298      	cmp	r0, r3
 800b8fa:	d8f9      	bhi.n	800b8f0 <__lshift+0xc8>
 800b8fc:	e7ea      	b.n	800b8d4 <__lshift+0xac>
 800b8fe:	bf00      	nop
 800b900:	0800e1be 	.word	0x0800e1be
 800b904:	0800e1cf 	.word	0x0800e1cf

0800b908 <__mcmp>:
 800b908:	b530      	push	{r4, r5, lr}
 800b90a:	6902      	ldr	r2, [r0, #16]
 800b90c:	690c      	ldr	r4, [r1, #16]
 800b90e:	1b12      	subs	r2, r2, r4
 800b910:	d10e      	bne.n	800b930 <__mcmp+0x28>
 800b912:	f100 0314 	add.w	r3, r0, #20
 800b916:	3114      	adds	r1, #20
 800b918:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b91c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b920:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b924:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b928:	42a5      	cmp	r5, r4
 800b92a:	d003      	beq.n	800b934 <__mcmp+0x2c>
 800b92c:	d305      	bcc.n	800b93a <__mcmp+0x32>
 800b92e:	2201      	movs	r2, #1
 800b930:	4610      	mov	r0, r2
 800b932:	bd30      	pop	{r4, r5, pc}
 800b934:	4283      	cmp	r3, r0
 800b936:	d3f3      	bcc.n	800b920 <__mcmp+0x18>
 800b938:	e7fa      	b.n	800b930 <__mcmp+0x28>
 800b93a:	f04f 32ff 	mov.w	r2, #4294967295
 800b93e:	e7f7      	b.n	800b930 <__mcmp+0x28>

0800b940 <__mdiff>:
 800b940:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b944:	460c      	mov	r4, r1
 800b946:	4606      	mov	r6, r0
 800b948:	4611      	mov	r1, r2
 800b94a:	4620      	mov	r0, r4
 800b94c:	4690      	mov	r8, r2
 800b94e:	f7ff ffdb 	bl	800b908 <__mcmp>
 800b952:	1e05      	subs	r5, r0, #0
 800b954:	d110      	bne.n	800b978 <__mdiff+0x38>
 800b956:	4629      	mov	r1, r5
 800b958:	4630      	mov	r0, r6
 800b95a:	f7ff fd53 	bl	800b404 <_Balloc>
 800b95e:	b930      	cbnz	r0, 800b96e <__mdiff+0x2e>
 800b960:	4b3a      	ldr	r3, [pc, #232]	; (800ba4c <__mdiff+0x10c>)
 800b962:	4602      	mov	r2, r0
 800b964:	f240 2132 	movw	r1, #562	; 0x232
 800b968:	4839      	ldr	r0, [pc, #228]	; (800ba50 <__mdiff+0x110>)
 800b96a:	f7fe fe73 	bl	800a654 <__assert_func>
 800b96e:	2301      	movs	r3, #1
 800b970:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b974:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b978:	bfa4      	itt	ge
 800b97a:	4643      	movge	r3, r8
 800b97c:	46a0      	movge	r8, r4
 800b97e:	4630      	mov	r0, r6
 800b980:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b984:	bfa6      	itte	ge
 800b986:	461c      	movge	r4, r3
 800b988:	2500      	movge	r5, #0
 800b98a:	2501      	movlt	r5, #1
 800b98c:	f7ff fd3a 	bl	800b404 <_Balloc>
 800b990:	b920      	cbnz	r0, 800b99c <__mdiff+0x5c>
 800b992:	4b2e      	ldr	r3, [pc, #184]	; (800ba4c <__mdiff+0x10c>)
 800b994:	4602      	mov	r2, r0
 800b996:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b99a:	e7e5      	b.n	800b968 <__mdiff+0x28>
 800b99c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b9a0:	6926      	ldr	r6, [r4, #16]
 800b9a2:	60c5      	str	r5, [r0, #12]
 800b9a4:	f104 0914 	add.w	r9, r4, #20
 800b9a8:	f108 0514 	add.w	r5, r8, #20
 800b9ac:	f100 0e14 	add.w	lr, r0, #20
 800b9b0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b9b4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b9b8:	f108 0210 	add.w	r2, r8, #16
 800b9bc:	46f2      	mov	sl, lr
 800b9be:	2100      	movs	r1, #0
 800b9c0:	f859 3b04 	ldr.w	r3, [r9], #4
 800b9c4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b9c8:	fa1f f883 	uxth.w	r8, r3
 800b9cc:	fa11 f18b 	uxtah	r1, r1, fp
 800b9d0:	0c1b      	lsrs	r3, r3, #16
 800b9d2:	eba1 0808 	sub.w	r8, r1, r8
 800b9d6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b9da:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b9de:	fa1f f888 	uxth.w	r8, r8
 800b9e2:	1419      	asrs	r1, r3, #16
 800b9e4:	454e      	cmp	r6, r9
 800b9e6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b9ea:	f84a 3b04 	str.w	r3, [sl], #4
 800b9ee:	d8e7      	bhi.n	800b9c0 <__mdiff+0x80>
 800b9f0:	1b33      	subs	r3, r6, r4
 800b9f2:	3b15      	subs	r3, #21
 800b9f4:	f023 0303 	bic.w	r3, r3, #3
 800b9f8:	3304      	adds	r3, #4
 800b9fa:	3415      	adds	r4, #21
 800b9fc:	42a6      	cmp	r6, r4
 800b9fe:	bf38      	it	cc
 800ba00:	2304      	movcc	r3, #4
 800ba02:	441d      	add	r5, r3
 800ba04:	4473      	add	r3, lr
 800ba06:	469e      	mov	lr, r3
 800ba08:	462e      	mov	r6, r5
 800ba0a:	4566      	cmp	r6, ip
 800ba0c:	d30e      	bcc.n	800ba2c <__mdiff+0xec>
 800ba0e:	f10c 0203 	add.w	r2, ip, #3
 800ba12:	1b52      	subs	r2, r2, r5
 800ba14:	f022 0203 	bic.w	r2, r2, #3
 800ba18:	3d03      	subs	r5, #3
 800ba1a:	45ac      	cmp	ip, r5
 800ba1c:	bf38      	it	cc
 800ba1e:	2200      	movcc	r2, #0
 800ba20:	441a      	add	r2, r3
 800ba22:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ba26:	b17b      	cbz	r3, 800ba48 <__mdiff+0x108>
 800ba28:	6107      	str	r7, [r0, #16]
 800ba2a:	e7a3      	b.n	800b974 <__mdiff+0x34>
 800ba2c:	f856 8b04 	ldr.w	r8, [r6], #4
 800ba30:	fa11 f288 	uxtah	r2, r1, r8
 800ba34:	1414      	asrs	r4, r2, #16
 800ba36:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ba3a:	b292      	uxth	r2, r2
 800ba3c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ba40:	f84e 2b04 	str.w	r2, [lr], #4
 800ba44:	1421      	asrs	r1, r4, #16
 800ba46:	e7e0      	b.n	800ba0a <__mdiff+0xca>
 800ba48:	3f01      	subs	r7, #1
 800ba4a:	e7ea      	b.n	800ba22 <__mdiff+0xe2>
 800ba4c:	0800e1be 	.word	0x0800e1be
 800ba50:	0800e1cf 	.word	0x0800e1cf

0800ba54 <__d2b>:
 800ba54:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ba58:	4689      	mov	r9, r1
 800ba5a:	2101      	movs	r1, #1
 800ba5c:	ec57 6b10 	vmov	r6, r7, d0
 800ba60:	4690      	mov	r8, r2
 800ba62:	f7ff fccf 	bl	800b404 <_Balloc>
 800ba66:	4604      	mov	r4, r0
 800ba68:	b930      	cbnz	r0, 800ba78 <__d2b+0x24>
 800ba6a:	4602      	mov	r2, r0
 800ba6c:	4b25      	ldr	r3, [pc, #148]	; (800bb04 <__d2b+0xb0>)
 800ba6e:	4826      	ldr	r0, [pc, #152]	; (800bb08 <__d2b+0xb4>)
 800ba70:	f240 310a 	movw	r1, #778	; 0x30a
 800ba74:	f7fe fdee 	bl	800a654 <__assert_func>
 800ba78:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ba7c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ba80:	bb35      	cbnz	r5, 800bad0 <__d2b+0x7c>
 800ba82:	2e00      	cmp	r6, #0
 800ba84:	9301      	str	r3, [sp, #4]
 800ba86:	d028      	beq.n	800bada <__d2b+0x86>
 800ba88:	4668      	mov	r0, sp
 800ba8a:	9600      	str	r6, [sp, #0]
 800ba8c:	f7ff fd82 	bl	800b594 <__lo0bits>
 800ba90:	9900      	ldr	r1, [sp, #0]
 800ba92:	b300      	cbz	r0, 800bad6 <__d2b+0x82>
 800ba94:	9a01      	ldr	r2, [sp, #4]
 800ba96:	f1c0 0320 	rsb	r3, r0, #32
 800ba9a:	fa02 f303 	lsl.w	r3, r2, r3
 800ba9e:	430b      	orrs	r3, r1
 800baa0:	40c2      	lsrs	r2, r0
 800baa2:	6163      	str	r3, [r4, #20]
 800baa4:	9201      	str	r2, [sp, #4]
 800baa6:	9b01      	ldr	r3, [sp, #4]
 800baa8:	61a3      	str	r3, [r4, #24]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	bf14      	ite	ne
 800baae:	2202      	movne	r2, #2
 800bab0:	2201      	moveq	r2, #1
 800bab2:	6122      	str	r2, [r4, #16]
 800bab4:	b1d5      	cbz	r5, 800baec <__d2b+0x98>
 800bab6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800baba:	4405      	add	r5, r0
 800babc:	f8c9 5000 	str.w	r5, [r9]
 800bac0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bac4:	f8c8 0000 	str.w	r0, [r8]
 800bac8:	4620      	mov	r0, r4
 800baca:	b003      	add	sp, #12
 800bacc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bad0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bad4:	e7d5      	b.n	800ba82 <__d2b+0x2e>
 800bad6:	6161      	str	r1, [r4, #20]
 800bad8:	e7e5      	b.n	800baa6 <__d2b+0x52>
 800bada:	a801      	add	r0, sp, #4
 800badc:	f7ff fd5a 	bl	800b594 <__lo0bits>
 800bae0:	9b01      	ldr	r3, [sp, #4]
 800bae2:	6163      	str	r3, [r4, #20]
 800bae4:	2201      	movs	r2, #1
 800bae6:	6122      	str	r2, [r4, #16]
 800bae8:	3020      	adds	r0, #32
 800baea:	e7e3      	b.n	800bab4 <__d2b+0x60>
 800baec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800baf0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800baf4:	f8c9 0000 	str.w	r0, [r9]
 800baf8:	6918      	ldr	r0, [r3, #16]
 800bafa:	f7ff fd2b 	bl	800b554 <__hi0bits>
 800bafe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bb02:	e7df      	b.n	800bac4 <__d2b+0x70>
 800bb04:	0800e1be 	.word	0x0800e1be
 800bb08:	0800e1cf 	.word	0x0800e1cf

0800bb0c <_calloc_r>:
 800bb0c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bb0e:	fba1 2402 	umull	r2, r4, r1, r2
 800bb12:	b94c      	cbnz	r4, 800bb28 <_calloc_r+0x1c>
 800bb14:	4611      	mov	r1, r2
 800bb16:	9201      	str	r2, [sp, #4]
 800bb18:	f000 f87a 	bl	800bc10 <_malloc_r>
 800bb1c:	9a01      	ldr	r2, [sp, #4]
 800bb1e:	4605      	mov	r5, r0
 800bb20:	b930      	cbnz	r0, 800bb30 <_calloc_r+0x24>
 800bb22:	4628      	mov	r0, r5
 800bb24:	b003      	add	sp, #12
 800bb26:	bd30      	pop	{r4, r5, pc}
 800bb28:	220c      	movs	r2, #12
 800bb2a:	6002      	str	r2, [r0, #0]
 800bb2c:	2500      	movs	r5, #0
 800bb2e:	e7f8      	b.n	800bb22 <_calloc_r+0x16>
 800bb30:	4621      	mov	r1, r4
 800bb32:	f7fe f80b 	bl	8009b4c <memset>
 800bb36:	e7f4      	b.n	800bb22 <_calloc_r+0x16>

0800bb38 <_free_r>:
 800bb38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bb3a:	2900      	cmp	r1, #0
 800bb3c:	d044      	beq.n	800bbc8 <_free_r+0x90>
 800bb3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb42:	9001      	str	r0, [sp, #4]
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	f1a1 0404 	sub.w	r4, r1, #4
 800bb4a:	bfb8      	it	lt
 800bb4c:	18e4      	addlt	r4, r4, r3
 800bb4e:	f001 fb4d 	bl	800d1ec <__malloc_lock>
 800bb52:	4a1e      	ldr	r2, [pc, #120]	; (800bbcc <_free_r+0x94>)
 800bb54:	9801      	ldr	r0, [sp, #4]
 800bb56:	6813      	ldr	r3, [r2, #0]
 800bb58:	b933      	cbnz	r3, 800bb68 <_free_r+0x30>
 800bb5a:	6063      	str	r3, [r4, #4]
 800bb5c:	6014      	str	r4, [r2, #0]
 800bb5e:	b003      	add	sp, #12
 800bb60:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bb64:	f001 bb48 	b.w	800d1f8 <__malloc_unlock>
 800bb68:	42a3      	cmp	r3, r4
 800bb6a:	d908      	bls.n	800bb7e <_free_r+0x46>
 800bb6c:	6825      	ldr	r5, [r4, #0]
 800bb6e:	1961      	adds	r1, r4, r5
 800bb70:	428b      	cmp	r3, r1
 800bb72:	bf01      	itttt	eq
 800bb74:	6819      	ldreq	r1, [r3, #0]
 800bb76:	685b      	ldreq	r3, [r3, #4]
 800bb78:	1949      	addeq	r1, r1, r5
 800bb7a:	6021      	streq	r1, [r4, #0]
 800bb7c:	e7ed      	b.n	800bb5a <_free_r+0x22>
 800bb7e:	461a      	mov	r2, r3
 800bb80:	685b      	ldr	r3, [r3, #4]
 800bb82:	b10b      	cbz	r3, 800bb88 <_free_r+0x50>
 800bb84:	42a3      	cmp	r3, r4
 800bb86:	d9fa      	bls.n	800bb7e <_free_r+0x46>
 800bb88:	6811      	ldr	r1, [r2, #0]
 800bb8a:	1855      	adds	r5, r2, r1
 800bb8c:	42a5      	cmp	r5, r4
 800bb8e:	d10b      	bne.n	800bba8 <_free_r+0x70>
 800bb90:	6824      	ldr	r4, [r4, #0]
 800bb92:	4421      	add	r1, r4
 800bb94:	1854      	adds	r4, r2, r1
 800bb96:	42a3      	cmp	r3, r4
 800bb98:	6011      	str	r1, [r2, #0]
 800bb9a:	d1e0      	bne.n	800bb5e <_free_r+0x26>
 800bb9c:	681c      	ldr	r4, [r3, #0]
 800bb9e:	685b      	ldr	r3, [r3, #4]
 800bba0:	6053      	str	r3, [r2, #4]
 800bba2:	4421      	add	r1, r4
 800bba4:	6011      	str	r1, [r2, #0]
 800bba6:	e7da      	b.n	800bb5e <_free_r+0x26>
 800bba8:	d902      	bls.n	800bbb0 <_free_r+0x78>
 800bbaa:	230c      	movs	r3, #12
 800bbac:	6003      	str	r3, [r0, #0]
 800bbae:	e7d6      	b.n	800bb5e <_free_r+0x26>
 800bbb0:	6825      	ldr	r5, [r4, #0]
 800bbb2:	1961      	adds	r1, r4, r5
 800bbb4:	428b      	cmp	r3, r1
 800bbb6:	bf04      	itt	eq
 800bbb8:	6819      	ldreq	r1, [r3, #0]
 800bbba:	685b      	ldreq	r3, [r3, #4]
 800bbbc:	6063      	str	r3, [r4, #4]
 800bbbe:	bf04      	itt	eq
 800bbc0:	1949      	addeq	r1, r1, r5
 800bbc2:	6021      	streq	r1, [r4, #0]
 800bbc4:	6054      	str	r4, [r2, #4]
 800bbc6:	e7ca      	b.n	800bb5e <_free_r+0x26>
 800bbc8:	b003      	add	sp, #12
 800bbca:	bd30      	pop	{r4, r5, pc}
 800bbcc:	200051f4 	.word	0x200051f4

0800bbd0 <sbrk_aligned>:
 800bbd0:	b570      	push	{r4, r5, r6, lr}
 800bbd2:	4e0e      	ldr	r6, [pc, #56]	; (800bc0c <sbrk_aligned+0x3c>)
 800bbd4:	460c      	mov	r4, r1
 800bbd6:	6831      	ldr	r1, [r6, #0]
 800bbd8:	4605      	mov	r5, r0
 800bbda:	b911      	cbnz	r1, 800bbe2 <sbrk_aligned+0x12>
 800bbdc:	f000 fe78 	bl	800c8d0 <_sbrk_r>
 800bbe0:	6030      	str	r0, [r6, #0]
 800bbe2:	4621      	mov	r1, r4
 800bbe4:	4628      	mov	r0, r5
 800bbe6:	f000 fe73 	bl	800c8d0 <_sbrk_r>
 800bbea:	1c43      	adds	r3, r0, #1
 800bbec:	d00a      	beq.n	800bc04 <sbrk_aligned+0x34>
 800bbee:	1cc4      	adds	r4, r0, #3
 800bbf0:	f024 0403 	bic.w	r4, r4, #3
 800bbf4:	42a0      	cmp	r0, r4
 800bbf6:	d007      	beq.n	800bc08 <sbrk_aligned+0x38>
 800bbf8:	1a21      	subs	r1, r4, r0
 800bbfa:	4628      	mov	r0, r5
 800bbfc:	f000 fe68 	bl	800c8d0 <_sbrk_r>
 800bc00:	3001      	adds	r0, #1
 800bc02:	d101      	bne.n	800bc08 <sbrk_aligned+0x38>
 800bc04:	f04f 34ff 	mov.w	r4, #4294967295
 800bc08:	4620      	mov	r0, r4
 800bc0a:	bd70      	pop	{r4, r5, r6, pc}
 800bc0c:	200051f8 	.word	0x200051f8

0800bc10 <_malloc_r>:
 800bc10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc14:	1ccd      	adds	r5, r1, #3
 800bc16:	f025 0503 	bic.w	r5, r5, #3
 800bc1a:	3508      	adds	r5, #8
 800bc1c:	2d0c      	cmp	r5, #12
 800bc1e:	bf38      	it	cc
 800bc20:	250c      	movcc	r5, #12
 800bc22:	2d00      	cmp	r5, #0
 800bc24:	4607      	mov	r7, r0
 800bc26:	db01      	blt.n	800bc2c <_malloc_r+0x1c>
 800bc28:	42a9      	cmp	r1, r5
 800bc2a:	d905      	bls.n	800bc38 <_malloc_r+0x28>
 800bc2c:	230c      	movs	r3, #12
 800bc2e:	603b      	str	r3, [r7, #0]
 800bc30:	2600      	movs	r6, #0
 800bc32:	4630      	mov	r0, r6
 800bc34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc38:	4e2e      	ldr	r6, [pc, #184]	; (800bcf4 <_malloc_r+0xe4>)
 800bc3a:	f001 fad7 	bl	800d1ec <__malloc_lock>
 800bc3e:	6833      	ldr	r3, [r6, #0]
 800bc40:	461c      	mov	r4, r3
 800bc42:	bb34      	cbnz	r4, 800bc92 <_malloc_r+0x82>
 800bc44:	4629      	mov	r1, r5
 800bc46:	4638      	mov	r0, r7
 800bc48:	f7ff ffc2 	bl	800bbd0 <sbrk_aligned>
 800bc4c:	1c43      	adds	r3, r0, #1
 800bc4e:	4604      	mov	r4, r0
 800bc50:	d14d      	bne.n	800bcee <_malloc_r+0xde>
 800bc52:	6834      	ldr	r4, [r6, #0]
 800bc54:	4626      	mov	r6, r4
 800bc56:	2e00      	cmp	r6, #0
 800bc58:	d140      	bne.n	800bcdc <_malloc_r+0xcc>
 800bc5a:	6823      	ldr	r3, [r4, #0]
 800bc5c:	4631      	mov	r1, r6
 800bc5e:	4638      	mov	r0, r7
 800bc60:	eb04 0803 	add.w	r8, r4, r3
 800bc64:	f000 fe34 	bl	800c8d0 <_sbrk_r>
 800bc68:	4580      	cmp	r8, r0
 800bc6a:	d13a      	bne.n	800bce2 <_malloc_r+0xd2>
 800bc6c:	6821      	ldr	r1, [r4, #0]
 800bc6e:	3503      	adds	r5, #3
 800bc70:	1a6d      	subs	r5, r5, r1
 800bc72:	f025 0503 	bic.w	r5, r5, #3
 800bc76:	3508      	adds	r5, #8
 800bc78:	2d0c      	cmp	r5, #12
 800bc7a:	bf38      	it	cc
 800bc7c:	250c      	movcc	r5, #12
 800bc7e:	4629      	mov	r1, r5
 800bc80:	4638      	mov	r0, r7
 800bc82:	f7ff ffa5 	bl	800bbd0 <sbrk_aligned>
 800bc86:	3001      	adds	r0, #1
 800bc88:	d02b      	beq.n	800bce2 <_malloc_r+0xd2>
 800bc8a:	6823      	ldr	r3, [r4, #0]
 800bc8c:	442b      	add	r3, r5
 800bc8e:	6023      	str	r3, [r4, #0]
 800bc90:	e00e      	b.n	800bcb0 <_malloc_r+0xa0>
 800bc92:	6822      	ldr	r2, [r4, #0]
 800bc94:	1b52      	subs	r2, r2, r5
 800bc96:	d41e      	bmi.n	800bcd6 <_malloc_r+0xc6>
 800bc98:	2a0b      	cmp	r2, #11
 800bc9a:	d916      	bls.n	800bcca <_malloc_r+0xba>
 800bc9c:	1961      	adds	r1, r4, r5
 800bc9e:	42a3      	cmp	r3, r4
 800bca0:	6025      	str	r5, [r4, #0]
 800bca2:	bf18      	it	ne
 800bca4:	6059      	strne	r1, [r3, #4]
 800bca6:	6863      	ldr	r3, [r4, #4]
 800bca8:	bf08      	it	eq
 800bcaa:	6031      	streq	r1, [r6, #0]
 800bcac:	5162      	str	r2, [r4, r5]
 800bcae:	604b      	str	r3, [r1, #4]
 800bcb0:	4638      	mov	r0, r7
 800bcb2:	f104 060b 	add.w	r6, r4, #11
 800bcb6:	f001 fa9f 	bl	800d1f8 <__malloc_unlock>
 800bcba:	f026 0607 	bic.w	r6, r6, #7
 800bcbe:	1d23      	adds	r3, r4, #4
 800bcc0:	1af2      	subs	r2, r6, r3
 800bcc2:	d0b6      	beq.n	800bc32 <_malloc_r+0x22>
 800bcc4:	1b9b      	subs	r3, r3, r6
 800bcc6:	50a3      	str	r3, [r4, r2]
 800bcc8:	e7b3      	b.n	800bc32 <_malloc_r+0x22>
 800bcca:	6862      	ldr	r2, [r4, #4]
 800bccc:	42a3      	cmp	r3, r4
 800bcce:	bf0c      	ite	eq
 800bcd0:	6032      	streq	r2, [r6, #0]
 800bcd2:	605a      	strne	r2, [r3, #4]
 800bcd4:	e7ec      	b.n	800bcb0 <_malloc_r+0xa0>
 800bcd6:	4623      	mov	r3, r4
 800bcd8:	6864      	ldr	r4, [r4, #4]
 800bcda:	e7b2      	b.n	800bc42 <_malloc_r+0x32>
 800bcdc:	4634      	mov	r4, r6
 800bcde:	6876      	ldr	r6, [r6, #4]
 800bce0:	e7b9      	b.n	800bc56 <_malloc_r+0x46>
 800bce2:	230c      	movs	r3, #12
 800bce4:	603b      	str	r3, [r7, #0]
 800bce6:	4638      	mov	r0, r7
 800bce8:	f001 fa86 	bl	800d1f8 <__malloc_unlock>
 800bcec:	e7a1      	b.n	800bc32 <_malloc_r+0x22>
 800bcee:	6025      	str	r5, [r4, #0]
 800bcf0:	e7de      	b.n	800bcb0 <_malloc_r+0xa0>
 800bcf2:	bf00      	nop
 800bcf4:	200051f4 	.word	0x200051f4

0800bcf8 <__ssputs_r>:
 800bcf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bcfc:	688e      	ldr	r6, [r1, #8]
 800bcfe:	429e      	cmp	r6, r3
 800bd00:	4682      	mov	sl, r0
 800bd02:	460c      	mov	r4, r1
 800bd04:	4690      	mov	r8, r2
 800bd06:	461f      	mov	r7, r3
 800bd08:	d838      	bhi.n	800bd7c <__ssputs_r+0x84>
 800bd0a:	898a      	ldrh	r2, [r1, #12]
 800bd0c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bd10:	d032      	beq.n	800bd78 <__ssputs_r+0x80>
 800bd12:	6825      	ldr	r5, [r4, #0]
 800bd14:	6909      	ldr	r1, [r1, #16]
 800bd16:	eba5 0901 	sub.w	r9, r5, r1
 800bd1a:	6965      	ldr	r5, [r4, #20]
 800bd1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bd20:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bd24:	3301      	adds	r3, #1
 800bd26:	444b      	add	r3, r9
 800bd28:	106d      	asrs	r5, r5, #1
 800bd2a:	429d      	cmp	r5, r3
 800bd2c:	bf38      	it	cc
 800bd2e:	461d      	movcc	r5, r3
 800bd30:	0553      	lsls	r3, r2, #21
 800bd32:	d531      	bpl.n	800bd98 <__ssputs_r+0xa0>
 800bd34:	4629      	mov	r1, r5
 800bd36:	f7ff ff6b 	bl	800bc10 <_malloc_r>
 800bd3a:	4606      	mov	r6, r0
 800bd3c:	b950      	cbnz	r0, 800bd54 <__ssputs_r+0x5c>
 800bd3e:	230c      	movs	r3, #12
 800bd40:	f8ca 3000 	str.w	r3, [sl]
 800bd44:	89a3      	ldrh	r3, [r4, #12]
 800bd46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd4a:	81a3      	strh	r3, [r4, #12]
 800bd4c:	f04f 30ff 	mov.w	r0, #4294967295
 800bd50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd54:	6921      	ldr	r1, [r4, #16]
 800bd56:	464a      	mov	r2, r9
 800bd58:	f7fd feea 	bl	8009b30 <memcpy>
 800bd5c:	89a3      	ldrh	r3, [r4, #12]
 800bd5e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bd62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd66:	81a3      	strh	r3, [r4, #12]
 800bd68:	6126      	str	r6, [r4, #16]
 800bd6a:	6165      	str	r5, [r4, #20]
 800bd6c:	444e      	add	r6, r9
 800bd6e:	eba5 0509 	sub.w	r5, r5, r9
 800bd72:	6026      	str	r6, [r4, #0]
 800bd74:	60a5      	str	r5, [r4, #8]
 800bd76:	463e      	mov	r6, r7
 800bd78:	42be      	cmp	r6, r7
 800bd7a:	d900      	bls.n	800bd7e <__ssputs_r+0x86>
 800bd7c:	463e      	mov	r6, r7
 800bd7e:	6820      	ldr	r0, [r4, #0]
 800bd80:	4632      	mov	r2, r6
 800bd82:	4641      	mov	r1, r8
 800bd84:	f001 fa18 	bl	800d1b8 <memmove>
 800bd88:	68a3      	ldr	r3, [r4, #8]
 800bd8a:	1b9b      	subs	r3, r3, r6
 800bd8c:	60a3      	str	r3, [r4, #8]
 800bd8e:	6823      	ldr	r3, [r4, #0]
 800bd90:	4433      	add	r3, r6
 800bd92:	6023      	str	r3, [r4, #0]
 800bd94:	2000      	movs	r0, #0
 800bd96:	e7db      	b.n	800bd50 <__ssputs_r+0x58>
 800bd98:	462a      	mov	r2, r5
 800bd9a:	f001 fa33 	bl	800d204 <_realloc_r>
 800bd9e:	4606      	mov	r6, r0
 800bda0:	2800      	cmp	r0, #0
 800bda2:	d1e1      	bne.n	800bd68 <__ssputs_r+0x70>
 800bda4:	6921      	ldr	r1, [r4, #16]
 800bda6:	4650      	mov	r0, sl
 800bda8:	f7ff fec6 	bl	800bb38 <_free_r>
 800bdac:	e7c7      	b.n	800bd3e <__ssputs_r+0x46>
	...

0800bdb0 <_svfiprintf_r>:
 800bdb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdb4:	4698      	mov	r8, r3
 800bdb6:	898b      	ldrh	r3, [r1, #12]
 800bdb8:	061b      	lsls	r3, r3, #24
 800bdba:	b09d      	sub	sp, #116	; 0x74
 800bdbc:	4607      	mov	r7, r0
 800bdbe:	460d      	mov	r5, r1
 800bdc0:	4614      	mov	r4, r2
 800bdc2:	d50e      	bpl.n	800bde2 <_svfiprintf_r+0x32>
 800bdc4:	690b      	ldr	r3, [r1, #16]
 800bdc6:	b963      	cbnz	r3, 800bde2 <_svfiprintf_r+0x32>
 800bdc8:	2140      	movs	r1, #64	; 0x40
 800bdca:	f7ff ff21 	bl	800bc10 <_malloc_r>
 800bdce:	6028      	str	r0, [r5, #0]
 800bdd0:	6128      	str	r0, [r5, #16]
 800bdd2:	b920      	cbnz	r0, 800bdde <_svfiprintf_r+0x2e>
 800bdd4:	230c      	movs	r3, #12
 800bdd6:	603b      	str	r3, [r7, #0]
 800bdd8:	f04f 30ff 	mov.w	r0, #4294967295
 800bddc:	e0d1      	b.n	800bf82 <_svfiprintf_r+0x1d2>
 800bdde:	2340      	movs	r3, #64	; 0x40
 800bde0:	616b      	str	r3, [r5, #20]
 800bde2:	2300      	movs	r3, #0
 800bde4:	9309      	str	r3, [sp, #36]	; 0x24
 800bde6:	2320      	movs	r3, #32
 800bde8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bdec:	f8cd 800c 	str.w	r8, [sp, #12]
 800bdf0:	2330      	movs	r3, #48	; 0x30
 800bdf2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bf9c <_svfiprintf_r+0x1ec>
 800bdf6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bdfa:	f04f 0901 	mov.w	r9, #1
 800bdfe:	4623      	mov	r3, r4
 800be00:	469a      	mov	sl, r3
 800be02:	f813 2b01 	ldrb.w	r2, [r3], #1
 800be06:	b10a      	cbz	r2, 800be0c <_svfiprintf_r+0x5c>
 800be08:	2a25      	cmp	r2, #37	; 0x25
 800be0a:	d1f9      	bne.n	800be00 <_svfiprintf_r+0x50>
 800be0c:	ebba 0b04 	subs.w	fp, sl, r4
 800be10:	d00b      	beq.n	800be2a <_svfiprintf_r+0x7a>
 800be12:	465b      	mov	r3, fp
 800be14:	4622      	mov	r2, r4
 800be16:	4629      	mov	r1, r5
 800be18:	4638      	mov	r0, r7
 800be1a:	f7ff ff6d 	bl	800bcf8 <__ssputs_r>
 800be1e:	3001      	adds	r0, #1
 800be20:	f000 80aa 	beq.w	800bf78 <_svfiprintf_r+0x1c8>
 800be24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800be26:	445a      	add	r2, fp
 800be28:	9209      	str	r2, [sp, #36]	; 0x24
 800be2a:	f89a 3000 	ldrb.w	r3, [sl]
 800be2e:	2b00      	cmp	r3, #0
 800be30:	f000 80a2 	beq.w	800bf78 <_svfiprintf_r+0x1c8>
 800be34:	2300      	movs	r3, #0
 800be36:	f04f 32ff 	mov.w	r2, #4294967295
 800be3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800be3e:	f10a 0a01 	add.w	sl, sl, #1
 800be42:	9304      	str	r3, [sp, #16]
 800be44:	9307      	str	r3, [sp, #28]
 800be46:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800be4a:	931a      	str	r3, [sp, #104]	; 0x68
 800be4c:	4654      	mov	r4, sl
 800be4e:	2205      	movs	r2, #5
 800be50:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be54:	4851      	ldr	r0, [pc, #324]	; (800bf9c <_svfiprintf_r+0x1ec>)
 800be56:	f7f4 f9d3 	bl	8000200 <memchr>
 800be5a:	9a04      	ldr	r2, [sp, #16]
 800be5c:	b9d8      	cbnz	r0, 800be96 <_svfiprintf_r+0xe6>
 800be5e:	06d0      	lsls	r0, r2, #27
 800be60:	bf44      	itt	mi
 800be62:	2320      	movmi	r3, #32
 800be64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be68:	0711      	lsls	r1, r2, #28
 800be6a:	bf44      	itt	mi
 800be6c:	232b      	movmi	r3, #43	; 0x2b
 800be6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be72:	f89a 3000 	ldrb.w	r3, [sl]
 800be76:	2b2a      	cmp	r3, #42	; 0x2a
 800be78:	d015      	beq.n	800bea6 <_svfiprintf_r+0xf6>
 800be7a:	9a07      	ldr	r2, [sp, #28]
 800be7c:	4654      	mov	r4, sl
 800be7e:	2000      	movs	r0, #0
 800be80:	f04f 0c0a 	mov.w	ip, #10
 800be84:	4621      	mov	r1, r4
 800be86:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be8a:	3b30      	subs	r3, #48	; 0x30
 800be8c:	2b09      	cmp	r3, #9
 800be8e:	d94e      	bls.n	800bf2e <_svfiprintf_r+0x17e>
 800be90:	b1b0      	cbz	r0, 800bec0 <_svfiprintf_r+0x110>
 800be92:	9207      	str	r2, [sp, #28]
 800be94:	e014      	b.n	800bec0 <_svfiprintf_r+0x110>
 800be96:	eba0 0308 	sub.w	r3, r0, r8
 800be9a:	fa09 f303 	lsl.w	r3, r9, r3
 800be9e:	4313      	orrs	r3, r2
 800bea0:	9304      	str	r3, [sp, #16]
 800bea2:	46a2      	mov	sl, r4
 800bea4:	e7d2      	b.n	800be4c <_svfiprintf_r+0x9c>
 800bea6:	9b03      	ldr	r3, [sp, #12]
 800bea8:	1d19      	adds	r1, r3, #4
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	9103      	str	r1, [sp, #12]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	bfbb      	ittet	lt
 800beb2:	425b      	neglt	r3, r3
 800beb4:	f042 0202 	orrlt.w	r2, r2, #2
 800beb8:	9307      	strge	r3, [sp, #28]
 800beba:	9307      	strlt	r3, [sp, #28]
 800bebc:	bfb8      	it	lt
 800bebe:	9204      	strlt	r2, [sp, #16]
 800bec0:	7823      	ldrb	r3, [r4, #0]
 800bec2:	2b2e      	cmp	r3, #46	; 0x2e
 800bec4:	d10c      	bne.n	800bee0 <_svfiprintf_r+0x130>
 800bec6:	7863      	ldrb	r3, [r4, #1]
 800bec8:	2b2a      	cmp	r3, #42	; 0x2a
 800beca:	d135      	bne.n	800bf38 <_svfiprintf_r+0x188>
 800becc:	9b03      	ldr	r3, [sp, #12]
 800bece:	1d1a      	adds	r2, r3, #4
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	9203      	str	r2, [sp, #12]
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	bfb8      	it	lt
 800bed8:	f04f 33ff 	movlt.w	r3, #4294967295
 800bedc:	3402      	adds	r4, #2
 800bede:	9305      	str	r3, [sp, #20]
 800bee0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bfac <_svfiprintf_r+0x1fc>
 800bee4:	7821      	ldrb	r1, [r4, #0]
 800bee6:	2203      	movs	r2, #3
 800bee8:	4650      	mov	r0, sl
 800beea:	f7f4 f989 	bl	8000200 <memchr>
 800beee:	b140      	cbz	r0, 800bf02 <_svfiprintf_r+0x152>
 800bef0:	2340      	movs	r3, #64	; 0x40
 800bef2:	eba0 000a 	sub.w	r0, r0, sl
 800bef6:	fa03 f000 	lsl.w	r0, r3, r0
 800befa:	9b04      	ldr	r3, [sp, #16]
 800befc:	4303      	orrs	r3, r0
 800befe:	3401      	adds	r4, #1
 800bf00:	9304      	str	r3, [sp, #16]
 800bf02:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf06:	4826      	ldr	r0, [pc, #152]	; (800bfa0 <_svfiprintf_r+0x1f0>)
 800bf08:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bf0c:	2206      	movs	r2, #6
 800bf0e:	f7f4 f977 	bl	8000200 <memchr>
 800bf12:	2800      	cmp	r0, #0
 800bf14:	d038      	beq.n	800bf88 <_svfiprintf_r+0x1d8>
 800bf16:	4b23      	ldr	r3, [pc, #140]	; (800bfa4 <_svfiprintf_r+0x1f4>)
 800bf18:	bb1b      	cbnz	r3, 800bf62 <_svfiprintf_r+0x1b2>
 800bf1a:	9b03      	ldr	r3, [sp, #12]
 800bf1c:	3307      	adds	r3, #7
 800bf1e:	f023 0307 	bic.w	r3, r3, #7
 800bf22:	3308      	adds	r3, #8
 800bf24:	9303      	str	r3, [sp, #12]
 800bf26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf28:	4433      	add	r3, r6
 800bf2a:	9309      	str	r3, [sp, #36]	; 0x24
 800bf2c:	e767      	b.n	800bdfe <_svfiprintf_r+0x4e>
 800bf2e:	fb0c 3202 	mla	r2, ip, r2, r3
 800bf32:	460c      	mov	r4, r1
 800bf34:	2001      	movs	r0, #1
 800bf36:	e7a5      	b.n	800be84 <_svfiprintf_r+0xd4>
 800bf38:	2300      	movs	r3, #0
 800bf3a:	3401      	adds	r4, #1
 800bf3c:	9305      	str	r3, [sp, #20]
 800bf3e:	4619      	mov	r1, r3
 800bf40:	f04f 0c0a 	mov.w	ip, #10
 800bf44:	4620      	mov	r0, r4
 800bf46:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf4a:	3a30      	subs	r2, #48	; 0x30
 800bf4c:	2a09      	cmp	r2, #9
 800bf4e:	d903      	bls.n	800bf58 <_svfiprintf_r+0x1a8>
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d0c5      	beq.n	800bee0 <_svfiprintf_r+0x130>
 800bf54:	9105      	str	r1, [sp, #20]
 800bf56:	e7c3      	b.n	800bee0 <_svfiprintf_r+0x130>
 800bf58:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf5c:	4604      	mov	r4, r0
 800bf5e:	2301      	movs	r3, #1
 800bf60:	e7f0      	b.n	800bf44 <_svfiprintf_r+0x194>
 800bf62:	ab03      	add	r3, sp, #12
 800bf64:	9300      	str	r3, [sp, #0]
 800bf66:	462a      	mov	r2, r5
 800bf68:	4b0f      	ldr	r3, [pc, #60]	; (800bfa8 <_svfiprintf_r+0x1f8>)
 800bf6a:	a904      	add	r1, sp, #16
 800bf6c:	4638      	mov	r0, r7
 800bf6e:	f7fd fe95 	bl	8009c9c <_printf_float>
 800bf72:	1c42      	adds	r2, r0, #1
 800bf74:	4606      	mov	r6, r0
 800bf76:	d1d6      	bne.n	800bf26 <_svfiprintf_r+0x176>
 800bf78:	89ab      	ldrh	r3, [r5, #12]
 800bf7a:	065b      	lsls	r3, r3, #25
 800bf7c:	f53f af2c 	bmi.w	800bdd8 <_svfiprintf_r+0x28>
 800bf80:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bf82:	b01d      	add	sp, #116	; 0x74
 800bf84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf88:	ab03      	add	r3, sp, #12
 800bf8a:	9300      	str	r3, [sp, #0]
 800bf8c:	462a      	mov	r2, r5
 800bf8e:	4b06      	ldr	r3, [pc, #24]	; (800bfa8 <_svfiprintf_r+0x1f8>)
 800bf90:	a904      	add	r1, sp, #16
 800bf92:	4638      	mov	r0, r7
 800bf94:	f7fe f926 	bl	800a1e4 <_printf_i>
 800bf98:	e7eb      	b.n	800bf72 <_svfiprintf_r+0x1c2>
 800bf9a:	bf00      	nop
 800bf9c:	0800e32c 	.word	0x0800e32c
 800bfa0:	0800e336 	.word	0x0800e336
 800bfa4:	08009c9d 	.word	0x08009c9d
 800bfa8:	0800bcf9 	.word	0x0800bcf9
 800bfac:	0800e332 	.word	0x0800e332

0800bfb0 <_sungetc_r>:
 800bfb0:	b538      	push	{r3, r4, r5, lr}
 800bfb2:	1c4b      	adds	r3, r1, #1
 800bfb4:	4614      	mov	r4, r2
 800bfb6:	d103      	bne.n	800bfc0 <_sungetc_r+0x10>
 800bfb8:	f04f 35ff 	mov.w	r5, #4294967295
 800bfbc:	4628      	mov	r0, r5
 800bfbe:	bd38      	pop	{r3, r4, r5, pc}
 800bfc0:	8993      	ldrh	r3, [r2, #12]
 800bfc2:	f023 0320 	bic.w	r3, r3, #32
 800bfc6:	8193      	strh	r3, [r2, #12]
 800bfc8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bfca:	6852      	ldr	r2, [r2, #4]
 800bfcc:	b2cd      	uxtb	r5, r1
 800bfce:	b18b      	cbz	r3, 800bff4 <_sungetc_r+0x44>
 800bfd0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800bfd2:	4293      	cmp	r3, r2
 800bfd4:	dd08      	ble.n	800bfe8 <_sungetc_r+0x38>
 800bfd6:	6823      	ldr	r3, [r4, #0]
 800bfd8:	1e5a      	subs	r2, r3, #1
 800bfda:	6022      	str	r2, [r4, #0]
 800bfdc:	f803 5c01 	strb.w	r5, [r3, #-1]
 800bfe0:	6863      	ldr	r3, [r4, #4]
 800bfe2:	3301      	adds	r3, #1
 800bfe4:	6063      	str	r3, [r4, #4]
 800bfe6:	e7e9      	b.n	800bfbc <_sungetc_r+0xc>
 800bfe8:	4621      	mov	r1, r4
 800bfea:	f000 fdb1 	bl	800cb50 <__submore>
 800bfee:	2800      	cmp	r0, #0
 800bff0:	d0f1      	beq.n	800bfd6 <_sungetc_r+0x26>
 800bff2:	e7e1      	b.n	800bfb8 <_sungetc_r+0x8>
 800bff4:	6921      	ldr	r1, [r4, #16]
 800bff6:	6823      	ldr	r3, [r4, #0]
 800bff8:	b151      	cbz	r1, 800c010 <_sungetc_r+0x60>
 800bffa:	4299      	cmp	r1, r3
 800bffc:	d208      	bcs.n	800c010 <_sungetc_r+0x60>
 800bffe:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800c002:	42a9      	cmp	r1, r5
 800c004:	d104      	bne.n	800c010 <_sungetc_r+0x60>
 800c006:	3b01      	subs	r3, #1
 800c008:	3201      	adds	r2, #1
 800c00a:	6023      	str	r3, [r4, #0]
 800c00c:	6062      	str	r2, [r4, #4]
 800c00e:	e7d5      	b.n	800bfbc <_sungetc_r+0xc>
 800c010:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800c014:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c018:	6363      	str	r3, [r4, #52]	; 0x34
 800c01a:	2303      	movs	r3, #3
 800c01c:	63a3      	str	r3, [r4, #56]	; 0x38
 800c01e:	4623      	mov	r3, r4
 800c020:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c024:	6023      	str	r3, [r4, #0]
 800c026:	2301      	movs	r3, #1
 800c028:	e7dc      	b.n	800bfe4 <_sungetc_r+0x34>

0800c02a <__ssrefill_r>:
 800c02a:	b510      	push	{r4, lr}
 800c02c:	460c      	mov	r4, r1
 800c02e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c030:	b169      	cbz	r1, 800c04e <__ssrefill_r+0x24>
 800c032:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c036:	4299      	cmp	r1, r3
 800c038:	d001      	beq.n	800c03e <__ssrefill_r+0x14>
 800c03a:	f7ff fd7d 	bl	800bb38 <_free_r>
 800c03e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c040:	6063      	str	r3, [r4, #4]
 800c042:	2000      	movs	r0, #0
 800c044:	6360      	str	r0, [r4, #52]	; 0x34
 800c046:	b113      	cbz	r3, 800c04e <__ssrefill_r+0x24>
 800c048:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c04a:	6023      	str	r3, [r4, #0]
 800c04c:	bd10      	pop	{r4, pc}
 800c04e:	6923      	ldr	r3, [r4, #16]
 800c050:	6023      	str	r3, [r4, #0]
 800c052:	2300      	movs	r3, #0
 800c054:	6063      	str	r3, [r4, #4]
 800c056:	89a3      	ldrh	r3, [r4, #12]
 800c058:	f043 0320 	orr.w	r3, r3, #32
 800c05c:	81a3      	strh	r3, [r4, #12]
 800c05e:	f04f 30ff 	mov.w	r0, #4294967295
 800c062:	e7f3      	b.n	800c04c <__ssrefill_r+0x22>

0800c064 <__ssvfiscanf_r>:
 800c064:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c068:	460c      	mov	r4, r1
 800c06a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800c06e:	2100      	movs	r1, #0
 800c070:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800c074:	49a6      	ldr	r1, [pc, #664]	; (800c310 <__ssvfiscanf_r+0x2ac>)
 800c076:	91a0      	str	r1, [sp, #640]	; 0x280
 800c078:	f10d 0804 	add.w	r8, sp, #4
 800c07c:	49a5      	ldr	r1, [pc, #660]	; (800c314 <__ssvfiscanf_r+0x2b0>)
 800c07e:	4fa6      	ldr	r7, [pc, #664]	; (800c318 <__ssvfiscanf_r+0x2b4>)
 800c080:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800c31c <__ssvfiscanf_r+0x2b8>
 800c084:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800c088:	4606      	mov	r6, r0
 800c08a:	91a1      	str	r1, [sp, #644]	; 0x284
 800c08c:	9300      	str	r3, [sp, #0]
 800c08e:	7813      	ldrb	r3, [r2, #0]
 800c090:	2b00      	cmp	r3, #0
 800c092:	f000 815a 	beq.w	800c34a <__ssvfiscanf_r+0x2e6>
 800c096:	5dd9      	ldrb	r1, [r3, r7]
 800c098:	f011 0108 	ands.w	r1, r1, #8
 800c09c:	f102 0501 	add.w	r5, r2, #1
 800c0a0:	d019      	beq.n	800c0d6 <__ssvfiscanf_r+0x72>
 800c0a2:	6863      	ldr	r3, [r4, #4]
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	dd0f      	ble.n	800c0c8 <__ssvfiscanf_r+0x64>
 800c0a8:	6823      	ldr	r3, [r4, #0]
 800c0aa:	781a      	ldrb	r2, [r3, #0]
 800c0ac:	5cba      	ldrb	r2, [r7, r2]
 800c0ae:	0712      	lsls	r2, r2, #28
 800c0b0:	d401      	bmi.n	800c0b6 <__ssvfiscanf_r+0x52>
 800c0b2:	462a      	mov	r2, r5
 800c0b4:	e7eb      	b.n	800c08e <__ssvfiscanf_r+0x2a>
 800c0b6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c0b8:	3201      	adds	r2, #1
 800c0ba:	9245      	str	r2, [sp, #276]	; 0x114
 800c0bc:	6862      	ldr	r2, [r4, #4]
 800c0be:	3301      	adds	r3, #1
 800c0c0:	3a01      	subs	r2, #1
 800c0c2:	6062      	str	r2, [r4, #4]
 800c0c4:	6023      	str	r3, [r4, #0]
 800c0c6:	e7ec      	b.n	800c0a2 <__ssvfiscanf_r+0x3e>
 800c0c8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c0ca:	4621      	mov	r1, r4
 800c0cc:	4630      	mov	r0, r6
 800c0ce:	4798      	blx	r3
 800c0d0:	2800      	cmp	r0, #0
 800c0d2:	d0e9      	beq.n	800c0a8 <__ssvfiscanf_r+0x44>
 800c0d4:	e7ed      	b.n	800c0b2 <__ssvfiscanf_r+0x4e>
 800c0d6:	2b25      	cmp	r3, #37	; 0x25
 800c0d8:	d012      	beq.n	800c100 <__ssvfiscanf_r+0x9c>
 800c0da:	469a      	mov	sl, r3
 800c0dc:	6863      	ldr	r3, [r4, #4]
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	f340 8091 	ble.w	800c206 <__ssvfiscanf_r+0x1a2>
 800c0e4:	6822      	ldr	r2, [r4, #0]
 800c0e6:	7813      	ldrb	r3, [r2, #0]
 800c0e8:	4553      	cmp	r3, sl
 800c0ea:	f040 812e 	bne.w	800c34a <__ssvfiscanf_r+0x2e6>
 800c0ee:	6863      	ldr	r3, [r4, #4]
 800c0f0:	3b01      	subs	r3, #1
 800c0f2:	6063      	str	r3, [r4, #4]
 800c0f4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800c0f6:	3201      	adds	r2, #1
 800c0f8:	3301      	adds	r3, #1
 800c0fa:	6022      	str	r2, [r4, #0]
 800c0fc:	9345      	str	r3, [sp, #276]	; 0x114
 800c0fe:	e7d8      	b.n	800c0b2 <__ssvfiscanf_r+0x4e>
 800c100:	9141      	str	r1, [sp, #260]	; 0x104
 800c102:	9143      	str	r1, [sp, #268]	; 0x10c
 800c104:	7853      	ldrb	r3, [r2, #1]
 800c106:	2b2a      	cmp	r3, #42	; 0x2a
 800c108:	bf02      	ittt	eq
 800c10a:	2310      	moveq	r3, #16
 800c10c:	1c95      	addeq	r5, r2, #2
 800c10e:	9341      	streq	r3, [sp, #260]	; 0x104
 800c110:	220a      	movs	r2, #10
 800c112:	46aa      	mov	sl, r5
 800c114:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800c118:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800c11c:	2b09      	cmp	r3, #9
 800c11e:	d91d      	bls.n	800c15c <__ssvfiscanf_r+0xf8>
 800c120:	487e      	ldr	r0, [pc, #504]	; (800c31c <__ssvfiscanf_r+0x2b8>)
 800c122:	2203      	movs	r2, #3
 800c124:	f7f4 f86c 	bl	8000200 <memchr>
 800c128:	b140      	cbz	r0, 800c13c <__ssvfiscanf_r+0xd8>
 800c12a:	2301      	movs	r3, #1
 800c12c:	eba0 0009 	sub.w	r0, r0, r9
 800c130:	fa03 f000 	lsl.w	r0, r3, r0
 800c134:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c136:	4318      	orrs	r0, r3
 800c138:	9041      	str	r0, [sp, #260]	; 0x104
 800c13a:	4655      	mov	r5, sl
 800c13c:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c140:	2b78      	cmp	r3, #120	; 0x78
 800c142:	d806      	bhi.n	800c152 <__ssvfiscanf_r+0xee>
 800c144:	2b57      	cmp	r3, #87	; 0x57
 800c146:	d810      	bhi.n	800c16a <__ssvfiscanf_r+0x106>
 800c148:	2b25      	cmp	r3, #37	; 0x25
 800c14a:	d0c6      	beq.n	800c0da <__ssvfiscanf_r+0x76>
 800c14c:	d856      	bhi.n	800c1fc <__ssvfiscanf_r+0x198>
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d064      	beq.n	800c21c <__ssvfiscanf_r+0x1b8>
 800c152:	2303      	movs	r3, #3
 800c154:	9347      	str	r3, [sp, #284]	; 0x11c
 800c156:	230a      	movs	r3, #10
 800c158:	9342      	str	r3, [sp, #264]	; 0x108
 800c15a:	e071      	b.n	800c240 <__ssvfiscanf_r+0x1dc>
 800c15c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800c15e:	fb02 1103 	mla	r1, r2, r3, r1
 800c162:	3930      	subs	r1, #48	; 0x30
 800c164:	9143      	str	r1, [sp, #268]	; 0x10c
 800c166:	4655      	mov	r5, sl
 800c168:	e7d3      	b.n	800c112 <__ssvfiscanf_r+0xae>
 800c16a:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800c16e:	2a20      	cmp	r2, #32
 800c170:	d8ef      	bhi.n	800c152 <__ssvfiscanf_r+0xee>
 800c172:	a101      	add	r1, pc, #4	; (adr r1, 800c178 <__ssvfiscanf_r+0x114>)
 800c174:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c178:	0800c22b 	.word	0x0800c22b
 800c17c:	0800c153 	.word	0x0800c153
 800c180:	0800c153 	.word	0x0800c153
 800c184:	0800c289 	.word	0x0800c289
 800c188:	0800c153 	.word	0x0800c153
 800c18c:	0800c153 	.word	0x0800c153
 800c190:	0800c153 	.word	0x0800c153
 800c194:	0800c153 	.word	0x0800c153
 800c198:	0800c153 	.word	0x0800c153
 800c19c:	0800c153 	.word	0x0800c153
 800c1a0:	0800c153 	.word	0x0800c153
 800c1a4:	0800c29f 	.word	0x0800c29f
 800c1a8:	0800c275 	.word	0x0800c275
 800c1ac:	0800c203 	.word	0x0800c203
 800c1b0:	0800c203 	.word	0x0800c203
 800c1b4:	0800c203 	.word	0x0800c203
 800c1b8:	0800c153 	.word	0x0800c153
 800c1bc:	0800c279 	.word	0x0800c279
 800c1c0:	0800c153 	.word	0x0800c153
 800c1c4:	0800c153 	.word	0x0800c153
 800c1c8:	0800c153 	.word	0x0800c153
 800c1cc:	0800c153 	.word	0x0800c153
 800c1d0:	0800c2af 	.word	0x0800c2af
 800c1d4:	0800c281 	.word	0x0800c281
 800c1d8:	0800c223 	.word	0x0800c223
 800c1dc:	0800c153 	.word	0x0800c153
 800c1e0:	0800c153 	.word	0x0800c153
 800c1e4:	0800c2ab 	.word	0x0800c2ab
 800c1e8:	0800c153 	.word	0x0800c153
 800c1ec:	0800c275 	.word	0x0800c275
 800c1f0:	0800c153 	.word	0x0800c153
 800c1f4:	0800c153 	.word	0x0800c153
 800c1f8:	0800c22b 	.word	0x0800c22b
 800c1fc:	3b45      	subs	r3, #69	; 0x45
 800c1fe:	2b02      	cmp	r3, #2
 800c200:	d8a7      	bhi.n	800c152 <__ssvfiscanf_r+0xee>
 800c202:	2305      	movs	r3, #5
 800c204:	e01b      	b.n	800c23e <__ssvfiscanf_r+0x1da>
 800c206:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c208:	4621      	mov	r1, r4
 800c20a:	4630      	mov	r0, r6
 800c20c:	4798      	blx	r3
 800c20e:	2800      	cmp	r0, #0
 800c210:	f43f af68 	beq.w	800c0e4 <__ssvfiscanf_r+0x80>
 800c214:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c216:	2800      	cmp	r0, #0
 800c218:	f040 808d 	bne.w	800c336 <__ssvfiscanf_r+0x2d2>
 800c21c:	f04f 30ff 	mov.w	r0, #4294967295
 800c220:	e08f      	b.n	800c342 <__ssvfiscanf_r+0x2de>
 800c222:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c224:	f042 0220 	orr.w	r2, r2, #32
 800c228:	9241      	str	r2, [sp, #260]	; 0x104
 800c22a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c22c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c230:	9241      	str	r2, [sp, #260]	; 0x104
 800c232:	2210      	movs	r2, #16
 800c234:	2b6f      	cmp	r3, #111	; 0x6f
 800c236:	9242      	str	r2, [sp, #264]	; 0x108
 800c238:	bf34      	ite	cc
 800c23a:	2303      	movcc	r3, #3
 800c23c:	2304      	movcs	r3, #4
 800c23e:	9347      	str	r3, [sp, #284]	; 0x11c
 800c240:	6863      	ldr	r3, [r4, #4]
 800c242:	2b00      	cmp	r3, #0
 800c244:	dd42      	ble.n	800c2cc <__ssvfiscanf_r+0x268>
 800c246:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c248:	0659      	lsls	r1, r3, #25
 800c24a:	d404      	bmi.n	800c256 <__ssvfiscanf_r+0x1f2>
 800c24c:	6823      	ldr	r3, [r4, #0]
 800c24e:	781a      	ldrb	r2, [r3, #0]
 800c250:	5cba      	ldrb	r2, [r7, r2]
 800c252:	0712      	lsls	r2, r2, #28
 800c254:	d441      	bmi.n	800c2da <__ssvfiscanf_r+0x276>
 800c256:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800c258:	2b02      	cmp	r3, #2
 800c25a:	dc50      	bgt.n	800c2fe <__ssvfiscanf_r+0x29a>
 800c25c:	466b      	mov	r3, sp
 800c25e:	4622      	mov	r2, r4
 800c260:	a941      	add	r1, sp, #260	; 0x104
 800c262:	4630      	mov	r0, r6
 800c264:	f000 f9d0 	bl	800c608 <_scanf_chars>
 800c268:	2801      	cmp	r0, #1
 800c26a:	d06e      	beq.n	800c34a <__ssvfiscanf_r+0x2e6>
 800c26c:	2802      	cmp	r0, #2
 800c26e:	f47f af20 	bne.w	800c0b2 <__ssvfiscanf_r+0x4e>
 800c272:	e7cf      	b.n	800c214 <__ssvfiscanf_r+0x1b0>
 800c274:	220a      	movs	r2, #10
 800c276:	e7dd      	b.n	800c234 <__ssvfiscanf_r+0x1d0>
 800c278:	2300      	movs	r3, #0
 800c27a:	9342      	str	r3, [sp, #264]	; 0x108
 800c27c:	2303      	movs	r3, #3
 800c27e:	e7de      	b.n	800c23e <__ssvfiscanf_r+0x1da>
 800c280:	2308      	movs	r3, #8
 800c282:	9342      	str	r3, [sp, #264]	; 0x108
 800c284:	2304      	movs	r3, #4
 800c286:	e7da      	b.n	800c23e <__ssvfiscanf_r+0x1da>
 800c288:	4629      	mov	r1, r5
 800c28a:	4640      	mov	r0, r8
 800c28c:	f000 fb30 	bl	800c8f0 <__sccl>
 800c290:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c292:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c296:	9341      	str	r3, [sp, #260]	; 0x104
 800c298:	4605      	mov	r5, r0
 800c29a:	2301      	movs	r3, #1
 800c29c:	e7cf      	b.n	800c23e <__ssvfiscanf_r+0x1da>
 800c29e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c2a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c2a4:	9341      	str	r3, [sp, #260]	; 0x104
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	e7c9      	b.n	800c23e <__ssvfiscanf_r+0x1da>
 800c2aa:	2302      	movs	r3, #2
 800c2ac:	e7c7      	b.n	800c23e <__ssvfiscanf_r+0x1da>
 800c2ae:	9841      	ldr	r0, [sp, #260]	; 0x104
 800c2b0:	06c3      	lsls	r3, r0, #27
 800c2b2:	f53f aefe 	bmi.w	800c0b2 <__ssvfiscanf_r+0x4e>
 800c2b6:	9b00      	ldr	r3, [sp, #0]
 800c2b8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c2ba:	1d19      	adds	r1, r3, #4
 800c2bc:	9100      	str	r1, [sp, #0]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	f010 0f01 	tst.w	r0, #1
 800c2c4:	bf14      	ite	ne
 800c2c6:	801a      	strhne	r2, [r3, #0]
 800c2c8:	601a      	streq	r2, [r3, #0]
 800c2ca:	e6f2      	b.n	800c0b2 <__ssvfiscanf_r+0x4e>
 800c2cc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c2ce:	4621      	mov	r1, r4
 800c2d0:	4630      	mov	r0, r6
 800c2d2:	4798      	blx	r3
 800c2d4:	2800      	cmp	r0, #0
 800c2d6:	d0b6      	beq.n	800c246 <__ssvfiscanf_r+0x1e2>
 800c2d8:	e79c      	b.n	800c214 <__ssvfiscanf_r+0x1b0>
 800c2da:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c2dc:	3201      	adds	r2, #1
 800c2de:	9245      	str	r2, [sp, #276]	; 0x114
 800c2e0:	6862      	ldr	r2, [r4, #4]
 800c2e2:	3a01      	subs	r2, #1
 800c2e4:	2a00      	cmp	r2, #0
 800c2e6:	6062      	str	r2, [r4, #4]
 800c2e8:	dd02      	ble.n	800c2f0 <__ssvfiscanf_r+0x28c>
 800c2ea:	3301      	adds	r3, #1
 800c2ec:	6023      	str	r3, [r4, #0]
 800c2ee:	e7ad      	b.n	800c24c <__ssvfiscanf_r+0x1e8>
 800c2f0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c2f2:	4621      	mov	r1, r4
 800c2f4:	4630      	mov	r0, r6
 800c2f6:	4798      	blx	r3
 800c2f8:	2800      	cmp	r0, #0
 800c2fa:	d0a7      	beq.n	800c24c <__ssvfiscanf_r+0x1e8>
 800c2fc:	e78a      	b.n	800c214 <__ssvfiscanf_r+0x1b0>
 800c2fe:	2b04      	cmp	r3, #4
 800c300:	dc0e      	bgt.n	800c320 <__ssvfiscanf_r+0x2bc>
 800c302:	466b      	mov	r3, sp
 800c304:	4622      	mov	r2, r4
 800c306:	a941      	add	r1, sp, #260	; 0x104
 800c308:	4630      	mov	r0, r6
 800c30a:	f000 f9d7 	bl	800c6bc <_scanf_i>
 800c30e:	e7ab      	b.n	800c268 <__ssvfiscanf_r+0x204>
 800c310:	0800bfb1 	.word	0x0800bfb1
 800c314:	0800c02b 	.word	0x0800c02b
 800c318:	0800e359 	.word	0x0800e359
 800c31c:	0800e332 	.word	0x0800e332
 800c320:	4b0b      	ldr	r3, [pc, #44]	; (800c350 <__ssvfiscanf_r+0x2ec>)
 800c322:	2b00      	cmp	r3, #0
 800c324:	f43f aec5 	beq.w	800c0b2 <__ssvfiscanf_r+0x4e>
 800c328:	466b      	mov	r3, sp
 800c32a:	4622      	mov	r2, r4
 800c32c:	a941      	add	r1, sp, #260	; 0x104
 800c32e:	4630      	mov	r0, r6
 800c330:	f3af 8000 	nop.w
 800c334:	e798      	b.n	800c268 <__ssvfiscanf_r+0x204>
 800c336:	89a3      	ldrh	r3, [r4, #12]
 800c338:	f013 0f40 	tst.w	r3, #64	; 0x40
 800c33c:	bf18      	it	ne
 800c33e:	f04f 30ff 	movne.w	r0, #4294967295
 800c342:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800c346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c34a:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c34c:	e7f9      	b.n	800c342 <__ssvfiscanf_r+0x2de>
 800c34e:	bf00      	nop
 800c350:	00000000 	.word	0x00000000

0800c354 <__sfputc_r>:
 800c354:	6893      	ldr	r3, [r2, #8]
 800c356:	3b01      	subs	r3, #1
 800c358:	2b00      	cmp	r3, #0
 800c35a:	b410      	push	{r4}
 800c35c:	6093      	str	r3, [r2, #8]
 800c35e:	da08      	bge.n	800c372 <__sfputc_r+0x1e>
 800c360:	6994      	ldr	r4, [r2, #24]
 800c362:	42a3      	cmp	r3, r4
 800c364:	db01      	blt.n	800c36a <__sfputc_r+0x16>
 800c366:	290a      	cmp	r1, #10
 800c368:	d103      	bne.n	800c372 <__sfputc_r+0x1e>
 800c36a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c36e:	f000 bc29 	b.w	800cbc4 <__swbuf_r>
 800c372:	6813      	ldr	r3, [r2, #0]
 800c374:	1c58      	adds	r0, r3, #1
 800c376:	6010      	str	r0, [r2, #0]
 800c378:	7019      	strb	r1, [r3, #0]
 800c37a:	4608      	mov	r0, r1
 800c37c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c380:	4770      	bx	lr

0800c382 <__sfputs_r>:
 800c382:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c384:	4606      	mov	r6, r0
 800c386:	460f      	mov	r7, r1
 800c388:	4614      	mov	r4, r2
 800c38a:	18d5      	adds	r5, r2, r3
 800c38c:	42ac      	cmp	r4, r5
 800c38e:	d101      	bne.n	800c394 <__sfputs_r+0x12>
 800c390:	2000      	movs	r0, #0
 800c392:	e007      	b.n	800c3a4 <__sfputs_r+0x22>
 800c394:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c398:	463a      	mov	r2, r7
 800c39a:	4630      	mov	r0, r6
 800c39c:	f7ff ffda 	bl	800c354 <__sfputc_r>
 800c3a0:	1c43      	adds	r3, r0, #1
 800c3a2:	d1f3      	bne.n	800c38c <__sfputs_r+0xa>
 800c3a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c3a8 <_vfiprintf_r>:
 800c3a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3ac:	460d      	mov	r5, r1
 800c3ae:	b09d      	sub	sp, #116	; 0x74
 800c3b0:	4614      	mov	r4, r2
 800c3b2:	4698      	mov	r8, r3
 800c3b4:	4606      	mov	r6, r0
 800c3b6:	b118      	cbz	r0, 800c3c0 <_vfiprintf_r+0x18>
 800c3b8:	6983      	ldr	r3, [r0, #24]
 800c3ba:	b90b      	cbnz	r3, 800c3c0 <_vfiprintf_r+0x18>
 800c3bc:	f000 fde4 	bl	800cf88 <__sinit>
 800c3c0:	4b89      	ldr	r3, [pc, #548]	; (800c5e8 <_vfiprintf_r+0x240>)
 800c3c2:	429d      	cmp	r5, r3
 800c3c4:	d11b      	bne.n	800c3fe <_vfiprintf_r+0x56>
 800c3c6:	6875      	ldr	r5, [r6, #4]
 800c3c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c3ca:	07d9      	lsls	r1, r3, #31
 800c3cc:	d405      	bmi.n	800c3da <_vfiprintf_r+0x32>
 800c3ce:	89ab      	ldrh	r3, [r5, #12]
 800c3d0:	059a      	lsls	r2, r3, #22
 800c3d2:	d402      	bmi.n	800c3da <_vfiprintf_r+0x32>
 800c3d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c3d6:	f000 fe75 	bl	800d0c4 <__retarget_lock_acquire_recursive>
 800c3da:	89ab      	ldrh	r3, [r5, #12]
 800c3dc:	071b      	lsls	r3, r3, #28
 800c3de:	d501      	bpl.n	800c3e4 <_vfiprintf_r+0x3c>
 800c3e0:	692b      	ldr	r3, [r5, #16]
 800c3e2:	b9eb      	cbnz	r3, 800c420 <_vfiprintf_r+0x78>
 800c3e4:	4629      	mov	r1, r5
 800c3e6:	4630      	mov	r0, r6
 800c3e8:	f000 fc3e 	bl	800cc68 <__swsetup_r>
 800c3ec:	b1c0      	cbz	r0, 800c420 <_vfiprintf_r+0x78>
 800c3ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c3f0:	07dc      	lsls	r4, r3, #31
 800c3f2:	d50e      	bpl.n	800c412 <_vfiprintf_r+0x6a>
 800c3f4:	f04f 30ff 	mov.w	r0, #4294967295
 800c3f8:	b01d      	add	sp, #116	; 0x74
 800c3fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3fe:	4b7b      	ldr	r3, [pc, #492]	; (800c5ec <_vfiprintf_r+0x244>)
 800c400:	429d      	cmp	r5, r3
 800c402:	d101      	bne.n	800c408 <_vfiprintf_r+0x60>
 800c404:	68b5      	ldr	r5, [r6, #8]
 800c406:	e7df      	b.n	800c3c8 <_vfiprintf_r+0x20>
 800c408:	4b79      	ldr	r3, [pc, #484]	; (800c5f0 <_vfiprintf_r+0x248>)
 800c40a:	429d      	cmp	r5, r3
 800c40c:	bf08      	it	eq
 800c40e:	68f5      	ldreq	r5, [r6, #12]
 800c410:	e7da      	b.n	800c3c8 <_vfiprintf_r+0x20>
 800c412:	89ab      	ldrh	r3, [r5, #12]
 800c414:	0598      	lsls	r0, r3, #22
 800c416:	d4ed      	bmi.n	800c3f4 <_vfiprintf_r+0x4c>
 800c418:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c41a:	f000 fe54 	bl	800d0c6 <__retarget_lock_release_recursive>
 800c41e:	e7e9      	b.n	800c3f4 <_vfiprintf_r+0x4c>
 800c420:	2300      	movs	r3, #0
 800c422:	9309      	str	r3, [sp, #36]	; 0x24
 800c424:	2320      	movs	r3, #32
 800c426:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c42a:	f8cd 800c 	str.w	r8, [sp, #12]
 800c42e:	2330      	movs	r3, #48	; 0x30
 800c430:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c5f4 <_vfiprintf_r+0x24c>
 800c434:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c438:	f04f 0901 	mov.w	r9, #1
 800c43c:	4623      	mov	r3, r4
 800c43e:	469a      	mov	sl, r3
 800c440:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c444:	b10a      	cbz	r2, 800c44a <_vfiprintf_r+0xa2>
 800c446:	2a25      	cmp	r2, #37	; 0x25
 800c448:	d1f9      	bne.n	800c43e <_vfiprintf_r+0x96>
 800c44a:	ebba 0b04 	subs.w	fp, sl, r4
 800c44e:	d00b      	beq.n	800c468 <_vfiprintf_r+0xc0>
 800c450:	465b      	mov	r3, fp
 800c452:	4622      	mov	r2, r4
 800c454:	4629      	mov	r1, r5
 800c456:	4630      	mov	r0, r6
 800c458:	f7ff ff93 	bl	800c382 <__sfputs_r>
 800c45c:	3001      	adds	r0, #1
 800c45e:	f000 80aa 	beq.w	800c5b6 <_vfiprintf_r+0x20e>
 800c462:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c464:	445a      	add	r2, fp
 800c466:	9209      	str	r2, [sp, #36]	; 0x24
 800c468:	f89a 3000 	ldrb.w	r3, [sl]
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	f000 80a2 	beq.w	800c5b6 <_vfiprintf_r+0x20e>
 800c472:	2300      	movs	r3, #0
 800c474:	f04f 32ff 	mov.w	r2, #4294967295
 800c478:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c47c:	f10a 0a01 	add.w	sl, sl, #1
 800c480:	9304      	str	r3, [sp, #16]
 800c482:	9307      	str	r3, [sp, #28]
 800c484:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c488:	931a      	str	r3, [sp, #104]	; 0x68
 800c48a:	4654      	mov	r4, sl
 800c48c:	2205      	movs	r2, #5
 800c48e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c492:	4858      	ldr	r0, [pc, #352]	; (800c5f4 <_vfiprintf_r+0x24c>)
 800c494:	f7f3 feb4 	bl	8000200 <memchr>
 800c498:	9a04      	ldr	r2, [sp, #16]
 800c49a:	b9d8      	cbnz	r0, 800c4d4 <_vfiprintf_r+0x12c>
 800c49c:	06d1      	lsls	r1, r2, #27
 800c49e:	bf44      	itt	mi
 800c4a0:	2320      	movmi	r3, #32
 800c4a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c4a6:	0713      	lsls	r3, r2, #28
 800c4a8:	bf44      	itt	mi
 800c4aa:	232b      	movmi	r3, #43	; 0x2b
 800c4ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c4b0:	f89a 3000 	ldrb.w	r3, [sl]
 800c4b4:	2b2a      	cmp	r3, #42	; 0x2a
 800c4b6:	d015      	beq.n	800c4e4 <_vfiprintf_r+0x13c>
 800c4b8:	9a07      	ldr	r2, [sp, #28]
 800c4ba:	4654      	mov	r4, sl
 800c4bc:	2000      	movs	r0, #0
 800c4be:	f04f 0c0a 	mov.w	ip, #10
 800c4c2:	4621      	mov	r1, r4
 800c4c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c4c8:	3b30      	subs	r3, #48	; 0x30
 800c4ca:	2b09      	cmp	r3, #9
 800c4cc:	d94e      	bls.n	800c56c <_vfiprintf_r+0x1c4>
 800c4ce:	b1b0      	cbz	r0, 800c4fe <_vfiprintf_r+0x156>
 800c4d0:	9207      	str	r2, [sp, #28]
 800c4d2:	e014      	b.n	800c4fe <_vfiprintf_r+0x156>
 800c4d4:	eba0 0308 	sub.w	r3, r0, r8
 800c4d8:	fa09 f303 	lsl.w	r3, r9, r3
 800c4dc:	4313      	orrs	r3, r2
 800c4de:	9304      	str	r3, [sp, #16]
 800c4e0:	46a2      	mov	sl, r4
 800c4e2:	e7d2      	b.n	800c48a <_vfiprintf_r+0xe2>
 800c4e4:	9b03      	ldr	r3, [sp, #12]
 800c4e6:	1d19      	adds	r1, r3, #4
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	9103      	str	r1, [sp, #12]
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	bfbb      	ittet	lt
 800c4f0:	425b      	neglt	r3, r3
 800c4f2:	f042 0202 	orrlt.w	r2, r2, #2
 800c4f6:	9307      	strge	r3, [sp, #28]
 800c4f8:	9307      	strlt	r3, [sp, #28]
 800c4fa:	bfb8      	it	lt
 800c4fc:	9204      	strlt	r2, [sp, #16]
 800c4fe:	7823      	ldrb	r3, [r4, #0]
 800c500:	2b2e      	cmp	r3, #46	; 0x2e
 800c502:	d10c      	bne.n	800c51e <_vfiprintf_r+0x176>
 800c504:	7863      	ldrb	r3, [r4, #1]
 800c506:	2b2a      	cmp	r3, #42	; 0x2a
 800c508:	d135      	bne.n	800c576 <_vfiprintf_r+0x1ce>
 800c50a:	9b03      	ldr	r3, [sp, #12]
 800c50c:	1d1a      	adds	r2, r3, #4
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	9203      	str	r2, [sp, #12]
 800c512:	2b00      	cmp	r3, #0
 800c514:	bfb8      	it	lt
 800c516:	f04f 33ff 	movlt.w	r3, #4294967295
 800c51a:	3402      	adds	r4, #2
 800c51c:	9305      	str	r3, [sp, #20]
 800c51e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c604 <_vfiprintf_r+0x25c>
 800c522:	7821      	ldrb	r1, [r4, #0]
 800c524:	2203      	movs	r2, #3
 800c526:	4650      	mov	r0, sl
 800c528:	f7f3 fe6a 	bl	8000200 <memchr>
 800c52c:	b140      	cbz	r0, 800c540 <_vfiprintf_r+0x198>
 800c52e:	2340      	movs	r3, #64	; 0x40
 800c530:	eba0 000a 	sub.w	r0, r0, sl
 800c534:	fa03 f000 	lsl.w	r0, r3, r0
 800c538:	9b04      	ldr	r3, [sp, #16]
 800c53a:	4303      	orrs	r3, r0
 800c53c:	3401      	adds	r4, #1
 800c53e:	9304      	str	r3, [sp, #16]
 800c540:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c544:	482c      	ldr	r0, [pc, #176]	; (800c5f8 <_vfiprintf_r+0x250>)
 800c546:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c54a:	2206      	movs	r2, #6
 800c54c:	f7f3 fe58 	bl	8000200 <memchr>
 800c550:	2800      	cmp	r0, #0
 800c552:	d03f      	beq.n	800c5d4 <_vfiprintf_r+0x22c>
 800c554:	4b29      	ldr	r3, [pc, #164]	; (800c5fc <_vfiprintf_r+0x254>)
 800c556:	bb1b      	cbnz	r3, 800c5a0 <_vfiprintf_r+0x1f8>
 800c558:	9b03      	ldr	r3, [sp, #12]
 800c55a:	3307      	adds	r3, #7
 800c55c:	f023 0307 	bic.w	r3, r3, #7
 800c560:	3308      	adds	r3, #8
 800c562:	9303      	str	r3, [sp, #12]
 800c564:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c566:	443b      	add	r3, r7
 800c568:	9309      	str	r3, [sp, #36]	; 0x24
 800c56a:	e767      	b.n	800c43c <_vfiprintf_r+0x94>
 800c56c:	fb0c 3202 	mla	r2, ip, r2, r3
 800c570:	460c      	mov	r4, r1
 800c572:	2001      	movs	r0, #1
 800c574:	e7a5      	b.n	800c4c2 <_vfiprintf_r+0x11a>
 800c576:	2300      	movs	r3, #0
 800c578:	3401      	adds	r4, #1
 800c57a:	9305      	str	r3, [sp, #20]
 800c57c:	4619      	mov	r1, r3
 800c57e:	f04f 0c0a 	mov.w	ip, #10
 800c582:	4620      	mov	r0, r4
 800c584:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c588:	3a30      	subs	r2, #48	; 0x30
 800c58a:	2a09      	cmp	r2, #9
 800c58c:	d903      	bls.n	800c596 <_vfiprintf_r+0x1ee>
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d0c5      	beq.n	800c51e <_vfiprintf_r+0x176>
 800c592:	9105      	str	r1, [sp, #20]
 800c594:	e7c3      	b.n	800c51e <_vfiprintf_r+0x176>
 800c596:	fb0c 2101 	mla	r1, ip, r1, r2
 800c59a:	4604      	mov	r4, r0
 800c59c:	2301      	movs	r3, #1
 800c59e:	e7f0      	b.n	800c582 <_vfiprintf_r+0x1da>
 800c5a0:	ab03      	add	r3, sp, #12
 800c5a2:	9300      	str	r3, [sp, #0]
 800c5a4:	462a      	mov	r2, r5
 800c5a6:	4b16      	ldr	r3, [pc, #88]	; (800c600 <_vfiprintf_r+0x258>)
 800c5a8:	a904      	add	r1, sp, #16
 800c5aa:	4630      	mov	r0, r6
 800c5ac:	f7fd fb76 	bl	8009c9c <_printf_float>
 800c5b0:	4607      	mov	r7, r0
 800c5b2:	1c78      	adds	r0, r7, #1
 800c5b4:	d1d6      	bne.n	800c564 <_vfiprintf_r+0x1bc>
 800c5b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c5b8:	07d9      	lsls	r1, r3, #31
 800c5ba:	d405      	bmi.n	800c5c8 <_vfiprintf_r+0x220>
 800c5bc:	89ab      	ldrh	r3, [r5, #12]
 800c5be:	059a      	lsls	r2, r3, #22
 800c5c0:	d402      	bmi.n	800c5c8 <_vfiprintf_r+0x220>
 800c5c2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c5c4:	f000 fd7f 	bl	800d0c6 <__retarget_lock_release_recursive>
 800c5c8:	89ab      	ldrh	r3, [r5, #12]
 800c5ca:	065b      	lsls	r3, r3, #25
 800c5cc:	f53f af12 	bmi.w	800c3f4 <_vfiprintf_r+0x4c>
 800c5d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c5d2:	e711      	b.n	800c3f8 <_vfiprintf_r+0x50>
 800c5d4:	ab03      	add	r3, sp, #12
 800c5d6:	9300      	str	r3, [sp, #0]
 800c5d8:	462a      	mov	r2, r5
 800c5da:	4b09      	ldr	r3, [pc, #36]	; (800c600 <_vfiprintf_r+0x258>)
 800c5dc:	a904      	add	r1, sp, #16
 800c5de:	4630      	mov	r0, r6
 800c5e0:	f7fd fe00 	bl	800a1e4 <_printf_i>
 800c5e4:	e7e4      	b.n	800c5b0 <_vfiprintf_r+0x208>
 800c5e6:	bf00      	nop
 800c5e8:	0800e47c 	.word	0x0800e47c
 800c5ec:	0800e49c 	.word	0x0800e49c
 800c5f0:	0800e45c 	.word	0x0800e45c
 800c5f4:	0800e32c 	.word	0x0800e32c
 800c5f8:	0800e336 	.word	0x0800e336
 800c5fc:	08009c9d 	.word	0x08009c9d
 800c600:	0800c383 	.word	0x0800c383
 800c604:	0800e332 	.word	0x0800e332

0800c608 <_scanf_chars>:
 800c608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c60c:	4615      	mov	r5, r2
 800c60e:	688a      	ldr	r2, [r1, #8]
 800c610:	4680      	mov	r8, r0
 800c612:	460c      	mov	r4, r1
 800c614:	b932      	cbnz	r2, 800c624 <_scanf_chars+0x1c>
 800c616:	698a      	ldr	r2, [r1, #24]
 800c618:	2a00      	cmp	r2, #0
 800c61a:	bf0c      	ite	eq
 800c61c:	2201      	moveq	r2, #1
 800c61e:	f04f 32ff 	movne.w	r2, #4294967295
 800c622:	608a      	str	r2, [r1, #8]
 800c624:	6822      	ldr	r2, [r4, #0]
 800c626:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800c6b8 <_scanf_chars+0xb0>
 800c62a:	06d1      	lsls	r1, r2, #27
 800c62c:	bf5f      	itttt	pl
 800c62e:	681a      	ldrpl	r2, [r3, #0]
 800c630:	1d11      	addpl	r1, r2, #4
 800c632:	6019      	strpl	r1, [r3, #0]
 800c634:	6816      	ldrpl	r6, [r2, #0]
 800c636:	2700      	movs	r7, #0
 800c638:	69a0      	ldr	r0, [r4, #24]
 800c63a:	b188      	cbz	r0, 800c660 <_scanf_chars+0x58>
 800c63c:	2801      	cmp	r0, #1
 800c63e:	d107      	bne.n	800c650 <_scanf_chars+0x48>
 800c640:	682a      	ldr	r2, [r5, #0]
 800c642:	7811      	ldrb	r1, [r2, #0]
 800c644:	6962      	ldr	r2, [r4, #20]
 800c646:	5c52      	ldrb	r2, [r2, r1]
 800c648:	b952      	cbnz	r2, 800c660 <_scanf_chars+0x58>
 800c64a:	2f00      	cmp	r7, #0
 800c64c:	d031      	beq.n	800c6b2 <_scanf_chars+0xaa>
 800c64e:	e022      	b.n	800c696 <_scanf_chars+0x8e>
 800c650:	2802      	cmp	r0, #2
 800c652:	d120      	bne.n	800c696 <_scanf_chars+0x8e>
 800c654:	682b      	ldr	r3, [r5, #0]
 800c656:	781b      	ldrb	r3, [r3, #0]
 800c658:	f813 3009 	ldrb.w	r3, [r3, r9]
 800c65c:	071b      	lsls	r3, r3, #28
 800c65e:	d41a      	bmi.n	800c696 <_scanf_chars+0x8e>
 800c660:	6823      	ldr	r3, [r4, #0]
 800c662:	06da      	lsls	r2, r3, #27
 800c664:	bf5e      	ittt	pl
 800c666:	682b      	ldrpl	r3, [r5, #0]
 800c668:	781b      	ldrbpl	r3, [r3, #0]
 800c66a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800c66e:	682a      	ldr	r2, [r5, #0]
 800c670:	686b      	ldr	r3, [r5, #4]
 800c672:	3201      	adds	r2, #1
 800c674:	602a      	str	r2, [r5, #0]
 800c676:	68a2      	ldr	r2, [r4, #8]
 800c678:	3b01      	subs	r3, #1
 800c67a:	3a01      	subs	r2, #1
 800c67c:	606b      	str	r3, [r5, #4]
 800c67e:	3701      	adds	r7, #1
 800c680:	60a2      	str	r2, [r4, #8]
 800c682:	b142      	cbz	r2, 800c696 <_scanf_chars+0x8e>
 800c684:	2b00      	cmp	r3, #0
 800c686:	dcd7      	bgt.n	800c638 <_scanf_chars+0x30>
 800c688:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c68c:	4629      	mov	r1, r5
 800c68e:	4640      	mov	r0, r8
 800c690:	4798      	blx	r3
 800c692:	2800      	cmp	r0, #0
 800c694:	d0d0      	beq.n	800c638 <_scanf_chars+0x30>
 800c696:	6823      	ldr	r3, [r4, #0]
 800c698:	f013 0310 	ands.w	r3, r3, #16
 800c69c:	d105      	bne.n	800c6aa <_scanf_chars+0xa2>
 800c69e:	68e2      	ldr	r2, [r4, #12]
 800c6a0:	3201      	adds	r2, #1
 800c6a2:	60e2      	str	r2, [r4, #12]
 800c6a4:	69a2      	ldr	r2, [r4, #24]
 800c6a6:	b102      	cbz	r2, 800c6aa <_scanf_chars+0xa2>
 800c6a8:	7033      	strb	r3, [r6, #0]
 800c6aa:	6923      	ldr	r3, [r4, #16]
 800c6ac:	443b      	add	r3, r7
 800c6ae:	6123      	str	r3, [r4, #16]
 800c6b0:	2000      	movs	r0, #0
 800c6b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c6b6:	bf00      	nop
 800c6b8:	0800e359 	.word	0x0800e359

0800c6bc <_scanf_i>:
 800c6bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6c0:	4698      	mov	r8, r3
 800c6c2:	4b76      	ldr	r3, [pc, #472]	; (800c89c <_scanf_i+0x1e0>)
 800c6c4:	460c      	mov	r4, r1
 800c6c6:	4682      	mov	sl, r0
 800c6c8:	4616      	mov	r6, r2
 800c6ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c6ce:	b087      	sub	sp, #28
 800c6d0:	ab03      	add	r3, sp, #12
 800c6d2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c6d6:	4b72      	ldr	r3, [pc, #456]	; (800c8a0 <_scanf_i+0x1e4>)
 800c6d8:	69a1      	ldr	r1, [r4, #24]
 800c6da:	4a72      	ldr	r2, [pc, #456]	; (800c8a4 <_scanf_i+0x1e8>)
 800c6dc:	2903      	cmp	r1, #3
 800c6de:	bf18      	it	ne
 800c6e0:	461a      	movne	r2, r3
 800c6e2:	68a3      	ldr	r3, [r4, #8]
 800c6e4:	9201      	str	r2, [sp, #4]
 800c6e6:	1e5a      	subs	r2, r3, #1
 800c6e8:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800c6ec:	bf88      	it	hi
 800c6ee:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800c6f2:	4627      	mov	r7, r4
 800c6f4:	bf82      	ittt	hi
 800c6f6:	eb03 0905 	addhi.w	r9, r3, r5
 800c6fa:	f240 135d 	movwhi	r3, #349	; 0x15d
 800c6fe:	60a3      	strhi	r3, [r4, #8]
 800c700:	f857 3b1c 	ldr.w	r3, [r7], #28
 800c704:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800c708:	bf98      	it	ls
 800c70a:	f04f 0900 	movls.w	r9, #0
 800c70e:	6023      	str	r3, [r4, #0]
 800c710:	463d      	mov	r5, r7
 800c712:	f04f 0b00 	mov.w	fp, #0
 800c716:	6831      	ldr	r1, [r6, #0]
 800c718:	ab03      	add	r3, sp, #12
 800c71a:	7809      	ldrb	r1, [r1, #0]
 800c71c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800c720:	2202      	movs	r2, #2
 800c722:	f7f3 fd6d 	bl	8000200 <memchr>
 800c726:	b328      	cbz	r0, 800c774 <_scanf_i+0xb8>
 800c728:	f1bb 0f01 	cmp.w	fp, #1
 800c72c:	d159      	bne.n	800c7e2 <_scanf_i+0x126>
 800c72e:	6862      	ldr	r2, [r4, #4]
 800c730:	b92a      	cbnz	r2, 800c73e <_scanf_i+0x82>
 800c732:	6822      	ldr	r2, [r4, #0]
 800c734:	2308      	movs	r3, #8
 800c736:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c73a:	6063      	str	r3, [r4, #4]
 800c73c:	6022      	str	r2, [r4, #0]
 800c73e:	6822      	ldr	r2, [r4, #0]
 800c740:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800c744:	6022      	str	r2, [r4, #0]
 800c746:	68a2      	ldr	r2, [r4, #8]
 800c748:	1e51      	subs	r1, r2, #1
 800c74a:	60a1      	str	r1, [r4, #8]
 800c74c:	b192      	cbz	r2, 800c774 <_scanf_i+0xb8>
 800c74e:	6832      	ldr	r2, [r6, #0]
 800c750:	1c51      	adds	r1, r2, #1
 800c752:	6031      	str	r1, [r6, #0]
 800c754:	7812      	ldrb	r2, [r2, #0]
 800c756:	f805 2b01 	strb.w	r2, [r5], #1
 800c75a:	6872      	ldr	r2, [r6, #4]
 800c75c:	3a01      	subs	r2, #1
 800c75e:	2a00      	cmp	r2, #0
 800c760:	6072      	str	r2, [r6, #4]
 800c762:	dc07      	bgt.n	800c774 <_scanf_i+0xb8>
 800c764:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800c768:	4631      	mov	r1, r6
 800c76a:	4650      	mov	r0, sl
 800c76c:	4790      	blx	r2
 800c76e:	2800      	cmp	r0, #0
 800c770:	f040 8085 	bne.w	800c87e <_scanf_i+0x1c2>
 800c774:	f10b 0b01 	add.w	fp, fp, #1
 800c778:	f1bb 0f03 	cmp.w	fp, #3
 800c77c:	d1cb      	bne.n	800c716 <_scanf_i+0x5a>
 800c77e:	6863      	ldr	r3, [r4, #4]
 800c780:	b90b      	cbnz	r3, 800c786 <_scanf_i+0xca>
 800c782:	230a      	movs	r3, #10
 800c784:	6063      	str	r3, [r4, #4]
 800c786:	6863      	ldr	r3, [r4, #4]
 800c788:	4947      	ldr	r1, [pc, #284]	; (800c8a8 <_scanf_i+0x1ec>)
 800c78a:	6960      	ldr	r0, [r4, #20]
 800c78c:	1ac9      	subs	r1, r1, r3
 800c78e:	f000 f8af 	bl	800c8f0 <__sccl>
 800c792:	f04f 0b00 	mov.w	fp, #0
 800c796:	68a3      	ldr	r3, [r4, #8]
 800c798:	6822      	ldr	r2, [r4, #0]
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d03d      	beq.n	800c81a <_scanf_i+0x15e>
 800c79e:	6831      	ldr	r1, [r6, #0]
 800c7a0:	6960      	ldr	r0, [r4, #20]
 800c7a2:	f891 c000 	ldrb.w	ip, [r1]
 800c7a6:	f810 000c 	ldrb.w	r0, [r0, ip]
 800c7aa:	2800      	cmp	r0, #0
 800c7ac:	d035      	beq.n	800c81a <_scanf_i+0x15e>
 800c7ae:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800c7b2:	d124      	bne.n	800c7fe <_scanf_i+0x142>
 800c7b4:	0510      	lsls	r0, r2, #20
 800c7b6:	d522      	bpl.n	800c7fe <_scanf_i+0x142>
 800c7b8:	f10b 0b01 	add.w	fp, fp, #1
 800c7bc:	f1b9 0f00 	cmp.w	r9, #0
 800c7c0:	d003      	beq.n	800c7ca <_scanf_i+0x10e>
 800c7c2:	3301      	adds	r3, #1
 800c7c4:	f109 39ff 	add.w	r9, r9, #4294967295
 800c7c8:	60a3      	str	r3, [r4, #8]
 800c7ca:	6873      	ldr	r3, [r6, #4]
 800c7cc:	3b01      	subs	r3, #1
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	6073      	str	r3, [r6, #4]
 800c7d2:	dd1b      	ble.n	800c80c <_scanf_i+0x150>
 800c7d4:	6833      	ldr	r3, [r6, #0]
 800c7d6:	3301      	adds	r3, #1
 800c7d8:	6033      	str	r3, [r6, #0]
 800c7da:	68a3      	ldr	r3, [r4, #8]
 800c7dc:	3b01      	subs	r3, #1
 800c7de:	60a3      	str	r3, [r4, #8]
 800c7e0:	e7d9      	b.n	800c796 <_scanf_i+0xda>
 800c7e2:	f1bb 0f02 	cmp.w	fp, #2
 800c7e6:	d1ae      	bne.n	800c746 <_scanf_i+0x8a>
 800c7e8:	6822      	ldr	r2, [r4, #0]
 800c7ea:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800c7ee:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800c7f2:	d1bf      	bne.n	800c774 <_scanf_i+0xb8>
 800c7f4:	2310      	movs	r3, #16
 800c7f6:	6063      	str	r3, [r4, #4]
 800c7f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c7fc:	e7a2      	b.n	800c744 <_scanf_i+0x88>
 800c7fe:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800c802:	6022      	str	r2, [r4, #0]
 800c804:	780b      	ldrb	r3, [r1, #0]
 800c806:	f805 3b01 	strb.w	r3, [r5], #1
 800c80a:	e7de      	b.n	800c7ca <_scanf_i+0x10e>
 800c80c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c810:	4631      	mov	r1, r6
 800c812:	4650      	mov	r0, sl
 800c814:	4798      	blx	r3
 800c816:	2800      	cmp	r0, #0
 800c818:	d0df      	beq.n	800c7da <_scanf_i+0x11e>
 800c81a:	6823      	ldr	r3, [r4, #0]
 800c81c:	05db      	lsls	r3, r3, #23
 800c81e:	d50d      	bpl.n	800c83c <_scanf_i+0x180>
 800c820:	42bd      	cmp	r5, r7
 800c822:	d909      	bls.n	800c838 <_scanf_i+0x17c>
 800c824:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c828:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c82c:	4632      	mov	r2, r6
 800c82e:	4650      	mov	r0, sl
 800c830:	4798      	blx	r3
 800c832:	f105 39ff 	add.w	r9, r5, #4294967295
 800c836:	464d      	mov	r5, r9
 800c838:	42bd      	cmp	r5, r7
 800c83a:	d02d      	beq.n	800c898 <_scanf_i+0x1dc>
 800c83c:	6822      	ldr	r2, [r4, #0]
 800c83e:	f012 0210 	ands.w	r2, r2, #16
 800c842:	d113      	bne.n	800c86c <_scanf_i+0x1b0>
 800c844:	702a      	strb	r2, [r5, #0]
 800c846:	6863      	ldr	r3, [r4, #4]
 800c848:	9e01      	ldr	r6, [sp, #4]
 800c84a:	4639      	mov	r1, r7
 800c84c:	4650      	mov	r0, sl
 800c84e:	47b0      	blx	r6
 800c850:	6821      	ldr	r1, [r4, #0]
 800c852:	f8d8 3000 	ldr.w	r3, [r8]
 800c856:	f011 0f20 	tst.w	r1, #32
 800c85a:	d013      	beq.n	800c884 <_scanf_i+0x1c8>
 800c85c:	1d1a      	adds	r2, r3, #4
 800c85e:	f8c8 2000 	str.w	r2, [r8]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	6018      	str	r0, [r3, #0]
 800c866:	68e3      	ldr	r3, [r4, #12]
 800c868:	3301      	adds	r3, #1
 800c86a:	60e3      	str	r3, [r4, #12]
 800c86c:	1bed      	subs	r5, r5, r7
 800c86e:	44ab      	add	fp, r5
 800c870:	6925      	ldr	r5, [r4, #16]
 800c872:	445d      	add	r5, fp
 800c874:	6125      	str	r5, [r4, #16]
 800c876:	2000      	movs	r0, #0
 800c878:	b007      	add	sp, #28
 800c87a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c87e:	f04f 0b00 	mov.w	fp, #0
 800c882:	e7ca      	b.n	800c81a <_scanf_i+0x15e>
 800c884:	1d1a      	adds	r2, r3, #4
 800c886:	f8c8 2000 	str.w	r2, [r8]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	f011 0f01 	tst.w	r1, #1
 800c890:	bf14      	ite	ne
 800c892:	8018      	strhne	r0, [r3, #0]
 800c894:	6018      	streq	r0, [r3, #0]
 800c896:	e7e6      	b.n	800c866 <_scanf_i+0x1aa>
 800c898:	2001      	movs	r0, #1
 800c89a:	e7ed      	b.n	800c878 <_scanf_i+0x1bc>
 800c89c:	0800d4c8 	.word	0x0800d4c8
 800c8a0:	0800cb4d 	.word	0x0800cb4d
 800c8a4:	0800ca65 	.word	0x0800ca65
 800c8a8:	0800e356 	.word	0x0800e356

0800c8ac <_read_r>:
 800c8ac:	b538      	push	{r3, r4, r5, lr}
 800c8ae:	4d07      	ldr	r5, [pc, #28]	; (800c8cc <_read_r+0x20>)
 800c8b0:	4604      	mov	r4, r0
 800c8b2:	4608      	mov	r0, r1
 800c8b4:	4611      	mov	r1, r2
 800c8b6:	2200      	movs	r2, #0
 800c8b8:	602a      	str	r2, [r5, #0]
 800c8ba:	461a      	mov	r2, r3
 800c8bc:	f7f5 fe6e 	bl	800259c <_read>
 800c8c0:	1c43      	adds	r3, r0, #1
 800c8c2:	d102      	bne.n	800c8ca <_read_r+0x1e>
 800c8c4:	682b      	ldr	r3, [r5, #0]
 800c8c6:	b103      	cbz	r3, 800c8ca <_read_r+0x1e>
 800c8c8:	6023      	str	r3, [r4, #0]
 800c8ca:	bd38      	pop	{r3, r4, r5, pc}
 800c8cc:	200051fc 	.word	0x200051fc

0800c8d0 <_sbrk_r>:
 800c8d0:	b538      	push	{r3, r4, r5, lr}
 800c8d2:	4d06      	ldr	r5, [pc, #24]	; (800c8ec <_sbrk_r+0x1c>)
 800c8d4:	2300      	movs	r3, #0
 800c8d6:	4604      	mov	r4, r0
 800c8d8:	4608      	mov	r0, r1
 800c8da:	602b      	str	r3, [r5, #0]
 800c8dc:	f7f5 fecc 	bl	8002678 <_sbrk>
 800c8e0:	1c43      	adds	r3, r0, #1
 800c8e2:	d102      	bne.n	800c8ea <_sbrk_r+0x1a>
 800c8e4:	682b      	ldr	r3, [r5, #0]
 800c8e6:	b103      	cbz	r3, 800c8ea <_sbrk_r+0x1a>
 800c8e8:	6023      	str	r3, [r4, #0]
 800c8ea:	bd38      	pop	{r3, r4, r5, pc}
 800c8ec:	200051fc 	.word	0x200051fc

0800c8f0 <__sccl>:
 800c8f0:	b570      	push	{r4, r5, r6, lr}
 800c8f2:	780b      	ldrb	r3, [r1, #0]
 800c8f4:	4604      	mov	r4, r0
 800c8f6:	2b5e      	cmp	r3, #94	; 0x5e
 800c8f8:	bf0b      	itete	eq
 800c8fa:	784b      	ldrbeq	r3, [r1, #1]
 800c8fc:	1c48      	addne	r0, r1, #1
 800c8fe:	1c88      	addeq	r0, r1, #2
 800c900:	2200      	movne	r2, #0
 800c902:	bf08      	it	eq
 800c904:	2201      	moveq	r2, #1
 800c906:	1e61      	subs	r1, r4, #1
 800c908:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800c90c:	f801 2f01 	strb.w	r2, [r1, #1]!
 800c910:	42a9      	cmp	r1, r5
 800c912:	d1fb      	bne.n	800c90c <__sccl+0x1c>
 800c914:	b90b      	cbnz	r3, 800c91a <__sccl+0x2a>
 800c916:	3801      	subs	r0, #1
 800c918:	bd70      	pop	{r4, r5, r6, pc}
 800c91a:	f082 0201 	eor.w	r2, r2, #1
 800c91e:	54e2      	strb	r2, [r4, r3]
 800c920:	4605      	mov	r5, r0
 800c922:	4628      	mov	r0, r5
 800c924:	f810 1b01 	ldrb.w	r1, [r0], #1
 800c928:	292d      	cmp	r1, #45	; 0x2d
 800c92a:	d006      	beq.n	800c93a <__sccl+0x4a>
 800c92c:	295d      	cmp	r1, #93	; 0x5d
 800c92e:	d0f3      	beq.n	800c918 <__sccl+0x28>
 800c930:	b909      	cbnz	r1, 800c936 <__sccl+0x46>
 800c932:	4628      	mov	r0, r5
 800c934:	e7f0      	b.n	800c918 <__sccl+0x28>
 800c936:	460b      	mov	r3, r1
 800c938:	e7f1      	b.n	800c91e <__sccl+0x2e>
 800c93a:	786e      	ldrb	r6, [r5, #1]
 800c93c:	2e5d      	cmp	r6, #93	; 0x5d
 800c93e:	d0fa      	beq.n	800c936 <__sccl+0x46>
 800c940:	42b3      	cmp	r3, r6
 800c942:	dcf8      	bgt.n	800c936 <__sccl+0x46>
 800c944:	3502      	adds	r5, #2
 800c946:	4619      	mov	r1, r3
 800c948:	3101      	adds	r1, #1
 800c94a:	428e      	cmp	r6, r1
 800c94c:	5462      	strb	r2, [r4, r1]
 800c94e:	dcfb      	bgt.n	800c948 <__sccl+0x58>
 800c950:	1af1      	subs	r1, r6, r3
 800c952:	3901      	subs	r1, #1
 800c954:	1c58      	adds	r0, r3, #1
 800c956:	42b3      	cmp	r3, r6
 800c958:	bfa8      	it	ge
 800c95a:	2100      	movge	r1, #0
 800c95c:	1843      	adds	r3, r0, r1
 800c95e:	e7e0      	b.n	800c922 <__sccl+0x32>

0800c960 <_strtol_l.constprop.0>:
 800c960:	2b01      	cmp	r3, #1
 800c962:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c966:	d001      	beq.n	800c96c <_strtol_l.constprop.0+0xc>
 800c968:	2b24      	cmp	r3, #36	; 0x24
 800c96a:	d906      	bls.n	800c97a <_strtol_l.constprop.0+0x1a>
 800c96c:	f7fd f8b6 	bl	8009adc <__errno>
 800c970:	2316      	movs	r3, #22
 800c972:	6003      	str	r3, [r0, #0]
 800c974:	2000      	movs	r0, #0
 800c976:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c97a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800ca60 <_strtol_l.constprop.0+0x100>
 800c97e:	460d      	mov	r5, r1
 800c980:	462e      	mov	r6, r5
 800c982:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c986:	f814 700c 	ldrb.w	r7, [r4, ip]
 800c98a:	f017 0708 	ands.w	r7, r7, #8
 800c98e:	d1f7      	bne.n	800c980 <_strtol_l.constprop.0+0x20>
 800c990:	2c2d      	cmp	r4, #45	; 0x2d
 800c992:	d132      	bne.n	800c9fa <_strtol_l.constprop.0+0x9a>
 800c994:	782c      	ldrb	r4, [r5, #0]
 800c996:	2701      	movs	r7, #1
 800c998:	1cb5      	adds	r5, r6, #2
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d05b      	beq.n	800ca56 <_strtol_l.constprop.0+0xf6>
 800c99e:	2b10      	cmp	r3, #16
 800c9a0:	d109      	bne.n	800c9b6 <_strtol_l.constprop.0+0x56>
 800c9a2:	2c30      	cmp	r4, #48	; 0x30
 800c9a4:	d107      	bne.n	800c9b6 <_strtol_l.constprop.0+0x56>
 800c9a6:	782c      	ldrb	r4, [r5, #0]
 800c9a8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800c9ac:	2c58      	cmp	r4, #88	; 0x58
 800c9ae:	d14d      	bne.n	800ca4c <_strtol_l.constprop.0+0xec>
 800c9b0:	786c      	ldrb	r4, [r5, #1]
 800c9b2:	2310      	movs	r3, #16
 800c9b4:	3502      	adds	r5, #2
 800c9b6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800c9ba:	f108 38ff 	add.w	r8, r8, #4294967295
 800c9be:	f04f 0c00 	mov.w	ip, #0
 800c9c2:	fbb8 f9f3 	udiv	r9, r8, r3
 800c9c6:	4666      	mov	r6, ip
 800c9c8:	fb03 8a19 	mls	sl, r3, r9, r8
 800c9cc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800c9d0:	f1be 0f09 	cmp.w	lr, #9
 800c9d4:	d816      	bhi.n	800ca04 <_strtol_l.constprop.0+0xa4>
 800c9d6:	4674      	mov	r4, lr
 800c9d8:	42a3      	cmp	r3, r4
 800c9da:	dd24      	ble.n	800ca26 <_strtol_l.constprop.0+0xc6>
 800c9dc:	f1bc 0f00 	cmp.w	ip, #0
 800c9e0:	db1e      	blt.n	800ca20 <_strtol_l.constprop.0+0xc0>
 800c9e2:	45b1      	cmp	r9, r6
 800c9e4:	d31c      	bcc.n	800ca20 <_strtol_l.constprop.0+0xc0>
 800c9e6:	d101      	bne.n	800c9ec <_strtol_l.constprop.0+0x8c>
 800c9e8:	45a2      	cmp	sl, r4
 800c9ea:	db19      	blt.n	800ca20 <_strtol_l.constprop.0+0xc0>
 800c9ec:	fb06 4603 	mla	r6, r6, r3, r4
 800c9f0:	f04f 0c01 	mov.w	ip, #1
 800c9f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c9f8:	e7e8      	b.n	800c9cc <_strtol_l.constprop.0+0x6c>
 800c9fa:	2c2b      	cmp	r4, #43	; 0x2b
 800c9fc:	bf04      	itt	eq
 800c9fe:	782c      	ldrbeq	r4, [r5, #0]
 800ca00:	1cb5      	addeq	r5, r6, #2
 800ca02:	e7ca      	b.n	800c99a <_strtol_l.constprop.0+0x3a>
 800ca04:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800ca08:	f1be 0f19 	cmp.w	lr, #25
 800ca0c:	d801      	bhi.n	800ca12 <_strtol_l.constprop.0+0xb2>
 800ca0e:	3c37      	subs	r4, #55	; 0x37
 800ca10:	e7e2      	b.n	800c9d8 <_strtol_l.constprop.0+0x78>
 800ca12:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800ca16:	f1be 0f19 	cmp.w	lr, #25
 800ca1a:	d804      	bhi.n	800ca26 <_strtol_l.constprop.0+0xc6>
 800ca1c:	3c57      	subs	r4, #87	; 0x57
 800ca1e:	e7db      	b.n	800c9d8 <_strtol_l.constprop.0+0x78>
 800ca20:	f04f 3cff 	mov.w	ip, #4294967295
 800ca24:	e7e6      	b.n	800c9f4 <_strtol_l.constprop.0+0x94>
 800ca26:	f1bc 0f00 	cmp.w	ip, #0
 800ca2a:	da05      	bge.n	800ca38 <_strtol_l.constprop.0+0xd8>
 800ca2c:	2322      	movs	r3, #34	; 0x22
 800ca2e:	6003      	str	r3, [r0, #0]
 800ca30:	4646      	mov	r6, r8
 800ca32:	b942      	cbnz	r2, 800ca46 <_strtol_l.constprop.0+0xe6>
 800ca34:	4630      	mov	r0, r6
 800ca36:	e79e      	b.n	800c976 <_strtol_l.constprop.0+0x16>
 800ca38:	b107      	cbz	r7, 800ca3c <_strtol_l.constprop.0+0xdc>
 800ca3a:	4276      	negs	r6, r6
 800ca3c:	2a00      	cmp	r2, #0
 800ca3e:	d0f9      	beq.n	800ca34 <_strtol_l.constprop.0+0xd4>
 800ca40:	f1bc 0f00 	cmp.w	ip, #0
 800ca44:	d000      	beq.n	800ca48 <_strtol_l.constprop.0+0xe8>
 800ca46:	1e69      	subs	r1, r5, #1
 800ca48:	6011      	str	r1, [r2, #0]
 800ca4a:	e7f3      	b.n	800ca34 <_strtol_l.constprop.0+0xd4>
 800ca4c:	2430      	movs	r4, #48	; 0x30
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d1b1      	bne.n	800c9b6 <_strtol_l.constprop.0+0x56>
 800ca52:	2308      	movs	r3, #8
 800ca54:	e7af      	b.n	800c9b6 <_strtol_l.constprop.0+0x56>
 800ca56:	2c30      	cmp	r4, #48	; 0x30
 800ca58:	d0a5      	beq.n	800c9a6 <_strtol_l.constprop.0+0x46>
 800ca5a:	230a      	movs	r3, #10
 800ca5c:	e7ab      	b.n	800c9b6 <_strtol_l.constprop.0+0x56>
 800ca5e:	bf00      	nop
 800ca60:	0800e359 	.word	0x0800e359

0800ca64 <_strtol_r>:
 800ca64:	f7ff bf7c 	b.w	800c960 <_strtol_l.constprop.0>

0800ca68 <_strtoul_l.constprop.0>:
 800ca68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ca6c:	4f36      	ldr	r7, [pc, #216]	; (800cb48 <_strtoul_l.constprop.0+0xe0>)
 800ca6e:	4686      	mov	lr, r0
 800ca70:	460d      	mov	r5, r1
 800ca72:	4628      	mov	r0, r5
 800ca74:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ca78:	5de6      	ldrb	r6, [r4, r7]
 800ca7a:	f016 0608 	ands.w	r6, r6, #8
 800ca7e:	d1f8      	bne.n	800ca72 <_strtoul_l.constprop.0+0xa>
 800ca80:	2c2d      	cmp	r4, #45	; 0x2d
 800ca82:	d12f      	bne.n	800cae4 <_strtoul_l.constprop.0+0x7c>
 800ca84:	782c      	ldrb	r4, [r5, #0]
 800ca86:	2601      	movs	r6, #1
 800ca88:	1c85      	adds	r5, r0, #2
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d057      	beq.n	800cb3e <_strtoul_l.constprop.0+0xd6>
 800ca8e:	2b10      	cmp	r3, #16
 800ca90:	d109      	bne.n	800caa6 <_strtoul_l.constprop.0+0x3e>
 800ca92:	2c30      	cmp	r4, #48	; 0x30
 800ca94:	d107      	bne.n	800caa6 <_strtoul_l.constprop.0+0x3e>
 800ca96:	7828      	ldrb	r0, [r5, #0]
 800ca98:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800ca9c:	2858      	cmp	r0, #88	; 0x58
 800ca9e:	d149      	bne.n	800cb34 <_strtoul_l.constprop.0+0xcc>
 800caa0:	786c      	ldrb	r4, [r5, #1]
 800caa2:	2310      	movs	r3, #16
 800caa4:	3502      	adds	r5, #2
 800caa6:	f04f 38ff 	mov.w	r8, #4294967295
 800caaa:	2700      	movs	r7, #0
 800caac:	fbb8 f8f3 	udiv	r8, r8, r3
 800cab0:	fb03 f908 	mul.w	r9, r3, r8
 800cab4:	ea6f 0909 	mvn.w	r9, r9
 800cab8:	4638      	mov	r0, r7
 800caba:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800cabe:	f1bc 0f09 	cmp.w	ip, #9
 800cac2:	d814      	bhi.n	800caee <_strtoul_l.constprop.0+0x86>
 800cac4:	4664      	mov	r4, ip
 800cac6:	42a3      	cmp	r3, r4
 800cac8:	dd22      	ble.n	800cb10 <_strtoul_l.constprop.0+0xa8>
 800caca:	2f00      	cmp	r7, #0
 800cacc:	db1d      	blt.n	800cb0a <_strtoul_l.constprop.0+0xa2>
 800cace:	4580      	cmp	r8, r0
 800cad0:	d31b      	bcc.n	800cb0a <_strtoul_l.constprop.0+0xa2>
 800cad2:	d101      	bne.n	800cad8 <_strtoul_l.constprop.0+0x70>
 800cad4:	45a1      	cmp	r9, r4
 800cad6:	db18      	blt.n	800cb0a <_strtoul_l.constprop.0+0xa2>
 800cad8:	fb00 4003 	mla	r0, r0, r3, r4
 800cadc:	2701      	movs	r7, #1
 800cade:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cae2:	e7ea      	b.n	800caba <_strtoul_l.constprop.0+0x52>
 800cae4:	2c2b      	cmp	r4, #43	; 0x2b
 800cae6:	bf04      	itt	eq
 800cae8:	782c      	ldrbeq	r4, [r5, #0]
 800caea:	1c85      	addeq	r5, r0, #2
 800caec:	e7cd      	b.n	800ca8a <_strtoul_l.constprop.0+0x22>
 800caee:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800caf2:	f1bc 0f19 	cmp.w	ip, #25
 800caf6:	d801      	bhi.n	800cafc <_strtoul_l.constprop.0+0x94>
 800caf8:	3c37      	subs	r4, #55	; 0x37
 800cafa:	e7e4      	b.n	800cac6 <_strtoul_l.constprop.0+0x5e>
 800cafc:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800cb00:	f1bc 0f19 	cmp.w	ip, #25
 800cb04:	d804      	bhi.n	800cb10 <_strtoul_l.constprop.0+0xa8>
 800cb06:	3c57      	subs	r4, #87	; 0x57
 800cb08:	e7dd      	b.n	800cac6 <_strtoul_l.constprop.0+0x5e>
 800cb0a:	f04f 37ff 	mov.w	r7, #4294967295
 800cb0e:	e7e6      	b.n	800cade <_strtoul_l.constprop.0+0x76>
 800cb10:	2f00      	cmp	r7, #0
 800cb12:	da07      	bge.n	800cb24 <_strtoul_l.constprop.0+0xbc>
 800cb14:	2322      	movs	r3, #34	; 0x22
 800cb16:	f8ce 3000 	str.w	r3, [lr]
 800cb1a:	f04f 30ff 	mov.w	r0, #4294967295
 800cb1e:	b932      	cbnz	r2, 800cb2e <_strtoul_l.constprop.0+0xc6>
 800cb20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cb24:	b106      	cbz	r6, 800cb28 <_strtoul_l.constprop.0+0xc0>
 800cb26:	4240      	negs	r0, r0
 800cb28:	2a00      	cmp	r2, #0
 800cb2a:	d0f9      	beq.n	800cb20 <_strtoul_l.constprop.0+0xb8>
 800cb2c:	b107      	cbz	r7, 800cb30 <_strtoul_l.constprop.0+0xc8>
 800cb2e:	1e69      	subs	r1, r5, #1
 800cb30:	6011      	str	r1, [r2, #0]
 800cb32:	e7f5      	b.n	800cb20 <_strtoul_l.constprop.0+0xb8>
 800cb34:	2430      	movs	r4, #48	; 0x30
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d1b5      	bne.n	800caa6 <_strtoul_l.constprop.0+0x3e>
 800cb3a:	2308      	movs	r3, #8
 800cb3c:	e7b3      	b.n	800caa6 <_strtoul_l.constprop.0+0x3e>
 800cb3e:	2c30      	cmp	r4, #48	; 0x30
 800cb40:	d0a9      	beq.n	800ca96 <_strtoul_l.constprop.0+0x2e>
 800cb42:	230a      	movs	r3, #10
 800cb44:	e7af      	b.n	800caa6 <_strtoul_l.constprop.0+0x3e>
 800cb46:	bf00      	nop
 800cb48:	0800e359 	.word	0x0800e359

0800cb4c <_strtoul_r>:
 800cb4c:	f7ff bf8c 	b.w	800ca68 <_strtoul_l.constprop.0>

0800cb50 <__submore>:
 800cb50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb54:	460c      	mov	r4, r1
 800cb56:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800cb58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cb5c:	4299      	cmp	r1, r3
 800cb5e:	d11d      	bne.n	800cb9c <__submore+0x4c>
 800cb60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800cb64:	f7ff f854 	bl	800bc10 <_malloc_r>
 800cb68:	b918      	cbnz	r0, 800cb72 <__submore+0x22>
 800cb6a:	f04f 30ff 	mov.w	r0, #4294967295
 800cb6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cb76:	63a3      	str	r3, [r4, #56]	; 0x38
 800cb78:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800cb7c:	6360      	str	r0, [r4, #52]	; 0x34
 800cb7e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800cb82:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800cb86:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800cb8a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800cb8e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800cb92:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800cb96:	6020      	str	r0, [r4, #0]
 800cb98:	2000      	movs	r0, #0
 800cb9a:	e7e8      	b.n	800cb6e <__submore+0x1e>
 800cb9c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800cb9e:	0077      	lsls	r7, r6, #1
 800cba0:	463a      	mov	r2, r7
 800cba2:	f000 fb2f 	bl	800d204 <_realloc_r>
 800cba6:	4605      	mov	r5, r0
 800cba8:	2800      	cmp	r0, #0
 800cbaa:	d0de      	beq.n	800cb6a <__submore+0x1a>
 800cbac:	eb00 0806 	add.w	r8, r0, r6
 800cbb0:	4601      	mov	r1, r0
 800cbb2:	4632      	mov	r2, r6
 800cbb4:	4640      	mov	r0, r8
 800cbb6:	f7fc ffbb 	bl	8009b30 <memcpy>
 800cbba:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800cbbe:	f8c4 8000 	str.w	r8, [r4]
 800cbc2:	e7e9      	b.n	800cb98 <__submore+0x48>

0800cbc4 <__swbuf_r>:
 800cbc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbc6:	460e      	mov	r6, r1
 800cbc8:	4614      	mov	r4, r2
 800cbca:	4605      	mov	r5, r0
 800cbcc:	b118      	cbz	r0, 800cbd6 <__swbuf_r+0x12>
 800cbce:	6983      	ldr	r3, [r0, #24]
 800cbd0:	b90b      	cbnz	r3, 800cbd6 <__swbuf_r+0x12>
 800cbd2:	f000 f9d9 	bl	800cf88 <__sinit>
 800cbd6:	4b21      	ldr	r3, [pc, #132]	; (800cc5c <__swbuf_r+0x98>)
 800cbd8:	429c      	cmp	r4, r3
 800cbda:	d12b      	bne.n	800cc34 <__swbuf_r+0x70>
 800cbdc:	686c      	ldr	r4, [r5, #4]
 800cbde:	69a3      	ldr	r3, [r4, #24]
 800cbe0:	60a3      	str	r3, [r4, #8]
 800cbe2:	89a3      	ldrh	r3, [r4, #12]
 800cbe4:	071a      	lsls	r2, r3, #28
 800cbe6:	d52f      	bpl.n	800cc48 <__swbuf_r+0x84>
 800cbe8:	6923      	ldr	r3, [r4, #16]
 800cbea:	b36b      	cbz	r3, 800cc48 <__swbuf_r+0x84>
 800cbec:	6923      	ldr	r3, [r4, #16]
 800cbee:	6820      	ldr	r0, [r4, #0]
 800cbf0:	1ac0      	subs	r0, r0, r3
 800cbf2:	6963      	ldr	r3, [r4, #20]
 800cbf4:	b2f6      	uxtb	r6, r6
 800cbf6:	4283      	cmp	r3, r0
 800cbf8:	4637      	mov	r7, r6
 800cbfa:	dc04      	bgt.n	800cc06 <__swbuf_r+0x42>
 800cbfc:	4621      	mov	r1, r4
 800cbfe:	4628      	mov	r0, r5
 800cc00:	f000 f92e 	bl	800ce60 <_fflush_r>
 800cc04:	bb30      	cbnz	r0, 800cc54 <__swbuf_r+0x90>
 800cc06:	68a3      	ldr	r3, [r4, #8]
 800cc08:	3b01      	subs	r3, #1
 800cc0a:	60a3      	str	r3, [r4, #8]
 800cc0c:	6823      	ldr	r3, [r4, #0]
 800cc0e:	1c5a      	adds	r2, r3, #1
 800cc10:	6022      	str	r2, [r4, #0]
 800cc12:	701e      	strb	r6, [r3, #0]
 800cc14:	6963      	ldr	r3, [r4, #20]
 800cc16:	3001      	adds	r0, #1
 800cc18:	4283      	cmp	r3, r0
 800cc1a:	d004      	beq.n	800cc26 <__swbuf_r+0x62>
 800cc1c:	89a3      	ldrh	r3, [r4, #12]
 800cc1e:	07db      	lsls	r3, r3, #31
 800cc20:	d506      	bpl.n	800cc30 <__swbuf_r+0x6c>
 800cc22:	2e0a      	cmp	r6, #10
 800cc24:	d104      	bne.n	800cc30 <__swbuf_r+0x6c>
 800cc26:	4621      	mov	r1, r4
 800cc28:	4628      	mov	r0, r5
 800cc2a:	f000 f919 	bl	800ce60 <_fflush_r>
 800cc2e:	b988      	cbnz	r0, 800cc54 <__swbuf_r+0x90>
 800cc30:	4638      	mov	r0, r7
 800cc32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc34:	4b0a      	ldr	r3, [pc, #40]	; (800cc60 <__swbuf_r+0x9c>)
 800cc36:	429c      	cmp	r4, r3
 800cc38:	d101      	bne.n	800cc3e <__swbuf_r+0x7a>
 800cc3a:	68ac      	ldr	r4, [r5, #8]
 800cc3c:	e7cf      	b.n	800cbde <__swbuf_r+0x1a>
 800cc3e:	4b09      	ldr	r3, [pc, #36]	; (800cc64 <__swbuf_r+0xa0>)
 800cc40:	429c      	cmp	r4, r3
 800cc42:	bf08      	it	eq
 800cc44:	68ec      	ldreq	r4, [r5, #12]
 800cc46:	e7ca      	b.n	800cbde <__swbuf_r+0x1a>
 800cc48:	4621      	mov	r1, r4
 800cc4a:	4628      	mov	r0, r5
 800cc4c:	f000 f80c 	bl	800cc68 <__swsetup_r>
 800cc50:	2800      	cmp	r0, #0
 800cc52:	d0cb      	beq.n	800cbec <__swbuf_r+0x28>
 800cc54:	f04f 37ff 	mov.w	r7, #4294967295
 800cc58:	e7ea      	b.n	800cc30 <__swbuf_r+0x6c>
 800cc5a:	bf00      	nop
 800cc5c:	0800e47c 	.word	0x0800e47c
 800cc60:	0800e49c 	.word	0x0800e49c
 800cc64:	0800e45c 	.word	0x0800e45c

0800cc68 <__swsetup_r>:
 800cc68:	4b32      	ldr	r3, [pc, #200]	; (800cd34 <__swsetup_r+0xcc>)
 800cc6a:	b570      	push	{r4, r5, r6, lr}
 800cc6c:	681d      	ldr	r5, [r3, #0]
 800cc6e:	4606      	mov	r6, r0
 800cc70:	460c      	mov	r4, r1
 800cc72:	b125      	cbz	r5, 800cc7e <__swsetup_r+0x16>
 800cc74:	69ab      	ldr	r3, [r5, #24]
 800cc76:	b913      	cbnz	r3, 800cc7e <__swsetup_r+0x16>
 800cc78:	4628      	mov	r0, r5
 800cc7a:	f000 f985 	bl	800cf88 <__sinit>
 800cc7e:	4b2e      	ldr	r3, [pc, #184]	; (800cd38 <__swsetup_r+0xd0>)
 800cc80:	429c      	cmp	r4, r3
 800cc82:	d10f      	bne.n	800cca4 <__swsetup_r+0x3c>
 800cc84:	686c      	ldr	r4, [r5, #4]
 800cc86:	89a3      	ldrh	r3, [r4, #12]
 800cc88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cc8c:	0719      	lsls	r1, r3, #28
 800cc8e:	d42c      	bmi.n	800ccea <__swsetup_r+0x82>
 800cc90:	06dd      	lsls	r5, r3, #27
 800cc92:	d411      	bmi.n	800ccb8 <__swsetup_r+0x50>
 800cc94:	2309      	movs	r3, #9
 800cc96:	6033      	str	r3, [r6, #0]
 800cc98:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800cc9c:	81a3      	strh	r3, [r4, #12]
 800cc9e:	f04f 30ff 	mov.w	r0, #4294967295
 800cca2:	e03e      	b.n	800cd22 <__swsetup_r+0xba>
 800cca4:	4b25      	ldr	r3, [pc, #148]	; (800cd3c <__swsetup_r+0xd4>)
 800cca6:	429c      	cmp	r4, r3
 800cca8:	d101      	bne.n	800ccae <__swsetup_r+0x46>
 800ccaa:	68ac      	ldr	r4, [r5, #8]
 800ccac:	e7eb      	b.n	800cc86 <__swsetup_r+0x1e>
 800ccae:	4b24      	ldr	r3, [pc, #144]	; (800cd40 <__swsetup_r+0xd8>)
 800ccb0:	429c      	cmp	r4, r3
 800ccb2:	bf08      	it	eq
 800ccb4:	68ec      	ldreq	r4, [r5, #12]
 800ccb6:	e7e6      	b.n	800cc86 <__swsetup_r+0x1e>
 800ccb8:	0758      	lsls	r0, r3, #29
 800ccba:	d512      	bpl.n	800cce2 <__swsetup_r+0x7a>
 800ccbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ccbe:	b141      	cbz	r1, 800ccd2 <__swsetup_r+0x6a>
 800ccc0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ccc4:	4299      	cmp	r1, r3
 800ccc6:	d002      	beq.n	800ccce <__swsetup_r+0x66>
 800ccc8:	4630      	mov	r0, r6
 800ccca:	f7fe ff35 	bl	800bb38 <_free_r>
 800ccce:	2300      	movs	r3, #0
 800ccd0:	6363      	str	r3, [r4, #52]	; 0x34
 800ccd2:	89a3      	ldrh	r3, [r4, #12]
 800ccd4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ccd8:	81a3      	strh	r3, [r4, #12]
 800ccda:	2300      	movs	r3, #0
 800ccdc:	6063      	str	r3, [r4, #4]
 800ccde:	6923      	ldr	r3, [r4, #16]
 800cce0:	6023      	str	r3, [r4, #0]
 800cce2:	89a3      	ldrh	r3, [r4, #12]
 800cce4:	f043 0308 	orr.w	r3, r3, #8
 800cce8:	81a3      	strh	r3, [r4, #12]
 800ccea:	6923      	ldr	r3, [r4, #16]
 800ccec:	b94b      	cbnz	r3, 800cd02 <__swsetup_r+0x9a>
 800ccee:	89a3      	ldrh	r3, [r4, #12]
 800ccf0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ccf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ccf8:	d003      	beq.n	800cd02 <__swsetup_r+0x9a>
 800ccfa:	4621      	mov	r1, r4
 800ccfc:	4630      	mov	r0, r6
 800ccfe:	f000 fa09 	bl	800d114 <__smakebuf_r>
 800cd02:	89a0      	ldrh	r0, [r4, #12]
 800cd04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cd08:	f010 0301 	ands.w	r3, r0, #1
 800cd0c:	d00a      	beq.n	800cd24 <__swsetup_r+0xbc>
 800cd0e:	2300      	movs	r3, #0
 800cd10:	60a3      	str	r3, [r4, #8]
 800cd12:	6963      	ldr	r3, [r4, #20]
 800cd14:	425b      	negs	r3, r3
 800cd16:	61a3      	str	r3, [r4, #24]
 800cd18:	6923      	ldr	r3, [r4, #16]
 800cd1a:	b943      	cbnz	r3, 800cd2e <__swsetup_r+0xc6>
 800cd1c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cd20:	d1ba      	bne.n	800cc98 <__swsetup_r+0x30>
 800cd22:	bd70      	pop	{r4, r5, r6, pc}
 800cd24:	0781      	lsls	r1, r0, #30
 800cd26:	bf58      	it	pl
 800cd28:	6963      	ldrpl	r3, [r4, #20]
 800cd2a:	60a3      	str	r3, [r4, #8]
 800cd2c:	e7f4      	b.n	800cd18 <__swsetup_r+0xb0>
 800cd2e:	2000      	movs	r0, #0
 800cd30:	e7f7      	b.n	800cd22 <__swsetup_r+0xba>
 800cd32:	bf00      	nop
 800cd34:	20000020 	.word	0x20000020
 800cd38:	0800e47c 	.word	0x0800e47c
 800cd3c:	0800e49c 	.word	0x0800e49c
 800cd40:	0800e45c 	.word	0x0800e45c

0800cd44 <abort>:
 800cd44:	b508      	push	{r3, lr}
 800cd46:	2006      	movs	r0, #6
 800cd48:	f000 fab4 	bl	800d2b4 <raise>
 800cd4c:	2001      	movs	r0, #1
 800cd4e:	f7f5 fc1b 	bl	8002588 <_exit>
	...

0800cd54 <__sflush_r>:
 800cd54:	898a      	ldrh	r2, [r1, #12]
 800cd56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd5a:	4605      	mov	r5, r0
 800cd5c:	0710      	lsls	r0, r2, #28
 800cd5e:	460c      	mov	r4, r1
 800cd60:	d458      	bmi.n	800ce14 <__sflush_r+0xc0>
 800cd62:	684b      	ldr	r3, [r1, #4]
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	dc05      	bgt.n	800cd74 <__sflush_r+0x20>
 800cd68:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	dc02      	bgt.n	800cd74 <__sflush_r+0x20>
 800cd6e:	2000      	movs	r0, #0
 800cd70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd74:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cd76:	2e00      	cmp	r6, #0
 800cd78:	d0f9      	beq.n	800cd6e <__sflush_r+0x1a>
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cd80:	682f      	ldr	r7, [r5, #0]
 800cd82:	602b      	str	r3, [r5, #0]
 800cd84:	d032      	beq.n	800cdec <__sflush_r+0x98>
 800cd86:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cd88:	89a3      	ldrh	r3, [r4, #12]
 800cd8a:	075a      	lsls	r2, r3, #29
 800cd8c:	d505      	bpl.n	800cd9a <__sflush_r+0x46>
 800cd8e:	6863      	ldr	r3, [r4, #4]
 800cd90:	1ac0      	subs	r0, r0, r3
 800cd92:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cd94:	b10b      	cbz	r3, 800cd9a <__sflush_r+0x46>
 800cd96:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cd98:	1ac0      	subs	r0, r0, r3
 800cd9a:	2300      	movs	r3, #0
 800cd9c:	4602      	mov	r2, r0
 800cd9e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cda0:	6a21      	ldr	r1, [r4, #32]
 800cda2:	4628      	mov	r0, r5
 800cda4:	47b0      	blx	r6
 800cda6:	1c43      	adds	r3, r0, #1
 800cda8:	89a3      	ldrh	r3, [r4, #12]
 800cdaa:	d106      	bne.n	800cdba <__sflush_r+0x66>
 800cdac:	6829      	ldr	r1, [r5, #0]
 800cdae:	291d      	cmp	r1, #29
 800cdb0:	d82c      	bhi.n	800ce0c <__sflush_r+0xb8>
 800cdb2:	4a2a      	ldr	r2, [pc, #168]	; (800ce5c <__sflush_r+0x108>)
 800cdb4:	40ca      	lsrs	r2, r1
 800cdb6:	07d6      	lsls	r6, r2, #31
 800cdb8:	d528      	bpl.n	800ce0c <__sflush_r+0xb8>
 800cdba:	2200      	movs	r2, #0
 800cdbc:	6062      	str	r2, [r4, #4]
 800cdbe:	04d9      	lsls	r1, r3, #19
 800cdc0:	6922      	ldr	r2, [r4, #16]
 800cdc2:	6022      	str	r2, [r4, #0]
 800cdc4:	d504      	bpl.n	800cdd0 <__sflush_r+0x7c>
 800cdc6:	1c42      	adds	r2, r0, #1
 800cdc8:	d101      	bne.n	800cdce <__sflush_r+0x7a>
 800cdca:	682b      	ldr	r3, [r5, #0]
 800cdcc:	b903      	cbnz	r3, 800cdd0 <__sflush_r+0x7c>
 800cdce:	6560      	str	r0, [r4, #84]	; 0x54
 800cdd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cdd2:	602f      	str	r7, [r5, #0]
 800cdd4:	2900      	cmp	r1, #0
 800cdd6:	d0ca      	beq.n	800cd6e <__sflush_r+0x1a>
 800cdd8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cddc:	4299      	cmp	r1, r3
 800cdde:	d002      	beq.n	800cde6 <__sflush_r+0x92>
 800cde0:	4628      	mov	r0, r5
 800cde2:	f7fe fea9 	bl	800bb38 <_free_r>
 800cde6:	2000      	movs	r0, #0
 800cde8:	6360      	str	r0, [r4, #52]	; 0x34
 800cdea:	e7c1      	b.n	800cd70 <__sflush_r+0x1c>
 800cdec:	6a21      	ldr	r1, [r4, #32]
 800cdee:	2301      	movs	r3, #1
 800cdf0:	4628      	mov	r0, r5
 800cdf2:	47b0      	blx	r6
 800cdf4:	1c41      	adds	r1, r0, #1
 800cdf6:	d1c7      	bne.n	800cd88 <__sflush_r+0x34>
 800cdf8:	682b      	ldr	r3, [r5, #0]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d0c4      	beq.n	800cd88 <__sflush_r+0x34>
 800cdfe:	2b1d      	cmp	r3, #29
 800ce00:	d001      	beq.n	800ce06 <__sflush_r+0xb2>
 800ce02:	2b16      	cmp	r3, #22
 800ce04:	d101      	bne.n	800ce0a <__sflush_r+0xb6>
 800ce06:	602f      	str	r7, [r5, #0]
 800ce08:	e7b1      	b.n	800cd6e <__sflush_r+0x1a>
 800ce0a:	89a3      	ldrh	r3, [r4, #12]
 800ce0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce10:	81a3      	strh	r3, [r4, #12]
 800ce12:	e7ad      	b.n	800cd70 <__sflush_r+0x1c>
 800ce14:	690f      	ldr	r7, [r1, #16]
 800ce16:	2f00      	cmp	r7, #0
 800ce18:	d0a9      	beq.n	800cd6e <__sflush_r+0x1a>
 800ce1a:	0793      	lsls	r3, r2, #30
 800ce1c:	680e      	ldr	r6, [r1, #0]
 800ce1e:	bf08      	it	eq
 800ce20:	694b      	ldreq	r3, [r1, #20]
 800ce22:	600f      	str	r7, [r1, #0]
 800ce24:	bf18      	it	ne
 800ce26:	2300      	movne	r3, #0
 800ce28:	eba6 0807 	sub.w	r8, r6, r7
 800ce2c:	608b      	str	r3, [r1, #8]
 800ce2e:	f1b8 0f00 	cmp.w	r8, #0
 800ce32:	dd9c      	ble.n	800cd6e <__sflush_r+0x1a>
 800ce34:	6a21      	ldr	r1, [r4, #32]
 800ce36:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ce38:	4643      	mov	r3, r8
 800ce3a:	463a      	mov	r2, r7
 800ce3c:	4628      	mov	r0, r5
 800ce3e:	47b0      	blx	r6
 800ce40:	2800      	cmp	r0, #0
 800ce42:	dc06      	bgt.n	800ce52 <__sflush_r+0xfe>
 800ce44:	89a3      	ldrh	r3, [r4, #12]
 800ce46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce4a:	81a3      	strh	r3, [r4, #12]
 800ce4c:	f04f 30ff 	mov.w	r0, #4294967295
 800ce50:	e78e      	b.n	800cd70 <__sflush_r+0x1c>
 800ce52:	4407      	add	r7, r0
 800ce54:	eba8 0800 	sub.w	r8, r8, r0
 800ce58:	e7e9      	b.n	800ce2e <__sflush_r+0xda>
 800ce5a:	bf00      	nop
 800ce5c:	20400001 	.word	0x20400001

0800ce60 <_fflush_r>:
 800ce60:	b538      	push	{r3, r4, r5, lr}
 800ce62:	690b      	ldr	r3, [r1, #16]
 800ce64:	4605      	mov	r5, r0
 800ce66:	460c      	mov	r4, r1
 800ce68:	b913      	cbnz	r3, 800ce70 <_fflush_r+0x10>
 800ce6a:	2500      	movs	r5, #0
 800ce6c:	4628      	mov	r0, r5
 800ce6e:	bd38      	pop	{r3, r4, r5, pc}
 800ce70:	b118      	cbz	r0, 800ce7a <_fflush_r+0x1a>
 800ce72:	6983      	ldr	r3, [r0, #24]
 800ce74:	b90b      	cbnz	r3, 800ce7a <_fflush_r+0x1a>
 800ce76:	f000 f887 	bl	800cf88 <__sinit>
 800ce7a:	4b14      	ldr	r3, [pc, #80]	; (800cecc <_fflush_r+0x6c>)
 800ce7c:	429c      	cmp	r4, r3
 800ce7e:	d11b      	bne.n	800ceb8 <_fflush_r+0x58>
 800ce80:	686c      	ldr	r4, [r5, #4]
 800ce82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d0ef      	beq.n	800ce6a <_fflush_r+0xa>
 800ce8a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ce8c:	07d0      	lsls	r0, r2, #31
 800ce8e:	d404      	bmi.n	800ce9a <_fflush_r+0x3a>
 800ce90:	0599      	lsls	r1, r3, #22
 800ce92:	d402      	bmi.n	800ce9a <_fflush_r+0x3a>
 800ce94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ce96:	f000 f915 	bl	800d0c4 <__retarget_lock_acquire_recursive>
 800ce9a:	4628      	mov	r0, r5
 800ce9c:	4621      	mov	r1, r4
 800ce9e:	f7ff ff59 	bl	800cd54 <__sflush_r>
 800cea2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cea4:	07da      	lsls	r2, r3, #31
 800cea6:	4605      	mov	r5, r0
 800cea8:	d4e0      	bmi.n	800ce6c <_fflush_r+0xc>
 800ceaa:	89a3      	ldrh	r3, [r4, #12]
 800ceac:	059b      	lsls	r3, r3, #22
 800ceae:	d4dd      	bmi.n	800ce6c <_fflush_r+0xc>
 800ceb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ceb2:	f000 f908 	bl	800d0c6 <__retarget_lock_release_recursive>
 800ceb6:	e7d9      	b.n	800ce6c <_fflush_r+0xc>
 800ceb8:	4b05      	ldr	r3, [pc, #20]	; (800ced0 <_fflush_r+0x70>)
 800ceba:	429c      	cmp	r4, r3
 800cebc:	d101      	bne.n	800cec2 <_fflush_r+0x62>
 800cebe:	68ac      	ldr	r4, [r5, #8]
 800cec0:	e7df      	b.n	800ce82 <_fflush_r+0x22>
 800cec2:	4b04      	ldr	r3, [pc, #16]	; (800ced4 <_fflush_r+0x74>)
 800cec4:	429c      	cmp	r4, r3
 800cec6:	bf08      	it	eq
 800cec8:	68ec      	ldreq	r4, [r5, #12]
 800ceca:	e7da      	b.n	800ce82 <_fflush_r+0x22>
 800cecc:	0800e47c 	.word	0x0800e47c
 800ced0:	0800e49c 	.word	0x0800e49c
 800ced4:	0800e45c 	.word	0x0800e45c

0800ced8 <std>:
 800ced8:	2300      	movs	r3, #0
 800ceda:	b510      	push	{r4, lr}
 800cedc:	4604      	mov	r4, r0
 800cede:	e9c0 3300 	strd	r3, r3, [r0]
 800cee2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cee6:	6083      	str	r3, [r0, #8]
 800cee8:	8181      	strh	r1, [r0, #12]
 800ceea:	6643      	str	r3, [r0, #100]	; 0x64
 800ceec:	81c2      	strh	r2, [r0, #14]
 800ceee:	6183      	str	r3, [r0, #24]
 800cef0:	4619      	mov	r1, r3
 800cef2:	2208      	movs	r2, #8
 800cef4:	305c      	adds	r0, #92	; 0x5c
 800cef6:	f7fc fe29 	bl	8009b4c <memset>
 800cefa:	4b05      	ldr	r3, [pc, #20]	; (800cf10 <std+0x38>)
 800cefc:	6263      	str	r3, [r4, #36]	; 0x24
 800cefe:	4b05      	ldr	r3, [pc, #20]	; (800cf14 <std+0x3c>)
 800cf00:	62a3      	str	r3, [r4, #40]	; 0x28
 800cf02:	4b05      	ldr	r3, [pc, #20]	; (800cf18 <std+0x40>)
 800cf04:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cf06:	4b05      	ldr	r3, [pc, #20]	; (800cf1c <std+0x44>)
 800cf08:	6224      	str	r4, [r4, #32]
 800cf0a:	6323      	str	r3, [r4, #48]	; 0x30
 800cf0c:	bd10      	pop	{r4, pc}
 800cf0e:	bf00      	nop
 800cf10:	0800a4c9 	.word	0x0800a4c9
 800cf14:	0800a4ef 	.word	0x0800a4ef
 800cf18:	0800a527 	.word	0x0800a527
 800cf1c:	0800a54b 	.word	0x0800a54b

0800cf20 <_cleanup_r>:
 800cf20:	4901      	ldr	r1, [pc, #4]	; (800cf28 <_cleanup_r+0x8>)
 800cf22:	f000 b8af 	b.w	800d084 <_fwalk_reent>
 800cf26:	bf00      	nop
 800cf28:	0800ce61 	.word	0x0800ce61

0800cf2c <__sfmoreglue>:
 800cf2c:	b570      	push	{r4, r5, r6, lr}
 800cf2e:	2268      	movs	r2, #104	; 0x68
 800cf30:	1e4d      	subs	r5, r1, #1
 800cf32:	4355      	muls	r5, r2
 800cf34:	460e      	mov	r6, r1
 800cf36:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800cf3a:	f7fe fe69 	bl	800bc10 <_malloc_r>
 800cf3e:	4604      	mov	r4, r0
 800cf40:	b140      	cbz	r0, 800cf54 <__sfmoreglue+0x28>
 800cf42:	2100      	movs	r1, #0
 800cf44:	e9c0 1600 	strd	r1, r6, [r0]
 800cf48:	300c      	adds	r0, #12
 800cf4a:	60a0      	str	r0, [r4, #8]
 800cf4c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cf50:	f7fc fdfc 	bl	8009b4c <memset>
 800cf54:	4620      	mov	r0, r4
 800cf56:	bd70      	pop	{r4, r5, r6, pc}

0800cf58 <__sfp_lock_acquire>:
 800cf58:	4801      	ldr	r0, [pc, #4]	; (800cf60 <__sfp_lock_acquire+0x8>)
 800cf5a:	f000 b8b3 	b.w	800d0c4 <__retarget_lock_acquire_recursive>
 800cf5e:	bf00      	nop
 800cf60:	20005201 	.word	0x20005201

0800cf64 <__sfp_lock_release>:
 800cf64:	4801      	ldr	r0, [pc, #4]	; (800cf6c <__sfp_lock_release+0x8>)
 800cf66:	f000 b8ae 	b.w	800d0c6 <__retarget_lock_release_recursive>
 800cf6a:	bf00      	nop
 800cf6c:	20005201 	.word	0x20005201

0800cf70 <__sinit_lock_acquire>:
 800cf70:	4801      	ldr	r0, [pc, #4]	; (800cf78 <__sinit_lock_acquire+0x8>)
 800cf72:	f000 b8a7 	b.w	800d0c4 <__retarget_lock_acquire_recursive>
 800cf76:	bf00      	nop
 800cf78:	20005202 	.word	0x20005202

0800cf7c <__sinit_lock_release>:
 800cf7c:	4801      	ldr	r0, [pc, #4]	; (800cf84 <__sinit_lock_release+0x8>)
 800cf7e:	f000 b8a2 	b.w	800d0c6 <__retarget_lock_release_recursive>
 800cf82:	bf00      	nop
 800cf84:	20005202 	.word	0x20005202

0800cf88 <__sinit>:
 800cf88:	b510      	push	{r4, lr}
 800cf8a:	4604      	mov	r4, r0
 800cf8c:	f7ff fff0 	bl	800cf70 <__sinit_lock_acquire>
 800cf90:	69a3      	ldr	r3, [r4, #24]
 800cf92:	b11b      	cbz	r3, 800cf9c <__sinit+0x14>
 800cf94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf98:	f7ff bff0 	b.w	800cf7c <__sinit_lock_release>
 800cf9c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cfa0:	6523      	str	r3, [r4, #80]	; 0x50
 800cfa2:	4b13      	ldr	r3, [pc, #76]	; (800cff0 <__sinit+0x68>)
 800cfa4:	4a13      	ldr	r2, [pc, #76]	; (800cff4 <__sinit+0x6c>)
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	62a2      	str	r2, [r4, #40]	; 0x28
 800cfaa:	42a3      	cmp	r3, r4
 800cfac:	bf04      	itt	eq
 800cfae:	2301      	moveq	r3, #1
 800cfb0:	61a3      	streq	r3, [r4, #24]
 800cfb2:	4620      	mov	r0, r4
 800cfb4:	f000 f820 	bl	800cff8 <__sfp>
 800cfb8:	6060      	str	r0, [r4, #4]
 800cfba:	4620      	mov	r0, r4
 800cfbc:	f000 f81c 	bl	800cff8 <__sfp>
 800cfc0:	60a0      	str	r0, [r4, #8]
 800cfc2:	4620      	mov	r0, r4
 800cfc4:	f000 f818 	bl	800cff8 <__sfp>
 800cfc8:	2200      	movs	r2, #0
 800cfca:	60e0      	str	r0, [r4, #12]
 800cfcc:	2104      	movs	r1, #4
 800cfce:	6860      	ldr	r0, [r4, #4]
 800cfd0:	f7ff ff82 	bl	800ced8 <std>
 800cfd4:	68a0      	ldr	r0, [r4, #8]
 800cfd6:	2201      	movs	r2, #1
 800cfd8:	2109      	movs	r1, #9
 800cfda:	f7ff ff7d 	bl	800ced8 <std>
 800cfde:	68e0      	ldr	r0, [r4, #12]
 800cfe0:	2202      	movs	r2, #2
 800cfe2:	2112      	movs	r1, #18
 800cfe4:	f7ff ff78 	bl	800ced8 <std>
 800cfe8:	2301      	movs	r3, #1
 800cfea:	61a3      	str	r3, [r4, #24]
 800cfec:	e7d2      	b.n	800cf94 <__sinit+0xc>
 800cfee:	bf00      	nop
 800cff0:	0800e070 	.word	0x0800e070
 800cff4:	0800cf21 	.word	0x0800cf21

0800cff8 <__sfp>:
 800cff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cffa:	4607      	mov	r7, r0
 800cffc:	f7ff ffac 	bl	800cf58 <__sfp_lock_acquire>
 800d000:	4b1e      	ldr	r3, [pc, #120]	; (800d07c <__sfp+0x84>)
 800d002:	681e      	ldr	r6, [r3, #0]
 800d004:	69b3      	ldr	r3, [r6, #24]
 800d006:	b913      	cbnz	r3, 800d00e <__sfp+0x16>
 800d008:	4630      	mov	r0, r6
 800d00a:	f7ff ffbd 	bl	800cf88 <__sinit>
 800d00e:	3648      	adds	r6, #72	; 0x48
 800d010:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d014:	3b01      	subs	r3, #1
 800d016:	d503      	bpl.n	800d020 <__sfp+0x28>
 800d018:	6833      	ldr	r3, [r6, #0]
 800d01a:	b30b      	cbz	r3, 800d060 <__sfp+0x68>
 800d01c:	6836      	ldr	r6, [r6, #0]
 800d01e:	e7f7      	b.n	800d010 <__sfp+0x18>
 800d020:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d024:	b9d5      	cbnz	r5, 800d05c <__sfp+0x64>
 800d026:	4b16      	ldr	r3, [pc, #88]	; (800d080 <__sfp+0x88>)
 800d028:	60e3      	str	r3, [r4, #12]
 800d02a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d02e:	6665      	str	r5, [r4, #100]	; 0x64
 800d030:	f000 f847 	bl	800d0c2 <__retarget_lock_init_recursive>
 800d034:	f7ff ff96 	bl	800cf64 <__sfp_lock_release>
 800d038:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d03c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d040:	6025      	str	r5, [r4, #0]
 800d042:	61a5      	str	r5, [r4, #24]
 800d044:	2208      	movs	r2, #8
 800d046:	4629      	mov	r1, r5
 800d048:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d04c:	f7fc fd7e 	bl	8009b4c <memset>
 800d050:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d054:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d058:	4620      	mov	r0, r4
 800d05a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d05c:	3468      	adds	r4, #104	; 0x68
 800d05e:	e7d9      	b.n	800d014 <__sfp+0x1c>
 800d060:	2104      	movs	r1, #4
 800d062:	4638      	mov	r0, r7
 800d064:	f7ff ff62 	bl	800cf2c <__sfmoreglue>
 800d068:	4604      	mov	r4, r0
 800d06a:	6030      	str	r0, [r6, #0]
 800d06c:	2800      	cmp	r0, #0
 800d06e:	d1d5      	bne.n	800d01c <__sfp+0x24>
 800d070:	f7ff ff78 	bl	800cf64 <__sfp_lock_release>
 800d074:	230c      	movs	r3, #12
 800d076:	603b      	str	r3, [r7, #0]
 800d078:	e7ee      	b.n	800d058 <__sfp+0x60>
 800d07a:	bf00      	nop
 800d07c:	0800e070 	.word	0x0800e070
 800d080:	ffff0001 	.word	0xffff0001

0800d084 <_fwalk_reent>:
 800d084:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d088:	4606      	mov	r6, r0
 800d08a:	4688      	mov	r8, r1
 800d08c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d090:	2700      	movs	r7, #0
 800d092:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d096:	f1b9 0901 	subs.w	r9, r9, #1
 800d09a:	d505      	bpl.n	800d0a8 <_fwalk_reent+0x24>
 800d09c:	6824      	ldr	r4, [r4, #0]
 800d09e:	2c00      	cmp	r4, #0
 800d0a0:	d1f7      	bne.n	800d092 <_fwalk_reent+0xe>
 800d0a2:	4638      	mov	r0, r7
 800d0a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d0a8:	89ab      	ldrh	r3, [r5, #12]
 800d0aa:	2b01      	cmp	r3, #1
 800d0ac:	d907      	bls.n	800d0be <_fwalk_reent+0x3a>
 800d0ae:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d0b2:	3301      	adds	r3, #1
 800d0b4:	d003      	beq.n	800d0be <_fwalk_reent+0x3a>
 800d0b6:	4629      	mov	r1, r5
 800d0b8:	4630      	mov	r0, r6
 800d0ba:	47c0      	blx	r8
 800d0bc:	4307      	orrs	r7, r0
 800d0be:	3568      	adds	r5, #104	; 0x68
 800d0c0:	e7e9      	b.n	800d096 <_fwalk_reent+0x12>

0800d0c2 <__retarget_lock_init_recursive>:
 800d0c2:	4770      	bx	lr

0800d0c4 <__retarget_lock_acquire_recursive>:
 800d0c4:	4770      	bx	lr

0800d0c6 <__retarget_lock_release_recursive>:
 800d0c6:	4770      	bx	lr

0800d0c8 <__swhatbuf_r>:
 800d0c8:	b570      	push	{r4, r5, r6, lr}
 800d0ca:	460e      	mov	r6, r1
 800d0cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0d0:	2900      	cmp	r1, #0
 800d0d2:	b096      	sub	sp, #88	; 0x58
 800d0d4:	4614      	mov	r4, r2
 800d0d6:	461d      	mov	r5, r3
 800d0d8:	da08      	bge.n	800d0ec <__swhatbuf_r+0x24>
 800d0da:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d0de:	2200      	movs	r2, #0
 800d0e0:	602a      	str	r2, [r5, #0]
 800d0e2:	061a      	lsls	r2, r3, #24
 800d0e4:	d410      	bmi.n	800d108 <__swhatbuf_r+0x40>
 800d0e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d0ea:	e00e      	b.n	800d10a <__swhatbuf_r+0x42>
 800d0ec:	466a      	mov	r2, sp
 800d0ee:	f000 f90b 	bl	800d308 <_fstat_r>
 800d0f2:	2800      	cmp	r0, #0
 800d0f4:	dbf1      	blt.n	800d0da <__swhatbuf_r+0x12>
 800d0f6:	9a01      	ldr	r2, [sp, #4]
 800d0f8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d0fc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d100:	425a      	negs	r2, r3
 800d102:	415a      	adcs	r2, r3
 800d104:	602a      	str	r2, [r5, #0]
 800d106:	e7ee      	b.n	800d0e6 <__swhatbuf_r+0x1e>
 800d108:	2340      	movs	r3, #64	; 0x40
 800d10a:	2000      	movs	r0, #0
 800d10c:	6023      	str	r3, [r4, #0]
 800d10e:	b016      	add	sp, #88	; 0x58
 800d110:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d114 <__smakebuf_r>:
 800d114:	898b      	ldrh	r3, [r1, #12]
 800d116:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d118:	079d      	lsls	r5, r3, #30
 800d11a:	4606      	mov	r6, r0
 800d11c:	460c      	mov	r4, r1
 800d11e:	d507      	bpl.n	800d130 <__smakebuf_r+0x1c>
 800d120:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d124:	6023      	str	r3, [r4, #0]
 800d126:	6123      	str	r3, [r4, #16]
 800d128:	2301      	movs	r3, #1
 800d12a:	6163      	str	r3, [r4, #20]
 800d12c:	b002      	add	sp, #8
 800d12e:	bd70      	pop	{r4, r5, r6, pc}
 800d130:	ab01      	add	r3, sp, #4
 800d132:	466a      	mov	r2, sp
 800d134:	f7ff ffc8 	bl	800d0c8 <__swhatbuf_r>
 800d138:	9900      	ldr	r1, [sp, #0]
 800d13a:	4605      	mov	r5, r0
 800d13c:	4630      	mov	r0, r6
 800d13e:	f7fe fd67 	bl	800bc10 <_malloc_r>
 800d142:	b948      	cbnz	r0, 800d158 <__smakebuf_r+0x44>
 800d144:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d148:	059a      	lsls	r2, r3, #22
 800d14a:	d4ef      	bmi.n	800d12c <__smakebuf_r+0x18>
 800d14c:	f023 0303 	bic.w	r3, r3, #3
 800d150:	f043 0302 	orr.w	r3, r3, #2
 800d154:	81a3      	strh	r3, [r4, #12]
 800d156:	e7e3      	b.n	800d120 <__smakebuf_r+0xc>
 800d158:	4b0d      	ldr	r3, [pc, #52]	; (800d190 <__smakebuf_r+0x7c>)
 800d15a:	62b3      	str	r3, [r6, #40]	; 0x28
 800d15c:	89a3      	ldrh	r3, [r4, #12]
 800d15e:	6020      	str	r0, [r4, #0]
 800d160:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d164:	81a3      	strh	r3, [r4, #12]
 800d166:	9b00      	ldr	r3, [sp, #0]
 800d168:	6163      	str	r3, [r4, #20]
 800d16a:	9b01      	ldr	r3, [sp, #4]
 800d16c:	6120      	str	r0, [r4, #16]
 800d16e:	b15b      	cbz	r3, 800d188 <__smakebuf_r+0x74>
 800d170:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d174:	4630      	mov	r0, r6
 800d176:	f000 f8d9 	bl	800d32c <_isatty_r>
 800d17a:	b128      	cbz	r0, 800d188 <__smakebuf_r+0x74>
 800d17c:	89a3      	ldrh	r3, [r4, #12]
 800d17e:	f023 0303 	bic.w	r3, r3, #3
 800d182:	f043 0301 	orr.w	r3, r3, #1
 800d186:	81a3      	strh	r3, [r4, #12]
 800d188:	89a0      	ldrh	r0, [r4, #12]
 800d18a:	4305      	orrs	r5, r0
 800d18c:	81a5      	strh	r5, [r4, #12]
 800d18e:	e7cd      	b.n	800d12c <__smakebuf_r+0x18>
 800d190:	0800cf21 	.word	0x0800cf21

0800d194 <__ascii_mbtowc>:
 800d194:	b082      	sub	sp, #8
 800d196:	b901      	cbnz	r1, 800d19a <__ascii_mbtowc+0x6>
 800d198:	a901      	add	r1, sp, #4
 800d19a:	b142      	cbz	r2, 800d1ae <__ascii_mbtowc+0x1a>
 800d19c:	b14b      	cbz	r3, 800d1b2 <__ascii_mbtowc+0x1e>
 800d19e:	7813      	ldrb	r3, [r2, #0]
 800d1a0:	600b      	str	r3, [r1, #0]
 800d1a2:	7812      	ldrb	r2, [r2, #0]
 800d1a4:	1e10      	subs	r0, r2, #0
 800d1a6:	bf18      	it	ne
 800d1a8:	2001      	movne	r0, #1
 800d1aa:	b002      	add	sp, #8
 800d1ac:	4770      	bx	lr
 800d1ae:	4610      	mov	r0, r2
 800d1b0:	e7fb      	b.n	800d1aa <__ascii_mbtowc+0x16>
 800d1b2:	f06f 0001 	mvn.w	r0, #1
 800d1b6:	e7f8      	b.n	800d1aa <__ascii_mbtowc+0x16>

0800d1b8 <memmove>:
 800d1b8:	4288      	cmp	r0, r1
 800d1ba:	b510      	push	{r4, lr}
 800d1bc:	eb01 0402 	add.w	r4, r1, r2
 800d1c0:	d902      	bls.n	800d1c8 <memmove+0x10>
 800d1c2:	4284      	cmp	r4, r0
 800d1c4:	4623      	mov	r3, r4
 800d1c6:	d807      	bhi.n	800d1d8 <memmove+0x20>
 800d1c8:	1e43      	subs	r3, r0, #1
 800d1ca:	42a1      	cmp	r1, r4
 800d1cc:	d008      	beq.n	800d1e0 <memmove+0x28>
 800d1ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d1d2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d1d6:	e7f8      	b.n	800d1ca <memmove+0x12>
 800d1d8:	4402      	add	r2, r0
 800d1da:	4601      	mov	r1, r0
 800d1dc:	428a      	cmp	r2, r1
 800d1de:	d100      	bne.n	800d1e2 <memmove+0x2a>
 800d1e0:	bd10      	pop	{r4, pc}
 800d1e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d1e6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d1ea:	e7f7      	b.n	800d1dc <memmove+0x24>

0800d1ec <__malloc_lock>:
 800d1ec:	4801      	ldr	r0, [pc, #4]	; (800d1f4 <__malloc_lock+0x8>)
 800d1ee:	f7ff bf69 	b.w	800d0c4 <__retarget_lock_acquire_recursive>
 800d1f2:	bf00      	nop
 800d1f4:	20005200 	.word	0x20005200

0800d1f8 <__malloc_unlock>:
 800d1f8:	4801      	ldr	r0, [pc, #4]	; (800d200 <__malloc_unlock+0x8>)
 800d1fa:	f7ff bf64 	b.w	800d0c6 <__retarget_lock_release_recursive>
 800d1fe:	bf00      	nop
 800d200:	20005200 	.word	0x20005200

0800d204 <_realloc_r>:
 800d204:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d208:	4680      	mov	r8, r0
 800d20a:	4614      	mov	r4, r2
 800d20c:	460e      	mov	r6, r1
 800d20e:	b921      	cbnz	r1, 800d21a <_realloc_r+0x16>
 800d210:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d214:	4611      	mov	r1, r2
 800d216:	f7fe bcfb 	b.w	800bc10 <_malloc_r>
 800d21a:	b92a      	cbnz	r2, 800d228 <_realloc_r+0x24>
 800d21c:	f7fe fc8c 	bl	800bb38 <_free_r>
 800d220:	4625      	mov	r5, r4
 800d222:	4628      	mov	r0, r5
 800d224:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d228:	f000 f890 	bl	800d34c <_malloc_usable_size_r>
 800d22c:	4284      	cmp	r4, r0
 800d22e:	4607      	mov	r7, r0
 800d230:	d802      	bhi.n	800d238 <_realloc_r+0x34>
 800d232:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d236:	d812      	bhi.n	800d25e <_realloc_r+0x5a>
 800d238:	4621      	mov	r1, r4
 800d23a:	4640      	mov	r0, r8
 800d23c:	f7fe fce8 	bl	800bc10 <_malloc_r>
 800d240:	4605      	mov	r5, r0
 800d242:	2800      	cmp	r0, #0
 800d244:	d0ed      	beq.n	800d222 <_realloc_r+0x1e>
 800d246:	42bc      	cmp	r4, r7
 800d248:	4622      	mov	r2, r4
 800d24a:	4631      	mov	r1, r6
 800d24c:	bf28      	it	cs
 800d24e:	463a      	movcs	r2, r7
 800d250:	f7fc fc6e 	bl	8009b30 <memcpy>
 800d254:	4631      	mov	r1, r6
 800d256:	4640      	mov	r0, r8
 800d258:	f7fe fc6e 	bl	800bb38 <_free_r>
 800d25c:	e7e1      	b.n	800d222 <_realloc_r+0x1e>
 800d25e:	4635      	mov	r5, r6
 800d260:	e7df      	b.n	800d222 <_realloc_r+0x1e>

0800d262 <_raise_r>:
 800d262:	291f      	cmp	r1, #31
 800d264:	b538      	push	{r3, r4, r5, lr}
 800d266:	4604      	mov	r4, r0
 800d268:	460d      	mov	r5, r1
 800d26a:	d904      	bls.n	800d276 <_raise_r+0x14>
 800d26c:	2316      	movs	r3, #22
 800d26e:	6003      	str	r3, [r0, #0]
 800d270:	f04f 30ff 	mov.w	r0, #4294967295
 800d274:	bd38      	pop	{r3, r4, r5, pc}
 800d276:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d278:	b112      	cbz	r2, 800d280 <_raise_r+0x1e>
 800d27a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d27e:	b94b      	cbnz	r3, 800d294 <_raise_r+0x32>
 800d280:	4620      	mov	r0, r4
 800d282:	f000 f831 	bl	800d2e8 <_getpid_r>
 800d286:	462a      	mov	r2, r5
 800d288:	4601      	mov	r1, r0
 800d28a:	4620      	mov	r0, r4
 800d28c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d290:	f000 b818 	b.w	800d2c4 <_kill_r>
 800d294:	2b01      	cmp	r3, #1
 800d296:	d00a      	beq.n	800d2ae <_raise_r+0x4c>
 800d298:	1c59      	adds	r1, r3, #1
 800d29a:	d103      	bne.n	800d2a4 <_raise_r+0x42>
 800d29c:	2316      	movs	r3, #22
 800d29e:	6003      	str	r3, [r0, #0]
 800d2a0:	2001      	movs	r0, #1
 800d2a2:	e7e7      	b.n	800d274 <_raise_r+0x12>
 800d2a4:	2400      	movs	r4, #0
 800d2a6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d2aa:	4628      	mov	r0, r5
 800d2ac:	4798      	blx	r3
 800d2ae:	2000      	movs	r0, #0
 800d2b0:	e7e0      	b.n	800d274 <_raise_r+0x12>
	...

0800d2b4 <raise>:
 800d2b4:	4b02      	ldr	r3, [pc, #8]	; (800d2c0 <raise+0xc>)
 800d2b6:	4601      	mov	r1, r0
 800d2b8:	6818      	ldr	r0, [r3, #0]
 800d2ba:	f7ff bfd2 	b.w	800d262 <_raise_r>
 800d2be:	bf00      	nop
 800d2c0:	20000020 	.word	0x20000020

0800d2c4 <_kill_r>:
 800d2c4:	b538      	push	{r3, r4, r5, lr}
 800d2c6:	4d07      	ldr	r5, [pc, #28]	; (800d2e4 <_kill_r+0x20>)
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	4604      	mov	r4, r0
 800d2cc:	4608      	mov	r0, r1
 800d2ce:	4611      	mov	r1, r2
 800d2d0:	602b      	str	r3, [r5, #0]
 800d2d2:	f7f5 f949 	bl	8002568 <_kill>
 800d2d6:	1c43      	adds	r3, r0, #1
 800d2d8:	d102      	bne.n	800d2e0 <_kill_r+0x1c>
 800d2da:	682b      	ldr	r3, [r5, #0]
 800d2dc:	b103      	cbz	r3, 800d2e0 <_kill_r+0x1c>
 800d2de:	6023      	str	r3, [r4, #0]
 800d2e0:	bd38      	pop	{r3, r4, r5, pc}
 800d2e2:	bf00      	nop
 800d2e4:	200051fc 	.word	0x200051fc

0800d2e8 <_getpid_r>:
 800d2e8:	f7f5 b936 	b.w	8002558 <_getpid>

0800d2ec <__ascii_wctomb>:
 800d2ec:	b149      	cbz	r1, 800d302 <__ascii_wctomb+0x16>
 800d2ee:	2aff      	cmp	r2, #255	; 0xff
 800d2f0:	bf85      	ittet	hi
 800d2f2:	238a      	movhi	r3, #138	; 0x8a
 800d2f4:	6003      	strhi	r3, [r0, #0]
 800d2f6:	700a      	strbls	r2, [r1, #0]
 800d2f8:	f04f 30ff 	movhi.w	r0, #4294967295
 800d2fc:	bf98      	it	ls
 800d2fe:	2001      	movls	r0, #1
 800d300:	4770      	bx	lr
 800d302:	4608      	mov	r0, r1
 800d304:	4770      	bx	lr
	...

0800d308 <_fstat_r>:
 800d308:	b538      	push	{r3, r4, r5, lr}
 800d30a:	4d07      	ldr	r5, [pc, #28]	; (800d328 <_fstat_r+0x20>)
 800d30c:	2300      	movs	r3, #0
 800d30e:	4604      	mov	r4, r0
 800d310:	4608      	mov	r0, r1
 800d312:	4611      	mov	r1, r2
 800d314:	602b      	str	r3, [r5, #0]
 800d316:	f7f5 f986 	bl	8002626 <_fstat>
 800d31a:	1c43      	adds	r3, r0, #1
 800d31c:	d102      	bne.n	800d324 <_fstat_r+0x1c>
 800d31e:	682b      	ldr	r3, [r5, #0]
 800d320:	b103      	cbz	r3, 800d324 <_fstat_r+0x1c>
 800d322:	6023      	str	r3, [r4, #0]
 800d324:	bd38      	pop	{r3, r4, r5, pc}
 800d326:	bf00      	nop
 800d328:	200051fc 	.word	0x200051fc

0800d32c <_isatty_r>:
 800d32c:	b538      	push	{r3, r4, r5, lr}
 800d32e:	4d06      	ldr	r5, [pc, #24]	; (800d348 <_isatty_r+0x1c>)
 800d330:	2300      	movs	r3, #0
 800d332:	4604      	mov	r4, r0
 800d334:	4608      	mov	r0, r1
 800d336:	602b      	str	r3, [r5, #0]
 800d338:	f7f5 f985 	bl	8002646 <_isatty>
 800d33c:	1c43      	adds	r3, r0, #1
 800d33e:	d102      	bne.n	800d346 <_isatty_r+0x1a>
 800d340:	682b      	ldr	r3, [r5, #0]
 800d342:	b103      	cbz	r3, 800d346 <_isatty_r+0x1a>
 800d344:	6023      	str	r3, [r4, #0]
 800d346:	bd38      	pop	{r3, r4, r5, pc}
 800d348:	200051fc 	.word	0x200051fc

0800d34c <_malloc_usable_size_r>:
 800d34c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d350:	1f18      	subs	r0, r3, #4
 800d352:	2b00      	cmp	r3, #0
 800d354:	bfbc      	itt	lt
 800d356:	580b      	ldrlt	r3, [r1, r0]
 800d358:	18c0      	addlt	r0, r0, r3
 800d35a:	4770      	bx	lr

0800d35c <_init>:
 800d35c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d35e:	bf00      	nop
 800d360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d362:	bc08      	pop	{r3}
 800d364:	469e      	mov	lr, r3
 800d366:	4770      	bx	lr

0800d368 <_fini>:
 800d368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d36a:	bf00      	nop
 800d36c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d36e:	bc08      	pop	{r3}
 800d370:	469e      	mov	lr, r3
 800d372:	4770      	bx	lr
