

================================================================
== Vivado HLS Report for 'diff_sq_acc'
================================================================
* Date:           Wed Dec 23 21:05:55 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        diff_sq_acc
* Solution:       baseline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.127 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       51|       51| 0.204 us | 0.204 us |   51|   51|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       50|       50|         5|          -|          -|    10|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|     46|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        4|      -|     250|    276|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     56|    -|
|Register         |        -|      -|      78|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      1|     328|    378|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |diff_sq_acc_AXILiteS_s_axi_U  |diff_sq_acc_AXILiteS_s_axi  |        4|      0|  250|  276|    0|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |Total                         |                            |        4|      0|  250|  276|    0|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |diff_sq_acc_mac_mbkb_U1  |diff_sq_acc_mac_mbkb  | i0 * i0 + i1 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_106_p2          |     +    |      0|  0|  13|           4|           1|
    |sub_fu_129_p2        |     -    |      0|  0|  24|          17|          17|
    |icmp_ln38_fu_100_p2  |   icmp   |      0|  0|   9|           4|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  46|          25|          22|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  38|          7|    1|          7|
    |i_0_reg_77         |   9|          2|    4|          8|
    |val_assign_reg_88  |   9|          2|   32|         64|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  56|         11|   37|         79|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |a_V_load_reg_165   |  16|   0|   16|          0|
    |ap_CS_fsm          |   6|   0|    6|          0|
    |b_V_load_reg_170   |  16|   0|   16|          0|
    |i_0_reg_77         |   4|   0|    4|          0|
    |i_reg_150          |   4|   0|    4|          0|
    |val_assign_reg_88  |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  78|   0|   78|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |  diff_sq_acc | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  diff_sq_acc | return value |
|interrupt               | out |    1| ap_ctrl_hs |  diff_sq_acc | return value |
+------------------------+-----+-----+------------+--------------+--------------+

