#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jul 21 20:31:16 2023
# Process ID: 3772277
# Current directory: /doc/wxy/2023_7_21/fuzz_3/vivado
# Command line: vivado -mode batch -source vivado_top.tcl
# Log file: /doc/wxy/2023_7_21/fuzz_3/vivado/vivado.log
# Journal file: /doc/wxy/2023_7_21/fuzz_3/vivado/vivado.jou
# Running On: tsmc-System-Product-Name, OS: Linux, CPU Frequency: 5126.533 MHz, CPU Physical cores: 10, Host memory: 134955 MB
#-----------------------------------------------------------
source vivado_top.tcl
# set_msg_config -id {Synth 8-5821} -new_severity {WARNING}
# read_verilog rtl.v
# synth_design -part xc7k70t -top top
Command: synth_design -part xc7k70t -top top
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3772330
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2898.496 ; gain = 0.000 ; free physical = 12951 ; free virtual = 126330
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/doc/wxy/2023_7_21/fuzz_3/vivado/rtl.v:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module10' [/doc/wxy/2023_7_21/fuzz_3/vivado/rtl.v:220]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module10' (0#1) [/doc/wxy/2023_7_21/fuzz_3/vivado/rtl.v:220]
WARNING: [Synth 8-689] width (22) of port connection 'y' does not match port width (71) of module 'module10' [/doc/wxy/2023_7_21/fuzz_3/vivado/rtl.v:92]
WARNING: [Synth 8-689] width (15) of port connection 'wire13' does not match port width (11) of module 'module10' [/doc/wxy/2023_7_21/fuzz_3/vivado/rtl.v:92]
WARNING: [Synth 8-689] width (16) of port connection 'wire12' does not match port width (5) of module 'module10' [/doc/wxy/2023_7_21/fuzz_3/vivado/rtl.v:92]
WARNING: [Synth 8-689] width (20) of port connection 'wire11' does not match port width (14) of module 'module10' [/doc/wxy/2023_7_21/fuzz_3/vivado/rtl.v:92]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/doc/wxy/2023_7_21/fuzz_3/vivado/rtl.v:1]
WARNING: [Synth 8-6014] Unused sequential element reg48_reg was removed.  [/doc/wxy/2023_7_21/fuzz_3/vivado/rtl.v:48]
WARNING: [Synth 8-6014] Unused sequential element reg49_reg was removed.  [/doc/wxy/2023_7_21/fuzz_3/vivado/rtl.v:47]
WARNING: [Synth 8-6014] Unused sequential element reg50_reg was removed.  [/doc/wxy/2023_7_21/fuzz_3/vivado/rtl.v:46]
WARNING: [Synth 8-3917] design top has port y[300] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[299] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[298] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[297] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[296] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[295] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[294] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[293] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[292] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[291] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[290] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[289] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[288] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[287] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[286] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[285] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[283] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[282] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[281] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[280] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[279] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[278] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[277] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[276] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[275] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[274] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[273] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[272] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[271] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[270] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[269] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[268] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[267] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[266] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[265] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[264] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[263] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[262] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[261] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[260] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[256] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[255] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[254] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[253] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[252] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[251] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[250] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[249] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[248] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[247] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[246] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[245] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[244] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[243] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[242] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[240] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[239] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[238] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[230] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[229] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[228] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[227] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[226] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[225] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[224] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[223] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[222] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[221] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[220] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[219] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[218] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[217] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[216] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[215] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[214] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[210] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[209] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[208] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[207] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[206] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[205] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[204] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[203] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[202] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[201] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[200] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[199] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[198] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[197] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[196] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[195] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[194] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[193] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[178] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[177] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[176] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[175] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[174] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[173] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[172] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port clk[0] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire12[4] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire12[2] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire12[1] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire12[0] in module module10 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.496 ; gain = 0.000 ; free physical = 14043 ; free virtual = 127422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.496 ; gain = 0.000 ; free physical = 14042 ; free virtual = 127421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-3
INFO: [Device 21-403] Loading part xc7k70tfbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 14042 ; free virtual = 127421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 14021 ; free virtual = 127400
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   36 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     41 Bit         XORs := 1     
	   2 Input     21 Bit         XORs := 2     
	   2 Input     15 Bit         XORs := 1     
	   2 Input     14 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 1     
+---XORs : 
	               41 Bit    Wide XORs := 1     
	               28 Bit    Wide XORs := 1     
	               21 Bit    Wide XORs := 1     
	               18 Bit    Wide XORs := 1     
	               15 Bit    Wide XORs := 1     
	               11 Bit    Wide XORs := 1     
	               10 Bit    Wide XORs := 1     
	                1 Bit    Wide XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Multipliers : 
	               1x41  Multipliers := 1     
	               3x11  Multipliers := 1     
+---Muxes : 
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   19 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 9     
	   5 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port clk[0] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire13[10] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire13[9] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire13[8] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire13[7] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire13[6] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire13[5] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire13[4] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire13[3] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire13[2] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire13[1] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire12[4] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire12[2] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire12[1] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire12[0] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire11[13] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire11[12] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire11[11] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire11[10] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire11[9] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire11[8] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire11[7] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire11[6] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire11[5] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire11[4] in module module10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire11[3] in module module10 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13740 ; free virtual = 127123
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13741 ; free virtual = 127124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13740 ; free virtual = 127122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13747 ; free virtual = 127130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13747 ; free virtual = 127130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13744 ; free virtual = 127127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13743 ; free virtual = 127126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13742 ; free virtual = 127125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13742 ; free virtual = 127125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     7|
|4     |LUT2   |    26|
|5     |LUT3   |    22|
|6     |LUT4   |    13|
|7     |LUT5   |    15|
|8     |LUT6   |    45|
|9     |FDRE   |    82|
|10    |IBUF   |    49|
|11    |OBUF   |   421|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   692|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13742 ; free virtual = 127125
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 386 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13754 ; free virtual = 127137
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.504 ; gain = 8.000 ; free physical = 13754 ; free virtual = 127137
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.504 ; gain = 0.000 ; free physical = 13848 ; free virtual = 127231
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.523 ; gain = 0.000 ; free physical = 13773 ; free virtual = 127156
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 675544c6
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 141 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2962.523 ; gain = 64.031 ; free physical = 13978 ; free virtual = 127361
# write_verilog -force syn_vivado.v
INFO: [Common 17-206] Exiting Vivado at Fri Jul 21 20:31:33 2023...
06.496 ; gain = 8.000 ; free physical = 13754 ; free virtual = 127137
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.504 ; gain = 8.000 ; free physical = 13754 ; free virtual = 127137
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.504 ; gain = 0.000 ; free physical = 13848 ; free virtual = 127231
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.523 ; gain = 0.000 ; free physical = 13773 ; free virtual = 127156
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 675544c6
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 141 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2962.523 ; gain = 64.031 ; free physical = 13978 ; free virtual = 127361
# write_verilog -force syn_vivado.v
INFO: [Common 17-206] Exiting Vivado at Fri Jul 21 20:31:33 2023...
