{
  "module_name": "erdma_hw.h",
  "hash_id": "dafa915fa5a10800394a4d0a370596a0b34b4668262be07c62ba5e576f2bf1a3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/infiniband/hw/erdma/erdma_hw.h",
  "human_readable_source": " \n\n \n \n \n\n#ifndef __ERDMA_HW_H__\n#define __ERDMA_HW_H__\n\n#include <linux/kernel.h>\n#include <linux/types.h>\n\n \n#define PCI_VENDOR_ID_ALIBABA 0x1ded\n\n#define ERDMA_PCI_WIDTH 64\n#define ERDMA_FUNC_BAR 0\n#define ERDMA_MISX_BAR 2\n\n#define ERDMA_BAR_MASK (BIT(ERDMA_FUNC_BAR) | BIT(ERDMA_MISX_BAR))\n\n \n#define ERDMA_NUM_MSIX_VEC 32U\n#define ERDMA_MSIX_VECTOR_CMDQ 0\n\n \n#define ERDMA_REGS_VERSION_REG 0x0\n#define ERDMA_REGS_DEV_CTRL_REG 0x10\n#define ERDMA_REGS_DEV_ST_REG 0x14\n#define ERDMA_REGS_NETDEV_MAC_L_REG 0x18\n#define ERDMA_REGS_NETDEV_MAC_H_REG 0x1C\n#define ERDMA_REGS_CMDQ_SQ_ADDR_L_REG 0x20\n#define ERDMA_REGS_CMDQ_SQ_ADDR_H_REG 0x24\n#define ERDMA_REGS_CMDQ_CQ_ADDR_L_REG 0x28\n#define ERDMA_REGS_CMDQ_CQ_ADDR_H_REG 0x2C\n#define ERDMA_REGS_CMDQ_DEPTH_REG 0x30\n#define ERDMA_REGS_CMDQ_EQ_DEPTH_REG 0x34\n#define ERDMA_REGS_CMDQ_EQ_ADDR_L_REG 0x38\n#define ERDMA_REGS_CMDQ_EQ_ADDR_H_REG 0x3C\n#define ERDMA_REGS_AEQ_ADDR_L_REG 0x40\n#define ERDMA_REGS_AEQ_ADDR_H_REG 0x44\n#define ERDMA_REGS_AEQ_DEPTH_REG 0x48\n#define ERDMA_REGS_GRP_NUM_REG 0x4c\n#define ERDMA_REGS_AEQ_DB_REG 0x50\n#define ERDMA_CMDQ_SQ_DB_HOST_ADDR_REG 0x60\n#define ERDMA_CMDQ_CQ_DB_HOST_ADDR_REG 0x68\n#define ERDMA_CMDQ_EQ_DB_HOST_ADDR_REG 0x70\n#define ERDMA_AEQ_DB_HOST_ADDR_REG 0x78\n#define ERDMA_REGS_STATS_TSO_IN_PKTS_REG 0x80\n#define ERDMA_REGS_STATS_TSO_OUT_PKTS_REG 0x88\n#define ERDMA_REGS_STATS_TSO_OUT_BYTES_REG 0x90\n#define ERDMA_REGS_STATS_TX_DROP_PKTS_REG 0x98\n#define ERDMA_REGS_STATS_TX_BPS_METER_DROP_PKTS_REG 0xa0\n#define ERDMA_REGS_STATS_TX_PPS_METER_DROP_PKTS_REG 0xa8\n#define ERDMA_REGS_STATS_RX_PKTS_REG 0xc0\n#define ERDMA_REGS_STATS_RX_BYTES_REG 0xc8\n#define ERDMA_REGS_STATS_RX_DROP_PKTS_REG 0xd0\n#define ERDMA_REGS_STATS_RX_BPS_METER_DROP_PKTS_REG 0xd8\n#define ERDMA_REGS_STATS_RX_PPS_METER_DROP_PKTS_REG 0xe0\n#define ERDMA_REGS_CEQ_DB_BASE_REG 0x100\n#define ERDMA_CMDQ_SQDB_REG 0x200\n#define ERDMA_CMDQ_CQDB_REG 0x300\n\n \n#define ERDMA_REG_DEV_CTRL_RESET_MASK 0x00000001\n#define ERDMA_REG_DEV_CTRL_INIT_MASK 0x00000002\n\n \n#define ERDMA_REG_DEV_ST_RESET_DONE_MASK 0x00000001U\n#define ERDMA_REG_DEV_ST_INIT_DONE_MASK 0x00000002U\n\n \n#define ERDMA_BAR_DB_SPACE_BASE 4096\n\n#define ERDMA_BAR_SQDB_SPACE_OFFSET ERDMA_BAR_DB_SPACE_BASE\n#define ERDMA_BAR_SQDB_SPACE_SIZE (384 * 1024)\n\n#define ERDMA_BAR_RQDB_SPACE_OFFSET \\\n\t(ERDMA_BAR_SQDB_SPACE_OFFSET + ERDMA_BAR_SQDB_SPACE_SIZE)\n#define ERDMA_BAR_RQDB_SPACE_SIZE (96 * 1024)\n\n#define ERDMA_BAR_CQDB_SPACE_OFFSET \\\n\t(ERDMA_BAR_RQDB_SPACE_OFFSET + ERDMA_BAR_RQDB_SPACE_SIZE)\n\n#define ERDMA_SDB_SHARED_PAGE_INDEX 95\n\n \n#define ERDMA_DB_SIZE 8\n\n#define ERDMA_CQDB_IDX_MASK GENMASK_ULL(63, 56)\n#define ERDMA_CQDB_CQN_MASK GENMASK_ULL(55, 32)\n#define ERDMA_CQDB_ARM_MASK BIT_ULL(31)\n#define ERDMA_CQDB_SOL_MASK BIT_ULL(30)\n#define ERDMA_CQDB_CMDSN_MASK GENMASK_ULL(29, 28)\n#define ERDMA_CQDB_CI_MASK GENMASK_ULL(23, 0)\n\n#define ERDMA_EQDB_ARM_MASK BIT(31)\n#define ERDMA_EQDB_CI_MASK GENMASK_ULL(23, 0)\n\n#define ERDMA_PAGE_SIZE_SUPPORT 0x7FFFF000\n\n \n#define ERDMA_HW_PAGE_SHIFT 12\n#define ERDMA_HW_PAGE_SIZE 4096\n\n \n#define EQE_SIZE 16\n#define EQE_SHIFT 4\n#define RQE_SIZE 32\n#define RQE_SHIFT 5\n#define CQE_SIZE 32\n#define CQE_SHIFT 5\n#define SQEBB_SIZE 32\n#define SQEBB_SHIFT 5\n#define SQEBB_MASK (~(SQEBB_SIZE - 1))\n#define SQEBB_ALIGN(size) ((size + SQEBB_SIZE - 1) & SQEBB_MASK)\n#define SQEBB_COUNT(size) (SQEBB_ALIGN(size) >> SQEBB_SHIFT)\n\n#define ERDMA_MAX_SQE_SIZE 128\n#define ERDMA_MAX_WQEBB_PER_SQE 4\n\n \n#define ERDMA_CMDQ_MAX_OUTSTANDING 128\n#define ERDMA_CMDQ_SQE_SIZE 128\n\n \nenum CMDQ_WQE_SUB_MOD {\n\tCMDQ_SUBMOD_RDMA = 0,\n\tCMDQ_SUBMOD_COMMON = 1\n};\n\nenum CMDQ_RDMA_OPCODE {\n\tCMDQ_OPCODE_QUERY_DEVICE = 0,\n\tCMDQ_OPCODE_CREATE_QP = 1,\n\tCMDQ_OPCODE_DESTROY_QP = 2,\n\tCMDQ_OPCODE_MODIFY_QP = 3,\n\tCMDQ_OPCODE_CREATE_CQ = 4,\n\tCMDQ_OPCODE_DESTROY_CQ = 5,\n\tCMDQ_OPCODE_REFLUSH = 6,\n\tCMDQ_OPCODE_REG_MR = 8,\n\tCMDQ_OPCODE_DEREG_MR = 9\n};\n\nenum CMDQ_COMMON_OPCODE {\n\tCMDQ_OPCODE_CREATE_EQ = 0,\n\tCMDQ_OPCODE_DESTROY_EQ = 1,\n\tCMDQ_OPCODE_QUERY_FW_INFO = 2,\n\tCMDQ_OPCODE_CONF_MTU = 3,\n\tCMDQ_OPCODE_CONF_DEVICE = 5,\n\tCMDQ_OPCODE_ALLOC_DB = 8,\n\tCMDQ_OPCODE_FREE_DB = 9,\n};\n\n \n#define ERDMA_CMD_HDR_WQEBB_CNT_MASK GENMASK_ULL(54, 52)\n#define ERDMA_CMD_HDR_CONTEXT_COOKIE_MASK GENMASK_ULL(47, 32)\n#define ERDMA_CMD_HDR_SUB_MOD_MASK GENMASK_ULL(25, 24)\n#define ERDMA_CMD_HDR_OPCODE_MASK GENMASK_ULL(23, 16)\n#define ERDMA_CMD_HDR_WQEBB_INDEX_MASK GENMASK_ULL(15, 0)\n\nstruct erdma_cmdq_destroy_cq_req {\n\tu64 hdr;\n\tu32 cqn;\n};\n\n#define ERDMA_EQ_TYPE_AEQ 0\n#define ERDMA_EQ_TYPE_CEQ 1\n\nstruct erdma_cmdq_create_eq_req {\n\tu64 hdr;\n\tu64 qbuf_addr;\n\tu8 vector_idx;\n\tu8 eqn;\n\tu8 depth;\n\tu8 qtype;\n\tu32 db_dma_addr_l;\n\tu32 db_dma_addr_h;\n};\n\nstruct erdma_cmdq_destroy_eq_req {\n\tu64 hdr;\n\tu64 rsvd0;\n\tu8 vector_idx;\n\tu8 eqn;\n\tu8 rsvd1;\n\tu8 qtype;\n};\n\n \n#define ERDMA_CMD_CONFIG_DEVICE_PS_EN_MASK BIT(31)\n#define ERDMA_CMD_CONFIG_DEVICE_PGSHIFT_MASK GENMASK(4, 0)\n\nstruct erdma_cmdq_config_device_req {\n\tu64 hdr;\n\tu32 cfg;\n\tu32 rsvd[5];\n};\n\nstruct erdma_cmdq_config_mtu_req {\n\tu64 hdr;\n\tu32 mtu;\n};\n\n \n#define ERDMA_CMD_EXT_DB_CQ_EN_MASK BIT(2)\n#define ERDMA_CMD_EXT_DB_RQ_EN_MASK BIT(1)\n#define ERDMA_CMD_EXT_DB_SQ_EN_MASK BIT(0)\n\nstruct erdma_cmdq_ext_db_req {\n\tu64 hdr;\n\tu32 cfg;\n\tu16 rdb_off;\n\tu16 sdb_off;\n\tu16 rsvd0;\n\tu16 cdb_off;\n\tu32 rsvd1[3];\n};\n\n \n#define ERDMA_CMD_ALLOC_DB_RESP_RDB_MASK GENMASK_ULL(63, 48)\n#define ERDMA_CMD_ALLOC_DB_RESP_CDB_MASK GENMASK_ULL(47, 32)\n#define ERDMA_CMD_ALLOC_DB_RESP_SDB_MASK GENMASK_ULL(15, 0)\n\n \n#define ERDMA_CMD_CREATE_CQ_DEPTH_MASK GENMASK(31, 24)\n#define ERDMA_CMD_CREATE_CQ_PAGESIZE_MASK GENMASK(23, 20)\n#define ERDMA_CMD_CREATE_CQ_CQN_MASK GENMASK(19, 0)\n\n \n#define ERDMA_CMD_CREATE_CQ_MTT_CNT_MASK GENMASK(31, 16)\n#define ERDMA_CMD_CREATE_CQ_MTT_LEVEL_MASK BIT(15)\n#define ERDMA_CMD_CREATE_CQ_MTT_DB_CFG_MASK BIT(11)\n#define ERDMA_CMD_CREATE_CQ_EQN_MASK GENMASK(9, 0)\n\n \n#define ERDMA_CMD_CREATE_CQ_DB_CFG_MASK GENMASK(15, 0)\n\nstruct erdma_cmdq_create_cq_req {\n\tu64 hdr;\n\tu32 cfg0;\n\tu32 qbuf_addr_l;\n\tu32 qbuf_addr_h;\n\tu32 cfg1;\n\tu64 cq_db_info_addr;\n\tu32 first_page_offset;\n\tu32 cfg2;\n};\n\n \n#define ERDMA_CMD_MR_VALID_MASK BIT(31)\n#define ERDMA_CMD_MR_VERSION_MASK GENMASK(30, 28)\n#define ERDMA_CMD_MR_KEY_MASK GENMASK(27, 20)\n#define ERDMA_CMD_MR_MPT_IDX_MASK GENMASK(19, 0)\n\n \n#define ERDMA_CMD_REGMR_PD_MASK GENMASK(31, 12)\n#define ERDMA_CMD_REGMR_TYPE_MASK GENMASK(7, 6)\n#define ERDMA_CMD_REGMR_RIGHT_MASK GENMASK(5, 1)\n\n \n#define ERDMA_CMD_REGMR_PAGESIZE_MASK GENMASK(31, 27)\n#define ERDMA_CMD_REGMR_MTT_PAGESIZE_MASK GENMASK(26, 24)\n#define ERDMA_CMD_REGMR_MTT_LEVEL_MASK GENMASK(21, 20)\n#define ERDMA_CMD_REGMR_MTT_CNT_MASK GENMASK(19, 0)\n\nstruct erdma_cmdq_reg_mr_req {\n\tu64 hdr;\n\tu32 cfg0;\n\tu32 cfg1;\n\tu64 start_va;\n\tu32 size;\n\tu32 cfg2;\n\tunion {\n\t\tu64 phy_addr[4];\n\t\tstruct {\n\t\t\tu64 rsvd;\n\t\t\tu32 size_h;\n\t\t\tu32 mtt_cnt_h;\n\t\t};\n\t};\n};\n\nstruct erdma_cmdq_dereg_mr_req {\n\tu64 hdr;\n\tu32 cfg;\n};\n\n \n#define ERDMA_CMD_MODIFY_QP_STATE_MASK GENMASK(31, 24)\n#define ERDMA_CMD_MODIFY_QP_CC_MASK GENMASK(23, 20)\n#define ERDMA_CMD_MODIFY_QP_QPN_MASK GENMASK(19, 0)\n\nstruct erdma_cmdq_modify_qp_req {\n\tu64 hdr;\n\tu32 cfg;\n\tu32 cookie;\n\t__be32 dip;\n\t__be32 sip;\n\t__be16 sport;\n\t__be16 dport;\n\tu32 send_nxt;\n\tu32 recv_nxt;\n};\n\n \n#define ERDMA_CMD_CREATE_QP_SQ_DEPTH_MASK GENMASK(31, 20)\n#define ERDMA_CMD_CREATE_QP_QPN_MASK GENMASK(19, 0)\n\n \n#define ERDMA_CMD_CREATE_QP_RQ_DEPTH_MASK GENMASK(31, 20)\n#define ERDMA_CMD_CREATE_QP_PD_MASK GENMASK(19, 0)\n\n \n#define ERDMA_CMD_CREATE_QP_PAGE_SIZE_MASK GENMASK(31, 28)\n#define ERDMA_CMD_CREATE_QP_DB_CFG_MASK BIT(25)\n#define ERDMA_CMD_CREATE_QP_CQN_MASK GENMASK(23, 0)\n\n \n#define ERDMA_CMD_CREATE_QP_PAGE_OFFSET_MASK GENMASK(31, 12)\n#define ERDMA_CMD_CREATE_QP_MTT_CNT_MASK GENMASK(11, 1)\n#define ERDMA_CMD_CREATE_QP_MTT_LEVEL_MASK BIT(0)\n\n \n#define ERDMA_CMD_CREATE_QP_SQDB_CFG_MASK GENMASK(31, 16)\n#define ERDMA_CMD_CREATE_QP_RQDB_CFG_MASK GENMASK(15, 0)\n\n#define ERDMA_CMDQ_CREATE_QP_RESP_COOKIE_MASK GENMASK_ULL(31, 0)\n\nstruct erdma_cmdq_create_qp_req {\n\tu64 hdr;\n\tu32 cfg0;\n\tu32 cfg1;\n\tu32 sq_cqn_mtt_cfg;\n\tu32 rq_cqn_mtt_cfg;\n\tu64 sq_buf_addr;\n\tu64 rq_buf_addr;\n\tu32 sq_mtt_cfg;\n\tu32 rq_mtt_cfg;\n\tu64 sq_db_info_dma_addr;\n\tu64 rq_db_info_dma_addr;\n\n\tu64 sq_mtt_entry[3];\n\tu64 rq_mtt_entry[3];\n\n\tu32 db_cfg;\n};\n\nstruct erdma_cmdq_destroy_qp_req {\n\tu64 hdr;\n\tu32 qpn;\n};\n\nstruct erdma_cmdq_reflush_req {\n\tu64 hdr;\n\tu32 qpn;\n\tu32 sq_pi;\n\tu32 rq_pi;\n};\n\n \n#define ERDMA_CMD_DEV_CAP_MAX_CQE_MASK GENMASK_ULL(47, 40)\n#define ERDMA_CMD_DEV_CAP_FLAGS_MASK GENMASK_ULL(31, 24)\n#define ERDMA_CMD_DEV_CAP_MAX_RECV_WR_MASK GENMASK_ULL(23, 16)\n#define ERDMA_CMD_DEV_CAP_MAX_MR_SIZE_MASK GENMASK_ULL(7, 0)\n\n \n#define ERDMA_CMD_DEV_CAP_DMA_LOCAL_KEY_MASK GENMASK_ULL(63, 32)\n#define ERDMA_CMD_DEV_CAP_DEFAULT_CC_MASK GENMASK_ULL(31, 28)\n#define ERDMA_CMD_DEV_CAP_QBLOCK_MASK GENMASK_ULL(27, 16)\n#define ERDMA_CMD_DEV_CAP_MAX_MW_MASK GENMASK_ULL(7, 0)\n\n#define ERDMA_NQP_PER_QBLOCK 1024\n\nenum {\n\tERDMA_DEV_CAP_FLAGS_ATOMIC = 1 << 7,\n\tERDMA_DEV_CAP_FLAGS_MTT_VA = 1 << 5,\n\tERDMA_DEV_CAP_FLAGS_EXTEND_DB = 1 << 3,\n};\n\n#define ERDMA_CMD_INFO0_FW_VER_MASK GENMASK_ULL(31, 0)\n\n \n#define ERDMA_CQE_HDR_OWNER_MASK BIT(31)\n#define ERDMA_CQE_HDR_OPCODE_MASK GENMASK(23, 16)\n#define ERDMA_CQE_HDR_QTYPE_MASK GENMASK(15, 8)\n#define ERDMA_CQE_HDR_SYNDROME_MASK GENMASK(7, 0)\n\n#define ERDMA_CQE_QTYPE_SQ 0\n#define ERDMA_CQE_QTYPE_RQ 1\n#define ERDMA_CQE_QTYPE_CMDQ 2\n\nstruct erdma_cqe {\n\t__be32 hdr;\n\t__be32 qe_idx;\n\t__be32 qpn;\n\tunion {\n\t\t__le32 imm_data;\n\t\t__be32 inv_rkey;\n\t};\n\t__be32 size;\n\t__be32 rsvd[3];\n};\n\nstruct erdma_sge {\n\t__aligned_le64 addr;\n\t__le32 length;\n\t__le32 key;\n};\n\n \nstruct erdma_rqe {\n\t__le16 qe_idx;\n\t__le16 rsvd0;\n\t__le32 qpn;\n\t__le32 rsvd1;\n\t__le32 rsvd2;\n\t__le64 to;\n\t__le32 length;\n\t__le32 stag;\n};\n\n \n#define ERDMA_SQE_HDR_SGL_LEN_MASK GENMASK_ULL(63, 56)\n#define ERDMA_SQE_HDR_WQEBB_CNT_MASK GENMASK_ULL(54, 52)\n#define ERDMA_SQE_HDR_QPN_MASK GENMASK_ULL(51, 32)\n#define ERDMA_SQE_HDR_OPCODE_MASK GENMASK_ULL(31, 27)\n#define ERDMA_SQE_HDR_DWQE_MASK BIT_ULL(26)\n#define ERDMA_SQE_HDR_INLINE_MASK BIT_ULL(25)\n#define ERDMA_SQE_HDR_FENCE_MASK BIT_ULL(24)\n#define ERDMA_SQE_HDR_SE_MASK BIT_ULL(23)\n#define ERDMA_SQE_HDR_CE_MASK BIT_ULL(22)\n#define ERDMA_SQE_HDR_WQEBB_INDEX_MASK GENMASK_ULL(15, 0)\n\n \n#define ERDMA_SQE_MR_ACCESS_MASK GENMASK(5, 1)\n#define ERDMA_SQE_MR_MTT_TYPE_MASK GENMASK(7, 6)\n#define ERDMA_SQE_MR_MTT_CNT_MASK GENMASK(31, 12)\n\nstruct erdma_write_sqe {\n\t__le64 hdr;\n\t__be32 imm_data;\n\t__le32 length;\n\n\t__le32 sink_stag;\n\t__le32 sink_to_l;\n\t__le32 sink_to_h;\n\n\t__le32 rsvd;\n\n\tstruct erdma_sge sgl[];\n};\n\nstruct erdma_send_sqe {\n\t__le64 hdr;\n\tunion {\n\t\t__be32 imm_data;\n\t\t__le32 invalid_stag;\n\t};\n\n\t__le32 length;\n\tstruct erdma_sge sgl[];\n};\n\nstruct erdma_readreq_sqe {\n\t__le64 hdr;\n\t__le32 invalid_stag;\n\t__le32 length;\n\t__le32 sink_stag;\n\t__le32 sink_to_l;\n\t__le32 sink_to_h;\n\t__le32 rsvd;\n};\n\nstruct erdma_atomic_sqe {\n\t__le64 hdr;\n\t__le64 rsvd;\n\t__le64 fetchadd_swap_data;\n\t__le64 cmp_data;\n\n\tstruct erdma_sge remote;\n\tstruct erdma_sge sgl;\n};\n\nstruct erdma_reg_mr_sqe {\n\t__le64 hdr;\n\t__le64 addr;\n\t__le32 length;\n\t__le32 stag;\n\t__le32 attrs;\n\t__le32 rsvd;\n};\n\n \n#define ERDMA_DEFAULT_EQ_DEPTH 4096\n\n \n#define ERDMA_CEQE_HDR_DB_MASK BIT_ULL(63)\n#define ERDMA_CEQE_HDR_PI_MASK GENMASK_ULL(55, 32)\n#define ERDMA_CEQE_HDR_O_MASK BIT_ULL(31)\n#define ERDMA_CEQE_HDR_CQN_MASK GENMASK_ULL(19, 0)\n\n \n#define ERDMA_AEQE_HDR_O_MASK BIT(31)\n#define ERDMA_AEQE_HDR_TYPE_MASK GENMASK(23, 16)\n#define ERDMA_AEQE_HDR_SUBTYPE_MASK GENMASK(7, 0)\n\n#define ERDMA_AE_TYPE_QP_FATAL_EVENT 0\n#define ERDMA_AE_TYPE_QP_ERQ_ERR_EVENT 1\n#define ERDMA_AE_TYPE_ACC_ERR_EVENT 2\n#define ERDMA_AE_TYPE_CQ_ERR 3\n#define ERDMA_AE_TYPE_OTHER_ERROR 4\n\nstruct erdma_aeqe {\n\t__le32 hdr;\n\t__le32 event_data0;\n\t__le32 event_data1;\n\t__le32 rsvd;\n};\n\nenum erdma_opcode {\n\tERDMA_OP_WRITE = 0,\n\tERDMA_OP_READ = 1,\n\tERDMA_OP_SEND = 2,\n\tERDMA_OP_SEND_WITH_IMM = 3,\n\n\tERDMA_OP_RECEIVE = 4,\n\tERDMA_OP_RECV_IMM = 5,\n\tERDMA_OP_RECV_INV = 6,\n\n\tERDMA_OP_RSVD0 = 7,\n\tERDMA_OP_RSVD1 = 8,\n\tERDMA_OP_WRITE_WITH_IMM = 9,\n\n\tERDMA_OP_RSVD2 = 10,\n\tERDMA_OP_RSVD3 = 11,\n\n\tERDMA_OP_RSP_SEND_IMM = 12,\n\tERDMA_OP_SEND_WITH_INV = 13,\n\n\tERDMA_OP_REG_MR = 14,\n\tERDMA_OP_LOCAL_INV = 15,\n\tERDMA_OP_READ_WITH_INV = 16,\n\tERDMA_OP_ATOMIC_CAS = 17,\n\tERDMA_OP_ATOMIC_FAA = 18,\n\tERDMA_NUM_OPCODES = 19,\n\tERDMA_OP_INVALID = ERDMA_NUM_OPCODES + 1\n};\n\nenum erdma_wc_status {\n\tERDMA_WC_SUCCESS = 0,\n\tERDMA_WC_GENERAL_ERR = 1,\n\tERDMA_WC_RECV_WQE_FORMAT_ERR = 2,\n\tERDMA_WC_RECV_STAG_INVALID_ERR = 3,\n\tERDMA_WC_RECV_ADDR_VIOLATION_ERR = 4,\n\tERDMA_WC_RECV_RIGHT_VIOLATION_ERR = 5,\n\tERDMA_WC_RECV_PDID_ERR = 6,\n\tERDMA_WC_RECV_WARRPING_ERR = 7,\n\tERDMA_WC_SEND_WQE_FORMAT_ERR = 8,\n\tERDMA_WC_SEND_WQE_ORD_EXCEED = 9,\n\tERDMA_WC_SEND_STAG_INVALID_ERR = 10,\n\tERDMA_WC_SEND_ADDR_VIOLATION_ERR = 11,\n\tERDMA_WC_SEND_RIGHT_VIOLATION_ERR = 12,\n\tERDMA_WC_SEND_PDID_ERR = 13,\n\tERDMA_WC_SEND_WARRPING_ERR = 14,\n\tERDMA_WC_FLUSH_ERR = 15,\n\tERDMA_WC_RETRY_EXC_ERR = 16,\n\tERDMA_NUM_WC_STATUS\n};\n\nenum erdma_vendor_err {\n\tERDMA_WC_VENDOR_NO_ERR = 0,\n\tERDMA_WC_VENDOR_INVALID_RQE = 1,\n\tERDMA_WC_VENDOR_RQE_INVALID_STAG = 2,\n\tERDMA_WC_VENDOR_RQE_ADDR_VIOLATION = 3,\n\tERDMA_WC_VENDOR_RQE_ACCESS_RIGHT_ERR = 4,\n\tERDMA_WC_VENDOR_RQE_INVALID_PD = 5,\n\tERDMA_WC_VENDOR_RQE_WRAP_ERR = 6,\n\tERDMA_WC_VENDOR_INVALID_SQE = 0x20,\n\tERDMA_WC_VENDOR_ZERO_ORD = 0x21,\n\tERDMA_WC_VENDOR_SQE_INVALID_STAG = 0x30,\n\tERDMA_WC_VENDOR_SQE_ADDR_VIOLATION = 0x31,\n\tERDMA_WC_VENDOR_SQE_ACCESS_ERR = 0x32,\n\tERDMA_WC_VENDOR_SQE_INVALID_PD = 0x33,\n\tERDMA_WC_VENDOR_SQE_WARP_ERR = 0x34\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}