<?xml version="1.0" ?> 
<rvx>
        <platform>
                <name>fsd</name>
                <status>described</status>
                <spec>
                        <define>
                                <name>sram_size</name>
                                <value>64kB</value>
                        </define>
                        <define>
                                <name>include_slow_dram</name>
                                <value type="bool">True</value>
                        </define>
                        <define>
                                <name>num_led_checker</name>
                                <value>1</value>
			</define>
			<define>
                                <name>num_core_user</name>
                                <value>2</value>
			</define>
                </spec>

                <gpio>
                  <name>gpio0</name>
                  <width>1</width>
                </gpio>

                <signal>
                  <name>xa_p0</name>
                  <width>1</width>
                  <port>input</port>
                  <user_dependent/>
                </signal>

                <signal>
                  <name>xa_n0</name>
                  <width>1</width>
                  <port>input</port>
                  <user_dependent/>
                </signal>

                <ip_instance>
                        <name>i_xadc_wiz_0</name>
                        <library_name>user_slaveif_axi4l_clkin</library_name>
                        <parameter>
                                <id>SIZE_OF_MEMORYMAP</id>
                                <value>0x1000</value>
                        </parameter>
                        <parameter>
                                <id>BW_ADDR</id>
                                <value>32</value>
                        </parameter>
                        <parameter>
                                <id>BW_DATA</id>
                                <value>32</value>
                        </parameter>
                </ip_instance>

		<clock_info>
                        <define>
                                <name>clk_system</name>
                                <value type="dec">100000000</value>
                        </define>
                        <define>
                                <name>clk_dca_core</name>
                                <value type="dec">100000000</value>
                        </define>
                </clock_info>

                <ip_instance>
                        <name>i_main_core</name>
                        <library_name>rvc_orca_plus</library_name>
                </ip_instance>

                <sw_define>
                        <use_reuse_memory_allocator type="bool">True</use_reuse_memory_allocator>
                        <caching_most type="bool">False</caching_most>
                        <use_profiling type="bool">False</use_profiling>
                        <silent_for_profiling type="bool">False</silent_for_profiling>
                </sw_define>

                <sim_define>
                        <simulate_spi_flash type='bool'>False</simulate_spi_flash>
                </sim_define>

        </platform>
</rvx>


