Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov 16 19:03:34 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MASTER_control_sets_placed.rpt
| Design       : MASTER
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             131 |           35 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              22 |            8 |
| Yes          | No                    | Yes                    |               2 |            1 |
| Yes          | Yes                   | No                     |              23 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------------------------+------------------+----------------+--------------+
|                                                                Clock Signal                                                                |               Enable Signal              |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------------------------+------------------+----------------+--------------+
|  PLL1/inst/clk_out1                                                                                                                        | RSMPL/o_resampler_DnBusy_i_1_n_0         |                                |                1 |              1 |         1.00 |
| ~RSMPL/CE                                                                                                                                  |                                          | RSMPL/r_dds_done_count_i_1_n_0 |                1 |              1 |         1.00 |
|  o_TRIG_OBUF_BUFG                                                                                                                          |                                          | RSMPL/r_done                   |                1 |              1 |         1.00 |
|  RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/m_axis_data_tdata[11] |                                          |                                |                1 |              1 |         1.00 |
|  PLL1/inst/clk_out1                                                                                                                        | RSMPL/FSM_sequential_s_resamp[1]_i_1_n_0 | i_RESET_IBUF                   |                1 |              2 |         2.00 |
|  PLL1/inst/clk_out1                                                                                                                        |                                          |                                |                2 |              5 |         2.50 |
|  PLL1/inst/clk_out1                                                                                                                        | RSMPL/r_delay_count[7]_i_2_n_0           | RSMPL/r_delay_count[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/m_axis_data_tdata[11] | RSMPL/r_dds_clk_count[0]_i_2_n_0         | RSMPL/r_dds_clk_count          |                4 |             15 |         3.75 |
|  Prescaler/o_DDS_CLK_OBUF_BUFG                                                                                                             | RSMPL/s_axis_config_tvalid               |                                |                7 |             21 |         3.00 |
|  Prescaler/o_DDS_CLK_OBUF_BUFG                                                                                                             |                                          |                                |               32 |            125 |         3.91 |
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------------------------+------------------+----------------+--------------+


