Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Aug 11 08:43:52 2024
| Host         : KING running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SPI_top_control_sets_placed.rpt
| Design       : SPI_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              74 |           25 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             240 |           64 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+---------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                   |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------+---------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | control_and_clkgen/load_reg[1]_0[0]               | spi_register_file/reset_n |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | control_and_clkgen/load_reg[1]_1[0]               | spi_register_file/reset_n |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | control_and_clkgen/load_reg[3]_0[0]               | spi_register_file/reset_n |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | control_and_clkgen/Q[0]                           | spi_register_file/reset_n |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | control_and_clkgen/E[0]                           | spi_register_file/reset_n |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | control_and_clkgen/FSM_onehot_p_state_reg[2]_1[0] | spi_register_file/reset_n |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | control_and_clkgen/FSM_onehot_p_state_reg[2]_2[0] | spi_register_file/reset_n |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | control_and_clkgen/FSM_onehot_p_state_reg[2]_3[0] | spi_register_file/reset_n |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | control_and_clkgen/enable_reg[3]_0[1]             | spi_register_file/reset_n |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG |                                                   | spi_register_file/reset_n |               25 |             74 |         2.96 |
+----------------+---------------------------------------------------+---------------------------+------------------+----------------+--------------+


