{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1456367563993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Full Version " "Version 15.0.2 Build 153 07/15/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456367563996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 25 10:32:43 2016 " "Processing started: Thu Feb 25 10:32:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456367563996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1456367563996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DDA -c DDA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DDA -c DDA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1456367563996 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDA_8_1200mv_85c_slow.vo D:/ZiSyncBackup/A4_FPGA/moto_2_DDA/simulation/modelsim/ simulation " "Generated file DDA_8_1200mv_85c_slow.vo in folder \"D:/ZiSyncBackup/A4_FPGA/moto_2_DDA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1456367564508 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDA_8_1200mv_0c_slow.vo D:/ZiSyncBackup/A4_FPGA/moto_2_DDA/simulation/modelsim/ simulation " "Generated file DDA_8_1200mv_0c_slow.vo in folder \"D:/ZiSyncBackup/A4_FPGA/moto_2_DDA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1456367564593 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDA_min_1200mv_0c_fast.vo D:/ZiSyncBackup/A4_FPGA/moto_2_DDA/simulation/modelsim/ simulation " "Generated file DDA_min_1200mv_0c_fast.vo in folder \"D:/ZiSyncBackup/A4_FPGA/moto_2_DDA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1456367564677 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDA.vo D:/ZiSyncBackup/A4_FPGA/moto_2_DDA/simulation/modelsim/ simulation " "Generated file DDA.vo in folder \"D:/ZiSyncBackup/A4_FPGA/moto_2_DDA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1456367564764 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDA_8_1200mv_85c_v_slow.sdo D:/ZiSyncBackup/A4_FPGA/moto_2_DDA/simulation/modelsim/ simulation " "Generated file DDA_8_1200mv_85c_v_slow.sdo in folder \"D:/ZiSyncBackup/A4_FPGA/moto_2_DDA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1456367564850 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDA_8_1200mv_0c_v_slow.sdo D:/ZiSyncBackup/A4_FPGA/moto_2_DDA/simulation/modelsim/ simulation " "Generated file DDA_8_1200mv_0c_v_slow.sdo in folder \"D:/ZiSyncBackup/A4_FPGA/moto_2_DDA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1456367564939 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDA_min_1200mv_0c_v_fast.sdo D:/ZiSyncBackup/A4_FPGA/moto_2_DDA/simulation/modelsim/ simulation " "Generated file DDA_min_1200mv_0c_v_fast.sdo in folder \"D:/ZiSyncBackup/A4_FPGA/moto_2_DDA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1456367565022 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDA_v.sdo D:/ZiSyncBackup/A4_FPGA/moto_2_DDA/simulation/modelsim/ simulation " "Generated file DDA_v.sdo in folder \"D:/ZiSyncBackup/A4_FPGA/moto_2_DDA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1456367565105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456367565178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 25 10:32:45 2016 " "Processing ended: Thu Feb 25 10:32:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456367565178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456367565178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456367565178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456367565178 ""}
