
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/uart/rtl/uart_reg_top.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // Register Top module auto-generated by `reggen`</pre>
<pre style="margin:0; padding:0 ">   6: </pre>
<pre style="margin:0; padding:0 ">   7: module uart_reg_top (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   8:   input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   9:   input rst_ni,</pre>
<pre style="margin:0; padding:0 ">  10: </pre>
<pre style="margin:0; padding:0 ">  11:   // Below Regster interface can be changed</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  12:   input  tlul_pkg::tl_h2d_t tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  13:   output tlul_pkg::tl_d2h_t tl_o,</pre>
<pre style="margin:0; padding:0 ">  14:   // To HW</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  15:   output uart_reg_pkg::uart_reg2hw_t reg2hw, // Write</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16:   input  uart_reg_pkg::uart_hw2reg_t hw2reg, // Read</pre>
<pre style="margin:0; padding:0 ">  17: </pre>
<pre style="margin:0; padding:0 ">  18:   // Config</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:   input devmode_i // If 1, explicit error return for unmapped register access</pre>
<pre style="margin:0; padding:0 ">  20: );</pre>
<pre style="margin:0; padding:0 ">  21: </pre>
<pre style="margin:0; padding:0 ">  22:   import uart_reg_pkg::* ;</pre>
<pre style="margin:0; padding:0 ">  23: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:   localparam int AW = 6;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:   localparam int DW = 32;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:   localparam int DBW = DW/8;                    // Byte Width</pre>
<pre style="margin:0; padding:0 ">  27: </pre>
<pre style="margin:0; padding:0 ">  28:   // register signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:   logic           reg_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30:   logic           reg_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:   logic [AW-1:0]  reg_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:   logic [DW-1:0]  reg_wdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:   logic [DBW-1:0] reg_be;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:   logic [DW-1:0]  reg_rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:   logic           reg_error;</pre>
<pre style="margin:0; padding:0 ">  36: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:   logic          addrmiss, wr_err;</pre>
<pre style="margin:0; padding:0 ">  38: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:   logic [DW-1:0] reg_rdata_next;</pre>
<pre style="margin:0; padding:0 ">  40: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:   tlul_pkg::tl_h2d_t tl_reg_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:   tlul_pkg::tl_d2h_t tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 ">  43: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:   assign tl_reg_h2d = tl_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45:   assign tl_o       = tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 ">  46: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:   tlul_adapter_reg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:     .RegAw(AW),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:     .RegDw(DW)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50:   ) u_reg_if (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:     .rst_ni,</pre>
<pre style="margin:0; padding:0 ">  53: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54:     .tl_i (tl_reg_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55:     .tl_o (tl_reg_d2h),</pre>
<pre style="margin:0; padding:0 ">  56: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57:     .we_o    (reg_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58:     .re_o    (reg_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:     .addr_o  (reg_addr),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:     .wdata_o (reg_wdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:     .be_o    (reg_be),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62:     .rdata_i (reg_rdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:     .error_i (reg_error)</pre>
<pre style="margin:0; padding:0 ">  64:   );</pre>
<pre style="margin:0; padding:0 ">  65: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66:   assign reg_rdata = reg_rdata_next ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  67:   assign reg_error = (devmode_i & addrmiss) | wr_err ;</pre>
<pre style="margin:0; padding:0 ">  68: </pre>
<pre style="margin:0; padding:0 ">  69:   // Define SW related signals</pre>
<pre style="margin:0; padding:0 ">  70:   // Format: <reg>_<field>_{wd|we|qs}</pre>
<pre style="margin:0; padding:0 ">  71:   //        or <reg>_{wd|we|qs} if field == 1 or 0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72:   logic intr_state_tx_watermark_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:   logic intr_state_tx_watermark_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:   logic intr_state_tx_watermark_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:   logic intr_state_rx_watermark_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:   logic intr_state_rx_watermark_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:   logic intr_state_rx_watermark_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:   logic intr_state_tx_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:   logic intr_state_tx_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:   logic intr_state_tx_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81:   logic intr_state_rx_overflow_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82:   logic intr_state_rx_overflow_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83:   logic intr_state_rx_overflow_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  84:   logic intr_state_rx_frame_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  85:   logic intr_state_rx_frame_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  86:   logic intr_state_rx_frame_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  87:   logic intr_state_rx_break_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  88:   logic intr_state_rx_break_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  89:   logic intr_state_rx_break_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  90:   logic intr_state_rx_timeout_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91:   logic intr_state_rx_timeout_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92:   logic intr_state_rx_timeout_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  93:   logic intr_state_rx_parity_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94:   logic intr_state_rx_parity_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:   logic intr_state_rx_parity_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:   logic intr_enable_tx_watermark_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:   logic intr_enable_tx_watermark_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98:   logic intr_enable_tx_watermark_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99:   logic intr_enable_rx_watermark_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100:   logic intr_enable_rx_watermark_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 101:   logic intr_enable_rx_watermark_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102:   logic intr_enable_tx_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 103:   logic intr_enable_tx_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:   logic intr_enable_tx_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 105:   logic intr_enable_rx_overflow_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106:   logic intr_enable_rx_overflow_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:   logic intr_enable_rx_overflow_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:   logic intr_enable_rx_frame_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:   logic intr_enable_rx_frame_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:   logic intr_enable_rx_frame_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:   logic intr_enable_rx_break_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112:   logic intr_enable_rx_break_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 113:   logic intr_enable_rx_break_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 114:   logic intr_enable_rx_timeout_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115:   logic intr_enable_rx_timeout_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 116:   logic intr_enable_rx_timeout_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 117:   logic intr_enable_rx_parity_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 118:   logic intr_enable_rx_parity_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119:   logic intr_enable_rx_parity_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:   logic intr_test_tx_watermark_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121:   logic intr_test_tx_watermark_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122:   logic intr_test_rx_watermark_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 123:   logic intr_test_rx_watermark_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 124:   logic intr_test_tx_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:   logic intr_test_tx_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126:   logic intr_test_rx_overflow_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127:   logic intr_test_rx_overflow_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:   logic intr_test_rx_frame_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:   logic intr_test_rx_frame_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 130:   logic intr_test_rx_break_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 131:   logic intr_test_rx_break_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132:   logic intr_test_rx_timeout_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133:   logic intr_test_rx_timeout_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 134:   logic intr_test_rx_parity_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 135:   logic intr_test_rx_parity_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136:   logic ctrl_tx_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137:   logic ctrl_tx_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:   logic ctrl_tx_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 139:   logic ctrl_rx_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 140:   logic ctrl_rx_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 141:   logic ctrl_rx_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:   logic ctrl_nf_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:   logic ctrl_nf_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144:   logic ctrl_nf_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 145:   logic ctrl_slpbk_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 146:   logic ctrl_slpbk_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 147:   logic ctrl_slpbk_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 148:   logic ctrl_llpbk_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149:   logic ctrl_llpbk_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:   logic ctrl_llpbk_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:   logic ctrl_parity_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 152:   logic ctrl_parity_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 153:   logic ctrl_parity_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 154:   logic ctrl_parity_odd_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 155:   logic ctrl_parity_odd_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 156:   logic ctrl_parity_odd_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 157:   logic [1:0] ctrl_rxblvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 158:   logic [1:0] ctrl_rxblvl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 159:   logic ctrl_rxblvl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 160:   logic [15:0] ctrl_nco_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 161:   logic [15:0] ctrl_nco_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 162:   logic ctrl_nco_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 163:   logic status_txfull_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 164:   logic status_txfull_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 165:   logic status_rxfull_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 166:   logic status_rxfull_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 167:   logic status_txempty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 168:   logic status_txempty_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 169:   logic status_txidle_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 170:   logic status_txidle_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 171:   logic status_rxidle_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 172:   logic status_rxidle_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 173:   logic status_rxempty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 174:   logic status_rxempty_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 175:   logic [7:0] rdata_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 176:   logic rdata_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 177:   logic [7:0] wdata_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 178:   logic wdata_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 179:   logic fifo_ctrl_rxrst_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 180:   logic fifo_ctrl_rxrst_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 181:   logic fifo_ctrl_txrst_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 182:   logic fifo_ctrl_txrst_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 183:   logic [2:0] fifo_ctrl_rxilvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 184:   logic [2:0] fifo_ctrl_rxilvl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 185:   logic fifo_ctrl_rxilvl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 186:   logic [1:0] fifo_ctrl_txilvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 187:   logic [1:0] fifo_ctrl_txilvl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 188:   logic fifo_ctrl_txilvl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 189:   logic [5:0] fifo_status_txlvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 190:   logic fifo_status_txlvl_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 191:   logic [5:0] fifo_status_rxlvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 192:   logic fifo_status_rxlvl_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 193:   logic ovrd_txen_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 194:   logic ovrd_txen_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 195:   logic ovrd_txen_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 196:   logic ovrd_txval_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 197:   logic ovrd_txval_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 198:   logic ovrd_txval_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 199:   logic [15:0] val_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 200:   logic val_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 201:   logic [23:0] timeout_ctrl_val_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 202:   logic [23:0] timeout_ctrl_val_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 203:   logic timeout_ctrl_val_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 204:   logic timeout_ctrl_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 205:   logic timeout_ctrl_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 206:   logic timeout_ctrl_en_we;</pre>
<pre style="margin:0; padding:0 "> 207: </pre>
<pre style="margin:0; padding:0 "> 208:   // Register instances</pre>
<pre style="margin:0; padding:0 "> 209:   // R[intr_state]: V(False)</pre>
<pre style="margin:0; padding:0 "> 210: </pre>
<pre style="margin:0; padding:0 "> 211:   //   F[tx_watermark]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 212:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 213:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 214:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 215:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 216:   ) u_intr_state_tx_watermark (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 217:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 218:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 219: </pre>
<pre style="margin:0; padding:0 "> 220:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 221:     .we     (intr_state_tx_watermark_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 222:     .wd     (intr_state_tx_watermark_wd),</pre>
<pre style="margin:0; padding:0 "> 223: </pre>
<pre style="margin:0; padding:0 "> 224:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 225:     .de     (hw2reg.intr_state.tx_watermark.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 226:     .d      (hw2reg.intr_state.tx_watermark.d ),</pre>
<pre style="margin:0; padding:0 "> 227: </pre>
<pre style="margin:0; padding:0 "> 228:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 229:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 230:     .q      (reg2hw.intr_state.tx_watermark.q ),</pre>
<pre style="margin:0; padding:0 "> 231: </pre>
<pre style="margin:0; padding:0 "> 232:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 233:     .qs     (intr_state_tx_watermark_qs)</pre>
<pre style="margin:0; padding:0 "> 234:   );</pre>
<pre style="margin:0; padding:0 "> 235: </pre>
<pre style="margin:0; padding:0 "> 236: </pre>
<pre style="margin:0; padding:0 "> 237:   //   F[rx_watermark]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 238:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 239:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 240:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 241:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 242:   ) u_intr_state_rx_watermark (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 243:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 244:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 245: </pre>
<pre style="margin:0; padding:0 "> 246:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 247:     .we     (intr_state_rx_watermark_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 248:     .wd     (intr_state_rx_watermark_wd),</pre>
<pre style="margin:0; padding:0 "> 249: </pre>
<pre style="margin:0; padding:0 "> 250:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 251:     .de     (hw2reg.intr_state.rx_watermark.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 252:     .d      (hw2reg.intr_state.rx_watermark.d ),</pre>
<pre style="margin:0; padding:0 "> 253: </pre>
<pre style="margin:0; padding:0 "> 254:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 255:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 256:     .q      (reg2hw.intr_state.rx_watermark.q ),</pre>
<pre style="margin:0; padding:0 "> 257: </pre>
<pre style="margin:0; padding:0 "> 258:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 259:     .qs     (intr_state_rx_watermark_qs)</pre>
<pre style="margin:0; padding:0 "> 260:   );</pre>
<pre style="margin:0; padding:0 "> 261: </pre>
<pre style="margin:0; padding:0 "> 262: </pre>
<pre style="margin:0; padding:0 "> 263:   //   F[tx_empty]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 264:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 265:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 266:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 267:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 268:   ) u_intr_state_tx_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 269:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 270:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 271: </pre>
<pre style="margin:0; padding:0 "> 272:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 273:     .we     (intr_state_tx_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 274:     .wd     (intr_state_tx_empty_wd),</pre>
<pre style="margin:0; padding:0 "> 275: </pre>
<pre style="margin:0; padding:0 "> 276:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 277:     .de     (hw2reg.intr_state.tx_empty.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 278:     .d      (hw2reg.intr_state.tx_empty.d ),</pre>
<pre style="margin:0; padding:0 "> 279: </pre>
<pre style="margin:0; padding:0 "> 280:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 281:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 282:     .q      (reg2hw.intr_state.tx_empty.q ),</pre>
<pre style="margin:0; padding:0 "> 283: </pre>
<pre style="margin:0; padding:0 "> 284:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 285:     .qs     (intr_state_tx_empty_qs)</pre>
<pre style="margin:0; padding:0 "> 286:   );</pre>
<pre style="margin:0; padding:0 "> 287: </pre>
<pre style="margin:0; padding:0 "> 288: </pre>
<pre style="margin:0; padding:0 "> 289:   //   F[rx_overflow]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 290:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 291:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 292:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 293:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 294:   ) u_intr_state_rx_overflow (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 295:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 296:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 297: </pre>
<pre style="margin:0; padding:0 "> 298:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 299:     .we     (intr_state_rx_overflow_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 300:     .wd     (intr_state_rx_overflow_wd),</pre>
<pre style="margin:0; padding:0 "> 301: </pre>
<pre style="margin:0; padding:0 "> 302:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 303:     .de     (hw2reg.intr_state.rx_overflow.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 304:     .d      (hw2reg.intr_state.rx_overflow.d ),</pre>
<pre style="margin:0; padding:0 "> 305: </pre>
<pre style="margin:0; padding:0 "> 306:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 307:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 308:     .q      (reg2hw.intr_state.rx_overflow.q ),</pre>
<pre style="margin:0; padding:0 "> 309: </pre>
<pre style="margin:0; padding:0 "> 310:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 311:     .qs     (intr_state_rx_overflow_qs)</pre>
<pre style="margin:0; padding:0 "> 312:   );</pre>
<pre style="margin:0; padding:0 "> 313: </pre>
<pre style="margin:0; padding:0 "> 314: </pre>
<pre style="margin:0; padding:0 "> 315:   //   F[rx_frame_err]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 316:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 317:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 318:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 319:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 320:   ) u_intr_state_rx_frame_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 321:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 322:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 323: </pre>
<pre style="margin:0; padding:0 "> 324:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 325:     .we     (intr_state_rx_frame_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 326:     .wd     (intr_state_rx_frame_err_wd),</pre>
<pre style="margin:0; padding:0 "> 327: </pre>
<pre style="margin:0; padding:0 "> 328:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 329:     .de     (hw2reg.intr_state.rx_frame_err.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 330:     .d      (hw2reg.intr_state.rx_frame_err.d ),</pre>
<pre style="margin:0; padding:0 "> 331: </pre>
<pre style="margin:0; padding:0 "> 332:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 333:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 334:     .q      (reg2hw.intr_state.rx_frame_err.q ),</pre>
<pre style="margin:0; padding:0 "> 335: </pre>
<pre style="margin:0; padding:0 "> 336:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 337:     .qs     (intr_state_rx_frame_err_qs)</pre>
<pre style="margin:0; padding:0 "> 338:   );</pre>
<pre style="margin:0; padding:0 "> 339: </pre>
<pre style="margin:0; padding:0 "> 340: </pre>
<pre style="margin:0; padding:0 "> 341:   //   F[rx_break_err]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 342:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 343:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 344:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 345:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 346:   ) u_intr_state_rx_break_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 347:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 348:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 349: </pre>
<pre style="margin:0; padding:0 "> 350:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 351:     .we     (intr_state_rx_break_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 352:     .wd     (intr_state_rx_break_err_wd),</pre>
<pre style="margin:0; padding:0 "> 353: </pre>
<pre style="margin:0; padding:0 "> 354:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 355:     .de     (hw2reg.intr_state.rx_break_err.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 356:     .d      (hw2reg.intr_state.rx_break_err.d ),</pre>
<pre style="margin:0; padding:0 "> 357: </pre>
<pre style="margin:0; padding:0 "> 358:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 359:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 360:     .q      (reg2hw.intr_state.rx_break_err.q ),</pre>
<pre style="margin:0; padding:0 "> 361: </pre>
<pre style="margin:0; padding:0 "> 362:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 363:     .qs     (intr_state_rx_break_err_qs)</pre>
<pre style="margin:0; padding:0 "> 364:   );</pre>
<pre style="margin:0; padding:0 "> 365: </pre>
<pre style="margin:0; padding:0 "> 366: </pre>
<pre style="margin:0; padding:0 "> 367:   //   F[rx_timeout]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 368:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 369:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 370:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 371:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 372:   ) u_intr_state_rx_timeout (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 373:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 374:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 375: </pre>
<pre style="margin:0; padding:0 "> 376:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 377:     .we     (intr_state_rx_timeout_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 378:     .wd     (intr_state_rx_timeout_wd),</pre>
<pre style="margin:0; padding:0 "> 379: </pre>
<pre style="margin:0; padding:0 "> 380:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 381:     .de     (hw2reg.intr_state.rx_timeout.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 382:     .d      (hw2reg.intr_state.rx_timeout.d ),</pre>
<pre style="margin:0; padding:0 "> 383: </pre>
<pre style="margin:0; padding:0 "> 384:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 385:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 386:     .q      (reg2hw.intr_state.rx_timeout.q ),</pre>
<pre style="margin:0; padding:0 "> 387: </pre>
<pre style="margin:0; padding:0 "> 388:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 389:     .qs     (intr_state_rx_timeout_qs)</pre>
<pre style="margin:0; padding:0 "> 390:   );</pre>
<pre style="margin:0; padding:0 "> 391: </pre>
<pre style="margin:0; padding:0 "> 392: </pre>
<pre style="margin:0; padding:0 "> 393:   //   F[rx_parity_err]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 394:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 395:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 396:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 397:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 398:   ) u_intr_state_rx_parity_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 399:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 400:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 401: </pre>
<pre style="margin:0; padding:0 "> 402:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 403:     .we     (intr_state_rx_parity_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 404:     .wd     (intr_state_rx_parity_err_wd),</pre>
<pre style="margin:0; padding:0 "> 405: </pre>
<pre style="margin:0; padding:0 "> 406:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 407:     .de     (hw2reg.intr_state.rx_parity_err.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 408:     .d      (hw2reg.intr_state.rx_parity_err.d ),</pre>
<pre style="margin:0; padding:0 "> 409: </pre>
<pre style="margin:0; padding:0 "> 410:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 411:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 412:     .q      (reg2hw.intr_state.rx_parity_err.q ),</pre>
<pre style="margin:0; padding:0 "> 413: </pre>
<pre style="margin:0; padding:0 "> 414:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 415:     .qs     (intr_state_rx_parity_err_qs)</pre>
<pre style="margin:0; padding:0 "> 416:   );</pre>
<pre style="margin:0; padding:0 "> 417: </pre>
<pre style="margin:0; padding:0 "> 418: </pre>
<pre style="margin:0; padding:0 "> 419:   // R[intr_enable]: V(False)</pre>
<pre style="margin:0; padding:0 "> 420: </pre>
<pre style="margin:0; padding:0 "> 421:   //   F[tx_watermark]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 422:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 423:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 424:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 425:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 426:   ) u_intr_enable_tx_watermark (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 427:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 428:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 429: </pre>
<pre style="margin:0; padding:0 "> 430:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 431:     .we     (intr_enable_tx_watermark_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 432:     .wd     (intr_enable_tx_watermark_wd),</pre>
<pre style="margin:0; padding:0 "> 433: </pre>
<pre style="margin:0; padding:0 "> 434:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 435:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 436:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 437: </pre>
<pre style="margin:0; padding:0 "> 438:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 439:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 440:     .q      (reg2hw.intr_enable.tx_watermark.q ),</pre>
<pre style="margin:0; padding:0 "> 441: </pre>
<pre style="margin:0; padding:0 "> 442:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 443:     .qs     (intr_enable_tx_watermark_qs)</pre>
<pre style="margin:0; padding:0 "> 444:   );</pre>
<pre style="margin:0; padding:0 "> 445: </pre>
<pre style="margin:0; padding:0 "> 446: </pre>
<pre style="margin:0; padding:0 "> 447:   //   F[rx_watermark]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 448:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 449:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 450:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 451:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 452:   ) u_intr_enable_rx_watermark (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 453:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 454:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 455: </pre>
<pre style="margin:0; padding:0 "> 456:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 457:     .we     (intr_enable_rx_watermark_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 458:     .wd     (intr_enable_rx_watermark_wd),</pre>
<pre style="margin:0; padding:0 "> 459: </pre>
<pre style="margin:0; padding:0 "> 460:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 461:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 462:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 463: </pre>
<pre style="margin:0; padding:0 "> 464:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 465:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 466:     .q      (reg2hw.intr_enable.rx_watermark.q ),</pre>
<pre style="margin:0; padding:0 "> 467: </pre>
<pre style="margin:0; padding:0 "> 468:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 469:     .qs     (intr_enable_rx_watermark_qs)</pre>
<pre style="margin:0; padding:0 "> 470:   );</pre>
<pre style="margin:0; padding:0 "> 471: </pre>
<pre style="margin:0; padding:0 "> 472: </pre>
<pre style="margin:0; padding:0 "> 473:   //   F[tx_empty]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 474:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 475:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 476:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 477:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 478:   ) u_intr_enable_tx_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 479:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 480:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 481: </pre>
<pre style="margin:0; padding:0 "> 482:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 483:     .we     (intr_enable_tx_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 484:     .wd     (intr_enable_tx_empty_wd),</pre>
<pre style="margin:0; padding:0 "> 485: </pre>
<pre style="margin:0; padding:0 "> 486:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 487:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 488:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 489: </pre>
<pre style="margin:0; padding:0 "> 490:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 491:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 492:     .q      (reg2hw.intr_enable.tx_empty.q ),</pre>
<pre style="margin:0; padding:0 "> 493: </pre>
<pre style="margin:0; padding:0 "> 494:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 495:     .qs     (intr_enable_tx_empty_qs)</pre>
<pre style="margin:0; padding:0 "> 496:   );</pre>
<pre style="margin:0; padding:0 "> 497: </pre>
<pre style="margin:0; padding:0 "> 498: </pre>
<pre style="margin:0; padding:0 "> 499:   //   F[rx_overflow]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 500:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 501:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 502:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 503:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 504:   ) u_intr_enable_rx_overflow (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 505:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 506:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 507: </pre>
<pre style="margin:0; padding:0 "> 508:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 509:     .we     (intr_enable_rx_overflow_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 510:     .wd     (intr_enable_rx_overflow_wd),</pre>
<pre style="margin:0; padding:0 "> 511: </pre>
<pre style="margin:0; padding:0 "> 512:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 513:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 514:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 515: </pre>
<pre style="margin:0; padding:0 "> 516:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 517:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 518:     .q      (reg2hw.intr_enable.rx_overflow.q ),</pre>
<pre style="margin:0; padding:0 "> 519: </pre>
<pre style="margin:0; padding:0 "> 520:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 521:     .qs     (intr_enable_rx_overflow_qs)</pre>
<pre style="margin:0; padding:0 "> 522:   );</pre>
<pre style="margin:0; padding:0 "> 523: </pre>
<pre style="margin:0; padding:0 "> 524: </pre>
<pre style="margin:0; padding:0 "> 525:   //   F[rx_frame_err]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 526:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 527:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 528:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 529:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 530:   ) u_intr_enable_rx_frame_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 531:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 532:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 533: </pre>
<pre style="margin:0; padding:0 "> 534:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 535:     .we     (intr_enable_rx_frame_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 536:     .wd     (intr_enable_rx_frame_err_wd),</pre>
<pre style="margin:0; padding:0 "> 537: </pre>
<pre style="margin:0; padding:0 "> 538:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 539:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 540:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 541: </pre>
<pre style="margin:0; padding:0 "> 542:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 543:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 544:     .q      (reg2hw.intr_enable.rx_frame_err.q ),</pre>
<pre style="margin:0; padding:0 "> 545: </pre>
<pre style="margin:0; padding:0 "> 546:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 547:     .qs     (intr_enable_rx_frame_err_qs)</pre>
<pre style="margin:0; padding:0 "> 548:   );</pre>
<pre style="margin:0; padding:0 "> 549: </pre>
<pre style="margin:0; padding:0 "> 550: </pre>
<pre style="margin:0; padding:0 "> 551:   //   F[rx_break_err]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 552:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 553:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 554:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 555:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 556:   ) u_intr_enable_rx_break_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 557:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 558:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 559: </pre>
<pre style="margin:0; padding:0 "> 560:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 561:     .we     (intr_enable_rx_break_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 562:     .wd     (intr_enable_rx_break_err_wd),</pre>
<pre style="margin:0; padding:0 "> 563: </pre>
<pre style="margin:0; padding:0 "> 564:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 565:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 566:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 567: </pre>
<pre style="margin:0; padding:0 "> 568:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 569:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 570:     .q      (reg2hw.intr_enable.rx_break_err.q ),</pre>
<pre style="margin:0; padding:0 "> 571: </pre>
<pre style="margin:0; padding:0 "> 572:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 573:     .qs     (intr_enable_rx_break_err_qs)</pre>
<pre style="margin:0; padding:0 "> 574:   );</pre>
<pre style="margin:0; padding:0 "> 575: </pre>
<pre style="margin:0; padding:0 "> 576: </pre>
<pre style="margin:0; padding:0 "> 577:   //   F[rx_timeout]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 578:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 579:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 580:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 581:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 582:   ) u_intr_enable_rx_timeout (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 583:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 584:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 585: </pre>
<pre style="margin:0; padding:0 "> 586:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 587:     .we     (intr_enable_rx_timeout_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 588:     .wd     (intr_enable_rx_timeout_wd),</pre>
<pre style="margin:0; padding:0 "> 589: </pre>
<pre style="margin:0; padding:0 "> 590:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 591:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 592:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 593: </pre>
<pre style="margin:0; padding:0 "> 594:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 595:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 596:     .q      (reg2hw.intr_enable.rx_timeout.q ),</pre>
<pre style="margin:0; padding:0 "> 597: </pre>
<pre style="margin:0; padding:0 "> 598:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 599:     .qs     (intr_enable_rx_timeout_qs)</pre>
<pre style="margin:0; padding:0 "> 600:   );</pre>
<pre style="margin:0; padding:0 "> 601: </pre>
<pre style="margin:0; padding:0 "> 602: </pre>
<pre style="margin:0; padding:0 "> 603:   //   F[rx_parity_err]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 604:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 605:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 606:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 607:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 608:   ) u_intr_enable_rx_parity_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 609:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 610:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 611: </pre>
<pre style="margin:0; padding:0 "> 612:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 613:     .we     (intr_enable_rx_parity_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 614:     .wd     (intr_enable_rx_parity_err_wd),</pre>
<pre style="margin:0; padding:0 "> 615: </pre>
<pre style="margin:0; padding:0 "> 616:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 617:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 618:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 619: </pre>
<pre style="margin:0; padding:0 "> 620:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 621:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 622:     .q      (reg2hw.intr_enable.rx_parity_err.q ),</pre>
<pre style="margin:0; padding:0 "> 623: </pre>
<pre style="margin:0; padding:0 "> 624:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 625:     .qs     (intr_enable_rx_parity_err_qs)</pre>
<pre style="margin:0; padding:0 "> 626:   );</pre>
<pre style="margin:0; padding:0 "> 627: </pre>
<pre style="margin:0; padding:0 "> 628: </pre>
<pre style="margin:0; padding:0 "> 629:   // R[intr_test]: V(True)</pre>
<pre style="margin:0; padding:0 "> 630: </pre>
<pre style="margin:0; padding:0 "> 631:   //   F[tx_watermark]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 632:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 633:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 634:   ) u_intr_test_tx_watermark (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 635:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 636:     .we     (intr_test_tx_watermark_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 637:     .wd     (intr_test_tx_watermark_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 638:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 639:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 640:     .qe     (reg2hw.intr_test.tx_watermark.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 641:     .q      (reg2hw.intr_test.tx_watermark.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 642:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 643:   );</pre>
<pre style="margin:0; padding:0 "> 644: </pre>
<pre style="margin:0; padding:0 "> 645: </pre>
<pre style="margin:0; padding:0 "> 646:   //   F[rx_watermark]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 647:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 648:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 649:   ) u_intr_test_rx_watermark (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 650:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 651:     .we     (intr_test_rx_watermark_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 652:     .wd     (intr_test_rx_watermark_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 653:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 654:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 655:     .qe     (reg2hw.intr_test.rx_watermark.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 656:     .q      (reg2hw.intr_test.rx_watermark.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 657:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 658:   );</pre>
<pre style="margin:0; padding:0 "> 659: </pre>
<pre style="margin:0; padding:0 "> 660: </pre>
<pre style="margin:0; padding:0 "> 661:   //   F[tx_empty]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 662:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 663:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 664:   ) u_intr_test_tx_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 665:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 666:     .we     (intr_test_tx_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 667:     .wd     (intr_test_tx_empty_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 668:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 669:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 670:     .qe     (reg2hw.intr_test.tx_empty.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 671:     .q      (reg2hw.intr_test.tx_empty.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 672:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 673:   );</pre>
<pre style="margin:0; padding:0 "> 674: </pre>
<pre style="margin:0; padding:0 "> 675: </pre>
<pre style="margin:0; padding:0 "> 676:   //   F[rx_overflow]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 677:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 678:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 679:   ) u_intr_test_rx_overflow (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 680:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 681:     .we     (intr_test_rx_overflow_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 682:     .wd     (intr_test_rx_overflow_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 683:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 684:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 685:     .qe     (reg2hw.intr_test.rx_overflow.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 686:     .q      (reg2hw.intr_test.rx_overflow.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 687:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 688:   );</pre>
<pre style="margin:0; padding:0 "> 689: </pre>
<pre style="margin:0; padding:0 "> 690: </pre>
<pre style="margin:0; padding:0 "> 691:   //   F[rx_frame_err]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 692:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 693:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 694:   ) u_intr_test_rx_frame_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 695:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 696:     .we     (intr_test_rx_frame_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 697:     .wd     (intr_test_rx_frame_err_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 698:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 699:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 700:     .qe     (reg2hw.intr_test.rx_frame_err.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 701:     .q      (reg2hw.intr_test.rx_frame_err.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 702:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 703:   );</pre>
<pre style="margin:0; padding:0 "> 704: </pre>
<pre style="margin:0; padding:0 "> 705: </pre>
<pre style="margin:0; padding:0 "> 706:   //   F[rx_break_err]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 707:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 708:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 709:   ) u_intr_test_rx_break_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 710:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 711:     .we     (intr_test_rx_break_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 712:     .wd     (intr_test_rx_break_err_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 713:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 714:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 715:     .qe     (reg2hw.intr_test.rx_break_err.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 716:     .q      (reg2hw.intr_test.rx_break_err.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 717:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 718:   );</pre>
<pre style="margin:0; padding:0 "> 719: </pre>
<pre style="margin:0; padding:0 "> 720: </pre>
<pre style="margin:0; padding:0 "> 721:   //   F[rx_timeout]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 722:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 723:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 724:   ) u_intr_test_rx_timeout (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 725:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 726:     .we     (intr_test_rx_timeout_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 727:     .wd     (intr_test_rx_timeout_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 728:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 729:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 730:     .qe     (reg2hw.intr_test.rx_timeout.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 731:     .q      (reg2hw.intr_test.rx_timeout.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 732:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 733:   );</pre>
<pre style="margin:0; padding:0 "> 734: </pre>
<pre style="margin:0; padding:0 "> 735: </pre>
<pre style="margin:0; padding:0 "> 736:   //   F[rx_parity_err]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 737:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 738:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 739:   ) u_intr_test_rx_parity_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 740:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 741:     .we     (intr_test_rx_parity_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 742:     .wd     (intr_test_rx_parity_err_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 743:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 744:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 745:     .qe     (reg2hw.intr_test.rx_parity_err.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 746:     .q      (reg2hw.intr_test.rx_parity_err.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 747:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 748:   );</pre>
<pre style="margin:0; padding:0 "> 749: </pre>
<pre style="margin:0; padding:0 "> 750: </pre>
<pre style="margin:0; padding:0 "> 751:   // R[ctrl]: V(False)</pre>
<pre style="margin:0; padding:0 "> 752: </pre>
<pre style="margin:0; padding:0 "> 753:   //   F[tx]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 754:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 755:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 756:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 757:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 758:   ) u_ctrl_tx (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 759:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 760:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 761: </pre>
<pre style="margin:0; padding:0 "> 762:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 763:     .we     (ctrl_tx_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 764:     .wd     (ctrl_tx_wd),</pre>
<pre style="margin:0; padding:0 "> 765: </pre>
<pre style="margin:0; padding:0 "> 766:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 767:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 768:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 769: </pre>
<pre style="margin:0; padding:0 "> 770:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 771:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 772:     .q      (reg2hw.ctrl.tx.q ),</pre>
<pre style="margin:0; padding:0 "> 773: </pre>
<pre style="margin:0; padding:0 "> 774:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 775:     .qs     (ctrl_tx_qs)</pre>
<pre style="margin:0; padding:0 "> 776:   );</pre>
<pre style="margin:0; padding:0 "> 777: </pre>
<pre style="margin:0; padding:0 "> 778: </pre>
<pre style="margin:0; padding:0 "> 779:   //   F[rx]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 780:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 781:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 782:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 783:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 784:   ) u_ctrl_rx (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 785:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 786:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 787: </pre>
<pre style="margin:0; padding:0 "> 788:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 789:     .we     (ctrl_rx_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 790:     .wd     (ctrl_rx_wd),</pre>
<pre style="margin:0; padding:0 "> 791: </pre>
<pre style="margin:0; padding:0 "> 792:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 793:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 794:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 795: </pre>
<pre style="margin:0; padding:0 "> 796:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 797:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 798:     .q      (reg2hw.ctrl.rx.q ),</pre>
<pre style="margin:0; padding:0 "> 799: </pre>
<pre style="margin:0; padding:0 "> 800:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 801:     .qs     (ctrl_rx_qs)</pre>
<pre style="margin:0; padding:0 "> 802:   );</pre>
<pre style="margin:0; padding:0 "> 803: </pre>
<pre style="margin:0; padding:0 "> 804: </pre>
<pre style="margin:0; padding:0 "> 805:   //   F[nf]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 806:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 807:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 808:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 809:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 810:   ) u_ctrl_nf (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 811:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 812:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 813: </pre>
<pre style="margin:0; padding:0 "> 814:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 815:     .we     (ctrl_nf_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 816:     .wd     (ctrl_nf_wd),</pre>
<pre style="margin:0; padding:0 "> 817: </pre>
<pre style="margin:0; padding:0 "> 818:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 819:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 820:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 821: </pre>
<pre style="margin:0; padding:0 "> 822:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 823:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 824:     .q      (reg2hw.ctrl.nf.q ),</pre>
<pre style="margin:0; padding:0 "> 825: </pre>
<pre style="margin:0; padding:0 "> 826:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 827:     .qs     (ctrl_nf_qs)</pre>
<pre style="margin:0; padding:0 "> 828:   );</pre>
<pre style="margin:0; padding:0 "> 829: </pre>
<pre style="margin:0; padding:0 "> 830: </pre>
<pre style="margin:0; padding:0 "> 831:   //   F[slpbk]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 832:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 833:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 834:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 835:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 836:   ) u_ctrl_slpbk (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 837:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 838:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 839: </pre>
<pre style="margin:0; padding:0 "> 840:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 841:     .we     (ctrl_slpbk_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 842:     .wd     (ctrl_slpbk_wd),</pre>
<pre style="margin:0; padding:0 "> 843: </pre>
<pre style="margin:0; padding:0 "> 844:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 845:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 846:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 847: </pre>
<pre style="margin:0; padding:0 "> 848:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 849:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 850:     .q      (reg2hw.ctrl.slpbk.q ),</pre>
<pre style="margin:0; padding:0 "> 851: </pre>
<pre style="margin:0; padding:0 "> 852:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 853:     .qs     (ctrl_slpbk_qs)</pre>
<pre style="margin:0; padding:0 "> 854:   );</pre>
<pre style="margin:0; padding:0 "> 855: </pre>
<pre style="margin:0; padding:0 "> 856: </pre>
<pre style="margin:0; padding:0 "> 857:   //   F[llpbk]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 858:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 859:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 860:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 861:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 862:   ) u_ctrl_llpbk (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 863:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 864:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 865: </pre>
<pre style="margin:0; padding:0 "> 866:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 867:     .we     (ctrl_llpbk_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 868:     .wd     (ctrl_llpbk_wd),</pre>
<pre style="margin:0; padding:0 "> 869: </pre>
<pre style="margin:0; padding:0 "> 870:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 871:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 872:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 873: </pre>
<pre style="margin:0; padding:0 "> 874:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 875:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 876:     .q      (reg2hw.ctrl.llpbk.q ),</pre>
<pre style="margin:0; padding:0 "> 877: </pre>
<pre style="margin:0; padding:0 "> 878:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 879:     .qs     (ctrl_llpbk_qs)</pre>
<pre style="margin:0; padding:0 "> 880:   );</pre>
<pre style="margin:0; padding:0 "> 881: </pre>
<pre style="margin:0; padding:0 "> 882: </pre>
<pre style="margin:0; padding:0 "> 883:   //   F[parity_en]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 884:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 885:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 886:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 887:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 888:   ) u_ctrl_parity_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 889:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 890:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 891: </pre>
<pre style="margin:0; padding:0 "> 892:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 893:     .we     (ctrl_parity_en_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 894:     .wd     (ctrl_parity_en_wd),</pre>
<pre style="margin:0; padding:0 "> 895: </pre>
<pre style="margin:0; padding:0 "> 896:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 897:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 898:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 899: </pre>
<pre style="margin:0; padding:0 "> 900:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 901:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 902:     .q      (reg2hw.ctrl.parity_en.q ),</pre>
<pre style="margin:0; padding:0 "> 903: </pre>
<pre style="margin:0; padding:0 "> 904:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 905:     .qs     (ctrl_parity_en_qs)</pre>
<pre style="margin:0; padding:0 "> 906:   );</pre>
<pre style="margin:0; padding:0 "> 907: </pre>
<pre style="margin:0; padding:0 "> 908: </pre>
<pre style="margin:0; padding:0 "> 909:   //   F[parity_odd]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 910:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 911:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 912:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 913:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 914:   ) u_ctrl_parity_odd (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 915:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 916:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 917: </pre>
<pre style="margin:0; padding:0 "> 918:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 919:     .we     (ctrl_parity_odd_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 920:     .wd     (ctrl_parity_odd_wd),</pre>
<pre style="margin:0; padding:0 "> 921: </pre>
<pre style="margin:0; padding:0 "> 922:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 923:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 924:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 925: </pre>
<pre style="margin:0; padding:0 "> 926:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 927:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 928:     .q      (reg2hw.ctrl.parity_odd.q ),</pre>
<pre style="margin:0; padding:0 "> 929: </pre>
<pre style="margin:0; padding:0 "> 930:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 931:     .qs     (ctrl_parity_odd_qs)</pre>
<pre style="margin:0; padding:0 "> 932:   );</pre>
<pre style="margin:0; padding:0 "> 933: </pre>
<pre style="margin:0; padding:0 "> 934: </pre>
<pre style="margin:0; padding:0 "> 935:   //   F[rxblvl]: 9:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 936:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 937:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 938:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 939:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 940:   ) u_ctrl_rxblvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 941:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 942:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 943: </pre>
<pre style="margin:0; padding:0 "> 944:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 945:     .we     (ctrl_rxblvl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 946:     .wd     (ctrl_rxblvl_wd),</pre>
<pre style="margin:0; padding:0 "> 947: </pre>
<pre style="margin:0; padding:0 "> 948:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 949:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 950:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 951: </pre>
<pre style="margin:0; padding:0 "> 952:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 953:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 954:     .q      (reg2hw.ctrl.rxblvl.q ),</pre>
<pre style="margin:0; padding:0 "> 955: </pre>
<pre style="margin:0; padding:0 "> 956:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 957:     .qs     (ctrl_rxblvl_qs)</pre>
<pre style="margin:0; padding:0 "> 958:   );</pre>
<pre style="margin:0; padding:0 "> 959: </pre>
<pre style="margin:0; padding:0 "> 960: </pre>
<pre style="margin:0; padding:0 "> 961:   //   F[nco]: 31:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 962:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 963:     .DW      (16),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 964:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 965:     .RESVAL  (16'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 966:   ) u_ctrl_nco (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 967:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 968:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 969: </pre>
<pre style="margin:0; padding:0 "> 970:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 971:     .we     (ctrl_nco_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 972:     .wd     (ctrl_nco_wd),</pre>
<pre style="margin:0; padding:0 "> 973: </pre>
<pre style="margin:0; padding:0 "> 974:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 975:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 976:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 977: </pre>
<pre style="margin:0; padding:0 "> 978:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 979:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 980:     .q      (reg2hw.ctrl.nco.q ),</pre>
<pre style="margin:0; padding:0 "> 981: </pre>
<pre style="margin:0; padding:0 "> 982:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 983:     .qs     (ctrl_nco_qs)</pre>
<pre style="margin:0; padding:0 "> 984:   );</pre>
<pre style="margin:0; padding:0 "> 985: </pre>
<pre style="margin:0; padding:0 "> 986: </pre>
<pre style="margin:0; padding:0 "> 987:   // R[status]: V(True)</pre>
<pre style="margin:0; padding:0 "> 988: </pre>
<pre style="margin:0; padding:0 "> 989:   //   F[txfull]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 990:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 991:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 992:   ) u_status_txfull (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 993:     .re     (status_txfull_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 994:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 995:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 996:     .d      (hw2reg.status.txfull.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 997:     .qre    (reg2hw.status.txfull.re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 998:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 999:     .q      (reg2hw.status.txfull.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1000:     .qs     (status_txfull_qs)</pre>
<pre style="margin:0; padding:0 ">1001:   );</pre>
<pre style="margin:0; padding:0 ">1002: </pre>
<pre style="margin:0; padding:0 ">1003: </pre>
<pre style="margin:0; padding:0 ">1004:   //   F[rxfull]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1005:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1006:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1007:   ) u_status_rxfull (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1008:     .re     (status_rxfull_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1009:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1010:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1011:     .d      (hw2reg.status.rxfull.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1012:     .qre    (reg2hw.status.rxfull.re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1013:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1014:     .q      (reg2hw.status.rxfull.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1015:     .qs     (status_rxfull_qs)</pre>
<pre style="margin:0; padding:0 ">1016:   );</pre>
<pre style="margin:0; padding:0 ">1017: </pre>
<pre style="margin:0; padding:0 ">1018: </pre>
<pre style="margin:0; padding:0 ">1019:   //   F[txempty]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1020:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1021:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1022:   ) u_status_txempty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1023:     .re     (status_txempty_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1024:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1025:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1026:     .d      (hw2reg.status.txempty.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1027:     .qre    (reg2hw.status.txempty.re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1028:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1029:     .q      (reg2hw.status.txempty.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1030:     .qs     (status_txempty_qs)</pre>
<pre style="margin:0; padding:0 ">1031:   );</pre>
<pre style="margin:0; padding:0 ">1032: </pre>
<pre style="margin:0; padding:0 ">1033: </pre>
<pre style="margin:0; padding:0 ">1034:   //   F[txidle]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1035:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1036:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1037:   ) u_status_txidle (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1038:     .re     (status_txidle_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1039:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1040:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1041:     .d      (hw2reg.status.txidle.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1042:     .qre    (reg2hw.status.txidle.re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1043:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1044:     .q      (reg2hw.status.txidle.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1045:     .qs     (status_txidle_qs)</pre>
<pre style="margin:0; padding:0 ">1046:   );</pre>
<pre style="margin:0; padding:0 ">1047: </pre>
<pre style="margin:0; padding:0 ">1048: </pre>
<pre style="margin:0; padding:0 ">1049:   //   F[rxidle]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1050:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1051:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1052:   ) u_status_rxidle (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1053:     .re     (status_rxidle_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1054:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1055:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1056:     .d      (hw2reg.status.rxidle.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1057:     .qre    (reg2hw.status.rxidle.re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1058:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1059:     .q      (reg2hw.status.rxidle.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1060:     .qs     (status_rxidle_qs)</pre>
<pre style="margin:0; padding:0 ">1061:   );</pre>
<pre style="margin:0; padding:0 ">1062: </pre>
<pre style="margin:0; padding:0 ">1063: </pre>
<pre style="margin:0; padding:0 ">1064:   //   F[rxempty]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1065:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1066:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1067:   ) u_status_rxempty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1068:     .re     (status_rxempty_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1069:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1070:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1071:     .d      (hw2reg.status.rxempty.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1072:     .qre    (reg2hw.status.rxempty.re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1073:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1074:     .q      (reg2hw.status.rxempty.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1075:     .qs     (status_rxempty_qs)</pre>
<pre style="margin:0; padding:0 ">1076:   );</pre>
<pre style="margin:0; padding:0 ">1077: </pre>
<pre style="margin:0; padding:0 ">1078: </pre>
<pre style="margin:0; padding:0 ">1079:   // R[rdata]: V(True)</pre>
<pre style="margin:0; padding:0 ">1080: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1081:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1082:     .DW    (8)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1083:   ) u_rdata (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1084:     .re     (rdata_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1085:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1086:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1087:     .d      (hw2reg.rdata.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1088:     .qre    (reg2hw.rdata.re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1089:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1090:     .q      (reg2hw.rdata.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1091:     .qs     (rdata_qs)</pre>
<pre style="margin:0; padding:0 ">1092:   );</pre>
<pre style="margin:0; padding:0 ">1093: </pre>
<pre style="margin:0; padding:0 ">1094: </pre>
<pre style="margin:0; padding:0 ">1095:   // R[wdata]: V(False)</pre>
<pre style="margin:0; padding:0 ">1096: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1097:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1098:     .DW      (8),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1099:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1100:     .RESVAL  (8'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1101:   ) u_wdata (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1102:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1103:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1104: </pre>
<pre style="margin:0; padding:0 ">1105:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1106:     .we     (wdata_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1107:     .wd     (wdata_wd),</pre>
<pre style="margin:0; padding:0 ">1108: </pre>
<pre style="margin:0; padding:0 ">1109:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1110:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1111:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1112: </pre>
<pre style="margin:0; padding:0 ">1113:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1114:     .qe     (reg2hw.wdata.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1115:     .q      (reg2hw.wdata.q ),</pre>
<pre style="margin:0; padding:0 ">1116: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1117:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1118:   );</pre>
<pre style="margin:0; padding:0 ">1119: </pre>
<pre style="margin:0; padding:0 ">1120: </pre>
<pre style="margin:0; padding:0 ">1121:   // R[fifo_ctrl]: V(False)</pre>
<pre style="margin:0; padding:0 ">1122: </pre>
<pre style="margin:0; padding:0 ">1123:   //   F[rxrst]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1124:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1125:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1126:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1127:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1128:   ) u_fifo_ctrl_rxrst (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1129:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1130:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1131: </pre>
<pre style="margin:0; padding:0 ">1132:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1133:     .we     (fifo_ctrl_rxrst_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1134:     .wd     (fifo_ctrl_rxrst_wd),</pre>
<pre style="margin:0; padding:0 ">1135: </pre>
<pre style="margin:0; padding:0 ">1136:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1137:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1138:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1139: </pre>
<pre style="margin:0; padding:0 ">1140:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1141:     .qe     (reg2hw.fifo_ctrl.rxrst.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1142:     .q      (reg2hw.fifo_ctrl.rxrst.q ),</pre>
<pre style="margin:0; padding:0 ">1143: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1144:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1145:   );</pre>
<pre style="margin:0; padding:0 ">1146: </pre>
<pre style="margin:0; padding:0 ">1147: </pre>
<pre style="margin:0; padding:0 ">1148:   //   F[txrst]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1149:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1150:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1151:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1152:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1153:   ) u_fifo_ctrl_txrst (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1154:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1155:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1156: </pre>
<pre style="margin:0; padding:0 ">1157:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1158:     .we     (fifo_ctrl_txrst_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1159:     .wd     (fifo_ctrl_txrst_wd),</pre>
<pre style="margin:0; padding:0 ">1160: </pre>
<pre style="margin:0; padding:0 ">1161:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1162:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1163:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1164: </pre>
<pre style="margin:0; padding:0 ">1165:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1166:     .qe     (reg2hw.fifo_ctrl.txrst.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1167:     .q      (reg2hw.fifo_ctrl.txrst.q ),</pre>
<pre style="margin:0; padding:0 ">1168: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1169:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1170:   );</pre>
<pre style="margin:0; padding:0 ">1171: </pre>
<pre style="margin:0; padding:0 ">1172: </pre>
<pre style="margin:0; padding:0 ">1173:   //   F[rxilvl]: 4:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1174:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1175:     .DW      (3),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1176:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1177:     .RESVAL  (3'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1178:   ) u_fifo_ctrl_rxilvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1179:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1180:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1181: </pre>
<pre style="margin:0; padding:0 ">1182:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1183:     .we     (fifo_ctrl_rxilvl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1184:     .wd     (fifo_ctrl_rxilvl_wd),</pre>
<pre style="margin:0; padding:0 ">1185: </pre>
<pre style="margin:0; padding:0 ">1186:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1187:     .de     (hw2reg.fifo_ctrl.rxilvl.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1188:     .d      (hw2reg.fifo_ctrl.rxilvl.d ),</pre>
<pre style="margin:0; padding:0 ">1189: </pre>
<pre style="margin:0; padding:0 ">1190:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1191:     .qe     (reg2hw.fifo_ctrl.rxilvl.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1192:     .q      (reg2hw.fifo_ctrl.rxilvl.q ),</pre>
<pre style="margin:0; padding:0 ">1193: </pre>
<pre style="margin:0; padding:0 ">1194:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1195:     .qs     (fifo_ctrl_rxilvl_qs)</pre>
<pre style="margin:0; padding:0 ">1196:   );</pre>
<pre style="margin:0; padding:0 ">1197: </pre>
<pre style="margin:0; padding:0 ">1198: </pre>
<pre style="margin:0; padding:0 ">1199:   //   F[txilvl]: 6:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1200:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1201:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1202:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1203:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1204:   ) u_fifo_ctrl_txilvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1205:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1206:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1207: </pre>
<pre style="margin:0; padding:0 ">1208:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1209:     .we     (fifo_ctrl_txilvl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1210:     .wd     (fifo_ctrl_txilvl_wd),</pre>
<pre style="margin:0; padding:0 ">1211: </pre>
<pre style="margin:0; padding:0 ">1212:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1213:     .de     (hw2reg.fifo_ctrl.txilvl.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1214:     .d      (hw2reg.fifo_ctrl.txilvl.d ),</pre>
<pre style="margin:0; padding:0 ">1215: </pre>
<pre style="margin:0; padding:0 ">1216:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1217:     .qe     (reg2hw.fifo_ctrl.txilvl.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1218:     .q      (reg2hw.fifo_ctrl.txilvl.q ),</pre>
<pre style="margin:0; padding:0 ">1219: </pre>
<pre style="margin:0; padding:0 ">1220:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1221:     .qs     (fifo_ctrl_txilvl_qs)</pre>
<pre style="margin:0; padding:0 ">1222:   );</pre>
<pre style="margin:0; padding:0 ">1223: </pre>
<pre style="margin:0; padding:0 ">1224: </pre>
<pre style="margin:0; padding:0 ">1225:   // R[fifo_status]: V(True)</pre>
<pre style="margin:0; padding:0 ">1226: </pre>
<pre style="margin:0; padding:0 ">1227:   //   F[txlvl]: 5:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1228:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1229:     .DW    (6)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1230:   ) u_fifo_status_txlvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1231:     .re     (fifo_status_txlvl_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1232:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1233:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1234:     .d      (hw2reg.fifo_status.txlvl.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1235:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1236:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1237:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1238:     .qs     (fifo_status_txlvl_qs)</pre>
<pre style="margin:0; padding:0 ">1239:   );</pre>
<pre style="margin:0; padding:0 ">1240: </pre>
<pre style="margin:0; padding:0 ">1241: </pre>
<pre style="margin:0; padding:0 ">1242:   //   F[rxlvl]: 21:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1243:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1244:     .DW    (6)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1245:   ) u_fifo_status_rxlvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1246:     .re     (fifo_status_rxlvl_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1247:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1248:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1249:     .d      (hw2reg.fifo_status.rxlvl.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1250:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1251:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1252:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1253:     .qs     (fifo_status_rxlvl_qs)</pre>
<pre style="margin:0; padding:0 ">1254:   );</pre>
<pre style="margin:0; padding:0 ">1255: </pre>
<pre style="margin:0; padding:0 ">1256: </pre>
<pre style="margin:0; padding:0 ">1257:   // R[ovrd]: V(False)</pre>
<pre style="margin:0; padding:0 ">1258: </pre>
<pre style="margin:0; padding:0 ">1259:   //   F[txen]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1260:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1261:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1262:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1263:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1264:   ) u_ovrd_txen (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1265:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1266:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1267: </pre>
<pre style="margin:0; padding:0 ">1268:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1269:     .we     (ovrd_txen_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1270:     .wd     (ovrd_txen_wd),</pre>
<pre style="margin:0; padding:0 ">1271: </pre>
<pre style="margin:0; padding:0 ">1272:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1273:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1274:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1275: </pre>
<pre style="margin:0; padding:0 ">1276:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1277:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1278:     .q      (reg2hw.ovrd.txen.q ),</pre>
<pre style="margin:0; padding:0 ">1279: </pre>
<pre style="margin:0; padding:0 ">1280:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1281:     .qs     (ovrd_txen_qs)</pre>
<pre style="margin:0; padding:0 ">1282:   );</pre>
<pre style="margin:0; padding:0 ">1283: </pre>
<pre style="margin:0; padding:0 ">1284: </pre>
<pre style="margin:0; padding:0 ">1285:   //   F[txval]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1286:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1287:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1288:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1289:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1290:   ) u_ovrd_txval (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1291:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1292:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1293: </pre>
<pre style="margin:0; padding:0 ">1294:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1295:     .we     (ovrd_txval_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1296:     .wd     (ovrd_txval_wd),</pre>
<pre style="margin:0; padding:0 ">1297: </pre>
<pre style="margin:0; padding:0 ">1298:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1299:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1300:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1301: </pre>
<pre style="margin:0; padding:0 ">1302:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1303:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1304:     .q      (reg2hw.ovrd.txval.q ),</pre>
<pre style="margin:0; padding:0 ">1305: </pre>
<pre style="margin:0; padding:0 ">1306:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1307:     .qs     (ovrd_txval_qs)</pre>
<pre style="margin:0; padding:0 ">1308:   );</pre>
<pre style="margin:0; padding:0 ">1309: </pre>
<pre style="margin:0; padding:0 ">1310: </pre>
<pre style="margin:0; padding:0 ">1311:   // R[val]: V(True)</pre>
<pre style="margin:0; padding:0 ">1312: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1313:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1314:     .DW    (16)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1315:   ) u_val (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1316:     .re     (val_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1317:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1318:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1319:     .d      (hw2reg.val.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1320:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1321:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1322:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1323:     .qs     (val_qs)</pre>
<pre style="margin:0; padding:0 ">1324:   );</pre>
<pre style="margin:0; padding:0 ">1325: </pre>
<pre style="margin:0; padding:0 ">1326: </pre>
<pre style="margin:0; padding:0 ">1327:   // R[timeout_ctrl]: V(False)</pre>
<pre style="margin:0; padding:0 ">1328: </pre>
<pre style="margin:0; padding:0 ">1329:   //   F[val]: 23:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1330:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1331:     .DW      (24),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1332:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1333:     .RESVAL  (24'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1334:   ) u_timeout_ctrl_val (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1335:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1336:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1337: </pre>
<pre style="margin:0; padding:0 ">1338:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1339:     .we     (timeout_ctrl_val_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1340:     .wd     (timeout_ctrl_val_wd),</pre>
<pre style="margin:0; padding:0 ">1341: </pre>
<pre style="margin:0; padding:0 ">1342:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1343:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1344:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1345: </pre>
<pre style="margin:0; padding:0 ">1346:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1347:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1348:     .q      (reg2hw.timeout_ctrl.val.q ),</pre>
<pre style="margin:0; padding:0 ">1349: </pre>
<pre style="margin:0; padding:0 ">1350:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1351:     .qs     (timeout_ctrl_val_qs)</pre>
<pre style="margin:0; padding:0 ">1352:   );</pre>
<pre style="margin:0; padding:0 ">1353: </pre>
<pre style="margin:0; padding:0 ">1354: </pre>
<pre style="margin:0; padding:0 ">1355:   //   F[en]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1356:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1357:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1358:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1359:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1360:   ) u_timeout_ctrl_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1361:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1362:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1363: </pre>
<pre style="margin:0; padding:0 ">1364:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1365:     .we     (timeout_ctrl_en_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1366:     .wd     (timeout_ctrl_en_wd),</pre>
<pre style="margin:0; padding:0 ">1367: </pre>
<pre style="margin:0; padding:0 ">1368:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1369:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1370:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1371: </pre>
<pre style="margin:0; padding:0 ">1372:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1373:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1374:     .q      (reg2hw.timeout_ctrl.en.q ),</pre>
<pre style="margin:0; padding:0 ">1375: </pre>
<pre style="margin:0; padding:0 ">1376:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1377:     .qs     (timeout_ctrl_en_qs)</pre>
<pre style="margin:0; padding:0 ">1378:   );</pre>
<pre style="margin:0; padding:0 ">1379: </pre>
<pre style="margin:0; padding:0 ">1380: </pre>
<pre style="margin:0; padding:0 ">1381: </pre>
<pre style="margin:0; padding:0 ">1382: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1383:   logic [11:0] addr_hit;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1384:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1385:     addr_hit = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1386:     addr_hit[ 0] = (reg_addr == UART_INTR_STATE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1387:     addr_hit[ 1] = (reg_addr == UART_INTR_ENABLE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1388:     addr_hit[ 2] = (reg_addr == UART_INTR_TEST_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1389:     addr_hit[ 3] = (reg_addr == UART_CTRL_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1390:     addr_hit[ 4] = (reg_addr == UART_STATUS_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1391:     addr_hit[ 5] = (reg_addr == UART_RDATA_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1392:     addr_hit[ 6] = (reg_addr == UART_WDATA_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1393:     addr_hit[ 7] = (reg_addr == UART_FIFO_CTRL_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1394:     addr_hit[ 8] = (reg_addr == UART_FIFO_STATUS_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1395:     addr_hit[ 9] = (reg_addr == UART_OVRD_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1396:     addr_hit[10] = (reg_addr == UART_VAL_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1397:     addr_hit[11] = (reg_addr == UART_TIMEOUT_CTRL_OFFSET);</pre>
<pre style="margin:0; padding:0 ">1398:   end</pre>
<pre style="margin:0; padding:0 ">1399: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1400:   assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;</pre>
<pre style="margin:0; padding:0 ">1401: </pre>
<pre style="margin:0; padding:0 ">1402:   // Check sub-word write is permitted</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1403:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1404:     wr_err = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1405:     if (addr_hit[ 0] && reg_we && (UART_PERMIT[ 0] != (UART_PERMIT[ 0] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1406:     if (addr_hit[ 1] && reg_we && (UART_PERMIT[ 1] != (UART_PERMIT[ 1] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1407:     if (addr_hit[ 2] && reg_we && (UART_PERMIT[ 2] != (UART_PERMIT[ 2] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1408:     if (addr_hit[ 3] && reg_we && (UART_PERMIT[ 3] != (UART_PERMIT[ 3] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1409:     if (addr_hit[ 4] && reg_we && (UART_PERMIT[ 4] != (UART_PERMIT[ 4] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1410:     if (addr_hit[ 5] && reg_we && (UART_PERMIT[ 5] != (UART_PERMIT[ 5] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1411:     if (addr_hit[ 6] && reg_we && (UART_PERMIT[ 6] != (UART_PERMIT[ 6] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1412:     if (addr_hit[ 7] && reg_we && (UART_PERMIT[ 7] != (UART_PERMIT[ 7] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1413:     if (addr_hit[ 8] && reg_we && (UART_PERMIT[ 8] != (UART_PERMIT[ 8] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1414:     if (addr_hit[ 9] && reg_we && (UART_PERMIT[ 9] != (UART_PERMIT[ 9] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1415:     if (addr_hit[10] && reg_we && (UART_PERMIT[10] != (UART_PERMIT[10] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1416:     if (addr_hit[11] && reg_we && (UART_PERMIT[11] != (UART_PERMIT[11] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="margin:0; padding:0 ">1417:   end</pre>
<pre style="margin:0; padding:0 ">1418: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1419:   assign intr_state_tx_watermark_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1420:   assign intr_state_tx_watermark_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">1421: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1422:   assign intr_state_rx_watermark_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1423:   assign intr_state_rx_watermark_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">1424: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1425:   assign intr_state_tx_empty_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1426:   assign intr_state_tx_empty_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">1427: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1428:   assign intr_state_rx_overflow_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1429:   assign intr_state_rx_overflow_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">1430: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1431:   assign intr_state_rx_frame_err_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1432:   assign intr_state_rx_frame_err_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">1433: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1434:   assign intr_state_rx_break_err_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1435:   assign intr_state_rx_break_err_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">1436: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1437:   assign intr_state_rx_timeout_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1438:   assign intr_state_rx_timeout_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">1439: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1440:   assign intr_state_rx_parity_err_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1441:   assign intr_state_rx_parity_err_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">1442: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1443:   assign intr_enable_tx_watermark_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1444:   assign intr_enable_tx_watermark_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">1445: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1446:   assign intr_enable_rx_watermark_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1447:   assign intr_enable_rx_watermark_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">1448: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1449:   assign intr_enable_tx_empty_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1450:   assign intr_enable_tx_empty_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">1451: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1452:   assign intr_enable_rx_overflow_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1453:   assign intr_enable_rx_overflow_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">1454: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1455:   assign intr_enable_rx_frame_err_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1456:   assign intr_enable_rx_frame_err_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">1457: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1458:   assign intr_enable_rx_break_err_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1459:   assign intr_enable_rx_break_err_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">1460: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1461:   assign intr_enable_rx_timeout_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1462:   assign intr_enable_rx_timeout_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">1463: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1464:   assign intr_enable_rx_parity_err_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1465:   assign intr_enable_rx_parity_err_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">1466: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1467:   assign intr_test_tx_watermark_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1468:   assign intr_test_tx_watermark_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">1469: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1470:   assign intr_test_rx_watermark_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1471:   assign intr_test_rx_watermark_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">1472: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1473:   assign intr_test_tx_empty_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1474:   assign intr_test_tx_empty_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">1475: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1476:   assign intr_test_rx_overflow_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1477:   assign intr_test_rx_overflow_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">1478: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1479:   assign intr_test_rx_frame_err_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1480:   assign intr_test_rx_frame_err_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">1481: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1482:   assign intr_test_rx_break_err_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1483:   assign intr_test_rx_break_err_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">1484: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1485:   assign intr_test_rx_timeout_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1486:   assign intr_test_rx_timeout_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">1487: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1488:   assign intr_test_rx_parity_err_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1489:   assign intr_test_rx_parity_err_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">1490: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1491:   assign ctrl_tx_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1492:   assign ctrl_tx_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">1493: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1494:   assign ctrl_rx_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1495:   assign ctrl_rx_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">1496: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1497:   assign ctrl_nf_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1498:   assign ctrl_nf_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">1499: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1500:   assign ctrl_slpbk_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1501:   assign ctrl_slpbk_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">1502: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1503:   assign ctrl_llpbk_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1504:   assign ctrl_llpbk_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">1505: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1506:   assign ctrl_parity_en_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1507:   assign ctrl_parity_en_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">1508: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1509:   assign ctrl_parity_odd_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1510:   assign ctrl_parity_odd_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">1511: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1512:   assign ctrl_rxblvl_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1513:   assign ctrl_rxblvl_wd = reg_wdata[9:8];</pre>
<pre style="margin:0; padding:0 ">1514: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1515:   assign ctrl_nco_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1516:   assign ctrl_nco_wd = reg_wdata[31:16];</pre>
<pre style="margin:0; padding:0 ">1517: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1518:   assign status_txfull_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1519: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1520:   assign status_rxfull_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1521: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1522:   assign status_txempty_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1523: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1524:   assign status_txidle_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1525: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1526:   assign status_rxidle_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1527: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1528:   assign status_rxempty_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1529: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1530:   assign rdata_re = addr_hit[5] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1531: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1532:   assign wdata_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1533:   assign wdata_wd = reg_wdata[7:0];</pre>
<pre style="margin:0; padding:0 ">1534: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1535:   assign fifo_ctrl_rxrst_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1536:   assign fifo_ctrl_rxrst_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">1537: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1538:   assign fifo_ctrl_txrst_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1539:   assign fifo_ctrl_txrst_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">1540: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1541:   assign fifo_ctrl_rxilvl_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1542:   assign fifo_ctrl_rxilvl_wd = reg_wdata[4:2];</pre>
<pre style="margin:0; padding:0 ">1543: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1544:   assign fifo_ctrl_txilvl_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1545:   assign fifo_ctrl_txilvl_wd = reg_wdata[6:5];</pre>
<pre style="margin:0; padding:0 ">1546: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1547:   assign fifo_status_txlvl_re = addr_hit[8] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1548: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1549:   assign fifo_status_rxlvl_re = addr_hit[8] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1550: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1551:   assign ovrd_txen_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1552:   assign ovrd_txen_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">1553: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1554:   assign ovrd_txval_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1555:   assign ovrd_txval_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">1556: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1557:   assign val_re = addr_hit[10] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1558: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1559:   assign timeout_ctrl_val_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1560:   assign timeout_ctrl_val_wd = reg_wdata[23:0];</pre>
<pre style="margin:0; padding:0 ">1561: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1562:   assign timeout_ctrl_en_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1563:   assign timeout_ctrl_en_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">1564: </pre>
<pre style="margin:0; padding:0 ">1565:   // Read data return</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1566:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1567:     reg_rdata_next = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1568:     unique case (1'b1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1569:       addr_hit[0]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1570:         reg_rdata_next[0] = intr_state_tx_watermark_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1571:         reg_rdata_next[1] = intr_state_rx_watermark_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1572:         reg_rdata_next[2] = intr_state_tx_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1573:         reg_rdata_next[3] = intr_state_rx_overflow_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1574:         reg_rdata_next[4] = intr_state_rx_frame_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1575:         reg_rdata_next[5] = intr_state_rx_break_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1576:         reg_rdata_next[6] = intr_state_rx_timeout_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1577:         reg_rdata_next[7] = intr_state_rx_parity_err_qs;</pre>
<pre style="margin:0; padding:0 ">1578:       end</pre>
<pre style="margin:0; padding:0 ">1579: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1580:       addr_hit[1]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1581:         reg_rdata_next[0] = intr_enable_tx_watermark_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1582:         reg_rdata_next[1] = intr_enable_rx_watermark_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1583:         reg_rdata_next[2] = intr_enable_tx_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1584:         reg_rdata_next[3] = intr_enable_rx_overflow_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1585:         reg_rdata_next[4] = intr_enable_rx_frame_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1586:         reg_rdata_next[5] = intr_enable_rx_break_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1587:         reg_rdata_next[6] = intr_enable_rx_timeout_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1588:         reg_rdata_next[7] = intr_enable_rx_parity_err_qs;</pre>
<pre style="margin:0; padding:0 ">1589:       end</pre>
<pre style="margin:0; padding:0 ">1590: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1591:       addr_hit[2]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1592:         reg_rdata_next[0] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1593:         reg_rdata_next[1] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1594:         reg_rdata_next[2] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1595:         reg_rdata_next[3] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1596:         reg_rdata_next[4] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1597:         reg_rdata_next[5] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1598:         reg_rdata_next[6] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1599:         reg_rdata_next[7] = '0;</pre>
<pre style="margin:0; padding:0 ">1600:       end</pre>
<pre style="margin:0; padding:0 ">1601: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1602:       addr_hit[3]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1603:         reg_rdata_next[0] = ctrl_tx_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1604:         reg_rdata_next[1] = ctrl_rx_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1605:         reg_rdata_next[2] = ctrl_nf_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1606:         reg_rdata_next[4] = ctrl_slpbk_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1607:         reg_rdata_next[5] = ctrl_llpbk_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1608:         reg_rdata_next[6] = ctrl_parity_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1609:         reg_rdata_next[7] = ctrl_parity_odd_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1610:         reg_rdata_next[9:8] = ctrl_rxblvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1611:         reg_rdata_next[31:16] = ctrl_nco_qs;</pre>
<pre style="margin:0; padding:0 ">1612:       end</pre>
<pre style="margin:0; padding:0 ">1613: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1614:       addr_hit[4]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1615:         reg_rdata_next[0] = status_txfull_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1616:         reg_rdata_next[1] = status_rxfull_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1617:         reg_rdata_next[2] = status_txempty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1618:         reg_rdata_next[3] = status_txidle_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1619:         reg_rdata_next[4] = status_rxidle_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1620:         reg_rdata_next[5] = status_rxempty_qs;</pre>
<pre style="margin:0; padding:0 ">1621:       end</pre>
<pre style="margin:0; padding:0 ">1622: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1623:       addr_hit[5]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1624:         reg_rdata_next[7:0] = rdata_qs;</pre>
<pre style="margin:0; padding:0 ">1625:       end</pre>
<pre style="margin:0; padding:0 ">1626: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1627:       addr_hit[6]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1628:         reg_rdata_next[7:0] = '0;</pre>
<pre style="margin:0; padding:0 ">1629:       end</pre>
<pre style="margin:0; padding:0 ">1630: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1631:       addr_hit[7]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1632:         reg_rdata_next[0] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1633:         reg_rdata_next[1] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1634:         reg_rdata_next[4:2] = fifo_ctrl_rxilvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1635:         reg_rdata_next[6:5] = fifo_ctrl_txilvl_qs;</pre>
<pre style="margin:0; padding:0 ">1636:       end</pre>
<pre style="margin:0; padding:0 ">1637: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1638:       addr_hit[8]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1639:         reg_rdata_next[5:0] = fifo_status_txlvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1640:         reg_rdata_next[21:16] = fifo_status_rxlvl_qs;</pre>
<pre style="margin:0; padding:0 ">1641:       end</pre>
<pre style="margin:0; padding:0 ">1642: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1643:       addr_hit[9]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1644:         reg_rdata_next[0] = ovrd_txen_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1645:         reg_rdata_next[1] = ovrd_txval_qs;</pre>
<pre style="margin:0; padding:0 ">1646:       end</pre>
<pre style="margin:0; padding:0 ">1647: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1648:       addr_hit[10]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1649:         reg_rdata_next[15:0] = val_qs;</pre>
<pre style="margin:0; padding:0 ">1650:       end</pre>
<pre style="margin:0; padding:0 ">1651: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1652:       addr_hit[11]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1653:         reg_rdata_next[23:0] = timeout_ctrl_val_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1654:         reg_rdata_next[31] = timeout_ctrl_en_qs;</pre>
<pre style="margin:0; padding:0 ">1655:       end</pre>
<pre style="margin:0; padding:0 ">1656: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1657:       default: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1658:         reg_rdata_next = '1;</pre>
<pre style="margin:0; padding:0 ">1659:       end</pre>
<pre style="margin:0; padding:0 ">1660:     endcase</pre>
<pre style="margin:0; padding:0 ">1661:   end</pre>
<pre style="margin:0; padding:0 ">1662: </pre>
<pre style="margin:0; padding:0 ">1663:   // Assertions for Register Interface</pre>
<pre style="margin:0; padding:0 ">1664:   `ASSERT_PULSE(wePulse, reg_we, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">1665:   `ASSERT_PULSE(rePulse, reg_re, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">1666: </pre>
<pre style="margin:0; padding:0 ">1667:   `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o.d_valid, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">1668: </pre>
<pre style="margin:0; padding:0 ">1669:   `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit), clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">1670: </pre>
<pre style="margin:0; padding:0 ">1671:   // this is formulated as an assumption such that the FPV testbenches do disprove this</pre>
<pre style="margin:0; padding:0 ">1672:   // property by mistake</pre>
<pre style="margin:0; padding:0 ">1673:   `ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.parity_en == 1'b0, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">1674: </pre>
<pre style="margin:0; padding:0 ">1675: endmodule</pre>
<pre style="margin:0; padding:0 ">1676: </pre>
</body>
</html>
