INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado/DataFlowJumpInst/DataFlowJumpInst.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado/DataFlowJumpInst/DataFlowJumpInst.srcs/sources_1/new/inst_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado/DataFlowJumpInst/DataFlowJumpInst.srcs/sources_1/new/mem_access.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado/DataFlowJumpInst/DataFlowJumpInst.srcs/sources_1/new/micro_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado/DataFlowJumpInst/DataFlowJumpInst.srcs/sources_1/new/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado/DataFlowJumpInst/DataFlowJumpInst.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado/DataFlowJumpInst/DataFlowJumpInst.srcs/sim_1/new/tb_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
