

================================================================
== Vitis HLS Report for 'k2mm_Pipeline_lp1_lp2'
================================================================
* Date:           Mon Dec  2 12:52:44 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8457|     8457|  84.570 us|  84.570 us|  8457|  8457|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp1_lp2  |     8455|     8455|       266|          2|          1|  4096|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 266


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 266
* Pipeline : 1
  Pipeline-0 : II = 2, D = 266, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/k2mm.c:6]   --->   Operation 269 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/k2mm.c:6]   --->   Operation 270 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 271 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 272 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten6"   --->   Operation 273 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 274 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %i" [src/k2mm.c:6]   --->   Operation 274 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 275 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %j" [src/k2mm.c:6]   --->   Operation 275 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln0 = br void %lp3"   --->   Operation 276 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i13 %indvar_flatten6" [src/k2mm.c:27]   --->   Operation 277 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.82ns)   --->   "%icmp_ln27 = icmp_eq  i13 %indvar_flatten6_load, i13 4096" [src/k2mm.c:27]   --->   Operation 278 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.82ns)   --->   "%add_ln27_1 = add i13 %indvar_flatten6_load, i13 1" [src/k2mm.c:27]   --->   Operation 279 'add' 'add_ln27_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc77, void %lp6.preheader.exitStub" [src/k2mm.c:27]   --->   Operation 280 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [src/k2mm.c:28]   --->   Operation 281 'load' 'j_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/k2mm.c:27]   --->   Operation 282 'load' 'i_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.77ns)   --->   "%add_ln27 = add i7 %i_load, i7 1" [src/k2mm.c:27]   --->   Operation 283 'add' 'add_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.77ns)   --->   "%icmp_ln28 = icmp_eq  i7 %j_load, i7 64" [src/k2mm.c:28]   --->   Operation 284 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.36ns)   --->   "%select_ln6 = select i1 %icmp_ln28, i7 0, i7 %j_load" [src/k2mm.c:6]   --->   Operation 285 'select' 'select_ln6' <Predicate = (!icmp_ln27)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.36ns)   --->   "%select_ln27 = select i1 %icmp_ln28, i7 %add_ln27, i7 %i_load" [src/k2mm.c:27]   --->   Operation 286 'select' 'select_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i7 %select_ln27" [src/k2mm.c:30]   --->   Operation 287 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln30, i5 0" [src/k2mm.c:30]   --->   Operation 288 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i11 %tmp_1" [src/k2mm.c:30]   --->   Operation 289 'zext' 'zext_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30" [src/k2mm.c:30]   --->   Operation 290 'getelementptr' 'buff_A_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_2 = or i11 %tmp_1, i11 1" [src/k2mm.c:30]   --->   Operation 291 'or' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i11 %tmp_2" [src/k2mm.c:30]   --->   Operation 292 'zext' 'tmp_2_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%buff_A_addr_1 = getelementptr i32 %buff_A, i64 0, i64 %tmp_2_cast" [src/k2mm.c:30]   --->   Operation 293 'getelementptr' 'buff_A_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_3 = or i11 %tmp_1, i11 2" [src/k2mm.c:30]   --->   Operation 294 'or' 'tmp_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i11 %tmp_3" [src/k2mm.c:30]   --->   Operation 295 'zext' 'tmp_3_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%buff_A_addr_2 = getelementptr i32 %buff_A, i64 0, i64 %tmp_3_cast" [src/k2mm.c:30]   --->   Operation 296 'getelementptr' 'buff_A_addr_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_4 = or i11 %tmp_1, i11 3" [src/k2mm.c:30]   --->   Operation 297 'or' 'tmp_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i11 %tmp_4" [src/k2mm.c:30]   --->   Operation 298 'zext' 'tmp_4_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%buff_A_addr_3 = getelementptr i32 %buff_A, i64 0, i64 %tmp_4_cast" [src/k2mm.c:30]   --->   Operation 299 'getelementptr' 'buff_A_addr_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_5 = or i11 %tmp_1, i11 4" [src/k2mm.c:30]   --->   Operation 300 'or' 'tmp_5' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i11 %tmp_5" [src/k2mm.c:30]   --->   Operation 301 'zext' 'tmp_5_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%buff_A_addr_4 = getelementptr i32 %buff_A, i64 0, i64 %tmp_5_cast" [src/k2mm.c:30]   --->   Operation 302 'getelementptr' 'buff_A_addr_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_6 = or i11 %tmp_1, i11 5" [src/k2mm.c:30]   --->   Operation 303 'or' 'tmp_6' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i11 %tmp_6" [src/k2mm.c:30]   --->   Operation 304 'zext' 'tmp_6_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%buff_A_addr_5 = getelementptr i32 %buff_A, i64 0, i64 %tmp_6_cast" [src/k2mm.c:30]   --->   Operation 305 'getelementptr' 'buff_A_addr_5' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_7 = or i11 %tmp_1, i11 6" [src/k2mm.c:30]   --->   Operation 306 'or' 'tmp_7' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i11 %tmp_7" [src/k2mm.c:30]   --->   Operation 307 'zext' 'tmp_7_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%buff_A_addr_6 = getelementptr i32 %buff_A, i64 0, i64 %tmp_7_cast" [src/k2mm.c:30]   --->   Operation 308 'getelementptr' 'buff_A_addr_6' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_8 = or i11 %tmp_1, i11 7" [src/k2mm.c:30]   --->   Operation 309 'or' 'tmp_8' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i11 %tmp_8" [src/k2mm.c:30]   --->   Operation 310 'zext' 'tmp_8_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%buff_A_addr_7 = getelementptr i32 %buff_A, i64 0, i64 %tmp_8_cast" [src/k2mm.c:30]   --->   Operation 311 'getelementptr' 'buff_A_addr_7' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_9 = or i11 %tmp_1, i11 8" [src/k2mm.c:30]   --->   Operation 312 'or' 'tmp_9' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i11 %tmp_9" [src/k2mm.c:30]   --->   Operation 313 'zext' 'tmp_9_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%buff_A_addr_8 = getelementptr i32 %buff_A, i64 0, i64 %tmp_9_cast" [src/k2mm.c:30]   --->   Operation 314 'getelementptr' 'buff_A_addr_8' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_10 = or i11 %tmp_1, i11 9" [src/k2mm.c:30]   --->   Operation 315 'or' 'tmp_10' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i11 %tmp_10" [src/k2mm.c:30]   --->   Operation 316 'zext' 'tmp_10_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%buff_A_addr_9 = getelementptr i32 %buff_A, i64 0, i64 %tmp_10_cast" [src/k2mm.c:30]   --->   Operation 317 'getelementptr' 'buff_A_addr_9' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_11 = or i11 %tmp_1, i11 10" [src/k2mm.c:30]   --->   Operation 318 'or' 'tmp_11' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i11 %tmp_11" [src/k2mm.c:30]   --->   Operation 319 'zext' 'tmp_11_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%buff_A_addr_10 = getelementptr i32 %buff_A, i64 0, i64 %tmp_11_cast" [src/k2mm.c:30]   --->   Operation 320 'getelementptr' 'buff_A_addr_10' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_12 = or i11 %tmp_1, i11 11" [src/k2mm.c:30]   --->   Operation 321 'or' 'tmp_12' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i11 %tmp_12" [src/k2mm.c:30]   --->   Operation 322 'zext' 'tmp_12_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%buff_A_addr_11 = getelementptr i32 %buff_A, i64 0, i64 %tmp_12_cast" [src/k2mm.c:30]   --->   Operation 323 'getelementptr' 'buff_A_addr_11' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_13 = or i11 %tmp_1, i11 12" [src/k2mm.c:30]   --->   Operation 324 'or' 'tmp_13' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i11 %tmp_13" [src/k2mm.c:30]   --->   Operation 325 'zext' 'tmp_13_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%buff_A_addr_12 = getelementptr i32 %buff_A, i64 0, i64 %tmp_13_cast" [src/k2mm.c:30]   --->   Operation 326 'getelementptr' 'buff_A_addr_12' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_14 = or i11 %tmp_1, i11 13" [src/k2mm.c:30]   --->   Operation 327 'or' 'tmp_14' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i11 %tmp_14" [src/k2mm.c:30]   --->   Operation 328 'zext' 'tmp_14_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%buff_A_addr_13 = getelementptr i32 %buff_A, i64 0, i64 %tmp_14_cast" [src/k2mm.c:30]   --->   Operation 329 'getelementptr' 'buff_A_addr_13' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_15 = or i11 %tmp_1, i11 14" [src/k2mm.c:30]   --->   Operation 330 'or' 'tmp_15' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i11 %tmp_15" [src/k2mm.c:30]   --->   Operation 331 'zext' 'tmp_15_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%buff_A_addr_14 = getelementptr i32 %buff_A, i64 0, i64 %tmp_15_cast" [src/k2mm.c:30]   --->   Operation 332 'getelementptr' 'buff_A_addr_14' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_16 = or i11 %tmp_1, i11 15" [src/k2mm.c:30]   --->   Operation 333 'or' 'tmp_16' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i11 %tmp_16" [src/k2mm.c:30]   --->   Operation 334 'zext' 'tmp_16_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%buff_A_addr_15 = getelementptr i32 %buff_A, i64 0, i64 %tmp_16_cast" [src/k2mm.c:30]   --->   Operation 335 'getelementptr' 'buff_A_addr_15' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln30" [src/k2mm.c:30]   --->   Operation 336 'getelementptr' 'buff_A_1_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%buff_A_1_addr_1 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_2_cast" [src/k2mm.c:30]   --->   Operation 337 'getelementptr' 'buff_A_1_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%buff_A_1_addr_2 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_3_cast" [src/k2mm.c:30]   --->   Operation 338 'getelementptr' 'buff_A_1_addr_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%buff_A_1_addr_3 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_4_cast" [src/k2mm.c:30]   --->   Operation 339 'getelementptr' 'buff_A_1_addr_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%buff_A_1_addr_4 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_5_cast" [src/k2mm.c:30]   --->   Operation 340 'getelementptr' 'buff_A_1_addr_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%buff_A_1_addr_5 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_6_cast" [src/k2mm.c:30]   --->   Operation 341 'getelementptr' 'buff_A_1_addr_5' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%buff_A_1_addr_6 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_7_cast" [src/k2mm.c:30]   --->   Operation 342 'getelementptr' 'buff_A_1_addr_6' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%buff_A_1_addr_7 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_8_cast" [src/k2mm.c:30]   --->   Operation 343 'getelementptr' 'buff_A_1_addr_7' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%buff_A_1_addr_8 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_9_cast" [src/k2mm.c:30]   --->   Operation 344 'getelementptr' 'buff_A_1_addr_8' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%buff_A_1_addr_9 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_10_cast" [src/k2mm.c:30]   --->   Operation 345 'getelementptr' 'buff_A_1_addr_9' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%buff_A_1_addr_10 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_11_cast" [src/k2mm.c:30]   --->   Operation 346 'getelementptr' 'buff_A_1_addr_10' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%buff_A_1_addr_11 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_12_cast" [src/k2mm.c:30]   --->   Operation 347 'getelementptr' 'buff_A_1_addr_11' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%buff_A_1_addr_12 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_13_cast" [src/k2mm.c:30]   --->   Operation 348 'getelementptr' 'buff_A_1_addr_12' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%buff_A_1_addr_13 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_14_cast" [src/k2mm.c:30]   --->   Operation 349 'getelementptr' 'buff_A_1_addr_13' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%buff_A_1_addr_14 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_15_cast" [src/k2mm.c:30]   --->   Operation 350 'getelementptr' 'buff_A_1_addr_14' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%buff_A_1_addr_15 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_16_cast" [src/k2mm.c:30]   --->   Operation 351 'getelementptr' 'buff_A_1_addr_15' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 352 [2/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/k2mm.c:30]   --->   Operation 352 'load' 'buff_A_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 353 [2/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/k2mm.c:30]   --->   Operation 353 'load' 'buff_A_1_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 354 [2/2] (1.23ns)   --->   "%buff_A_load_1 = load i11 %buff_A_addr_1" [src/k2mm.c:30]   --->   Operation 354 'load' 'buff_A_load_1' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 355 [2/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i11 %buff_A_1_addr_1" [src/k2mm.c:30]   --->   Operation 355 'load' 'buff_A_1_load_1' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 356 [2/2] (1.23ns)   --->   "%buff_A_load_2 = load i11 %buff_A_addr_2" [src/k2mm.c:30]   --->   Operation 356 'load' 'buff_A_load_2' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 357 [2/2] (1.23ns)   --->   "%buff_A_1_load_2 = load i11 %buff_A_1_addr_2" [src/k2mm.c:30]   --->   Operation 357 'load' 'buff_A_1_load_2' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 358 [2/2] (1.23ns)   --->   "%buff_A_load_3 = load i11 %buff_A_addr_3" [src/k2mm.c:30]   --->   Operation 358 'load' 'buff_A_load_3' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 359 [2/2] (1.23ns)   --->   "%buff_A_1_load_3 = load i11 %buff_A_1_addr_3" [src/k2mm.c:30]   --->   Operation 359 'load' 'buff_A_1_load_3' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 360 [2/2] (1.23ns)   --->   "%buff_A_load_4 = load i11 %buff_A_addr_4" [src/k2mm.c:30]   --->   Operation 360 'load' 'buff_A_load_4' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 361 [2/2] (1.23ns)   --->   "%buff_A_1_load_4 = load i11 %buff_A_1_addr_4" [src/k2mm.c:30]   --->   Operation 361 'load' 'buff_A_1_load_4' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 362 [2/2] (1.23ns)   --->   "%buff_A_load_5 = load i11 %buff_A_addr_5" [src/k2mm.c:30]   --->   Operation 362 'load' 'buff_A_load_5' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 363 [2/2] (1.23ns)   --->   "%buff_A_1_load_5 = load i11 %buff_A_1_addr_5" [src/k2mm.c:30]   --->   Operation 363 'load' 'buff_A_1_load_5' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 364 [2/2] (1.23ns)   --->   "%buff_A_load_6 = load i11 %buff_A_addr_6" [src/k2mm.c:30]   --->   Operation 364 'load' 'buff_A_load_6' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 365 [2/2] (1.23ns)   --->   "%buff_A_1_load_6 = load i11 %buff_A_1_addr_6" [src/k2mm.c:30]   --->   Operation 365 'load' 'buff_A_1_load_6' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 366 [2/2] (1.23ns)   --->   "%buff_A_load_7 = load i11 %buff_A_addr_7" [src/k2mm.c:30]   --->   Operation 366 'load' 'buff_A_load_7' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 367 [2/2] (1.23ns)   --->   "%buff_A_1_load_7 = load i11 %buff_A_1_addr_7" [src/k2mm.c:30]   --->   Operation 367 'load' 'buff_A_1_load_7' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 368 [2/2] (1.23ns)   --->   "%buff_A_load_8 = load i11 %buff_A_addr_8" [src/k2mm.c:30]   --->   Operation 368 'load' 'buff_A_load_8' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 369 [2/2] (1.23ns)   --->   "%buff_A_1_load_8 = load i11 %buff_A_1_addr_8" [src/k2mm.c:30]   --->   Operation 369 'load' 'buff_A_1_load_8' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 370 [2/2] (1.23ns)   --->   "%buff_A_load_9 = load i11 %buff_A_addr_9" [src/k2mm.c:30]   --->   Operation 370 'load' 'buff_A_load_9' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 371 [2/2] (1.23ns)   --->   "%buff_A_1_load_9 = load i11 %buff_A_1_addr_9" [src/k2mm.c:30]   --->   Operation 371 'load' 'buff_A_1_load_9' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 372 [2/2] (1.23ns)   --->   "%buff_A_load_10 = load i11 %buff_A_addr_10" [src/k2mm.c:30]   --->   Operation 372 'load' 'buff_A_load_10' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 373 [2/2] (1.23ns)   --->   "%buff_A_1_load_10 = load i11 %buff_A_1_addr_10" [src/k2mm.c:30]   --->   Operation 373 'load' 'buff_A_1_load_10' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 374 [2/2] (1.23ns)   --->   "%buff_A_load_11 = load i11 %buff_A_addr_11" [src/k2mm.c:30]   --->   Operation 374 'load' 'buff_A_load_11' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 375 [2/2] (1.23ns)   --->   "%buff_A_1_load_11 = load i11 %buff_A_1_addr_11" [src/k2mm.c:30]   --->   Operation 375 'load' 'buff_A_1_load_11' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 376 [2/2] (1.23ns)   --->   "%buff_A_load_12 = load i11 %buff_A_addr_12" [src/k2mm.c:30]   --->   Operation 376 'load' 'buff_A_load_12' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 377 [2/2] (1.23ns)   --->   "%buff_A_1_load_12 = load i11 %buff_A_1_addr_12" [src/k2mm.c:30]   --->   Operation 377 'load' 'buff_A_1_load_12' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 378 [2/2] (1.23ns)   --->   "%buff_A_load_13 = load i11 %buff_A_addr_13" [src/k2mm.c:30]   --->   Operation 378 'load' 'buff_A_load_13' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 379 [2/2] (1.23ns)   --->   "%buff_A_1_load_13 = load i11 %buff_A_1_addr_13" [src/k2mm.c:30]   --->   Operation 379 'load' 'buff_A_1_load_13' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 380 [2/2] (1.23ns)   --->   "%buff_A_load_14 = load i11 %buff_A_addr_14" [src/k2mm.c:30]   --->   Operation 380 'load' 'buff_A_load_14' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 381 [2/2] (1.23ns)   --->   "%buff_A_1_load_14 = load i11 %buff_A_1_addr_14" [src/k2mm.c:30]   --->   Operation 381 'load' 'buff_A_1_load_14' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 382 [2/2] (1.23ns)   --->   "%buff_A_load_15 = load i11 %buff_A_addr_15" [src/k2mm.c:30]   --->   Operation 382 'load' 'buff_A_load_15' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 383 [2/2] (1.23ns)   --->   "%buff_A_1_load_15 = load i11 %buff_A_1_addr_15" [src/k2mm.c:30]   --->   Operation 383 'load' 'buff_A_1_load_15' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i7 %select_ln6" [src/k2mm.c:28]   --->   Operation 384 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%lshr_ln6_1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln6, i32 1, i32 5" [src/k2mm.c:6]   --->   Operation 385 'partselect' 'lshr_ln6_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln30, i5 %lshr_ln6_1" [src/k2mm.c:30]   --->   Operation 386 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_33_cast = zext i11 %tmp_s" [src/k2mm.c:30]   --->   Operation 387 'zext' 'tmp_33_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %tmp_33_cast" [src/k2mm.c:30]   --->   Operation 388 'getelementptr' 'tmp1_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%tmp1_1_addr = getelementptr i32 %tmp1_1, i64 0, i64 %tmp_33_cast" [src/k2mm.c:30]   --->   Operation 389 'getelementptr' 'tmp1_1_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 390 [2/2] (1.23ns)   --->   "%mux_case_0 = load i11 %tmp1_addr" [src/k2mm.c:30]   --->   Operation 390 'load' 'mux_case_0' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 391 [2/2] (1.23ns)   --->   "%tmp1_1_load = load i11 %tmp1_1_addr" [src/k2mm.c:30]   --->   Operation 391 'load' 'tmp1_1_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %trunc_ln28, void %arrayidx7011.case.0, void %arrayidx7011.case.1" [src/k2mm.c:30]   --->   Operation 392 'br' 'br_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.42ns)   --->   "%store_ln27 = store i13 %add_ln27_1, i13 %indvar_flatten6" [src/k2mm.c:27]   --->   Operation 393 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.42>
ST_1 : Operation 394 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %select_ln27, i7 %i" [src/k2mm.c:6]   --->   Operation 394 'store' 'store_ln6' <Predicate = (!icmp_ln27)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.68>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_17 = or i11 %tmp_1, i11 16" [src/k2mm.c:30]   --->   Operation 395 'or' 'tmp_17' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i11 %tmp_17" [src/k2mm.c:30]   --->   Operation 396 'zext' 'tmp_17_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%buff_A_addr_16 = getelementptr i32 %buff_A, i64 0, i64 %tmp_17_cast" [src/k2mm.c:30]   --->   Operation 397 'getelementptr' 'buff_A_addr_16' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_18 = or i11 %tmp_1, i11 17" [src/k2mm.c:30]   --->   Operation 398 'or' 'tmp_18' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i11 %tmp_18" [src/k2mm.c:30]   --->   Operation 399 'zext' 'tmp_18_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%buff_A_addr_17 = getelementptr i32 %buff_A, i64 0, i64 %tmp_18_cast" [src/k2mm.c:30]   --->   Operation 400 'getelementptr' 'buff_A_addr_17' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_19 = or i11 %tmp_1, i11 18" [src/k2mm.c:30]   --->   Operation 401 'or' 'tmp_19' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i11 %tmp_19" [src/k2mm.c:30]   --->   Operation 402 'zext' 'tmp_19_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%buff_A_addr_18 = getelementptr i32 %buff_A, i64 0, i64 %tmp_19_cast" [src/k2mm.c:30]   --->   Operation 403 'getelementptr' 'buff_A_addr_18' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_20 = or i11 %tmp_1, i11 19" [src/k2mm.c:30]   --->   Operation 404 'or' 'tmp_20' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i11 %tmp_20" [src/k2mm.c:30]   --->   Operation 405 'zext' 'tmp_20_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%buff_A_addr_19 = getelementptr i32 %buff_A, i64 0, i64 %tmp_20_cast" [src/k2mm.c:30]   --->   Operation 406 'getelementptr' 'buff_A_addr_19' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_21 = or i11 %tmp_1, i11 20" [src/k2mm.c:30]   --->   Operation 407 'or' 'tmp_21' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i11 %tmp_21" [src/k2mm.c:30]   --->   Operation 408 'zext' 'tmp_21_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%buff_A_addr_20 = getelementptr i32 %buff_A, i64 0, i64 %tmp_21_cast" [src/k2mm.c:30]   --->   Operation 409 'getelementptr' 'buff_A_addr_20' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_22 = or i11 %tmp_1, i11 21" [src/k2mm.c:30]   --->   Operation 410 'or' 'tmp_22' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i11 %tmp_22" [src/k2mm.c:30]   --->   Operation 411 'zext' 'tmp_22_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%buff_A_addr_21 = getelementptr i32 %buff_A, i64 0, i64 %tmp_22_cast" [src/k2mm.c:30]   --->   Operation 412 'getelementptr' 'buff_A_addr_21' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_23 = or i11 %tmp_1, i11 22" [src/k2mm.c:30]   --->   Operation 413 'or' 'tmp_23' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i11 %tmp_23" [src/k2mm.c:30]   --->   Operation 414 'zext' 'tmp_23_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%buff_A_addr_22 = getelementptr i32 %buff_A, i64 0, i64 %tmp_23_cast" [src/k2mm.c:30]   --->   Operation 415 'getelementptr' 'buff_A_addr_22' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_24 = or i11 %tmp_1, i11 23" [src/k2mm.c:30]   --->   Operation 416 'or' 'tmp_24' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i11 %tmp_24" [src/k2mm.c:30]   --->   Operation 417 'zext' 'tmp_24_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%buff_A_addr_23 = getelementptr i32 %buff_A, i64 0, i64 %tmp_24_cast" [src/k2mm.c:30]   --->   Operation 418 'getelementptr' 'buff_A_addr_23' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_25 = or i11 %tmp_1, i11 24" [src/k2mm.c:30]   --->   Operation 419 'or' 'tmp_25' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i11 %tmp_25" [src/k2mm.c:30]   --->   Operation 420 'zext' 'tmp_25_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%buff_A_addr_24 = getelementptr i32 %buff_A, i64 0, i64 %tmp_25_cast" [src/k2mm.c:30]   --->   Operation 421 'getelementptr' 'buff_A_addr_24' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_26 = or i11 %tmp_1, i11 25" [src/k2mm.c:30]   --->   Operation 422 'or' 'tmp_26' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i11 %tmp_26" [src/k2mm.c:30]   --->   Operation 423 'zext' 'tmp_26_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%buff_A_addr_25 = getelementptr i32 %buff_A, i64 0, i64 %tmp_26_cast" [src/k2mm.c:30]   --->   Operation 424 'getelementptr' 'buff_A_addr_25' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_27 = or i11 %tmp_1, i11 26" [src/k2mm.c:30]   --->   Operation 425 'or' 'tmp_27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i11 %tmp_27" [src/k2mm.c:30]   --->   Operation 426 'zext' 'tmp_27_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%buff_A_addr_26 = getelementptr i32 %buff_A, i64 0, i64 %tmp_27_cast" [src/k2mm.c:30]   --->   Operation 427 'getelementptr' 'buff_A_addr_26' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_28 = or i11 %tmp_1, i11 27" [src/k2mm.c:30]   --->   Operation 428 'or' 'tmp_28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i11 %tmp_28" [src/k2mm.c:30]   --->   Operation 429 'zext' 'tmp_28_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%buff_A_addr_27 = getelementptr i32 %buff_A, i64 0, i64 %tmp_28_cast" [src/k2mm.c:30]   --->   Operation 430 'getelementptr' 'buff_A_addr_27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_29 = or i11 %tmp_1, i11 28" [src/k2mm.c:30]   --->   Operation 431 'or' 'tmp_29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_29_cast = zext i11 %tmp_29" [src/k2mm.c:30]   --->   Operation 432 'zext' 'tmp_29_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%buff_A_addr_28 = getelementptr i32 %buff_A, i64 0, i64 %tmp_29_cast" [src/k2mm.c:30]   --->   Operation 433 'getelementptr' 'buff_A_addr_28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_30 = or i11 %tmp_1, i11 29" [src/k2mm.c:30]   --->   Operation 434 'or' 'tmp_30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_30_cast = zext i11 %tmp_30" [src/k2mm.c:30]   --->   Operation 435 'zext' 'tmp_30_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%buff_A_addr_29 = getelementptr i32 %buff_A, i64 0, i64 %tmp_30_cast" [src/k2mm.c:30]   --->   Operation 436 'getelementptr' 'buff_A_addr_29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_31 = or i11 %tmp_1, i11 30" [src/k2mm.c:30]   --->   Operation 437 'or' 'tmp_31' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_31_cast = zext i11 %tmp_31" [src/k2mm.c:30]   --->   Operation 438 'zext' 'tmp_31_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%buff_A_addr_30 = getelementptr i32 %buff_A, i64 0, i64 %tmp_31_cast" [src/k2mm.c:30]   --->   Operation 439 'getelementptr' 'buff_A_addr_30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_32 = or i11 %tmp_1, i11 31" [src/k2mm.c:30]   --->   Operation 440 'or' 'tmp_32' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_32_cast = zext i11 %tmp_32" [src/k2mm.c:30]   --->   Operation 441 'zext' 'tmp_32_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%buff_A_addr_31 = getelementptr i32 %buff_A, i64 0, i64 %tmp_32_cast" [src/k2mm.c:30]   --->   Operation 442 'getelementptr' 'buff_A_addr_31' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%buff_A_1_addr_16 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_17_cast" [src/k2mm.c:30]   --->   Operation 443 'getelementptr' 'buff_A_1_addr_16' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%buff_A_1_addr_17 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_18_cast" [src/k2mm.c:30]   --->   Operation 444 'getelementptr' 'buff_A_1_addr_17' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%buff_A_1_addr_18 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_19_cast" [src/k2mm.c:30]   --->   Operation 445 'getelementptr' 'buff_A_1_addr_18' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%buff_A_1_addr_19 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_20_cast" [src/k2mm.c:30]   --->   Operation 446 'getelementptr' 'buff_A_1_addr_19' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%buff_A_1_addr_20 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_21_cast" [src/k2mm.c:30]   --->   Operation 447 'getelementptr' 'buff_A_1_addr_20' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%buff_A_1_addr_21 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_22_cast" [src/k2mm.c:30]   --->   Operation 448 'getelementptr' 'buff_A_1_addr_21' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%buff_A_1_addr_22 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_23_cast" [src/k2mm.c:30]   --->   Operation 449 'getelementptr' 'buff_A_1_addr_22' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%buff_A_1_addr_23 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_24_cast" [src/k2mm.c:30]   --->   Operation 450 'getelementptr' 'buff_A_1_addr_23' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%buff_A_1_addr_24 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_25_cast" [src/k2mm.c:30]   --->   Operation 451 'getelementptr' 'buff_A_1_addr_24' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%buff_A_1_addr_25 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_26_cast" [src/k2mm.c:30]   --->   Operation 452 'getelementptr' 'buff_A_1_addr_25' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%buff_A_1_addr_26 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_27_cast" [src/k2mm.c:30]   --->   Operation 453 'getelementptr' 'buff_A_1_addr_26' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%buff_A_1_addr_27 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_28_cast" [src/k2mm.c:30]   --->   Operation 454 'getelementptr' 'buff_A_1_addr_27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%buff_A_1_addr_28 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_29_cast" [src/k2mm.c:30]   --->   Operation 455 'getelementptr' 'buff_A_1_addr_28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%buff_A_1_addr_29 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_30_cast" [src/k2mm.c:30]   --->   Operation 456 'getelementptr' 'buff_A_1_addr_29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%buff_A_1_addr_30 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_31_cast" [src/k2mm.c:30]   --->   Operation 457 'getelementptr' 'buff_A_1_addr_30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%buff_A_1_addr_31 = getelementptr i32 %buff_A_1, i64 0, i64 %tmp_32_cast" [src/k2mm.c:30]   --->   Operation 458 'getelementptr' 'buff_A_1_addr_31' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 459 [1/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/k2mm.c:30]   --->   Operation 459 'load' 'buff_A_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 460 [1/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/k2mm.c:30]   --->   Operation 460 'load' 'buff_A_1_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 461 [1/2] (1.23ns)   --->   "%buff_A_load_1 = load i11 %buff_A_addr_1" [src/k2mm.c:30]   --->   Operation 461 'load' 'buff_A_load_1' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 462 [1/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i11 %buff_A_1_addr_1" [src/k2mm.c:30]   --->   Operation 462 'load' 'buff_A_1_load_1' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 463 [1/2] (1.23ns)   --->   "%buff_A_load_2 = load i11 %buff_A_addr_2" [src/k2mm.c:30]   --->   Operation 463 'load' 'buff_A_load_2' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 464 [1/2] (1.23ns)   --->   "%buff_A_1_load_2 = load i11 %buff_A_1_addr_2" [src/k2mm.c:30]   --->   Operation 464 'load' 'buff_A_1_load_2' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 465 [1/2] (1.23ns)   --->   "%buff_A_load_3 = load i11 %buff_A_addr_3" [src/k2mm.c:30]   --->   Operation 465 'load' 'buff_A_load_3' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 466 [1/2] (1.23ns)   --->   "%buff_A_1_load_3 = load i11 %buff_A_1_addr_3" [src/k2mm.c:30]   --->   Operation 466 'load' 'buff_A_1_load_3' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 467 [1/2] (1.23ns)   --->   "%buff_A_load_4 = load i11 %buff_A_addr_4" [src/k2mm.c:30]   --->   Operation 467 'load' 'buff_A_load_4' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 468 [1/2] (1.23ns)   --->   "%buff_A_1_load_4 = load i11 %buff_A_1_addr_4" [src/k2mm.c:30]   --->   Operation 468 'load' 'buff_A_1_load_4' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 469 [1/2] (1.23ns)   --->   "%buff_A_load_5 = load i11 %buff_A_addr_5" [src/k2mm.c:30]   --->   Operation 469 'load' 'buff_A_load_5' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 470 [1/2] (1.23ns)   --->   "%buff_A_1_load_5 = load i11 %buff_A_1_addr_5" [src/k2mm.c:30]   --->   Operation 470 'load' 'buff_A_1_load_5' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 471 [1/2] (1.23ns)   --->   "%buff_A_load_6 = load i11 %buff_A_addr_6" [src/k2mm.c:30]   --->   Operation 471 'load' 'buff_A_load_6' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 472 [1/2] (1.23ns)   --->   "%buff_A_1_load_6 = load i11 %buff_A_1_addr_6" [src/k2mm.c:30]   --->   Operation 472 'load' 'buff_A_1_load_6' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 473 [1/2] (1.23ns)   --->   "%buff_A_load_7 = load i11 %buff_A_addr_7" [src/k2mm.c:30]   --->   Operation 473 'load' 'buff_A_load_7' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 474 [1/2] (1.23ns)   --->   "%buff_A_1_load_7 = load i11 %buff_A_1_addr_7" [src/k2mm.c:30]   --->   Operation 474 'load' 'buff_A_1_load_7' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 475 [1/2] (1.23ns)   --->   "%buff_A_load_8 = load i11 %buff_A_addr_8" [src/k2mm.c:30]   --->   Operation 475 'load' 'buff_A_load_8' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 476 [1/2] (1.23ns)   --->   "%buff_A_1_load_8 = load i11 %buff_A_1_addr_8" [src/k2mm.c:30]   --->   Operation 476 'load' 'buff_A_1_load_8' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 477 [1/2] (1.23ns)   --->   "%buff_A_load_9 = load i11 %buff_A_addr_9" [src/k2mm.c:30]   --->   Operation 477 'load' 'buff_A_load_9' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 478 [1/2] (1.23ns)   --->   "%buff_A_1_load_9 = load i11 %buff_A_1_addr_9" [src/k2mm.c:30]   --->   Operation 478 'load' 'buff_A_1_load_9' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 479 [1/2] (1.23ns)   --->   "%buff_A_load_10 = load i11 %buff_A_addr_10" [src/k2mm.c:30]   --->   Operation 479 'load' 'buff_A_load_10' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 480 [1/2] (1.23ns)   --->   "%buff_A_1_load_10 = load i11 %buff_A_1_addr_10" [src/k2mm.c:30]   --->   Operation 480 'load' 'buff_A_1_load_10' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 481 [1/2] (1.23ns)   --->   "%buff_A_load_11 = load i11 %buff_A_addr_11" [src/k2mm.c:30]   --->   Operation 481 'load' 'buff_A_load_11' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 482 [1/2] (1.23ns)   --->   "%buff_A_1_load_11 = load i11 %buff_A_1_addr_11" [src/k2mm.c:30]   --->   Operation 482 'load' 'buff_A_1_load_11' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 483 [1/2] (1.23ns)   --->   "%buff_A_load_12 = load i11 %buff_A_addr_12" [src/k2mm.c:30]   --->   Operation 483 'load' 'buff_A_load_12' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 484 [1/2] (1.23ns)   --->   "%buff_A_1_load_12 = load i11 %buff_A_1_addr_12" [src/k2mm.c:30]   --->   Operation 484 'load' 'buff_A_1_load_12' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 485 [1/2] (1.23ns)   --->   "%buff_A_load_13 = load i11 %buff_A_addr_13" [src/k2mm.c:30]   --->   Operation 485 'load' 'buff_A_load_13' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 486 [1/2] (1.23ns)   --->   "%buff_A_1_load_13 = load i11 %buff_A_1_addr_13" [src/k2mm.c:30]   --->   Operation 486 'load' 'buff_A_1_load_13' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 487 [1/2] (1.23ns)   --->   "%buff_A_load_14 = load i11 %buff_A_addr_14" [src/k2mm.c:30]   --->   Operation 487 'load' 'buff_A_load_14' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 488 [1/2] (1.23ns)   --->   "%buff_A_1_load_14 = load i11 %buff_A_1_addr_14" [src/k2mm.c:30]   --->   Operation 488 'load' 'buff_A_1_load_14' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 489 [1/2] (1.23ns)   --->   "%buff_A_load_15 = load i11 %buff_A_addr_15" [src/k2mm.c:30]   --->   Operation 489 'load' 'buff_A_load_15' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 490 [1/2] (1.23ns)   --->   "%buff_A_1_load_15 = load i11 %buff_A_1_addr_15" [src/k2mm.c:30]   --->   Operation 490 'load' 'buff_A_1_load_15' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 491 [2/2] (1.23ns)   --->   "%buff_A_load_16 = load i11 %buff_A_addr_16" [src/k2mm.c:30]   --->   Operation 491 'load' 'buff_A_load_16' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 492 [2/2] (1.23ns)   --->   "%buff_A_1_load_16 = load i11 %buff_A_1_addr_16" [src/k2mm.c:30]   --->   Operation 492 'load' 'buff_A_1_load_16' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 493 [2/2] (1.23ns)   --->   "%buff_A_load_17 = load i11 %buff_A_addr_17" [src/k2mm.c:30]   --->   Operation 493 'load' 'buff_A_load_17' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 494 [2/2] (1.23ns)   --->   "%buff_A_1_load_17 = load i11 %buff_A_1_addr_17" [src/k2mm.c:30]   --->   Operation 494 'load' 'buff_A_1_load_17' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 495 [2/2] (1.23ns)   --->   "%buff_A_load_18 = load i11 %buff_A_addr_18" [src/k2mm.c:30]   --->   Operation 495 'load' 'buff_A_load_18' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 496 [2/2] (1.23ns)   --->   "%buff_A_1_load_18 = load i11 %buff_A_1_addr_18" [src/k2mm.c:30]   --->   Operation 496 'load' 'buff_A_1_load_18' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 497 [2/2] (1.23ns)   --->   "%buff_A_load_19 = load i11 %buff_A_addr_19" [src/k2mm.c:30]   --->   Operation 497 'load' 'buff_A_load_19' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 498 [2/2] (1.23ns)   --->   "%buff_A_1_load_19 = load i11 %buff_A_1_addr_19" [src/k2mm.c:30]   --->   Operation 498 'load' 'buff_A_1_load_19' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 499 [2/2] (1.23ns)   --->   "%buff_A_load_20 = load i11 %buff_A_addr_20" [src/k2mm.c:30]   --->   Operation 499 'load' 'buff_A_load_20' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 500 [2/2] (1.23ns)   --->   "%buff_A_1_load_20 = load i11 %buff_A_1_addr_20" [src/k2mm.c:30]   --->   Operation 500 'load' 'buff_A_1_load_20' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 501 [2/2] (1.23ns)   --->   "%buff_A_load_21 = load i11 %buff_A_addr_21" [src/k2mm.c:30]   --->   Operation 501 'load' 'buff_A_load_21' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 502 [2/2] (1.23ns)   --->   "%buff_A_1_load_21 = load i11 %buff_A_1_addr_21" [src/k2mm.c:30]   --->   Operation 502 'load' 'buff_A_1_load_21' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 503 [2/2] (1.23ns)   --->   "%buff_A_load_22 = load i11 %buff_A_addr_22" [src/k2mm.c:30]   --->   Operation 503 'load' 'buff_A_load_22' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 504 [2/2] (1.23ns)   --->   "%buff_A_1_load_22 = load i11 %buff_A_1_addr_22" [src/k2mm.c:30]   --->   Operation 504 'load' 'buff_A_1_load_22' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 505 [2/2] (1.23ns)   --->   "%buff_A_load_23 = load i11 %buff_A_addr_23" [src/k2mm.c:30]   --->   Operation 505 'load' 'buff_A_load_23' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 506 [2/2] (1.23ns)   --->   "%buff_A_1_load_23 = load i11 %buff_A_1_addr_23" [src/k2mm.c:30]   --->   Operation 506 'load' 'buff_A_1_load_23' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 507 [2/2] (1.23ns)   --->   "%buff_A_load_24 = load i11 %buff_A_addr_24" [src/k2mm.c:30]   --->   Operation 507 'load' 'buff_A_load_24' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 508 [2/2] (1.23ns)   --->   "%buff_A_1_load_24 = load i11 %buff_A_1_addr_24" [src/k2mm.c:30]   --->   Operation 508 'load' 'buff_A_1_load_24' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 509 [2/2] (1.23ns)   --->   "%buff_A_load_25 = load i11 %buff_A_addr_25" [src/k2mm.c:30]   --->   Operation 509 'load' 'buff_A_load_25' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 510 [2/2] (1.23ns)   --->   "%buff_A_1_load_25 = load i11 %buff_A_1_addr_25" [src/k2mm.c:30]   --->   Operation 510 'load' 'buff_A_1_load_25' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 511 [2/2] (1.23ns)   --->   "%buff_A_load_26 = load i11 %buff_A_addr_26" [src/k2mm.c:30]   --->   Operation 511 'load' 'buff_A_load_26' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 512 [2/2] (1.23ns)   --->   "%buff_A_1_load_26 = load i11 %buff_A_1_addr_26" [src/k2mm.c:30]   --->   Operation 512 'load' 'buff_A_1_load_26' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 513 [2/2] (1.23ns)   --->   "%buff_A_load_27 = load i11 %buff_A_addr_27" [src/k2mm.c:30]   --->   Operation 513 'load' 'buff_A_load_27' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 514 [2/2] (1.23ns)   --->   "%buff_A_1_load_27 = load i11 %buff_A_1_addr_27" [src/k2mm.c:30]   --->   Operation 514 'load' 'buff_A_1_load_27' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 515 [2/2] (1.23ns)   --->   "%buff_A_load_28 = load i11 %buff_A_addr_28" [src/k2mm.c:30]   --->   Operation 515 'load' 'buff_A_load_28' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 516 [2/2] (1.23ns)   --->   "%buff_A_1_load_28 = load i11 %buff_A_1_addr_28" [src/k2mm.c:30]   --->   Operation 516 'load' 'buff_A_1_load_28' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 517 [2/2] (1.23ns)   --->   "%buff_A_load_29 = load i11 %buff_A_addr_29" [src/k2mm.c:30]   --->   Operation 517 'load' 'buff_A_load_29' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 518 [2/2] (1.23ns)   --->   "%buff_A_1_load_29 = load i11 %buff_A_1_addr_29" [src/k2mm.c:30]   --->   Operation 518 'load' 'buff_A_1_load_29' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 519 [2/2] (1.23ns)   --->   "%buff_A_load_30 = load i11 %buff_A_addr_30" [src/k2mm.c:30]   --->   Operation 519 'load' 'buff_A_load_30' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 520 [2/2] (1.23ns)   --->   "%buff_A_1_load_30 = load i11 %buff_A_1_addr_30" [src/k2mm.c:30]   --->   Operation 520 'load' 'buff_A_1_load_30' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 521 [2/2] (1.23ns)   --->   "%buff_A_load_31 = load i11 %buff_A_addr_31" [src/k2mm.c:30]   --->   Operation 521 'load' 'buff_A_load_31' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 522 [2/2] (1.23ns)   --->   "%buff_A_1_load_31 = load i11 %buff_A_1_addr_31" [src/k2mm.c:30]   --->   Operation 522 'load' 'buff_A_1_load_31' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 523 [1/2] (1.23ns)   --->   "%mux_case_0 = load i11 %tmp1_addr" [src/k2mm.c:30]   --->   Operation 523 'load' 'mux_case_0' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 524 [1/2] (1.23ns)   --->   "%tmp1_1_load = load i11 %tmp1_1_addr" [src/k2mm.c:30]   --->   Operation 524 'load' 'tmp1_1_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 525 [1/1] (0.44ns)   --->   "%select_ln30 = select i1 %trunc_ln28, i32 %tmp1_1_load, i32 %mux_case_0" [src/k2mm.c:30]   --->   Operation 525 'select' 'select_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 526 [1/1] (0.77ns)   --->   "%add_ln28 = add i7 %select_ln6, i7 1" [src/k2mm.c:28]   --->   Operation 526 'add' 'add_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln28, i7 %j" [src/k2mm.c:6]   --->   Operation 527 'store' 'store_ln6' <Predicate = (!icmp_ln27)> <Delay = 0.42>
ST_2 : Operation 528 [1/1] (0.00ns)   --->   "%br_ln28 = br void %lp3" [src/k2mm.c:28]   --->   Operation 528 'br' 'br_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 529 [3/3] (7.01ns)   --->   "%mul = fmul i32 %buff_A_load, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 529 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 530 [3/3] (7.01ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 530 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 531 [3/3] (7.01ns)   --->   "%mul_2 = fmul i32 %buff_A_load_1, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 531 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 532 [3/3] (7.01ns)   --->   "%mul_3 = fmul i32 %buff_A_1_load_1, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 532 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 533 [3/3] (7.01ns)   --->   "%mul_4 = fmul i32 %buff_A_load_2, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 533 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 534 [3/3] (7.01ns)   --->   "%mul_5 = fmul i32 %buff_A_1_load_2, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 534 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 535 [3/3] (7.01ns)   --->   "%mul_6 = fmul i32 %buff_A_load_3, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 535 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 536 [3/3] (7.01ns)   --->   "%mul_7 = fmul i32 %buff_A_1_load_3, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 536 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 537 [3/3] (7.01ns)   --->   "%mul_8 = fmul i32 %buff_A_load_4, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 537 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 538 [3/3] (7.01ns)   --->   "%mul_9 = fmul i32 %buff_A_1_load_4, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 538 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 539 [3/3] (7.01ns)   --->   "%mul_s = fmul i32 %buff_A_load_5, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 539 'fmul' 'mul_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 540 [3/3] (7.01ns)   --->   "%mul_10 = fmul i32 %buff_A_1_load_5, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 540 'fmul' 'mul_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 541 [3/3] (7.01ns)   --->   "%mul_11 = fmul i32 %buff_A_load_6, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 541 'fmul' 'mul_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 542 [3/3] (7.01ns)   --->   "%mul_12 = fmul i32 %buff_A_1_load_6, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 542 'fmul' 'mul_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 543 [3/3] (7.01ns)   --->   "%mul_13 = fmul i32 %buff_A_load_7, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 543 'fmul' 'mul_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 544 [3/3] (7.01ns)   --->   "%mul_14 = fmul i32 %buff_A_1_load_7, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 544 'fmul' 'mul_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 545 [3/3] (7.01ns)   --->   "%mul_15 = fmul i32 %buff_A_load_8, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 545 'fmul' 'mul_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 546 [3/3] (7.01ns)   --->   "%mul_16 = fmul i32 %buff_A_1_load_8, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 546 'fmul' 'mul_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 547 [3/3] (7.01ns)   --->   "%mul_17 = fmul i32 %buff_A_load_9, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 547 'fmul' 'mul_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 548 [3/3] (7.01ns)   --->   "%mul_18 = fmul i32 %buff_A_1_load_9, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 548 'fmul' 'mul_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 549 [3/3] (7.01ns)   --->   "%mul_19 = fmul i32 %buff_A_load_10, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 549 'fmul' 'mul_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 550 [3/3] (7.01ns)   --->   "%mul_20 = fmul i32 %buff_A_1_load_10, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 550 'fmul' 'mul_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 551 [3/3] (7.01ns)   --->   "%mul_21 = fmul i32 %buff_A_load_11, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 551 'fmul' 'mul_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 552 [3/3] (7.01ns)   --->   "%mul_22 = fmul i32 %buff_A_1_load_11, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 552 'fmul' 'mul_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 553 [3/3] (7.01ns)   --->   "%mul_23 = fmul i32 %buff_A_load_12, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 553 'fmul' 'mul_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 554 [3/3] (7.01ns)   --->   "%mul_24 = fmul i32 %buff_A_1_load_12, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 554 'fmul' 'mul_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 555 [3/3] (7.01ns)   --->   "%mul_25 = fmul i32 %buff_A_load_13, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 555 'fmul' 'mul_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 556 [3/3] (7.01ns)   --->   "%mul_26 = fmul i32 %buff_A_1_load_13, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 556 'fmul' 'mul_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 557 [3/3] (7.01ns)   --->   "%mul_27 = fmul i32 %buff_A_load_14, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 557 'fmul' 'mul_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 558 [3/3] (7.01ns)   --->   "%mul_28 = fmul i32 %buff_A_1_load_14, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 558 'fmul' 'mul_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 559 [3/3] (7.01ns)   --->   "%mul_29 = fmul i32 %buff_A_load_15, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 559 'fmul' 'mul_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 560 [3/3] (7.01ns)   --->   "%mul_30 = fmul i32 %buff_A_1_load_15, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 560 'fmul' 'mul_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 561 [1/2] (1.23ns)   --->   "%buff_A_load_16 = load i11 %buff_A_addr_16" [src/k2mm.c:30]   --->   Operation 561 'load' 'buff_A_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 562 [1/2] (1.23ns)   --->   "%buff_A_1_load_16 = load i11 %buff_A_1_addr_16" [src/k2mm.c:30]   --->   Operation 562 'load' 'buff_A_1_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 563 [1/2] (1.23ns)   --->   "%buff_A_load_17 = load i11 %buff_A_addr_17" [src/k2mm.c:30]   --->   Operation 563 'load' 'buff_A_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 564 [1/2] (1.23ns)   --->   "%buff_A_1_load_17 = load i11 %buff_A_1_addr_17" [src/k2mm.c:30]   --->   Operation 564 'load' 'buff_A_1_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 565 [1/2] (1.23ns)   --->   "%buff_A_load_18 = load i11 %buff_A_addr_18" [src/k2mm.c:30]   --->   Operation 565 'load' 'buff_A_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 566 [1/2] (1.23ns)   --->   "%buff_A_1_load_18 = load i11 %buff_A_1_addr_18" [src/k2mm.c:30]   --->   Operation 566 'load' 'buff_A_1_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 567 [1/2] (1.23ns)   --->   "%buff_A_load_19 = load i11 %buff_A_addr_19" [src/k2mm.c:30]   --->   Operation 567 'load' 'buff_A_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 568 [1/2] (1.23ns)   --->   "%buff_A_1_load_19 = load i11 %buff_A_1_addr_19" [src/k2mm.c:30]   --->   Operation 568 'load' 'buff_A_1_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 569 [1/2] (1.23ns)   --->   "%buff_A_load_20 = load i11 %buff_A_addr_20" [src/k2mm.c:30]   --->   Operation 569 'load' 'buff_A_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 570 [1/2] (1.23ns)   --->   "%buff_A_1_load_20 = load i11 %buff_A_1_addr_20" [src/k2mm.c:30]   --->   Operation 570 'load' 'buff_A_1_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 571 [1/2] (1.23ns)   --->   "%buff_A_load_21 = load i11 %buff_A_addr_21" [src/k2mm.c:30]   --->   Operation 571 'load' 'buff_A_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 572 [1/2] (1.23ns)   --->   "%buff_A_1_load_21 = load i11 %buff_A_1_addr_21" [src/k2mm.c:30]   --->   Operation 572 'load' 'buff_A_1_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 573 [1/2] (1.23ns)   --->   "%buff_A_load_22 = load i11 %buff_A_addr_22" [src/k2mm.c:30]   --->   Operation 573 'load' 'buff_A_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 574 [1/2] (1.23ns)   --->   "%buff_A_1_load_22 = load i11 %buff_A_1_addr_22" [src/k2mm.c:30]   --->   Operation 574 'load' 'buff_A_1_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 575 [1/2] (1.23ns)   --->   "%buff_A_load_23 = load i11 %buff_A_addr_23" [src/k2mm.c:30]   --->   Operation 575 'load' 'buff_A_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 576 [1/2] (1.23ns)   --->   "%buff_A_1_load_23 = load i11 %buff_A_1_addr_23" [src/k2mm.c:30]   --->   Operation 576 'load' 'buff_A_1_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 577 [1/2] (1.23ns)   --->   "%buff_A_load_24 = load i11 %buff_A_addr_24" [src/k2mm.c:30]   --->   Operation 577 'load' 'buff_A_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 578 [1/2] (1.23ns)   --->   "%buff_A_1_load_24 = load i11 %buff_A_1_addr_24" [src/k2mm.c:30]   --->   Operation 578 'load' 'buff_A_1_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 579 [1/2] (1.23ns)   --->   "%buff_A_load_25 = load i11 %buff_A_addr_25" [src/k2mm.c:30]   --->   Operation 579 'load' 'buff_A_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 580 [1/2] (1.23ns)   --->   "%buff_A_1_load_25 = load i11 %buff_A_1_addr_25" [src/k2mm.c:30]   --->   Operation 580 'load' 'buff_A_1_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 581 [1/2] (1.23ns)   --->   "%buff_A_load_26 = load i11 %buff_A_addr_26" [src/k2mm.c:30]   --->   Operation 581 'load' 'buff_A_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 582 [1/2] (1.23ns)   --->   "%buff_A_1_load_26 = load i11 %buff_A_1_addr_26" [src/k2mm.c:30]   --->   Operation 582 'load' 'buff_A_1_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 583 [1/2] (1.23ns)   --->   "%buff_A_load_27 = load i11 %buff_A_addr_27" [src/k2mm.c:30]   --->   Operation 583 'load' 'buff_A_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 584 [1/2] (1.23ns)   --->   "%buff_A_1_load_27 = load i11 %buff_A_1_addr_27" [src/k2mm.c:30]   --->   Operation 584 'load' 'buff_A_1_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 585 [1/2] (1.23ns)   --->   "%buff_A_load_28 = load i11 %buff_A_addr_28" [src/k2mm.c:30]   --->   Operation 585 'load' 'buff_A_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 586 [1/2] (1.23ns)   --->   "%buff_A_1_load_28 = load i11 %buff_A_1_addr_28" [src/k2mm.c:30]   --->   Operation 586 'load' 'buff_A_1_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 587 [1/2] (1.23ns)   --->   "%buff_A_load_29 = load i11 %buff_A_addr_29" [src/k2mm.c:30]   --->   Operation 587 'load' 'buff_A_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 588 [1/2] (1.23ns)   --->   "%buff_A_1_load_29 = load i11 %buff_A_1_addr_29" [src/k2mm.c:30]   --->   Operation 588 'load' 'buff_A_1_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 589 [1/2] (1.23ns)   --->   "%buff_A_load_30 = load i11 %buff_A_addr_30" [src/k2mm.c:30]   --->   Operation 589 'load' 'buff_A_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 590 [1/2] (1.23ns)   --->   "%buff_A_1_load_30 = load i11 %buff_A_1_addr_30" [src/k2mm.c:30]   --->   Operation 590 'load' 'buff_A_1_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 591 [1/2] (1.23ns)   --->   "%buff_A_load_31 = load i11 %buff_A_addr_31" [src/k2mm.c:30]   --->   Operation 591 'load' 'buff_A_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 592 [1/2] (1.23ns)   --->   "%buff_A_1_load_31 = load i11 %buff_A_1_addr_31" [src/k2mm.c:30]   --->   Operation 592 'load' 'buff_A_1_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i5 %lshr_ln6_1" [src/k2mm.c:6]   --->   Operation 593 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 594 [1/1] (0.00ns)   --->   "%buff_B_addr = getelementptr i32 %buff_B, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 594 'getelementptr' 'buff_B_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 595 [1/1] (0.00ns)   --->   "%buff_B_1_addr = getelementptr i32 %buff_B_1, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 595 'getelementptr' 'buff_B_1_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 596 [1/1] (0.00ns)   --->   "%buff_B_2_addr = getelementptr i32 %buff_B_2, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 596 'getelementptr' 'buff_B_2_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 597 [1/1] (0.00ns)   --->   "%buff_B_3_addr = getelementptr i32 %buff_B_3, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 597 'getelementptr' 'buff_B_3_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 598 [1/1] (0.00ns)   --->   "%buff_B_4_addr = getelementptr i32 %buff_B_4, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 598 'getelementptr' 'buff_B_4_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 599 [1/1] (0.00ns)   --->   "%buff_B_5_addr = getelementptr i32 %buff_B_5, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 599 'getelementptr' 'buff_B_5_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 600 [1/1] (0.00ns)   --->   "%buff_B_6_addr = getelementptr i32 %buff_B_6, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 600 'getelementptr' 'buff_B_6_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 601 [1/1] (0.00ns)   --->   "%buff_B_7_addr = getelementptr i32 %buff_B_7, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 601 'getelementptr' 'buff_B_7_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 602 [1/1] (0.00ns)   --->   "%buff_B_8_addr = getelementptr i32 %buff_B_8, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 602 'getelementptr' 'buff_B_8_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 603 [1/1] (0.00ns)   --->   "%buff_B_9_addr = getelementptr i32 %buff_B_9, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 603 'getelementptr' 'buff_B_9_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 604 [1/1] (0.00ns)   --->   "%buff_B_10_addr = getelementptr i32 %buff_B_10, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 604 'getelementptr' 'buff_B_10_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 605 [1/1] (0.00ns)   --->   "%buff_B_11_addr = getelementptr i32 %buff_B_11, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 605 'getelementptr' 'buff_B_11_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 606 [1/1] (0.00ns)   --->   "%buff_B_12_addr = getelementptr i32 %buff_B_12, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 606 'getelementptr' 'buff_B_12_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 607 [1/1] (0.00ns)   --->   "%buff_B_13_addr = getelementptr i32 %buff_B_13, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 607 'getelementptr' 'buff_B_13_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 608 [1/1] (0.00ns)   --->   "%buff_B_14_addr = getelementptr i32 %buff_B_14, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 608 'getelementptr' 'buff_B_14_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 609 [1/1] (0.00ns)   --->   "%buff_B_15_addr = getelementptr i32 %buff_B_15, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 609 'getelementptr' 'buff_B_15_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 610 [1/1] (0.00ns)   --->   "%buff_B_16_addr = getelementptr i32 %buff_B_16, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 610 'getelementptr' 'buff_B_16_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 611 [1/1] (0.00ns)   --->   "%buff_B_17_addr = getelementptr i32 %buff_B_17, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 611 'getelementptr' 'buff_B_17_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 612 [1/1] (0.00ns)   --->   "%buff_B_18_addr = getelementptr i32 %buff_B_18, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 612 'getelementptr' 'buff_B_18_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 613 [1/1] (0.00ns)   --->   "%buff_B_19_addr = getelementptr i32 %buff_B_19, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 613 'getelementptr' 'buff_B_19_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 614 [1/1] (0.00ns)   --->   "%buff_B_20_addr = getelementptr i32 %buff_B_20, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 614 'getelementptr' 'buff_B_20_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 615 [1/1] (0.00ns)   --->   "%buff_B_21_addr = getelementptr i32 %buff_B_21, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 615 'getelementptr' 'buff_B_21_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 616 [1/1] (0.00ns)   --->   "%buff_B_22_addr = getelementptr i32 %buff_B_22, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 616 'getelementptr' 'buff_B_22_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 617 [1/1] (0.00ns)   --->   "%buff_B_23_addr = getelementptr i32 %buff_B_23, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 617 'getelementptr' 'buff_B_23_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 618 [1/1] (0.00ns)   --->   "%buff_B_24_addr = getelementptr i32 %buff_B_24, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 618 'getelementptr' 'buff_B_24_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 619 [1/1] (0.00ns)   --->   "%buff_B_25_addr = getelementptr i32 %buff_B_25, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 619 'getelementptr' 'buff_B_25_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 620 [1/1] (0.00ns)   --->   "%buff_B_26_addr = getelementptr i32 %buff_B_26, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 620 'getelementptr' 'buff_B_26_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 621 [1/1] (0.00ns)   --->   "%buff_B_27_addr = getelementptr i32 %buff_B_27, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 621 'getelementptr' 'buff_B_27_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 622 [1/1] (0.00ns)   --->   "%buff_B_28_addr = getelementptr i32 %buff_B_28, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 622 'getelementptr' 'buff_B_28_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 623 [1/1] (0.00ns)   --->   "%buff_B_29_addr = getelementptr i32 %buff_B_29, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 623 'getelementptr' 'buff_B_29_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 624 [1/1] (0.00ns)   --->   "%buff_B_30_addr = getelementptr i32 %buff_B_30, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 624 'getelementptr' 'buff_B_30_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 625 [1/1] (0.00ns)   --->   "%buff_B_31_addr = getelementptr i32 %buff_B_31, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 625 'getelementptr' 'buff_B_31_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 626 [1/1] (0.00ns)   --->   "%buff_B_64_addr = getelementptr i32 %buff_B_64, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 626 'getelementptr' 'buff_B_64_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 627 [1/1] (0.00ns)   --->   "%buff_B_65_addr = getelementptr i32 %buff_B_65, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 627 'getelementptr' 'buff_B_65_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 628 [1/1] (0.00ns)   --->   "%buff_B_66_addr = getelementptr i32 %buff_B_66, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 628 'getelementptr' 'buff_B_66_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 629 [1/1] (0.00ns)   --->   "%buff_B_67_addr = getelementptr i32 %buff_B_67, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 629 'getelementptr' 'buff_B_67_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 630 [1/1] (0.00ns)   --->   "%buff_B_68_addr = getelementptr i32 %buff_B_68, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 630 'getelementptr' 'buff_B_68_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 631 [1/1] (0.00ns)   --->   "%buff_B_69_addr = getelementptr i32 %buff_B_69, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 631 'getelementptr' 'buff_B_69_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 632 [1/1] (0.00ns)   --->   "%buff_B_70_addr = getelementptr i32 %buff_B_70, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 632 'getelementptr' 'buff_B_70_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 633 [1/1] (0.00ns)   --->   "%buff_B_71_addr = getelementptr i32 %buff_B_71, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 633 'getelementptr' 'buff_B_71_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 634 [1/1] (0.00ns)   --->   "%buff_B_72_addr = getelementptr i32 %buff_B_72, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 634 'getelementptr' 'buff_B_72_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 635 [1/1] (0.00ns)   --->   "%buff_B_73_addr = getelementptr i32 %buff_B_73, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 635 'getelementptr' 'buff_B_73_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 636 [1/1] (0.00ns)   --->   "%buff_B_74_addr = getelementptr i32 %buff_B_74, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 636 'getelementptr' 'buff_B_74_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 637 [1/1] (0.00ns)   --->   "%buff_B_75_addr = getelementptr i32 %buff_B_75, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 637 'getelementptr' 'buff_B_75_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 638 [1/1] (0.00ns)   --->   "%buff_B_76_addr = getelementptr i32 %buff_B_76, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 638 'getelementptr' 'buff_B_76_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 639 [1/1] (0.00ns)   --->   "%buff_B_77_addr = getelementptr i32 %buff_B_77, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 639 'getelementptr' 'buff_B_77_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 640 [1/1] (0.00ns)   --->   "%buff_B_78_addr = getelementptr i32 %buff_B_78, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 640 'getelementptr' 'buff_B_78_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 641 [1/1] (0.00ns)   --->   "%buff_B_79_addr = getelementptr i32 %buff_B_79, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 641 'getelementptr' 'buff_B_79_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 642 [1/1] (0.00ns)   --->   "%buff_B_80_addr = getelementptr i32 %buff_B_80, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 642 'getelementptr' 'buff_B_80_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 643 [1/1] (0.00ns)   --->   "%buff_B_81_addr = getelementptr i32 %buff_B_81, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 643 'getelementptr' 'buff_B_81_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 644 [1/1] (0.00ns)   --->   "%buff_B_82_addr = getelementptr i32 %buff_B_82, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 644 'getelementptr' 'buff_B_82_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 645 [1/1] (0.00ns)   --->   "%buff_B_83_addr = getelementptr i32 %buff_B_83, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 645 'getelementptr' 'buff_B_83_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 646 [1/1] (0.00ns)   --->   "%buff_B_84_addr = getelementptr i32 %buff_B_84, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 646 'getelementptr' 'buff_B_84_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 647 [1/1] (0.00ns)   --->   "%buff_B_85_addr = getelementptr i32 %buff_B_85, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 647 'getelementptr' 'buff_B_85_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 648 [1/1] (0.00ns)   --->   "%buff_B_86_addr = getelementptr i32 %buff_B_86, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 648 'getelementptr' 'buff_B_86_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 649 [1/1] (0.00ns)   --->   "%buff_B_87_addr = getelementptr i32 %buff_B_87, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 649 'getelementptr' 'buff_B_87_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 650 [1/1] (0.00ns)   --->   "%buff_B_88_addr = getelementptr i32 %buff_B_88, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 650 'getelementptr' 'buff_B_88_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 651 [1/1] (0.00ns)   --->   "%buff_B_89_addr = getelementptr i32 %buff_B_89, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 651 'getelementptr' 'buff_B_89_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 652 [1/1] (0.00ns)   --->   "%buff_B_90_addr = getelementptr i32 %buff_B_90, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 652 'getelementptr' 'buff_B_90_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 653 [1/1] (0.00ns)   --->   "%buff_B_91_addr = getelementptr i32 %buff_B_91, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 653 'getelementptr' 'buff_B_91_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 654 [1/1] (0.00ns)   --->   "%buff_B_92_addr = getelementptr i32 %buff_B_92, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 654 'getelementptr' 'buff_B_92_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 655 [1/1] (0.00ns)   --->   "%buff_B_93_addr = getelementptr i32 %buff_B_93, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 655 'getelementptr' 'buff_B_93_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 656 [1/1] (0.00ns)   --->   "%buff_B_94_addr = getelementptr i32 %buff_B_94, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 656 'getelementptr' 'buff_B_94_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 657 [1/1] (0.00ns)   --->   "%buff_B_95_addr = getelementptr i32 %buff_B_95, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 657 'getelementptr' 'buff_B_95_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 658 [2/2] (1.23ns)   --->   "%buff_B_load = load i5 %buff_B_addr" [src/k2mm.c:30]   --->   Operation 658 'load' 'buff_B_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 659 [2/2] (1.23ns)   --->   "%buff_B_64_load = load i5 %buff_B_64_addr" [src/k2mm.c:30]   --->   Operation 659 'load' 'buff_B_64_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 660 [2/2] (1.23ns)   --->   "%buff_B_1_load = load i5 %buff_B_1_addr" [src/k2mm.c:30]   --->   Operation 660 'load' 'buff_B_1_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 661 [2/2] (1.23ns)   --->   "%buff_B_65_load = load i5 %buff_B_65_addr" [src/k2mm.c:30]   --->   Operation 661 'load' 'buff_B_65_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 662 [2/2] (1.23ns)   --->   "%buff_B_2_load = load i5 %buff_B_2_addr" [src/k2mm.c:30]   --->   Operation 662 'load' 'buff_B_2_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 663 [2/2] (1.23ns)   --->   "%buff_B_66_load = load i5 %buff_B_66_addr" [src/k2mm.c:30]   --->   Operation 663 'load' 'buff_B_66_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 664 [2/2] (1.23ns)   --->   "%buff_B_3_load = load i5 %buff_B_3_addr" [src/k2mm.c:30]   --->   Operation 664 'load' 'buff_B_3_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 665 [2/2] (1.23ns)   --->   "%buff_B_67_load = load i5 %buff_B_67_addr" [src/k2mm.c:30]   --->   Operation 665 'load' 'buff_B_67_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 666 [2/2] (1.23ns)   --->   "%buff_B_4_load = load i5 %buff_B_4_addr" [src/k2mm.c:30]   --->   Operation 666 'load' 'buff_B_4_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 667 [2/2] (1.23ns)   --->   "%buff_B_68_load = load i5 %buff_B_68_addr" [src/k2mm.c:30]   --->   Operation 667 'load' 'buff_B_68_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 668 [2/2] (1.23ns)   --->   "%buff_B_5_load = load i5 %buff_B_5_addr" [src/k2mm.c:30]   --->   Operation 668 'load' 'buff_B_5_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 669 [2/2] (1.23ns)   --->   "%buff_B_69_load = load i5 %buff_B_69_addr" [src/k2mm.c:30]   --->   Operation 669 'load' 'buff_B_69_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 670 [2/2] (1.23ns)   --->   "%buff_B_6_load = load i5 %buff_B_6_addr" [src/k2mm.c:30]   --->   Operation 670 'load' 'buff_B_6_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 671 [2/2] (1.23ns)   --->   "%buff_B_70_load = load i5 %buff_B_70_addr" [src/k2mm.c:30]   --->   Operation 671 'load' 'buff_B_70_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 672 [2/2] (1.23ns)   --->   "%buff_B_7_load = load i5 %buff_B_7_addr" [src/k2mm.c:30]   --->   Operation 672 'load' 'buff_B_7_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 673 [2/2] (1.23ns)   --->   "%buff_B_71_load = load i5 %buff_B_71_addr" [src/k2mm.c:30]   --->   Operation 673 'load' 'buff_B_71_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 674 [2/2] (1.23ns)   --->   "%buff_B_8_load = load i5 %buff_B_8_addr" [src/k2mm.c:30]   --->   Operation 674 'load' 'buff_B_8_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 675 [2/2] (1.23ns)   --->   "%buff_B_72_load = load i5 %buff_B_72_addr" [src/k2mm.c:30]   --->   Operation 675 'load' 'buff_B_72_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 676 [2/2] (1.23ns)   --->   "%buff_B_9_load = load i5 %buff_B_9_addr" [src/k2mm.c:30]   --->   Operation 676 'load' 'buff_B_9_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 677 [2/2] (1.23ns)   --->   "%buff_B_73_load = load i5 %buff_B_73_addr" [src/k2mm.c:30]   --->   Operation 677 'load' 'buff_B_73_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 678 [2/2] (1.23ns)   --->   "%buff_B_10_load = load i5 %buff_B_10_addr" [src/k2mm.c:30]   --->   Operation 678 'load' 'buff_B_10_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 679 [2/2] (1.23ns)   --->   "%buff_B_74_load = load i5 %buff_B_74_addr" [src/k2mm.c:30]   --->   Operation 679 'load' 'buff_B_74_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 680 [2/2] (1.23ns)   --->   "%buff_B_11_load = load i5 %buff_B_11_addr" [src/k2mm.c:30]   --->   Operation 680 'load' 'buff_B_11_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 681 [2/2] (1.23ns)   --->   "%buff_B_75_load = load i5 %buff_B_75_addr" [src/k2mm.c:30]   --->   Operation 681 'load' 'buff_B_75_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 682 [2/2] (1.23ns)   --->   "%buff_B_12_load = load i5 %buff_B_12_addr" [src/k2mm.c:30]   --->   Operation 682 'load' 'buff_B_12_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 683 [2/2] (1.23ns)   --->   "%buff_B_76_load = load i5 %buff_B_76_addr" [src/k2mm.c:30]   --->   Operation 683 'load' 'buff_B_76_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 684 [2/2] (1.23ns)   --->   "%buff_B_13_load = load i5 %buff_B_13_addr" [src/k2mm.c:30]   --->   Operation 684 'load' 'buff_B_13_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 685 [2/2] (1.23ns)   --->   "%buff_B_77_load = load i5 %buff_B_77_addr" [src/k2mm.c:30]   --->   Operation 685 'load' 'buff_B_77_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 686 [2/2] (1.23ns)   --->   "%buff_B_14_load = load i5 %buff_B_14_addr" [src/k2mm.c:30]   --->   Operation 686 'load' 'buff_B_14_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 687 [2/2] (1.23ns)   --->   "%buff_B_78_load = load i5 %buff_B_78_addr" [src/k2mm.c:30]   --->   Operation 687 'load' 'buff_B_78_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 688 [2/2] (1.23ns)   --->   "%buff_B_15_load = load i5 %buff_B_15_addr" [src/k2mm.c:30]   --->   Operation 688 'load' 'buff_B_15_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 689 [2/2] (1.23ns)   --->   "%buff_B_79_load = load i5 %buff_B_79_addr" [src/k2mm.c:30]   --->   Operation 689 'load' 'buff_B_79_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 690 [2/2] (1.23ns)   --->   "%buff_B_16_load = load i5 %buff_B_16_addr" [src/k2mm.c:30]   --->   Operation 690 'load' 'buff_B_16_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 691 [2/2] (1.23ns)   --->   "%buff_B_80_load = load i5 %buff_B_80_addr" [src/k2mm.c:30]   --->   Operation 691 'load' 'buff_B_80_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 692 [2/2] (1.23ns)   --->   "%buff_B_17_load = load i5 %buff_B_17_addr" [src/k2mm.c:30]   --->   Operation 692 'load' 'buff_B_17_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 693 [2/2] (1.23ns)   --->   "%buff_B_81_load = load i5 %buff_B_81_addr" [src/k2mm.c:30]   --->   Operation 693 'load' 'buff_B_81_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 694 [2/2] (1.23ns)   --->   "%buff_B_18_load = load i5 %buff_B_18_addr" [src/k2mm.c:30]   --->   Operation 694 'load' 'buff_B_18_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 695 [2/2] (1.23ns)   --->   "%buff_B_82_load = load i5 %buff_B_82_addr" [src/k2mm.c:30]   --->   Operation 695 'load' 'buff_B_82_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 696 [2/2] (1.23ns)   --->   "%buff_B_19_load = load i5 %buff_B_19_addr" [src/k2mm.c:30]   --->   Operation 696 'load' 'buff_B_19_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 697 [2/2] (1.23ns)   --->   "%buff_B_83_load = load i5 %buff_B_83_addr" [src/k2mm.c:30]   --->   Operation 697 'load' 'buff_B_83_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 698 [2/2] (1.23ns)   --->   "%buff_B_20_load = load i5 %buff_B_20_addr" [src/k2mm.c:30]   --->   Operation 698 'load' 'buff_B_20_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 699 [2/2] (1.23ns)   --->   "%buff_B_84_load = load i5 %buff_B_84_addr" [src/k2mm.c:30]   --->   Operation 699 'load' 'buff_B_84_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 700 [2/2] (1.23ns)   --->   "%buff_B_21_load = load i5 %buff_B_21_addr" [src/k2mm.c:30]   --->   Operation 700 'load' 'buff_B_21_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 701 [2/2] (1.23ns)   --->   "%buff_B_85_load = load i5 %buff_B_85_addr" [src/k2mm.c:30]   --->   Operation 701 'load' 'buff_B_85_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 702 [2/2] (1.23ns)   --->   "%buff_B_22_load = load i5 %buff_B_22_addr" [src/k2mm.c:30]   --->   Operation 702 'load' 'buff_B_22_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 703 [2/2] (1.23ns)   --->   "%buff_B_86_load = load i5 %buff_B_86_addr" [src/k2mm.c:30]   --->   Operation 703 'load' 'buff_B_86_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 704 [2/2] (1.23ns)   --->   "%buff_B_23_load = load i5 %buff_B_23_addr" [src/k2mm.c:30]   --->   Operation 704 'load' 'buff_B_23_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 705 [2/2] (1.23ns)   --->   "%buff_B_87_load = load i5 %buff_B_87_addr" [src/k2mm.c:30]   --->   Operation 705 'load' 'buff_B_87_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 706 [2/2] (1.23ns)   --->   "%buff_B_24_load = load i5 %buff_B_24_addr" [src/k2mm.c:30]   --->   Operation 706 'load' 'buff_B_24_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 707 [2/2] (1.23ns)   --->   "%buff_B_88_load = load i5 %buff_B_88_addr" [src/k2mm.c:30]   --->   Operation 707 'load' 'buff_B_88_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 708 [2/2] (1.23ns)   --->   "%buff_B_25_load = load i5 %buff_B_25_addr" [src/k2mm.c:30]   --->   Operation 708 'load' 'buff_B_25_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 709 [2/2] (1.23ns)   --->   "%buff_B_89_load = load i5 %buff_B_89_addr" [src/k2mm.c:30]   --->   Operation 709 'load' 'buff_B_89_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 710 [2/2] (1.23ns)   --->   "%buff_B_26_load = load i5 %buff_B_26_addr" [src/k2mm.c:30]   --->   Operation 710 'load' 'buff_B_26_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 711 [2/2] (1.23ns)   --->   "%buff_B_90_load = load i5 %buff_B_90_addr" [src/k2mm.c:30]   --->   Operation 711 'load' 'buff_B_90_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 712 [2/2] (1.23ns)   --->   "%buff_B_27_load = load i5 %buff_B_27_addr" [src/k2mm.c:30]   --->   Operation 712 'load' 'buff_B_27_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 713 [2/2] (1.23ns)   --->   "%buff_B_91_load = load i5 %buff_B_91_addr" [src/k2mm.c:30]   --->   Operation 713 'load' 'buff_B_91_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 714 [2/2] (1.23ns)   --->   "%buff_B_28_load = load i5 %buff_B_28_addr" [src/k2mm.c:30]   --->   Operation 714 'load' 'buff_B_28_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 715 [2/2] (1.23ns)   --->   "%buff_B_92_load = load i5 %buff_B_92_addr" [src/k2mm.c:30]   --->   Operation 715 'load' 'buff_B_92_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 716 [2/2] (1.23ns)   --->   "%buff_B_29_load = load i5 %buff_B_29_addr" [src/k2mm.c:30]   --->   Operation 716 'load' 'buff_B_29_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 717 [2/2] (1.23ns)   --->   "%buff_B_93_load = load i5 %buff_B_93_addr" [src/k2mm.c:30]   --->   Operation 717 'load' 'buff_B_93_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 718 [2/2] (1.23ns)   --->   "%buff_B_30_load = load i5 %buff_B_30_addr" [src/k2mm.c:30]   --->   Operation 718 'load' 'buff_B_30_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 719 [2/2] (1.23ns)   --->   "%buff_B_94_load = load i5 %buff_B_94_addr" [src/k2mm.c:30]   --->   Operation 719 'load' 'buff_B_94_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 720 [2/2] (1.23ns)   --->   "%buff_B_31_load = load i5 %buff_B_31_addr" [src/k2mm.c:30]   --->   Operation 720 'load' 'buff_B_31_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 721 [2/2] (1.23ns)   --->   "%buff_B_95_load = load i5 %buff_B_95_addr" [src/k2mm.c:30]   --->   Operation 721 'load' 'buff_B_95_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 722 [2/3] (7.01ns)   --->   "%mul = fmul i32 %buff_A_load, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 722 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 723 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 723 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 724 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %buff_A_load_1, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 724 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 725 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %buff_A_1_load_1, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 725 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 726 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %buff_A_load_2, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 726 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 727 [2/3] (7.01ns)   --->   "%mul_5 = fmul i32 %buff_A_1_load_2, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 727 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 728 [2/3] (7.01ns)   --->   "%mul_6 = fmul i32 %buff_A_load_3, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 728 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 729 [2/3] (7.01ns)   --->   "%mul_7 = fmul i32 %buff_A_1_load_3, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 729 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 730 [2/3] (7.01ns)   --->   "%mul_8 = fmul i32 %buff_A_load_4, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 730 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 731 [2/3] (7.01ns)   --->   "%mul_9 = fmul i32 %buff_A_1_load_4, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 731 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 732 [2/3] (7.01ns)   --->   "%mul_s = fmul i32 %buff_A_load_5, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 732 'fmul' 'mul_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 733 [2/3] (7.01ns)   --->   "%mul_10 = fmul i32 %buff_A_1_load_5, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 733 'fmul' 'mul_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 734 [2/3] (7.01ns)   --->   "%mul_11 = fmul i32 %buff_A_load_6, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 734 'fmul' 'mul_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 735 [2/3] (7.01ns)   --->   "%mul_12 = fmul i32 %buff_A_1_load_6, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 735 'fmul' 'mul_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 736 [2/3] (7.01ns)   --->   "%mul_13 = fmul i32 %buff_A_load_7, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 736 'fmul' 'mul_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 737 [2/3] (7.01ns)   --->   "%mul_14 = fmul i32 %buff_A_1_load_7, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 737 'fmul' 'mul_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 738 [2/3] (7.01ns)   --->   "%mul_15 = fmul i32 %buff_A_load_8, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 738 'fmul' 'mul_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 739 [2/3] (7.01ns)   --->   "%mul_16 = fmul i32 %buff_A_1_load_8, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 739 'fmul' 'mul_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 740 [2/3] (7.01ns)   --->   "%mul_17 = fmul i32 %buff_A_load_9, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 740 'fmul' 'mul_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 741 [2/3] (7.01ns)   --->   "%mul_18 = fmul i32 %buff_A_1_load_9, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 741 'fmul' 'mul_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 742 [2/3] (7.01ns)   --->   "%mul_19 = fmul i32 %buff_A_load_10, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 742 'fmul' 'mul_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 743 [2/3] (7.01ns)   --->   "%mul_20 = fmul i32 %buff_A_1_load_10, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 743 'fmul' 'mul_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 744 [2/3] (7.01ns)   --->   "%mul_21 = fmul i32 %buff_A_load_11, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 744 'fmul' 'mul_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 745 [2/3] (7.01ns)   --->   "%mul_22 = fmul i32 %buff_A_1_load_11, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 745 'fmul' 'mul_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 746 [2/3] (7.01ns)   --->   "%mul_23 = fmul i32 %buff_A_load_12, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 746 'fmul' 'mul_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 747 [2/3] (7.01ns)   --->   "%mul_24 = fmul i32 %buff_A_1_load_12, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 747 'fmul' 'mul_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 748 [2/3] (7.01ns)   --->   "%mul_25 = fmul i32 %buff_A_load_13, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 748 'fmul' 'mul_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 749 [2/3] (7.01ns)   --->   "%mul_26 = fmul i32 %buff_A_1_load_13, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 749 'fmul' 'mul_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 750 [2/3] (7.01ns)   --->   "%mul_27 = fmul i32 %buff_A_load_14, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 750 'fmul' 'mul_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 751 [2/3] (7.01ns)   --->   "%mul_28 = fmul i32 %buff_A_1_load_14, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 751 'fmul' 'mul_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 752 [2/3] (7.01ns)   --->   "%mul_29 = fmul i32 %buff_A_load_15, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 752 'fmul' 'mul_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 753 [2/3] (7.01ns)   --->   "%mul_30 = fmul i32 %buff_A_1_load_15, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 753 'fmul' 'mul_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 754 [3/3] (7.01ns)   --->   "%mul_31 = fmul i32 %buff_A_load_16, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 754 'fmul' 'mul_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 755 [3/3] (7.01ns)   --->   "%mul_32 = fmul i32 %buff_A_1_load_16, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 755 'fmul' 'mul_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 756 [3/3] (7.01ns)   --->   "%mul_33 = fmul i32 %buff_A_load_17, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 756 'fmul' 'mul_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 757 [3/3] (7.01ns)   --->   "%mul_34 = fmul i32 %buff_A_1_load_17, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 757 'fmul' 'mul_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 758 [3/3] (7.01ns)   --->   "%mul_35 = fmul i32 %buff_A_load_18, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 758 'fmul' 'mul_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 759 [3/3] (7.01ns)   --->   "%mul_36 = fmul i32 %buff_A_1_load_18, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 759 'fmul' 'mul_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 760 [3/3] (7.01ns)   --->   "%mul_37 = fmul i32 %buff_A_load_19, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 760 'fmul' 'mul_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 761 [3/3] (7.01ns)   --->   "%mul_38 = fmul i32 %buff_A_1_load_19, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 761 'fmul' 'mul_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 762 [3/3] (7.01ns)   --->   "%mul_39 = fmul i32 %buff_A_load_20, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 762 'fmul' 'mul_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 763 [3/3] (7.01ns)   --->   "%mul_40 = fmul i32 %buff_A_1_load_20, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 763 'fmul' 'mul_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 764 [3/3] (7.01ns)   --->   "%mul_41 = fmul i32 %buff_A_load_21, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 764 'fmul' 'mul_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 765 [3/3] (7.01ns)   --->   "%mul_42 = fmul i32 %buff_A_1_load_21, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 765 'fmul' 'mul_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 766 [3/3] (7.01ns)   --->   "%mul_43 = fmul i32 %buff_A_load_22, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 766 'fmul' 'mul_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 767 [3/3] (7.01ns)   --->   "%mul_44 = fmul i32 %buff_A_1_load_22, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 767 'fmul' 'mul_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 768 [3/3] (7.01ns)   --->   "%mul_45 = fmul i32 %buff_A_load_23, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 768 'fmul' 'mul_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 769 [3/3] (7.01ns)   --->   "%mul_46 = fmul i32 %buff_A_1_load_23, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 769 'fmul' 'mul_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 770 [3/3] (7.01ns)   --->   "%mul_47 = fmul i32 %buff_A_load_24, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 770 'fmul' 'mul_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 771 [3/3] (7.01ns)   --->   "%mul_48 = fmul i32 %buff_A_1_load_24, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 771 'fmul' 'mul_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 772 [3/3] (7.01ns)   --->   "%mul_49 = fmul i32 %buff_A_load_25, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 772 'fmul' 'mul_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 773 [3/3] (7.01ns)   --->   "%mul_50 = fmul i32 %buff_A_1_load_25, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 773 'fmul' 'mul_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 774 [3/3] (7.01ns)   --->   "%mul_51 = fmul i32 %buff_A_load_26, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 774 'fmul' 'mul_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 775 [3/3] (7.01ns)   --->   "%mul_52 = fmul i32 %buff_A_1_load_26, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 775 'fmul' 'mul_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 776 [3/3] (7.01ns)   --->   "%mul_53 = fmul i32 %buff_A_load_27, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 776 'fmul' 'mul_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 777 [3/3] (7.01ns)   --->   "%mul_54 = fmul i32 %buff_A_1_load_27, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 777 'fmul' 'mul_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 778 [3/3] (7.01ns)   --->   "%mul_55 = fmul i32 %buff_A_load_28, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 778 'fmul' 'mul_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 779 [3/3] (7.01ns)   --->   "%mul_56 = fmul i32 %buff_A_1_load_28, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 779 'fmul' 'mul_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 780 [3/3] (7.01ns)   --->   "%mul_57 = fmul i32 %buff_A_load_29, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 780 'fmul' 'mul_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 781 [3/3] (7.01ns)   --->   "%mul_58 = fmul i32 %buff_A_1_load_29, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 781 'fmul' 'mul_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 782 [3/3] (7.01ns)   --->   "%mul_59 = fmul i32 %buff_A_load_30, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 782 'fmul' 'mul_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 783 [3/3] (7.01ns)   --->   "%mul_60 = fmul i32 %buff_A_1_load_30, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 783 'fmul' 'mul_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 784 [3/3] (7.01ns)   --->   "%mul_61 = fmul i32 %buff_A_load_31, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 784 'fmul' 'mul_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 785 [3/3] (7.01ns)   --->   "%mul_62 = fmul i32 %buff_A_1_load_31, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 785 'fmul' 'mul_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 786 [1/2] (1.23ns)   --->   "%buff_B_load = load i5 %buff_B_addr" [src/k2mm.c:30]   --->   Operation 786 'load' 'buff_B_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 787 [1/2] (1.23ns)   --->   "%buff_B_64_load = load i5 %buff_B_64_addr" [src/k2mm.c:30]   --->   Operation 787 'load' 'buff_B_64_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 788 [1/1] (0.44ns)   --->   "%select_ln30_1 = select i1 %trunc_ln28, i32 %buff_B_64_load, i32 %buff_B_load" [src/k2mm.c:30]   --->   Operation 788 'select' 'select_ln30_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 789 [1/2] (1.23ns)   --->   "%buff_B_1_load = load i5 %buff_B_1_addr" [src/k2mm.c:30]   --->   Operation 789 'load' 'buff_B_1_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 790 [1/2] (1.23ns)   --->   "%buff_B_65_load = load i5 %buff_B_65_addr" [src/k2mm.c:30]   --->   Operation 790 'load' 'buff_B_65_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 791 [1/1] (0.44ns)   --->   "%select_ln30_2 = select i1 %trunc_ln28, i32 %buff_B_65_load, i32 %buff_B_1_load" [src/k2mm.c:30]   --->   Operation 791 'select' 'select_ln30_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 792 [1/2] (1.23ns)   --->   "%buff_B_2_load = load i5 %buff_B_2_addr" [src/k2mm.c:30]   --->   Operation 792 'load' 'buff_B_2_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 793 [1/2] (1.23ns)   --->   "%buff_B_66_load = load i5 %buff_B_66_addr" [src/k2mm.c:30]   --->   Operation 793 'load' 'buff_B_66_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 794 [1/1] (0.44ns)   --->   "%select_ln30_3 = select i1 %trunc_ln28, i32 %buff_B_66_load, i32 %buff_B_2_load" [src/k2mm.c:30]   --->   Operation 794 'select' 'select_ln30_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 795 [1/2] (1.23ns)   --->   "%buff_B_3_load = load i5 %buff_B_3_addr" [src/k2mm.c:30]   --->   Operation 795 'load' 'buff_B_3_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 796 [1/2] (1.23ns)   --->   "%buff_B_67_load = load i5 %buff_B_67_addr" [src/k2mm.c:30]   --->   Operation 796 'load' 'buff_B_67_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 797 [1/1] (0.44ns)   --->   "%select_ln30_4 = select i1 %trunc_ln28, i32 %buff_B_67_load, i32 %buff_B_3_load" [src/k2mm.c:30]   --->   Operation 797 'select' 'select_ln30_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 798 [1/2] (1.23ns)   --->   "%buff_B_4_load = load i5 %buff_B_4_addr" [src/k2mm.c:30]   --->   Operation 798 'load' 'buff_B_4_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 799 [1/2] (1.23ns)   --->   "%buff_B_68_load = load i5 %buff_B_68_addr" [src/k2mm.c:30]   --->   Operation 799 'load' 'buff_B_68_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 800 [1/1] (0.44ns)   --->   "%select_ln30_5 = select i1 %trunc_ln28, i32 %buff_B_68_load, i32 %buff_B_4_load" [src/k2mm.c:30]   --->   Operation 800 'select' 'select_ln30_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 801 [1/2] (1.23ns)   --->   "%buff_B_5_load = load i5 %buff_B_5_addr" [src/k2mm.c:30]   --->   Operation 801 'load' 'buff_B_5_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 802 [1/2] (1.23ns)   --->   "%buff_B_69_load = load i5 %buff_B_69_addr" [src/k2mm.c:30]   --->   Operation 802 'load' 'buff_B_69_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 803 [1/1] (0.44ns)   --->   "%select_ln30_6 = select i1 %trunc_ln28, i32 %buff_B_69_load, i32 %buff_B_5_load" [src/k2mm.c:30]   --->   Operation 803 'select' 'select_ln30_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 804 [1/2] (1.23ns)   --->   "%buff_B_6_load = load i5 %buff_B_6_addr" [src/k2mm.c:30]   --->   Operation 804 'load' 'buff_B_6_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 805 [1/2] (1.23ns)   --->   "%buff_B_70_load = load i5 %buff_B_70_addr" [src/k2mm.c:30]   --->   Operation 805 'load' 'buff_B_70_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 806 [1/1] (0.44ns)   --->   "%select_ln30_7 = select i1 %trunc_ln28, i32 %buff_B_70_load, i32 %buff_B_6_load" [src/k2mm.c:30]   --->   Operation 806 'select' 'select_ln30_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 807 [1/2] (1.23ns)   --->   "%buff_B_7_load = load i5 %buff_B_7_addr" [src/k2mm.c:30]   --->   Operation 807 'load' 'buff_B_7_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 808 [1/2] (1.23ns)   --->   "%buff_B_71_load = load i5 %buff_B_71_addr" [src/k2mm.c:30]   --->   Operation 808 'load' 'buff_B_71_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 809 [1/1] (0.44ns)   --->   "%select_ln30_8 = select i1 %trunc_ln28, i32 %buff_B_71_load, i32 %buff_B_7_load" [src/k2mm.c:30]   --->   Operation 809 'select' 'select_ln30_8' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 810 [1/2] (1.23ns)   --->   "%buff_B_8_load = load i5 %buff_B_8_addr" [src/k2mm.c:30]   --->   Operation 810 'load' 'buff_B_8_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 811 [1/2] (1.23ns)   --->   "%buff_B_72_load = load i5 %buff_B_72_addr" [src/k2mm.c:30]   --->   Operation 811 'load' 'buff_B_72_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 812 [1/1] (0.44ns)   --->   "%select_ln30_9 = select i1 %trunc_ln28, i32 %buff_B_72_load, i32 %buff_B_8_load" [src/k2mm.c:30]   --->   Operation 812 'select' 'select_ln30_9' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 813 [1/2] (1.23ns)   --->   "%buff_B_9_load = load i5 %buff_B_9_addr" [src/k2mm.c:30]   --->   Operation 813 'load' 'buff_B_9_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 814 [1/2] (1.23ns)   --->   "%buff_B_73_load = load i5 %buff_B_73_addr" [src/k2mm.c:30]   --->   Operation 814 'load' 'buff_B_73_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 815 [1/1] (0.44ns)   --->   "%select_ln30_10 = select i1 %trunc_ln28, i32 %buff_B_73_load, i32 %buff_B_9_load" [src/k2mm.c:30]   --->   Operation 815 'select' 'select_ln30_10' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 816 [1/2] (1.23ns)   --->   "%buff_B_10_load = load i5 %buff_B_10_addr" [src/k2mm.c:30]   --->   Operation 816 'load' 'buff_B_10_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 817 [1/2] (1.23ns)   --->   "%buff_B_74_load = load i5 %buff_B_74_addr" [src/k2mm.c:30]   --->   Operation 817 'load' 'buff_B_74_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 818 [1/1] (0.44ns)   --->   "%select_ln30_11 = select i1 %trunc_ln28, i32 %buff_B_74_load, i32 %buff_B_10_load" [src/k2mm.c:30]   --->   Operation 818 'select' 'select_ln30_11' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 819 [1/2] (1.23ns)   --->   "%buff_B_11_load = load i5 %buff_B_11_addr" [src/k2mm.c:30]   --->   Operation 819 'load' 'buff_B_11_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 820 [1/2] (1.23ns)   --->   "%buff_B_75_load = load i5 %buff_B_75_addr" [src/k2mm.c:30]   --->   Operation 820 'load' 'buff_B_75_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 821 [1/1] (0.44ns)   --->   "%select_ln30_12 = select i1 %trunc_ln28, i32 %buff_B_75_load, i32 %buff_B_11_load" [src/k2mm.c:30]   --->   Operation 821 'select' 'select_ln30_12' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 822 [1/2] (1.23ns)   --->   "%buff_B_12_load = load i5 %buff_B_12_addr" [src/k2mm.c:30]   --->   Operation 822 'load' 'buff_B_12_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 823 [1/2] (1.23ns)   --->   "%buff_B_76_load = load i5 %buff_B_76_addr" [src/k2mm.c:30]   --->   Operation 823 'load' 'buff_B_76_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 824 [1/1] (0.44ns)   --->   "%select_ln30_13 = select i1 %trunc_ln28, i32 %buff_B_76_load, i32 %buff_B_12_load" [src/k2mm.c:30]   --->   Operation 824 'select' 'select_ln30_13' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 825 [1/2] (1.23ns)   --->   "%buff_B_13_load = load i5 %buff_B_13_addr" [src/k2mm.c:30]   --->   Operation 825 'load' 'buff_B_13_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 826 [1/2] (1.23ns)   --->   "%buff_B_77_load = load i5 %buff_B_77_addr" [src/k2mm.c:30]   --->   Operation 826 'load' 'buff_B_77_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 827 [1/1] (0.44ns)   --->   "%select_ln30_14 = select i1 %trunc_ln28, i32 %buff_B_77_load, i32 %buff_B_13_load" [src/k2mm.c:30]   --->   Operation 827 'select' 'select_ln30_14' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 828 [1/2] (1.23ns)   --->   "%buff_B_14_load = load i5 %buff_B_14_addr" [src/k2mm.c:30]   --->   Operation 828 'load' 'buff_B_14_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 829 [1/2] (1.23ns)   --->   "%buff_B_78_load = load i5 %buff_B_78_addr" [src/k2mm.c:30]   --->   Operation 829 'load' 'buff_B_78_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 830 [1/1] (0.44ns)   --->   "%select_ln30_15 = select i1 %trunc_ln28, i32 %buff_B_78_load, i32 %buff_B_14_load" [src/k2mm.c:30]   --->   Operation 830 'select' 'select_ln30_15' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 831 [1/2] (1.23ns)   --->   "%buff_B_15_load = load i5 %buff_B_15_addr" [src/k2mm.c:30]   --->   Operation 831 'load' 'buff_B_15_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 832 [1/2] (1.23ns)   --->   "%buff_B_79_load = load i5 %buff_B_79_addr" [src/k2mm.c:30]   --->   Operation 832 'load' 'buff_B_79_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 833 [1/1] (0.44ns)   --->   "%select_ln30_16 = select i1 %trunc_ln28, i32 %buff_B_79_load, i32 %buff_B_15_load" [src/k2mm.c:30]   --->   Operation 833 'select' 'select_ln30_16' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 834 [1/2] (1.23ns)   --->   "%buff_B_16_load = load i5 %buff_B_16_addr" [src/k2mm.c:30]   --->   Operation 834 'load' 'buff_B_16_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 835 [1/2] (1.23ns)   --->   "%buff_B_80_load = load i5 %buff_B_80_addr" [src/k2mm.c:30]   --->   Operation 835 'load' 'buff_B_80_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 836 [1/1] (0.44ns)   --->   "%select_ln30_17 = select i1 %trunc_ln28, i32 %buff_B_80_load, i32 %buff_B_16_load" [src/k2mm.c:30]   --->   Operation 836 'select' 'select_ln30_17' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 837 [1/2] (1.23ns)   --->   "%buff_B_17_load = load i5 %buff_B_17_addr" [src/k2mm.c:30]   --->   Operation 837 'load' 'buff_B_17_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 838 [1/2] (1.23ns)   --->   "%buff_B_81_load = load i5 %buff_B_81_addr" [src/k2mm.c:30]   --->   Operation 838 'load' 'buff_B_81_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 839 [1/1] (0.44ns)   --->   "%select_ln30_18 = select i1 %trunc_ln28, i32 %buff_B_81_load, i32 %buff_B_17_load" [src/k2mm.c:30]   --->   Operation 839 'select' 'select_ln30_18' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 840 [1/2] (1.23ns)   --->   "%buff_B_18_load = load i5 %buff_B_18_addr" [src/k2mm.c:30]   --->   Operation 840 'load' 'buff_B_18_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 841 [1/2] (1.23ns)   --->   "%buff_B_82_load = load i5 %buff_B_82_addr" [src/k2mm.c:30]   --->   Operation 841 'load' 'buff_B_82_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 842 [1/1] (0.44ns)   --->   "%select_ln30_19 = select i1 %trunc_ln28, i32 %buff_B_82_load, i32 %buff_B_18_load" [src/k2mm.c:30]   --->   Operation 842 'select' 'select_ln30_19' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 843 [1/2] (1.23ns)   --->   "%buff_B_19_load = load i5 %buff_B_19_addr" [src/k2mm.c:30]   --->   Operation 843 'load' 'buff_B_19_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 844 [1/2] (1.23ns)   --->   "%buff_B_83_load = load i5 %buff_B_83_addr" [src/k2mm.c:30]   --->   Operation 844 'load' 'buff_B_83_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 845 [1/1] (0.44ns)   --->   "%select_ln30_20 = select i1 %trunc_ln28, i32 %buff_B_83_load, i32 %buff_B_19_load" [src/k2mm.c:30]   --->   Operation 845 'select' 'select_ln30_20' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 846 [1/2] (1.23ns)   --->   "%buff_B_20_load = load i5 %buff_B_20_addr" [src/k2mm.c:30]   --->   Operation 846 'load' 'buff_B_20_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 847 [1/2] (1.23ns)   --->   "%buff_B_84_load = load i5 %buff_B_84_addr" [src/k2mm.c:30]   --->   Operation 847 'load' 'buff_B_84_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 848 [1/1] (0.44ns)   --->   "%select_ln30_21 = select i1 %trunc_ln28, i32 %buff_B_84_load, i32 %buff_B_20_load" [src/k2mm.c:30]   --->   Operation 848 'select' 'select_ln30_21' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 849 [1/2] (1.23ns)   --->   "%buff_B_21_load = load i5 %buff_B_21_addr" [src/k2mm.c:30]   --->   Operation 849 'load' 'buff_B_21_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 850 [1/2] (1.23ns)   --->   "%buff_B_85_load = load i5 %buff_B_85_addr" [src/k2mm.c:30]   --->   Operation 850 'load' 'buff_B_85_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 851 [1/1] (0.44ns)   --->   "%select_ln30_22 = select i1 %trunc_ln28, i32 %buff_B_85_load, i32 %buff_B_21_load" [src/k2mm.c:30]   --->   Operation 851 'select' 'select_ln30_22' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 852 [1/2] (1.23ns)   --->   "%buff_B_22_load = load i5 %buff_B_22_addr" [src/k2mm.c:30]   --->   Operation 852 'load' 'buff_B_22_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 853 [1/2] (1.23ns)   --->   "%buff_B_86_load = load i5 %buff_B_86_addr" [src/k2mm.c:30]   --->   Operation 853 'load' 'buff_B_86_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 854 [1/1] (0.44ns)   --->   "%select_ln30_23 = select i1 %trunc_ln28, i32 %buff_B_86_load, i32 %buff_B_22_load" [src/k2mm.c:30]   --->   Operation 854 'select' 'select_ln30_23' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 855 [1/2] (1.23ns)   --->   "%buff_B_23_load = load i5 %buff_B_23_addr" [src/k2mm.c:30]   --->   Operation 855 'load' 'buff_B_23_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 856 [1/2] (1.23ns)   --->   "%buff_B_87_load = load i5 %buff_B_87_addr" [src/k2mm.c:30]   --->   Operation 856 'load' 'buff_B_87_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 857 [1/1] (0.44ns)   --->   "%select_ln30_24 = select i1 %trunc_ln28, i32 %buff_B_87_load, i32 %buff_B_23_load" [src/k2mm.c:30]   --->   Operation 857 'select' 'select_ln30_24' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 858 [1/2] (1.23ns)   --->   "%buff_B_24_load = load i5 %buff_B_24_addr" [src/k2mm.c:30]   --->   Operation 858 'load' 'buff_B_24_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 859 [1/2] (1.23ns)   --->   "%buff_B_88_load = load i5 %buff_B_88_addr" [src/k2mm.c:30]   --->   Operation 859 'load' 'buff_B_88_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 860 [1/1] (0.44ns)   --->   "%select_ln30_25 = select i1 %trunc_ln28, i32 %buff_B_88_load, i32 %buff_B_24_load" [src/k2mm.c:30]   --->   Operation 860 'select' 'select_ln30_25' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 861 [1/2] (1.23ns)   --->   "%buff_B_25_load = load i5 %buff_B_25_addr" [src/k2mm.c:30]   --->   Operation 861 'load' 'buff_B_25_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 862 [1/2] (1.23ns)   --->   "%buff_B_89_load = load i5 %buff_B_89_addr" [src/k2mm.c:30]   --->   Operation 862 'load' 'buff_B_89_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 863 [1/1] (0.44ns)   --->   "%select_ln30_26 = select i1 %trunc_ln28, i32 %buff_B_89_load, i32 %buff_B_25_load" [src/k2mm.c:30]   --->   Operation 863 'select' 'select_ln30_26' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 864 [1/2] (1.23ns)   --->   "%buff_B_26_load = load i5 %buff_B_26_addr" [src/k2mm.c:30]   --->   Operation 864 'load' 'buff_B_26_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 865 [1/2] (1.23ns)   --->   "%buff_B_90_load = load i5 %buff_B_90_addr" [src/k2mm.c:30]   --->   Operation 865 'load' 'buff_B_90_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 866 [1/1] (0.44ns)   --->   "%select_ln30_27 = select i1 %trunc_ln28, i32 %buff_B_90_load, i32 %buff_B_26_load" [src/k2mm.c:30]   --->   Operation 866 'select' 'select_ln30_27' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 867 [1/2] (1.23ns)   --->   "%buff_B_27_load = load i5 %buff_B_27_addr" [src/k2mm.c:30]   --->   Operation 867 'load' 'buff_B_27_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 868 [1/2] (1.23ns)   --->   "%buff_B_91_load = load i5 %buff_B_91_addr" [src/k2mm.c:30]   --->   Operation 868 'load' 'buff_B_91_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 869 [1/1] (0.44ns)   --->   "%select_ln30_28 = select i1 %trunc_ln28, i32 %buff_B_91_load, i32 %buff_B_27_load" [src/k2mm.c:30]   --->   Operation 869 'select' 'select_ln30_28' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 870 [1/2] (1.23ns)   --->   "%buff_B_28_load = load i5 %buff_B_28_addr" [src/k2mm.c:30]   --->   Operation 870 'load' 'buff_B_28_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 871 [1/2] (1.23ns)   --->   "%buff_B_92_load = load i5 %buff_B_92_addr" [src/k2mm.c:30]   --->   Operation 871 'load' 'buff_B_92_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 872 [1/1] (0.44ns)   --->   "%select_ln30_29 = select i1 %trunc_ln28, i32 %buff_B_92_load, i32 %buff_B_28_load" [src/k2mm.c:30]   --->   Operation 872 'select' 'select_ln30_29' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 873 [1/2] (1.23ns)   --->   "%buff_B_29_load = load i5 %buff_B_29_addr" [src/k2mm.c:30]   --->   Operation 873 'load' 'buff_B_29_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 874 [1/2] (1.23ns)   --->   "%buff_B_93_load = load i5 %buff_B_93_addr" [src/k2mm.c:30]   --->   Operation 874 'load' 'buff_B_93_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 875 [1/1] (0.44ns)   --->   "%select_ln30_30 = select i1 %trunc_ln28, i32 %buff_B_93_load, i32 %buff_B_29_load" [src/k2mm.c:30]   --->   Operation 875 'select' 'select_ln30_30' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 876 [1/2] (1.23ns)   --->   "%buff_B_30_load = load i5 %buff_B_30_addr" [src/k2mm.c:30]   --->   Operation 876 'load' 'buff_B_30_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 877 [1/2] (1.23ns)   --->   "%buff_B_94_load = load i5 %buff_B_94_addr" [src/k2mm.c:30]   --->   Operation 877 'load' 'buff_B_94_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 878 [1/1] (0.44ns)   --->   "%select_ln30_31 = select i1 %trunc_ln28, i32 %buff_B_94_load, i32 %buff_B_30_load" [src/k2mm.c:30]   --->   Operation 878 'select' 'select_ln30_31' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 879 [1/2] (1.23ns)   --->   "%buff_B_31_load = load i5 %buff_B_31_addr" [src/k2mm.c:30]   --->   Operation 879 'load' 'buff_B_31_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 880 [1/2] (1.23ns)   --->   "%buff_B_95_load = load i5 %buff_B_95_addr" [src/k2mm.c:30]   --->   Operation 880 'load' 'buff_B_95_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 881 [1/1] (0.44ns)   --->   "%select_ln30_32 = select i1 %trunc_ln28, i32 %buff_B_95_load, i32 %buff_B_31_load" [src/k2mm.c:30]   --->   Operation 881 'select' 'select_ln30_32' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 882 [1/3] (7.01ns)   --->   "%mul = fmul i32 %buff_A_load, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 882 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 883 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 883 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 884 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %buff_A_load_1, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 884 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 885 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %buff_A_1_load_1, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 885 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 886 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %buff_A_load_2, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 886 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 887 [1/3] (7.01ns)   --->   "%mul_5 = fmul i32 %buff_A_1_load_2, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 887 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 888 [1/3] (7.01ns)   --->   "%mul_6 = fmul i32 %buff_A_load_3, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 888 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 889 [1/3] (7.01ns)   --->   "%mul_7 = fmul i32 %buff_A_1_load_3, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 889 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 890 [1/3] (7.01ns)   --->   "%mul_8 = fmul i32 %buff_A_load_4, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 890 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 891 [1/3] (7.01ns)   --->   "%mul_9 = fmul i32 %buff_A_1_load_4, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 891 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 892 [1/3] (7.01ns)   --->   "%mul_s = fmul i32 %buff_A_load_5, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 892 'fmul' 'mul_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 893 [1/3] (7.01ns)   --->   "%mul_10 = fmul i32 %buff_A_1_load_5, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 893 'fmul' 'mul_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 894 [1/3] (7.01ns)   --->   "%mul_11 = fmul i32 %buff_A_load_6, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 894 'fmul' 'mul_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 895 [1/3] (7.01ns)   --->   "%mul_12 = fmul i32 %buff_A_1_load_6, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 895 'fmul' 'mul_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 896 [1/3] (7.01ns)   --->   "%mul_13 = fmul i32 %buff_A_load_7, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 896 'fmul' 'mul_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 897 [1/3] (7.01ns)   --->   "%mul_14 = fmul i32 %buff_A_1_load_7, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 897 'fmul' 'mul_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 898 [1/3] (7.01ns)   --->   "%mul_15 = fmul i32 %buff_A_load_8, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 898 'fmul' 'mul_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 899 [1/3] (7.01ns)   --->   "%mul_16 = fmul i32 %buff_A_1_load_8, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 899 'fmul' 'mul_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 900 [1/3] (7.01ns)   --->   "%mul_17 = fmul i32 %buff_A_load_9, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 900 'fmul' 'mul_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 901 [1/3] (7.01ns)   --->   "%mul_18 = fmul i32 %buff_A_1_load_9, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 901 'fmul' 'mul_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 902 [1/3] (7.01ns)   --->   "%mul_19 = fmul i32 %buff_A_load_10, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 902 'fmul' 'mul_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 903 [1/3] (7.01ns)   --->   "%mul_20 = fmul i32 %buff_A_1_load_10, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 903 'fmul' 'mul_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 904 [1/3] (7.01ns)   --->   "%mul_21 = fmul i32 %buff_A_load_11, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 904 'fmul' 'mul_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 905 [1/3] (7.01ns)   --->   "%mul_22 = fmul i32 %buff_A_1_load_11, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 905 'fmul' 'mul_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 906 [1/3] (7.01ns)   --->   "%mul_23 = fmul i32 %buff_A_load_12, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 906 'fmul' 'mul_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 907 [1/3] (7.01ns)   --->   "%mul_24 = fmul i32 %buff_A_1_load_12, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 907 'fmul' 'mul_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 908 [1/3] (7.01ns)   --->   "%mul_25 = fmul i32 %buff_A_load_13, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 908 'fmul' 'mul_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 909 [1/3] (7.01ns)   --->   "%mul_26 = fmul i32 %buff_A_1_load_13, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 909 'fmul' 'mul_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 910 [1/3] (7.01ns)   --->   "%mul_27 = fmul i32 %buff_A_load_14, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 910 'fmul' 'mul_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 911 [1/3] (7.01ns)   --->   "%mul_28 = fmul i32 %buff_A_1_load_14, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 911 'fmul' 'mul_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 912 [1/3] (7.01ns)   --->   "%mul_29 = fmul i32 %buff_A_load_15, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 912 'fmul' 'mul_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 913 [1/3] (7.01ns)   --->   "%mul_30 = fmul i32 %buff_A_1_load_15, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 913 'fmul' 'mul_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 914 [2/3] (7.01ns)   --->   "%mul_31 = fmul i32 %buff_A_load_16, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 914 'fmul' 'mul_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 915 [2/3] (7.01ns)   --->   "%mul_32 = fmul i32 %buff_A_1_load_16, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 915 'fmul' 'mul_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 916 [2/3] (7.01ns)   --->   "%mul_33 = fmul i32 %buff_A_load_17, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 916 'fmul' 'mul_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 917 [2/3] (7.01ns)   --->   "%mul_34 = fmul i32 %buff_A_1_load_17, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 917 'fmul' 'mul_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 918 [2/3] (7.01ns)   --->   "%mul_35 = fmul i32 %buff_A_load_18, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 918 'fmul' 'mul_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 919 [2/3] (7.01ns)   --->   "%mul_36 = fmul i32 %buff_A_1_load_18, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 919 'fmul' 'mul_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 920 [2/3] (7.01ns)   --->   "%mul_37 = fmul i32 %buff_A_load_19, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 920 'fmul' 'mul_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 921 [2/3] (7.01ns)   --->   "%mul_38 = fmul i32 %buff_A_1_load_19, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 921 'fmul' 'mul_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 922 [2/3] (7.01ns)   --->   "%mul_39 = fmul i32 %buff_A_load_20, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 922 'fmul' 'mul_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 923 [2/3] (7.01ns)   --->   "%mul_40 = fmul i32 %buff_A_1_load_20, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 923 'fmul' 'mul_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 924 [2/3] (7.01ns)   --->   "%mul_41 = fmul i32 %buff_A_load_21, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 924 'fmul' 'mul_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 925 [2/3] (7.01ns)   --->   "%mul_42 = fmul i32 %buff_A_1_load_21, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 925 'fmul' 'mul_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 926 [2/3] (7.01ns)   --->   "%mul_43 = fmul i32 %buff_A_load_22, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 926 'fmul' 'mul_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 927 [2/3] (7.01ns)   --->   "%mul_44 = fmul i32 %buff_A_1_load_22, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 927 'fmul' 'mul_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 928 [2/3] (7.01ns)   --->   "%mul_45 = fmul i32 %buff_A_load_23, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 928 'fmul' 'mul_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 929 [2/3] (7.01ns)   --->   "%mul_46 = fmul i32 %buff_A_1_load_23, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 929 'fmul' 'mul_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 930 [2/3] (7.01ns)   --->   "%mul_47 = fmul i32 %buff_A_load_24, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 930 'fmul' 'mul_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 931 [2/3] (7.01ns)   --->   "%mul_48 = fmul i32 %buff_A_1_load_24, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 931 'fmul' 'mul_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 932 [2/3] (7.01ns)   --->   "%mul_49 = fmul i32 %buff_A_load_25, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 932 'fmul' 'mul_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 933 [2/3] (7.01ns)   --->   "%mul_50 = fmul i32 %buff_A_1_load_25, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 933 'fmul' 'mul_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 934 [2/3] (7.01ns)   --->   "%mul_51 = fmul i32 %buff_A_load_26, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 934 'fmul' 'mul_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 935 [2/3] (7.01ns)   --->   "%mul_52 = fmul i32 %buff_A_1_load_26, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 935 'fmul' 'mul_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 936 [2/3] (7.01ns)   --->   "%mul_53 = fmul i32 %buff_A_load_27, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 936 'fmul' 'mul_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 937 [2/3] (7.01ns)   --->   "%mul_54 = fmul i32 %buff_A_1_load_27, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 937 'fmul' 'mul_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 938 [2/3] (7.01ns)   --->   "%mul_55 = fmul i32 %buff_A_load_28, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 938 'fmul' 'mul_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 939 [2/3] (7.01ns)   --->   "%mul_56 = fmul i32 %buff_A_1_load_28, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 939 'fmul' 'mul_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 940 [2/3] (7.01ns)   --->   "%mul_57 = fmul i32 %buff_A_load_29, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 940 'fmul' 'mul_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 941 [2/3] (7.01ns)   --->   "%mul_58 = fmul i32 %buff_A_1_load_29, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 941 'fmul' 'mul_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 942 [2/3] (7.01ns)   --->   "%mul_59 = fmul i32 %buff_A_load_30, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 942 'fmul' 'mul_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 943 [2/3] (7.01ns)   --->   "%mul_60 = fmul i32 %buff_A_1_load_30, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 943 'fmul' 'mul_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 944 [2/3] (7.01ns)   --->   "%mul_61 = fmul i32 %buff_A_load_31, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 944 'fmul' 'mul_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 945 [2/3] (7.01ns)   --->   "%mul_62 = fmul i32 %buff_A_1_load_31, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 945 'fmul' 'mul_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 946 [1/1] (0.00ns)   --->   "%buff_B_32_addr = getelementptr i32 %buff_B_32, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 946 'getelementptr' 'buff_B_32_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 947 [1/1] (0.00ns)   --->   "%buff_B_33_addr = getelementptr i32 %buff_B_33, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 947 'getelementptr' 'buff_B_33_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 948 [1/1] (0.00ns)   --->   "%buff_B_34_addr = getelementptr i32 %buff_B_34, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 948 'getelementptr' 'buff_B_34_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 949 [1/1] (0.00ns)   --->   "%buff_B_35_addr = getelementptr i32 %buff_B_35, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 949 'getelementptr' 'buff_B_35_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 950 [1/1] (0.00ns)   --->   "%buff_B_36_addr = getelementptr i32 %buff_B_36, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 950 'getelementptr' 'buff_B_36_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 951 [1/1] (0.00ns)   --->   "%buff_B_37_addr = getelementptr i32 %buff_B_37, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 951 'getelementptr' 'buff_B_37_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 952 [1/1] (0.00ns)   --->   "%buff_B_38_addr = getelementptr i32 %buff_B_38, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 952 'getelementptr' 'buff_B_38_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 953 [1/1] (0.00ns)   --->   "%buff_B_39_addr = getelementptr i32 %buff_B_39, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 953 'getelementptr' 'buff_B_39_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 954 [1/1] (0.00ns)   --->   "%buff_B_40_addr = getelementptr i32 %buff_B_40, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 954 'getelementptr' 'buff_B_40_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 955 [1/1] (0.00ns)   --->   "%buff_B_41_addr = getelementptr i32 %buff_B_41, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 955 'getelementptr' 'buff_B_41_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 956 [1/1] (0.00ns)   --->   "%buff_B_42_addr = getelementptr i32 %buff_B_42, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 956 'getelementptr' 'buff_B_42_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 957 [1/1] (0.00ns)   --->   "%buff_B_43_addr = getelementptr i32 %buff_B_43, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 957 'getelementptr' 'buff_B_43_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 958 [1/1] (0.00ns)   --->   "%buff_B_44_addr = getelementptr i32 %buff_B_44, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 958 'getelementptr' 'buff_B_44_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 959 [1/1] (0.00ns)   --->   "%buff_B_45_addr = getelementptr i32 %buff_B_45, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 959 'getelementptr' 'buff_B_45_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 960 [1/1] (0.00ns)   --->   "%buff_B_46_addr = getelementptr i32 %buff_B_46, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 960 'getelementptr' 'buff_B_46_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 961 [1/1] (0.00ns)   --->   "%buff_B_47_addr = getelementptr i32 %buff_B_47, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 961 'getelementptr' 'buff_B_47_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 962 [1/1] (0.00ns)   --->   "%buff_B_48_addr = getelementptr i32 %buff_B_48, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 962 'getelementptr' 'buff_B_48_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 963 [1/1] (0.00ns)   --->   "%buff_B_49_addr = getelementptr i32 %buff_B_49, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 963 'getelementptr' 'buff_B_49_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 964 [1/1] (0.00ns)   --->   "%buff_B_50_addr = getelementptr i32 %buff_B_50, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 964 'getelementptr' 'buff_B_50_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 965 [1/1] (0.00ns)   --->   "%buff_B_51_addr = getelementptr i32 %buff_B_51, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 965 'getelementptr' 'buff_B_51_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 966 [1/1] (0.00ns)   --->   "%buff_B_52_addr = getelementptr i32 %buff_B_52, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 966 'getelementptr' 'buff_B_52_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 967 [1/1] (0.00ns)   --->   "%buff_B_53_addr = getelementptr i32 %buff_B_53, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 967 'getelementptr' 'buff_B_53_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 968 [1/1] (0.00ns)   --->   "%buff_B_54_addr = getelementptr i32 %buff_B_54, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 968 'getelementptr' 'buff_B_54_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 969 [1/1] (0.00ns)   --->   "%buff_B_55_addr = getelementptr i32 %buff_B_55, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 969 'getelementptr' 'buff_B_55_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 970 [1/1] (0.00ns)   --->   "%buff_B_56_addr = getelementptr i32 %buff_B_56, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 970 'getelementptr' 'buff_B_56_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 971 [1/1] (0.00ns)   --->   "%buff_B_57_addr = getelementptr i32 %buff_B_57, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 971 'getelementptr' 'buff_B_57_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 972 [1/1] (0.00ns)   --->   "%buff_B_58_addr = getelementptr i32 %buff_B_58, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 972 'getelementptr' 'buff_B_58_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 973 [1/1] (0.00ns)   --->   "%buff_B_59_addr = getelementptr i32 %buff_B_59, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 973 'getelementptr' 'buff_B_59_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 974 [1/1] (0.00ns)   --->   "%buff_B_60_addr = getelementptr i32 %buff_B_60, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 974 'getelementptr' 'buff_B_60_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 975 [1/1] (0.00ns)   --->   "%buff_B_61_addr = getelementptr i32 %buff_B_61, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 975 'getelementptr' 'buff_B_61_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 976 [1/1] (0.00ns)   --->   "%buff_B_62_addr = getelementptr i32 %buff_B_62, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 976 'getelementptr' 'buff_B_62_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 977 [1/1] (0.00ns)   --->   "%buff_B_63_addr = getelementptr i32 %buff_B_63, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 977 'getelementptr' 'buff_B_63_addr' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 978 [1/1] (0.00ns)   --->   "%buff_B_96_addr = getelementptr i32 %buff_B_96, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 978 'getelementptr' 'buff_B_96_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 979 [1/1] (0.00ns)   --->   "%buff_B_97_addr = getelementptr i32 %buff_B_97, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 979 'getelementptr' 'buff_B_97_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 980 [1/1] (0.00ns)   --->   "%buff_B_98_addr = getelementptr i32 %buff_B_98, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 980 'getelementptr' 'buff_B_98_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 981 [1/1] (0.00ns)   --->   "%buff_B_99_addr = getelementptr i32 %buff_B_99, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 981 'getelementptr' 'buff_B_99_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 982 [1/1] (0.00ns)   --->   "%buff_B_100_addr = getelementptr i32 %buff_B_100, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 982 'getelementptr' 'buff_B_100_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 983 [1/1] (0.00ns)   --->   "%buff_B_101_addr = getelementptr i32 %buff_B_101, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 983 'getelementptr' 'buff_B_101_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 984 [1/1] (0.00ns)   --->   "%buff_B_102_addr = getelementptr i32 %buff_B_102, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 984 'getelementptr' 'buff_B_102_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 985 [1/1] (0.00ns)   --->   "%buff_B_103_addr = getelementptr i32 %buff_B_103, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 985 'getelementptr' 'buff_B_103_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 986 [1/1] (0.00ns)   --->   "%buff_B_104_addr = getelementptr i32 %buff_B_104, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 986 'getelementptr' 'buff_B_104_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 987 [1/1] (0.00ns)   --->   "%buff_B_105_addr = getelementptr i32 %buff_B_105, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 987 'getelementptr' 'buff_B_105_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 988 [1/1] (0.00ns)   --->   "%buff_B_106_addr = getelementptr i32 %buff_B_106, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 988 'getelementptr' 'buff_B_106_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 989 [1/1] (0.00ns)   --->   "%buff_B_107_addr = getelementptr i32 %buff_B_107, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 989 'getelementptr' 'buff_B_107_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 990 [1/1] (0.00ns)   --->   "%buff_B_108_addr = getelementptr i32 %buff_B_108, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 990 'getelementptr' 'buff_B_108_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 991 [1/1] (0.00ns)   --->   "%buff_B_109_addr = getelementptr i32 %buff_B_109, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 991 'getelementptr' 'buff_B_109_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 992 [1/1] (0.00ns)   --->   "%buff_B_110_addr = getelementptr i32 %buff_B_110, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 992 'getelementptr' 'buff_B_110_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 993 [1/1] (0.00ns)   --->   "%buff_B_111_addr = getelementptr i32 %buff_B_111, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 993 'getelementptr' 'buff_B_111_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 994 [1/1] (0.00ns)   --->   "%buff_B_112_addr = getelementptr i32 %buff_B_112, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 994 'getelementptr' 'buff_B_112_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 995 [1/1] (0.00ns)   --->   "%buff_B_113_addr = getelementptr i32 %buff_B_113, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 995 'getelementptr' 'buff_B_113_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 996 [1/1] (0.00ns)   --->   "%buff_B_114_addr = getelementptr i32 %buff_B_114, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 996 'getelementptr' 'buff_B_114_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 997 [1/1] (0.00ns)   --->   "%buff_B_115_addr = getelementptr i32 %buff_B_115, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 997 'getelementptr' 'buff_B_115_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 998 [1/1] (0.00ns)   --->   "%buff_B_116_addr = getelementptr i32 %buff_B_116, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 998 'getelementptr' 'buff_B_116_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 999 [1/1] (0.00ns)   --->   "%buff_B_117_addr = getelementptr i32 %buff_B_117, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 999 'getelementptr' 'buff_B_117_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 1000 [1/1] (0.00ns)   --->   "%buff_B_118_addr = getelementptr i32 %buff_B_118, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 1000 'getelementptr' 'buff_B_118_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 1001 [1/1] (0.00ns)   --->   "%buff_B_119_addr = getelementptr i32 %buff_B_119, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 1001 'getelementptr' 'buff_B_119_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 1002 [1/1] (0.00ns)   --->   "%buff_B_120_addr = getelementptr i32 %buff_B_120, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 1002 'getelementptr' 'buff_B_120_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 1003 [1/1] (0.00ns)   --->   "%buff_B_121_addr = getelementptr i32 %buff_B_121, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 1003 'getelementptr' 'buff_B_121_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 1004 [1/1] (0.00ns)   --->   "%buff_B_122_addr = getelementptr i32 %buff_B_122, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 1004 'getelementptr' 'buff_B_122_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 1005 [1/1] (0.00ns)   --->   "%buff_B_123_addr = getelementptr i32 %buff_B_123, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 1005 'getelementptr' 'buff_B_123_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 1006 [1/1] (0.00ns)   --->   "%buff_B_124_addr = getelementptr i32 %buff_B_124, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 1006 'getelementptr' 'buff_B_124_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 1007 [1/1] (0.00ns)   --->   "%buff_B_125_addr = getelementptr i32 %buff_B_125, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 1007 'getelementptr' 'buff_B_125_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 1008 [1/1] (0.00ns)   --->   "%buff_B_126_addr = getelementptr i32 %buff_B_126, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 1008 'getelementptr' 'buff_B_126_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 1009 [1/1] (0.00ns)   --->   "%buff_B_127_addr = getelementptr i32 %buff_B_127, i64 0, i64 %zext_ln6" [src/k2mm.c:30]   --->   Operation 1009 'getelementptr' 'buff_B_127_addr' <Predicate = (trunc_ln28)> <Delay = 0.00>
ST_5 : Operation 1010 [2/2] (1.23ns)   --->   "%buff_B_32_load = load i5 %buff_B_32_addr" [src/k2mm.c:30]   --->   Operation 1010 'load' 'buff_B_32_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1011 [2/2] (1.23ns)   --->   "%buff_B_96_load = load i5 %buff_B_96_addr" [src/k2mm.c:30]   --->   Operation 1011 'load' 'buff_B_96_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1012 [2/2] (1.23ns)   --->   "%buff_B_33_load = load i5 %buff_B_33_addr" [src/k2mm.c:30]   --->   Operation 1012 'load' 'buff_B_33_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1013 [2/2] (1.23ns)   --->   "%buff_B_97_load = load i5 %buff_B_97_addr" [src/k2mm.c:30]   --->   Operation 1013 'load' 'buff_B_97_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1014 [2/2] (1.23ns)   --->   "%buff_B_34_load = load i5 %buff_B_34_addr" [src/k2mm.c:30]   --->   Operation 1014 'load' 'buff_B_34_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1015 [2/2] (1.23ns)   --->   "%buff_B_98_load = load i5 %buff_B_98_addr" [src/k2mm.c:30]   --->   Operation 1015 'load' 'buff_B_98_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1016 [2/2] (1.23ns)   --->   "%buff_B_35_load = load i5 %buff_B_35_addr" [src/k2mm.c:30]   --->   Operation 1016 'load' 'buff_B_35_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1017 [2/2] (1.23ns)   --->   "%buff_B_99_load = load i5 %buff_B_99_addr" [src/k2mm.c:30]   --->   Operation 1017 'load' 'buff_B_99_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1018 [2/2] (1.23ns)   --->   "%buff_B_36_load = load i5 %buff_B_36_addr" [src/k2mm.c:30]   --->   Operation 1018 'load' 'buff_B_36_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1019 [2/2] (1.23ns)   --->   "%buff_B_100_load = load i5 %buff_B_100_addr" [src/k2mm.c:30]   --->   Operation 1019 'load' 'buff_B_100_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1020 [2/2] (1.23ns)   --->   "%buff_B_37_load = load i5 %buff_B_37_addr" [src/k2mm.c:30]   --->   Operation 1020 'load' 'buff_B_37_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1021 [2/2] (1.23ns)   --->   "%buff_B_101_load = load i5 %buff_B_101_addr" [src/k2mm.c:30]   --->   Operation 1021 'load' 'buff_B_101_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1022 [2/2] (1.23ns)   --->   "%buff_B_38_load = load i5 %buff_B_38_addr" [src/k2mm.c:30]   --->   Operation 1022 'load' 'buff_B_38_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1023 [2/2] (1.23ns)   --->   "%buff_B_102_load = load i5 %buff_B_102_addr" [src/k2mm.c:30]   --->   Operation 1023 'load' 'buff_B_102_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1024 [2/2] (1.23ns)   --->   "%buff_B_39_load = load i5 %buff_B_39_addr" [src/k2mm.c:30]   --->   Operation 1024 'load' 'buff_B_39_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1025 [2/2] (1.23ns)   --->   "%buff_B_103_load = load i5 %buff_B_103_addr" [src/k2mm.c:30]   --->   Operation 1025 'load' 'buff_B_103_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1026 [2/2] (1.23ns)   --->   "%buff_B_40_load = load i5 %buff_B_40_addr" [src/k2mm.c:30]   --->   Operation 1026 'load' 'buff_B_40_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1027 [2/2] (1.23ns)   --->   "%buff_B_104_load = load i5 %buff_B_104_addr" [src/k2mm.c:30]   --->   Operation 1027 'load' 'buff_B_104_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1028 [2/2] (1.23ns)   --->   "%buff_B_41_load = load i5 %buff_B_41_addr" [src/k2mm.c:30]   --->   Operation 1028 'load' 'buff_B_41_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1029 [2/2] (1.23ns)   --->   "%buff_B_105_load = load i5 %buff_B_105_addr" [src/k2mm.c:30]   --->   Operation 1029 'load' 'buff_B_105_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1030 [2/2] (1.23ns)   --->   "%buff_B_42_load = load i5 %buff_B_42_addr" [src/k2mm.c:30]   --->   Operation 1030 'load' 'buff_B_42_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1031 [2/2] (1.23ns)   --->   "%buff_B_106_load = load i5 %buff_B_106_addr" [src/k2mm.c:30]   --->   Operation 1031 'load' 'buff_B_106_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1032 [2/2] (1.23ns)   --->   "%buff_B_43_load = load i5 %buff_B_43_addr" [src/k2mm.c:30]   --->   Operation 1032 'load' 'buff_B_43_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1033 [2/2] (1.23ns)   --->   "%buff_B_107_load = load i5 %buff_B_107_addr" [src/k2mm.c:30]   --->   Operation 1033 'load' 'buff_B_107_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1034 [2/2] (1.23ns)   --->   "%buff_B_44_load = load i5 %buff_B_44_addr" [src/k2mm.c:30]   --->   Operation 1034 'load' 'buff_B_44_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1035 [2/2] (1.23ns)   --->   "%buff_B_108_load = load i5 %buff_B_108_addr" [src/k2mm.c:30]   --->   Operation 1035 'load' 'buff_B_108_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1036 [2/2] (1.23ns)   --->   "%buff_B_45_load = load i5 %buff_B_45_addr" [src/k2mm.c:30]   --->   Operation 1036 'load' 'buff_B_45_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1037 [2/2] (1.23ns)   --->   "%buff_B_109_load = load i5 %buff_B_109_addr" [src/k2mm.c:30]   --->   Operation 1037 'load' 'buff_B_109_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1038 [2/2] (1.23ns)   --->   "%buff_B_46_load = load i5 %buff_B_46_addr" [src/k2mm.c:30]   --->   Operation 1038 'load' 'buff_B_46_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1039 [2/2] (1.23ns)   --->   "%buff_B_110_load = load i5 %buff_B_110_addr" [src/k2mm.c:30]   --->   Operation 1039 'load' 'buff_B_110_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1040 [2/2] (1.23ns)   --->   "%buff_B_47_load = load i5 %buff_B_47_addr" [src/k2mm.c:30]   --->   Operation 1040 'load' 'buff_B_47_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1041 [2/2] (1.23ns)   --->   "%buff_B_111_load = load i5 %buff_B_111_addr" [src/k2mm.c:30]   --->   Operation 1041 'load' 'buff_B_111_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1042 [2/2] (1.23ns)   --->   "%buff_B_48_load = load i5 %buff_B_48_addr" [src/k2mm.c:30]   --->   Operation 1042 'load' 'buff_B_48_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1043 [2/2] (1.23ns)   --->   "%buff_B_112_load = load i5 %buff_B_112_addr" [src/k2mm.c:30]   --->   Operation 1043 'load' 'buff_B_112_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1044 [2/2] (1.23ns)   --->   "%buff_B_49_load = load i5 %buff_B_49_addr" [src/k2mm.c:30]   --->   Operation 1044 'load' 'buff_B_49_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1045 [2/2] (1.23ns)   --->   "%buff_B_113_load = load i5 %buff_B_113_addr" [src/k2mm.c:30]   --->   Operation 1045 'load' 'buff_B_113_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1046 [2/2] (1.23ns)   --->   "%buff_B_50_load = load i5 %buff_B_50_addr" [src/k2mm.c:30]   --->   Operation 1046 'load' 'buff_B_50_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1047 [2/2] (1.23ns)   --->   "%buff_B_114_load = load i5 %buff_B_114_addr" [src/k2mm.c:30]   --->   Operation 1047 'load' 'buff_B_114_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1048 [2/2] (1.23ns)   --->   "%buff_B_51_load = load i5 %buff_B_51_addr" [src/k2mm.c:30]   --->   Operation 1048 'load' 'buff_B_51_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1049 [2/2] (1.23ns)   --->   "%buff_B_115_load = load i5 %buff_B_115_addr" [src/k2mm.c:30]   --->   Operation 1049 'load' 'buff_B_115_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1050 [2/2] (1.23ns)   --->   "%buff_B_52_load = load i5 %buff_B_52_addr" [src/k2mm.c:30]   --->   Operation 1050 'load' 'buff_B_52_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1051 [2/2] (1.23ns)   --->   "%buff_B_116_load = load i5 %buff_B_116_addr" [src/k2mm.c:30]   --->   Operation 1051 'load' 'buff_B_116_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1052 [2/2] (1.23ns)   --->   "%buff_B_53_load = load i5 %buff_B_53_addr" [src/k2mm.c:30]   --->   Operation 1052 'load' 'buff_B_53_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1053 [2/2] (1.23ns)   --->   "%buff_B_117_load = load i5 %buff_B_117_addr" [src/k2mm.c:30]   --->   Operation 1053 'load' 'buff_B_117_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1054 [2/2] (1.23ns)   --->   "%buff_B_54_load = load i5 %buff_B_54_addr" [src/k2mm.c:30]   --->   Operation 1054 'load' 'buff_B_54_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1055 [2/2] (1.23ns)   --->   "%buff_B_118_load = load i5 %buff_B_118_addr" [src/k2mm.c:30]   --->   Operation 1055 'load' 'buff_B_118_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1056 [2/2] (1.23ns)   --->   "%buff_B_55_load = load i5 %buff_B_55_addr" [src/k2mm.c:30]   --->   Operation 1056 'load' 'buff_B_55_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1057 [2/2] (1.23ns)   --->   "%buff_B_119_load = load i5 %buff_B_119_addr" [src/k2mm.c:30]   --->   Operation 1057 'load' 'buff_B_119_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1058 [2/2] (1.23ns)   --->   "%buff_B_56_load = load i5 %buff_B_56_addr" [src/k2mm.c:30]   --->   Operation 1058 'load' 'buff_B_56_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1059 [2/2] (1.23ns)   --->   "%buff_B_120_load = load i5 %buff_B_120_addr" [src/k2mm.c:30]   --->   Operation 1059 'load' 'buff_B_120_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1060 [2/2] (1.23ns)   --->   "%buff_B_57_load = load i5 %buff_B_57_addr" [src/k2mm.c:30]   --->   Operation 1060 'load' 'buff_B_57_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1061 [2/2] (1.23ns)   --->   "%buff_B_121_load = load i5 %buff_B_121_addr" [src/k2mm.c:30]   --->   Operation 1061 'load' 'buff_B_121_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1062 [2/2] (1.23ns)   --->   "%buff_B_58_load = load i5 %buff_B_58_addr" [src/k2mm.c:30]   --->   Operation 1062 'load' 'buff_B_58_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1063 [2/2] (1.23ns)   --->   "%buff_B_122_load = load i5 %buff_B_122_addr" [src/k2mm.c:30]   --->   Operation 1063 'load' 'buff_B_122_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1064 [2/2] (1.23ns)   --->   "%buff_B_59_load = load i5 %buff_B_59_addr" [src/k2mm.c:30]   --->   Operation 1064 'load' 'buff_B_59_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1065 [2/2] (1.23ns)   --->   "%buff_B_123_load = load i5 %buff_B_123_addr" [src/k2mm.c:30]   --->   Operation 1065 'load' 'buff_B_123_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1066 [2/2] (1.23ns)   --->   "%buff_B_60_load = load i5 %buff_B_60_addr" [src/k2mm.c:30]   --->   Operation 1066 'load' 'buff_B_60_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1067 [2/2] (1.23ns)   --->   "%buff_B_124_load = load i5 %buff_B_124_addr" [src/k2mm.c:30]   --->   Operation 1067 'load' 'buff_B_124_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1068 [2/2] (1.23ns)   --->   "%buff_B_61_load = load i5 %buff_B_61_addr" [src/k2mm.c:30]   --->   Operation 1068 'load' 'buff_B_61_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1069 [2/2] (1.23ns)   --->   "%buff_B_125_load = load i5 %buff_B_125_addr" [src/k2mm.c:30]   --->   Operation 1069 'load' 'buff_B_125_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1070 [2/2] (1.23ns)   --->   "%buff_B_62_load = load i5 %buff_B_62_addr" [src/k2mm.c:30]   --->   Operation 1070 'load' 'buff_B_62_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1071 [2/2] (1.23ns)   --->   "%buff_B_126_load = load i5 %buff_B_126_addr" [src/k2mm.c:30]   --->   Operation 1071 'load' 'buff_B_126_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1072 [2/2] (1.23ns)   --->   "%buff_B_63_load = load i5 %buff_B_63_addr" [src/k2mm.c:30]   --->   Operation 1072 'load' 'buff_B_63_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 1073 [2/2] (1.23ns)   --->   "%buff_B_127_load = load i5 %buff_B_127_addr" [src/k2mm.c:30]   --->   Operation 1073 'load' 'buff_B_127_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 1074 [1/3] (7.01ns)   --->   "%mul_31 = fmul i32 %buff_A_load_16, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1074 'fmul' 'mul_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1075 [1/3] (7.01ns)   --->   "%mul_32 = fmul i32 %buff_A_1_load_16, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1075 'fmul' 'mul_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1076 [1/3] (7.01ns)   --->   "%mul_33 = fmul i32 %buff_A_load_17, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1076 'fmul' 'mul_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1077 [1/3] (7.01ns)   --->   "%mul_34 = fmul i32 %buff_A_1_load_17, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1077 'fmul' 'mul_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1078 [1/3] (7.01ns)   --->   "%mul_35 = fmul i32 %buff_A_load_18, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1078 'fmul' 'mul_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1079 [1/3] (7.01ns)   --->   "%mul_36 = fmul i32 %buff_A_1_load_18, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1079 'fmul' 'mul_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1080 [1/3] (7.01ns)   --->   "%mul_37 = fmul i32 %buff_A_load_19, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1080 'fmul' 'mul_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1081 [1/3] (7.01ns)   --->   "%mul_38 = fmul i32 %buff_A_1_load_19, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1081 'fmul' 'mul_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1082 [1/3] (7.01ns)   --->   "%mul_39 = fmul i32 %buff_A_load_20, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1082 'fmul' 'mul_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1083 [1/3] (7.01ns)   --->   "%mul_40 = fmul i32 %buff_A_1_load_20, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1083 'fmul' 'mul_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1084 [1/3] (7.01ns)   --->   "%mul_41 = fmul i32 %buff_A_load_21, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1084 'fmul' 'mul_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1085 [1/3] (7.01ns)   --->   "%mul_42 = fmul i32 %buff_A_1_load_21, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1085 'fmul' 'mul_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1086 [1/3] (7.01ns)   --->   "%mul_43 = fmul i32 %buff_A_load_22, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1086 'fmul' 'mul_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1087 [1/3] (7.01ns)   --->   "%mul_44 = fmul i32 %buff_A_1_load_22, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1087 'fmul' 'mul_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1088 [1/3] (7.01ns)   --->   "%mul_45 = fmul i32 %buff_A_load_23, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1088 'fmul' 'mul_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1089 [1/3] (7.01ns)   --->   "%mul_46 = fmul i32 %buff_A_1_load_23, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1089 'fmul' 'mul_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1090 [1/3] (7.01ns)   --->   "%mul_47 = fmul i32 %buff_A_load_24, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1090 'fmul' 'mul_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1091 [1/3] (7.01ns)   --->   "%mul_48 = fmul i32 %buff_A_1_load_24, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1091 'fmul' 'mul_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1092 [1/3] (7.01ns)   --->   "%mul_49 = fmul i32 %buff_A_load_25, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1092 'fmul' 'mul_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1093 [1/3] (7.01ns)   --->   "%mul_50 = fmul i32 %buff_A_1_load_25, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1093 'fmul' 'mul_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1094 [1/3] (7.01ns)   --->   "%mul_51 = fmul i32 %buff_A_load_26, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1094 'fmul' 'mul_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1095 [1/3] (7.01ns)   --->   "%mul_52 = fmul i32 %buff_A_1_load_26, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1095 'fmul' 'mul_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1096 [1/3] (7.01ns)   --->   "%mul_53 = fmul i32 %buff_A_load_27, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1096 'fmul' 'mul_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1097 [1/3] (7.01ns)   --->   "%mul_54 = fmul i32 %buff_A_1_load_27, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1097 'fmul' 'mul_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1098 [1/3] (7.01ns)   --->   "%mul_55 = fmul i32 %buff_A_load_28, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1098 'fmul' 'mul_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1099 [1/3] (7.01ns)   --->   "%mul_56 = fmul i32 %buff_A_1_load_28, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1099 'fmul' 'mul_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1100 [1/3] (7.01ns)   --->   "%mul_57 = fmul i32 %buff_A_load_29, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1100 'fmul' 'mul_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1101 [1/3] (7.01ns)   --->   "%mul_58 = fmul i32 %buff_A_1_load_29, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1101 'fmul' 'mul_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1102 [1/3] (7.01ns)   --->   "%mul_59 = fmul i32 %buff_A_load_30, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1102 'fmul' 'mul_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1103 [1/3] (7.01ns)   --->   "%mul_60 = fmul i32 %buff_A_1_load_30, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1103 'fmul' 'mul_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1104 [1/3] (7.01ns)   --->   "%mul_61 = fmul i32 %buff_A_load_31, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1104 'fmul' 'mul_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1105 [1/3] (7.01ns)   --->   "%mul_62 = fmul i32 %buff_A_1_load_31, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 1105 'fmul' 'mul_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1106 [3/3] (7.01ns)   --->   "%mul1 = fmul i32 %mul, i32 %select_ln30_1" [src/k2mm.c:30]   --->   Operation 1106 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1107 [3/3] (7.01ns)   --->   "%mul66_1 = fmul i32 %mul_1, i32 %select_ln30_2" [src/k2mm.c:30]   --->   Operation 1107 'fmul' 'mul66_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1108 [3/3] (7.01ns)   --->   "%mul66_2 = fmul i32 %mul_2, i32 %select_ln30_3" [src/k2mm.c:30]   --->   Operation 1108 'fmul' 'mul66_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1109 [3/3] (7.01ns)   --->   "%mul66_3 = fmul i32 %mul_3, i32 %select_ln30_4" [src/k2mm.c:30]   --->   Operation 1109 'fmul' 'mul66_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1110 [3/3] (7.01ns)   --->   "%mul66_4 = fmul i32 %mul_4, i32 %select_ln30_5" [src/k2mm.c:30]   --->   Operation 1110 'fmul' 'mul66_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1111 [3/3] (7.01ns)   --->   "%mul66_5 = fmul i32 %mul_5, i32 %select_ln30_6" [src/k2mm.c:30]   --->   Operation 1111 'fmul' 'mul66_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1112 [3/3] (7.01ns)   --->   "%mul66_6 = fmul i32 %mul_6, i32 %select_ln30_7" [src/k2mm.c:30]   --->   Operation 1112 'fmul' 'mul66_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1113 [3/3] (7.01ns)   --->   "%mul66_7 = fmul i32 %mul_7, i32 %select_ln30_8" [src/k2mm.c:30]   --->   Operation 1113 'fmul' 'mul66_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1114 [3/3] (7.01ns)   --->   "%mul66_8 = fmul i32 %mul_8, i32 %select_ln30_9" [src/k2mm.c:30]   --->   Operation 1114 'fmul' 'mul66_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1115 [3/3] (7.01ns)   --->   "%mul66_9 = fmul i32 %mul_9, i32 %select_ln30_10" [src/k2mm.c:30]   --->   Operation 1115 'fmul' 'mul66_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1116 [3/3] (7.01ns)   --->   "%mul66_s = fmul i32 %mul_s, i32 %select_ln30_11" [src/k2mm.c:30]   --->   Operation 1116 'fmul' 'mul66_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1117 [3/3] (7.01ns)   --->   "%mul66_10 = fmul i32 %mul_10, i32 %select_ln30_12" [src/k2mm.c:30]   --->   Operation 1117 'fmul' 'mul66_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1118 [3/3] (7.01ns)   --->   "%mul66_11 = fmul i32 %mul_11, i32 %select_ln30_13" [src/k2mm.c:30]   --->   Operation 1118 'fmul' 'mul66_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1119 [3/3] (7.01ns)   --->   "%mul66_12 = fmul i32 %mul_12, i32 %select_ln30_14" [src/k2mm.c:30]   --->   Operation 1119 'fmul' 'mul66_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1120 [3/3] (7.01ns)   --->   "%mul66_13 = fmul i32 %mul_13, i32 %select_ln30_15" [src/k2mm.c:30]   --->   Operation 1120 'fmul' 'mul66_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1121 [3/3] (7.01ns)   --->   "%mul66_14 = fmul i32 %mul_14, i32 %select_ln30_16" [src/k2mm.c:30]   --->   Operation 1121 'fmul' 'mul66_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1122 [3/3] (7.01ns)   --->   "%mul66_15 = fmul i32 %mul_15, i32 %select_ln30_17" [src/k2mm.c:30]   --->   Operation 1122 'fmul' 'mul66_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1123 [3/3] (7.01ns)   --->   "%mul66_16 = fmul i32 %mul_16, i32 %select_ln30_18" [src/k2mm.c:30]   --->   Operation 1123 'fmul' 'mul66_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1124 [3/3] (7.01ns)   --->   "%mul66_17 = fmul i32 %mul_17, i32 %select_ln30_19" [src/k2mm.c:30]   --->   Operation 1124 'fmul' 'mul66_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1125 [3/3] (7.01ns)   --->   "%mul66_18 = fmul i32 %mul_18, i32 %select_ln30_20" [src/k2mm.c:30]   --->   Operation 1125 'fmul' 'mul66_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1126 [3/3] (7.01ns)   --->   "%mul66_19 = fmul i32 %mul_19, i32 %select_ln30_21" [src/k2mm.c:30]   --->   Operation 1126 'fmul' 'mul66_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1127 [3/3] (7.01ns)   --->   "%mul66_20 = fmul i32 %mul_20, i32 %select_ln30_22" [src/k2mm.c:30]   --->   Operation 1127 'fmul' 'mul66_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1128 [3/3] (7.01ns)   --->   "%mul66_21 = fmul i32 %mul_21, i32 %select_ln30_23" [src/k2mm.c:30]   --->   Operation 1128 'fmul' 'mul66_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1129 [3/3] (7.01ns)   --->   "%mul66_22 = fmul i32 %mul_22, i32 %select_ln30_24" [src/k2mm.c:30]   --->   Operation 1129 'fmul' 'mul66_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1130 [3/3] (7.01ns)   --->   "%mul66_23 = fmul i32 %mul_23, i32 %select_ln30_25" [src/k2mm.c:30]   --->   Operation 1130 'fmul' 'mul66_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1131 [3/3] (7.01ns)   --->   "%mul66_24 = fmul i32 %mul_24, i32 %select_ln30_26" [src/k2mm.c:30]   --->   Operation 1131 'fmul' 'mul66_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1132 [3/3] (7.01ns)   --->   "%mul66_25 = fmul i32 %mul_25, i32 %select_ln30_27" [src/k2mm.c:30]   --->   Operation 1132 'fmul' 'mul66_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1133 [3/3] (7.01ns)   --->   "%mul66_26 = fmul i32 %mul_26, i32 %select_ln30_28" [src/k2mm.c:30]   --->   Operation 1133 'fmul' 'mul66_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1134 [3/3] (7.01ns)   --->   "%mul66_27 = fmul i32 %mul_27, i32 %select_ln30_29" [src/k2mm.c:30]   --->   Operation 1134 'fmul' 'mul66_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1135 [3/3] (7.01ns)   --->   "%mul66_28 = fmul i32 %mul_28, i32 %select_ln30_30" [src/k2mm.c:30]   --->   Operation 1135 'fmul' 'mul66_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1136 [3/3] (7.01ns)   --->   "%mul66_29 = fmul i32 %mul_29, i32 %select_ln30_31" [src/k2mm.c:30]   --->   Operation 1136 'fmul' 'mul66_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1137 [3/3] (7.01ns)   --->   "%mul66_30 = fmul i32 %mul_30, i32 %select_ln30_32" [src/k2mm.c:30]   --->   Operation 1137 'fmul' 'mul66_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1138 [1/2] (1.23ns)   --->   "%buff_B_32_load = load i5 %buff_B_32_addr" [src/k2mm.c:30]   --->   Operation 1138 'load' 'buff_B_32_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1139 [1/2] (1.23ns)   --->   "%buff_B_96_load = load i5 %buff_B_96_addr" [src/k2mm.c:30]   --->   Operation 1139 'load' 'buff_B_96_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1140 [1/1] (0.44ns)   --->   "%select_ln30_33 = select i1 %trunc_ln28, i32 %buff_B_96_load, i32 %buff_B_32_load" [src/k2mm.c:30]   --->   Operation 1140 'select' 'select_ln30_33' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1141 [1/2] (1.23ns)   --->   "%buff_B_33_load = load i5 %buff_B_33_addr" [src/k2mm.c:30]   --->   Operation 1141 'load' 'buff_B_33_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1142 [1/2] (1.23ns)   --->   "%buff_B_97_load = load i5 %buff_B_97_addr" [src/k2mm.c:30]   --->   Operation 1142 'load' 'buff_B_97_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1143 [1/1] (0.44ns)   --->   "%select_ln30_34 = select i1 %trunc_ln28, i32 %buff_B_97_load, i32 %buff_B_33_load" [src/k2mm.c:30]   --->   Operation 1143 'select' 'select_ln30_34' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1144 [1/2] (1.23ns)   --->   "%buff_B_34_load = load i5 %buff_B_34_addr" [src/k2mm.c:30]   --->   Operation 1144 'load' 'buff_B_34_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1145 [1/2] (1.23ns)   --->   "%buff_B_98_load = load i5 %buff_B_98_addr" [src/k2mm.c:30]   --->   Operation 1145 'load' 'buff_B_98_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1146 [1/1] (0.44ns)   --->   "%select_ln30_35 = select i1 %trunc_ln28, i32 %buff_B_98_load, i32 %buff_B_34_load" [src/k2mm.c:30]   --->   Operation 1146 'select' 'select_ln30_35' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1147 [1/2] (1.23ns)   --->   "%buff_B_35_load = load i5 %buff_B_35_addr" [src/k2mm.c:30]   --->   Operation 1147 'load' 'buff_B_35_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1148 [1/2] (1.23ns)   --->   "%buff_B_99_load = load i5 %buff_B_99_addr" [src/k2mm.c:30]   --->   Operation 1148 'load' 'buff_B_99_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1149 [1/1] (0.44ns)   --->   "%select_ln30_36 = select i1 %trunc_ln28, i32 %buff_B_99_load, i32 %buff_B_35_load" [src/k2mm.c:30]   --->   Operation 1149 'select' 'select_ln30_36' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1150 [1/2] (1.23ns)   --->   "%buff_B_36_load = load i5 %buff_B_36_addr" [src/k2mm.c:30]   --->   Operation 1150 'load' 'buff_B_36_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1151 [1/2] (1.23ns)   --->   "%buff_B_100_load = load i5 %buff_B_100_addr" [src/k2mm.c:30]   --->   Operation 1151 'load' 'buff_B_100_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1152 [1/1] (0.44ns)   --->   "%select_ln30_37 = select i1 %trunc_ln28, i32 %buff_B_100_load, i32 %buff_B_36_load" [src/k2mm.c:30]   --->   Operation 1152 'select' 'select_ln30_37' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1153 [1/2] (1.23ns)   --->   "%buff_B_37_load = load i5 %buff_B_37_addr" [src/k2mm.c:30]   --->   Operation 1153 'load' 'buff_B_37_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1154 [1/2] (1.23ns)   --->   "%buff_B_101_load = load i5 %buff_B_101_addr" [src/k2mm.c:30]   --->   Operation 1154 'load' 'buff_B_101_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1155 [1/1] (0.44ns)   --->   "%select_ln30_38 = select i1 %trunc_ln28, i32 %buff_B_101_load, i32 %buff_B_37_load" [src/k2mm.c:30]   --->   Operation 1155 'select' 'select_ln30_38' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1156 [1/2] (1.23ns)   --->   "%buff_B_38_load = load i5 %buff_B_38_addr" [src/k2mm.c:30]   --->   Operation 1156 'load' 'buff_B_38_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1157 [1/2] (1.23ns)   --->   "%buff_B_102_load = load i5 %buff_B_102_addr" [src/k2mm.c:30]   --->   Operation 1157 'load' 'buff_B_102_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1158 [1/1] (0.44ns)   --->   "%select_ln30_39 = select i1 %trunc_ln28, i32 %buff_B_102_load, i32 %buff_B_38_load" [src/k2mm.c:30]   --->   Operation 1158 'select' 'select_ln30_39' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1159 [1/2] (1.23ns)   --->   "%buff_B_39_load = load i5 %buff_B_39_addr" [src/k2mm.c:30]   --->   Operation 1159 'load' 'buff_B_39_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1160 [1/2] (1.23ns)   --->   "%buff_B_103_load = load i5 %buff_B_103_addr" [src/k2mm.c:30]   --->   Operation 1160 'load' 'buff_B_103_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1161 [1/1] (0.44ns)   --->   "%select_ln30_40 = select i1 %trunc_ln28, i32 %buff_B_103_load, i32 %buff_B_39_load" [src/k2mm.c:30]   --->   Operation 1161 'select' 'select_ln30_40' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1162 [1/2] (1.23ns)   --->   "%buff_B_40_load = load i5 %buff_B_40_addr" [src/k2mm.c:30]   --->   Operation 1162 'load' 'buff_B_40_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1163 [1/2] (1.23ns)   --->   "%buff_B_104_load = load i5 %buff_B_104_addr" [src/k2mm.c:30]   --->   Operation 1163 'load' 'buff_B_104_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1164 [1/1] (0.44ns)   --->   "%select_ln30_41 = select i1 %trunc_ln28, i32 %buff_B_104_load, i32 %buff_B_40_load" [src/k2mm.c:30]   --->   Operation 1164 'select' 'select_ln30_41' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1165 [1/2] (1.23ns)   --->   "%buff_B_41_load = load i5 %buff_B_41_addr" [src/k2mm.c:30]   --->   Operation 1165 'load' 'buff_B_41_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1166 [1/2] (1.23ns)   --->   "%buff_B_105_load = load i5 %buff_B_105_addr" [src/k2mm.c:30]   --->   Operation 1166 'load' 'buff_B_105_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1167 [1/1] (0.44ns)   --->   "%select_ln30_42 = select i1 %trunc_ln28, i32 %buff_B_105_load, i32 %buff_B_41_load" [src/k2mm.c:30]   --->   Operation 1167 'select' 'select_ln30_42' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1168 [1/2] (1.23ns)   --->   "%buff_B_42_load = load i5 %buff_B_42_addr" [src/k2mm.c:30]   --->   Operation 1168 'load' 'buff_B_42_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1169 [1/2] (1.23ns)   --->   "%buff_B_106_load = load i5 %buff_B_106_addr" [src/k2mm.c:30]   --->   Operation 1169 'load' 'buff_B_106_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1170 [1/1] (0.44ns)   --->   "%select_ln30_43 = select i1 %trunc_ln28, i32 %buff_B_106_load, i32 %buff_B_42_load" [src/k2mm.c:30]   --->   Operation 1170 'select' 'select_ln30_43' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1171 [1/2] (1.23ns)   --->   "%buff_B_43_load = load i5 %buff_B_43_addr" [src/k2mm.c:30]   --->   Operation 1171 'load' 'buff_B_43_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1172 [1/2] (1.23ns)   --->   "%buff_B_107_load = load i5 %buff_B_107_addr" [src/k2mm.c:30]   --->   Operation 1172 'load' 'buff_B_107_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1173 [1/1] (0.44ns)   --->   "%select_ln30_44 = select i1 %trunc_ln28, i32 %buff_B_107_load, i32 %buff_B_43_load" [src/k2mm.c:30]   --->   Operation 1173 'select' 'select_ln30_44' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1174 [1/2] (1.23ns)   --->   "%buff_B_44_load = load i5 %buff_B_44_addr" [src/k2mm.c:30]   --->   Operation 1174 'load' 'buff_B_44_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1175 [1/2] (1.23ns)   --->   "%buff_B_108_load = load i5 %buff_B_108_addr" [src/k2mm.c:30]   --->   Operation 1175 'load' 'buff_B_108_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1176 [1/1] (0.44ns)   --->   "%select_ln30_45 = select i1 %trunc_ln28, i32 %buff_B_108_load, i32 %buff_B_44_load" [src/k2mm.c:30]   --->   Operation 1176 'select' 'select_ln30_45' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1177 [1/2] (1.23ns)   --->   "%buff_B_45_load = load i5 %buff_B_45_addr" [src/k2mm.c:30]   --->   Operation 1177 'load' 'buff_B_45_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1178 [1/2] (1.23ns)   --->   "%buff_B_109_load = load i5 %buff_B_109_addr" [src/k2mm.c:30]   --->   Operation 1178 'load' 'buff_B_109_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1179 [1/1] (0.44ns)   --->   "%select_ln30_46 = select i1 %trunc_ln28, i32 %buff_B_109_load, i32 %buff_B_45_load" [src/k2mm.c:30]   --->   Operation 1179 'select' 'select_ln30_46' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1180 [1/2] (1.23ns)   --->   "%buff_B_46_load = load i5 %buff_B_46_addr" [src/k2mm.c:30]   --->   Operation 1180 'load' 'buff_B_46_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1181 [1/2] (1.23ns)   --->   "%buff_B_110_load = load i5 %buff_B_110_addr" [src/k2mm.c:30]   --->   Operation 1181 'load' 'buff_B_110_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1182 [1/1] (0.44ns)   --->   "%select_ln30_47 = select i1 %trunc_ln28, i32 %buff_B_110_load, i32 %buff_B_46_load" [src/k2mm.c:30]   --->   Operation 1182 'select' 'select_ln30_47' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1183 [1/2] (1.23ns)   --->   "%buff_B_47_load = load i5 %buff_B_47_addr" [src/k2mm.c:30]   --->   Operation 1183 'load' 'buff_B_47_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1184 [1/2] (1.23ns)   --->   "%buff_B_111_load = load i5 %buff_B_111_addr" [src/k2mm.c:30]   --->   Operation 1184 'load' 'buff_B_111_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1185 [1/1] (0.44ns)   --->   "%select_ln30_48 = select i1 %trunc_ln28, i32 %buff_B_111_load, i32 %buff_B_47_load" [src/k2mm.c:30]   --->   Operation 1185 'select' 'select_ln30_48' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1186 [1/2] (1.23ns)   --->   "%buff_B_48_load = load i5 %buff_B_48_addr" [src/k2mm.c:30]   --->   Operation 1186 'load' 'buff_B_48_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1187 [1/2] (1.23ns)   --->   "%buff_B_112_load = load i5 %buff_B_112_addr" [src/k2mm.c:30]   --->   Operation 1187 'load' 'buff_B_112_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1188 [1/1] (0.44ns)   --->   "%select_ln30_49 = select i1 %trunc_ln28, i32 %buff_B_112_load, i32 %buff_B_48_load" [src/k2mm.c:30]   --->   Operation 1188 'select' 'select_ln30_49' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1189 [1/2] (1.23ns)   --->   "%buff_B_49_load = load i5 %buff_B_49_addr" [src/k2mm.c:30]   --->   Operation 1189 'load' 'buff_B_49_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1190 [1/2] (1.23ns)   --->   "%buff_B_113_load = load i5 %buff_B_113_addr" [src/k2mm.c:30]   --->   Operation 1190 'load' 'buff_B_113_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1191 [1/1] (0.44ns)   --->   "%select_ln30_50 = select i1 %trunc_ln28, i32 %buff_B_113_load, i32 %buff_B_49_load" [src/k2mm.c:30]   --->   Operation 1191 'select' 'select_ln30_50' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1192 [1/2] (1.23ns)   --->   "%buff_B_50_load = load i5 %buff_B_50_addr" [src/k2mm.c:30]   --->   Operation 1192 'load' 'buff_B_50_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1193 [1/2] (1.23ns)   --->   "%buff_B_114_load = load i5 %buff_B_114_addr" [src/k2mm.c:30]   --->   Operation 1193 'load' 'buff_B_114_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1194 [1/1] (0.44ns)   --->   "%select_ln30_51 = select i1 %trunc_ln28, i32 %buff_B_114_load, i32 %buff_B_50_load" [src/k2mm.c:30]   --->   Operation 1194 'select' 'select_ln30_51' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1195 [1/2] (1.23ns)   --->   "%buff_B_51_load = load i5 %buff_B_51_addr" [src/k2mm.c:30]   --->   Operation 1195 'load' 'buff_B_51_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1196 [1/2] (1.23ns)   --->   "%buff_B_115_load = load i5 %buff_B_115_addr" [src/k2mm.c:30]   --->   Operation 1196 'load' 'buff_B_115_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1197 [1/1] (0.44ns)   --->   "%select_ln30_52 = select i1 %trunc_ln28, i32 %buff_B_115_load, i32 %buff_B_51_load" [src/k2mm.c:30]   --->   Operation 1197 'select' 'select_ln30_52' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1198 [1/2] (1.23ns)   --->   "%buff_B_52_load = load i5 %buff_B_52_addr" [src/k2mm.c:30]   --->   Operation 1198 'load' 'buff_B_52_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1199 [1/2] (1.23ns)   --->   "%buff_B_116_load = load i5 %buff_B_116_addr" [src/k2mm.c:30]   --->   Operation 1199 'load' 'buff_B_116_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1200 [1/1] (0.44ns)   --->   "%select_ln30_53 = select i1 %trunc_ln28, i32 %buff_B_116_load, i32 %buff_B_52_load" [src/k2mm.c:30]   --->   Operation 1200 'select' 'select_ln30_53' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1201 [1/2] (1.23ns)   --->   "%buff_B_53_load = load i5 %buff_B_53_addr" [src/k2mm.c:30]   --->   Operation 1201 'load' 'buff_B_53_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1202 [1/2] (1.23ns)   --->   "%buff_B_117_load = load i5 %buff_B_117_addr" [src/k2mm.c:30]   --->   Operation 1202 'load' 'buff_B_117_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1203 [1/1] (0.44ns)   --->   "%select_ln30_54 = select i1 %trunc_ln28, i32 %buff_B_117_load, i32 %buff_B_53_load" [src/k2mm.c:30]   --->   Operation 1203 'select' 'select_ln30_54' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1204 [1/2] (1.23ns)   --->   "%buff_B_54_load = load i5 %buff_B_54_addr" [src/k2mm.c:30]   --->   Operation 1204 'load' 'buff_B_54_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1205 [1/2] (1.23ns)   --->   "%buff_B_118_load = load i5 %buff_B_118_addr" [src/k2mm.c:30]   --->   Operation 1205 'load' 'buff_B_118_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1206 [1/1] (0.44ns)   --->   "%select_ln30_55 = select i1 %trunc_ln28, i32 %buff_B_118_load, i32 %buff_B_54_load" [src/k2mm.c:30]   --->   Operation 1206 'select' 'select_ln30_55' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1207 [1/2] (1.23ns)   --->   "%buff_B_55_load = load i5 %buff_B_55_addr" [src/k2mm.c:30]   --->   Operation 1207 'load' 'buff_B_55_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1208 [1/2] (1.23ns)   --->   "%buff_B_119_load = load i5 %buff_B_119_addr" [src/k2mm.c:30]   --->   Operation 1208 'load' 'buff_B_119_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1209 [1/1] (0.44ns)   --->   "%select_ln30_56 = select i1 %trunc_ln28, i32 %buff_B_119_load, i32 %buff_B_55_load" [src/k2mm.c:30]   --->   Operation 1209 'select' 'select_ln30_56' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1210 [1/2] (1.23ns)   --->   "%buff_B_56_load = load i5 %buff_B_56_addr" [src/k2mm.c:30]   --->   Operation 1210 'load' 'buff_B_56_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1211 [1/2] (1.23ns)   --->   "%buff_B_120_load = load i5 %buff_B_120_addr" [src/k2mm.c:30]   --->   Operation 1211 'load' 'buff_B_120_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1212 [1/1] (0.44ns)   --->   "%select_ln30_57 = select i1 %trunc_ln28, i32 %buff_B_120_load, i32 %buff_B_56_load" [src/k2mm.c:30]   --->   Operation 1212 'select' 'select_ln30_57' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1213 [1/2] (1.23ns)   --->   "%buff_B_57_load = load i5 %buff_B_57_addr" [src/k2mm.c:30]   --->   Operation 1213 'load' 'buff_B_57_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1214 [1/2] (1.23ns)   --->   "%buff_B_121_load = load i5 %buff_B_121_addr" [src/k2mm.c:30]   --->   Operation 1214 'load' 'buff_B_121_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1215 [1/1] (0.44ns)   --->   "%select_ln30_58 = select i1 %trunc_ln28, i32 %buff_B_121_load, i32 %buff_B_57_load" [src/k2mm.c:30]   --->   Operation 1215 'select' 'select_ln30_58' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1216 [1/2] (1.23ns)   --->   "%buff_B_58_load = load i5 %buff_B_58_addr" [src/k2mm.c:30]   --->   Operation 1216 'load' 'buff_B_58_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1217 [1/2] (1.23ns)   --->   "%buff_B_122_load = load i5 %buff_B_122_addr" [src/k2mm.c:30]   --->   Operation 1217 'load' 'buff_B_122_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1218 [1/1] (0.44ns)   --->   "%select_ln30_59 = select i1 %trunc_ln28, i32 %buff_B_122_load, i32 %buff_B_58_load" [src/k2mm.c:30]   --->   Operation 1218 'select' 'select_ln30_59' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1219 [1/2] (1.23ns)   --->   "%buff_B_59_load = load i5 %buff_B_59_addr" [src/k2mm.c:30]   --->   Operation 1219 'load' 'buff_B_59_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1220 [1/2] (1.23ns)   --->   "%buff_B_123_load = load i5 %buff_B_123_addr" [src/k2mm.c:30]   --->   Operation 1220 'load' 'buff_B_123_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1221 [1/1] (0.44ns)   --->   "%select_ln30_60 = select i1 %trunc_ln28, i32 %buff_B_123_load, i32 %buff_B_59_load" [src/k2mm.c:30]   --->   Operation 1221 'select' 'select_ln30_60' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1222 [1/2] (1.23ns)   --->   "%buff_B_60_load = load i5 %buff_B_60_addr" [src/k2mm.c:30]   --->   Operation 1222 'load' 'buff_B_60_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1223 [1/2] (1.23ns)   --->   "%buff_B_124_load = load i5 %buff_B_124_addr" [src/k2mm.c:30]   --->   Operation 1223 'load' 'buff_B_124_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1224 [1/1] (0.44ns)   --->   "%select_ln30_61 = select i1 %trunc_ln28, i32 %buff_B_124_load, i32 %buff_B_60_load" [src/k2mm.c:30]   --->   Operation 1224 'select' 'select_ln30_61' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1225 [1/2] (1.23ns)   --->   "%buff_B_61_load = load i5 %buff_B_61_addr" [src/k2mm.c:30]   --->   Operation 1225 'load' 'buff_B_61_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1226 [1/2] (1.23ns)   --->   "%buff_B_125_load = load i5 %buff_B_125_addr" [src/k2mm.c:30]   --->   Operation 1226 'load' 'buff_B_125_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1227 [1/1] (0.44ns)   --->   "%select_ln30_62 = select i1 %trunc_ln28, i32 %buff_B_125_load, i32 %buff_B_61_load" [src/k2mm.c:30]   --->   Operation 1227 'select' 'select_ln30_62' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1228 [1/2] (1.23ns)   --->   "%buff_B_62_load = load i5 %buff_B_62_addr" [src/k2mm.c:30]   --->   Operation 1228 'load' 'buff_B_62_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1229 [1/2] (1.23ns)   --->   "%buff_B_126_load = load i5 %buff_B_126_addr" [src/k2mm.c:30]   --->   Operation 1229 'load' 'buff_B_126_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1230 [1/1] (0.44ns)   --->   "%select_ln30_63 = select i1 %trunc_ln28, i32 %buff_B_126_load, i32 %buff_B_62_load" [src/k2mm.c:30]   --->   Operation 1230 'select' 'select_ln30_63' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1231 [1/2] (1.23ns)   --->   "%buff_B_63_load = load i5 %buff_B_63_addr" [src/k2mm.c:30]   --->   Operation 1231 'load' 'buff_B_63_load' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1232 [1/2] (1.23ns)   --->   "%buff_B_127_load = load i5 %buff_B_127_addr" [src/k2mm.c:30]   --->   Operation 1232 'load' 'buff_B_127_load' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 1233 [1/1] (0.44ns)   --->   "%select_ln30_64 = select i1 %trunc_ln28, i32 %buff_B_127_load, i32 %buff_B_63_load" [src/k2mm.c:30]   --->   Operation 1233 'select' 'select_ln30_64' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 1234 [2/3] (7.01ns)   --->   "%mul1 = fmul i32 %mul, i32 %select_ln30_1" [src/k2mm.c:30]   --->   Operation 1234 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1235 [2/3] (7.01ns)   --->   "%mul66_1 = fmul i32 %mul_1, i32 %select_ln30_2" [src/k2mm.c:30]   --->   Operation 1235 'fmul' 'mul66_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1236 [2/3] (7.01ns)   --->   "%mul66_2 = fmul i32 %mul_2, i32 %select_ln30_3" [src/k2mm.c:30]   --->   Operation 1236 'fmul' 'mul66_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1237 [2/3] (7.01ns)   --->   "%mul66_3 = fmul i32 %mul_3, i32 %select_ln30_4" [src/k2mm.c:30]   --->   Operation 1237 'fmul' 'mul66_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1238 [2/3] (7.01ns)   --->   "%mul66_4 = fmul i32 %mul_4, i32 %select_ln30_5" [src/k2mm.c:30]   --->   Operation 1238 'fmul' 'mul66_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1239 [2/3] (7.01ns)   --->   "%mul66_5 = fmul i32 %mul_5, i32 %select_ln30_6" [src/k2mm.c:30]   --->   Operation 1239 'fmul' 'mul66_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1240 [2/3] (7.01ns)   --->   "%mul66_6 = fmul i32 %mul_6, i32 %select_ln30_7" [src/k2mm.c:30]   --->   Operation 1240 'fmul' 'mul66_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1241 [2/3] (7.01ns)   --->   "%mul66_7 = fmul i32 %mul_7, i32 %select_ln30_8" [src/k2mm.c:30]   --->   Operation 1241 'fmul' 'mul66_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1242 [2/3] (7.01ns)   --->   "%mul66_8 = fmul i32 %mul_8, i32 %select_ln30_9" [src/k2mm.c:30]   --->   Operation 1242 'fmul' 'mul66_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1243 [2/3] (7.01ns)   --->   "%mul66_9 = fmul i32 %mul_9, i32 %select_ln30_10" [src/k2mm.c:30]   --->   Operation 1243 'fmul' 'mul66_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1244 [2/3] (7.01ns)   --->   "%mul66_s = fmul i32 %mul_s, i32 %select_ln30_11" [src/k2mm.c:30]   --->   Operation 1244 'fmul' 'mul66_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1245 [2/3] (7.01ns)   --->   "%mul66_10 = fmul i32 %mul_10, i32 %select_ln30_12" [src/k2mm.c:30]   --->   Operation 1245 'fmul' 'mul66_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1246 [2/3] (7.01ns)   --->   "%mul66_11 = fmul i32 %mul_11, i32 %select_ln30_13" [src/k2mm.c:30]   --->   Operation 1246 'fmul' 'mul66_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1247 [2/3] (7.01ns)   --->   "%mul66_12 = fmul i32 %mul_12, i32 %select_ln30_14" [src/k2mm.c:30]   --->   Operation 1247 'fmul' 'mul66_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1248 [2/3] (7.01ns)   --->   "%mul66_13 = fmul i32 %mul_13, i32 %select_ln30_15" [src/k2mm.c:30]   --->   Operation 1248 'fmul' 'mul66_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1249 [2/3] (7.01ns)   --->   "%mul66_14 = fmul i32 %mul_14, i32 %select_ln30_16" [src/k2mm.c:30]   --->   Operation 1249 'fmul' 'mul66_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1250 [2/3] (7.01ns)   --->   "%mul66_15 = fmul i32 %mul_15, i32 %select_ln30_17" [src/k2mm.c:30]   --->   Operation 1250 'fmul' 'mul66_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1251 [2/3] (7.01ns)   --->   "%mul66_16 = fmul i32 %mul_16, i32 %select_ln30_18" [src/k2mm.c:30]   --->   Operation 1251 'fmul' 'mul66_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1252 [2/3] (7.01ns)   --->   "%mul66_17 = fmul i32 %mul_17, i32 %select_ln30_19" [src/k2mm.c:30]   --->   Operation 1252 'fmul' 'mul66_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1253 [2/3] (7.01ns)   --->   "%mul66_18 = fmul i32 %mul_18, i32 %select_ln30_20" [src/k2mm.c:30]   --->   Operation 1253 'fmul' 'mul66_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1254 [2/3] (7.01ns)   --->   "%mul66_19 = fmul i32 %mul_19, i32 %select_ln30_21" [src/k2mm.c:30]   --->   Operation 1254 'fmul' 'mul66_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1255 [2/3] (7.01ns)   --->   "%mul66_20 = fmul i32 %mul_20, i32 %select_ln30_22" [src/k2mm.c:30]   --->   Operation 1255 'fmul' 'mul66_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1256 [2/3] (7.01ns)   --->   "%mul66_21 = fmul i32 %mul_21, i32 %select_ln30_23" [src/k2mm.c:30]   --->   Operation 1256 'fmul' 'mul66_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1257 [2/3] (7.01ns)   --->   "%mul66_22 = fmul i32 %mul_22, i32 %select_ln30_24" [src/k2mm.c:30]   --->   Operation 1257 'fmul' 'mul66_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1258 [2/3] (7.01ns)   --->   "%mul66_23 = fmul i32 %mul_23, i32 %select_ln30_25" [src/k2mm.c:30]   --->   Operation 1258 'fmul' 'mul66_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1259 [2/3] (7.01ns)   --->   "%mul66_24 = fmul i32 %mul_24, i32 %select_ln30_26" [src/k2mm.c:30]   --->   Operation 1259 'fmul' 'mul66_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1260 [2/3] (7.01ns)   --->   "%mul66_25 = fmul i32 %mul_25, i32 %select_ln30_27" [src/k2mm.c:30]   --->   Operation 1260 'fmul' 'mul66_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1261 [2/3] (7.01ns)   --->   "%mul66_26 = fmul i32 %mul_26, i32 %select_ln30_28" [src/k2mm.c:30]   --->   Operation 1261 'fmul' 'mul66_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1262 [2/3] (7.01ns)   --->   "%mul66_27 = fmul i32 %mul_27, i32 %select_ln30_29" [src/k2mm.c:30]   --->   Operation 1262 'fmul' 'mul66_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1263 [2/3] (7.01ns)   --->   "%mul66_28 = fmul i32 %mul_28, i32 %select_ln30_30" [src/k2mm.c:30]   --->   Operation 1263 'fmul' 'mul66_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1264 [2/3] (7.01ns)   --->   "%mul66_29 = fmul i32 %mul_29, i32 %select_ln30_31" [src/k2mm.c:30]   --->   Operation 1264 'fmul' 'mul66_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1265 [2/3] (7.01ns)   --->   "%mul66_30 = fmul i32 %mul_30, i32 %select_ln30_32" [src/k2mm.c:30]   --->   Operation 1265 'fmul' 'mul66_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1266 [3/3] (7.01ns)   --->   "%mul66_31 = fmul i32 %mul_31, i32 %select_ln30_33" [src/k2mm.c:30]   --->   Operation 1266 'fmul' 'mul66_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1267 [3/3] (7.01ns)   --->   "%mul66_32 = fmul i32 %mul_32, i32 %select_ln30_34" [src/k2mm.c:30]   --->   Operation 1267 'fmul' 'mul66_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1268 [3/3] (7.01ns)   --->   "%mul66_33 = fmul i32 %mul_33, i32 %select_ln30_35" [src/k2mm.c:30]   --->   Operation 1268 'fmul' 'mul66_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1269 [3/3] (7.01ns)   --->   "%mul66_34 = fmul i32 %mul_34, i32 %select_ln30_36" [src/k2mm.c:30]   --->   Operation 1269 'fmul' 'mul66_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1270 [3/3] (7.01ns)   --->   "%mul66_35 = fmul i32 %mul_35, i32 %select_ln30_37" [src/k2mm.c:30]   --->   Operation 1270 'fmul' 'mul66_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1271 [3/3] (7.01ns)   --->   "%mul66_36 = fmul i32 %mul_36, i32 %select_ln30_38" [src/k2mm.c:30]   --->   Operation 1271 'fmul' 'mul66_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1272 [3/3] (7.01ns)   --->   "%mul66_37 = fmul i32 %mul_37, i32 %select_ln30_39" [src/k2mm.c:30]   --->   Operation 1272 'fmul' 'mul66_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1273 [3/3] (7.01ns)   --->   "%mul66_38 = fmul i32 %mul_38, i32 %select_ln30_40" [src/k2mm.c:30]   --->   Operation 1273 'fmul' 'mul66_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1274 [3/3] (7.01ns)   --->   "%mul66_39 = fmul i32 %mul_39, i32 %select_ln30_41" [src/k2mm.c:30]   --->   Operation 1274 'fmul' 'mul66_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1275 [3/3] (7.01ns)   --->   "%mul66_40 = fmul i32 %mul_40, i32 %select_ln30_42" [src/k2mm.c:30]   --->   Operation 1275 'fmul' 'mul66_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1276 [3/3] (7.01ns)   --->   "%mul66_41 = fmul i32 %mul_41, i32 %select_ln30_43" [src/k2mm.c:30]   --->   Operation 1276 'fmul' 'mul66_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1277 [3/3] (7.01ns)   --->   "%mul66_42 = fmul i32 %mul_42, i32 %select_ln30_44" [src/k2mm.c:30]   --->   Operation 1277 'fmul' 'mul66_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1278 [3/3] (7.01ns)   --->   "%mul66_43 = fmul i32 %mul_43, i32 %select_ln30_45" [src/k2mm.c:30]   --->   Operation 1278 'fmul' 'mul66_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1279 [3/3] (7.01ns)   --->   "%mul66_44 = fmul i32 %mul_44, i32 %select_ln30_46" [src/k2mm.c:30]   --->   Operation 1279 'fmul' 'mul66_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1280 [3/3] (7.01ns)   --->   "%mul66_45 = fmul i32 %mul_45, i32 %select_ln30_47" [src/k2mm.c:30]   --->   Operation 1280 'fmul' 'mul66_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1281 [3/3] (7.01ns)   --->   "%mul66_46 = fmul i32 %mul_46, i32 %select_ln30_48" [src/k2mm.c:30]   --->   Operation 1281 'fmul' 'mul66_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1282 [3/3] (7.01ns)   --->   "%mul66_47 = fmul i32 %mul_47, i32 %select_ln30_49" [src/k2mm.c:30]   --->   Operation 1282 'fmul' 'mul66_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1283 [3/3] (7.01ns)   --->   "%mul66_48 = fmul i32 %mul_48, i32 %select_ln30_50" [src/k2mm.c:30]   --->   Operation 1283 'fmul' 'mul66_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1284 [3/3] (7.01ns)   --->   "%mul66_49 = fmul i32 %mul_49, i32 %select_ln30_51" [src/k2mm.c:30]   --->   Operation 1284 'fmul' 'mul66_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1285 [3/3] (7.01ns)   --->   "%mul66_50 = fmul i32 %mul_50, i32 %select_ln30_52" [src/k2mm.c:30]   --->   Operation 1285 'fmul' 'mul66_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1286 [3/3] (7.01ns)   --->   "%mul66_51 = fmul i32 %mul_51, i32 %select_ln30_53" [src/k2mm.c:30]   --->   Operation 1286 'fmul' 'mul66_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1287 [3/3] (7.01ns)   --->   "%mul66_52 = fmul i32 %mul_52, i32 %select_ln30_54" [src/k2mm.c:30]   --->   Operation 1287 'fmul' 'mul66_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1288 [3/3] (7.01ns)   --->   "%mul66_53 = fmul i32 %mul_53, i32 %select_ln30_55" [src/k2mm.c:30]   --->   Operation 1288 'fmul' 'mul66_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1289 [3/3] (7.01ns)   --->   "%mul66_54 = fmul i32 %mul_54, i32 %select_ln30_56" [src/k2mm.c:30]   --->   Operation 1289 'fmul' 'mul66_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1290 [3/3] (7.01ns)   --->   "%mul66_55 = fmul i32 %mul_55, i32 %select_ln30_57" [src/k2mm.c:30]   --->   Operation 1290 'fmul' 'mul66_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1291 [3/3] (7.01ns)   --->   "%mul66_56 = fmul i32 %mul_56, i32 %select_ln30_58" [src/k2mm.c:30]   --->   Operation 1291 'fmul' 'mul66_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1292 [3/3] (7.01ns)   --->   "%mul66_57 = fmul i32 %mul_57, i32 %select_ln30_59" [src/k2mm.c:30]   --->   Operation 1292 'fmul' 'mul66_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1293 [3/3] (7.01ns)   --->   "%mul66_58 = fmul i32 %mul_58, i32 %select_ln30_60" [src/k2mm.c:30]   --->   Operation 1293 'fmul' 'mul66_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1294 [3/3] (7.01ns)   --->   "%mul66_59 = fmul i32 %mul_59, i32 %select_ln30_61" [src/k2mm.c:30]   --->   Operation 1294 'fmul' 'mul66_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1295 [3/3] (7.01ns)   --->   "%mul66_60 = fmul i32 %mul_60, i32 %select_ln30_62" [src/k2mm.c:30]   --->   Operation 1295 'fmul' 'mul66_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1296 [3/3] (7.01ns)   --->   "%mul66_61 = fmul i32 %mul_61, i32 %select_ln30_63" [src/k2mm.c:30]   --->   Operation 1296 'fmul' 'mul66_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1297 [3/3] (7.01ns)   --->   "%mul66_62 = fmul i32 %mul_62, i32 %select_ln30_64" [src/k2mm.c:30]   --->   Operation 1297 'fmul' 'mul66_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 1298 [1/3] (7.01ns)   --->   "%mul1 = fmul i32 %mul, i32 %select_ln30_1" [src/k2mm.c:30]   --->   Operation 1298 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1299 [1/3] (7.01ns)   --->   "%mul66_1 = fmul i32 %mul_1, i32 %select_ln30_2" [src/k2mm.c:30]   --->   Operation 1299 'fmul' 'mul66_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1300 [1/3] (7.01ns)   --->   "%mul66_2 = fmul i32 %mul_2, i32 %select_ln30_3" [src/k2mm.c:30]   --->   Operation 1300 'fmul' 'mul66_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1301 [1/3] (7.01ns)   --->   "%mul66_3 = fmul i32 %mul_3, i32 %select_ln30_4" [src/k2mm.c:30]   --->   Operation 1301 'fmul' 'mul66_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1302 [1/3] (7.01ns)   --->   "%mul66_4 = fmul i32 %mul_4, i32 %select_ln30_5" [src/k2mm.c:30]   --->   Operation 1302 'fmul' 'mul66_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1303 [1/3] (7.01ns)   --->   "%mul66_5 = fmul i32 %mul_5, i32 %select_ln30_6" [src/k2mm.c:30]   --->   Operation 1303 'fmul' 'mul66_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1304 [1/3] (7.01ns)   --->   "%mul66_6 = fmul i32 %mul_6, i32 %select_ln30_7" [src/k2mm.c:30]   --->   Operation 1304 'fmul' 'mul66_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1305 [1/3] (7.01ns)   --->   "%mul66_7 = fmul i32 %mul_7, i32 %select_ln30_8" [src/k2mm.c:30]   --->   Operation 1305 'fmul' 'mul66_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1306 [1/3] (7.01ns)   --->   "%mul66_8 = fmul i32 %mul_8, i32 %select_ln30_9" [src/k2mm.c:30]   --->   Operation 1306 'fmul' 'mul66_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1307 [1/3] (7.01ns)   --->   "%mul66_9 = fmul i32 %mul_9, i32 %select_ln30_10" [src/k2mm.c:30]   --->   Operation 1307 'fmul' 'mul66_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1308 [1/3] (7.01ns)   --->   "%mul66_s = fmul i32 %mul_s, i32 %select_ln30_11" [src/k2mm.c:30]   --->   Operation 1308 'fmul' 'mul66_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1309 [1/3] (7.01ns)   --->   "%mul66_10 = fmul i32 %mul_10, i32 %select_ln30_12" [src/k2mm.c:30]   --->   Operation 1309 'fmul' 'mul66_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1310 [1/3] (7.01ns)   --->   "%mul66_11 = fmul i32 %mul_11, i32 %select_ln30_13" [src/k2mm.c:30]   --->   Operation 1310 'fmul' 'mul66_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1311 [1/3] (7.01ns)   --->   "%mul66_12 = fmul i32 %mul_12, i32 %select_ln30_14" [src/k2mm.c:30]   --->   Operation 1311 'fmul' 'mul66_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1312 [1/3] (7.01ns)   --->   "%mul66_13 = fmul i32 %mul_13, i32 %select_ln30_15" [src/k2mm.c:30]   --->   Operation 1312 'fmul' 'mul66_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1313 [1/3] (7.01ns)   --->   "%mul66_14 = fmul i32 %mul_14, i32 %select_ln30_16" [src/k2mm.c:30]   --->   Operation 1313 'fmul' 'mul66_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1314 [1/3] (7.01ns)   --->   "%mul66_15 = fmul i32 %mul_15, i32 %select_ln30_17" [src/k2mm.c:30]   --->   Operation 1314 'fmul' 'mul66_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1315 [1/3] (7.01ns)   --->   "%mul66_16 = fmul i32 %mul_16, i32 %select_ln30_18" [src/k2mm.c:30]   --->   Operation 1315 'fmul' 'mul66_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1316 [1/3] (7.01ns)   --->   "%mul66_17 = fmul i32 %mul_17, i32 %select_ln30_19" [src/k2mm.c:30]   --->   Operation 1316 'fmul' 'mul66_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1317 [1/3] (7.01ns)   --->   "%mul66_18 = fmul i32 %mul_18, i32 %select_ln30_20" [src/k2mm.c:30]   --->   Operation 1317 'fmul' 'mul66_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1318 [1/3] (7.01ns)   --->   "%mul66_19 = fmul i32 %mul_19, i32 %select_ln30_21" [src/k2mm.c:30]   --->   Operation 1318 'fmul' 'mul66_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1319 [1/3] (7.01ns)   --->   "%mul66_20 = fmul i32 %mul_20, i32 %select_ln30_22" [src/k2mm.c:30]   --->   Operation 1319 'fmul' 'mul66_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1320 [1/3] (7.01ns)   --->   "%mul66_21 = fmul i32 %mul_21, i32 %select_ln30_23" [src/k2mm.c:30]   --->   Operation 1320 'fmul' 'mul66_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1321 [1/3] (7.01ns)   --->   "%mul66_22 = fmul i32 %mul_22, i32 %select_ln30_24" [src/k2mm.c:30]   --->   Operation 1321 'fmul' 'mul66_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1322 [1/3] (7.01ns)   --->   "%mul66_23 = fmul i32 %mul_23, i32 %select_ln30_25" [src/k2mm.c:30]   --->   Operation 1322 'fmul' 'mul66_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1323 [1/3] (7.01ns)   --->   "%mul66_24 = fmul i32 %mul_24, i32 %select_ln30_26" [src/k2mm.c:30]   --->   Operation 1323 'fmul' 'mul66_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1324 [1/3] (7.01ns)   --->   "%mul66_25 = fmul i32 %mul_25, i32 %select_ln30_27" [src/k2mm.c:30]   --->   Operation 1324 'fmul' 'mul66_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1325 [1/3] (7.01ns)   --->   "%mul66_26 = fmul i32 %mul_26, i32 %select_ln30_28" [src/k2mm.c:30]   --->   Operation 1325 'fmul' 'mul66_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1326 [1/3] (7.01ns)   --->   "%mul66_27 = fmul i32 %mul_27, i32 %select_ln30_29" [src/k2mm.c:30]   --->   Operation 1326 'fmul' 'mul66_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1327 [1/3] (7.01ns)   --->   "%mul66_28 = fmul i32 %mul_28, i32 %select_ln30_30" [src/k2mm.c:30]   --->   Operation 1327 'fmul' 'mul66_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1328 [1/3] (7.01ns)   --->   "%mul66_29 = fmul i32 %mul_29, i32 %select_ln30_31" [src/k2mm.c:30]   --->   Operation 1328 'fmul' 'mul66_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1329 [1/3] (7.01ns)   --->   "%mul66_30 = fmul i32 %mul_30, i32 %select_ln30_32" [src/k2mm.c:30]   --->   Operation 1329 'fmul' 'mul66_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1330 [2/3] (7.01ns)   --->   "%mul66_31 = fmul i32 %mul_31, i32 %select_ln30_33" [src/k2mm.c:30]   --->   Operation 1330 'fmul' 'mul66_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1331 [2/3] (7.01ns)   --->   "%mul66_32 = fmul i32 %mul_32, i32 %select_ln30_34" [src/k2mm.c:30]   --->   Operation 1331 'fmul' 'mul66_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1332 [2/3] (7.01ns)   --->   "%mul66_33 = fmul i32 %mul_33, i32 %select_ln30_35" [src/k2mm.c:30]   --->   Operation 1332 'fmul' 'mul66_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1333 [2/3] (7.01ns)   --->   "%mul66_34 = fmul i32 %mul_34, i32 %select_ln30_36" [src/k2mm.c:30]   --->   Operation 1333 'fmul' 'mul66_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1334 [2/3] (7.01ns)   --->   "%mul66_35 = fmul i32 %mul_35, i32 %select_ln30_37" [src/k2mm.c:30]   --->   Operation 1334 'fmul' 'mul66_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1335 [2/3] (7.01ns)   --->   "%mul66_36 = fmul i32 %mul_36, i32 %select_ln30_38" [src/k2mm.c:30]   --->   Operation 1335 'fmul' 'mul66_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1336 [2/3] (7.01ns)   --->   "%mul66_37 = fmul i32 %mul_37, i32 %select_ln30_39" [src/k2mm.c:30]   --->   Operation 1336 'fmul' 'mul66_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1337 [2/3] (7.01ns)   --->   "%mul66_38 = fmul i32 %mul_38, i32 %select_ln30_40" [src/k2mm.c:30]   --->   Operation 1337 'fmul' 'mul66_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1338 [2/3] (7.01ns)   --->   "%mul66_39 = fmul i32 %mul_39, i32 %select_ln30_41" [src/k2mm.c:30]   --->   Operation 1338 'fmul' 'mul66_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1339 [2/3] (7.01ns)   --->   "%mul66_40 = fmul i32 %mul_40, i32 %select_ln30_42" [src/k2mm.c:30]   --->   Operation 1339 'fmul' 'mul66_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1340 [2/3] (7.01ns)   --->   "%mul66_41 = fmul i32 %mul_41, i32 %select_ln30_43" [src/k2mm.c:30]   --->   Operation 1340 'fmul' 'mul66_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1341 [2/3] (7.01ns)   --->   "%mul66_42 = fmul i32 %mul_42, i32 %select_ln30_44" [src/k2mm.c:30]   --->   Operation 1341 'fmul' 'mul66_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1342 [2/3] (7.01ns)   --->   "%mul66_43 = fmul i32 %mul_43, i32 %select_ln30_45" [src/k2mm.c:30]   --->   Operation 1342 'fmul' 'mul66_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1343 [2/3] (7.01ns)   --->   "%mul66_44 = fmul i32 %mul_44, i32 %select_ln30_46" [src/k2mm.c:30]   --->   Operation 1343 'fmul' 'mul66_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1344 [2/3] (7.01ns)   --->   "%mul66_45 = fmul i32 %mul_45, i32 %select_ln30_47" [src/k2mm.c:30]   --->   Operation 1344 'fmul' 'mul66_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1345 [2/3] (7.01ns)   --->   "%mul66_46 = fmul i32 %mul_46, i32 %select_ln30_48" [src/k2mm.c:30]   --->   Operation 1345 'fmul' 'mul66_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1346 [2/3] (7.01ns)   --->   "%mul66_47 = fmul i32 %mul_47, i32 %select_ln30_49" [src/k2mm.c:30]   --->   Operation 1346 'fmul' 'mul66_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1347 [2/3] (7.01ns)   --->   "%mul66_48 = fmul i32 %mul_48, i32 %select_ln30_50" [src/k2mm.c:30]   --->   Operation 1347 'fmul' 'mul66_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1348 [2/3] (7.01ns)   --->   "%mul66_49 = fmul i32 %mul_49, i32 %select_ln30_51" [src/k2mm.c:30]   --->   Operation 1348 'fmul' 'mul66_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1349 [2/3] (7.01ns)   --->   "%mul66_50 = fmul i32 %mul_50, i32 %select_ln30_52" [src/k2mm.c:30]   --->   Operation 1349 'fmul' 'mul66_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1350 [2/3] (7.01ns)   --->   "%mul66_51 = fmul i32 %mul_51, i32 %select_ln30_53" [src/k2mm.c:30]   --->   Operation 1350 'fmul' 'mul66_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1351 [2/3] (7.01ns)   --->   "%mul66_52 = fmul i32 %mul_52, i32 %select_ln30_54" [src/k2mm.c:30]   --->   Operation 1351 'fmul' 'mul66_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1352 [2/3] (7.01ns)   --->   "%mul66_53 = fmul i32 %mul_53, i32 %select_ln30_55" [src/k2mm.c:30]   --->   Operation 1352 'fmul' 'mul66_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1353 [2/3] (7.01ns)   --->   "%mul66_54 = fmul i32 %mul_54, i32 %select_ln30_56" [src/k2mm.c:30]   --->   Operation 1353 'fmul' 'mul66_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1354 [2/3] (7.01ns)   --->   "%mul66_55 = fmul i32 %mul_55, i32 %select_ln30_57" [src/k2mm.c:30]   --->   Operation 1354 'fmul' 'mul66_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1355 [2/3] (7.01ns)   --->   "%mul66_56 = fmul i32 %mul_56, i32 %select_ln30_58" [src/k2mm.c:30]   --->   Operation 1355 'fmul' 'mul66_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1356 [2/3] (7.01ns)   --->   "%mul66_57 = fmul i32 %mul_57, i32 %select_ln30_59" [src/k2mm.c:30]   --->   Operation 1356 'fmul' 'mul66_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1357 [2/3] (7.01ns)   --->   "%mul66_58 = fmul i32 %mul_58, i32 %select_ln30_60" [src/k2mm.c:30]   --->   Operation 1357 'fmul' 'mul66_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1358 [2/3] (7.01ns)   --->   "%mul66_59 = fmul i32 %mul_59, i32 %select_ln30_61" [src/k2mm.c:30]   --->   Operation 1358 'fmul' 'mul66_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1359 [2/3] (7.01ns)   --->   "%mul66_60 = fmul i32 %mul_60, i32 %select_ln30_62" [src/k2mm.c:30]   --->   Operation 1359 'fmul' 'mul66_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1360 [2/3] (7.01ns)   --->   "%mul66_61 = fmul i32 %mul_61, i32 %select_ln30_63" [src/k2mm.c:30]   --->   Operation 1360 'fmul' 'mul66_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1361 [2/3] (7.01ns)   --->   "%mul66_62 = fmul i32 %mul_62, i32 %select_ln30_64" [src/k2mm.c:30]   --->   Operation 1361 'fmul' 'mul66_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 1362 [4/4] (6.43ns)   --->   "%add = fadd i32 %select_ln30, i32 %mul1" [src/k2mm.c:30]   --->   Operation 1362 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1363 [1/3] (7.01ns)   --->   "%mul66_31 = fmul i32 %mul_31, i32 %select_ln30_33" [src/k2mm.c:30]   --->   Operation 1363 'fmul' 'mul66_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1364 [1/3] (7.01ns)   --->   "%mul66_32 = fmul i32 %mul_32, i32 %select_ln30_34" [src/k2mm.c:30]   --->   Operation 1364 'fmul' 'mul66_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1365 [1/3] (7.01ns)   --->   "%mul66_33 = fmul i32 %mul_33, i32 %select_ln30_35" [src/k2mm.c:30]   --->   Operation 1365 'fmul' 'mul66_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1366 [1/3] (7.01ns)   --->   "%mul66_34 = fmul i32 %mul_34, i32 %select_ln30_36" [src/k2mm.c:30]   --->   Operation 1366 'fmul' 'mul66_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1367 [1/3] (7.01ns)   --->   "%mul66_35 = fmul i32 %mul_35, i32 %select_ln30_37" [src/k2mm.c:30]   --->   Operation 1367 'fmul' 'mul66_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1368 [1/3] (7.01ns)   --->   "%mul66_36 = fmul i32 %mul_36, i32 %select_ln30_38" [src/k2mm.c:30]   --->   Operation 1368 'fmul' 'mul66_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1369 [1/3] (7.01ns)   --->   "%mul66_37 = fmul i32 %mul_37, i32 %select_ln30_39" [src/k2mm.c:30]   --->   Operation 1369 'fmul' 'mul66_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1370 [1/3] (7.01ns)   --->   "%mul66_38 = fmul i32 %mul_38, i32 %select_ln30_40" [src/k2mm.c:30]   --->   Operation 1370 'fmul' 'mul66_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1371 [1/3] (7.01ns)   --->   "%mul66_39 = fmul i32 %mul_39, i32 %select_ln30_41" [src/k2mm.c:30]   --->   Operation 1371 'fmul' 'mul66_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1372 [1/3] (7.01ns)   --->   "%mul66_40 = fmul i32 %mul_40, i32 %select_ln30_42" [src/k2mm.c:30]   --->   Operation 1372 'fmul' 'mul66_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1373 [1/3] (7.01ns)   --->   "%mul66_41 = fmul i32 %mul_41, i32 %select_ln30_43" [src/k2mm.c:30]   --->   Operation 1373 'fmul' 'mul66_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1374 [1/3] (7.01ns)   --->   "%mul66_42 = fmul i32 %mul_42, i32 %select_ln30_44" [src/k2mm.c:30]   --->   Operation 1374 'fmul' 'mul66_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1375 [1/3] (7.01ns)   --->   "%mul66_43 = fmul i32 %mul_43, i32 %select_ln30_45" [src/k2mm.c:30]   --->   Operation 1375 'fmul' 'mul66_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1376 [1/3] (7.01ns)   --->   "%mul66_44 = fmul i32 %mul_44, i32 %select_ln30_46" [src/k2mm.c:30]   --->   Operation 1376 'fmul' 'mul66_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1377 [1/3] (7.01ns)   --->   "%mul66_45 = fmul i32 %mul_45, i32 %select_ln30_47" [src/k2mm.c:30]   --->   Operation 1377 'fmul' 'mul66_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1378 [1/3] (7.01ns)   --->   "%mul66_46 = fmul i32 %mul_46, i32 %select_ln30_48" [src/k2mm.c:30]   --->   Operation 1378 'fmul' 'mul66_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1379 [1/3] (7.01ns)   --->   "%mul66_47 = fmul i32 %mul_47, i32 %select_ln30_49" [src/k2mm.c:30]   --->   Operation 1379 'fmul' 'mul66_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1380 [1/3] (7.01ns)   --->   "%mul66_48 = fmul i32 %mul_48, i32 %select_ln30_50" [src/k2mm.c:30]   --->   Operation 1380 'fmul' 'mul66_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1381 [1/3] (7.01ns)   --->   "%mul66_49 = fmul i32 %mul_49, i32 %select_ln30_51" [src/k2mm.c:30]   --->   Operation 1381 'fmul' 'mul66_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1382 [1/3] (7.01ns)   --->   "%mul66_50 = fmul i32 %mul_50, i32 %select_ln30_52" [src/k2mm.c:30]   --->   Operation 1382 'fmul' 'mul66_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1383 [1/3] (7.01ns)   --->   "%mul66_51 = fmul i32 %mul_51, i32 %select_ln30_53" [src/k2mm.c:30]   --->   Operation 1383 'fmul' 'mul66_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1384 [1/3] (7.01ns)   --->   "%mul66_52 = fmul i32 %mul_52, i32 %select_ln30_54" [src/k2mm.c:30]   --->   Operation 1384 'fmul' 'mul66_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1385 [1/3] (7.01ns)   --->   "%mul66_53 = fmul i32 %mul_53, i32 %select_ln30_55" [src/k2mm.c:30]   --->   Operation 1385 'fmul' 'mul66_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1386 [1/3] (7.01ns)   --->   "%mul66_54 = fmul i32 %mul_54, i32 %select_ln30_56" [src/k2mm.c:30]   --->   Operation 1386 'fmul' 'mul66_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1387 [1/3] (7.01ns)   --->   "%mul66_55 = fmul i32 %mul_55, i32 %select_ln30_57" [src/k2mm.c:30]   --->   Operation 1387 'fmul' 'mul66_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1388 [1/3] (7.01ns)   --->   "%mul66_56 = fmul i32 %mul_56, i32 %select_ln30_58" [src/k2mm.c:30]   --->   Operation 1388 'fmul' 'mul66_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1389 [1/3] (7.01ns)   --->   "%mul66_57 = fmul i32 %mul_57, i32 %select_ln30_59" [src/k2mm.c:30]   --->   Operation 1389 'fmul' 'mul66_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1390 [1/3] (7.01ns)   --->   "%mul66_58 = fmul i32 %mul_58, i32 %select_ln30_60" [src/k2mm.c:30]   --->   Operation 1390 'fmul' 'mul66_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1391 [1/3] (7.01ns)   --->   "%mul66_59 = fmul i32 %mul_59, i32 %select_ln30_61" [src/k2mm.c:30]   --->   Operation 1391 'fmul' 'mul66_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1392 [1/3] (7.01ns)   --->   "%mul66_60 = fmul i32 %mul_60, i32 %select_ln30_62" [src/k2mm.c:30]   --->   Operation 1392 'fmul' 'mul66_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1393 [1/3] (7.01ns)   --->   "%mul66_61 = fmul i32 %mul_61, i32 %select_ln30_63" [src/k2mm.c:30]   --->   Operation 1393 'fmul' 'mul66_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1394 [1/3] (7.01ns)   --->   "%mul66_62 = fmul i32 %mul_62, i32 %select_ln30_64" [src/k2mm.c:30]   --->   Operation 1394 'fmul' 'mul66_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 1395 [3/4] (6.43ns)   --->   "%add = fadd i32 %select_ln30, i32 %mul1" [src/k2mm.c:30]   --->   Operation 1395 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 1396 [2/4] (6.43ns)   --->   "%add = fadd i32 %select_ln30, i32 %mul1" [src/k2mm.c:30]   --->   Operation 1396 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 1397 [1/4] (6.43ns)   --->   "%add = fadd i32 %select_ln30, i32 %mul1" [src/k2mm.c:30]   --->   Operation 1397 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 1398 [4/4] (6.43ns)   --->   "%add_1 = fadd i32 %add, i32 %mul66_1" [src/k2mm.c:30]   --->   Operation 1398 'fadd' 'add_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 1399 [3/4] (6.43ns)   --->   "%add_1 = fadd i32 %add, i32 %mul66_1" [src/k2mm.c:30]   --->   Operation 1399 'fadd' 'add_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 1400 [2/4] (6.43ns)   --->   "%add_1 = fadd i32 %add, i32 %mul66_1" [src/k2mm.c:30]   --->   Operation 1400 'fadd' 'add_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 1401 [1/4] (6.43ns)   --->   "%add_1 = fadd i32 %add, i32 %mul66_1" [src/k2mm.c:30]   --->   Operation 1401 'fadd' 'add_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 1402 [4/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul66_2" [src/k2mm.c:30]   --->   Operation 1402 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 1403 [3/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul66_2" [src/k2mm.c:30]   --->   Operation 1403 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 1404 [2/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul66_2" [src/k2mm.c:30]   --->   Operation 1404 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 1405 [1/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul66_2" [src/k2mm.c:30]   --->   Operation 1405 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 1406 [4/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul66_3" [src/k2mm.c:30]   --->   Operation 1406 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 1407 [3/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul66_3" [src/k2mm.c:30]   --->   Operation 1407 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 1408 [2/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul66_3" [src/k2mm.c:30]   --->   Operation 1408 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : Operation 1409 [1/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul66_3" [src/k2mm.c:30]   --->   Operation 1409 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 1410 [4/4] (6.43ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul66_4" [src/k2mm.c:30]   --->   Operation 1410 'fadd' 'add_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 1411 [3/4] (6.43ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul66_4" [src/k2mm.c:30]   --->   Operation 1411 'fadd' 'add_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 1412 [2/4] (6.43ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul66_4" [src/k2mm.c:30]   --->   Operation 1412 'fadd' 'add_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 1413 [1/4] (6.43ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul66_4" [src/k2mm.c:30]   --->   Operation 1413 'fadd' 'add_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 1414 [4/4] (6.43ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul66_5" [src/k2mm.c:30]   --->   Operation 1414 'fadd' 'add_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 1415 [3/4] (6.43ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul66_5" [src/k2mm.c:30]   --->   Operation 1415 'fadd' 'add_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 1416 [2/4] (6.43ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul66_5" [src/k2mm.c:30]   --->   Operation 1416 'fadd' 'add_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 1417 [1/4] (6.43ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul66_5" [src/k2mm.c:30]   --->   Operation 1417 'fadd' 'add_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 1418 [4/4] (6.43ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul66_6" [src/k2mm.c:30]   --->   Operation 1418 'fadd' 'add_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 1419 [3/4] (6.43ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul66_6" [src/k2mm.c:30]   --->   Operation 1419 'fadd' 'add_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : Operation 1420 [2/4] (6.43ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul66_6" [src/k2mm.c:30]   --->   Operation 1420 'fadd' 'add_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 1421 [1/4] (6.43ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul66_6" [src/k2mm.c:30]   --->   Operation 1421 'fadd' 'add_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 1422 [4/4] (6.43ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul66_7" [src/k2mm.c:30]   --->   Operation 1422 'fadd' 'add_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 1423 [3/4] (6.43ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul66_7" [src/k2mm.c:30]   --->   Operation 1423 'fadd' 'add_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : Operation 1424 [2/4] (6.43ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul66_7" [src/k2mm.c:30]   --->   Operation 1424 'fadd' 'add_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : Operation 1425 [1/4] (6.43ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul66_7" [src/k2mm.c:30]   --->   Operation 1425 'fadd' 'add_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 1426 [4/4] (6.43ns)   --->   "%add_8 = fadd i32 %add_7, i32 %mul66_8" [src/k2mm.c:30]   --->   Operation 1426 'fadd' 'add_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 1427 [3/4] (6.43ns)   --->   "%add_8 = fadd i32 %add_7, i32 %mul66_8" [src/k2mm.c:30]   --->   Operation 1427 'fadd' 'add_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : Operation 1428 [2/4] (6.43ns)   --->   "%add_8 = fadd i32 %add_7, i32 %mul66_8" [src/k2mm.c:30]   --->   Operation 1428 'fadd' 'add_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : Operation 1429 [1/4] (6.43ns)   --->   "%add_8 = fadd i32 %add_7, i32 %mul66_8" [src/k2mm.c:30]   --->   Operation 1429 'fadd' 'add_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.43>
ST_45 : Operation 1430 [4/4] (6.43ns)   --->   "%add_9 = fadd i32 %add_8, i32 %mul66_9" [src/k2mm.c:30]   --->   Operation 1430 'fadd' 'add_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 1431 [3/4] (6.43ns)   --->   "%add_9 = fadd i32 %add_8, i32 %mul66_9" [src/k2mm.c:30]   --->   Operation 1431 'fadd' 'add_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : Operation 1432 [2/4] (6.43ns)   --->   "%add_9 = fadd i32 %add_8, i32 %mul66_9" [src/k2mm.c:30]   --->   Operation 1432 'fadd' 'add_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.43>
ST_48 : Operation 1433 [1/4] (6.43ns)   --->   "%add_9 = fadd i32 %add_8, i32 %mul66_9" [src/k2mm.c:30]   --->   Operation 1433 'fadd' 'add_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 1434 [4/4] (6.43ns)   --->   "%add_s = fadd i32 %add_9, i32 %mul66_s" [src/k2mm.c:30]   --->   Operation 1434 'fadd' 'add_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 1435 [3/4] (6.43ns)   --->   "%add_s = fadd i32 %add_9, i32 %mul66_s" [src/k2mm.c:30]   --->   Operation 1435 'fadd' 'add_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.43>
ST_51 : Operation 1436 [2/4] (6.43ns)   --->   "%add_s = fadd i32 %add_9, i32 %mul66_s" [src/k2mm.c:30]   --->   Operation 1436 'fadd' 'add_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.43>
ST_52 : Operation 1437 [1/4] (6.43ns)   --->   "%add_s = fadd i32 %add_9, i32 %mul66_s" [src/k2mm.c:30]   --->   Operation 1437 'fadd' 'add_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.43>
ST_53 : Operation 1438 [4/4] (6.43ns)   --->   "%add_10 = fadd i32 %add_s, i32 %mul66_10" [src/k2mm.c:30]   --->   Operation 1438 'fadd' 'add_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.43>
ST_54 : Operation 1439 [3/4] (6.43ns)   --->   "%add_10 = fadd i32 %add_s, i32 %mul66_10" [src/k2mm.c:30]   --->   Operation 1439 'fadd' 'add_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.43>
ST_55 : Operation 1440 [2/4] (6.43ns)   --->   "%add_10 = fadd i32 %add_s, i32 %mul66_10" [src/k2mm.c:30]   --->   Operation 1440 'fadd' 'add_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.43>
ST_56 : Operation 1441 [1/4] (6.43ns)   --->   "%add_10 = fadd i32 %add_s, i32 %mul66_10" [src/k2mm.c:30]   --->   Operation 1441 'fadd' 'add_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.43>
ST_57 : Operation 1442 [4/4] (6.43ns)   --->   "%add_11 = fadd i32 %add_10, i32 %mul66_11" [src/k2mm.c:30]   --->   Operation 1442 'fadd' 'add_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.43>
ST_58 : Operation 1443 [3/4] (6.43ns)   --->   "%add_11 = fadd i32 %add_10, i32 %mul66_11" [src/k2mm.c:30]   --->   Operation 1443 'fadd' 'add_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.43>
ST_59 : Operation 1444 [2/4] (6.43ns)   --->   "%add_11 = fadd i32 %add_10, i32 %mul66_11" [src/k2mm.c:30]   --->   Operation 1444 'fadd' 'add_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.43>
ST_60 : Operation 1445 [1/4] (6.43ns)   --->   "%add_11 = fadd i32 %add_10, i32 %mul66_11" [src/k2mm.c:30]   --->   Operation 1445 'fadd' 'add_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.43>
ST_61 : Operation 1446 [4/4] (6.43ns)   --->   "%add_12 = fadd i32 %add_11, i32 %mul66_12" [src/k2mm.c:30]   --->   Operation 1446 'fadd' 'add_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.43>
ST_62 : Operation 1447 [3/4] (6.43ns)   --->   "%add_12 = fadd i32 %add_11, i32 %mul66_12" [src/k2mm.c:30]   --->   Operation 1447 'fadd' 'add_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.43>
ST_63 : Operation 1448 [2/4] (6.43ns)   --->   "%add_12 = fadd i32 %add_11, i32 %mul66_12" [src/k2mm.c:30]   --->   Operation 1448 'fadd' 'add_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.43>
ST_64 : Operation 1449 [1/4] (6.43ns)   --->   "%add_12 = fadd i32 %add_11, i32 %mul66_12" [src/k2mm.c:30]   --->   Operation 1449 'fadd' 'add_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.43>
ST_65 : Operation 1450 [4/4] (6.43ns)   --->   "%add_13 = fadd i32 %add_12, i32 %mul66_13" [src/k2mm.c:30]   --->   Operation 1450 'fadd' 'add_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.43>
ST_66 : Operation 1451 [3/4] (6.43ns)   --->   "%add_13 = fadd i32 %add_12, i32 %mul66_13" [src/k2mm.c:30]   --->   Operation 1451 'fadd' 'add_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.43>
ST_67 : Operation 1452 [2/4] (6.43ns)   --->   "%add_13 = fadd i32 %add_12, i32 %mul66_13" [src/k2mm.c:30]   --->   Operation 1452 'fadd' 'add_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.43>
ST_68 : Operation 1453 [1/4] (6.43ns)   --->   "%add_13 = fadd i32 %add_12, i32 %mul66_13" [src/k2mm.c:30]   --->   Operation 1453 'fadd' 'add_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.43>
ST_69 : Operation 1454 [4/4] (6.43ns)   --->   "%add_14 = fadd i32 %add_13, i32 %mul66_14" [src/k2mm.c:30]   --->   Operation 1454 'fadd' 'add_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.43>
ST_70 : Operation 1455 [3/4] (6.43ns)   --->   "%add_14 = fadd i32 %add_13, i32 %mul66_14" [src/k2mm.c:30]   --->   Operation 1455 'fadd' 'add_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.43>
ST_71 : Operation 1456 [2/4] (6.43ns)   --->   "%add_14 = fadd i32 %add_13, i32 %mul66_14" [src/k2mm.c:30]   --->   Operation 1456 'fadd' 'add_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.43>
ST_72 : Operation 1457 [1/4] (6.43ns)   --->   "%add_14 = fadd i32 %add_13, i32 %mul66_14" [src/k2mm.c:30]   --->   Operation 1457 'fadd' 'add_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.43>
ST_73 : Operation 1458 [4/4] (6.43ns)   --->   "%add_15 = fadd i32 %add_14, i32 %mul66_15" [src/k2mm.c:30]   --->   Operation 1458 'fadd' 'add_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.43>
ST_74 : Operation 1459 [3/4] (6.43ns)   --->   "%add_15 = fadd i32 %add_14, i32 %mul66_15" [src/k2mm.c:30]   --->   Operation 1459 'fadd' 'add_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.43>
ST_75 : Operation 1460 [2/4] (6.43ns)   --->   "%add_15 = fadd i32 %add_14, i32 %mul66_15" [src/k2mm.c:30]   --->   Operation 1460 'fadd' 'add_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.43>
ST_76 : Operation 1461 [1/4] (6.43ns)   --->   "%add_15 = fadd i32 %add_14, i32 %mul66_15" [src/k2mm.c:30]   --->   Operation 1461 'fadd' 'add_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.43>
ST_77 : Operation 1462 [4/4] (6.43ns)   --->   "%add_16 = fadd i32 %add_15, i32 %mul66_16" [src/k2mm.c:30]   --->   Operation 1462 'fadd' 'add_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.43>
ST_78 : Operation 1463 [3/4] (6.43ns)   --->   "%add_16 = fadd i32 %add_15, i32 %mul66_16" [src/k2mm.c:30]   --->   Operation 1463 'fadd' 'add_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.43>
ST_79 : Operation 1464 [2/4] (6.43ns)   --->   "%add_16 = fadd i32 %add_15, i32 %mul66_16" [src/k2mm.c:30]   --->   Operation 1464 'fadd' 'add_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.43>
ST_80 : Operation 1465 [1/4] (6.43ns)   --->   "%add_16 = fadd i32 %add_15, i32 %mul66_16" [src/k2mm.c:30]   --->   Operation 1465 'fadd' 'add_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.43>
ST_81 : Operation 1466 [4/4] (6.43ns)   --->   "%add_17 = fadd i32 %add_16, i32 %mul66_17" [src/k2mm.c:30]   --->   Operation 1466 'fadd' 'add_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.43>
ST_82 : Operation 1467 [3/4] (6.43ns)   --->   "%add_17 = fadd i32 %add_16, i32 %mul66_17" [src/k2mm.c:30]   --->   Operation 1467 'fadd' 'add_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.43>
ST_83 : Operation 1468 [2/4] (6.43ns)   --->   "%add_17 = fadd i32 %add_16, i32 %mul66_17" [src/k2mm.c:30]   --->   Operation 1468 'fadd' 'add_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.43>
ST_84 : Operation 1469 [1/4] (6.43ns)   --->   "%add_17 = fadd i32 %add_16, i32 %mul66_17" [src/k2mm.c:30]   --->   Operation 1469 'fadd' 'add_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.43>
ST_85 : Operation 1470 [4/4] (6.43ns)   --->   "%add_18 = fadd i32 %add_17, i32 %mul66_18" [src/k2mm.c:30]   --->   Operation 1470 'fadd' 'add_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.43>
ST_86 : Operation 1471 [3/4] (6.43ns)   --->   "%add_18 = fadd i32 %add_17, i32 %mul66_18" [src/k2mm.c:30]   --->   Operation 1471 'fadd' 'add_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.43>
ST_87 : Operation 1472 [2/4] (6.43ns)   --->   "%add_18 = fadd i32 %add_17, i32 %mul66_18" [src/k2mm.c:30]   --->   Operation 1472 'fadd' 'add_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.43>
ST_88 : Operation 1473 [1/4] (6.43ns)   --->   "%add_18 = fadd i32 %add_17, i32 %mul66_18" [src/k2mm.c:30]   --->   Operation 1473 'fadd' 'add_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.43>
ST_89 : Operation 1474 [4/4] (6.43ns)   --->   "%add_19 = fadd i32 %add_18, i32 %mul66_19" [src/k2mm.c:30]   --->   Operation 1474 'fadd' 'add_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.43>
ST_90 : Operation 1475 [3/4] (6.43ns)   --->   "%add_19 = fadd i32 %add_18, i32 %mul66_19" [src/k2mm.c:30]   --->   Operation 1475 'fadd' 'add_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.43>
ST_91 : Operation 1476 [2/4] (6.43ns)   --->   "%add_19 = fadd i32 %add_18, i32 %mul66_19" [src/k2mm.c:30]   --->   Operation 1476 'fadd' 'add_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.43>
ST_92 : Operation 1477 [1/4] (6.43ns)   --->   "%add_19 = fadd i32 %add_18, i32 %mul66_19" [src/k2mm.c:30]   --->   Operation 1477 'fadd' 'add_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.43>
ST_93 : Operation 1478 [4/4] (6.43ns)   --->   "%add_20 = fadd i32 %add_19, i32 %mul66_20" [src/k2mm.c:30]   --->   Operation 1478 'fadd' 'add_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.43>
ST_94 : Operation 1479 [3/4] (6.43ns)   --->   "%add_20 = fadd i32 %add_19, i32 %mul66_20" [src/k2mm.c:30]   --->   Operation 1479 'fadd' 'add_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 6.43>
ST_95 : Operation 1480 [2/4] (6.43ns)   --->   "%add_20 = fadd i32 %add_19, i32 %mul66_20" [src/k2mm.c:30]   --->   Operation 1480 'fadd' 'add_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 6.43>
ST_96 : Operation 1481 [1/4] (6.43ns)   --->   "%add_20 = fadd i32 %add_19, i32 %mul66_20" [src/k2mm.c:30]   --->   Operation 1481 'fadd' 'add_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 6.43>
ST_97 : Operation 1482 [4/4] (6.43ns)   --->   "%add_21 = fadd i32 %add_20, i32 %mul66_21" [src/k2mm.c:30]   --->   Operation 1482 'fadd' 'add_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 6.43>
ST_98 : Operation 1483 [3/4] (6.43ns)   --->   "%add_21 = fadd i32 %add_20, i32 %mul66_21" [src/k2mm.c:30]   --->   Operation 1483 'fadd' 'add_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 6.43>
ST_99 : Operation 1484 [2/4] (6.43ns)   --->   "%add_21 = fadd i32 %add_20, i32 %mul66_21" [src/k2mm.c:30]   --->   Operation 1484 'fadd' 'add_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 6.43>
ST_100 : Operation 1485 [1/4] (6.43ns)   --->   "%add_21 = fadd i32 %add_20, i32 %mul66_21" [src/k2mm.c:30]   --->   Operation 1485 'fadd' 'add_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 6.43>
ST_101 : Operation 1486 [4/4] (6.43ns)   --->   "%add_22 = fadd i32 %add_21, i32 %mul66_22" [src/k2mm.c:30]   --->   Operation 1486 'fadd' 'add_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 6.43>
ST_102 : Operation 1487 [3/4] (6.43ns)   --->   "%add_22 = fadd i32 %add_21, i32 %mul66_22" [src/k2mm.c:30]   --->   Operation 1487 'fadd' 'add_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 6.43>
ST_103 : Operation 1488 [2/4] (6.43ns)   --->   "%add_22 = fadd i32 %add_21, i32 %mul66_22" [src/k2mm.c:30]   --->   Operation 1488 'fadd' 'add_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 6.43>
ST_104 : Operation 1489 [1/4] (6.43ns)   --->   "%add_22 = fadd i32 %add_21, i32 %mul66_22" [src/k2mm.c:30]   --->   Operation 1489 'fadd' 'add_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 6.43>
ST_105 : Operation 1490 [4/4] (6.43ns)   --->   "%add_23 = fadd i32 %add_22, i32 %mul66_23" [src/k2mm.c:30]   --->   Operation 1490 'fadd' 'add_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 6.43>
ST_106 : Operation 1491 [3/4] (6.43ns)   --->   "%add_23 = fadd i32 %add_22, i32 %mul66_23" [src/k2mm.c:30]   --->   Operation 1491 'fadd' 'add_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 6.43>
ST_107 : Operation 1492 [2/4] (6.43ns)   --->   "%add_23 = fadd i32 %add_22, i32 %mul66_23" [src/k2mm.c:30]   --->   Operation 1492 'fadd' 'add_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 6.43>
ST_108 : Operation 1493 [1/4] (6.43ns)   --->   "%add_23 = fadd i32 %add_22, i32 %mul66_23" [src/k2mm.c:30]   --->   Operation 1493 'fadd' 'add_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 6.43>
ST_109 : Operation 1494 [4/4] (6.43ns)   --->   "%add_24 = fadd i32 %add_23, i32 %mul66_24" [src/k2mm.c:30]   --->   Operation 1494 'fadd' 'add_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 6.43>
ST_110 : Operation 1495 [3/4] (6.43ns)   --->   "%add_24 = fadd i32 %add_23, i32 %mul66_24" [src/k2mm.c:30]   --->   Operation 1495 'fadd' 'add_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 6.43>
ST_111 : Operation 1496 [2/4] (6.43ns)   --->   "%add_24 = fadd i32 %add_23, i32 %mul66_24" [src/k2mm.c:30]   --->   Operation 1496 'fadd' 'add_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 6.43>
ST_112 : Operation 1497 [1/4] (6.43ns)   --->   "%add_24 = fadd i32 %add_23, i32 %mul66_24" [src/k2mm.c:30]   --->   Operation 1497 'fadd' 'add_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 6.43>
ST_113 : Operation 1498 [4/4] (6.43ns)   --->   "%add_25 = fadd i32 %add_24, i32 %mul66_25" [src/k2mm.c:30]   --->   Operation 1498 'fadd' 'add_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 6.43>
ST_114 : Operation 1499 [3/4] (6.43ns)   --->   "%add_25 = fadd i32 %add_24, i32 %mul66_25" [src/k2mm.c:30]   --->   Operation 1499 'fadd' 'add_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 6.43>
ST_115 : Operation 1500 [2/4] (6.43ns)   --->   "%add_25 = fadd i32 %add_24, i32 %mul66_25" [src/k2mm.c:30]   --->   Operation 1500 'fadd' 'add_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 6.43>
ST_116 : Operation 1501 [1/4] (6.43ns)   --->   "%add_25 = fadd i32 %add_24, i32 %mul66_25" [src/k2mm.c:30]   --->   Operation 1501 'fadd' 'add_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 6.43>
ST_117 : Operation 1502 [4/4] (6.43ns)   --->   "%add_26 = fadd i32 %add_25, i32 %mul66_26" [src/k2mm.c:30]   --->   Operation 1502 'fadd' 'add_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 6.43>
ST_118 : Operation 1503 [3/4] (6.43ns)   --->   "%add_26 = fadd i32 %add_25, i32 %mul66_26" [src/k2mm.c:30]   --->   Operation 1503 'fadd' 'add_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 6.43>
ST_119 : Operation 1504 [2/4] (6.43ns)   --->   "%add_26 = fadd i32 %add_25, i32 %mul66_26" [src/k2mm.c:30]   --->   Operation 1504 'fadd' 'add_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 6.43>
ST_120 : Operation 1505 [1/4] (6.43ns)   --->   "%add_26 = fadd i32 %add_25, i32 %mul66_26" [src/k2mm.c:30]   --->   Operation 1505 'fadd' 'add_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 6.43>
ST_121 : Operation 1506 [4/4] (6.43ns)   --->   "%add_27 = fadd i32 %add_26, i32 %mul66_27" [src/k2mm.c:30]   --->   Operation 1506 'fadd' 'add_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 6.43>
ST_122 : Operation 1507 [3/4] (6.43ns)   --->   "%add_27 = fadd i32 %add_26, i32 %mul66_27" [src/k2mm.c:30]   --->   Operation 1507 'fadd' 'add_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 6.43>
ST_123 : Operation 1508 [2/4] (6.43ns)   --->   "%add_27 = fadd i32 %add_26, i32 %mul66_27" [src/k2mm.c:30]   --->   Operation 1508 'fadd' 'add_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 6.43>
ST_124 : Operation 1509 [1/4] (6.43ns)   --->   "%add_27 = fadd i32 %add_26, i32 %mul66_27" [src/k2mm.c:30]   --->   Operation 1509 'fadd' 'add_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 6.43>
ST_125 : Operation 1510 [4/4] (6.43ns)   --->   "%add_28 = fadd i32 %add_27, i32 %mul66_28" [src/k2mm.c:30]   --->   Operation 1510 'fadd' 'add_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 6.43>
ST_126 : Operation 1511 [3/4] (6.43ns)   --->   "%add_28 = fadd i32 %add_27, i32 %mul66_28" [src/k2mm.c:30]   --->   Operation 1511 'fadd' 'add_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 6.43>
ST_127 : Operation 1512 [2/4] (6.43ns)   --->   "%add_28 = fadd i32 %add_27, i32 %mul66_28" [src/k2mm.c:30]   --->   Operation 1512 'fadd' 'add_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 6.43>
ST_128 : Operation 1513 [1/4] (6.43ns)   --->   "%add_28 = fadd i32 %add_27, i32 %mul66_28" [src/k2mm.c:30]   --->   Operation 1513 'fadd' 'add_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 6.43>
ST_129 : Operation 1514 [4/4] (6.43ns)   --->   "%add_29 = fadd i32 %add_28, i32 %mul66_29" [src/k2mm.c:30]   --->   Operation 1514 'fadd' 'add_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 6.43>
ST_130 : Operation 1515 [3/4] (6.43ns)   --->   "%add_29 = fadd i32 %add_28, i32 %mul66_29" [src/k2mm.c:30]   --->   Operation 1515 'fadd' 'add_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 6.43>
ST_131 : Operation 1516 [2/4] (6.43ns)   --->   "%add_29 = fadd i32 %add_28, i32 %mul66_29" [src/k2mm.c:30]   --->   Operation 1516 'fadd' 'add_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 6.43>
ST_132 : Operation 1517 [1/4] (6.43ns)   --->   "%add_29 = fadd i32 %add_28, i32 %mul66_29" [src/k2mm.c:30]   --->   Operation 1517 'fadd' 'add_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 6.43>
ST_133 : Operation 1518 [4/4] (6.43ns)   --->   "%add_30 = fadd i32 %add_29, i32 %mul66_30" [src/k2mm.c:30]   --->   Operation 1518 'fadd' 'add_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 6.43>
ST_134 : Operation 1519 [3/4] (6.43ns)   --->   "%add_30 = fadd i32 %add_29, i32 %mul66_30" [src/k2mm.c:30]   --->   Operation 1519 'fadd' 'add_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 6.43>
ST_135 : Operation 1520 [2/4] (6.43ns)   --->   "%add_30 = fadd i32 %add_29, i32 %mul66_30" [src/k2mm.c:30]   --->   Operation 1520 'fadd' 'add_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 6.43>
ST_136 : Operation 1521 [1/4] (6.43ns)   --->   "%add_30 = fadd i32 %add_29, i32 %mul66_30" [src/k2mm.c:30]   --->   Operation 1521 'fadd' 'add_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 0.00>

State 138 <SV = 137> <Delay = 6.43>
ST_138 : Operation 1522 [4/4] (6.43ns)   --->   "%add_31 = fadd i32 %add_30, i32 %mul66_31" [src/k2mm.c:30]   --->   Operation 1522 'fadd' 'add_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 6.43>
ST_139 : Operation 1523 [3/4] (6.43ns)   --->   "%add_31 = fadd i32 %add_30, i32 %mul66_31" [src/k2mm.c:30]   --->   Operation 1523 'fadd' 'add_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 6.43>
ST_140 : Operation 1524 [2/4] (6.43ns)   --->   "%add_31 = fadd i32 %add_30, i32 %mul66_31" [src/k2mm.c:30]   --->   Operation 1524 'fadd' 'add_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 6.43>
ST_141 : Operation 1525 [1/4] (6.43ns)   --->   "%add_31 = fadd i32 %add_30, i32 %mul66_31" [src/k2mm.c:30]   --->   Operation 1525 'fadd' 'add_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 6.43>
ST_142 : Operation 1526 [4/4] (6.43ns)   --->   "%add_32 = fadd i32 %add_31, i32 %mul66_32" [src/k2mm.c:30]   --->   Operation 1526 'fadd' 'add_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 6.43>
ST_143 : Operation 1527 [3/4] (6.43ns)   --->   "%add_32 = fadd i32 %add_31, i32 %mul66_32" [src/k2mm.c:30]   --->   Operation 1527 'fadd' 'add_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 6.43>
ST_144 : Operation 1528 [2/4] (6.43ns)   --->   "%add_32 = fadd i32 %add_31, i32 %mul66_32" [src/k2mm.c:30]   --->   Operation 1528 'fadd' 'add_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 6.43>
ST_145 : Operation 1529 [1/4] (6.43ns)   --->   "%add_32 = fadd i32 %add_31, i32 %mul66_32" [src/k2mm.c:30]   --->   Operation 1529 'fadd' 'add_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 6.43>
ST_146 : Operation 1530 [4/4] (6.43ns)   --->   "%add_33 = fadd i32 %add_32, i32 %mul66_33" [src/k2mm.c:30]   --->   Operation 1530 'fadd' 'add_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 6.43>
ST_147 : Operation 1531 [3/4] (6.43ns)   --->   "%add_33 = fadd i32 %add_32, i32 %mul66_33" [src/k2mm.c:30]   --->   Operation 1531 'fadd' 'add_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 6.43>
ST_148 : Operation 1532 [2/4] (6.43ns)   --->   "%add_33 = fadd i32 %add_32, i32 %mul66_33" [src/k2mm.c:30]   --->   Operation 1532 'fadd' 'add_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 6.43>
ST_149 : Operation 1533 [1/4] (6.43ns)   --->   "%add_33 = fadd i32 %add_32, i32 %mul66_33" [src/k2mm.c:30]   --->   Operation 1533 'fadd' 'add_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 6.43>
ST_150 : Operation 1534 [4/4] (6.43ns)   --->   "%add_34 = fadd i32 %add_33, i32 %mul66_34" [src/k2mm.c:30]   --->   Operation 1534 'fadd' 'add_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 6.43>
ST_151 : Operation 1535 [3/4] (6.43ns)   --->   "%add_34 = fadd i32 %add_33, i32 %mul66_34" [src/k2mm.c:30]   --->   Operation 1535 'fadd' 'add_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 6.43>
ST_152 : Operation 1536 [2/4] (6.43ns)   --->   "%add_34 = fadd i32 %add_33, i32 %mul66_34" [src/k2mm.c:30]   --->   Operation 1536 'fadd' 'add_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 6.43>
ST_153 : Operation 1537 [1/4] (6.43ns)   --->   "%add_34 = fadd i32 %add_33, i32 %mul66_34" [src/k2mm.c:30]   --->   Operation 1537 'fadd' 'add_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 6.43>
ST_154 : Operation 1538 [4/4] (6.43ns)   --->   "%add_35 = fadd i32 %add_34, i32 %mul66_35" [src/k2mm.c:30]   --->   Operation 1538 'fadd' 'add_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 6.43>
ST_155 : Operation 1539 [3/4] (6.43ns)   --->   "%add_35 = fadd i32 %add_34, i32 %mul66_35" [src/k2mm.c:30]   --->   Operation 1539 'fadd' 'add_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 6.43>
ST_156 : Operation 1540 [2/4] (6.43ns)   --->   "%add_35 = fadd i32 %add_34, i32 %mul66_35" [src/k2mm.c:30]   --->   Operation 1540 'fadd' 'add_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 6.43>
ST_157 : Operation 1541 [1/4] (6.43ns)   --->   "%add_35 = fadd i32 %add_34, i32 %mul66_35" [src/k2mm.c:30]   --->   Operation 1541 'fadd' 'add_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 6.43>
ST_158 : Operation 1542 [4/4] (6.43ns)   --->   "%add_36 = fadd i32 %add_35, i32 %mul66_36" [src/k2mm.c:30]   --->   Operation 1542 'fadd' 'add_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 6.43>
ST_159 : Operation 1543 [3/4] (6.43ns)   --->   "%add_36 = fadd i32 %add_35, i32 %mul66_36" [src/k2mm.c:30]   --->   Operation 1543 'fadd' 'add_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 6.43>
ST_160 : Operation 1544 [2/4] (6.43ns)   --->   "%add_36 = fadd i32 %add_35, i32 %mul66_36" [src/k2mm.c:30]   --->   Operation 1544 'fadd' 'add_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 6.43>
ST_161 : Operation 1545 [1/4] (6.43ns)   --->   "%add_36 = fadd i32 %add_35, i32 %mul66_36" [src/k2mm.c:30]   --->   Operation 1545 'fadd' 'add_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 6.43>
ST_162 : Operation 1546 [4/4] (6.43ns)   --->   "%add_37 = fadd i32 %add_36, i32 %mul66_37" [src/k2mm.c:30]   --->   Operation 1546 'fadd' 'add_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 6.43>
ST_163 : Operation 1547 [3/4] (6.43ns)   --->   "%add_37 = fadd i32 %add_36, i32 %mul66_37" [src/k2mm.c:30]   --->   Operation 1547 'fadd' 'add_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 6.43>
ST_164 : Operation 1548 [2/4] (6.43ns)   --->   "%add_37 = fadd i32 %add_36, i32 %mul66_37" [src/k2mm.c:30]   --->   Operation 1548 'fadd' 'add_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 6.43>
ST_165 : Operation 1549 [1/4] (6.43ns)   --->   "%add_37 = fadd i32 %add_36, i32 %mul66_37" [src/k2mm.c:30]   --->   Operation 1549 'fadd' 'add_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 6.43>
ST_166 : Operation 1550 [4/4] (6.43ns)   --->   "%add_38 = fadd i32 %add_37, i32 %mul66_38" [src/k2mm.c:30]   --->   Operation 1550 'fadd' 'add_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 6.43>
ST_167 : Operation 1551 [3/4] (6.43ns)   --->   "%add_38 = fadd i32 %add_37, i32 %mul66_38" [src/k2mm.c:30]   --->   Operation 1551 'fadd' 'add_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 6.43>
ST_168 : Operation 1552 [2/4] (6.43ns)   --->   "%add_38 = fadd i32 %add_37, i32 %mul66_38" [src/k2mm.c:30]   --->   Operation 1552 'fadd' 'add_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 6.43>
ST_169 : Operation 1553 [1/4] (6.43ns)   --->   "%add_38 = fadd i32 %add_37, i32 %mul66_38" [src/k2mm.c:30]   --->   Operation 1553 'fadd' 'add_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 6.43>
ST_170 : Operation 1554 [4/4] (6.43ns)   --->   "%add_39 = fadd i32 %add_38, i32 %mul66_39" [src/k2mm.c:30]   --->   Operation 1554 'fadd' 'add_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 6.43>
ST_171 : Operation 1555 [3/4] (6.43ns)   --->   "%add_39 = fadd i32 %add_38, i32 %mul66_39" [src/k2mm.c:30]   --->   Operation 1555 'fadd' 'add_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 6.43>
ST_172 : Operation 1556 [2/4] (6.43ns)   --->   "%add_39 = fadd i32 %add_38, i32 %mul66_39" [src/k2mm.c:30]   --->   Operation 1556 'fadd' 'add_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 6.43>
ST_173 : Operation 1557 [1/4] (6.43ns)   --->   "%add_39 = fadd i32 %add_38, i32 %mul66_39" [src/k2mm.c:30]   --->   Operation 1557 'fadd' 'add_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 6.43>
ST_174 : Operation 1558 [4/4] (6.43ns)   --->   "%add_40 = fadd i32 %add_39, i32 %mul66_40" [src/k2mm.c:30]   --->   Operation 1558 'fadd' 'add_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 6.43>
ST_175 : Operation 1559 [3/4] (6.43ns)   --->   "%add_40 = fadd i32 %add_39, i32 %mul66_40" [src/k2mm.c:30]   --->   Operation 1559 'fadd' 'add_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 6.43>
ST_176 : Operation 1560 [2/4] (6.43ns)   --->   "%add_40 = fadd i32 %add_39, i32 %mul66_40" [src/k2mm.c:30]   --->   Operation 1560 'fadd' 'add_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 6.43>
ST_177 : Operation 1561 [1/4] (6.43ns)   --->   "%add_40 = fadd i32 %add_39, i32 %mul66_40" [src/k2mm.c:30]   --->   Operation 1561 'fadd' 'add_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 6.43>
ST_178 : Operation 1562 [4/4] (6.43ns)   --->   "%add_41 = fadd i32 %add_40, i32 %mul66_41" [src/k2mm.c:30]   --->   Operation 1562 'fadd' 'add_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 6.43>
ST_179 : Operation 1563 [3/4] (6.43ns)   --->   "%add_41 = fadd i32 %add_40, i32 %mul66_41" [src/k2mm.c:30]   --->   Operation 1563 'fadd' 'add_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 6.43>
ST_180 : Operation 1564 [2/4] (6.43ns)   --->   "%add_41 = fadd i32 %add_40, i32 %mul66_41" [src/k2mm.c:30]   --->   Operation 1564 'fadd' 'add_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 6.43>
ST_181 : Operation 1565 [1/4] (6.43ns)   --->   "%add_41 = fadd i32 %add_40, i32 %mul66_41" [src/k2mm.c:30]   --->   Operation 1565 'fadd' 'add_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 6.43>
ST_182 : Operation 1566 [4/4] (6.43ns)   --->   "%add_42 = fadd i32 %add_41, i32 %mul66_42" [src/k2mm.c:30]   --->   Operation 1566 'fadd' 'add_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 6.43>
ST_183 : Operation 1567 [3/4] (6.43ns)   --->   "%add_42 = fadd i32 %add_41, i32 %mul66_42" [src/k2mm.c:30]   --->   Operation 1567 'fadd' 'add_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 6.43>
ST_184 : Operation 1568 [2/4] (6.43ns)   --->   "%add_42 = fadd i32 %add_41, i32 %mul66_42" [src/k2mm.c:30]   --->   Operation 1568 'fadd' 'add_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 6.43>
ST_185 : Operation 1569 [1/4] (6.43ns)   --->   "%add_42 = fadd i32 %add_41, i32 %mul66_42" [src/k2mm.c:30]   --->   Operation 1569 'fadd' 'add_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 6.43>
ST_186 : Operation 1570 [4/4] (6.43ns)   --->   "%add_43 = fadd i32 %add_42, i32 %mul66_43" [src/k2mm.c:30]   --->   Operation 1570 'fadd' 'add_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 6.43>
ST_187 : Operation 1571 [3/4] (6.43ns)   --->   "%add_43 = fadd i32 %add_42, i32 %mul66_43" [src/k2mm.c:30]   --->   Operation 1571 'fadd' 'add_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 6.43>
ST_188 : Operation 1572 [2/4] (6.43ns)   --->   "%add_43 = fadd i32 %add_42, i32 %mul66_43" [src/k2mm.c:30]   --->   Operation 1572 'fadd' 'add_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 6.43>
ST_189 : Operation 1573 [1/4] (6.43ns)   --->   "%add_43 = fadd i32 %add_42, i32 %mul66_43" [src/k2mm.c:30]   --->   Operation 1573 'fadd' 'add_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 6.43>
ST_190 : Operation 1574 [4/4] (6.43ns)   --->   "%add_44 = fadd i32 %add_43, i32 %mul66_44" [src/k2mm.c:30]   --->   Operation 1574 'fadd' 'add_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 6.43>
ST_191 : Operation 1575 [3/4] (6.43ns)   --->   "%add_44 = fadd i32 %add_43, i32 %mul66_44" [src/k2mm.c:30]   --->   Operation 1575 'fadd' 'add_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 6.43>
ST_192 : Operation 1576 [2/4] (6.43ns)   --->   "%add_44 = fadd i32 %add_43, i32 %mul66_44" [src/k2mm.c:30]   --->   Operation 1576 'fadd' 'add_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 6.43>
ST_193 : Operation 1577 [1/4] (6.43ns)   --->   "%add_44 = fadd i32 %add_43, i32 %mul66_44" [src/k2mm.c:30]   --->   Operation 1577 'fadd' 'add_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 6.43>
ST_194 : Operation 1578 [4/4] (6.43ns)   --->   "%add_45 = fadd i32 %add_44, i32 %mul66_45" [src/k2mm.c:30]   --->   Operation 1578 'fadd' 'add_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 6.43>
ST_195 : Operation 1579 [3/4] (6.43ns)   --->   "%add_45 = fadd i32 %add_44, i32 %mul66_45" [src/k2mm.c:30]   --->   Operation 1579 'fadd' 'add_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 6.43>
ST_196 : Operation 1580 [2/4] (6.43ns)   --->   "%add_45 = fadd i32 %add_44, i32 %mul66_45" [src/k2mm.c:30]   --->   Operation 1580 'fadd' 'add_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 6.43>
ST_197 : Operation 1581 [1/4] (6.43ns)   --->   "%add_45 = fadd i32 %add_44, i32 %mul66_45" [src/k2mm.c:30]   --->   Operation 1581 'fadd' 'add_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 6.43>
ST_198 : Operation 1582 [4/4] (6.43ns)   --->   "%add_46 = fadd i32 %add_45, i32 %mul66_46" [src/k2mm.c:30]   --->   Operation 1582 'fadd' 'add_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 6.43>
ST_199 : Operation 1583 [3/4] (6.43ns)   --->   "%add_46 = fadd i32 %add_45, i32 %mul66_46" [src/k2mm.c:30]   --->   Operation 1583 'fadd' 'add_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 6.43>
ST_200 : Operation 1584 [2/4] (6.43ns)   --->   "%add_46 = fadd i32 %add_45, i32 %mul66_46" [src/k2mm.c:30]   --->   Operation 1584 'fadd' 'add_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 6.43>
ST_201 : Operation 1585 [1/4] (6.43ns)   --->   "%add_46 = fadd i32 %add_45, i32 %mul66_46" [src/k2mm.c:30]   --->   Operation 1585 'fadd' 'add_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 6.43>
ST_202 : Operation 1586 [4/4] (6.43ns)   --->   "%add_47 = fadd i32 %add_46, i32 %mul66_47" [src/k2mm.c:30]   --->   Operation 1586 'fadd' 'add_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 6.43>
ST_203 : Operation 1587 [3/4] (6.43ns)   --->   "%add_47 = fadd i32 %add_46, i32 %mul66_47" [src/k2mm.c:30]   --->   Operation 1587 'fadd' 'add_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 6.43>
ST_204 : Operation 1588 [2/4] (6.43ns)   --->   "%add_47 = fadd i32 %add_46, i32 %mul66_47" [src/k2mm.c:30]   --->   Operation 1588 'fadd' 'add_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 6.43>
ST_205 : Operation 1589 [1/4] (6.43ns)   --->   "%add_47 = fadd i32 %add_46, i32 %mul66_47" [src/k2mm.c:30]   --->   Operation 1589 'fadd' 'add_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 6.43>
ST_206 : Operation 1590 [4/4] (6.43ns)   --->   "%add_48 = fadd i32 %add_47, i32 %mul66_48" [src/k2mm.c:30]   --->   Operation 1590 'fadd' 'add_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 6.43>
ST_207 : Operation 1591 [3/4] (6.43ns)   --->   "%add_48 = fadd i32 %add_47, i32 %mul66_48" [src/k2mm.c:30]   --->   Operation 1591 'fadd' 'add_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 6.43>
ST_208 : Operation 1592 [2/4] (6.43ns)   --->   "%add_48 = fadd i32 %add_47, i32 %mul66_48" [src/k2mm.c:30]   --->   Operation 1592 'fadd' 'add_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 6.43>
ST_209 : Operation 1593 [1/4] (6.43ns)   --->   "%add_48 = fadd i32 %add_47, i32 %mul66_48" [src/k2mm.c:30]   --->   Operation 1593 'fadd' 'add_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 6.43>
ST_210 : Operation 1594 [4/4] (6.43ns)   --->   "%add_49 = fadd i32 %add_48, i32 %mul66_49" [src/k2mm.c:30]   --->   Operation 1594 'fadd' 'add_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 6.43>
ST_211 : Operation 1595 [3/4] (6.43ns)   --->   "%add_49 = fadd i32 %add_48, i32 %mul66_49" [src/k2mm.c:30]   --->   Operation 1595 'fadd' 'add_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 6.43>
ST_212 : Operation 1596 [2/4] (6.43ns)   --->   "%add_49 = fadd i32 %add_48, i32 %mul66_49" [src/k2mm.c:30]   --->   Operation 1596 'fadd' 'add_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 6.43>
ST_213 : Operation 1597 [1/4] (6.43ns)   --->   "%add_49 = fadd i32 %add_48, i32 %mul66_49" [src/k2mm.c:30]   --->   Operation 1597 'fadd' 'add_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 6.43>
ST_214 : Operation 1598 [4/4] (6.43ns)   --->   "%add_50 = fadd i32 %add_49, i32 %mul66_50" [src/k2mm.c:30]   --->   Operation 1598 'fadd' 'add_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 6.43>
ST_215 : Operation 1599 [3/4] (6.43ns)   --->   "%add_50 = fadd i32 %add_49, i32 %mul66_50" [src/k2mm.c:30]   --->   Operation 1599 'fadd' 'add_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 6.43>
ST_216 : Operation 1600 [2/4] (6.43ns)   --->   "%add_50 = fadd i32 %add_49, i32 %mul66_50" [src/k2mm.c:30]   --->   Operation 1600 'fadd' 'add_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 6.43>
ST_217 : Operation 1601 [1/4] (6.43ns)   --->   "%add_50 = fadd i32 %add_49, i32 %mul66_50" [src/k2mm.c:30]   --->   Operation 1601 'fadd' 'add_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 6.43>
ST_218 : Operation 1602 [4/4] (6.43ns)   --->   "%add_51 = fadd i32 %add_50, i32 %mul66_51" [src/k2mm.c:30]   --->   Operation 1602 'fadd' 'add_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 6.43>
ST_219 : Operation 1603 [3/4] (6.43ns)   --->   "%add_51 = fadd i32 %add_50, i32 %mul66_51" [src/k2mm.c:30]   --->   Operation 1603 'fadd' 'add_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 6.43>
ST_220 : Operation 1604 [2/4] (6.43ns)   --->   "%add_51 = fadd i32 %add_50, i32 %mul66_51" [src/k2mm.c:30]   --->   Operation 1604 'fadd' 'add_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 6.43>
ST_221 : Operation 1605 [1/4] (6.43ns)   --->   "%add_51 = fadd i32 %add_50, i32 %mul66_51" [src/k2mm.c:30]   --->   Operation 1605 'fadd' 'add_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 6.43>
ST_222 : Operation 1606 [4/4] (6.43ns)   --->   "%add_52 = fadd i32 %add_51, i32 %mul66_52" [src/k2mm.c:30]   --->   Operation 1606 'fadd' 'add_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 6.43>
ST_223 : Operation 1607 [3/4] (6.43ns)   --->   "%add_52 = fadd i32 %add_51, i32 %mul66_52" [src/k2mm.c:30]   --->   Operation 1607 'fadd' 'add_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 6.43>
ST_224 : Operation 1608 [2/4] (6.43ns)   --->   "%add_52 = fadd i32 %add_51, i32 %mul66_52" [src/k2mm.c:30]   --->   Operation 1608 'fadd' 'add_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 6.43>
ST_225 : Operation 1609 [1/4] (6.43ns)   --->   "%add_52 = fadd i32 %add_51, i32 %mul66_52" [src/k2mm.c:30]   --->   Operation 1609 'fadd' 'add_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 6.43>
ST_226 : Operation 1610 [4/4] (6.43ns)   --->   "%add_53 = fadd i32 %add_52, i32 %mul66_53" [src/k2mm.c:30]   --->   Operation 1610 'fadd' 'add_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 6.43>
ST_227 : Operation 1611 [3/4] (6.43ns)   --->   "%add_53 = fadd i32 %add_52, i32 %mul66_53" [src/k2mm.c:30]   --->   Operation 1611 'fadd' 'add_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 6.43>
ST_228 : Operation 1612 [2/4] (6.43ns)   --->   "%add_53 = fadd i32 %add_52, i32 %mul66_53" [src/k2mm.c:30]   --->   Operation 1612 'fadd' 'add_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 6.43>
ST_229 : Operation 1613 [1/4] (6.43ns)   --->   "%add_53 = fadd i32 %add_52, i32 %mul66_53" [src/k2mm.c:30]   --->   Operation 1613 'fadd' 'add_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 6.43>
ST_230 : Operation 1614 [4/4] (6.43ns)   --->   "%add_54 = fadd i32 %add_53, i32 %mul66_54" [src/k2mm.c:30]   --->   Operation 1614 'fadd' 'add_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 6.43>
ST_231 : Operation 1615 [3/4] (6.43ns)   --->   "%add_54 = fadd i32 %add_53, i32 %mul66_54" [src/k2mm.c:30]   --->   Operation 1615 'fadd' 'add_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 6.43>
ST_232 : Operation 1616 [2/4] (6.43ns)   --->   "%add_54 = fadd i32 %add_53, i32 %mul66_54" [src/k2mm.c:30]   --->   Operation 1616 'fadd' 'add_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 6.43>
ST_233 : Operation 1617 [1/4] (6.43ns)   --->   "%add_54 = fadd i32 %add_53, i32 %mul66_54" [src/k2mm.c:30]   --->   Operation 1617 'fadd' 'add_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 6.43>
ST_234 : Operation 1618 [4/4] (6.43ns)   --->   "%add_55 = fadd i32 %add_54, i32 %mul66_55" [src/k2mm.c:30]   --->   Operation 1618 'fadd' 'add_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 6.43>
ST_235 : Operation 1619 [3/4] (6.43ns)   --->   "%add_55 = fadd i32 %add_54, i32 %mul66_55" [src/k2mm.c:30]   --->   Operation 1619 'fadd' 'add_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 6.43>
ST_236 : Operation 1620 [2/4] (6.43ns)   --->   "%add_55 = fadd i32 %add_54, i32 %mul66_55" [src/k2mm.c:30]   --->   Operation 1620 'fadd' 'add_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 6.43>
ST_237 : Operation 1621 [1/4] (6.43ns)   --->   "%add_55 = fadd i32 %add_54, i32 %mul66_55" [src/k2mm.c:30]   --->   Operation 1621 'fadd' 'add_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 6.43>
ST_238 : Operation 1622 [4/4] (6.43ns)   --->   "%add_56 = fadd i32 %add_55, i32 %mul66_56" [src/k2mm.c:30]   --->   Operation 1622 'fadd' 'add_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 6.43>
ST_239 : Operation 1623 [3/4] (6.43ns)   --->   "%add_56 = fadd i32 %add_55, i32 %mul66_56" [src/k2mm.c:30]   --->   Operation 1623 'fadd' 'add_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 6.43>
ST_240 : Operation 1624 [2/4] (6.43ns)   --->   "%add_56 = fadd i32 %add_55, i32 %mul66_56" [src/k2mm.c:30]   --->   Operation 1624 'fadd' 'add_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 6.43>
ST_241 : Operation 1625 [1/4] (6.43ns)   --->   "%add_56 = fadd i32 %add_55, i32 %mul66_56" [src/k2mm.c:30]   --->   Operation 1625 'fadd' 'add_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 6.43>
ST_242 : Operation 1626 [4/4] (6.43ns)   --->   "%add_57 = fadd i32 %add_56, i32 %mul66_57" [src/k2mm.c:30]   --->   Operation 1626 'fadd' 'add_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 6.43>
ST_243 : Operation 1627 [3/4] (6.43ns)   --->   "%add_57 = fadd i32 %add_56, i32 %mul66_57" [src/k2mm.c:30]   --->   Operation 1627 'fadd' 'add_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 6.43>
ST_244 : Operation 1628 [2/4] (6.43ns)   --->   "%add_57 = fadd i32 %add_56, i32 %mul66_57" [src/k2mm.c:30]   --->   Operation 1628 'fadd' 'add_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 6.43>
ST_245 : Operation 1629 [1/4] (6.43ns)   --->   "%add_57 = fadd i32 %add_56, i32 %mul66_57" [src/k2mm.c:30]   --->   Operation 1629 'fadd' 'add_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 6.43>
ST_246 : Operation 1630 [4/4] (6.43ns)   --->   "%add_58 = fadd i32 %add_57, i32 %mul66_58" [src/k2mm.c:30]   --->   Operation 1630 'fadd' 'add_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 6.43>
ST_247 : Operation 1631 [3/4] (6.43ns)   --->   "%add_58 = fadd i32 %add_57, i32 %mul66_58" [src/k2mm.c:30]   --->   Operation 1631 'fadd' 'add_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 6.43>
ST_248 : Operation 1632 [2/4] (6.43ns)   --->   "%add_58 = fadd i32 %add_57, i32 %mul66_58" [src/k2mm.c:30]   --->   Operation 1632 'fadd' 'add_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 6.43>
ST_249 : Operation 1633 [1/4] (6.43ns)   --->   "%add_58 = fadd i32 %add_57, i32 %mul66_58" [src/k2mm.c:30]   --->   Operation 1633 'fadd' 'add_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 6.43>
ST_250 : Operation 1634 [4/4] (6.43ns)   --->   "%add_59 = fadd i32 %add_58, i32 %mul66_59" [src/k2mm.c:30]   --->   Operation 1634 'fadd' 'add_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 6.43>
ST_251 : Operation 1635 [3/4] (6.43ns)   --->   "%add_59 = fadd i32 %add_58, i32 %mul66_59" [src/k2mm.c:30]   --->   Operation 1635 'fadd' 'add_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 6.43>
ST_252 : Operation 1636 [2/4] (6.43ns)   --->   "%add_59 = fadd i32 %add_58, i32 %mul66_59" [src/k2mm.c:30]   --->   Operation 1636 'fadd' 'add_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 6.43>
ST_253 : Operation 1637 [1/4] (6.43ns)   --->   "%add_59 = fadd i32 %add_58, i32 %mul66_59" [src/k2mm.c:30]   --->   Operation 1637 'fadd' 'add_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 6.43>
ST_254 : Operation 1638 [4/4] (6.43ns)   --->   "%add_60 = fadd i32 %add_59, i32 %mul66_60" [src/k2mm.c:30]   --->   Operation 1638 'fadd' 'add_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 6.43>
ST_255 : Operation 1639 [3/4] (6.43ns)   --->   "%add_60 = fadd i32 %add_59, i32 %mul66_60" [src/k2mm.c:30]   --->   Operation 1639 'fadd' 'add_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 6.43>
ST_256 : Operation 1640 [2/4] (6.43ns)   --->   "%add_60 = fadd i32 %add_59, i32 %mul66_60" [src/k2mm.c:30]   --->   Operation 1640 'fadd' 'add_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 6.43>
ST_257 : Operation 1641 [1/4] (6.43ns)   --->   "%add_60 = fadd i32 %add_59, i32 %mul66_60" [src/k2mm.c:30]   --->   Operation 1641 'fadd' 'add_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 6.43>
ST_258 : Operation 1642 [4/4] (6.43ns)   --->   "%add_61 = fadd i32 %add_60, i32 %mul66_61" [src/k2mm.c:30]   --->   Operation 1642 'fadd' 'add_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 6.43>
ST_259 : Operation 1643 [3/4] (6.43ns)   --->   "%add_61 = fadd i32 %add_60, i32 %mul66_61" [src/k2mm.c:30]   --->   Operation 1643 'fadd' 'add_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 6.43>
ST_260 : Operation 1644 [2/4] (6.43ns)   --->   "%add_61 = fadd i32 %add_60, i32 %mul66_61" [src/k2mm.c:30]   --->   Operation 1644 'fadd' 'add_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 6.43>
ST_261 : Operation 1645 [1/4] (6.43ns)   --->   "%add_61 = fadd i32 %add_60, i32 %mul66_61" [src/k2mm.c:30]   --->   Operation 1645 'fadd' 'add_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 6.43>
ST_262 : Operation 1646 [4/4] (6.43ns)   --->   "%add_62 = fadd i32 %add_61, i32 %mul66_62" [src/k2mm.c:30]   --->   Operation 1646 'fadd' 'add_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 6.43>
ST_263 : Operation 1647 [3/4] (6.43ns)   --->   "%add_62 = fadd i32 %add_61, i32 %mul66_62" [src/k2mm.c:30]   --->   Operation 1647 'fadd' 'add_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 6.43>
ST_264 : Operation 1648 [2/4] (6.43ns)   --->   "%add_62 = fadd i32 %add_61, i32 %mul66_62" [src/k2mm.c:30]   --->   Operation 1648 'fadd' 'add_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 1657 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1657 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 265 <SV = 264> <Delay = 6.43>
ST_265 : Operation 1649 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp1_lp2_str"   --->   Operation 1649 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 1650 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 1650 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 1651 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/opt.tcl:24]   --->   Operation 1651 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 1652 [1/4] (6.43ns)   --->   "%add_62 = fadd i32 %add_61, i32 %mul66_62" [src/k2mm.c:30]   --->   Operation 1652 'fadd' 'add_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 1.23>
ST_266 : Operation 1653 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %add_62, i11 %tmp1_addr" [src/k2mm.c:30]   --->   Operation 1653 'store' 'store_ln30' <Predicate = (!trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_266 : Operation 1654 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 1654 'br' 'br_ln30' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_266 : Operation 1655 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %add_62, i11 %tmp1_1_addr" [src/k2mm.c:30]   --->   Operation 1655 'store' 'store_ln30' <Predicate = (trunc_ln28)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_266 : Operation 1656 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 1656 'br' 'br_ln30' <Predicate = (trunc_ln28)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.797ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln6', src/k2mm.c:6) of constant 0 on local variable 'i', src/k2mm.c:6 [139]  (0.427 ns)
	'load' operation 7 bit ('i_load', src/k2mm.c:27) on local variable 'i', src/k2mm.c:6 [149]  (0.000 ns)
	'add' operation 7 bit ('add_ln27', src/k2mm.c:27) [150]  (0.773 ns)
	'select' operation 7 bit ('select_ln27', src/k2mm.c:27) [155]  (0.360 ns)
	'getelementptr' operation 11 bit ('buff_A_addr', src/k2mm.c:30) [159]  (0.000 ns)
	'load' operation 32 bit ('buff_A_load', src/k2mm.c:30) on array 'buff_A' [285]  (1.237 ns)

 <State 2>: 1.686ns
The critical path consists of the following:
	'load' operation 32 bit ('mux_case_0', src/k2mm.c:30) on array 'tmp1' [421]  (1.237 ns)
	'select' operation 32 bit ('select_ln30', src/k2mm.c:30) [423]  (0.449 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', src/k2mm.c:30) [286]  (7.016 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', src/k2mm.c:30) [286]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', src/k2mm.c:30) [286]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_31', src/k2mm.c:30) [350]  (7.016 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', src/k2mm.c:30) [555]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', src/k2mm.c:30) [555]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul66_31', src/k2mm.c:30) [715]  (7.016 ns)

 <State 10>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', src/k2mm.c:30) [556]  (6.437 ns)

 <State 11>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', src/k2mm.c:30) [556]  (6.437 ns)

 <State 12>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', src/k2mm.c:30) [556]  (6.437 ns)

 <State 13>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_1', src/k2mm.c:30) [561]  (6.437 ns)

 <State 14>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_1', src/k2mm.c:30) [561]  (6.437 ns)

 <State 15>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_1', src/k2mm.c:30) [561]  (6.437 ns)

 <State 16>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_1', src/k2mm.c:30) [561]  (6.437 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_2', src/k2mm.c:30) [566]  (6.437 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_2', src/k2mm.c:30) [566]  (6.437 ns)

 <State 19>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_2', src/k2mm.c:30) [566]  (6.437 ns)

 <State 20>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_2', src/k2mm.c:30) [566]  (6.437 ns)

 <State 21>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_3', src/k2mm.c:30) [571]  (6.437 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_3', src/k2mm.c:30) [571]  (6.437 ns)

 <State 23>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_3', src/k2mm.c:30) [571]  (6.437 ns)

 <State 24>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_3', src/k2mm.c:30) [571]  (6.437 ns)

 <State 25>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_4', src/k2mm.c:30) [576]  (6.437 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_4', src/k2mm.c:30) [576]  (6.437 ns)

 <State 27>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_4', src/k2mm.c:30) [576]  (6.437 ns)

 <State 28>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_4', src/k2mm.c:30) [576]  (6.437 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_5', src/k2mm.c:30) [581]  (6.437 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_5', src/k2mm.c:30) [581]  (6.437 ns)

 <State 31>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_5', src/k2mm.c:30) [581]  (6.437 ns)

 <State 32>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_5', src/k2mm.c:30) [581]  (6.437 ns)

 <State 33>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_6', src/k2mm.c:30) [586]  (6.437 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_6', src/k2mm.c:30) [586]  (6.437 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_6', src/k2mm.c:30) [586]  (6.437 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_6', src/k2mm.c:30) [586]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_7', src/k2mm.c:30) [591]  (6.437 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_7', src/k2mm.c:30) [591]  (6.437 ns)

 <State 39>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_7', src/k2mm.c:30) [591]  (6.437 ns)

 <State 40>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_7', src/k2mm.c:30) [591]  (6.437 ns)

 <State 41>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_8', src/k2mm.c:30) [596]  (6.437 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_8', src/k2mm.c:30) [596]  (6.437 ns)

 <State 43>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_8', src/k2mm.c:30) [596]  (6.437 ns)

 <State 44>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_8', src/k2mm.c:30) [596]  (6.437 ns)

 <State 45>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_9', src/k2mm.c:30) [601]  (6.437 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_9', src/k2mm.c:30) [601]  (6.437 ns)

 <State 47>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_9', src/k2mm.c:30) [601]  (6.437 ns)

 <State 48>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_9', src/k2mm.c:30) [601]  (6.437 ns)

 <State 49>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_s', src/k2mm.c:30) [606]  (6.437 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_s', src/k2mm.c:30) [606]  (6.437 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_s', src/k2mm.c:30) [606]  (6.437 ns)

 <State 52>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_s', src/k2mm.c:30) [606]  (6.437 ns)

 <State 53>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_10', src/k2mm.c:30) [611]  (6.437 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_10', src/k2mm.c:30) [611]  (6.437 ns)

 <State 55>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_10', src/k2mm.c:30) [611]  (6.437 ns)

 <State 56>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_10', src/k2mm.c:30) [611]  (6.437 ns)

 <State 57>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_11', src/k2mm.c:30) [616]  (6.437 ns)

 <State 58>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_11', src/k2mm.c:30) [616]  (6.437 ns)

 <State 59>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_11', src/k2mm.c:30) [616]  (6.437 ns)

 <State 60>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_11', src/k2mm.c:30) [616]  (6.437 ns)

 <State 61>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_12', src/k2mm.c:30) [621]  (6.437 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_12', src/k2mm.c:30) [621]  (6.437 ns)

 <State 63>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_12', src/k2mm.c:30) [621]  (6.437 ns)

 <State 64>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_12', src/k2mm.c:30) [621]  (6.437 ns)

 <State 65>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_13', src/k2mm.c:30) [626]  (6.437 ns)

 <State 66>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_13', src/k2mm.c:30) [626]  (6.437 ns)

 <State 67>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_13', src/k2mm.c:30) [626]  (6.437 ns)

 <State 68>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_13', src/k2mm.c:30) [626]  (6.437 ns)

 <State 69>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_14', src/k2mm.c:30) [631]  (6.437 ns)

 <State 70>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_14', src/k2mm.c:30) [631]  (6.437 ns)

 <State 71>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_14', src/k2mm.c:30) [631]  (6.437 ns)

 <State 72>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_14', src/k2mm.c:30) [631]  (6.437 ns)

 <State 73>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_15', src/k2mm.c:30) [636]  (6.437 ns)

 <State 74>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_15', src/k2mm.c:30) [636]  (6.437 ns)

 <State 75>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_15', src/k2mm.c:30) [636]  (6.437 ns)

 <State 76>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_15', src/k2mm.c:30) [636]  (6.437 ns)

 <State 77>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_16', src/k2mm.c:30) [641]  (6.437 ns)

 <State 78>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_16', src/k2mm.c:30) [641]  (6.437 ns)

 <State 79>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_16', src/k2mm.c:30) [641]  (6.437 ns)

 <State 80>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_16', src/k2mm.c:30) [641]  (6.437 ns)

 <State 81>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_17', src/k2mm.c:30) [646]  (6.437 ns)

 <State 82>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_17', src/k2mm.c:30) [646]  (6.437 ns)

 <State 83>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_17', src/k2mm.c:30) [646]  (6.437 ns)

 <State 84>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_17', src/k2mm.c:30) [646]  (6.437 ns)

 <State 85>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_18', src/k2mm.c:30) [651]  (6.437 ns)

 <State 86>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_18', src/k2mm.c:30) [651]  (6.437 ns)

 <State 87>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_18', src/k2mm.c:30) [651]  (6.437 ns)

 <State 88>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_18', src/k2mm.c:30) [651]  (6.437 ns)

 <State 89>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_19', src/k2mm.c:30) [656]  (6.437 ns)

 <State 90>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_19', src/k2mm.c:30) [656]  (6.437 ns)

 <State 91>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_19', src/k2mm.c:30) [656]  (6.437 ns)

 <State 92>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_19', src/k2mm.c:30) [656]  (6.437 ns)

 <State 93>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_20', src/k2mm.c:30) [661]  (6.437 ns)

 <State 94>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_20', src/k2mm.c:30) [661]  (6.437 ns)

 <State 95>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_20', src/k2mm.c:30) [661]  (6.437 ns)

 <State 96>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_20', src/k2mm.c:30) [661]  (6.437 ns)

 <State 97>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_21', src/k2mm.c:30) [666]  (6.437 ns)

 <State 98>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_21', src/k2mm.c:30) [666]  (6.437 ns)

 <State 99>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_21', src/k2mm.c:30) [666]  (6.437 ns)

 <State 100>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_21', src/k2mm.c:30) [666]  (6.437 ns)

 <State 101>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_22', src/k2mm.c:30) [671]  (6.437 ns)

 <State 102>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_22', src/k2mm.c:30) [671]  (6.437 ns)

 <State 103>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_22', src/k2mm.c:30) [671]  (6.437 ns)

 <State 104>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_22', src/k2mm.c:30) [671]  (6.437 ns)

 <State 105>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_23', src/k2mm.c:30) [676]  (6.437 ns)

 <State 106>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_23', src/k2mm.c:30) [676]  (6.437 ns)

 <State 107>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_23', src/k2mm.c:30) [676]  (6.437 ns)

 <State 108>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_23', src/k2mm.c:30) [676]  (6.437 ns)

 <State 109>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_24', src/k2mm.c:30) [681]  (6.437 ns)

 <State 110>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_24', src/k2mm.c:30) [681]  (6.437 ns)

 <State 111>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_24', src/k2mm.c:30) [681]  (6.437 ns)

 <State 112>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_24', src/k2mm.c:30) [681]  (6.437 ns)

 <State 113>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_25', src/k2mm.c:30) [686]  (6.437 ns)

 <State 114>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_25', src/k2mm.c:30) [686]  (6.437 ns)

 <State 115>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_25', src/k2mm.c:30) [686]  (6.437 ns)

 <State 116>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_25', src/k2mm.c:30) [686]  (6.437 ns)

 <State 117>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_26', src/k2mm.c:30) [691]  (6.437 ns)

 <State 118>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_26', src/k2mm.c:30) [691]  (6.437 ns)

 <State 119>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_26', src/k2mm.c:30) [691]  (6.437 ns)

 <State 120>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_26', src/k2mm.c:30) [691]  (6.437 ns)

 <State 121>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_27', src/k2mm.c:30) [696]  (6.437 ns)

 <State 122>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_27', src/k2mm.c:30) [696]  (6.437 ns)

 <State 123>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_27', src/k2mm.c:30) [696]  (6.437 ns)

 <State 124>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_27', src/k2mm.c:30) [696]  (6.437 ns)

 <State 125>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_28', src/k2mm.c:30) [701]  (6.437 ns)

 <State 126>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_28', src/k2mm.c:30) [701]  (6.437 ns)

 <State 127>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_28', src/k2mm.c:30) [701]  (6.437 ns)

 <State 128>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_28', src/k2mm.c:30) [701]  (6.437 ns)

 <State 129>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_29', src/k2mm.c:30) [706]  (6.437 ns)

 <State 130>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_29', src/k2mm.c:30) [706]  (6.437 ns)

 <State 131>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_29', src/k2mm.c:30) [706]  (6.437 ns)

 <State 132>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_29', src/k2mm.c:30) [706]  (6.437 ns)

 <State 133>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_30', src/k2mm.c:30) [711]  (6.437 ns)

 <State 134>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_30', src/k2mm.c:30) [711]  (6.437 ns)

 <State 135>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_30', src/k2mm.c:30) [711]  (6.437 ns)

 <State 136>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_30', src/k2mm.c:30) [711]  (6.437 ns)

 <State 137>: 0.000ns
The critical path consists of the following:

 <State 138>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_31', src/k2mm.c:30) [716]  (6.437 ns)

 <State 139>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_31', src/k2mm.c:30) [716]  (6.437 ns)

 <State 140>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_31', src/k2mm.c:30) [716]  (6.437 ns)

 <State 141>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_31', src/k2mm.c:30) [716]  (6.437 ns)

 <State 142>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_32', src/k2mm.c:30) [721]  (6.437 ns)

 <State 143>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_32', src/k2mm.c:30) [721]  (6.437 ns)

 <State 144>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_32', src/k2mm.c:30) [721]  (6.437 ns)

 <State 145>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_32', src/k2mm.c:30) [721]  (6.437 ns)

 <State 146>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_33', src/k2mm.c:30) [726]  (6.437 ns)

 <State 147>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_33', src/k2mm.c:30) [726]  (6.437 ns)

 <State 148>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_33', src/k2mm.c:30) [726]  (6.437 ns)

 <State 149>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_33', src/k2mm.c:30) [726]  (6.437 ns)

 <State 150>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_34', src/k2mm.c:30) [731]  (6.437 ns)

 <State 151>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_34', src/k2mm.c:30) [731]  (6.437 ns)

 <State 152>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_34', src/k2mm.c:30) [731]  (6.437 ns)

 <State 153>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_34', src/k2mm.c:30) [731]  (6.437 ns)

 <State 154>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_35', src/k2mm.c:30) [736]  (6.437 ns)

 <State 155>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_35', src/k2mm.c:30) [736]  (6.437 ns)

 <State 156>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_35', src/k2mm.c:30) [736]  (6.437 ns)

 <State 157>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_35', src/k2mm.c:30) [736]  (6.437 ns)

 <State 158>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_36', src/k2mm.c:30) [741]  (6.437 ns)

 <State 159>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_36', src/k2mm.c:30) [741]  (6.437 ns)

 <State 160>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_36', src/k2mm.c:30) [741]  (6.437 ns)

 <State 161>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_36', src/k2mm.c:30) [741]  (6.437 ns)

 <State 162>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_37', src/k2mm.c:30) [746]  (6.437 ns)

 <State 163>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_37', src/k2mm.c:30) [746]  (6.437 ns)

 <State 164>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_37', src/k2mm.c:30) [746]  (6.437 ns)

 <State 165>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_37', src/k2mm.c:30) [746]  (6.437 ns)

 <State 166>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_38', src/k2mm.c:30) [751]  (6.437 ns)

 <State 167>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_38', src/k2mm.c:30) [751]  (6.437 ns)

 <State 168>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_38', src/k2mm.c:30) [751]  (6.437 ns)

 <State 169>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_38', src/k2mm.c:30) [751]  (6.437 ns)

 <State 170>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_39', src/k2mm.c:30) [756]  (6.437 ns)

 <State 171>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_39', src/k2mm.c:30) [756]  (6.437 ns)

 <State 172>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_39', src/k2mm.c:30) [756]  (6.437 ns)

 <State 173>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_39', src/k2mm.c:30) [756]  (6.437 ns)

 <State 174>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_40', src/k2mm.c:30) [761]  (6.437 ns)

 <State 175>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_40', src/k2mm.c:30) [761]  (6.437 ns)

 <State 176>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_40', src/k2mm.c:30) [761]  (6.437 ns)

 <State 177>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_40', src/k2mm.c:30) [761]  (6.437 ns)

 <State 178>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_41', src/k2mm.c:30) [766]  (6.437 ns)

 <State 179>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_41', src/k2mm.c:30) [766]  (6.437 ns)

 <State 180>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_41', src/k2mm.c:30) [766]  (6.437 ns)

 <State 181>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_41', src/k2mm.c:30) [766]  (6.437 ns)

 <State 182>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_42', src/k2mm.c:30) [771]  (6.437 ns)

 <State 183>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_42', src/k2mm.c:30) [771]  (6.437 ns)

 <State 184>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_42', src/k2mm.c:30) [771]  (6.437 ns)

 <State 185>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_42', src/k2mm.c:30) [771]  (6.437 ns)

 <State 186>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_43', src/k2mm.c:30) [776]  (6.437 ns)

 <State 187>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_43', src/k2mm.c:30) [776]  (6.437 ns)

 <State 188>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_43', src/k2mm.c:30) [776]  (6.437 ns)

 <State 189>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_43', src/k2mm.c:30) [776]  (6.437 ns)

 <State 190>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_44', src/k2mm.c:30) [781]  (6.437 ns)

 <State 191>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_44', src/k2mm.c:30) [781]  (6.437 ns)

 <State 192>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_44', src/k2mm.c:30) [781]  (6.437 ns)

 <State 193>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_44', src/k2mm.c:30) [781]  (6.437 ns)

 <State 194>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_45', src/k2mm.c:30) [786]  (6.437 ns)

 <State 195>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_45', src/k2mm.c:30) [786]  (6.437 ns)

 <State 196>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_45', src/k2mm.c:30) [786]  (6.437 ns)

 <State 197>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_45', src/k2mm.c:30) [786]  (6.437 ns)

 <State 198>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_46', src/k2mm.c:30) [791]  (6.437 ns)

 <State 199>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_46', src/k2mm.c:30) [791]  (6.437 ns)

 <State 200>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_46', src/k2mm.c:30) [791]  (6.437 ns)

 <State 201>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_46', src/k2mm.c:30) [791]  (6.437 ns)

 <State 202>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_47', src/k2mm.c:30) [796]  (6.437 ns)

 <State 203>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_47', src/k2mm.c:30) [796]  (6.437 ns)

 <State 204>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_47', src/k2mm.c:30) [796]  (6.437 ns)

 <State 205>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_47', src/k2mm.c:30) [796]  (6.437 ns)

 <State 206>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_48', src/k2mm.c:30) [801]  (6.437 ns)

 <State 207>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_48', src/k2mm.c:30) [801]  (6.437 ns)

 <State 208>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_48', src/k2mm.c:30) [801]  (6.437 ns)

 <State 209>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_48', src/k2mm.c:30) [801]  (6.437 ns)

 <State 210>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_49', src/k2mm.c:30) [806]  (6.437 ns)

 <State 211>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_49', src/k2mm.c:30) [806]  (6.437 ns)

 <State 212>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_49', src/k2mm.c:30) [806]  (6.437 ns)

 <State 213>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_49', src/k2mm.c:30) [806]  (6.437 ns)

 <State 214>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_50', src/k2mm.c:30) [811]  (6.437 ns)

 <State 215>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_50', src/k2mm.c:30) [811]  (6.437 ns)

 <State 216>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_50', src/k2mm.c:30) [811]  (6.437 ns)

 <State 217>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_50', src/k2mm.c:30) [811]  (6.437 ns)

 <State 218>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_51', src/k2mm.c:30) [816]  (6.437 ns)

 <State 219>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_51', src/k2mm.c:30) [816]  (6.437 ns)

 <State 220>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_51', src/k2mm.c:30) [816]  (6.437 ns)

 <State 221>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_51', src/k2mm.c:30) [816]  (6.437 ns)

 <State 222>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_52', src/k2mm.c:30) [821]  (6.437 ns)

 <State 223>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_52', src/k2mm.c:30) [821]  (6.437 ns)

 <State 224>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_52', src/k2mm.c:30) [821]  (6.437 ns)

 <State 225>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_52', src/k2mm.c:30) [821]  (6.437 ns)

 <State 226>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_53', src/k2mm.c:30) [826]  (6.437 ns)

 <State 227>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_53', src/k2mm.c:30) [826]  (6.437 ns)

 <State 228>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_53', src/k2mm.c:30) [826]  (6.437 ns)

 <State 229>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_53', src/k2mm.c:30) [826]  (6.437 ns)

 <State 230>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_54', src/k2mm.c:30) [831]  (6.437 ns)

 <State 231>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_54', src/k2mm.c:30) [831]  (6.437 ns)

 <State 232>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_54', src/k2mm.c:30) [831]  (6.437 ns)

 <State 233>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_54', src/k2mm.c:30) [831]  (6.437 ns)

 <State 234>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_55', src/k2mm.c:30) [836]  (6.437 ns)

 <State 235>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_55', src/k2mm.c:30) [836]  (6.437 ns)

 <State 236>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_55', src/k2mm.c:30) [836]  (6.437 ns)

 <State 237>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_55', src/k2mm.c:30) [836]  (6.437 ns)

 <State 238>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_56', src/k2mm.c:30) [841]  (6.437 ns)

 <State 239>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_56', src/k2mm.c:30) [841]  (6.437 ns)

 <State 240>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_56', src/k2mm.c:30) [841]  (6.437 ns)

 <State 241>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_56', src/k2mm.c:30) [841]  (6.437 ns)

 <State 242>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_57', src/k2mm.c:30) [846]  (6.437 ns)

 <State 243>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_57', src/k2mm.c:30) [846]  (6.437 ns)

 <State 244>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_57', src/k2mm.c:30) [846]  (6.437 ns)

 <State 245>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_57', src/k2mm.c:30) [846]  (6.437 ns)

 <State 246>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_58', src/k2mm.c:30) [851]  (6.437 ns)

 <State 247>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_58', src/k2mm.c:30) [851]  (6.437 ns)

 <State 248>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_58', src/k2mm.c:30) [851]  (6.437 ns)

 <State 249>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_58', src/k2mm.c:30) [851]  (6.437 ns)

 <State 250>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_59', src/k2mm.c:30) [856]  (6.437 ns)

 <State 251>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_59', src/k2mm.c:30) [856]  (6.437 ns)

 <State 252>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_59', src/k2mm.c:30) [856]  (6.437 ns)

 <State 253>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_59', src/k2mm.c:30) [856]  (6.437 ns)

 <State 254>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_60', src/k2mm.c:30) [861]  (6.437 ns)

 <State 255>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_60', src/k2mm.c:30) [861]  (6.437 ns)

 <State 256>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_60', src/k2mm.c:30) [861]  (6.437 ns)

 <State 257>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_60', src/k2mm.c:30) [861]  (6.437 ns)

 <State 258>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_61', src/k2mm.c:30) [866]  (6.437 ns)

 <State 259>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_61', src/k2mm.c:30) [866]  (6.437 ns)

 <State 260>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_61', src/k2mm.c:30) [866]  (6.437 ns)

 <State 261>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_61', src/k2mm.c:30) [866]  (6.437 ns)

 <State 262>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_62', src/k2mm.c:30) [871]  (6.437 ns)

 <State 263>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_62', src/k2mm.c:30) [871]  (6.437 ns)

 <State 264>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_62', src/k2mm.c:30) [871]  (6.437 ns)

 <State 265>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_62', src/k2mm.c:30) [871]  (6.437 ns)

 <State 266>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln30', src/k2mm.c:30) of variable 'add_62', src/k2mm.c:30 on array 'tmp1' [874]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
