// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _classify_HH_
#define _classify_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "classify_sitodp_3dEe.h"
#include "classify_mul_mul_eOg.h"
#include "classify_svs.h"
#include "classify_Iteratiobkb.h"
#include "classify_ATANH_LUcud.h"
#include "classify_alphas_V.h"

namespace ap_rtl {

struct classify : public sc_module {
    // Port declarations 10
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > x_V_address0;
    sc_out< sc_logic > x_V_ce0;
    sc_in< sc_lv<8> > x_V_q0;
    sc_out< sc_lv<64> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    classify(sc_module_name name);
    SC_HAS_PROCESS(classify);

    ~classify();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    classify_svs* svs_U;
    classify_Iteratiobkb* Iteration_Schedule_U;
    classify_ATANH_LUcud* ATANH_LUT_V_U;
    classify_alphas_V* alphas_V_U;
    classify_sitodp_3dEe<1,6,32,64>* classify_sitodp_3dEe_U1;
    classify_mul_mul_eOg<1,1,15,8,23>* classify_mul_mul_eOg_U2;
    sc_signal< sc_lv<20> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<17> > svs_address0;
    sc_signal< sc_logic > svs_ce0;
    sc_signal< sc_lv<64> > svs_q0;
    sc_signal< sc_lv<5> > Iteration_Schedule_address0;
    sc_signal< sc_logic > Iteration_Schedule_ce0;
    sc_signal< sc_lv<5> > Iteration_Schedule_q0;
    sc_signal< sc_lv<5> > ATANH_LUT_V_address0;
    sc_signal< sc_logic > ATANH_LUT_V_ce0;
    sc_signal< sc_lv<24> > ATANH_LUT_V_q0;
    sc_signal< sc_lv<8> > alphas_V_address0;
    sc_signal< sc_logic > alphas_V_ce0;
    sc_signal< sc_lv<8> > alphas_V_q0;
    sc_signal< sc_lv<17> > next_mul_fu_312_p2;
    sc_signal< sc_lv<17> > next_mul_reg_944;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<8> > i_1_fu_324_p2;
    sc_signal< sc_lv<8> > i_1_reg_952;
    sc_signal< sc_lv<30> > tmp_s_fu_330_p2;
    sc_signal< sc_lv<30> > tmp_s_reg_957;
    sc_signal< sc_lv<1> > exitcond1_fu_318_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_336_p2;
    sc_signal< sc_lv<1> > tmp_1_reg_962;
    sc_signal< sc_lv<10> > j_1_fu_352_p2;
    sc_signal< sc_lv<10> > j_1_reg_970;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > exitcond_fu_346_p2;
    sc_signal< sc_lv<32> > Z_V_cast_fu_420_p1;
    sc_signal< sc_lv<1> > isneg_fu_432_p3;
    sc_signal< sc_lv<1> > isneg_reg_990;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<54> > man_V_2_fu_476_p3;
    sc_signal< sc_lv<54> > man_V_2_reg_995;
    sc_signal< sc_lv<1> > tmp_5_fu_484_p2;
    sc_signal< sc_lv<1> > tmp_5_reg_1000;
    sc_signal< sc_lv<1> > icmp_fu_506_p2;
    sc_signal< sc_lv<1> > icmp_reg_1006;
    sc_signal< sc_lv<12> > sh_amt_fu_524_p3;
    sc_signal< sc_lv<12> > sh_amt_reg_1012;
    sc_signal< sc_lv<1> > tmp_13_fu_532_p2;
    sc_signal< sc_lv<1> > tmp_13_reg_1018;
    sc_signal< sc_lv<8> > xi_V_fu_538_p1;
    sc_signal< sc_lv<8> > xi_V_reg_1024;
    sc_signal< sc_lv<9> > tmp_26_reg_1030;
    sc_signal< sc_lv<8> > p_Val2_6_reg_1035;
    sc_signal< sc_lv<32> > sh_amt_cast_fu_552_p1;
    sc_signal< sc_lv<32> > sh_amt_cast_reg_1040;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > sel_tmp5_fu_632_p2;
    sc_signal< sc_lv<1> > sel_tmp5_reg_1045;
    sc_signal< sc_lv<1> > or_cond_fu_638_p2;
    sc_signal< sc_lv<1> > or_cond_reg_1050;
    sc_signal< sc_lv<8> > newSel1_fu_644_p3;
    sc_signal< sc_lv<8> > newSel1_reg_1055;
    sc_signal< sc_lv<1> > or_cond2_fu_657_p2;
    sc_signal< sc_lv<1> > or_cond2_reg_1060;
    sc_signal< sc_lv<8> > p_Val2_8_fu_702_p2;
    sc_signal< sc_lv<8> > p_Val2_8_reg_1065;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<31> > l2Squared_fixed_V_fu_728_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<5> > n_fu_740_p2;
    sc_signal< sc_lv<5> > n_reg_1078;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > exitcond_i_fu_734_p2;
    sc_signal< sc_lv<5> > i_2_reg_1098;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > z_nonneg_fu_757_p3;
    sc_signal< sc_lv<1> > z_nonneg_reg_1103;
    sc_signal< sc_lv<32> > Z_V_1_fu_781_p3;
    sc_signal< sc_lv<32> > Z_V_1_reg_1109;
    sc_signal< sc_lv<32> > Y_V_fu_828_p3;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<32> > X_V_fu_835_p3;
    sc_signal< sc_lv<8> > alphas_V_load_reg_1124;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<22> > tmp_31_reg_1129;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<30> > sum_V_fu_885_p2;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<64> > grp_fu_309_p1;
    sc_signal< sc_lv<64> > dp_1_reg_1144;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<30> > p_Val2_s_reg_205;
    sc_signal< sc_lv<8> > i_reg_217;
    sc_signal< sc_lv<17> > phi_mul_reg_229;
    sc_signal< sc_lv<31> > p_Val2_10_reg_241;
    sc_signal< sc_lv<10> > j_reg_253;
    sc_signal< sc_lv<32> > p_Val2_14_reg_264;
    sc_signal< sc_lv<32> > p_Val2_9_reg_274;
    sc_signal< sc_lv<32> > p_Val2_7_reg_286;
    sc_signal< sc_lv<5> > n_i_reg_298;
    sc_signal< sc_lv<64> > tmp_7_fu_364_p1;
    sc_signal< sc_lv<64> > tmp_19_fu_369_p1;
    sc_signal< sc_lv<64> > tmp_8_i_fu_746_p1;
    sc_signal< sc_lv<64> > tmp_6_fu_752_p1;
    sc_signal< sc_lv<32> > grp_fu_309_p0;
    sc_signal< sc_lv<17> > j_cast_fu_342_p1;
    sc_signal< sc_lv<17> > tmp_9_fu_358_p2;
    sc_signal< sc_lv<22> > tmp_2_fu_378_p1;
    sc_signal< sc_lv<24> > p_shl_fu_382_p3;
    sc_signal< sc_lv<24> > p_neg_fu_390_p2;
    sc_signal< sc_lv<24> > tmp_fu_374_p1;
    sc_signal< sc_lv<24> > p_Val2_2_fu_396_p2;
    sc_signal< sc_lv<16> > tmp_3_fu_402_p4;
    sc_signal< sc_lv<28> > Z_V_fu_412_p3;
    sc_signal< sc_lv<64> > ireg_V_fu_424_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_fu_440_p4;
    sc_signal< sc_lv<52> > tmp_20_fu_454_p1;
    sc_signal< sc_lv<53> > tmp_4_fu_458_p3;
    sc_signal< sc_lv<54> > p_Result_s_fu_466_p1;
    sc_signal< sc_lv<54> > man_V_1_fu_470_p2;
    sc_signal< sc_lv<63> > tmp_10_fu_428_p1;
    sc_signal< sc_lv<12> > tmp_8_fu_450_p1;
    sc_signal< sc_lv<12> > F2_fu_490_p2;
    sc_signal< sc_lv<11> > tmp_24_fu_496_p4;
    sc_signal< sc_lv<12> > tmp_11_fu_512_p2;
    sc_signal< sc_lv<12> > tmp_12_fu_518_p2;
    sc_signal< sc_lv<54> > tmp_15_fu_565_p1;
    sc_signal< sc_lv<54> > tmp_16_fu_569_p2;
    sc_signal< sc_lv<1> > sel_tmp1_fu_578_p2;
    sc_signal< sc_lv<1> > sel_tmp6_demorgan_fu_588_p2;
    sc_signal< sc_lv<1> > sel_tmp6_fu_592_p2;
    sc_signal< sc_lv<1> > sel_tmp7_fu_598_p2;
    sc_signal< sc_lv<1> > tmp_14_fu_555_p2;
    sc_signal< sc_lv<1> > sel_tmp_fu_609_p2;
    sc_signal< sc_lv<1> > sel_tmp21_demorgan_fu_621_p2;
    sc_signal< sc_lv<1> > icmp3_fu_560_p2;
    sc_signal< sc_lv<1> > sel_tmp4_fu_626_p2;
    sc_signal< sc_lv<1> > sel_tmp3_fu_615_p2;
    sc_signal< sc_lv<1> > sel_tmp8_fu_603_p2;
    sc_signal< sc_lv<8> > xi_V_1_fu_574_p1;
    sc_signal< sc_lv<1> > sel_tmp2_fu_583_p2;
    sc_signal< sc_lv<1> > or_cond1_fu_651_p2;
    sc_signal< sc_lv<32> > tmp_17_fu_670_p1;
    sc_signal< sc_lv<32> > tmp_18_fu_673_p2;
    sc_signal< sc_lv<8> > tmp_28_fu_678_p1;
    sc_signal< sc_lv<8> > xi_fu_663_p3;
    sc_signal< sc_lv<8> > newSel_fu_682_p3;
    sc_signal< sc_lv<8> > newSel2_fu_689_p3;
    sc_signal< sc_lv<8> > p_Val2_4_fu_695_p3;
    sc_signal< sc_lv<8> > r_V_fu_710_p0;
    sc_signal< sc_lv<16> > OP1_V_fu_707_p1;
    sc_signal< sc_lv<8> > r_V_fu_710_p1;
    sc_signal< sc_lv<16> > r_V_fu_710_p2;
    sc_signal< sc_lv<22> > tmp_21_fu_716_p3;
    sc_signal< sc_lv<31> > tmp_30_cast_fu_724_p1;
    sc_signal< sc_lv<32> > p_Val2_15_cast_fu_765_p1;
    sc_signal< sc_lv<32> > Zn_V_fu_769_p2;
    sc_signal< sc_lv<32> > Zn_V_1_fu_775_p2;
    sc_signal< sc_lv<32> > i_3_cast_fu_789_p1;
    sc_signal< sc_lv<32> > r_V_2_fu_792_p2;
    sc_signal< sc_lv<32> > r_V_3_fu_798_p2;
    sc_signal< sc_lv<32> > Yn_V_fu_810_p2;
    sc_signal< sc_lv<32> > Yn_V_1_fu_822_p2;
    sc_signal< sc_lv<32> > Xn_V_fu_804_p2;
    sc_signal< sc_lv<32> > Xn_V_1_fu_816_p2;
    sc_signal< sc_lv<25> > tmp_30_fu_846_p1;
    sc_signal< sc_lv<25> > tmp_29_fu_842_p1;
    sc_signal< sc_lv<25> > p_Val2_2_i_fu_850_p2;
    sc_signal< sc_lv<15> > tmp_22_fu_856_p4;
    sc_signal< sc_lv<23> > p_Val2_5_fu_937_p2;
    sc_signal< sc_lv<30> > p_Val2_6_cast_cast_fu_882_p1;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<64> > res_V_1_fu_895_p1;
    sc_signal< sc_lv<11> > exp_V_fu_898_p4;
    sc_signal< sc_lv<11> > exp_V_2_fu_908_p2;
    sc_signal< sc_lv<64> > p_Result_2_fu_914_p5;
    sc_signal< sc_lv<64> > dp_fu_926_p1;
    sc_signal< sc_lv<15> > p_Val2_5_fu_937_p0;
    sc_signal< sc_lv<20> > ap_NS_fsm;
    sc_signal< sc_lv<23> > p_Val2_5_fu_937_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<20> ap_ST_fsm_state1;
    static const sc_lv<20> ap_ST_fsm_state2;
    static const sc_lv<20> ap_ST_fsm_state3;
    static const sc_lv<20> ap_ST_fsm_state4;
    static const sc_lv<20> ap_ST_fsm_state5;
    static const sc_lv<20> ap_ST_fsm_state6;
    static const sc_lv<20> ap_ST_fsm_state7;
    static const sc_lv<20> ap_ST_fsm_state8;
    static const sc_lv<20> ap_ST_fsm_state9;
    static const sc_lv<20> ap_ST_fsm_state10;
    static const sc_lv<20> ap_ST_fsm_state11;
    static const sc_lv<20> ap_ST_fsm_state12;
    static const sc_lv<20> ap_ST_fsm_state13;
    static const sc_lv<20> ap_ST_fsm_state14;
    static const sc_lv<20> ap_ST_fsm_state15;
    static const sc_lv<20> ap_ST_fsm_state16;
    static const sc_lv<20> ap_ST_fsm_state17;
    static const sc_lv<20> ap_ST_fsm_state18;
    static const sc_lv<20> ap_ST_fsm_state19;
    static const sc_lv<20> ap_ST_fsm_state20;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<30> ap_const_lv30_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_D46C91;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<17> ap_const_lv17_310;
    static const sc_lv<8> ap_const_lv8_A5;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<30> ap_const_lv30_3FFFD200;
    static const sc_lv<10> ap_const_lv10_310;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<12> ap_const_lv12_FFF;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<5> ap_const_lv5_15;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<11> ap_const_lv11_7F0;
    static const sc_lv<64> ap_const_lv64_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ATANH_LUT_V_address0();
    void thread_ATANH_LUT_V_ce0();
    void thread_F2_fu_490_p2();
    void thread_Iteration_Schedule_address0();
    void thread_Iteration_Schedule_ce0();
    void thread_OP1_V_fu_707_p1();
    void thread_X_V_fu_835_p3();
    void thread_Xn_V_1_fu_816_p2();
    void thread_Xn_V_fu_804_p2();
    void thread_Y_V_fu_828_p3();
    void thread_Yn_V_1_fu_822_p2();
    void thread_Yn_V_fu_810_p2();
    void thread_Z_V_1_fu_781_p3();
    void thread_Z_V_cast_fu_420_p1();
    void thread_Z_V_fu_412_p3();
    void thread_Zn_V_1_fu_775_p2();
    void thread_Zn_V_fu_769_p2();
    void thread_alphas_V_address0();
    void thread_alphas_V_ce0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_dp_fu_926_p1();
    void thread_exitcond1_fu_318_p2();
    void thread_exitcond_fu_346_p2();
    void thread_exitcond_i_fu_734_p2();
    void thread_exp_V_2_fu_908_p2();
    void thread_exp_V_fu_898_p4();
    void thread_exp_tmp_V_fu_440_p4();
    void thread_grp_fu_309_p0();
    void thread_i_1_fu_324_p2();
    void thread_i_3_cast_fu_789_p1();
    void thread_icmp3_fu_560_p2();
    void thread_icmp_fu_506_p2();
    void thread_ireg_V_fu_424_p1();
    void thread_isneg_fu_432_p3();
    void thread_j_1_fu_352_p2();
    void thread_j_cast_fu_342_p1();
    void thread_l2Squared_fixed_V_fu_728_p2();
    void thread_man_V_1_fu_470_p2();
    void thread_man_V_2_fu_476_p3();
    void thread_n_fu_740_p2();
    void thread_newSel1_fu_644_p3();
    void thread_newSel2_fu_689_p3();
    void thread_newSel_fu_682_p3();
    void thread_next_mul_fu_312_p2();
    void thread_or_cond1_fu_651_p2();
    void thread_or_cond2_fu_657_p2();
    void thread_or_cond_fu_638_p2();
    void thread_p_Result_2_fu_914_p5();
    void thread_p_Result_s_fu_466_p1();
    void thread_p_Val2_15_cast_fu_765_p1();
    void thread_p_Val2_2_fu_396_p2();
    void thread_p_Val2_2_i_fu_850_p2();
    void thread_p_Val2_4_fu_695_p3();
    void thread_p_Val2_5_fu_937_p0();
    void thread_p_Val2_5_fu_937_p00();
    void thread_p_Val2_6_cast_cast_fu_882_p1();
    void thread_p_Val2_8_fu_702_p2();
    void thread_p_neg_fu_390_p2();
    void thread_p_shl_fu_382_p3();
    void thread_r_V_2_fu_792_p2();
    void thread_r_V_3_fu_798_p2();
    void thread_r_V_fu_710_p0();
    void thread_r_V_fu_710_p1();
    void thread_r_V_fu_710_p2();
    void thread_res_V_1_fu_895_p1();
    void thread_sel_tmp1_fu_578_p2();
    void thread_sel_tmp21_demorgan_fu_621_p2();
    void thread_sel_tmp2_fu_583_p2();
    void thread_sel_tmp3_fu_615_p2();
    void thread_sel_tmp4_fu_626_p2();
    void thread_sel_tmp5_fu_632_p2();
    void thread_sel_tmp6_demorgan_fu_588_p2();
    void thread_sel_tmp6_fu_592_p2();
    void thread_sel_tmp7_fu_598_p2();
    void thread_sel_tmp8_fu_603_p2();
    void thread_sel_tmp_fu_609_p2();
    void thread_sh_amt_cast_fu_552_p1();
    void thread_sh_amt_fu_524_p3();
    void thread_sum_V_fu_885_p2();
    void thread_svs_address0();
    void thread_svs_ce0();
    void thread_tmp_10_fu_428_p1();
    void thread_tmp_11_fu_512_p2();
    void thread_tmp_12_fu_518_p2();
    void thread_tmp_13_fu_532_p2();
    void thread_tmp_14_fu_555_p2();
    void thread_tmp_15_fu_565_p1();
    void thread_tmp_16_fu_569_p2();
    void thread_tmp_17_fu_670_p1();
    void thread_tmp_18_fu_673_p2();
    void thread_tmp_19_fu_369_p1();
    void thread_tmp_1_fu_336_p2();
    void thread_tmp_20_fu_454_p1();
    void thread_tmp_21_fu_716_p3();
    void thread_tmp_22_fu_856_p4();
    void thread_tmp_24_fu_496_p4();
    void thread_tmp_28_fu_678_p1();
    void thread_tmp_29_fu_842_p1();
    void thread_tmp_2_fu_378_p1();
    void thread_tmp_30_cast_fu_724_p1();
    void thread_tmp_30_fu_846_p1();
    void thread_tmp_3_fu_402_p4();
    void thread_tmp_4_fu_458_p3();
    void thread_tmp_5_fu_484_p2();
    void thread_tmp_6_fu_752_p1();
    void thread_tmp_7_fu_364_p1();
    void thread_tmp_8_fu_450_p1();
    void thread_tmp_8_i_fu_746_p1();
    void thread_tmp_9_fu_358_p2();
    void thread_tmp_fu_374_p1();
    void thread_tmp_s_fu_330_p2();
    void thread_x_V_address0();
    void thread_x_V_ce0();
    void thread_xi_V_1_fu_574_p1();
    void thread_xi_V_fu_538_p1();
    void thread_xi_fu_663_p3();
    void thread_z_nonneg_fu_757_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
