#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Oct  5 12:55:43 2023
# Process ID: 22880
# Current directory: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18720 D:\ADAM_LAB\IZ_Neuron_FPGA\FPGA_Implementation\DG_granule_model\DG_granule_model.xpr
# Log file: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/vivado.log
# Journal file: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model\vivado.jou
# Running On: LAPTOP-U9EM5UJ6, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 17007 MB
#-----------------------------------------------------------
start_gui
open_project D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.xpr
update_compile_order -fileset sources_1
launch_simulation
source DG_granule_model_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/clk}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/spikes}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_reg}} 
relaunch_sim
run 300 ms
current_wave_config {Untitled 1}
add_wave {{/DG_granule_model_tb/i}} 
current_wave_config {Untitled 1}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/i}} 
relaunch_sim
run 300 ms
relaunch_sim
run 300 ms
current_wave_config {Untitled 1}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/pointer}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/waste}} 
current_wave_config {Untitled 1}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_first_reg}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_second_reg}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_wire}} 
relaunch_sim
run 300 ms
current_wave_config {Untitled 1}
add_wave {{/DG_granule_model_tb/rstp}} 
relaunch_sim
run 300 ms
current_wave_config {Untitled 1}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/C}} 
current_wave_config {Untitled 1}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/clk}} 
relaunch_sim
run 300 ms
relaunch_sim
run 300 ms
run all
close_sim
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run impl_1
close_design
launch_simulation
source DG_granule_model_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/clk}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/enable}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/i}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/spikes}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_reg}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/pointer}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/waste}} 
relaunch_sim
run 300 ms
current_wave_config {Untitled 2}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/clk}} {{/DG_granule_model_tb/u_DG_granule_model/locked}} 
relaunch_sim
run 300 ms
relaunch_sim
run 300 ms
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_property -dict [list CONFIG.C_Optimization {Low_Latency} CONFIG.C_Latency {0} CONFIG.C_Mult_Usage {Max_Usage} CONFIG.C_Rate {1}] [get_ips double_mul]
generate_target all [get_files  D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci]
catch { config_ip_cache -export [get_ips -all double_mul] }
export_ip_user_files -of_objects [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci] -no_script -sync -force -quiet
reset_run double_mul_synth_1
launch_runs double_mul_synth_1 -jobs 16
wait_on_run double_mul_synth_1
wait_on_run double_mul_synth_1
export_simulation -of_objects [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci] -directory D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.ip_user_files/sim_scripts -ip_user_files_dir D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.ip_user_files -ipstatic_source_dir D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/modelsim} {questa=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/questa} {riviera=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/riviera} {activehdl=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
refresh_design
close_design
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
launch_simulation
source DG_granule_model_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_reg}} 
current_wave_config {Untitled 3}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/clk}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/i}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/spikes}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_reg}} 
relaunch_sim
run 300 ms
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
set_property -dict [list CONFIG.C_Optimization {Speed_Optimized} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.C_Latency {0} CONFIG.C_Rate {1}] [get_ips double_sub]
generate_target all [get_files  D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci]
catch { config_ip_cache -export [get_ips -all double_sub] }
catch { [ delete_ip_run [get_ips -all double_sub] ] }
export_ip_user_files -of_objects [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci]
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.C_Optimization {Speed_Optimized} CONFIG.C_Latency {0} CONFIG.C_Mult_Usage {Max_Usage} CONFIG.C_Rate {1}] [get_ips double_mul]
generate_target all [get_files  D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci]
catch { config_ip_cache -export [get_ips -all double_mul] }
export_ip_user_files -of_objects [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci] -no_script -sync -force -quiet
reset_run double_mul_synth_1
launch_runs double_mul_synth_1 -jobs 16
wait_on_run double_mul_synth_1
wait_on_run double_mul_synth_1
export_simulation -of_objects [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci] -directory D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.ip_user_files/sim_scripts -ip_user_files_dir D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.ip_user_files -ipstatic_source_dir D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/modelsim} {questa=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/questa} {riviera=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/riviera} {activehdl=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.C_Mult_Usage {Full_Usage} CONFIG.C_Latency {0}] [get_ips double_add]
generate_target all [get_files  D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci]
catch { config_ip_cache -export [get_ips -all double_add] }
catch { [ delete_ip_run [get_ips -all double_add] ] }
export_ip_user_files -of_objects [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
set_property -dict [list CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_Latency {9}] [get_ips double_mul]
set_property -dict [list CONFIG.C_Latency {0}] [get_ips double_mul]
generate_target all [get_files  D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci]
catch { config_ip_cache -export [get_ips -all double_mul] }
export_ip_user_files -of_objects [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci] -no_script -sync -force -quiet
reset_run double_mul_synth_1
launch_runs double_mul_synth_1 -jobs 16
wait_on_run double_mul_synth_1
wait_on_run double_mul_synth_1
export_simulation -of_objects [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci] -directory D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.ip_user_files/sim_scripts -ip_user_files_dir D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.ip_user_files -ipstatic_source_dir D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/modelsim} {questa=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/questa} {riviera=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/riviera} {activehdl=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_Latency {0}] [get_ips double_add]
generate_target all [get_files  D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci]
catch { config_ip_cache -export [get_ips -all double_add] }
export_ip_user_files -of_objects [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci]
set_property -dict [list CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_Latency {0}] [get_ips double_sub]
generate_target all [get_files  D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci]
catch { config_ip_cache -export [get_ips -all double_sub] }
export_ip_user_files -of_objects [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
