Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 16 20:19:40 2021
| Host         : Riptide running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ac/sclk_reg/Q (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: oled_clk/clock_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sample_clk/new_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 253 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.644        0.000                      0                   55        0.238        0.000                      0                   55        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.644        0.000                      0                   55        0.238        0.000                      0                   55        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 ac/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.204ns (27.843%)  route 3.120ns (72.157%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.798     5.319    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y131         FDRE                                         r  ac/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.456     5.775 f  ac/count2_reg[11]/Q
                         net (fo=4, routed)           1.013     6.788    ac/count2_reg[11]
    SLICE_X2Y130         LUT3 (Prop_lut3_I0_O)        0.152     6.940 r  ac/sclk_i_12/O
                         net (fo=4, routed)           0.850     7.790    ac/sclk_i_12_n_0
    SLICE_X3Y131         LUT6 (Prop_lut6_I4_O)        0.348     8.138 r  ac/sclk_i_10/O
                         net (fo=1, routed)           0.665     8.804    ac/sclk_i_10_n_0
    SLICE_X3Y131         LUT6 (Prop_lut6_I5_O)        0.124     8.928 r  ac/sclk_i_4/O
                         net (fo=1, routed)           0.592     9.520    ac/sclk_i_4_n_0
    SLICE_X3Y130         LUT6 (Prop_lut6_I3_O)        0.124     9.644 r  ac/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.644    ac/sclk_i_1_n_0
    SLICE_X3Y130         FDRE                                         r  ac/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.672    15.013    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  ac/sclk_reg/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y130         FDRE (Setup_fdre_C_D)        0.029    15.288    ac/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 sample_clk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.890ns (27.026%)  route 2.403ns (72.974%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.805     5.326    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  sample_clk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  sample_clk/counter_reg[7]/Q
                         net (fo=2, routed)           0.857     6.701    sample_clk/counter[7]
    SLICE_X3Y137         LUT4 (Prop_lut4_I0_O)        0.124     6.825 f  sample_clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.638     7.463    sample_clk/counter[0]_i_3_n_0
    SLICE_X3Y136         LUT5 (Prop_lut5_I3_O)        0.124     7.587 f  sample_clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     7.752    sample_clk/counter[0]_i_2_n_0
    SLICE_X3Y136         LUT2 (Prop_lut2_I0_O)        0.124     7.876 r  sample_clk/counter[11]_i_1/O
                         net (fo=11, routed)          0.743     8.619    sample_clk/new_clk
    SLICE_X2Y137         FDRE                                         r  sample_clk/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.679    15.020    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  sample_clk/counter_reg[5]/C
                         clock pessimism              0.306    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X2Y137         FDRE (Setup_fdre_C_R)       -0.524    14.767    sample_clk/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 sample_clk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.890ns (27.026%)  route 2.403ns (72.974%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.805     5.326    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  sample_clk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  sample_clk/counter_reg[7]/Q
                         net (fo=2, routed)           0.857     6.701    sample_clk/counter[7]
    SLICE_X3Y137         LUT4 (Prop_lut4_I0_O)        0.124     6.825 f  sample_clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.638     7.463    sample_clk/counter[0]_i_3_n_0
    SLICE_X3Y136         LUT5 (Prop_lut5_I3_O)        0.124     7.587 f  sample_clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     7.752    sample_clk/counter[0]_i_2_n_0
    SLICE_X3Y136         LUT2 (Prop_lut2_I0_O)        0.124     7.876 r  sample_clk/counter[11]_i_1/O
                         net (fo=11, routed)          0.743     8.619    sample_clk/new_clk
    SLICE_X2Y137         FDRE                                         r  sample_clk/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.679    15.020    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  sample_clk/counter_reg[6]/C
                         clock pessimism              0.306    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X2Y137         FDRE (Setup_fdre_C_R)       -0.524    14.767    sample_clk/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 sample_clk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.890ns (27.026%)  route 2.403ns (72.974%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.805     5.326    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  sample_clk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  sample_clk/counter_reg[7]/Q
                         net (fo=2, routed)           0.857     6.701    sample_clk/counter[7]
    SLICE_X3Y137         LUT4 (Prop_lut4_I0_O)        0.124     6.825 f  sample_clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.638     7.463    sample_clk/counter[0]_i_3_n_0
    SLICE_X3Y136         LUT5 (Prop_lut5_I3_O)        0.124     7.587 f  sample_clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     7.752    sample_clk/counter[0]_i_2_n_0
    SLICE_X3Y136         LUT2 (Prop_lut2_I0_O)        0.124     7.876 r  sample_clk/counter[11]_i_1/O
                         net (fo=11, routed)          0.743     8.619    sample_clk/new_clk
    SLICE_X2Y137         FDRE                                         r  sample_clk/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.679    15.020    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  sample_clk/counter_reg[7]/C
                         clock pessimism              0.306    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X2Y137         FDRE (Setup_fdre_C_R)       -0.524    14.767    sample_clk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 sample_clk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.890ns (27.026%)  route 2.403ns (72.974%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.805     5.326    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  sample_clk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  sample_clk/counter_reg[7]/Q
                         net (fo=2, routed)           0.857     6.701    sample_clk/counter[7]
    SLICE_X3Y137         LUT4 (Prop_lut4_I0_O)        0.124     6.825 f  sample_clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.638     7.463    sample_clk/counter[0]_i_3_n_0
    SLICE_X3Y136         LUT5 (Prop_lut5_I3_O)        0.124     7.587 f  sample_clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     7.752    sample_clk/counter[0]_i_2_n_0
    SLICE_X3Y136         LUT2 (Prop_lut2_I0_O)        0.124     7.876 r  sample_clk/counter[11]_i_1/O
                         net (fo=11, routed)          0.743     8.619    sample_clk/new_clk
    SLICE_X2Y137         FDRE                                         r  sample_clk/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.679    15.020    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  sample_clk/counter_reg[8]/C
                         clock pessimism              0.306    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X2Y137         FDRE (Setup_fdre_C_R)       -0.524    14.767    sample_clk/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 sample_clk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.890ns (29.267%)  route 2.151ns (70.733%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.805     5.326    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  sample_clk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  sample_clk/counter_reg[7]/Q
                         net (fo=2, routed)           0.857     6.701    sample_clk/counter[7]
    SLICE_X3Y137         LUT4 (Prop_lut4_I0_O)        0.124     6.825 f  sample_clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.638     7.463    sample_clk/counter[0]_i_3_n_0
    SLICE_X3Y136         LUT5 (Prop_lut5_I3_O)        0.124     7.587 f  sample_clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     7.752    sample_clk/counter[0]_i_2_n_0
    SLICE_X3Y136         LUT2 (Prop_lut2_I0_O)        0.124     7.876 r  sample_clk/counter[11]_i_1/O
                         net (fo=11, routed)          0.491     8.367    sample_clk/new_clk
    SLICE_X2Y138         FDRE                                         r  sample_clk/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680    15.021    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y138         FDRE                                         r  sample_clk/counter_reg[10]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    14.743    sample_clk/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  6.376    

Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 sample_clk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.890ns (29.267%)  route 2.151ns (70.733%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.805     5.326    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  sample_clk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  sample_clk/counter_reg[7]/Q
                         net (fo=2, routed)           0.857     6.701    sample_clk/counter[7]
    SLICE_X3Y137         LUT4 (Prop_lut4_I0_O)        0.124     6.825 f  sample_clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.638     7.463    sample_clk/counter[0]_i_3_n_0
    SLICE_X3Y136         LUT5 (Prop_lut5_I3_O)        0.124     7.587 f  sample_clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     7.752    sample_clk/counter[0]_i_2_n_0
    SLICE_X3Y136         LUT2 (Prop_lut2_I0_O)        0.124     7.876 r  sample_clk/counter[11]_i_1/O
                         net (fo=11, routed)          0.491     8.367    sample_clk/new_clk
    SLICE_X2Y138         FDRE                                         r  sample_clk/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680    15.021    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y138         FDRE                                         r  sample_clk/counter_reg[11]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    14.743    sample_clk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  6.376    

Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 sample_clk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.890ns (29.267%)  route 2.151ns (70.733%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.805     5.326    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  sample_clk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  sample_clk/counter_reg[7]/Q
                         net (fo=2, routed)           0.857     6.701    sample_clk/counter[7]
    SLICE_X3Y137         LUT4 (Prop_lut4_I0_O)        0.124     6.825 f  sample_clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.638     7.463    sample_clk/counter[0]_i_3_n_0
    SLICE_X3Y136         LUT5 (Prop_lut5_I3_O)        0.124     7.587 f  sample_clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     7.752    sample_clk/counter[0]_i_2_n_0
    SLICE_X3Y136         LUT2 (Prop_lut2_I0_O)        0.124     7.876 r  sample_clk/counter[11]_i_1/O
                         net (fo=11, routed)          0.491     8.367    sample_clk/new_clk
    SLICE_X2Y138         FDRE                                         r  sample_clk/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680    15.021    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y138         FDRE                                         r  sample_clk/counter_reg[9]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    14.743    sample_clk/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  6.376    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 sample_clk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.890ns (30.178%)  route 2.059ns (69.822%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.805     5.326    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  sample_clk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  sample_clk/counter_reg[7]/Q
                         net (fo=2, routed)           0.857     6.701    sample_clk/counter[7]
    SLICE_X3Y137         LUT4 (Prop_lut4_I0_O)        0.124     6.825 f  sample_clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.638     7.463    sample_clk/counter[0]_i_3_n_0
    SLICE_X3Y136         LUT5 (Prop_lut5_I3_O)        0.124     7.587 f  sample_clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     7.752    sample_clk/counter[0]_i_2_n_0
    SLICE_X3Y136         LUT2 (Prop_lut2_I0_O)        0.124     7.876 r  sample_clk/counter[11]_i_1/O
                         net (fo=11, routed)          0.399     8.275    sample_clk/new_clk
    SLICE_X2Y136         FDRE                                         r  sample_clk/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.678    15.019    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y136         FDRE                                         r  sample_clk/counter_reg[1]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y136         FDRE (Setup_fdre_C_R)       -0.524    14.741    sample_clk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 sample_clk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.890ns (30.178%)  route 2.059ns (69.822%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.805     5.326    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  sample_clk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  sample_clk/counter_reg[7]/Q
                         net (fo=2, routed)           0.857     6.701    sample_clk/counter[7]
    SLICE_X3Y137         LUT4 (Prop_lut4_I0_O)        0.124     6.825 f  sample_clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.638     7.463    sample_clk/counter[0]_i_3_n_0
    SLICE_X3Y136         LUT5 (Prop_lut5_I3_O)        0.124     7.587 f  sample_clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     7.752    sample_clk/counter[0]_i_2_n_0
    SLICE_X3Y136         LUT2 (Prop_lut2_I0_O)        0.124     7.876 r  sample_clk/counter[11]_i_1/O
                         net (fo=11, routed)          0.399     8.275    sample_clk/new_clk
    SLICE_X2Y136         FDRE                                         r  sample_clk/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.678    15.019    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y136         FDRE                                         r  sample_clk/counter_reg[2]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y136         FDRE (Setup_fdre_C_R)       -0.524    14.741    sample_clk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  6.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 oled_clk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_clk/clock_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.506%)  route 0.143ns (43.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.447    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  oled_clk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  oled_clk/counter_reg[1]/Q
                         net (fo=5, routed)           0.143     1.731    oled_clk/counter_reg__0[1]
    SLICE_X36Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.776 r  oled_clk/clock_out_i_1/O
                         net (fo=1, routed)           0.000     1.776    oled_clk/clock_out_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  oled_clk/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.833     1.960    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  oled_clk/clock_out_reg/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.091     1.538    oled_clk/clock_out_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sample_clk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/new_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.671     1.555    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y136         FDRE                                         r  sample_clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  sample_clk/counter_reg[0]/Q
                         net (fo=4, routed)           0.180     1.876    sample_clk/counter[0]
    SLICE_X3Y136         LUT3 (Prop_lut3_I1_O)        0.042     1.918 r  sample_clk/new_clk_i_1/O
                         net (fo=1, routed)           0.000     1.918    sample_clk/new_clk_i_1_n_0
    SLICE_X3Y136         FDRE                                         r  sample_clk/new_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.945     2.073    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y136         FDRE                                         r  sample_clk/new_clk_reg/C
                         clock pessimism             -0.518     1.555    
    SLICE_X3Y136         FDRE (Hold_fdre_C_D)         0.107     1.662    sample_clk/new_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 oled_clk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_clk/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.083%)  route 0.136ns (36.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.447    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  oled_clk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  oled_clk/counter_reg[2]/Q
                         net (fo=4, routed)           0.136     1.711    oled_clk/counter_reg__0[2]
    SLICE_X36Y47         LUT5 (Prop_lut5_I3_O)        0.104     1.815 r  oled_clk/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.815    oled_clk/counter[4]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  oled_clk/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.833     1.960    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  oled_clk/counter_reg[4]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.107     1.554    oled_clk/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ac/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.668     1.552    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y131         FDRE                                         r  ac/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.141     1.693 r  ac/count2_reg[11]/Q
                         net (fo=4, routed)           0.120     1.813    ac/count2_reg[11]
    SLICE_X1Y131         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.921 r  ac/count2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.921    ac/count2_reg[8]_i_1_n_4
    SLICE_X1Y131         FDRE                                         r  ac/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.941     2.069    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y131         FDRE                                         r  ac/count2_reg[11]/C
                         clock pessimism             -0.517     1.552    
    SLICE_X1Y131         FDRE (Hold_fdre_C_D)         0.105     1.657    ac/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 sample_clk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.672     1.556    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  sample_clk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.164     1.720 r  sample_clk/counter_reg[7]/Q
                         net (fo=2, routed)           0.126     1.845    sample_clk/counter[7]
    SLICE_X2Y137         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.955 r  sample_clk/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.955    sample_clk/data0[7]
    SLICE_X2Y137         FDRE                                         r  sample_clk/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.946     2.074    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  sample_clk/counter_reg[7]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X2Y137         FDRE (Hold_fdre_C_D)         0.134     1.690    sample_clk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sample_clk/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.673     1.557    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y138         FDRE                                         r  sample_clk/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164     1.721 r  sample_clk/counter_reg[11]/Q
                         net (fo=2, routed)           0.127     1.847    sample_clk/counter[11]
    SLICE_X2Y138         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.957 r  sample_clk/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.957    sample_clk/data0[11]
    SLICE_X2Y138         FDRE                                         r  sample_clk/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.948     2.076    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y138         FDRE                                         r  sample_clk/counter_reg[11]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.134     1.691    sample_clk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 oled_clk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_clk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.226ns (62.470%)  route 0.136ns (37.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.447    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  oled_clk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  oled_clk/counter_reg[2]/Q
                         net (fo=4, routed)           0.136     1.711    oled_clk/counter_reg__0[2]
    SLICE_X36Y47         LUT4 (Prop_lut4_I0_O)        0.098     1.809 r  oled_clk/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.809    oled_clk/counter[3]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  oled_clk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.833     1.960    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  oled_clk/counter_reg[3]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.092     1.539    oled_clk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 sample_clk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.671     1.555    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y136         FDRE                                         r  sample_clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  sample_clk/counter_reg[0]/Q
                         net (fo=4, routed)           0.180     1.876    sample_clk/counter[0]
    SLICE_X3Y136         LUT2 (Prop_lut2_I1_O)        0.045     1.921 r  sample_clk/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.921    sample_clk/counter_0[0]
    SLICE_X3Y136         FDRE                                         r  sample_clk/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.945     2.073    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y136         FDRE                                         r  sample_clk/counter_reg[0]/C
                         clock pessimism             -0.518     1.555    
    SLICE_X3Y136         FDRE (Hold_fdre_C_D)         0.091     1.646    sample_clk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ac/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.666     1.550    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  ac/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  ac/count2_reg[3]/Q
                         net (fo=11, routed)          0.133     1.823    ac/count2_reg[3]
    SLICE_X1Y129         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.931 r  ac/count2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.931    ac/count2_reg[0]_i_1_n_4
    SLICE_X1Y129         FDRE                                         r  ac/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.939     2.067    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  ac/count2_reg[3]/C
                         clock pessimism             -0.517     1.550    
    SLICE_X1Y129         FDRE (Hold_fdre_C_D)         0.105     1.655    ac/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 oled_clk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_clk/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.247%)  route 0.184ns (49.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.447    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  oled_clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  oled_clk/counter_reg[0]/Q
                         net (fo=6, routed)           0.184     1.772    oled_clk/counter_reg__0[0]
    SLICE_X36Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.817 r  oled_clk/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.817    oled_clk/counter[0]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  oled_clk/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.833     1.960    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  oled_clk/counter_reg[0]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.092     1.539    oled_clk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y131   ac/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y131   ac/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y129   ac/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y129   ac/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y129   ac/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y130   ac/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y130   ac/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y130   ac/count2_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y130   ac/count2_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   oled_clk/clock_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   oled_clk/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   oled_clk/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   oled_clk/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   oled_clk/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   oled_clk/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   oled_clk/clock_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   oled_clk/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   oled_clk/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   oled_clk/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y131   ac/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y131   ac/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y129   ac/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y129   ac/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y129   ac/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y130   ac/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y130   ac/count2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y130   ac/count2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y130   ac/count2_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y131   ac/count2_reg[8]/C



