Analysis & Synthesis report for TopDE
Sat Jun 16 19:43:57 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TopDE|CPU:CPU0|Datapath_MULTI:Processor|Control_MULTI:CrlMULTI|pr_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1
 17. Source assignments for Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1
 18. Parameter Settings for User Entity Instance: CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i
 19. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI
 20. Parameter Settings for User Entity Instance: Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "CPU:CPU0|Datapath_MULTI:Processor|MemLoad:MemLoad0"
 24. Port Connectivity Checks: "CPU:CPU0|Datapath_MULTI:Processor|MemStore:MemStore0"
 25. Port Connectivity Checks: "CPU:CPU0|Datapath_MULTI:Processor|ALUControl:ALUcont0"
 26. Port Connectivity Checks: "CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI"
 27. Port Connectivity Checks: "CPU:CPU0|Datapath_MULTI:Processor|Control_MULTI:CrlMULTI"
 28. Port Connectivity Checks: "CPU:CPU0"
 29. Port Connectivity Checks: "CLOCK_Interface:CLOCK0"
 30. In-System Memory Content Editor Settings
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages
 34. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Jun 16 19:43:56 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; TopDE                                       ;
; Top-level Entity Name           ; TopDE                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 452                                         ;
; Total pins                      ; 273                                         ;
; Total virtual pins              ; 339                                         ;
; Total block memory bits         ; 196,608                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; TopDE              ; TopDE              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; TopDE.v                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v                                                            ;             ;
; Parametros.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v                                                       ;             ;
; de1_text.mif                                                       ; yes             ; User Memory Initialization File              ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/de1_text.mif                                                       ;             ;
; de1_data.mif                                                       ; yes             ; User Memory Initialization File              ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/de1_data.mif                                                       ;             ;
; CPU/CPU.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/CPU.v                                                          ;             ;
; CPU/Datapath_MULTI.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v                                               ;             ;
; CPU/Control_MULTI.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Control_MULTI.v                                                ;             ;
; CPU/ALU.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/ALU.v                                                          ;             ;
; CPU/ALUControl.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/ALUControl.v                                                   ;             ;
; CPU/Registers.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Registers.v                                                    ;             ;
; Tempo/CLOCK_Interface.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/CLOCK_Interface.v                                            ;             ;
; Tempo/mono.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/mono.v                                                       ;             ;
; Tempo/reset_delay.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/reset_delay.v                                                ;             ;
; Tempo/PLL_Main.v                                                   ; yes             ; User Wizard-Generated File                   ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main.v                                                   ; PLL_Main    ;
; Tempo/PLL_Main/PLL_Main_0002.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main/PLL_Main_0002.v                                     ; PLL_Main    ;
; Memoria/Memory_Interface.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v                                         ;             ;
; Memoria/MemStore.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/MemStore.v                                                 ;             ;
; Memoria/MemLoad.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/MemLoad.v                                                  ;             ;
; Memoria/UserDataBlock.v                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/UserDataBlock.v                                            ;             ;
; Memoria/UserCodeBlock.v                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/UserCodeBlock.v                                            ;             ;
; stopwatch/STOPWATCH_Interface.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v                                    ;             ;
; stopwatch/Stopwatch_divider_clk.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/Stopwatch_divider_clk.v                                  ;             ;
; lfsr/lfsr_interface.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v                                              ;             ;
; lfsr/LFSR_word.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/LFSR_word.v                                                   ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                              ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                       ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                 ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                              ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                                              ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                               ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                                                  ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                                                  ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                ;             ;
; db/altsyncram_ups1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_ups1.tdf                                             ;             ;
; db/altsyncram_53j2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_53j2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                           ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                              ;             ;
; db/altsyncram_2ns1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_2ns1.tdf                                             ;             ;
; db/altsyncram_e1j2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_e1j2.tdf                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                 ; altera_sld  ;
; db/ip/sld8245b184/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/ip/sld8245b184/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                            ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 475                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 442                      ;
;     -- 7 input functions                    ; 5                        ;
;     -- 6 input functions                    ; 53                       ;
;     -- 5 input functions                    ; 66                       ;
;     -- 4 input functions                    ; 65                       ;
;     -- <=3 input functions                  ; 253                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 452                      ;
;                                             ;                          ;
; Virtual pins                                ; 339                      ;
; I/O pins                                    ; 273                      ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 196608                   ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 2                        ;
;     -- PLLs                                 ; 2                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 344                      ;
; Total fan-out                               ; 4772                     ;
; Average fan-out                             ; 2.45                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TopDE                                                                                                                                  ; 442 (1)             ; 452 (0)                   ; 196608            ; 0          ; 273  ; 339          ; |TopDE                                                                                                                                                                                                                                                                                                                                            ; TopDE                             ; work         ;
;    |CLOCK_Interface:CLOCK0|                                                                                                             ; 105 (63)            ; 75 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0                                                                                                                                                                                                                                                                                                                     ; CLOCK_Interface                   ; work         ;
;       |PLL_Main:PLL1|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1                                                                                                                                                                                                                                                                                                       ; PLL_Main                          ; PLL_Main     ;
;          |PLL_Main_0002:pll_main_inst|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst                                                                                                                                                                                                                                                                           ; PLL_Main_0002                     ; PLL_Main     ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                   ; altera_pll                        ; work         ;
;       |mono:Timer10|                                                                                                                    ; 42 (42)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|mono:Timer10                                                                                                                                                                                                                                                                                                        ; mono                              ; work         ;
;    |CPU:CPU0|                                                                                                                           ; 126 (0)             ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0                                                                                                                                                                                                                                                                                                                                   ; CPU                               ; work         ;
;       |Datapath_MULTI:Processor|                                                                                                        ; 126 (94)            ; 96 (95)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:Processor                                                                                                                                                                                                                                                                                                          ; Datapath_MULTI                    ; work         ;
;          |ALU:ALU0|                                                                                                                     ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:Processor|ALU:ALU0                                                                                                                                                                                                                                                                                                 ; ALU                               ; work         ;
;          |Control_MULTI:CrlMULTI|                                                                                                       ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:Processor|Control_MULTI:CrlMULTI                                                                                                                                                                                                                                                                                   ; Control_MULTI                     ; work         ;
;          |Registers:RegsMULTI|                                                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI                                                                                                                                                                                                                                                                                      ; Registers                         ; work         ;
;    |LFSR_interface:lfsr0|                                                                                                               ; 1 (0)               ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|LFSR_interface:lfsr0                                                                                                                                                                                                                                                                                                                       ; LFSR_interface                    ; work         ;
;       |LFSR_word:lfsr|                                                                                                                  ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|LFSR_interface:lfsr0|LFSR_word:lfsr                                                                                                                                                                                                                                                                                                        ; LFSR_word                         ; work         ;
;    |Memory_Interface:MEMORY|                                                                                                            ; 100 (0)             ; 135 (0)                   ; 196608            ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY                                                                                                                                                                                                                                                                                                                    ; Memory_Interface                  ; work         ;
;       |UserCodeBlock:UCodeMem|                                                                                                          ; 51 (0)              ; 68 (0)                    ; 131072            ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem                                                                                                                                                                                                                                                                                             ; UserCodeBlock                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 51 (0)              ; 68 (0)                    ; 131072            ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_ups1:auto_generated|                                                                                            ; 51 (0)              ; 68 (0)                    ; 131072            ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated                                                                                                                                                                                                                              ; altsyncram_ups1                   ; work         ;
;                |altsyncram_53j2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1                                                                                                                                                                                                  ; altsyncram_53j2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 51 (34)             ; 68 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;       |UserDataBlock:UDataMem|                                                                                                          ; 49 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem                                                                                                                                                                                                                                                                                             ; UserDataBlock                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 49 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_2ns1:auto_generated|                                                                                            ; 49 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated                                                                                                                                                                                                                              ; altsyncram_2ns1                   ; work         ;
;                |altsyncram_e1j2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1                                                                                                                                                                                                  ; altsyncram_e1j2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 49 (33)             ; 67 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 109 (1)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 108 (0)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 108 (0)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 108 (1)             ; 114 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 107 (0)             ; 108 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 107 (74)            ; 108 (80)                  ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------+
; Name                                                                                                                                                 ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------+
; Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; de1_text.mif ;
; Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536  ; de1_data.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File         ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Altera ; altera_pll   ; 18.0    ; N/A          ; N/A          ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1                                                                                                                                                                                                                                ; Tempo/PLL_Main.v        ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem                                                                                                                                                                                                                      ; Memoria/UserCodeBlock.v ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem                                                                                                                                                                                                                      ; Memoria/UserDataBlock.v ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                         ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |TopDE|CPU:CPU0|Datapath_MULTI:Processor|Control_MULTI:CrlMULTI|pr_state ;
+-----------------+-----------------+---------------+--------------------------------------+
; Name            ; pr_state.DECODE ; pr_state.ERRO ; pr_state.FETCH                       ;
+-----------------+-----------------+---------------+--------------------------------------+
; pr_state.FETCH  ; 0               ; 0             ; 0                                    ;
; pr_state.DECODE ; 1               ; 0             ; 1                                    ;
; pr_state.ERRO   ; 0               ; 1             ; 1                                    ;
+-----------------+-----------------+---------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                               ;
+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Register name                                                             ; Reason for Removal                                                                   ;
+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; STOPWATCH_Interface:stopwatch0|reset_flag                                 ; Stuck at GND due to stuck port data_in                                               ;
; CPU:CPU0|Datapath_MULTI:Processor|A[0..31]                                ; Lost fanout                                                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|ALUOut[1..7,9..15,17..23,25..31]        ; Lost fanout                                                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][0]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][31]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][30]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][29]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][28]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][27]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][26]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][25]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][24]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][23]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][22]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][21]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][20]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][19]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][18]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][17]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][16]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][15]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][14]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][13]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][12]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][11]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][10]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][9]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][8]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][7]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][6]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][5]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][4]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][3]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][2]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][1]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[31][0]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][31]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][30]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][29]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][28]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][27]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][26]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][25]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][24]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][23]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][22]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][21]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][20]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][19]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][18]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][17]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][16]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][15]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][14]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][13]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][12]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][11]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][10]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][9]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][8]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][7]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][6]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][5]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][4]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][3]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][2]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][1]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[30][0]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][31]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][30]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][29]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][28]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][27]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][26]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][25]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][24]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][23]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][22]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][21]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][20]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][19]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][18]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][17]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][16]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][15]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][14]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][13]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][12]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][11]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][10]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][9]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][8]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][7]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][6]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][5]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][4]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][3]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][2]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][1]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[29][0]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][31]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][30]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][29]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][28]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][27]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][26]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][25]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][24]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][23]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][22]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][21]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][20]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][19]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][18]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][17]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][16]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][15]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][14]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][13]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][12]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][11]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][10]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][9]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][8]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][7]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][6]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][5]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][4]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][3]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][2]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][1]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[28][0]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][31]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][30]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][29]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][28]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][27]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][26]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][25]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][24]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][23]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][22]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][21]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][20]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][19]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][18]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][17]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][16]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][15]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][14]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][13]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][12]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][11]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][10]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][9]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][8]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][7]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][6]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][5]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][4]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][3]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][2]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][1]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[27][0]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][31]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][30]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][29]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][28]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][27]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][26]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][25]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][24]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][23]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][22]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][21]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][20]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][19]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][18]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][17]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][16]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][15]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][14]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][13]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][12]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][11]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][10]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][9]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][8]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][7]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][6]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][5]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][4]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][3]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][2]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][1]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[26][0]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][31]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][30]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][29]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][28]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][27]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][26]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][25]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][24]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][23]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][22]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][21]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][20]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][19]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][18]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][17]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][16]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][15]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][14]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][13]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][12]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][11]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][10]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][9]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][8]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][7]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][6]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][5]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][4]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][3]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][2]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][1]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[25][0]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][31]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][30]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][29]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][28]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][27]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][26]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][25]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][24]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][23]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][22]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][21]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][20]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][19]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][18]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][17]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][16]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][15]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][14]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][13]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][12]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][11]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][10]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][9]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][8]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][7]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][6]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][5]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][4]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][3]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][2]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][1]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[24][0]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][31]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][30]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][29]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][28]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][27]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][26]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][25]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][24]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][23]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][22]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][21]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][20]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][19]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][18]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][17]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][16]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][15]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][14]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][13]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][12]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][11]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][10]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][9]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][8]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][7]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][6]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][5]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][4]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][3]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][2]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][1]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[23][0]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][31]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][30]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][29]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][28]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][27]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][26]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][25]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][24]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][23]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][22]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][21]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][20]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][19]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][18]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][17]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][16]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][15]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][14]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][13]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][12]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][11]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][10]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][9]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][8]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][7]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][6]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][5]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][4]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][3]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][2]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][1]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[22][0]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][31]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][30]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][29]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][28]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][27]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][26]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][25]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][24]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][23]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][22]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][21]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][20]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][19]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][18]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][17]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][16]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][15]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][14]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][13]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][12]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][11]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][10]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][9]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][8]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][7]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][6]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][5]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][4]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][3]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][2]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][1]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[21][0]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][31]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][30]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][29]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][28]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][27]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][26]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][25]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][24]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][23]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][22]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][21]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][20]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][19]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][18]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][17]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][16]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][15]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][14]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][13]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][12]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][11]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][10]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][9]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][8]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][7]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][6]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][5]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][4]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][3]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][2]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][1]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[20][0]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][31]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][30]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][29]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][28]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][27]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][26]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][25]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][24]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][23]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][22]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][21]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][20]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][19]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][18]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][17]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][16]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][15]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][14]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][13]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][12]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][11]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][10]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][9]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][8]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][7]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][6]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][5]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][4]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][3]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][2]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][1]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[19][0]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][31]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][30]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][29]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][28]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][27]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][26]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][25]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][24]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][23]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][22]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][21]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][20]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][19]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][18]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][17]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][16]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][15]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][14]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][13]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][12]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][11]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][10]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][9]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][8]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][7]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][6]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][5]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][4]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][3]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][2]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][1]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[18][0]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][31]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][30]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][29]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][28]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][27]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][26]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][25]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][24]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][23]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][22]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][21]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][20]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][19]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][18]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][17]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][16]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][15]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][14]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][13]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][12]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][11]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][10]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][9]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][8]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][7]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][6]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][5]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][4]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][3]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][2]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][1]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[17][0]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][31]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][30]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][29]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][28]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][27]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][26]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][25]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][24]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][23]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][22]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][21]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][20]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][19]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][18]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][17]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][16]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][15]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][14]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][13]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][12]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][11]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][10]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][9]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][8]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][7]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][6]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][5]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][4]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][3]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][2]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][1]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[16][0]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][31]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][30]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][29]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][28]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][27]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][26]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][25]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][24]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][23]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][22]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][21]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][20]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][19]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][18]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][17]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][16]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][15]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][14]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][13]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][12]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][11]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][10]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][9]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][8]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][7]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][6]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][5]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][4]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][3]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][2]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][1]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[15][0]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][31]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][30]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][29]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][28]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][27]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][26]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][25]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][24]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][23]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][22]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][21]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][20]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][19]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][18]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][17]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][16]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][15]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][14]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][13]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][12]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][11]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][10]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][9]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][8]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][7]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][6]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][5]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][4]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][3]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][2]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][1]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[14][0]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][31]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][30]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][29]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][28]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][27]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][26]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][25]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][24]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][23]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][22]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][21]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][20]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][19]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][18]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][17]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][16]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][15]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][14]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][13]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][12]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][11]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][10]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][9]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][8]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][7]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][6]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][5]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][4]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][3]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][2]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][1]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[13][0]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][31]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][30]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][29]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][28]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][27]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][26]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][25]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][24]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][23]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][22]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][21]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][20]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][19]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][18]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][17]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][16]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][15]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][14]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][13]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][12]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][11]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][10]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][9]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][8]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][7]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][6]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][5]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][4]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][3]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][2]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][1]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[12][0]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][31]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][30]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][29]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][28]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][27]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][26]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][25]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][24]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][23]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][22]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][21]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][20]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][19]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][18]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][17]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][16]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][15]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][14]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][13]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][12]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][11]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][10]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][9]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][8]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][7]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][6]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][5]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][4]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][3]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][2]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][1]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[11][0]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][31]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][30]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][29]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][28]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][27]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][26]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][25]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][24]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][23]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][22]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][21]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][20]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][19]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][18]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][17]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][16]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][15]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][14]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][13]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][12]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][11]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][10]   ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][9]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][8]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][7]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][6]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][5]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][4]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][3]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][2]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][1]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[10][0]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][31]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][30]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][29]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][28]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][27]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][26]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][25]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][24]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][23]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][22]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][21]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][20]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][19]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][18]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][17]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][16]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][15]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][14]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][13]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][12]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][11]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][10]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][9]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][8]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][7]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][6]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][5]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][4]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][3]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][2]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][1]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[9][0]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][31]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][30]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][29]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][28]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][27]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][26]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][25]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][24]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][23]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][22]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][21]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][20]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][19]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][18]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][17]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][16]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][15]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][14]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][13]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][12]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][11]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][10]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][9]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][8]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][7]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][6]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][5]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][4]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][3]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][2]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][1]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[8][0]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][31]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][30]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][29]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][28]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][27]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][26]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][25]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][24]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][23]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][22]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][21]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][20]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][19]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][18]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][17]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][16]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][15]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][14]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][13]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][12]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][11]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][10]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][9]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][8]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][7]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][6]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][5]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][4]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][3]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][2]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][1]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[7][0]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][31]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][30]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][29]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][28]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][27]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][26]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][25]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][24]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][23]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][22]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][21]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][20]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][19]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][18]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][17]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][16]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][15]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][14]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][13]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][12]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][11]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][10]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][9]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][8]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][7]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][6]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][5]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][4]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][3]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][2]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][1]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[6][0]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][31]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][30]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][29]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][28]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][27]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][26]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][25]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][24]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][23]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][22]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][21]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][20]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][19]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][18]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][17]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][16]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][15]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][14]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][13]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][12]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][11]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][10]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][9]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][8]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][7]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][6]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][5]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][4]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][3]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][2]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][1]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[5][0]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][31]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][30]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][29]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][28]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][27]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][26]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][25]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][24]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][23]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][22]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][21]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][20]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][19]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][18]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][17]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][16]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][15]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][14]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][13]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][12]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][11]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][10]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][9]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][8]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][7]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][6]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][5]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][4]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][3]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][2]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][1]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[4][0]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][31]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][30]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][29]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][28]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][27]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][26]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][25]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][24]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][23]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][22]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][21]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][20]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][19]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][18]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][17]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][16]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][15]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][14]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][13]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][12]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][11]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][10]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][9]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][8]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][7]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][6]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][5]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][4]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][3]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][2]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][1]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[3][0]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][31]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][30]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][29]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][28]    ; Stuck at VCC due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][27]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][26]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][25]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][24]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][23]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][22]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][21]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][20]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][19]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][18]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][17]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][16]    ; Stuck at VCC due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][15]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][14]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][13]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][12]    ; Stuck at VCC due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][11]    ; Stuck at VCC due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][10]    ; Stuck at VCC due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][9]     ; Stuck at VCC due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][8]     ; Stuck at VCC due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][7]     ; Stuck at VCC due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][6]     ; Stuck at VCC due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][5]     ; Stuck at VCC due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][4]     ; Stuck at VCC due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][3]     ; Stuck at VCC due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][2]     ; Stuck at VCC due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][1]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[2][0]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][31]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][30]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][29]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][28]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][27]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][26]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][25]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][24]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][23]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][22]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][21]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][20]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][19]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][18]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][17]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][16]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][15]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][14]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][13]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][12]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][11]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][10]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][9]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][8]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][7]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][6]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][5]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][4]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][3]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][2]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][1]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[1][0]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][31]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][30]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][29]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][28]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][27]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][26]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][25]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][24]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][23]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][22]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][21]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][20]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][19]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][18]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][17]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][16]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][15]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][14]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][13]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][12]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][11]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][10]    ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][9]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][8]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][7]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][6]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][5]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][4]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][3]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][2]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][1]     ; Stuck at GND due to stuck port clock_enable                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|ALUOut[8,16,24]                         ; Lost fanout                                                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|B[0..31]                                ; Stuck at GND due to stuck port data_in                                               ;
; CPU:CPU0|Datapath_MULTI:Processor|PC[1]                                   ; Merged with CPU:CPU0|Datapath_MULTI:Processor|PC[0]                                  ;
; CPU:CPU0|Datapath_MULTI:Processor|PCBack[1]                               ; Merged with CPU:CPU0|Datapath_MULTI:Processor|PCBack[0]                              ;
; CPU:CPU0|Datapath_MULTI:Processor|Control_MULTI:CrlMULTI|pr_state~6       ; Lost fanout                                                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Control_MULTI:CrlMULTI|pr_state~7       ; Lost fanout                                                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Control_MULTI:CrlMULTI|pr_state~8       ; Lost fanout                                                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Control_MULTI:CrlMULTI|pr_state~9       ; Lost fanout                                                                          ;
; CPU:CPU0|Datapath_MULTI:Processor|Control_MULTI:CrlMULTI|pr_state.FETCH   ; Merged with CPU:CPU0|Datapath_MULTI:Processor|Control_MULTI:CrlMULTI|pr_state.DECODE ;
; CPU:CPU0|Datapath_MULTI:Processor|Control_MULTI:CrlMULTI|pr_state.ERRO    ; Stuck at GND due to stuck port data_in                                               ;
; STOPWATCH_Interface:stopwatch0|time_count[0..31]                          ; Lost fanout                                                                          ;
; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq     ; Lost fanout                                                                          ;
; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[0..15] ; Lost fanout                                                                          ;
; Total Number of Removed Registers = 1177                                  ;                                                                                      ;
+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                       ;
+------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------+
; Register name                                                          ; Reason for Removal             ; Registers Removed due to This Register                                  ;
+------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------+
; STOPWATCH_Interface:stopwatch0|time_count[0]                           ; Lost Fanouts                   ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq,  ;
;                                                                        ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[6],  ;
;                                                                        ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[5],  ;
;                                                                        ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[10], ;
;                                                                        ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[9],  ;
;                                                                        ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[4],  ;
;                                                                        ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[8],  ;
;                                                                        ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[3],  ;
;                                                                        ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[2],  ;
;                                                                        ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[7],  ;
;                                                                        ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[1],  ;
;                                                                        ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[0],  ;
;                                                                        ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[15], ;
;                                                                        ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[14], ;
;                                                                        ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[13], ;
;                                                                        ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[12], ;
;                                                                        ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[11]  ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][31] ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[31]                                 ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][30] ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[30]                                 ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][29] ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[29]                                 ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][28] ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[28]                                 ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][27] ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[27]                                 ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][26] ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[26]                                 ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][25] ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[25]                                 ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][24] ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[24]                                 ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][23] ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[23]                                 ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][22] ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[22]                                 ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][21] ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[21]                                 ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][20] ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[20]                                 ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][19] ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[19]                                 ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][18] ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[18]                                 ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][17] ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[17]                                 ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][0]  ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[0]                                  ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][15] ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[15]                                 ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][14] ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[14]                                 ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][13] ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[13]                                 ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][12] ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[12]                                 ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][11] ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[11]                                 ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][10] ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[10]                                 ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][9]  ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[9]                                  ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][8]  ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[8]                                  ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][7]  ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[7]                                  ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][6]  ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[6]                                  ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][5]  ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[5]                                  ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][4]  ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[4]                                  ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][3]  ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[3]                                  ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][2]  ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[2]                                  ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][1]  ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[1]                                  ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
; CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI|registers[0][16] ; Stuck at GND                   ; CPU:CPU0|Datapath_MULTI:Processor|B[16]                                 ;
;                                                                        ; due to stuck port clock_enable ;                                                                         ;
+------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 452   ;
; Number of registers using Synchronous Clear  ; 73    ;
; Number of registers using Synchronous Load   ; 126   ;
; Number of registers using Asynchronous Clear ; 212   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 300   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CPU:CPU0|Datapath_MULTI:Processor|PC[22]                                                                                                                                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 3                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopDE|CLOCK_Interface:CLOCK0|mono:Timer10|contador[30]                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                  ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                ;
; fractional_vco_multiplier            ; false                  ; String                                                                ;
; pll_type                             ; General                ; String                                                                ;
; pll_subtype                          ; General                ; String                                                                ;
; number_of_clocks                     ; 6                      ; Signed Integer                                                        ;
; operation_mode                       ; direct                 ; String                                                                ;
; deserialization_factor               ; 4                      ; Signed Integer                                                        ;
; data_rate                            ; 0                      ; Signed Integer                                                        ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                        ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                ;
; phase_shift0                         ; 0 ps                   ; String                                                                ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                                ;
; phase_shift1                         ; 0 ps                   ; String                                                                ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency2              ; 150.000000 MHz         ; String                                                                ;
; phase_shift2                         ; 0 ps                   ; String                                                                ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency3              ; 200.000000 MHz         ; String                                                                ;
; phase_shift3                         ; 0 ps                   ; String                                                                ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency4              ; 18.461538 MHz          ; String                                                                ;
; phase_shift4                         ; 0 ps                   ; String                                                                ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency5              ; 27.272727 MHz          ; String                                                                ;
; phase_shift5                         ; 0 ps                   ; String                                                                ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                ;
; phase_shift6                         ; 0 ps                   ; String                                                                ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                ;
; phase_shift7                         ; 0 ps                   ; String                                                                ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                ;
; phase_shift8                         ; 0 ps                   ; String                                                                ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                ;
; phase_shift9                         ; 0 ps                   ; String                                                                ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                ;
; phase_shift10                        ; 0 ps                   ; String                                                                ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                ;
; phase_shift11                        ; 0 ps                   ; String                                                                ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                ;
; phase_shift12                        ; 0 ps                   ; String                                                                ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                ;
; phase_shift13                        ; 0 ps                   ; String                                                                ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                ;
; phase_shift14                        ; 0 ps                   ; String                                                                ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                ;
; phase_shift15                        ; 0 ps                   ; String                                                                ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                ;
; phase_shift16                        ; 0 ps                   ; String                                                                ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                ;
; phase_shift17                        ; 0 ps                   ; String                                                                ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                        ;
; clock_name_0                         ;                        ; String                                                                ;
; clock_name_1                         ;                        ; String                                                                ;
; clock_name_2                         ;                        ; String                                                                ;
; clock_name_3                         ;                        ; String                                                                ;
; clock_name_4                         ;                        ; String                                                                ;
; clock_name_5                         ;                        ; String                                                                ;
; clock_name_6                         ;                        ; String                                                                ;
; clock_name_7                         ;                        ; String                                                                ;
; clock_name_8                         ;                        ; String                                                                ;
; clock_name_global_0                  ; false                  ; String                                                                ;
; clock_name_global_1                  ; false                  ; String                                                                ;
; clock_name_global_2                  ; false                  ; String                                                                ;
; clock_name_global_3                  ; false                  ; String                                                                ;
; clock_name_global_4                  ; false                  ; String                                                                ;
; clock_name_global_5                  ; false                  ; String                                                                ;
; clock_name_global_6                  ; false                  ; String                                                                ;
; clock_name_global_7                  ; false                  ; String                                                                ;
; clock_name_global_8                  ; false                  ; String                                                                ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                        ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                        ;
; m_cnt_bypass_en                      ; false                  ; String                                                                ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                        ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                        ;
; n_cnt_bypass_en                      ; false                  ; String                                                                ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                        ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                        ;
; pll_slf_rst                          ; false                  ; String                                                                ;
; pll_bw_sel                           ; low                    ; String                                                                ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                        ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                        ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                        ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                        ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                        ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                        ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; SPR            ; 00010 ; Unsigned Binary                                                           ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; de1_text.mif         ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ups1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; de1_data.mif         ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_2ns1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Name                                      ; Value                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                              ;
; Entity Instance                           ; Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_MULTI:Processor|MemLoad:MemLoad0"                                                                                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iAlignment    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "iAlignment[1..1]" will be connected to GND.                               ;
; iLoadTypeF    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "iLoadTypeF[2..1]" will be connected to GND.                               ;
; iOpcode       ; Input  ; Warning  ; Input port expression (7 bits) is wider than the input port (6 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iOpcode[5..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; oData         ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "oData[31..1]" have no fanouts                                                       ;
; oException    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_MULTI:Processor|MemStore:MemStore0"                                                                                                      ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                             ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; iWriteTypeF ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "iWriteTypeF[1..1]" will be connected to GND. ;
; iOpcode     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "iOpcode[5..1]" will be connected to GND.     ;
; oData       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "oData[31..1]" have no fanouts                          ;
; oByteEnable ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "oByteEnable[3..1]" have no fanouts                      ;
; oException  ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_MULTI:Processor|ALUControl:ALUcont0"                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; iFunct3 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "iFunct3[2..1]" will be connected to GND. ;
; iFunct7 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "iFunct7[6..1]" will be connected to GND. ;
; iOpcode ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "iOpcode[6..1]" will be connected to GND. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI"                                                                                                          ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; iReadRegister1 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "iReadRegister1[4..1]" will be connected to GND. ;
; iReadRegister2 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "iReadRegister2[4..1]" will be connected to GND. ;
; iWriteRegister ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "iWriteRegister[4..1]" will be connected to GND. ;
; iWriteData     ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "iWriteData[31..1]" will be connected to GND.   ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_MULTI:Processor|Control_MULTI:CrlMULTI"                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; iOp        ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "iOp[6..1]" will be connected to GND.     ;
; iFunct3    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "iFunct3[2..1]" will be connected to GND. ;
; iFunct7    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "iFunct7[6..1]" will be connected to GND. ;
; oMemtoReg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
; oPCSource  ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "oPCSource[2..1]" have no fanouts                    ;
; oALUSrcB   ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "oALUSrcB[2..1]" have no fanouts                     ;
; oALUSrcA   ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "oALUSrcA[1..1]" have no fanouts                     ;
; oStore     ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "oStore[2..1]" have no fanouts                       ;
; oLoadCase  ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "oLoadCase[2..1]" have no fanouts                    ;
; oWriteCase ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "oWriteCase[1..1]" have no fanouts                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0"                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iInitialPC[31..23] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; iInitialPC[21..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; iInitialPC[22]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; wControlSignals    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; wVGARead           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; IwReadEnable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; IwWriteEnable      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; IwByteEnable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; IwAddress          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; IwWriteData        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; iPendingInterrupt  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CLOCK_Interface:CLOCK0"                                                                                         ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oCLK_100    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oCLK_150    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oCLK_200    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oCLK_25     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oCLK_27     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oCLK_18     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; fdiv[7..5]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; iBreak      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; CLKAutoFast ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wClk        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                  ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                            ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; 0              ; TEXT        ; 32    ; 4096  ; Read/Write ; Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated ;
; 1              ; DATA        ; 32    ; 2048  ; Read/Write ; Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 338                         ;
;     CLR               ; 51                          ;
;     ENA               ; 18                          ;
;     ENA CLR           ; 77                          ;
;     ENA CLR SLD       ; 23                          ;
;     ENA SCLR          ; 32                          ;
;     ENA SLD           ; 64                          ;
;     SCLR              ; 34                          ;
;     plain             ; 39                          ;
; arriav_io_obuf        ; 129                         ;
; arriav_lcell_comb     ; 336                         ;
;     arith             ; 119                         ;
;         1 data inputs ; 119                         ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 214                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 39                          ;
;         3 data inputs ; 45                          ;
;         4 data inputs ; 55                          ;
;         5 data inputs ; 35                          ;
;         6 data inputs ; 30                          ;
; boundary_port         ; 666                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 1.86                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Jun 16 19:42:40 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c TopDE
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (10275): Verilog HDL Module Instantiation warning at TopDE.v(358): ignored dangling comma in List of Port Connections File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 358
Info (12021): Found 1 design units, including 1 entities, in source file topde.v
    Info (12023): Found entity 1: TopDE File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 39
Info (12021): Found 0 design units, including 0 entities, in source file parametros.v
Warning (10275): Verilog HDL Module Instantiation warning at CPU.v(142): ignored dangling comma in List of Port Connections File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/CPU.v Line: 142
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cpu.v
    Info (12023): Found entity 1: CPU File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/CPU.v Line: 4
Warning (10275): Verilog HDL Module Instantiation warning at Datapath_MULTI.v(138): ignored dangling comma in List of Port Connections File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 138
Warning (10275): Verilog HDL Module Instantiation warning at Datapath_MULTI.v(167): ignored dangling comma in List of Port Connections File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 167
Info (12021): Found 1 design units, including 1 entities, in source file cpu/datapath_multi.v
    Info (12023): Found entity 1: Datapath_MULTI File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file cpu/control_multi.v
    Info (12023): Found entity 1: Control_MULTI File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Control_MULTI.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cpu/alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/ALU.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cpu/alucontrol.v
    Info (12023): Found entity 1: ALUControl File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/ALUControl.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file cpu/registers.v
    Info (12023): Found entity 1: Registers File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Registers.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file tempo/clock_interface.v
    Info (12023): Found entity 1: CLOCK_Interface File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/CLOCK_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/break_interface.v
    Info (12023): Found entity 1: Break_Interface File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/Break_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file tempo/oneshot.v
    Info (12023): Found entity 1: oneshot File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/oneshot.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/mono.v
    Info (12023): Found entity 1: mono File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/mono.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file tempo/breaker.v
    Info (12023): Found entity 1: breaker_lpm_constant_kva File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/breaker.v Line: 46
    Info (12023): Found entity 2: breaker File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/breaker.v Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file tempo/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/reset_delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/pll_main.v
    Info (12023): Found entity 1: PLL_Main File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file tempo/pll_main/pll_main_0002.v
    Info (12023): Found entity 1: PLL_Main_0002 File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main/PLL_Main_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file memoria/codememory_interface.v
    Info (12023): Found entity 1: CodeMemory_Interface File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/CodeMemory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memoria/datamemory_interface.v
    Info (12023): Found entity 1: DataMemory_Interface File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/DataMemory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memory_interface.v
    Info (12023): Found entity 1: Memory_Interface File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memstore.v
    Info (12023): Found entity 1: MemStore File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/MemStore.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memload.v
    Info (12023): Found entity 1: MemLoad File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/MemLoad.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file memoria/userdatablock.v
    Info (12023): Found entity 1: UserDataBlock File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/UserDataBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file memoria/usercodeblock.v
    Info (12023): Found entity 1: UserCodeBlock File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/UserCodeBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_interface.v
    Info (12023): Found entity 1: STOPWATCH_Interface File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_divider_clk.v
    Info (12023): Found entity 1: Stopwatch_divider_clk File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/Stopwatch_divider_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sintetizador_interface.v
    Info (12023): Found entity 1: Sintetizador_Interface File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Sintetizador_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/syscallsynthcontrol.sv
    Info (12023): Found entity 1: SyscallSynthControl File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/SyscallSynthControl.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/synthesizer.sv
    Info (12023): Found entity 1: SampleSynthesizer File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Synthesizer.sv Line: 3
    Info (12023): Found entity 2: PolyphonicSynthesizer File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Synthesizer.sv Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/synthcontrol.v
    Info (12023): Found entity 1: SynthControl File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/SynthControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sintetizador.v
    Info (12023): Found entity 1: Sintetizador File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Sintetizador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sinetable.v
    Info (12023): Found entity 1: SineTable File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/SineTable.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sinecalculator.sv
    Info (12023): Found entity 1: SineCalculator File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/SineCalculator.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file sintetizador/oscillator.sv
    Info (12022): Found design unit 1: OscillatorSine (SystemVerilog) File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Oscillator.sv Line: 40
    Info (12023): Found entity 1: Oscillator File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Oscillator.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/notetable.v
    Info (12023): Found entity 1: NoteTable File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/NoteTable.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/note.sv
    Info (12023): Found entity 1: NoteController File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Note.sv Line: 3
    Info (12023): Found entity 2: NoteInfoDatabase File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Note.sv Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file sintetizador/filter.sv
    Info (12022): Found design unit 1: DigitalFilterSine (SystemVerilog) File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Filter.sv Line: 59
    Info (12023): Found entity 1: DigitalFilter File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Filter.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/envelope.sv
    Info (12023): Found entity 1: Envelope File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Envelope.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/channel.sv
    Info (12023): Found entity 1: ChannelBank File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Channel.sv Line: 3
    Info (12023): Found entity 2: Mixer File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Channel.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file ps2/tecladops2_interface.v
    Info (12023): Found entity 1: TecladoPS2_Interface File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/TecladoPS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/mouseps2_interface.v
    Info (12023): Found entity 1: MousePS2_Interface File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/MousePS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/tecladops2.v
    Info (12023): Found entity 1: tecladoPS2 File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/tecladoPS2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/scan2ascii.v
    Info (12023): Found entity 1: scan2ascii File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/scan2ascii.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ps2/mouse_hugo.v
    Info (12023): Found entity 1: mouse_hugo File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/mouse_hugo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/keyscan.v
    Info (12023): Found entity 1: keyscan File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/keyscan.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/keyboard.v
    Info (12023): Found entity 1: keyboard File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file lfsr/lfsr_interface.v
    Info (12023): Found entity 1: LFSR_interface File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lfsr/lfsr_word.v
    Info (12023): Found entity 1: LFSR_word File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/LFSR_word.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_interface.v
    Info (12023): Found entity 1: IrDA_Interface File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_Interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_transmitter.v
    Info (12023): Found entity 1: IrDA_transmitter File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_transmitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_receiver.v
    Info (12023): Found entity 1: IrDA_receiver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_receiver.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file irda/irda_parameters.v
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_decoder.v
    Info (12023): Found entity 1: IrDA_decoder File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_clk.v
    Info (12023): Found entity 1: IrDA_clk File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display7/display7_interface.v
    Info (12023): Found entity 1: Display7_Interface File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Display7/Display7_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display7/decoder7.v
    Info (12023): Found entity 1: Decoder7 File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Display7/decoder7.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audiocodec_interface.v
    Info (12023): Found entity 1: AudioCODEC_Interface File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/AudioCODEC/AudioCODEC_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/AudioCODEC/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/AudioCODEC/I2C_AV_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audiovideo_pll.v
    Info (12023): Found entity 1: AudioVideo_PLL File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/AudioCODEC/AudioVideo_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audio_converter.v
    Info (12023): Found entity 1: audio_converter File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/AudioCODEC/audio_converter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audio_clock.v
    Info (12023): Found entity 1: audio_clock File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/AudioCODEC/audio_clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_interface.v
    Info (12023): Found entity 1: VGA_Interface File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/VGA_Interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgapll.v
    Info (12023): Found entity 1: VgaPll File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/VgaPll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgapll/vgapll_0002.v
    Info (12023): Found entity 1: VgaPll_0002 File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/VgaPll/VgaPll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgaadapter.v
    Info (12023): Found entity 1: VgaAdapter File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/VgaAdapter.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/VGA_Audio_PLL.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga/regdisplay.v
    Info (12023): Found entity 1: RegDisplay File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/RegDisplay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/hexfont.v
    Info (12023): Found entity 1: HexFont File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/HexFont.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/memoryvga.v
    Info (12023): Found entity 1: MemoryVGA File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/MemoryVGA.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(86): created implicit net for "wOpCode" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(118): created implicit net for "wOpcode" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 118
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(119): created implicit net for "wFunct3" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 119
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(120): created implicit net for "wFunct7" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 120
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(121): created implicit net for "IRWrite" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 121
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(122): created implicit net for "MemtoReg" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 122
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(125): created implicit net for "IorD" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 125
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(129): created implicit net for "PCSource" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 129
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(131): created implicit net for "ALUSrcB" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 131
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(132): created implicit net for "ALUSrcA" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 132
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(135): created implicit net for "Store" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 135
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(136): created implicit net for "wLoadCase" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 136
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(137): created implicit net for "wWriteCase" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 137
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(144): created implicit net for "wRs1" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 144
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(145): created implicit net for "wRs2" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 145
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(146): created implicit net for "wWriteRegister" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 146
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(147): created implicit net for "wTreatedToRegister" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 147
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(186): created implicit net for "wTreatedToMemory" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 186
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(187): created implicit net for "wByteEnabler" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 187
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(203): created implicit net for "wLigaULA_PASSADA" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 203
Info (12127): Elaborating entity "TopDE" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at TopDE.v(74) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 74
Warning (10034): Output port "DRAM_BA" at TopDE.v(75) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 75
Warning (10034): Output port "HEX0" at TopDE.v(99) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 99
Warning (10034): Output port "HEX1" at TopDE.v(102) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 102
Warning (10034): Output port "HEX2" at TopDE.v(105) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 105
Warning (10034): Output port "HEX3" at TopDE.v(108) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 108
Warning (10034): Output port "HEX4" at TopDE.v(111) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 111
Warning (10034): Output port "HEX5" at TopDE.v(114) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 114
Warning (10034): Output port "VGA_B" at TopDE.v(203) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 203
Warning (10034): Output port "VGA_G" at TopDE.v(206) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 206
Warning (10034): Output port "VGA_R" at TopDE.v(208) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 208
Warning (10034): Output port "ADC_DIN" at TopDE.v(42) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 42
Warning (10034): Output port "ADC_SCLK" at TopDE.v(44) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 44
Warning (10034): Output port "AUD_DACDAT" at TopDE.v(50) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 50
Warning (10034): Output port "AUD_XCK" at TopDE.v(52) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 52
Warning (10034): Output port "DRAM_CAS_N" at TopDE.v(76) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 76
Warning (10034): Output port "DRAM_CKE" at TopDE.v(77) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 77
Warning (10034): Output port "DRAM_CLK" at TopDE.v(78) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 78
Warning (10034): Output port "DRAM_CS_N" at TopDE.v(79) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 79
Warning (10034): Output port "DRAM_LDQM" at TopDE.v(81) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 81
Warning (10034): Output port "DRAM_RAS_N" at TopDE.v(82) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 82
Warning (10034): Output port "DRAM_UDQM" at TopDE.v(83) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 83
Warning (10034): Output port "DRAM_WE_N" at TopDE.v(84) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 84
Warning (10034): Output port "FAN_CTRL" at TopDE.v(87) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 87
Warning (10034): Output port "FPGA_I2C_SCLK" at TopDE.v(90) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 90
Warning (10034): Output port "IRDA_TXD" at TopDE.v(178) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 178
Warning (10034): Output port "TD_RESET_N" at TopDE.v(199) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 199
Warning (10034): Output port "VGA_BLANK_N" at TopDE.v(204) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 204
Warning (10034): Output port "VGA_CLK" at TopDE.v(205) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 205
Warning (10034): Output port "VGA_HS" at TopDE.v(207) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 207
Warning (10034): Output port "VGA_SYNC_N" at TopDE.v(209) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 209
Warning (10034): Output port "VGA_VS" at TopDE.v(214) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 214
Info (12128): Elaborating entity "CLOCK_Interface" for hierarchy "CLOCK_Interface:CLOCK0" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 316
Info (12128): Elaborating entity "PLL_Main" for hierarchy "CLOCK_Interface:CLOCK0|PLL_Main:PLL1" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/CLOCK_Interface.v Line: 59
Info (12128): Elaborating entity "PLL_Main_0002" for hierarchy "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main.v Line: 30
Info (12128): Elaborating entity "altera_pll" for hierarchy "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main/PLL_Main_0002.v Line: 100
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main/PLL_Main_0002.v Line: 100
Info (12133): Instantiated megafunction "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main/PLL_Main_0002.v Line: 100
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "6"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "150.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "18.461538 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "27.272727 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "mono" for hierarchy "CLOCK_Interface:CLOCK0|mono:Timer10" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/CLOCK_Interface.v Line: 77
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:CPU0" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 358
Warning (10858): Verilog HDL warning at CPU.v(97): object RegDst used but never assigned File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/CPU.v Line: 97
Warning (10030): Net "RegDst" at CPU.v(97) has no driver or initial value, using a default initial value '0' File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/CPU.v Line: 97
Info (12128): Elaborating entity "Datapath_MULTI" for hierarchy "CPU:CPU0|Datapath_MULTI:Processor" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/CPU.v Line: 142
Warning (10036): Verilog HDL or VHDL warning at Datapath_MULTI.v(48): object "wRS1" assigned a value but never read File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 48
Warning (10036): Verilog HDL or VHDL warning at Datapath_MULTI.v(48): object "wRS2" assigned a value but never read File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 48
Warning (10036): Verilog HDL or VHDL warning at Datapath_MULTI.v(48): object "wRD" assigned a value but never read File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 48
Warning (10036): Verilog HDL or VHDL warning at Datapath_MULTI.v(53): object "wImmediateMux" assigned a value but never read File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 53
Warning (10036): Verilog HDL or VHDL warning at Datapath_MULTI.v(56): object "wControlULA" assigned a value but never read File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 56
Warning (10230): Verilog HDL assignment warning at Datapath_MULTI.v(86): truncated value with size 7 to match size of target (1) File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 86
Warning (10199): Verilog HDL Case Statement warning at Datapath_MULTI.v(217): case item expression never matches the case expression File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 217
Warning (10199): Verilog HDL Case Statement warning at Datapath_MULTI.v(218): case item expression never matches the case expression File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 218
Warning (10199): Verilog HDL Case Statement warning at Datapath_MULTI.v(219): case item expression never matches the case expression File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 219
Warning (10199): Verilog HDL Case Statement warning at Datapath_MULTI.v(220): case item expression never matches the case expression File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 220
Warning (10199): Verilog HDL Case Statement warning at Datapath_MULTI.v(221): case item expression never matches the case expression File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 221
Warning (10199): Verilog HDL Case Statement warning at Datapath_MULTI.v(235): case item expression never matches the case expression File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 235
Warning (10199): Verilog HDL Case Statement warning at Datapath_MULTI.v(254): case item expression never matches the case expression File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 254
Warning (10199): Verilog HDL Case Statement warning at Datapath_MULTI.v(255): case item expression never matches the case expression File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 255
Warning (10030): Net "wMemAddress[31..2]" at Datapath_MULTI.v(55) has no driver or initial value, using a default initial value '0' File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 55
Warning (10034): Output port "oDebug" at Datapath_MULTI.v(18) has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 18
Info (12128): Elaborating entity "Control_MULTI" for hierarchy "CPU:CPU0|Datapath_MULTI:Processor|Control_MULTI:CrlMULTI" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 138
Info (12128): Elaborating entity "Registers" for hierarchy "CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 155
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:CPU0|Datapath_MULTI:Processor|ALU:ALU0" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 167
Info (12128): Elaborating entity "ALUControl" for hierarchy "CPU:CPU0|Datapath_MULTI:Processor|ALUControl:ALUcont0" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 176
Warning (10272): Verilog HDL Case Statement warning at ALUControl.v(65): case item expression covers a value already covered by a previous case item File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/ALUControl.v Line: 65
Warning (10272): Verilog HDL Case Statement warning at ALUControl.v(67): case item expression covers a value already covered by a previous case item File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/ALUControl.v Line: 67
Warning (10272): Verilog HDL Case Statement warning at ALUControl.v(69): case item expression covers a value already covered by a previous case item File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/ALUControl.v Line: 69
Warning (10272): Verilog HDL Case Statement warning at ALUControl.v(71): case item expression covers a value already covered by a previous case item File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/ALUControl.v Line: 71
Warning (10272): Verilog HDL Case Statement warning at ALUControl.v(73): case item expression covers a value already covered by a previous case item File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/ALUControl.v Line: 73
Info (12128): Elaborating entity "MemStore" for hierarchy "CPU:CPU0|Datapath_MULTI:Processor|MemStore:MemStore0" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 189
Warning (10272): Verilog HDL Case Statement warning at MemStore.v(26): case item expression covers a value already covered by a previous case item File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/MemStore.v Line: 26
Info (12128): Elaborating entity "MemLoad" for hierarchy "CPU:CPU0|Datapath_MULTI:Processor|MemLoad:MemLoad0" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 209
Warning (10272): Verilog HDL Case Statement warning at MemLoad.v(24): case item expression covers a value already covered by a previous case item File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/MemLoad.v Line: 24
Warning (10272): Verilog HDL Case Statement warning at MemLoad.v(25): case item expression covers a value already covered by a previous case item File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/MemLoad.v Line: 25
Warning (10272): Verilog HDL Case Statement warning at MemLoad.v(26): case item expression covers a value already covered by a previous case item File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/MemLoad.v Line: 26
Warning (10272): Verilog HDL Case Statement warning at MemLoad.v(27): case item expression covers a value already covered by a previous case item File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/MemLoad.v Line: 27
Info (12128): Elaborating entity "Memory_Interface" for hierarchy "Memory_Interface:MEMORY" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 376
Info (12128): Elaborating entity "UserCodeBlock" for hierarchy "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 27
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/UserCodeBlock.v Line: 88
Info (12130): Elaborated megafunction instantiation "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/UserCodeBlock.v Line: 88
Info (12133): Instantiated megafunction "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/UserCodeBlock.v Line: 88
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "de1_text.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TEXT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ups1.tdf
    Info (12023): Found entity 1: altsyncram_ups1 File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_ups1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ups1" for hierarchy "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_53j2.tdf
    Info (12023): Found entity 1: altsyncram_53j2 File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_53j2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_53j2" for hierarchy "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_ups1.tdf Line: 37
Warning (113028): 4065 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/de1_text.mif Line: 1
    Warning (113027): Addresses ranging from 31 to 4095 are not initialized File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/de1_text.mif Line: 1
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_ups1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_ups1.tdf Line: 38
Info (12133): Instantiated megafunction "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_ups1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1413830740"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "UserDataBlock" for hierarchy "Memory_Interface:MEMORY|UserDataBlock:UDataMem" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 37
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/UserDataBlock.v Line: 88
Info (12130): Elaborated megafunction instantiation "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/UserDataBlock.v Line: 88
Info (12133): Instantiated megafunction "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/UserDataBlock.v Line: 88
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "de1_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ns1.tdf
    Info (12023): Found entity 1: altsyncram_2ns1 File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_2ns1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2ns1" for hierarchy "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e1j2.tdf
    Info (12023): Found entity 1: altsyncram_e1j2 File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_e1j2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_e1j2" for hierarchy "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_2ns1.tdf Line: 37
Warning (113028): 1024 out of 2048 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/de1_data.mif Line: 1
    Warning (113027): Addresses ranging from 1024 to 2047 are not initialized File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/de1_data.mif Line: 1
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_2ns1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_2ns1.tdf Line: 38
Info (12133): Instantiated megafunction "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/altsyncram_2ns1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1145132097"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "STOPWATCH_Interface" for hierarchy "STOPWATCH_Interface:stopwatch0" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 429
Info (12128): Elaborating entity "Stopwatch_divider_clk" for hierarchy "STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 22
Info (12128): Elaborating entity "LFSR_interface" for hierarchy "LFSR_interface:lfsr0" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 439
Info (12128): Elaborating entity "LFSR_word" for hierarchy "LFSR_interface:lfsr0|LFSR_word:lfsr" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 18
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "CPU:CPU0|Datapath_MULTI:Processor|wOpcode" is missing source, defaulting to GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 118
    Warning (12110): Net "CPU:CPU0|Datapath_MULTI:Processor|wFunct3" is missing source, defaulting to GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 119
    Warning (12110): Net "CPU:CPU0|Datapath_MULTI:Processor|wFunct7" is missing source, defaulting to GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 120
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.06.16.19:43:23 Progress: Loading sld8245b184/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/ip/sld8245b184/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[2]" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[3]" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[4]" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[5]" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer CLOCK_Interface:CLOCK0|oCLK_50 File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/CLOCK_Interface.v Line: 3
    Warning (19017): Found clock multiplexer CLOCK_Interface:CLOCK0|CLK File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/CLOCK_Interface.v Line: 4
    Warning (19017): Found clock multiplexer CLOCK_Interface:CLOCK0|CLK~0 File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/CLOCK_Interface.v Line: 4
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ADC_CS_N" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 41
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 48
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 49
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 80
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 80
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 80
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 80
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 80
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 80
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 80
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 80
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 80
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 80
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 80
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 80
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 80
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 80
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 80
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 80
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 91
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 94
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 95
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 187
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 188
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 189
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 190
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[0]" to the node "MemD_DadoLeitura[0]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[0]" to the node "MemD_DadoLeitura[0]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[1]" to the node "MemD_DadoLeitura[1]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[1]" to the node "MemD_DadoLeitura[1]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[2]" to the node "MemD_DadoLeitura[2]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[2]" to the node "MemD_DadoLeitura[2]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[3]" to the node "MemD_DadoLeitura[3]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[3]" to the node "MemD_DadoLeitura[3]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[4]" to the node "MemD_DadoLeitura[4]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[4]" to the node "MemD_DadoLeitura[4]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[5]" to the node "MemD_DadoLeitura[5]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[5]" to the node "MemD_DadoLeitura[5]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[6]" to the node "MemD_DadoLeitura[6]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[6]" to the node "MemD_DadoLeitura[6]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[7]" to the node "MemD_DadoLeitura[7]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[7]" to the node "MemD_DadoLeitura[7]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[8]" to the node "MemD_DadoLeitura[8]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[8]" to the node "MemD_DadoLeitura[8]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[9]" to the node "MemD_DadoLeitura[9]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[9]" to the node "MemD_DadoLeitura[9]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[10]" to the node "MemD_DadoLeitura[10]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[10]" to the node "MemD_DadoLeitura[10]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[11]" to the node "MemD_DadoLeitura[11]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[11]" to the node "MemD_DadoLeitura[11]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[12]" to the node "MemD_DadoLeitura[12]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[12]" to the node "MemD_DadoLeitura[12]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[13]" to the node "MemD_DadoLeitura[13]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[13]" to the node "MemD_DadoLeitura[13]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[14]" to the node "MemD_DadoLeitura[14]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[14]" to the node "MemD_DadoLeitura[14]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[15]" to the node "MemD_DadoLeitura[15]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[15]" to the node "MemD_DadoLeitura[15]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[16]" to the node "MemD_DadoLeitura[16]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[16]" to the node "MemD_DadoLeitura[16]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[17]" to the node "MemD_DadoLeitura[17]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[17]" to the node "MemD_DadoLeitura[17]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[18]" to the node "MemD_DadoLeitura[18]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[18]" to the node "MemD_DadoLeitura[18]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[19]" to the node "MemD_DadoLeitura[19]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[19]" to the node "MemD_DadoLeitura[19]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[20]" to the node "MemD_DadoLeitura[20]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[20]" to the node "MemD_DadoLeitura[20]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[21]" to the node "MemD_DadoLeitura[21]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[21]" to the node "MemD_DadoLeitura[21]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[22]" to the node "MemD_DadoLeitura[22]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[22]" to the node "MemD_DadoLeitura[22]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[23]" to the node "MemD_DadoLeitura[23]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[23]" to the node "MemD_DadoLeitura[23]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[24]" to the node "MemD_DadoLeitura[24]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[24]" to the node "MemD_DadoLeitura[24]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[25]" to the node "MemD_DadoLeitura[25]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[25]" to the node "MemD_DadoLeitura[25]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[26]" to the node "MemD_DadoLeitura[26]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[26]" to the node "MemD_DadoLeitura[26]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[27]" to the node "MemD_DadoLeitura[27]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[27]" to the node "MemD_DadoLeitura[27]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[28]" to the node "MemD_DadoLeitura[28]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[28]" to the node "MemD_DadoLeitura[28]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[29]" to the node "MemD_DadoLeitura[29]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[29]" to the node "MemD_DadoLeitura[29]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[30]" to the node "MemD_DadoLeitura[30]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[30]" to the node "MemD_DadoLeitura[30]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Memory_Interface:MEMORY|wReadData[31]" to the node "MemD_DadoLeitura[31]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "STOPWATCH_Interface:stopwatch0|wReadData[31]" to the node "MemD_DadoLeitura[31]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 12
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[0]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[0]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[1]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[1]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[2]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[2]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[3]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[3]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[4]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[4]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[5]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[5]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[6]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[6]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[7]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[7]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[8]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[8]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[9]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[9]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[10]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[10]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[11]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[11]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[12]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[12]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[13]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[13]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[14]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[14]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[15]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[15]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[16]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[16]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[17]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[17]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[18]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[18]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[19]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[19]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[20]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[20]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[21]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[21]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[22]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[22]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[23]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[23]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[24]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[24]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[25]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[25]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[26]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[26]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[27]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[27]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[28]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[28]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[29]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[29]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[30]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[30]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "LFSR_interface:lfsr0|wReadData[31]" to the node "CPU:CPU0|Datapath_MULTI:Processor|IR[31]" into an OR gate File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
Info (13000): Registers with preset signals will power-up high File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[0]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[0]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[0]~1" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[2]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[2]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[2]~5" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[3]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[3]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[3]~9" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[4]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[4]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[4]~13" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[5]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[5]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[5]~17" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[6]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[6]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[6]~21" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[7]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[7]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[7]~25" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[8]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[8]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[8]~29" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[9]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[9]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[9]~33" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[10]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[10]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[10]~37" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[11]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[11]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[11]~41" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[12]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[12]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[12]~45" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[13]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[13]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[13]~49" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[14]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[14]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[14]~53" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[15]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[15]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[15]~57" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[16]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[16]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[16]~61" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[17]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[17]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[17]~65" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[18]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[18]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[18]~69" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[19]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[19]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[19]~73" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[20]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[20]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[20]~77" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[21]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[21]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[21]~81" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[22]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[22]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[22]~85" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[23]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[23]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[23]~89" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[24]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[24]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[24]~93" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[25]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[25]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[25]~97" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[26]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[26]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[26]~101" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[27]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[27]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[27]~105" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[28]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[28]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[28]~109" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[29]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[29]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[29]~113" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[30]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[30]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[30]~117" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
    Warning (13310): Register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[31]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_MULTI:Processor|PCBack[31]~_emulated" and latch "CPU:CPU0|Datapath_MULTI:Processor|PCBack[31]~121" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 292
Warning (13008): TRI or OPNDRN buffers permanently disabled
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[0]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[1]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[2]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[3]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[4]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[5]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[6]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[7]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[8]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[9]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[10]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[11]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[12]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[13]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[14]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[15]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[16]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[17]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[18]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[19]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[20]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[21]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[22]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[23]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[24]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[25]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[26]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[27]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[28]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[29]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[30]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
    Warning (13010): Node "LFSR_interface:lfsr0|wReadData[31]~synth" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 11
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 42
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 44
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 50
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 52
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 74
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 74
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 74
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 74
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 74
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 74
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 74
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 74
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 74
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 74
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 74
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 74
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 74
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 75
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 75
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 76
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 77
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 78
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 79
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 81
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 82
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 83
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 84
    Warning (13410): Pin "FAN_CTRL" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 87
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 90
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 99
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 99
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 99
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 99
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 99
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 99
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 99
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 102
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 102
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 102
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 102
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 102
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 102
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 102
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 105
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 105
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 105
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 105
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 105
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 105
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 105
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 108
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 108
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 108
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 108
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 108
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 108
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 108
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 111
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 111
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 111
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 111
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 111
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 111
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 111
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 114
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 114
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 114
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 114
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 114
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 114
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 114
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 178
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 184
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 184
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 184
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 184
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 184
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 184
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 199
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 203
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 203
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 203
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 203
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 203
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 203
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 203
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 203
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 204
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 205
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 206
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 206
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 206
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 206
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 206
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 206
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 206
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 206
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 207
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 208
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 208
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 208
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 208
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 208
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 208
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 208
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 208
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 209
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 214
    Warning (13410): Pin "BR_Leitura1[0]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[1]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[2]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[3]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[4]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[5]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[6]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[7]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[8]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[9]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[10]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[11]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[12]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[13]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[14]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[15]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[16]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[17]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[18]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[19]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[20]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[21]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[22]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[23]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[24]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[25]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[26]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[27]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[28]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[29]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[30]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura1[31]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Warning (13410): Pin "BR_Leitura2[0]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[1]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[2]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[3]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[4]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[5]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[6]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[7]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[8]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[9]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[10]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[11]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[12]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[13]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[14]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[15]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[16]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[17]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[18]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[19]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[20]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[21]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[22]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[23]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[24]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[25]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[26]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[27]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[28]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[29]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[30]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Leitura2[31]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Warning (13410): Pin "BR_Escrita[1]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[2]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[3]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[4]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[5]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[6]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[7]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[8]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[9]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[10]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[11]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[12]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[13]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[14]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[15]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[16]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[17]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[18]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[19]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[20]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[21]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[22]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[23]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[24]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[25]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[26]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[27]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[28]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[29]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[30]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "BR_Escrita[31]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Warning (13410): Pin "RegDisp[0]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Warning (13410): Pin "RegDisp[1]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Warning (13410): Pin "RegDisp[13]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Warning (13410): Pin "RegDisp[14]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Warning (13410): Pin "RegDisp[15]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Warning (13410): Pin "RegDisp[17]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Warning (13410): Pin "RegDisp[18]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Warning (13410): Pin "RegDisp[19]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Warning (13410): Pin "RegDisp[20]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Warning (13410): Pin "RegDisp[21]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Warning (13410): Pin "RegDisp[22]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Warning (13410): Pin "RegDisp[23]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Warning (13410): Pin "RegDisp[24]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Warning (13410): Pin "RegDisp[25]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Warning (13410): Pin "RegDisp[26]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Warning (13410): Pin "RegDisp[27]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Warning (13410): Pin "RegDisp[29]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Warning (13410): Pin "RegDisp[30]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Warning (13410): Pin "RegDisp[31]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Warning (13410): Pin "EscreveMem" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 225
    Warning (13410): Pin "MemD_Endereco[0]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[1]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[2]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[3]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[4]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[5]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[6]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[7]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[8]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[9]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[10]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[11]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[12]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[13]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[14]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[15]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[16]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[17]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[18]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[19]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[20]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[21]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[22]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[23]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[24]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[25]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[26]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[27]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[28]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[29]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[30]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_Endereco[31]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Warning (13410): Pin "MemD_DadoEscrita[0]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[1]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[2]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[3]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[4]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[5]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[6]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[7]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[8]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[9]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[10]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[11]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[12]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[13]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[14]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[15]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[16]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[17]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[18]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[19]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[20]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[21]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[22]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[23]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[24]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[25]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[26]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[27]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[28]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[29]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[30]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_DadoEscrita[31]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Warning (13410): Pin "MemD_ByteEnable[0]" is stuck at VCC File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 229
    Warning (13410): Pin "MemD_ByteEnable[1]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 229
    Warning (13410): Pin "MemD_ByteEnable[2]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 229
    Warning (13410): Pin "MemD_ByteEnable[3]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 229
    Warning (13410): Pin "Estado[1]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 230
    Warning (13410): Pin "Estado[2]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 230
    Warning (13410): Pin "Estado[3]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 230
    Warning (13410): Pin "Estado[4]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 230
    Warning (13410): Pin "Estado[5]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 230
    Warning (13410): Pin "Estado[6]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 230
    Warning (13410): Pin "Debug[0]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[1]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[2]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[3]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[4]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[5]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[6]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[7]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[8]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[9]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[10]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[11]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[12]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[13]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[14]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[15]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[16]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[17]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[18]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[19]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[20]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[21]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[22]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[23]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[24]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[25]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[26]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[27]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[28]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[29]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[30]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Warning (13410): Pin "Debug[31]" is stuck at GND File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 116 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 13 assignments for entity "VgaPll" -- entity does not exist in design
Warning (20013): Ignored 317 assignments for entity "VgaPll_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/output_files/TopDE.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 13 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: OUTCLK port on the PLL is not properly connected on instance CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Info (15717): Design contains 339 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "MClock" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 215
    Info (15719): Pin "PC[0]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[1]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[2]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[3]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[4]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[5]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[6]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[7]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[8]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[9]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[10]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[11]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[12]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[13]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[14]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[15]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[16]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[17]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[18]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[19]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[20]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[21]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[22]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[23]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[24]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[25]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[26]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[27]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[28]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[29]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[30]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "PC[31]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 216
    Info (15719): Pin "Instrucao[0]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[1]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[2]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[3]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[4]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[5]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[6]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[7]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[8]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[9]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[10]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[11]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[12]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[13]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[14]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[15]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[16]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[17]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[18]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[19]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[20]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[21]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[22]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[23]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[24]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[25]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[26]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[27]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[28]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[29]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[30]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "Instrucao[31]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 217
    Info (15719): Pin "BR_Leitura1[0]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[1]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[2]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[3]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[4]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[5]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[6]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[7]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[8]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[9]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[10]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[11]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[12]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[13]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[14]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[15]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[16]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[17]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[18]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[19]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[20]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[21]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[22]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[23]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[24]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[25]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[26]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[27]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[28]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[29]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[30]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura1[31]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 218
    Info (15719): Pin "BR_Leitura2[0]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[1]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[2]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[3]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[4]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[5]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[6]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[7]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[8]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[9]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[10]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[11]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[12]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[13]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[14]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[15]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[16]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[17]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[18]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[19]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[20]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[21]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[22]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[23]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[24]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[25]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[26]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[27]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[28]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[29]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[30]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Leitura2[31]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 219
    Info (15719): Pin "BR_Escrita[0]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[1]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[2]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[3]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[4]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[5]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[6]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[7]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[8]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[9]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[10]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[11]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[12]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[13]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[14]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[15]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[16]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[17]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[18]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[19]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[20]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[21]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[22]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[23]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[24]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[25]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[26]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[27]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[28]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[29]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[30]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "BR_Escrita[31]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 220
    Info (15719): Pin "Saida_ULA[0]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[1]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[2]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[3]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[4]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[5]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[6]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[7]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[8]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[9]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[10]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[11]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[12]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[13]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[14]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[15]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[16]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[17]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[18]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[19]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[20]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[21]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[22]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[23]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[24]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[25]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[26]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[27]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[28]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[29]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[30]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "Saida_ULA[31]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 221
    Info (15719): Pin "RegDisp[0]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[1]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[2]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[3]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[4]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[5]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[6]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[7]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[8]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[9]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[10]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[11]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[12]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[13]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[14]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[15]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[16]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[17]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[18]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[19]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[20]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[21]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[22]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[23]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[24]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[25]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[26]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[27]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[28]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[29]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[30]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "RegDisp[31]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 223
    Info (15719): Pin "LeMem" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 224
    Info (15719): Pin "EscreveMem" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 225
    Info (15719): Pin "MemD_Endereco[0]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[1]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[2]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[3]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[4]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[5]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[6]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[7]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[8]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[9]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[10]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[11]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[12]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[13]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[14]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[15]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[16]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[17]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[18]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[19]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[20]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[21]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[22]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[23]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[24]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[25]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[26]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[27]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[28]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[29]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[30]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_Endereco[31]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 226
    Info (15719): Pin "MemD_DadoEscrita[0]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[1]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[2]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[3]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[4]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[5]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[6]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[7]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[8]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[9]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[10]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[11]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[12]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[13]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[14]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[15]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[16]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[17]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[18]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[19]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[20]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[21]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[22]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[23]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[24]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[25]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[26]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[27]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[28]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[29]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[30]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_DadoEscrita[31]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 227
    Info (15719): Pin "MemD_ByteEnable[0]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 229
    Info (15719): Pin "MemD_ByteEnable[1]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 229
    Info (15719): Pin "MemD_ByteEnable[2]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 229
    Info (15719): Pin "MemD_ByteEnable[3]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 229
    Info (15719): Pin "Estado[0]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 230
    Info (15719): Pin "Estado[1]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 230
    Info (15719): Pin "Estado[2]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 230
    Info (15719): Pin "Estado[3]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 230
    Info (15719): Pin "Estado[4]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 230
    Info (15719): Pin "Estado[5]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 230
    Info (15719): Pin "Estado[6]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 230
    Info (15719): Pin "Debug[0]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[1]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[2]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[3]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[4]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[5]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[6]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[7]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[8]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[9]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[10]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[11]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[12]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[13]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[14]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[15]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[16]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[17]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[18]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[19]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[20]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[21]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[22]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[23]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[24]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[25]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[26]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[27]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[28]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[29]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[30]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15719): Pin "Debug[31]" is virtual output pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 234
    Info (15718): Pin "RegDispSelect[0]" is virtual input pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 222
    Info (15718): Pin "RegDispSelect[1]" is virtual input pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 222
    Info (15718): Pin "RegDispSelect[2]" is virtual input pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 222
    Info (15718): Pin "RegDispSelect[3]" is virtual input pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 222
    Info (15718): Pin "RegDispSelect[4]" is virtual input pin File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 222
Warning (15752): Ignored 72 Virtual Pin logic option assignments
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[0]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[1]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[2]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[3]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[4]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[5]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[6]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[7]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[8]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[9]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[10]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[11]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[12]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[13]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[14]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[15]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[16]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[17]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[18]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[19]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[20]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[21]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[22]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[23]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[24]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[25]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[26]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[27]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[28]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[29]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[30]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[31]"
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[10]".
    Warning (15751): Ignored Virtual Pin assignment to "FlagsFPU[5]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[15]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[8]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[13]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[6]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[22]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[4]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[1]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[19]".
    Warning (15751): Ignored Virtual Pin assignment to "FlagsFPU[0]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[9]".
    Warning (15751): Ignored Virtual Pin assignment to "FlagsFPU[6]".
    Warning (15751): Ignored Virtual Pin assignment to "FlagsFPU[3]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[12]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[16]".
    Warning (15751): Ignored Virtual Pin assignment to "FlagsFPU[7]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[18]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[30]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[7]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[24]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[0]".
    Warning (15751): Ignored Virtual Pin assignment to "FlagsFPU[2]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[11]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[23]".
    Warning (15751): Ignored Virtual Pin assignment to "FlagsFPU[4]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[17]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[31]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[27]".
    Warning (15751): Ignored Virtual Pin assignment to "FlagsFPU[1]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[25]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[21]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[20]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[14]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[26]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[28]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[2]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[3]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[5]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[29]".
Warning (21074): Design contains 21 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 43
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 47
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 59
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 62
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 65
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 177
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 193
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 193
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 193
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 193
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 196
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 197
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 197
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 197
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 197
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 197
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 197
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 197
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 197
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 198
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 200
Info (21057): Implemented 1349 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 145 output pins
    Info (21060): Implemented 97 bidirectional pins
    Info (21061): Implemented 1005 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 793 warnings
    Info: Peak virtual memory: 4945 megabytes
    Info: Processing ended: Sat Jun 16 19:43:57 2018
    Info: Elapsed time: 00:01:17
    Info: Total CPU time (on all processors): 00:01:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/output_files/TopDE.map.smsg.


