# Virtual RISC-V CPU
A project to implement a ***RV32I*** CPU using Verilog. 
### Note:
*The GitHub language distribution is skewed due to having a Python virtual environment package committed to this repository, oops*
