# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do cnvlutin_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying /home/mohammad/intelFPGA_lite/23.1std_cycloneIV_support/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/mohammad/TrojanAI/ASIC_Design/cnvlutin {/home/mohammad/TrojanAI/ASIC_Design/cnvlutin/floating_point_16bit_maxpool2d.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:38:48 on May 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mohammad/TrojanAI/ASIC_Design/cnvlutin" /home/mohammad/TrojanAI/ASIC_Design/cnvlutin/floating_point_16bit_maxpool2d.v 
# -- Compiling module floating_point_16bit_maxpool2d
# 
# Top level modules:
# 	floating_point_16bit_maxpool2d
# End time: 15:38:48 on May 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/mohammad/TrojanAI/ASIC_Design/cnvlutin {/home/mohammad/TrojanAI/ASIC_Design/cnvlutin/multiple_fp_alignment.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:38:48 on May 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mohammad/TrojanAI/ASIC_Design/cnvlutin" /home/mohammad/TrojanAI/ASIC_Design/cnvlutin/multiple_fp_alignment.v 
# -- Compiling module multiple_fp_alignment
# 
# Top level modules:
# 	multiple_fp_alignment
# End time: 15:38:48 on May 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/mohammad/TrojanAI/ASIC_Design/cnvlutin {/home/mohammad/TrojanAI/ASIC_Design/cnvlutin/exponent_comparator.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:38:48 on May 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mohammad/TrojanAI/ASIC_Design/cnvlutin" /home/mohammad/TrojanAI/ASIC_Design/cnvlutin/exponent_comparator.v 
# -- Compiling module exponent_comparator
# 
# Top level modules:
# 	exponent_comparator
# End time: 15:38:49 on May 13,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/mohammad/TrojanAI/ASIC_Design/cnvlutin/simulation/questa {/home/mohammad/TrojanAI/ASIC_Design/cnvlutin/simulation/questa/floating_point_16bit_maxpool2d.vt}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:38:49 on May 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mohammad/TrojanAI/ASIC_Design/cnvlutin/simulation/questa" /home/mohammad/TrojanAI/ASIC_Design/cnvlutin/simulation/questa/floating_point_16bit_maxpool2d.vt 
# -- Compiling module floating_point_16bit_maxpool2d_tb
# 
# Top level modules:
# 	floating_point_16bit_maxpool2d_tb
# End time: 15:38:49 on May 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  floating_point_16bit_maxpool2d_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" floating_point_16bit_maxpool2d_tb 
# Start time: 15:38:49 on May 13,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.floating_point_16bit_maxpool2d_tb(fast)
# Loading work.floating_point_16bit_maxpool2d(fast)
# Loading work.multiple_fp_alignment(fast)
# Loading work.exponent_comparator(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 
# stdin: <EOF>
# Can't move the Now cursor.
# Causality operation skipped due to absence of debug database file
# End time: 15:41:32 on May 13,2024, Elapsed time: 0:02:43
# Errors: 0, Warnings: 1
