<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Proceso_Reloj.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="proceso_clk.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="proceso_clk.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="proceso_clk.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="proceso_clk.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="proceso_clk.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="proceso_clk.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="proceso_clk.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="proceso_clk.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="proceso_clk.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="proceso_clk.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="proceso_clk.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="proceso_clk.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="proceso_clk.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="proceso_clk.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="proceso_clk.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="proceso_clk.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="proceso_clk.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="proceso_clk.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="proceso_clk.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="proceso_clk.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="proceso_clk.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="proceso_clk.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="proceso_clk.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="proceso_clk_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="proceso_clk_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="proceso_clk_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="proceso_clk_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="proceso_clk_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="proceso_clk_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="proceso_clk_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="proceso_clk_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="proceso_clk_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="proceso_clk_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="proceso_clk_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="proceso_clk_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="proceso_clk_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="proceso_clk_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="proceso_clk_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="proceso_clk_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="proceso_reloj_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="proceso_reloj_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="proceso_reloj_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1638327052" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1638327052">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1638327118" xil_pn:in_ck="-4820607347131349153" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1638327117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="proceso_clk.vhd"/>
      <outfile xil_pn:name="proceso_reloj_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1638327118" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4481136141230507295" xil_pn:start_ts="1638327118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638327118" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5479962710869014749" xil_pn:start_ts="1638327118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638327053" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6115602999238563169" xil_pn:start_ts="1638327053">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638327118" xil_pn:in_ck="-4820607347131349153" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1638327118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="proceso_clk.vhd"/>
      <outfile xil_pn:name="proceso_reloj_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1638327121" xil_pn:in_ck="-4820607347131349153" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7915299252872673308" xil_pn:start_ts="1638327118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="proceso_reloj_tb_beh.prj"/>
      <outfile xil_pn:name="proceso_reloj_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1638328841" xil_pn:in_ck="-5692742454036192035" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="619954509217463601" xil_pn:start_ts="1638328840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="proceso_reloj_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1638326960" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1638326960">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1638326960" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-32507082906645031" xil_pn:start_ts="1638326960">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638326960" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6115602999238563169" xil_pn:start_ts="1638326960">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638326960" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1638326960">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638326960" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8386165350667110999" xil_pn:start_ts="1638326960">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638326960" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1638326960">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638326960" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6886870572707314921" xil_pn:start_ts="1638326960">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638327006" xil_pn:in_ck="6994236166698416804" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1837250543533004336" xil_pn:start_ts="1638327001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="proceso_clk.lso"/>
      <outfile xil_pn:name="proceso_clk.ngc"/>
      <outfile xil_pn:name="proceso_clk.ngr"/>
      <outfile xil_pn:name="proceso_clk.prj"/>
      <outfile xil_pn:name="proceso_clk.stx"/>
      <outfile xil_pn:name="proceso_clk.syr"/>
      <outfile xil_pn:name="proceso_clk.xst"/>
      <outfile xil_pn:name="proceso_clk_vhdl.prj"/>
      <outfile xil_pn:name="proceso_clk_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1638326964" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3730518852081224020" xil_pn:start_ts="1638326964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638327010" xil_pn:in_ck="6994236166698408058" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8716120822232081996" xil_pn:start_ts="1638327006">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="proceso_clk.bld"/>
      <outfile xil_pn:name="proceso_clk.ngd"/>
      <outfile xil_pn:name="proceso_clk_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1638327014" xil_pn:in_ck="6994236166698408059" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1638327010">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="proceso_clk.pcf"/>
      <outfile xil_pn:name="proceso_clk_map.map"/>
      <outfile xil_pn:name="proceso_clk_map.mrp"/>
      <outfile xil_pn:name="proceso_clk_map.ncd"/>
      <outfile xil_pn:name="proceso_clk_map.ngm"/>
      <outfile xil_pn:name="proceso_clk_map.xrpt"/>
      <outfile xil_pn:name="proceso_clk_summary.xml"/>
      <outfile xil_pn:name="proceso_clk_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1638327032" xil_pn:in_ck="-3817182417726067436" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1638327014">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="proceso_clk.ncd"/>
      <outfile xil_pn:name="proceso_clk.pad"/>
      <outfile xil_pn:name="proceso_clk.par"/>
      <outfile xil_pn:name="proceso_clk.ptwx"/>
      <outfile xil_pn:name="proceso_clk.unroutes"/>
      <outfile xil_pn:name="proceso_clk.xpi"/>
      <outfile xil_pn:name="proceso_clk_pad.csv"/>
      <outfile xil_pn:name="proceso_clk_pad.txt"/>
      <outfile xil_pn:name="proceso_clk_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1638327038" xil_pn:in_ck="6994236166698407927" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1638327032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="proceso_clk.bgn"/>
      <outfile xil_pn:name="proceso_clk.bit"/>
      <outfile xil_pn:name="proceso_clk.drc"/>
      <outfile xil_pn:name="proceso_clk.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1638327032" xil_pn:in_ck="6994236166698407927" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1638327029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="proceso_clk.twr"/>
      <outfile xil_pn:name="proceso_clk.twx"/>
    </transform>
  </transforms>

</generated_project>
