\hypertarget{struct_evsys}{}\doxysection{Evsys Struct Reference}
\label{struct_evsys}\index{Evsys@{Evsys}}


EVSYS hardware registers.  




{\ttfamily \#include $<$evsys.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_evsys_a9c56f96cd5efc51fef8b96e628a89d47}\label{struct_evsys_a9c56f96cd5efc51fef8b96e628a89d47}} 
\mbox{\hyperlink{core__cm0plus_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} \mbox{\hyperlink{union_e_v_s_y_s___c_t_r_l___type}{EVSYS\+\_\+\+CTRL\+\_\+\+Type}} {\bfseries CTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x00 ( /W 8) Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_evsys_a41ec21e68f6eb0d5bc9e90134f95a6f6}\label{struct_evsys_a41ec21e68f6eb0d5bc9e90134f95a6f6}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved1} \mbox{[}0x3\mbox{]}
\item 
\mbox{\Hypertarget{struct_evsys_ae2f40b2105d33d7d02d443b5a5ea2e49}\label{struct_evsys_ae2f40b2105d33d7d02d443b5a5ea2e49}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_v_s_y_s___c_h_a_n_n_e_l___type}{EVSYS\+\_\+\+CHANNEL\+\_\+\+Type}} {\bfseries CHANNEL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x04 (R/W 32) Channel. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_evsys_a1b6579803317a293d3c8290250222e89}\label{struct_evsys_a1b6579803317a293d3c8290250222e89}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_v_s_y_s___u_s_e_r___type}{EVSYS\+\_\+\+USER\+\_\+\+Type}} {\bfseries USER}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x08 (R/W 16) User Multiplexer. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_evsys_a01088680cd22f6122f9b42ce7560a732}\label{struct_evsys_a01088680cd22f6122f9b42ce7560a732}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved2} \mbox{[}0x2\mbox{]}
\item 
\mbox{\Hypertarget{struct_evsys_ab403e15ee5bcbbdd4f109060a542389b}\label{struct_evsys_ab403e15ee5bcbbdd4f109060a542389b}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_e_v_s_y_s___c_h_s_t_a_t_u_s___type}{EVSYS\+\_\+\+CHSTATUS\+\_\+\+Type}} {\bfseries CHSTATUS}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0C (R/ 32) Channel Status. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_evsys_abf4fbac9cafcccf61e2ebd07ec2303e0}\label{struct_evsys_abf4fbac9cafcccf61e2ebd07ec2303e0}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type}{EVSYS\+\_\+\+INTENCLR\+\_\+\+Type}} {\bfseries INTENCLR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x10 (R/W 32) Interrupt Enable Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_evsys_ad229dda0287da2b22779eda19c094bfc}\label{struct_evsys_ad229dda0287da2b22779eda19c094bfc}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_s_e_t___type}{EVSYS\+\_\+\+INTENSET\+\_\+\+Type}} {\bfseries INTENSET}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x14 (R/W 32) Interrupt Enable Set. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_evsys_ada8394787618e3fe291fb8debef6fc52}\label{struct_evsys_ada8394787618e3fe291fb8debef6fc52}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_f_l_a_g___type}{EVSYS\+\_\+\+INTFLAG\+\_\+\+Type}} {\bfseries INTFLAG}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x18 (R/W 32) Interrupt Flag Status and Clear. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
EVSYS hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{component_2evsys_8h}{evsys.\+h}}\end{DoxyCompactItemize}
