
test_led2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004cb8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001df0  08004e88  08004e88  00014e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006c78  08006c78  00016c78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006c80  08006c80  00016c80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006c84  08006c84  00016c84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001ec  20000000  08006c88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000022a0  200001ec  08006e74  000201ec  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  2000248c  08006e74  0002248c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 10 .debug_info   000356fd  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00004938  00000000  00000000  00055919  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000b851  00000000  00000000  0005a251  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001150  00000000  00000000  00065aa8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001658  00000000  00000000  00066bf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000a125  00000000  00000000  00068250  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000083c8  00000000  00000000  00072375  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0007a73d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000045fc  00000000  00000000  0007a7bc  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         0000009c  00000000  00000000  0007edb8  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000014d  00000000  00000000  0007ee54  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001ec 	.word	0x200001ec
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004e70 	.word	0x08004e70

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001f0 	.word	0x200001f0
 800020c:	08004e70 	.word	0x08004e70

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strcmp>:
 80002b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002b8:	2a01      	cmp	r2, #1
 80002ba:	bf28      	it	cs
 80002bc:	429a      	cmpcs	r2, r3
 80002be:	d0f7      	beq.n	80002b0 <strcmp>
 80002c0:	1ad0      	subs	r0, r2, r3
 80002c2:	4770      	bx	lr

080002c4 <strlen>:
 80002c4:	4603      	mov	r3, r0
 80002c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002ca:	2a00      	cmp	r2, #0
 80002cc:	d1fb      	bne.n	80002c6 <strlen+0x2>
 80002ce:	1a18      	subs	r0, r3, r0
 80002d0:	3801      	subs	r0, #1
 80002d2:	4770      	bx	lr

080002d4 <__aeabi_uldivmod>:
 80002d4:	b953      	cbnz	r3, 80002ec <__aeabi_uldivmod+0x18>
 80002d6:	b94a      	cbnz	r2, 80002ec <__aeabi_uldivmod+0x18>
 80002d8:	2900      	cmp	r1, #0
 80002da:	bf08      	it	eq
 80002dc:	2800      	cmpeq	r0, #0
 80002de:	bf1c      	itt	ne
 80002e0:	f04f 31ff 	movne.w	r1, #4294967295
 80002e4:	f04f 30ff 	movne.w	r0, #4294967295
 80002e8:	f000 b97a 	b.w	80005e0 <__aeabi_idiv0>
 80002ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f4:	f000 f806 	bl	8000304 <__udivmoddi4>
 80002f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000300:	b004      	add	sp, #16
 8000302:	4770      	bx	lr

08000304 <__udivmoddi4>:
 8000304:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000308:	468c      	mov	ip, r1
 800030a:	460d      	mov	r5, r1
 800030c:	4604      	mov	r4, r0
 800030e:	9e08      	ldr	r6, [sp, #32]
 8000310:	2b00      	cmp	r3, #0
 8000312:	d151      	bne.n	80003b8 <__udivmoddi4+0xb4>
 8000314:	428a      	cmp	r2, r1
 8000316:	4617      	mov	r7, r2
 8000318:	d96d      	bls.n	80003f6 <__udivmoddi4+0xf2>
 800031a:	fab2 fe82 	clz	lr, r2
 800031e:	f1be 0f00 	cmp.w	lr, #0
 8000322:	d00b      	beq.n	800033c <__udivmoddi4+0x38>
 8000324:	f1ce 0c20 	rsb	ip, lr, #32
 8000328:	fa01 f50e 	lsl.w	r5, r1, lr
 800032c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000330:	fa02 f70e 	lsl.w	r7, r2, lr
 8000334:	ea4c 0c05 	orr.w	ip, ip, r5
 8000338:	fa00 f40e 	lsl.w	r4, r0, lr
 800033c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000340:	0c25      	lsrs	r5, r4, #16
 8000342:	fbbc f8fa 	udiv	r8, ip, sl
 8000346:	fa1f f987 	uxth.w	r9, r7
 800034a:	fb0a cc18 	mls	ip, sl, r8, ip
 800034e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000352:	fb08 f309 	mul.w	r3, r8, r9
 8000356:	42ab      	cmp	r3, r5
 8000358:	d90a      	bls.n	8000370 <__udivmoddi4+0x6c>
 800035a:	19ed      	adds	r5, r5, r7
 800035c:	f108 32ff 	add.w	r2, r8, #4294967295
 8000360:	f080 8123 	bcs.w	80005aa <__udivmoddi4+0x2a6>
 8000364:	42ab      	cmp	r3, r5
 8000366:	f240 8120 	bls.w	80005aa <__udivmoddi4+0x2a6>
 800036a:	f1a8 0802 	sub.w	r8, r8, #2
 800036e:	443d      	add	r5, r7
 8000370:	1aed      	subs	r5, r5, r3
 8000372:	b2a4      	uxth	r4, r4
 8000374:	fbb5 f0fa 	udiv	r0, r5, sl
 8000378:	fb0a 5510 	mls	r5, sl, r0, r5
 800037c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000380:	fb00 f909 	mul.w	r9, r0, r9
 8000384:	45a1      	cmp	r9, r4
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x98>
 8000388:	19e4      	adds	r4, r4, r7
 800038a:	f100 33ff 	add.w	r3, r0, #4294967295
 800038e:	f080 810a 	bcs.w	80005a6 <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8107 	bls.w	80005a6 <__udivmoddi4+0x2a2>
 8000398:	3802      	subs	r0, #2
 800039a:	443c      	add	r4, r7
 800039c:	eba4 0409 	sub.w	r4, r4, r9
 80003a0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003a4:	2100      	movs	r1, #0
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d061      	beq.n	800046e <__udivmoddi4+0x16a>
 80003aa:	fa24 f40e 	lsr.w	r4, r4, lr
 80003ae:	2300      	movs	r3, #0
 80003b0:	6034      	str	r4, [r6, #0]
 80003b2:	6073      	str	r3, [r6, #4]
 80003b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0xc8>
 80003bc:	2e00      	cmp	r6, #0
 80003be:	d054      	beq.n	800046a <__udivmoddi4+0x166>
 80003c0:	2100      	movs	r1, #0
 80003c2:	e886 0021 	stmia.w	r6, {r0, r5}
 80003c6:	4608      	mov	r0, r1
 80003c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003cc:	fab3 f183 	clz	r1, r3
 80003d0:	2900      	cmp	r1, #0
 80003d2:	f040 808e 	bne.w	80004f2 <__udivmoddi4+0x1ee>
 80003d6:	42ab      	cmp	r3, r5
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0xdc>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80fa 	bhi.w	80005d4 <__udivmoddi4+0x2d0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb65 0503 	sbc.w	r5, r5, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	46ac      	mov	ip, r5
 80003ea:	2e00      	cmp	r6, #0
 80003ec:	d03f      	beq.n	800046e <__udivmoddi4+0x16a>
 80003ee:	e886 1010 	stmia.w	r6, {r4, ip}
 80003f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003f6:	b912      	cbnz	r2, 80003fe <__udivmoddi4+0xfa>
 80003f8:	2701      	movs	r7, #1
 80003fa:	fbb7 f7f2 	udiv	r7, r7, r2
 80003fe:	fab7 fe87 	clz	lr, r7
 8000402:	f1be 0f00 	cmp.w	lr, #0
 8000406:	d134      	bne.n	8000472 <__udivmoddi4+0x16e>
 8000408:	1beb      	subs	r3, r5, r7
 800040a:	0c3a      	lsrs	r2, r7, #16
 800040c:	fa1f fc87 	uxth.w	ip, r7
 8000410:	2101      	movs	r1, #1
 8000412:	fbb3 f8f2 	udiv	r8, r3, r2
 8000416:	0c25      	lsrs	r5, r4, #16
 8000418:	fb02 3318 	mls	r3, r2, r8, r3
 800041c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000420:	fb0c f308 	mul.w	r3, ip, r8
 8000424:	42ab      	cmp	r3, r5
 8000426:	d907      	bls.n	8000438 <__udivmoddi4+0x134>
 8000428:	19ed      	adds	r5, r5, r7
 800042a:	f108 30ff 	add.w	r0, r8, #4294967295
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x132>
 8000430:	42ab      	cmp	r3, r5
 8000432:	f200 80d1 	bhi.w	80005d8 <__udivmoddi4+0x2d4>
 8000436:	4680      	mov	r8, r0
 8000438:	1aed      	subs	r5, r5, r3
 800043a:	b2a3      	uxth	r3, r4
 800043c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000440:	fb02 5510 	mls	r5, r2, r0, r5
 8000444:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000448:	fb0c fc00 	mul.w	ip, ip, r0
 800044c:	45a4      	cmp	ip, r4
 800044e:	d907      	bls.n	8000460 <__udivmoddi4+0x15c>
 8000450:	19e4      	adds	r4, r4, r7
 8000452:	f100 33ff 	add.w	r3, r0, #4294967295
 8000456:	d202      	bcs.n	800045e <__udivmoddi4+0x15a>
 8000458:	45a4      	cmp	ip, r4
 800045a:	f200 80b8 	bhi.w	80005ce <__udivmoddi4+0x2ca>
 800045e:	4618      	mov	r0, r3
 8000460:	eba4 040c 	sub.w	r4, r4, ip
 8000464:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000468:	e79d      	b.n	80003a6 <__udivmoddi4+0xa2>
 800046a:	4631      	mov	r1, r6
 800046c:	4630      	mov	r0, r6
 800046e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000472:	f1ce 0420 	rsb	r4, lr, #32
 8000476:	fa05 f30e 	lsl.w	r3, r5, lr
 800047a:	fa07 f70e 	lsl.w	r7, r7, lr
 800047e:	fa20 f804 	lsr.w	r8, r0, r4
 8000482:	0c3a      	lsrs	r2, r7, #16
 8000484:	fa25 f404 	lsr.w	r4, r5, r4
 8000488:	ea48 0803 	orr.w	r8, r8, r3
 800048c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000490:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000494:	fb02 4411 	mls	r4, r2, r1, r4
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80004a0:	fb01 f30c 	mul.w	r3, r1, ip
 80004a4:	42ab      	cmp	r3, r5
 80004a6:	fa00 f40e 	lsl.w	r4, r0, lr
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1bc>
 80004ac:	19ed      	adds	r5, r5, r7
 80004ae:	f101 30ff 	add.w	r0, r1, #4294967295
 80004b2:	f080 808a 	bcs.w	80005ca <__udivmoddi4+0x2c6>
 80004b6:	42ab      	cmp	r3, r5
 80004b8:	f240 8087 	bls.w	80005ca <__udivmoddi4+0x2c6>
 80004bc:	3902      	subs	r1, #2
 80004be:	443d      	add	r5, r7
 80004c0:	1aeb      	subs	r3, r5, r3
 80004c2:	fa1f f588 	uxth.w	r5, r8
 80004c6:	fbb3 f0f2 	udiv	r0, r3, r2
 80004ca:	fb02 3310 	mls	r3, r2, r0, r3
 80004ce:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80004d2:	fb00 f30c 	mul.w	r3, r0, ip
 80004d6:	42ab      	cmp	r3, r5
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x1e6>
 80004da:	19ed      	adds	r5, r5, r7
 80004dc:	f100 38ff 	add.w	r8, r0, #4294967295
 80004e0:	d26f      	bcs.n	80005c2 <__udivmoddi4+0x2be>
 80004e2:	42ab      	cmp	r3, r5
 80004e4:	d96d      	bls.n	80005c2 <__udivmoddi4+0x2be>
 80004e6:	3802      	subs	r0, #2
 80004e8:	443d      	add	r5, r7
 80004ea:	1aeb      	subs	r3, r5, r3
 80004ec:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004f0:	e78f      	b.n	8000412 <__udivmoddi4+0x10e>
 80004f2:	f1c1 0720 	rsb	r7, r1, #32
 80004f6:	fa22 f807 	lsr.w	r8, r2, r7
 80004fa:	408b      	lsls	r3, r1
 80004fc:	fa05 f401 	lsl.w	r4, r5, r1
 8000500:	ea48 0303 	orr.w	r3, r8, r3
 8000504:	fa20 fe07 	lsr.w	lr, r0, r7
 8000508:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800050c:	40fd      	lsrs	r5, r7
 800050e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000512:	fbb5 f9fc 	udiv	r9, r5, ip
 8000516:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800051a:	fb0c 5519 	mls	r5, ip, r9, r5
 800051e:	fa1f f883 	uxth.w	r8, r3
 8000522:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000526:	fb09 f408 	mul.w	r4, r9, r8
 800052a:	42ac      	cmp	r4, r5
 800052c:	fa02 f201 	lsl.w	r2, r2, r1
 8000530:	fa00 fa01 	lsl.w	sl, r0, r1
 8000534:	d908      	bls.n	8000548 <__udivmoddi4+0x244>
 8000536:	18ed      	adds	r5, r5, r3
 8000538:	f109 30ff 	add.w	r0, r9, #4294967295
 800053c:	d243      	bcs.n	80005c6 <__udivmoddi4+0x2c2>
 800053e:	42ac      	cmp	r4, r5
 8000540:	d941      	bls.n	80005c6 <__udivmoddi4+0x2c2>
 8000542:	f1a9 0902 	sub.w	r9, r9, #2
 8000546:	441d      	add	r5, r3
 8000548:	1b2d      	subs	r5, r5, r4
 800054a:	fa1f fe8e 	uxth.w	lr, lr
 800054e:	fbb5 f0fc 	udiv	r0, r5, ip
 8000552:	fb0c 5510 	mls	r5, ip, r0, r5
 8000556:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800055a:	fb00 f808 	mul.w	r8, r0, r8
 800055e:	45a0      	cmp	r8, r4
 8000560:	d907      	bls.n	8000572 <__udivmoddi4+0x26e>
 8000562:	18e4      	adds	r4, r4, r3
 8000564:	f100 35ff 	add.w	r5, r0, #4294967295
 8000568:	d229      	bcs.n	80005be <__udivmoddi4+0x2ba>
 800056a:	45a0      	cmp	r8, r4
 800056c:	d927      	bls.n	80005be <__udivmoddi4+0x2ba>
 800056e:	3802      	subs	r0, #2
 8000570:	441c      	add	r4, r3
 8000572:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000576:	eba4 0408 	sub.w	r4, r4, r8
 800057a:	fba0 8902 	umull	r8, r9, r0, r2
 800057e:	454c      	cmp	r4, r9
 8000580:	46c6      	mov	lr, r8
 8000582:	464d      	mov	r5, r9
 8000584:	d315      	bcc.n	80005b2 <__udivmoddi4+0x2ae>
 8000586:	d012      	beq.n	80005ae <__udivmoddi4+0x2aa>
 8000588:	b156      	cbz	r6, 80005a0 <__udivmoddi4+0x29c>
 800058a:	ebba 030e 	subs.w	r3, sl, lr
 800058e:	eb64 0405 	sbc.w	r4, r4, r5
 8000592:	fa04 f707 	lsl.w	r7, r4, r7
 8000596:	40cb      	lsrs	r3, r1
 8000598:	431f      	orrs	r7, r3
 800059a:	40cc      	lsrs	r4, r1
 800059c:	6037      	str	r7, [r6, #0]
 800059e:	6074      	str	r4, [r6, #4]
 80005a0:	2100      	movs	r1, #0
 80005a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a6:	4618      	mov	r0, r3
 80005a8:	e6f8      	b.n	800039c <__udivmoddi4+0x98>
 80005aa:	4690      	mov	r8, r2
 80005ac:	e6e0      	b.n	8000370 <__udivmoddi4+0x6c>
 80005ae:	45c2      	cmp	sl, r8
 80005b0:	d2ea      	bcs.n	8000588 <__udivmoddi4+0x284>
 80005b2:	ebb8 0e02 	subs.w	lr, r8, r2
 80005b6:	eb69 0503 	sbc.w	r5, r9, r3
 80005ba:	3801      	subs	r0, #1
 80005bc:	e7e4      	b.n	8000588 <__udivmoddi4+0x284>
 80005be:	4628      	mov	r0, r5
 80005c0:	e7d7      	b.n	8000572 <__udivmoddi4+0x26e>
 80005c2:	4640      	mov	r0, r8
 80005c4:	e791      	b.n	80004ea <__udivmoddi4+0x1e6>
 80005c6:	4681      	mov	r9, r0
 80005c8:	e7be      	b.n	8000548 <__udivmoddi4+0x244>
 80005ca:	4601      	mov	r1, r0
 80005cc:	e778      	b.n	80004c0 <__udivmoddi4+0x1bc>
 80005ce:	3802      	subs	r0, #2
 80005d0:	443c      	add	r4, r7
 80005d2:	e745      	b.n	8000460 <__udivmoddi4+0x15c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e708      	b.n	80003ea <__udivmoddi4+0xe6>
 80005d8:	f1a8 0802 	sub.w	r8, r8, #2
 80005dc:	443d      	add	r5, r7
 80005de:	e72b      	b.n	8000438 <__udivmoddi4+0x134>

080005e0 <__aeabi_idiv0>:
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005e4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005e6:	4a0e      	ldr	r2, [pc, #56]	; (8000620 <HAL_InitTick+0x3c>)
 80005e8:	4b0e      	ldr	r3, [pc, #56]	; (8000624 <HAL_InitTick+0x40>)
{
 80005ea:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005ec:	7818      	ldrb	r0, [r3, #0]
 80005ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005f2:	fbb3 f3f0 	udiv	r3, r3, r0
 80005f6:	6810      	ldr	r0, [r2, #0]
 80005f8:	fbb0 f0f3 	udiv	r0, r0, r3
 80005fc:	f000 fb84 	bl	8000d08 <HAL_SYSTICK_Config>
 8000600:	4604      	mov	r4, r0
 8000602:	b958      	cbnz	r0, 800061c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000604:	2d0f      	cmp	r5, #15
 8000606:	d809      	bhi.n	800061c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000608:	4602      	mov	r2, r0
 800060a:	4629      	mov	r1, r5
 800060c:	f04f 30ff 	mov.w	r0, #4294967295
 8000610:	f000 fb2c 	bl	8000c6c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000614:	4b04      	ldr	r3, [pc, #16]	; (8000628 <HAL_InitTick+0x44>)
 8000616:	4620      	mov	r0, r4
 8000618:	601d      	str	r5, [r3, #0]
 800061a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800061c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800061e:	bd38      	pop	{r3, r4, r5, pc}
 8000620:	20000010 	.word	0x20000010
 8000624:	20000000 	.word	0x20000000
 8000628:	20000004 	.word	0x20000004

0800062c <HAL_Init>:
{
 800062c:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800062e:	4b0b      	ldr	r3, [pc, #44]	; (800065c <HAL_Init+0x30>)
 8000630:	681a      	ldr	r2, [r3, #0]
 8000632:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000636:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000638:	681a      	ldr	r2, [r3, #0]
 800063a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800063e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000640:	681a      	ldr	r2, [r3, #0]
 8000642:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000646:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000648:	2003      	movs	r0, #3
 800064a:	f000 fafd 	bl	8000c48 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800064e:	2000      	movs	r0, #0
 8000650:	f7ff ffc8 	bl	80005e4 <HAL_InitTick>
  HAL_MspInit();
 8000654:	f001 fd64 	bl	8002120 <HAL_MspInit>
}
 8000658:	2000      	movs	r0, #0
 800065a:	bd08      	pop	{r3, pc}
 800065c:	40023c00 	.word	0x40023c00

08000660 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000660:	4a03      	ldr	r2, [pc, #12]	; (8000670 <HAL_IncTick+0x10>)
 8000662:	4b04      	ldr	r3, [pc, #16]	; (8000674 <HAL_IncTick+0x14>)
 8000664:	6811      	ldr	r1, [r2, #0]
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	440b      	add	r3, r1
 800066a:	6013      	str	r3, [r2, #0]
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	200007ac 	.word	0x200007ac
 8000674:	20000000 	.word	0x20000000

08000678 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000678:	4b01      	ldr	r3, [pc, #4]	; (8000680 <HAL_GetTick+0x8>)
 800067a:	6818      	ldr	r0, [r3, #0]
}
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop
 8000680:	200007ac 	.word	0x200007ac

08000684 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000684:	b538      	push	{r3, r4, r5, lr}
 8000686:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000688:	f7ff fff6 	bl	8000678 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800068c:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800068e:	bf1c      	itt	ne
 8000690:	4b05      	ldrne	r3, [pc, #20]	; (80006a8 <HAL_Delay+0x24>)
 8000692:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000694:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000696:	bf18      	it	ne
 8000698:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800069a:	f7ff ffed 	bl	8000678 <HAL_GetTick>
 800069e:	1b40      	subs	r0, r0, r5
 80006a0:	4284      	cmp	r4, r0
 80006a2:	d8fa      	bhi.n	800069a <HAL_Delay+0x16>
  {
  }
}
 80006a4:	bd38      	pop	{r3, r4, r5, pc}
 80006a6:	bf00      	nop
 80006a8:	20000000 	.word	0x20000000

080006ac <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80006ac:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Check CAN handle */
  if (hcan == NULL)
 80006ae:	4604      	mov	r4, r0
 80006b0:	2800      	cmp	r0, #0
 80006b2:	d06e      	beq.n	8000792 <HAL_CAN_Init+0xe6>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 80006b4:	f890 3020 	ldrb.w	r3, [r0, #32]
 80006b8:	b90b      	cbnz	r3, 80006be <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80006ba:	f001 fd79 	bl	80021b0 <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80006be:	6822      	ldr	r2, [r4, #0]
 80006c0:	6813      	ldr	r3, [r2, #0]
 80006c2:	f023 0302 	bic.w	r3, r3, #2
 80006c6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80006c8:	f7ff ffd6 	bl	8000678 <HAL_GetTick>
 80006cc:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != RESET)
 80006ce:	6823      	ldr	r3, [r4, #0]
 80006d0:	685a      	ldr	r2, [r3, #4]
 80006d2:	0791      	lsls	r1, r2, #30
 80006d4:	d451      	bmi.n	800077a <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80006d6:	681a      	ldr	r2, [r3, #0]
 80006d8:	f042 0201 	orr.w	r2, r2, #1
 80006dc:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80006de:	f7ff ffcb 	bl	8000678 <HAL_GetTick>
 80006e2:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 80006e4:	6823      	ldr	r3, [r4, #0]
 80006e6:	685a      	ldr	r2, [r3, #4]
 80006e8:	07d2      	lsls	r2, r2, #31
 80006ea:	d554      	bpl.n	8000796 <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80006ec:	7e22      	ldrb	r2, [r4, #24]
 80006ee:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80006f0:	681a      	ldr	r2, [r3, #0]
 80006f2:	bf0c      	ite	eq
 80006f4:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80006f8:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 80006fc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80006fe:	7e62      	ldrb	r2, [r4, #25]
 8000700:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000702:	681a      	ldr	r2, [r3, #0]
 8000704:	bf0c      	ite	eq
 8000706:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800070a:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 800070e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000710:	7ea2      	ldrb	r2, [r4, #26]
 8000712:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000714:	681a      	ldr	r2, [r3, #0]
 8000716:	bf0c      	ite	eq
 8000718:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800071c:	f022 0220 	bicne.w	r2, r2, #32
 8000720:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000722:	7ee2      	ldrb	r2, [r4, #27]
 8000724:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000726:	681a      	ldr	r2, [r3, #0]
 8000728:	bf0c      	ite	eq
 800072a:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800072e:	f042 0210 	orrne.w	r2, r2, #16
 8000732:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000734:	7f22      	ldrb	r2, [r4, #28]
 8000736:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000738:	681a      	ldr	r2, [r3, #0]
 800073a:	bf0c      	ite	eq
 800073c:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000740:	f022 0208 	bicne.w	r2, r2, #8
 8000744:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000746:	7f62      	ldrb	r2, [r4, #29]
 8000748:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800074a:	681a      	ldr	r2, [r3, #0]
 800074c:	bf0c      	ite	eq
 800074e:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000752:	f022 0204 	bicne.w	r2, r2, #4
 8000756:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000758:	68e1      	ldr	r1, [r4, #12]
 800075a:	68a2      	ldr	r2, [r4, #8]
 800075c:	430a      	orrs	r2, r1
 800075e:	6921      	ldr	r1, [r4, #16]
 8000760:	430a      	orrs	r2, r1
 8000762:	6961      	ldr	r1, [r4, #20]
 8000764:	430a      	orrs	r2, r1
 8000766:	6861      	ldr	r1, [r4, #4]
 8000768:	3901      	subs	r1, #1
 800076a:	430a      	orrs	r2, r1
 800076c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800076e:	2000      	movs	r0, #0

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000770:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000772:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8000774:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
 8000778:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800077a:	f7ff ff7d 	bl	8000678 <HAL_GetTick>
 800077e:	1b40      	subs	r0, r0, r5
 8000780:	280a      	cmp	r0, #10
 8000782:	d9a4      	bls.n	80006ce <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000784:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000786:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800078a:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 800078c:	2305      	movs	r3, #5
 800078e:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 8000792:	2001      	movs	r0, #1
}
 8000794:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000796:	f7ff ff6f 	bl	8000678 <HAL_GetTick>
 800079a:	1b40      	subs	r0, r0, r5
 800079c:	280a      	cmp	r0, #10
 800079e:	d9a1      	bls.n	80006e4 <HAL_CAN_Init+0x38>
 80007a0:	e7f0      	b.n	8000784 <HAL_CAN_Init+0xd8>
	...

080007a4 <HAL_CAN_ConfigFilter>:
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos = 0U;
  CAN_TypeDef *can_ip = hcan->Instance;

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80007a4:	f890 3020 	ldrb.w	r3, [r0, #32]
 80007a8:	2b01      	cmp	r3, #1
{
 80007aa:	b530      	push	{r4, r5, lr}
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80007ac:	d003      	beq.n	80007b6 <HAL_CAN_ConfigFilter+0x12>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 80007ae:	f890 3020 	ldrb.w	r3, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80007b2:	2b02      	cmp	r3, #2
 80007b4:	d177      	bne.n	80008a6 <HAL_CAN_ConfigFilter+0x102>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80007b6:	4b3f      	ldr	r3, [pc, #252]	; (80008b4 <HAL_CAN_ConfigFilter+0x110>)
 80007b8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80007bc:	f042 0201 	orr.w	r2, r2, #1
 80007c0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80007c4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80007c8:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 80007cc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80007d0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80007d4:	6a48      	ldr	r0, [r1, #36]	; 0x24
 80007d6:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80007da:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (1U) << sFilterConfig->FilterBank;
 80007de:	6948      	ldr	r0, [r1, #20]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80007e0:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (1U) << sFilterConfig->FilterBank;
 80007e4:	2401      	movs	r4, #1
 80007e6:	4084      	lsls	r4, r0
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80007e8:	43e2      	mvns	r2, r4
 80007ea:	4015      	ands	r5, r2
 80007ec:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80007f0:	69cd      	ldr	r5, [r1, #28]
 80007f2:	2d00      	cmp	r5, #0
 80007f4:	d136      	bne.n	8000864 <HAL_CAN_ConfigFilter+0xc0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80007f6:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 80007fa:	4015      	ands	r5, r2
 80007fc:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
 8000800:	00c0      	lsls	r0, r0, #3

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000802:	68cd      	ldr	r5, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000804:	888b      	ldrh	r3, [r1, #4]
 8000806:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800080a:	f500 40c8 	add.w	r0, r0, #25600	; 0x6400
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800080e:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000812:	f8c0 3240 	str.w	r3, [r0, #576]	; 0x240

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000816:	688d      	ldr	r5, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000818:	880b      	ldrh	r3, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800081a:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800081e:	f8c0 3244 	str.w	r3, [r0, #580]	; 0x244
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000822:	6988      	ldr	r0, [r1, #24]
 8000824:	4b23      	ldr	r3, [pc, #140]	; (80008b4 <HAL_CAN_ConfigFilter+0x110>)
 8000826:	2800      	cmp	r0, #0
 8000828:	d135      	bne.n	8000896 <HAL_CAN_ConfigFilter+0xf2>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800082a:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 800082e:	4010      	ands	r0, r2
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000830:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000834:	6908      	ldr	r0, [r1, #16]
 8000836:	bb90      	cbnz	r0, 800089e <HAL_CAN_ConfigFilter+0xfa>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000838:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 800083c:	4002      	ands	r2, r0
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800083e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == ENABLE)
 8000842:	6a0b      	ldr	r3, [r1, #32]
 8000844:	4a1b      	ldr	r2, [pc, #108]	; (80008b4 <HAL_CAN_ConfigFilter+0x110>)
 8000846:	2b01      	cmp	r3, #1
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000848:	bf02      	ittt	eq
 800084a:	f8d2 321c 	ldreq.w	r3, [r2, #540]	; 0x21c
 800084e:	4323      	orreq	r3, r4
 8000850:	f8c2 321c 	streq.w	r3, [r2, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000854:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 8000858:	f023 0301 	bic.w	r3, r3, #1
 800085c:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8000860:	2000      	movs	r0, #0
 8000862:	bd30      	pop	{r4, r5, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000864:	2d01      	cmp	r5, #1
 8000866:	d1dc      	bne.n	8000822 <HAL_CAN_ConfigFilter+0x7e>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000868:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 800086c:	4325      	orrs	r5, r4
 800086e:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000872:	680b      	ldr	r3, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000874:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000876:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800087a:	00c3      	lsls	r3, r0, #3
 800087c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000880:	f503 43c8 	add.w	r3, r3, #25600	; 0x6400
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000884:	8988      	ldrh	r0, [r1, #12]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000886:	f8c3 5240 	str.w	r5, [r3, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800088a:	688d      	ldr	r5, [r1, #8]
 800088c:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000890:	f8c3 0244 	str.w	r0, [r3, #580]	; 0x244
 8000894:	e7c5      	b.n	8000822 <HAL_CAN_ConfigFilter+0x7e>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000896:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 800089a:	4320      	orrs	r0, r4
 800089c:	e7c8      	b.n	8000830 <HAL_CAN_ConfigFilter+0x8c>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800089e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80008a2:	4322      	orrs	r2, r4
 80008a4:	e7cb      	b.n	800083e <HAL_CAN_ConfigFilter+0x9a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80008a6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80008a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008ac:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80008ae:	2001      	movs	r0, #1
  }
}
 80008b0:	bd30      	pop	{r4, r5, pc}
 80008b2:	bf00      	nop
 80008b4:	40006400 	.word	0x40006400

080008b8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80008b8:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  if (hcan->State == HAL_CAN_STATE_READY)
 80008ba:	f890 3020 	ldrb.w	r3, [r0, #32]
 80008be:	2b01      	cmp	r3, #1
{
 80008c0:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 80008c2:	d11f      	bne.n	8000904 <HAL_CAN_Start+0x4c>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80008c4:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 80008c6:	2302      	movs	r3, #2
 80008c8:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80008cc:	6813      	ldr	r3, [r2, #0]
 80008ce:	f023 0301 	bic.w	r3, r3, #1
 80008d2:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80008d4:	f7ff fed0 	bl	8000678 <HAL_GetTick>
 80008d8:	4605      	mov	r5, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != RESET)
 80008da:	6823      	ldr	r3, [r4, #0]
 80008dc:	6858      	ldr	r0, [r3, #4]
 80008de:	f010 0001 	ands.w	r0, r0, #1
 80008e2:	d101      	bne.n	80008e8 <HAL_CAN_Start+0x30>
        return HAL_ERROR;
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80008e4:	6260      	str	r0, [r4, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80008e6:	bd38      	pop	{r3, r4, r5, pc}
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80008e8:	f7ff fec6 	bl	8000678 <HAL_GetTick>
 80008ec:	1b40      	subs	r0, r0, r5
 80008ee:	280a      	cmp	r0, #10
 80008f0:	d9f3      	bls.n	80008da <HAL_CAN_Start+0x22>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80008f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80008f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008f8:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 80008fa:	2305      	movs	r3, #5
 80008fc:	f884 3020 	strb.w	r3, [r4, #32]
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;

    return HAL_ERROR;
 8000900:	2001      	movs	r0, #1
  }
}
 8000902:	bd38      	pop	{r3, r4, r5, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000904:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000906:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800090a:	6243      	str	r3, [r0, #36]	; 0x24
 800090c:	e7f8      	b.n	8000900 <HAL_CAN_Start+0x48>

0800090e <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800090e:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8000910:	f890 4020 	ldrb.w	r4, [r0, #32]
 8000914:	2c01      	cmp	r4, #1
 8000916:	d003      	beq.n	8000920 <HAL_CAN_GetRxMessage+0x12>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 8000918:	f890 4020 	ldrb.w	r4, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 800091c:	2c02      	cmp	r4, #2
 800091e:	d170      	bne.n	8000a02 <HAL_CAN_GetRxMessage+0xf4>
 8000920:	6806      	ldr	r6, [r0, #0]
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000922:	b941      	cbnz	r1, 8000936 <HAL_CAN_GetRxMessage+0x28>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == RESET)
 8000924:	68f4      	ldr	r4, [r6, #12]
      }
    }
    else if (RxFifo == CAN_RX_FIFO1) /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == RESET)
 8000926:	07a4      	lsls	r4, r4, #30
 8000928:	d109      	bne.n	800093e <HAL_CAN_GetRxMessage+0x30>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800092a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800092c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000930:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000932:	2001      	movs	r0, #1
 8000934:	bdf0      	pop	{r4, r5, r6, r7, pc}
    else if (RxFifo == CAN_RX_FIFO1) /* Rx element is assigned to Rx FIFO 1 */
 8000936:	2901      	cmp	r1, #1
 8000938:	d101      	bne.n	800093e <HAL_CAN_GetRxMessage+0x30>
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == RESET)
 800093a:	6934      	ldr	r4, [r6, #16]
 800093c:	e7f3      	b.n	8000926 <HAL_CAN_GetRxMessage+0x18>
 800093e:	010c      	lsls	r4, r1, #4
 8000940:	1935      	adds	r5, r6, r4
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000942:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8000946:	f007 0704 	and.w	r7, r7, #4
 800094a:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800094c:	2f00      	cmp	r7, #0
 800094e:	d14b      	bne.n	80009e8 <HAL_CAN_GetRxMessage+0xda>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8000950:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8000954:	0d7f      	lsrs	r7, r7, #21
 8000956:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8000958:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 800095c:	f3c7 0740 	ubfx	r7, r7, #1, #1
 8000960:	60d7      	str	r7, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000962:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
 8000966:	f007 070f 	and.w	r7, r7, #15
 800096a:	6117      	str	r7, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800096c:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000970:	f8d5 51b4 	ldr.w	r5, [r5, #436]	; 0x1b4
    aData[0] = (CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos;
 8000974:	4426      	add	r6, r4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000976:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800097a:	0c2d      	lsrs	r5, r5, #16
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800097c:	6197      	str	r7, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800097e:	6155      	str	r5, [r2, #20]
    aData[0] = (CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos;
 8000980:	f8d6 21b8 	ldr.w	r2, [r6, #440]	; 0x1b8
 8000984:	701a      	strb	r2, [r3, #0]
    aData[1] = (CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos;
 8000986:	6802      	ldr	r2, [r0, #0]
 8000988:	4422      	add	r2, r4
 800098a:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 800098e:	0a12      	lsrs	r2, r2, #8
 8000990:	705a      	strb	r2, [r3, #1]
    aData[2] = (CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos;
 8000992:	6802      	ldr	r2, [r0, #0]
 8000994:	4422      	add	r2, r4
 8000996:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 800099a:	0c12      	lsrs	r2, r2, #16
 800099c:	709a      	strb	r2, [r3, #2]
    aData[3] = (CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos;
 800099e:	6802      	ldr	r2, [r0, #0]
 80009a0:	4422      	add	r2, r4
 80009a2:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80009a6:	0e12      	lsrs	r2, r2, #24
 80009a8:	70da      	strb	r2, [r3, #3]
    aData[4] = (CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos;
 80009aa:	6802      	ldr	r2, [r0, #0]
 80009ac:	4422      	add	r2, r4
 80009ae:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80009b2:	711a      	strb	r2, [r3, #4]
    aData[5] = (CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos;
 80009b4:	6802      	ldr	r2, [r0, #0]
 80009b6:	4422      	add	r2, r4
 80009b8:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80009bc:	0a12      	lsrs	r2, r2, #8
 80009be:	715a      	strb	r2, [r3, #5]
    aData[6] = (CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos;
 80009c0:	6802      	ldr	r2, [r0, #0]
 80009c2:	4422      	add	r2, r4
 80009c4:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80009c8:	0c12      	lsrs	r2, r2, #16
 80009ca:	719a      	strb	r2, [r3, #6]
    aData[7] = (CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos;
 80009cc:	6802      	ldr	r2, [r0, #0]
 80009ce:	4414      	add	r4, r2
 80009d0:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 80009d4:	0e12      	lsrs	r2, r2, #24
 80009d6:	71da      	strb	r2, [r3, #7]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80009d8:	b959      	cbnz	r1, 80009f2 <HAL_CAN_GetRxMessage+0xe4>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80009da:	6802      	ldr	r2, [r0, #0]
 80009dc:	68d3      	ldr	r3, [r2, #12]
 80009de:	f043 0320 	orr.w	r3, r3, #32
 80009e2:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 80009e4:	2000      	movs	r0, #0
  }
}
 80009e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80009e8:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 80009ec:	08ff      	lsrs	r7, r7, #3
 80009ee:	6057      	str	r7, [r2, #4]
 80009f0:	e7b2      	b.n	8000958 <HAL_CAN_GetRxMessage+0x4a>
    else if (RxFifo == CAN_RX_FIFO1) /* Rx element is assigned to Rx FIFO 1 */
 80009f2:	2901      	cmp	r1, #1
 80009f4:	d1f6      	bne.n	80009e4 <HAL_CAN_GetRxMessage+0xd6>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80009f6:	6802      	ldr	r2, [r0, #0]
 80009f8:	6913      	ldr	r3, [r2, #16]
 80009fa:	f043 0320 	orr.w	r3, r3, #32
 80009fe:	6113      	str	r3, [r2, #16]
 8000a00:	e7f0      	b.n	80009e4 <HAL_CAN_GetRxMessage+0xd6>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000a02:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000a04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a08:	e792      	b.n	8000930 <HAL_CAN_GetRxMessage+0x22>

08000a0a <HAL_CAN_ActivateNotification>:
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8000a0a:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000a0e:	2b01      	cmp	r3, #1
 8000a10:	d003      	beq.n	8000a1a <HAL_CAN_ActivateNotification+0x10>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 8000a12:	f890 3020 	ldrb.w	r3, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8000a16:	2b02      	cmp	r3, #2
 8000a18:	d105      	bne.n	8000a26 <HAL_CAN_ActivateNotification+0x1c>
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000a1a:	6802      	ldr	r2, [r0, #0]
 8000a1c:	6953      	ldr	r3, [r2, #20]
 8000a1e:	4319      	orrs	r1, r3
 8000a20:	6151      	str	r1, [r2, #20]

    /* Return function status */
    return HAL_OK;
 8000a22:	2000      	movs	r0, #0
 8000a24:	4770      	bx	lr
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000a26:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000a28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a2c:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000a2e:	2001      	movs	r0, #1
  }
}
 8000a30:	4770      	bx	lr

08000a32 <HAL_CAN_TxMailbox0CompleteCallback>:
 8000a32:	4770      	bx	lr

08000a34 <HAL_CAN_TxMailbox1CompleteCallback>:
 8000a34:	4770      	bx	lr

08000a36 <HAL_CAN_TxMailbox2CompleteCallback>:
 8000a36:	4770      	bx	lr

08000a38 <HAL_CAN_TxMailbox0AbortCallback>:
 8000a38:	4770      	bx	lr

08000a3a <HAL_CAN_TxMailbox1AbortCallback>:
 8000a3a:	4770      	bx	lr

08000a3c <HAL_CAN_TxMailbox2AbortCallback>:
 8000a3c:	4770      	bx	lr

08000a3e <HAL_CAN_RxFifo0FullCallback>:
 8000a3e:	4770      	bx	lr

08000a40 <HAL_CAN_RxFifo1MsgPendingCallback>:
 8000a40:	4770      	bx	lr

08000a42 <HAL_CAN_RxFifo1FullCallback>:
 8000a42:	4770      	bx	lr

08000a44 <HAL_CAN_SleepCallback>:
 8000a44:	4770      	bx	lr

08000a46 <HAL_CAN_WakeUpFromRxMsgCallback>:
 8000a46:	4770      	bx	lr

08000a48 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8000a48:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000a4c:	6803      	ldr	r3, [r0, #0]
 8000a4e:	695e      	ldr	r6, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000a50:	f8d3 9004 	ldr.w	r9, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000a54:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000a56:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000a5a:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000a5e:	f8d3 8018 	ldr.w	r8, [r3, #24]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != RESET)
 8000a62:	f016 0401 	ands.w	r4, r6, #1
{
 8000a66:	4605      	mov	r5, r0
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != RESET)
 8000a68:	d022      	beq.n	8000ab0 <HAL_CAN_IRQHandler+0x68>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != RESET)
 8000a6a:	f017 0401 	ands.w	r4, r7, #1
 8000a6e:	d007      	beq.n	8000a80 <HAL_CAN_IRQHandler+0x38>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000a70:	2201      	movs	r2, #1

      if ((tsrflags & CAN_TSR_TXOK0) != RESET)
 8000a72:	07b9      	lsls	r1, r7, #30
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000a74:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != RESET)
 8000a76:	f140 80a3 	bpl.w	8000bc0 <HAL_CAN_IRQHandler+0x178>
      {
        /* Transmission Mailbox 0 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000a7a:	f7ff ffda 	bl	8000a32 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000a7e:	2400      	movs	r4, #0
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != RESET)
 8000a80:	05fb      	lsls	r3, r7, #23
 8000a82:	d509      	bpl.n	8000a98 <HAL_CAN_IRQHandler+0x50>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000a84:	682b      	ldr	r3, [r5, #0]
 8000a86:	f44f 7280 	mov.w	r2, #256	; 0x100

      if ((tsrflags & CAN_TSR_TXOK1) != RESET)
 8000a8a:	05b8      	lsls	r0, r7, #22
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000a8c:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != RESET)
 8000a8e:	f140 80a5 	bpl.w	8000bdc <HAL_CAN_IRQHandler+0x194>
      {
        /* Transmission Mailbox 1 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000a92:	4628      	mov	r0, r5
 8000a94:	f7ff ffce 	bl	8000a34 <HAL_CAN_TxMailbox1CompleteCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != RESET)
 8000a98:	03fb      	lsls	r3, r7, #15
 8000a9a:	d509      	bpl.n	8000ab0 <HAL_CAN_IRQHandler+0x68>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000a9c:	682b      	ldr	r3, [r5, #0]
 8000a9e:	f44f 3280 	mov.w	r2, #65536	; 0x10000

      if ((tsrflags & CAN_TSR_TXOK2) != RESET)
 8000aa2:	03b8      	lsls	r0, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000aa4:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != RESET)
 8000aa6:	f140 80a7 	bpl.w	8000bf8 <HAL_CAN_IRQHandler+0x1b0>
      {
        /* Transmission Mailbox 2 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8000aaa:	4628      	mov	r0, r5
 8000aac:	f7ff ffc3 	bl	8000a36 <HAL_CAN_TxMailbox2CompleteCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != RESET)
 8000ab0:	0733      	lsls	r3, r6, #28
 8000ab2:	d507      	bpl.n	8000ac4 <HAL_CAN_IRQHandler+0x7c>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != RESET)
 8000ab4:	f01b 0f10 	tst.w	fp, #16
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000ab8:	bf1f      	itttt	ne
 8000aba:	682b      	ldrne	r3, [r5, #0]
 8000abc:	2210      	movne	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8000abe:	f444 7400 	orrne.w	r4, r4, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000ac2:	60da      	strne	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != RESET)
 8000ac4:	0777      	lsls	r7, r6, #29
 8000ac6:	d508      	bpl.n	8000ada <HAL_CAN_IRQHandler+0x92>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != RESET)
 8000ac8:	f01b 0f08 	tst.w	fp, #8
 8000acc:	d005      	beq.n	8000ada <HAL_CAN_IRQHandler+0x92>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000ace:	682b      	ldr	r3, [r5, #0]
 8000ad0:	2208      	movs	r2, #8
 8000ad2:	60da      	str	r2, [r3, #12]

      /* Receive FIFO 0 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000ad4:	4628      	mov	r0, r5
 8000ad6:	f7ff ffb2 	bl	8000a3e <HAL_CAN_RxFifo0FullCallback>
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != RESET)
 8000ada:	07b0      	lsls	r0, r6, #30
 8000adc:	d506      	bpl.n	8000aec <HAL_CAN_IRQHandler+0xa4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != RESET)
 8000ade:	682b      	ldr	r3, [r5, #0]
 8000ae0:	68db      	ldr	r3, [r3, #12]
 8000ae2:	0799      	lsls	r1, r3, #30
 8000ae4:	d002      	beq.n	8000aec <HAL_CAN_IRQHandler+0xa4>
    {
      /* Receive FIFO 0 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8000ae6:	4628      	mov	r0, r5
 8000ae8:	f001 f80a 	bl	8001b00 <HAL_CAN_RxFifo0MsgPendingCallback>
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != RESET)
 8000aec:	0672      	lsls	r2, r6, #25
 8000aee:	d507      	bpl.n	8000b00 <HAL_CAN_IRQHandler+0xb8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != RESET)
 8000af0:	f01a 0f10 	tst.w	sl, #16
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000af4:	bf1f      	itttt	ne
 8000af6:	682b      	ldrne	r3, [r5, #0]
 8000af8:	2210      	movne	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8000afa:	f444 6480 	orrne.w	r4, r4, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000afe:	611a      	strne	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != RESET)
 8000b00:	06b3      	lsls	r3, r6, #26
 8000b02:	d508      	bpl.n	8000b16 <HAL_CAN_IRQHandler+0xce>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != RESET)
 8000b04:	f01a 0f08 	tst.w	sl, #8
 8000b08:	d005      	beq.n	8000b16 <HAL_CAN_IRQHandler+0xce>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000b0a:	682b      	ldr	r3, [r5, #0]
 8000b0c:	2208      	movs	r2, #8
 8000b0e:	611a      	str	r2, [r3, #16]

      /* Receive FIFO 1 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000b10:	4628      	mov	r0, r5
 8000b12:	f7ff ff96 	bl	8000a42 <HAL_CAN_RxFifo1FullCallback>
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != RESET)
 8000b16:	06f7      	lsls	r7, r6, #27
 8000b18:	d506      	bpl.n	8000b28 <HAL_CAN_IRQHandler+0xe0>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != RESET)
 8000b1a:	682b      	ldr	r3, [r5, #0]
 8000b1c:	691b      	ldr	r3, [r3, #16]
 8000b1e:	0798      	lsls	r0, r3, #30
 8000b20:	d002      	beq.n	8000b28 <HAL_CAN_IRQHandler+0xe0>
    {
      /* Receive FIFO 1 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8000b22:	4628      	mov	r0, r5
 8000b24:	f7ff ff8c 	bl	8000a40 <HAL_CAN_RxFifo1MsgPendingCallback>
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != RESET)
 8000b28:	03b1      	lsls	r1, r6, #14
 8000b2a:	d508      	bpl.n	8000b3e <HAL_CAN_IRQHandler+0xf6>
  {
    if ((msrflags & CAN_MSR_SLAKI) != RESET)
 8000b2c:	f019 0f10 	tst.w	r9, #16
 8000b30:	d005      	beq.n	8000b3e <HAL_CAN_IRQHandler+0xf6>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8000b32:	682b      	ldr	r3, [r5, #0]
 8000b34:	2210      	movs	r2, #16
 8000b36:	605a      	str	r2, [r3, #4]

      /* Sleep Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8000b38:	4628      	mov	r0, r5
 8000b3a:	f7ff ff83 	bl	8000a44 <HAL_CAN_SleepCallback>
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != RESET)
 8000b3e:	03f2      	lsls	r2, r6, #15
 8000b40:	d508      	bpl.n	8000b54 <HAL_CAN_IRQHandler+0x10c>
  {
    if ((msrflags & CAN_MSR_WKUI) != RESET)
 8000b42:	f019 0f08 	tst.w	r9, #8
 8000b46:	d005      	beq.n	8000b54 <HAL_CAN_IRQHandler+0x10c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8000b48:	682b      	ldr	r3, [r5, #0]
 8000b4a:	2208      	movs	r2, #8
 8000b4c:	605a      	str	r2, [r3, #4]

      /* WakeUp Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000b4e:	4628      	mov	r0, r5
 8000b50:	f7ff ff79 	bl	8000a46 <HAL_CAN_WakeUpFromRxMsgCallback>
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != RESET)
 8000b54:	0433      	lsls	r3, r6, #16
 8000b56:	d52a      	bpl.n	8000bae <HAL_CAN_IRQHandler+0x166>
  {
    if ((msrflags & CAN_MSR_ERRI) != RESET)
 8000b58:	f019 0f04 	tst.w	r9, #4
 8000b5c:	682a      	ldr	r2, [r5, #0]
 8000b5e:	d024      	beq.n	8000baa <HAL_CAN_IRQHandler+0x162>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != RESET) &&
 8000b60:	05f7      	lsls	r7, r6, #23
 8000b62:	d504      	bpl.n	8000b6e <HAL_CAN_IRQHandler+0x126>
 8000b64:	f018 0f01 	tst.w	r8, #1
          ((esrflags & CAN_ESR_EWGF) != RESET))
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8000b68:	bf18      	it	ne
 8000b6a:	f044 0401 	orrne.w	r4, r4, #1

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != RESET) &&
 8000b6e:	05b0      	lsls	r0, r6, #22
 8000b70:	d504      	bpl.n	8000b7c <HAL_CAN_IRQHandler+0x134>
 8000b72:	f018 0f02 	tst.w	r8, #2
          ((esrflags & CAN_ESR_EPVF) != RESET))
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8000b76:	bf18      	it	ne
 8000b78:	f044 0402 	orrne.w	r4, r4, #2

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != RESET) &&
 8000b7c:	0571      	lsls	r1, r6, #21
 8000b7e:	d504      	bpl.n	8000b8a <HAL_CAN_IRQHandler+0x142>
 8000b80:	f018 0f04 	tst.w	r8, #4
          ((esrflags & CAN_ESR_BOFF) != RESET))
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8000b84:	bf18      	it	ne
 8000b86:	f044 0404 	orrne.w	r4, r4, #4

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != RESET) &&
 8000b8a:	0533      	lsls	r3, r6, #20
 8000b8c:	d50d      	bpl.n	8000baa <HAL_CAN_IRQHandler+0x162>
 8000b8e:	f018 0370 	ands.w	r3, r8, #112	; 0x70
 8000b92:	d00a      	beq.n	8000baa <HAL_CAN_IRQHandler+0x162>
          ((esrflags & CAN_ESR_LEC) != RESET))
      {
        switch (esrflags & CAN_ESR_LEC)
 8000b94:	2b30      	cmp	r3, #48	; 0x30
 8000b96:	d04c      	beq.n	8000c32 <HAL_CAN_IRQHandler+0x1ea>
 8000b98:	d83c      	bhi.n	8000c14 <HAL_CAN_IRQHandler+0x1cc>
 8000b9a:	2b10      	cmp	r3, #16
 8000b9c:	d043      	beq.n	8000c26 <HAL_CAN_IRQHandler+0x1de>
 8000b9e:	2b20      	cmp	r3, #32
 8000ba0:	d044      	beq.n	8000c2c <HAL_CAN_IRQHandler+0x1e4>
          default:
            break;
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8000ba2:	6993      	ldr	r3, [r2, #24]
 8000ba4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000ba8:	6193      	str	r3, [r2, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8000baa:	2304      	movs	r3, #4
 8000bac:	6053      	str	r3, [r2, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8000bae:	b12c      	cbz	r4, 8000bbc <HAL_CAN_IRQHandler+0x174>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8000bb0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000bb2:	431c      	orrs	r4, r3
 8000bb4:	626c      	str	r4, [r5, #36]	; 0x24

    /* Call Error callback function */
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8000bb6:	4628      	mov	r0, r5
 8000bb8:	f000 ffcc 	bl	8001b54 <HAL_CAN_ErrorCallback>
 8000bbc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((tsrflags & CAN_TSR_ALST0) != RESET)
 8000bc0:	077a      	lsls	r2, r7, #29
 8000bc2:	d405      	bmi.n	8000bd0 <HAL_CAN_IRQHandler+0x188>
        else if ((tsrflags & CAN_TSR_TERR0) != RESET)
 8000bc4:	f017 0408 	ands.w	r4, r7, #8
 8000bc8:	d105      	bne.n	8000bd6 <HAL_CAN_IRQHandler+0x18e>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000bca:	f7ff ff35 	bl	8000a38 <HAL_CAN_TxMailbox0AbortCallback>
 8000bce:	e757      	b.n	8000a80 <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000bd0:	f44f 6400 	mov.w	r4, #2048	; 0x800
 8000bd4:	e754      	b.n	8000a80 <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000bd6:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 8000bda:	e751      	b.n	8000a80 <HAL_CAN_IRQHandler+0x38>
        if ((tsrflags & CAN_TSR_ALST1) != RESET)
 8000bdc:	0579      	lsls	r1, r7, #21
 8000bde:	d502      	bpl.n	8000be6 <HAL_CAN_IRQHandler+0x19e>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000be0:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 8000be4:	e758      	b.n	8000a98 <HAL_CAN_IRQHandler+0x50>
        else if ((tsrflags & CAN_TSR_TERR1) != RESET)
 8000be6:	053a      	lsls	r2, r7, #20
 8000be8:	d502      	bpl.n	8000bf0 <HAL_CAN_IRQHandler+0x1a8>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000bea:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8000bee:	e753      	b.n	8000a98 <HAL_CAN_IRQHandler+0x50>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8000bf0:	4628      	mov	r0, r5
 8000bf2:	f7ff ff22 	bl	8000a3a <HAL_CAN_TxMailbox1AbortCallback>
 8000bf6:	e74f      	b.n	8000a98 <HAL_CAN_IRQHandler+0x50>
        if ((tsrflags & CAN_TSR_ALST2) != RESET)
 8000bf8:	0379      	lsls	r1, r7, #13
 8000bfa:	d502      	bpl.n	8000c02 <HAL_CAN_IRQHandler+0x1ba>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8000bfc:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8000c00:	e756      	b.n	8000ab0 <HAL_CAN_IRQHandler+0x68>
        else if ((tsrflags & CAN_TSR_TERR2) != RESET)
 8000c02:	033a      	lsls	r2, r7, #12
 8000c04:	d502      	bpl.n	8000c0c <HAL_CAN_IRQHandler+0x1c4>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8000c06:	f444 3480 	orr.w	r4, r4, #65536	; 0x10000
 8000c0a:	e751      	b.n	8000ab0 <HAL_CAN_IRQHandler+0x68>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8000c0c:	4628      	mov	r0, r5
 8000c0e:	f7ff ff15 	bl	8000a3c <HAL_CAN_TxMailbox2AbortCallback>
 8000c12:	e74d      	b.n	8000ab0 <HAL_CAN_IRQHandler+0x68>
        switch (esrflags & CAN_ESR_LEC)
 8000c14:	2b50      	cmp	r3, #80	; 0x50
 8000c16:	d00f      	beq.n	8000c38 <HAL_CAN_IRQHandler+0x1f0>
 8000c18:	2b60      	cmp	r3, #96	; 0x60
 8000c1a:	d010      	beq.n	8000c3e <HAL_CAN_IRQHandler+0x1f6>
 8000c1c:	2b40      	cmp	r3, #64	; 0x40
 8000c1e:	d1c0      	bne.n	8000ba2 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_BR;
 8000c20:	f044 0440 	orr.w	r4, r4, #64	; 0x40
            break;
 8000c24:	e7bd      	b.n	8000ba2 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_STF;
 8000c26:	f044 0408 	orr.w	r4, r4, #8
            break;
 8000c2a:	e7ba      	b.n	8000ba2 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8000c2c:	f044 0410 	orr.w	r4, r4, #16
            break;
 8000c30:	e7b7      	b.n	8000ba2 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8000c32:	f044 0420 	orr.w	r4, r4, #32
            break;
 8000c36:	e7b4      	b.n	8000ba2 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_BD;
 8000c38:	f044 0480 	orr.w	r4, r4, #128	; 0x80
            break;
 8000c3c:	e7b1      	b.n	8000ba2 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8000c3e:	f444 7480 	orr.w	r4, r4, #256	; 0x100
            break;
 8000c42:	e7ae      	b.n	8000ba2 <HAL_CAN_IRQHandler+0x15a>

08000c44 <HAL_CAN_GetError>:
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(CAN_HandleTypeDef *hcan)
{
  /* Return CAN error code */
  return hcan->ErrorCode;
 8000c44:	6a40      	ldr	r0, [r0, #36]	; 0x24
}
 8000c46:	4770      	bx	lr

08000c48 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c48:	4a07      	ldr	r2, [pc, #28]	; (8000c68 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000c4a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c4c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000c50:	041b      	lsls	r3, r3, #16
 8000c52:	0c1b      	lsrs	r3, r3, #16
 8000c54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000c58:	0200      	lsls	r0, r0, #8
 8000c5a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c5e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000c62:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000c64:	60d3      	str	r3, [r2, #12]
 8000c66:	4770      	bx	lr
 8000c68:	e000ed00 	.word	0xe000ed00

08000c6c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c6c:	4b17      	ldr	r3, [pc, #92]	; (8000ccc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c6e:	b530      	push	{r4, r5, lr}
 8000c70:	68dc      	ldr	r4, [r3, #12]
 8000c72:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c76:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c7a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c7c:	2b04      	cmp	r3, #4
 8000c7e:	bf28      	it	cs
 8000c80:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c82:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c84:	f04f 0501 	mov.w	r5, #1
 8000c88:	fa05 f303 	lsl.w	r3, r5, r3
 8000c8c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c90:	bf8c      	ite	hi
 8000c92:	3c03      	subhi	r4, #3
 8000c94:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c96:	4019      	ands	r1, r3
 8000c98:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c9a:	fa05 f404 	lsl.w	r4, r5, r4
 8000c9e:	3c01      	subs	r4, #1
 8000ca0:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000ca2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ca4:	ea42 0201 	orr.w	r2, r2, r1
 8000ca8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cac:	bfaf      	iteee	ge
 8000cae:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cb2:	f000 000f 	andlt.w	r0, r0, #15
 8000cb6:	4b06      	ldrlt	r3, [pc, #24]	; (8000cd0 <HAL_NVIC_SetPriority+0x64>)
 8000cb8:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cba:	bfa5      	ittet	ge
 8000cbc:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000cc0:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cc2:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cc4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000cc8:	bd30      	pop	{r4, r5, pc}
 8000cca:	bf00      	nop
 8000ccc:	e000ed00 	.word	0xe000ed00
 8000cd0:	e000ed14 	.word	0xe000ed14

08000cd4 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000cd4:	0942      	lsrs	r2, r0, #5
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	f000 001f 	and.w	r0, r0, #31
 8000cdc:	fa03 f000 	lsl.w	r0, r3, r0
 8000ce0:	4b01      	ldr	r3, [pc, #4]	; (8000ce8 <HAL_NVIC_EnableIRQ+0x14>)
 8000ce2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000ce6:	4770      	bx	lr
 8000ce8:	e000e100 	.word	0xe000e100

08000cec <HAL_NVIC_DisableIRQ>:
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000cec:	0943      	lsrs	r3, r0, #5
 8000cee:	2201      	movs	r2, #1
 8000cf0:	f000 001f 	and.w	r0, r0, #31
 8000cf4:	fa02 f000 	lsl.w	r0, r2, r0
 8000cf8:	3320      	adds	r3, #32
 8000cfa:	4a02      	ldr	r2, [pc, #8]	; (8000d04 <HAL_NVIC_DisableIRQ+0x18>)
 8000cfc:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	e000e100 	.word	0xe000e100

08000d08 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d08:	3801      	subs	r0, #1
 8000d0a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d0e:	d20a      	bcs.n	8000d26 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d10:	4b06      	ldr	r3, [pc, #24]	; (8000d2c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d12:	4a07      	ldr	r2, [pc, #28]	; (8000d30 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d14:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d16:	21f0      	movs	r1, #240	; 0xf0
 8000d18:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d1c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d1e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d20:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d22:	601a      	str	r2, [r3, #0]
 8000d24:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000d26:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	e000e010 	.word	0xe000e010
 8000d30:	e000ed00 	.word	0xe000ed00

08000d34 <HAL_NVIC_ClearPendingIRQ>:
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000d34:	0943      	lsrs	r3, r0, #5
 8000d36:	2201      	movs	r2, #1
 8000d38:	f000 001f 	and.w	r0, r0, #31
 8000d3c:	fa02 f000 	lsl.w	r0, r2, r0
 8000d40:	3360      	adds	r3, #96	; 0x60
 8000d42:	4a02      	ldr	r2, [pc, #8]	; (8000d4c <HAL_NVIC_ClearPendingIRQ+0x18>)
 8000d44:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop
 8000d4c:	e000e100 	.word	0xe000e100

08000d50 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000d50:	4b04      	ldr	r3, [pc, #16]	; (8000d64 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000d52:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000d54:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000d56:	bf0c      	ite	eq
 8000d58:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000d5c:	f022 0204 	bicne.w	r2, r2, #4
 8000d60:	601a      	str	r2, [r3, #0]
 8000d62:	4770      	bx	lr
 8000d64:	e000e010 	.word	0xe000e010

08000d68 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000d68:	4770      	bx	lr

08000d6a <HAL_SYSTICK_IRQHandler>:
{
 8000d6a:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000d6c:	f7ff fffc 	bl	8000d68 <HAL_SYSTICK_Callback>
 8000d70:	bd08      	pop	{r3, pc}
	...

08000d74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d78:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d7a:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d7c:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8000f20 <HAL_GPIO_Init+0x1ac>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000d80:	4a65      	ldr	r2, [pc, #404]	; (8000f18 <HAL_GPIO_Init+0x1a4>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d82:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 8000f24 <HAL_GPIO_Init+0x1b0>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d86:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d88:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8000d8a:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d8e:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8000d90:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d94:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8000d98:	45b6      	cmp	lr, r6
 8000d9a:	f040 80aa 	bne.w	8000ef2 <HAL_GPIO_Init+0x17e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d9e:	684c      	ldr	r4, [r1, #4]
 8000da0:	f024 0710 	bic.w	r7, r4, #16
 8000da4:	2f02      	cmp	r7, #2
 8000da6:	d116      	bne.n	8000dd6 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8000da8:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000dac:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000db0:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000db4:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000db8:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000dbc:	f04f 0c0f 	mov.w	ip, #15
 8000dc0:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000dc4:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000dc8:	690d      	ldr	r5, [r1, #16]
 8000dca:	fa05 f50b 	lsl.w	r5, r5, fp
 8000dce:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8000dd2:	f8ca 5020 	str.w	r5, [sl, #32]
 8000dd6:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000dda:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000ddc:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000de0:	fa05 f50a 	lsl.w	r5, r5, sl
 8000de4:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000de6:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000dea:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000dee:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000df2:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000df4:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000df8:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000dfa:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000dfe:	d811      	bhi.n	8000e24 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8000e00:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e02:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e06:	68cf      	ldr	r7, [r1, #12]
 8000e08:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000e0c:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8000e10:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000e12:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e14:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000e18:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000e1c:	409f      	lsls	r7, r3
 8000e1e:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000e22:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000e24:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e26:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e28:	688f      	ldr	r7, [r1, #8]
 8000e2a:	fa07 f70a 	lsl.w	r7, r7, sl
 8000e2e:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000e30:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e32:	00e5      	lsls	r5, r4, #3
 8000e34:	d55d      	bpl.n	8000ef2 <HAL_GPIO_Init+0x17e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e36:	f04f 0b00 	mov.w	fp, #0
 8000e3a:	f8cd b00c 	str.w	fp, [sp, #12]
 8000e3e:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e42:	4d36      	ldr	r5, [pc, #216]	; (8000f1c <HAL_GPIO_Init+0x1a8>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e44:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8000e48:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000e4c:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000e50:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000e54:	9703      	str	r7, [sp, #12]
 8000e56:	9f03      	ldr	r7, [sp, #12]
 8000e58:	f023 0703 	bic.w	r7, r3, #3
 8000e5c:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000e60:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e64:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000e68:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e6c:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000e70:	f04f 0e0f 	mov.w	lr, #15
 8000e74:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e78:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e7a:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e7e:	d03f      	beq.n	8000f00 <HAL_GPIO_Init+0x18c>
 8000e80:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000e84:	42a8      	cmp	r0, r5
 8000e86:	d03d      	beq.n	8000f04 <HAL_GPIO_Init+0x190>
 8000e88:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000e8c:	42a8      	cmp	r0, r5
 8000e8e:	d03b      	beq.n	8000f08 <HAL_GPIO_Init+0x194>
 8000e90:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000e94:	42a8      	cmp	r0, r5
 8000e96:	d039      	beq.n	8000f0c <HAL_GPIO_Init+0x198>
 8000e98:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000e9c:	42a8      	cmp	r0, r5
 8000e9e:	d037      	beq.n	8000f10 <HAL_GPIO_Init+0x19c>
 8000ea0:	4548      	cmp	r0, r9
 8000ea2:	d037      	beq.n	8000f14 <HAL_GPIO_Init+0x1a0>
 8000ea4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000ea8:	42a8      	cmp	r0, r5
 8000eaa:	bf14      	ite	ne
 8000eac:	2507      	movne	r5, #7
 8000eae:	2506      	moveq	r5, #6
 8000eb0:	fa05 f50c 	lsl.w	r5, r5, ip
 8000eb4:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000eb8:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8000eba:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000ebc:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ebe:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000ec2:	bf0c      	ite	eq
 8000ec4:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000ec6:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8000ec8:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8000eca:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ecc:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000ed0:	bf0c      	ite	eq
 8000ed2:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000ed4:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8000ed6:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ed8:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000eda:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000ede:	bf0c      	ite	eq
 8000ee0:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000ee2:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8000ee4:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8000ee6:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ee8:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000eea:	bf54      	ite	pl
 8000eec:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8000eee:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8000ef0:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ef2:	3301      	adds	r3, #1
 8000ef4:	2b10      	cmp	r3, #16
 8000ef6:	f47f af48 	bne.w	8000d8a <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000efa:	b005      	add	sp, #20
 8000efc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f00:	465d      	mov	r5, fp
 8000f02:	e7d5      	b.n	8000eb0 <HAL_GPIO_Init+0x13c>
 8000f04:	2501      	movs	r5, #1
 8000f06:	e7d3      	b.n	8000eb0 <HAL_GPIO_Init+0x13c>
 8000f08:	2502      	movs	r5, #2
 8000f0a:	e7d1      	b.n	8000eb0 <HAL_GPIO_Init+0x13c>
 8000f0c:	2503      	movs	r5, #3
 8000f0e:	e7cf      	b.n	8000eb0 <HAL_GPIO_Init+0x13c>
 8000f10:	2504      	movs	r5, #4
 8000f12:	e7cd      	b.n	8000eb0 <HAL_GPIO_Init+0x13c>
 8000f14:	2505      	movs	r5, #5
 8000f16:	e7cb      	b.n	8000eb0 <HAL_GPIO_Init+0x13c>
 8000f18:	40013c00 	.word	0x40013c00
 8000f1c:	40020000 	.word	0x40020000
 8000f20:	40023800 	.word	0x40023800
 8000f24:	40021400 	.word	0x40021400

08000f28 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8000f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8000f2c:	4e43      	ldr	r6, [pc, #268]	; (800103c <HAL_GPIO_DeInit+0x114>)
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8000f2e:	f8df 9114 	ldr.w	r9, [pc, #276]	; 8001044 <HAL_GPIO_DeInit+0x11c>
 8000f32:	f8df a114 	ldr.w	sl, [pc, #276]	; 8001048 <HAL_GPIO_DeInit+0x120>
 8000f36:	f8df b114 	ldr.w	fp, [pc, #276]	; 800104c <HAL_GPIO_DeInit+0x124>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f3a:	2400      	movs	r4, #0
    ioposition = 0x01U << position;
 8000f3c:	f04f 0801 	mov.w	r8, #1
 8000f40:	fa08 f204 	lsl.w	r2, r8, r4
    if(iocurrent == ioposition)
 8000f44:	ea32 0301 	bics.w	r3, r2, r1
 8000f48:	d166      	bne.n	8001018 <HAL_GPIO_DeInit+0xf0>
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	0065      	lsls	r5, r4, #1
 8000f4e:	6807      	ldr	r7, [r0, #0]
 8000f50:	fa03 f505 	lsl.w	r5, r3, r5
 8000f54:	43ed      	mvns	r5, r5
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f56:	fa24 fc03 	lsr.w	ip, r4, r3
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f5a:	402f      	ands	r7, r5
 8000f5c:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8000f60:	6007      	str	r7, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f62:	f8dc 7020 	ldr.w	r7, [ip, #32]
 8000f66:	f004 0e07 	and.w	lr, r4, #7
 8000f6a:	463b      	mov	r3, r7
 8000f6c:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000f70:	270f      	movs	r7, #15
 8000f72:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000f76:	ea23 0e0e 	bic.w	lr, r3, lr
 8000f7a:	f8cc e020 	str.w	lr, [ip, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f7e:	f8d0 e008 	ldr.w	lr, [r0, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8000f82:	4b2f      	ldr	r3, [pc, #188]	; (8001040 <HAL_GPIO_DeInit+0x118>)
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f84:	ea05 0e0e 	and.w	lr, r5, lr
 8000f88:	f8c0 e008 	str.w	lr, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f8c:	f8d0 e004 	ldr.w	lr, [r0, #4]
 8000f90:	43d2      	mvns	r2, r2
 8000f92:	ea02 0e0e 	and.w	lr, r2, lr
 8000f96:	f8c0 e004 	str.w	lr, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f9a:	f8d0 e00c 	ldr.w	lr, [r0, #12]
 8000f9e:	ea05 050e 	and.w	r5, r5, lr
 8000fa2:	60c5      	str	r5, [r0, #12]
 8000fa4:	f024 0503 	bic.w	r5, r4, #3
 8000fa8:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 8000fac:	f505 359c 	add.w	r5, r5, #79872	; 0x13800
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8000fb0:	f004 0e03 	and.w	lr, r4, #3
      tmp = SYSCFG->EXTICR[position >> 2U];
 8000fb4:	f8d5 c008 	ldr.w	ip, [r5, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8000fb8:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000fbc:	fa07 f70e 	lsl.w	r7, r7, lr
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8000fc0:	4298      	cmp	r0, r3
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8000fc2:	ea0c 0c07 	and.w	ip, ip, r7
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8000fc6:	d02c      	beq.n	8001022 <HAL_GPIO_DeInit+0xfa>
 8000fc8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000fcc:	4298      	cmp	r0, r3
 8000fce:	d02a      	beq.n	8001026 <HAL_GPIO_DeInit+0xfe>
 8000fd0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000fd4:	4298      	cmp	r0, r3
 8000fd6:	d028      	beq.n	800102a <HAL_GPIO_DeInit+0x102>
 8000fd8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000fdc:	4298      	cmp	r0, r3
 8000fde:	d026      	beq.n	800102e <HAL_GPIO_DeInit+0x106>
 8000fe0:	4548      	cmp	r0, r9
 8000fe2:	d026      	beq.n	8001032 <HAL_GPIO_DeInit+0x10a>
 8000fe4:	4550      	cmp	r0, sl
 8000fe6:	d026      	beq.n	8001036 <HAL_GPIO_DeInit+0x10e>
 8000fe8:	4558      	cmp	r0, fp
 8000fea:	bf0c      	ite	eq
 8000fec:	2306      	moveq	r3, #6
 8000fee:	2307      	movne	r3, #7
 8000ff0:	fa03 f30e 	lsl.w	r3, r3, lr
 8000ff4:	459c      	cmp	ip, r3
 8000ff6:	d10f      	bne.n	8001018 <HAL_GPIO_DeInit+0xf0>
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8000ff8:	68ab      	ldr	r3, [r5, #8]
 8000ffa:	ea23 0707 	bic.w	r7, r3, r7
 8000ffe:	60af      	str	r7, [r5, #8]
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8001000:	6833      	ldr	r3, [r6, #0]
 8001002:	4013      	ands	r3, r2
 8001004:	6033      	str	r3, [r6, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8001006:	6873      	ldr	r3, [r6, #4]
 8001008:	4013      	ands	r3, r2
 800100a:	6073      	str	r3, [r6, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800100c:	68b3      	ldr	r3, [r6, #8]
 800100e:	4013      	ands	r3, r2
 8001010:	60b3      	str	r3, [r6, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8001012:	68f3      	ldr	r3, [r6, #12]
 8001014:	401a      	ands	r2, r3
 8001016:	60f2      	str	r2, [r6, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001018:	3401      	adds	r4, #1
 800101a:	2c10      	cmp	r4, #16
 800101c:	d190      	bne.n	8000f40 <HAL_GPIO_DeInit+0x18>
      }
    }
  }
}
 800101e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8001022:	2300      	movs	r3, #0
 8001024:	e7e4      	b.n	8000ff0 <HAL_GPIO_DeInit+0xc8>
 8001026:	2301      	movs	r3, #1
 8001028:	e7e2      	b.n	8000ff0 <HAL_GPIO_DeInit+0xc8>
 800102a:	2302      	movs	r3, #2
 800102c:	e7e0      	b.n	8000ff0 <HAL_GPIO_DeInit+0xc8>
 800102e:	2303      	movs	r3, #3
 8001030:	e7de      	b.n	8000ff0 <HAL_GPIO_DeInit+0xc8>
 8001032:	2304      	movs	r3, #4
 8001034:	e7dc      	b.n	8000ff0 <HAL_GPIO_DeInit+0xc8>
 8001036:	2305      	movs	r3, #5
 8001038:	e7da      	b.n	8000ff0 <HAL_GPIO_DeInit+0xc8>
 800103a:	bf00      	nop
 800103c:	40013c00 	.word	0x40013c00
 8001040:	40020000 	.word	0x40020000
 8001044:	40021000 	.word	0x40021000
 8001048:	40021400 	.word	0x40021400
 800104c:	40021800 	.word	0x40021800

08001050 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001050:	6903      	ldr	r3, [r0, #16]
 8001052:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001054:	bf14      	ite	ne
 8001056:	2001      	movne	r0, #1
 8001058:	2000      	moveq	r0, #0
 800105a:	4770      	bx	lr

0800105c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800105c:	b10a      	cbz	r2, 8001062 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800105e:	6181      	str	r1, [r0, #24]
 8001060:	4770      	bx	lr
 8001062:	0409      	lsls	r1, r1, #16
 8001064:	e7fb      	b.n	800105e <HAL_GPIO_WritePin+0x2>
	...

08001068 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001068:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800106c:	460d      	mov	r5, r1
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800106e:	4604      	mov	r4, r0
 8001070:	b910      	cbnz	r0, 8001078 <HAL_RCC_ClockConfig+0x10>
  {
    return HAL_ERROR;
 8001072:	2001      	movs	r0, #1
 8001074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001078:	4b44      	ldr	r3, [pc, #272]	; (800118c <HAL_RCC_ClockConfig+0x124>)
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	f002 020f 	and.w	r2, r2, #15
 8001080:	428a      	cmp	r2, r1
 8001082:	d328      	bcc.n	80010d6 <HAL_RCC_ClockConfig+0x6e>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001084:	6821      	ldr	r1, [r4, #0]
 8001086:	078f      	lsls	r7, r1, #30
 8001088:	d42d      	bmi.n	80010e6 <HAL_RCC_ClockConfig+0x7e>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800108a:	07c8      	lsls	r0, r1, #31
 800108c:	d440      	bmi.n	8001110 <HAL_RCC_ClockConfig+0xa8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800108e:	4b3f      	ldr	r3, [pc, #252]	; (800118c <HAL_RCC_ClockConfig+0x124>)
 8001090:	681a      	ldr	r2, [r3, #0]
 8001092:	f002 020f 	and.w	r2, r2, #15
 8001096:	4295      	cmp	r5, r2
 8001098:	d366      	bcc.n	8001168 <HAL_RCC_ClockConfig+0x100>
      return HAL_ERROR;
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800109a:	6822      	ldr	r2, [r4, #0]
 800109c:	0751      	lsls	r1, r2, #29
 800109e:	d46c      	bmi.n	800117a <HAL_RCC_ClockConfig+0x112>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010a0:	0713      	lsls	r3, r2, #28
 80010a2:	d507      	bpl.n	80010b4 <HAL_RCC_ClockConfig+0x4c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80010a4:	4a3a      	ldr	r2, [pc, #232]	; (8001190 <HAL_RCC_ClockConfig+0x128>)
 80010a6:	6921      	ldr	r1, [r4, #16]
 80010a8:	6893      	ldr	r3, [r2, #8]
 80010aa:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80010ae:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80010b2:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80010b4:	f000 f898 	bl	80011e8 <HAL_RCC_GetSysClockFreq>
 80010b8:	4b35      	ldr	r3, [pc, #212]	; (8001190 <HAL_RCC_ClockConfig+0x128>)
 80010ba:	4a36      	ldr	r2, [pc, #216]	; (8001194 <HAL_RCC_ClockConfig+0x12c>)
 80010bc:	689b      	ldr	r3, [r3, #8]
 80010be:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80010c2:	5cd3      	ldrb	r3, [r2, r3]
 80010c4:	40d8      	lsrs	r0, r3
 80010c6:	4b34      	ldr	r3, [pc, #208]	; (8001198 <HAL_RCC_ClockConfig+0x130>)
 80010c8:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 80010ca:	2000      	movs	r0, #0
 80010cc:	f7ff fa8a 	bl	80005e4 <HAL_InitTick>

  return HAL_OK;
 80010d0:	2000      	movs	r0, #0
 80010d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010d6:	b2ca      	uxtb	r2, r1
 80010d8:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f003 030f 	and.w	r3, r3, #15
 80010e0:	4299      	cmp	r1, r3
 80010e2:	d1c6      	bne.n	8001072 <HAL_RCC_ClockConfig+0xa>
 80010e4:	e7ce      	b.n	8001084 <HAL_RCC_ClockConfig+0x1c>
 80010e6:	4b2a      	ldr	r3, [pc, #168]	; (8001190 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010e8:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80010ec:	bf1e      	ittt	ne
 80010ee:	689a      	ldrne	r2, [r3, #8]
 80010f0:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 80010f4:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010f6:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80010f8:	bf42      	ittt	mi
 80010fa:	689a      	ldrmi	r2, [r3, #8]
 80010fc:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8001100:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001102:	689a      	ldr	r2, [r3, #8]
 8001104:	68a0      	ldr	r0, [r4, #8]
 8001106:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800110a:	4302      	orrs	r2, r0
 800110c:	609a      	str	r2, [r3, #8]
 800110e:	e7bc      	b.n	800108a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001110:	6862      	ldr	r2, [r4, #4]
 8001112:	4b1f      	ldr	r3, [pc, #124]	; (8001190 <HAL_RCC_ClockConfig+0x128>)
 8001114:	2a01      	cmp	r2, #1
 8001116:	d11d      	bne.n	8001154 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800111e:	d0a8      	beq.n	8001072 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001120:	4e1b      	ldr	r6, [pc, #108]	; (8001190 <HAL_RCC_ClockConfig+0x128>)
 8001122:	68b3      	ldr	r3, [r6, #8]
 8001124:	f023 0303 	bic.w	r3, r3, #3
 8001128:	4313      	orrs	r3, r2
 800112a:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800112c:	f7ff faa4 	bl	8000678 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001130:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001134:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001136:	68b3      	ldr	r3, [r6, #8]
 8001138:	6862      	ldr	r2, [r4, #4]
 800113a:	f003 030c 	and.w	r3, r3, #12
 800113e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001142:	d0a4      	beq.n	800108e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001144:	f7ff fa98 	bl	8000678 <HAL_GetTick>
 8001148:	1bc0      	subs	r0, r0, r7
 800114a:	4540      	cmp	r0, r8
 800114c:	d9f3      	bls.n	8001136 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 800114e:	2003      	movs	r0, #3
}
 8001150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001154:	1e91      	subs	r1, r2, #2
 8001156:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001158:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800115a:	d802      	bhi.n	8001162 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800115c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001160:	e7dd      	b.n	800111e <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001162:	f013 0f02 	tst.w	r3, #2
 8001166:	e7da      	b.n	800111e <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001168:	b2ea      	uxtb	r2, r5
 800116a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f003 030f 	and.w	r3, r3, #15
 8001172:	429d      	cmp	r5, r3
 8001174:	f47f af7d 	bne.w	8001072 <HAL_RCC_ClockConfig+0xa>
 8001178:	e78f      	b.n	800109a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800117a:	4905      	ldr	r1, [pc, #20]	; (8001190 <HAL_RCC_ClockConfig+0x128>)
 800117c:	68e0      	ldr	r0, [r4, #12]
 800117e:	688b      	ldr	r3, [r1, #8]
 8001180:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001184:	4303      	orrs	r3, r0
 8001186:	608b      	str	r3, [r1, #8]
 8001188:	e78a      	b.n	80010a0 <HAL_RCC_ClockConfig+0x38>
 800118a:	bf00      	nop
 800118c:	40023c00 	.word	0x40023c00
 8001190:	40023800 	.word	0x40023800
 8001194:	08006706 	.word	0x08006706
 8001198:	20000010 	.word	0x20000010

0800119c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 800119c:	4b01      	ldr	r3, [pc, #4]	; (80011a4 <HAL_RCC_GetHCLKFreq+0x8>)
 800119e:	6818      	ldr	r0, [r3, #0]
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	20000010 	.word	0x20000010

080011a8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80011a8:	4b04      	ldr	r3, [pc, #16]	; (80011bc <HAL_RCC_GetPCLK1Freq+0x14>)
 80011aa:	4a05      	ldr	r2, [pc, #20]	; (80011c0 <HAL_RCC_GetPCLK1Freq+0x18>)
 80011ac:	689b      	ldr	r3, [r3, #8]
 80011ae:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80011b2:	5cd3      	ldrb	r3, [r2, r3]
 80011b4:	4a03      	ldr	r2, [pc, #12]	; (80011c4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80011b6:	6810      	ldr	r0, [r2, #0]
}
 80011b8:	40d8      	lsrs	r0, r3
 80011ba:	4770      	bx	lr
 80011bc:	40023800 	.word	0x40023800
 80011c0:	08006716 	.word	0x08006716
 80011c4:	20000010 	.word	0x20000010

080011c8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80011c8:	4b04      	ldr	r3, [pc, #16]	; (80011dc <HAL_RCC_GetPCLK2Freq+0x14>)
 80011ca:	4a05      	ldr	r2, [pc, #20]	; (80011e0 <HAL_RCC_GetPCLK2Freq+0x18>)
 80011cc:	689b      	ldr	r3, [r3, #8]
 80011ce:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80011d2:	5cd3      	ldrb	r3, [r2, r3]
 80011d4:	4a03      	ldr	r2, [pc, #12]	; (80011e4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80011d6:	6810      	ldr	r0, [r2, #0]
}
 80011d8:	40d8      	lsrs	r0, r3
 80011da:	4770      	bx	lr
 80011dc:	40023800 	.word	0x40023800
 80011e0:	08006716 	.word	0x08006716
 80011e4:	20000010 	.word	0x20000010

080011e8 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80011e8:	4920      	ldr	r1, [pc, #128]	; (800126c <HAL_RCC_GetSysClockFreq+0x84>)
{
 80011ea:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80011ec:	688b      	ldr	r3, [r1, #8]
 80011ee:	f003 030c 	and.w	r3, r3, #12
 80011f2:	2b08      	cmp	r3, #8
 80011f4:	d007      	beq.n	8001206 <HAL_RCC_GetSysClockFreq+0x1e>
 80011f6:	2b0c      	cmp	r3, #12
 80011f8:	d020      	beq.n	800123c <HAL_RCC_GetSysClockFreq+0x54>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80011fa:	4a1d      	ldr	r2, [pc, #116]	; (8001270 <HAL_RCC_GetSysClockFreq+0x88>)
 80011fc:	481d      	ldr	r0, [pc, #116]	; (8001274 <HAL_RCC_GetSysClockFreq+0x8c>)
 80011fe:	2b04      	cmp	r3, #4
 8001200:	bf18      	it	ne
 8001202:	4610      	movne	r0, r2
 8001204:	bd08      	pop	{r3, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001206:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001208:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800120a:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800120c:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001210:	bf14      	ite	ne
 8001212:	4818      	ldrne	r0, [pc, #96]	; (8001274 <HAL_RCC_GetSysClockFreq+0x8c>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001214:	4816      	ldreq	r0, [pc, #88]	; (8001270 <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001216:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800121a:	bf18      	it	ne
 800121c:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800121e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001222:	fba1 0100 	umull	r0, r1, r1, r0
 8001226:	f7ff f855 	bl	80002d4 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800122a:	4b10      	ldr	r3, [pc, #64]	; (800126c <HAL_RCC_GetSysClockFreq+0x84>)
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001232:	3301      	adds	r3, #1
 8001234:	005b      	lsls	r3, r3, #1
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);

      sysclockfreq = pllvco/pllr;
 8001236:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800123a:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800123c:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800123e:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001240:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001242:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001246:	bf14      	ite	ne
 8001248:	480a      	ldrne	r0, [pc, #40]	; (8001274 <HAL_RCC_GetSysClockFreq+0x8c>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800124a:	4809      	ldreq	r0, [pc, #36]	; (8001270 <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800124c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001250:	bf18      	it	ne
 8001252:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001254:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001258:	fba1 0100 	umull	r0, r1, r1, r0
 800125c:	f7ff f83a 	bl	80002d4 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001260:	4b02      	ldr	r3, [pc, #8]	; (800126c <HAL_RCC_GetSysClockFreq+0x84>)
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8001268:	e7e5      	b.n	8001236 <HAL_RCC_GetSysClockFreq+0x4e>
 800126a:	bf00      	nop
 800126c:	40023800 	.word	0x40023800
 8001270:	00f42400 	.word	0x00f42400
 8001274:	007a1200 	.word	0x007a1200

08001278 <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001278:	6803      	ldr	r3, [r0, #0]
{
 800127a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800127e:	07df      	lsls	r7, r3, #31
{
 8001280:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001282:	d410      	bmi.n	80012a6 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001284:	6823      	ldr	r3, [r4, #0]
 8001286:	079e      	lsls	r6, r3, #30
 8001288:	d467      	bmi.n	800135a <HAL_RCC_OscConfig+0xe2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800128a:	6823      	ldr	r3, [r4, #0]
 800128c:	071a      	lsls	r2, r3, #28
 800128e:	f100 80b2 	bmi.w	80013f6 <HAL_RCC_OscConfig+0x17e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001292:	6823      	ldr	r3, [r4, #0]
 8001294:	075b      	lsls	r3, r3, #29
 8001296:	f100 80d0 	bmi.w	800143a <HAL_RCC_OscConfig+0x1c2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800129a:	69a2      	ldr	r2, [r4, #24]
 800129c:	2a00      	cmp	r2, #0
 800129e:	f040 8139 	bne.w	8001514 <HAL_RCC_OscConfig+0x29c>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 80012a2:	2000      	movs	r0, #0
 80012a4:	e01e      	b.n	80012e4 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80012a6:	4b97      	ldr	r3, [pc, #604]	; (8001504 <HAL_RCC_OscConfig+0x28c>)
 80012a8:	689a      	ldr	r2, [r3, #8]
 80012aa:	f002 020c 	and.w	r2, r2, #12
 80012ae:	2a04      	cmp	r2, #4
 80012b0:	d010      	beq.n	80012d4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80012b2:	689a      	ldr	r2, [r3, #8]
 80012b4:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80012b8:	2a08      	cmp	r2, #8
 80012ba:	d102      	bne.n	80012c2 <HAL_RCC_OscConfig+0x4a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	025d      	lsls	r5, r3, #9
 80012c0:	d408      	bmi.n	80012d4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012c2:	4b90      	ldr	r3, [pc, #576]	; (8001504 <HAL_RCC_OscConfig+0x28c>)
 80012c4:	689a      	ldr	r2, [r3, #8]
 80012c6:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80012ca:	2a0c      	cmp	r2, #12
 80012cc:	d10d      	bne.n	80012ea <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012ce:	685a      	ldr	r2, [r3, #4]
 80012d0:	0250      	lsls	r0, r2, #9
 80012d2:	d50a      	bpl.n	80012ea <HAL_RCC_OscConfig+0x72>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012d4:	4b8b      	ldr	r3, [pc, #556]	; (8001504 <HAL_RCC_OscConfig+0x28c>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	0399      	lsls	r1, r3, #14
 80012da:	d5d3      	bpl.n	8001284 <HAL_RCC_OscConfig+0xc>
 80012dc:	6863      	ldr	r3, [r4, #4]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d1d0      	bne.n	8001284 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80012e2:	2001      	movs	r0, #1
}
 80012e4:	b002      	add	sp, #8
 80012e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012ea:	6862      	ldr	r2, [r4, #4]
 80012ec:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80012f0:	d111      	bne.n	8001316 <HAL_RCC_OscConfig+0x9e>
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80012f8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80012fa:	f7ff f9bd 	bl	8000678 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012fe:	4d81      	ldr	r5, [pc, #516]	; (8001504 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8001300:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001302:	682b      	ldr	r3, [r5, #0]
 8001304:	039a      	lsls	r2, r3, #14
 8001306:	d4bd      	bmi.n	8001284 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001308:	f7ff f9b6 	bl	8000678 <HAL_GetTick>
 800130c:	1b80      	subs	r0, r0, r6
 800130e:	2864      	cmp	r0, #100	; 0x64
 8001310:	d9f7      	bls.n	8001302 <HAL_RCC_OscConfig+0x8a>
            return HAL_TIMEOUT;
 8001312:	2003      	movs	r0, #3
 8001314:	e7e6      	b.n	80012e4 <HAL_RCC_OscConfig+0x6c>
 8001316:	4d7b      	ldr	r5, [pc, #492]	; (8001504 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001318:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 800131c:	682b      	ldr	r3, [r5, #0]
 800131e:	d107      	bne.n	8001330 <HAL_RCC_OscConfig+0xb8>
 8001320:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001324:	602b      	str	r3, [r5, #0]
 8001326:	682b      	ldr	r3, [r5, #0]
 8001328:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800132c:	602b      	str	r3, [r5, #0]
 800132e:	e7e4      	b.n	80012fa <HAL_RCC_OscConfig+0x82>
 8001330:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001334:	602b      	str	r3, [r5, #0]
 8001336:	682b      	ldr	r3, [r5, #0]
 8001338:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800133c:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800133e:	2a00      	cmp	r2, #0
 8001340:	d1db      	bne.n	80012fa <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8001342:	f7ff f999 	bl	8000678 <HAL_GetTick>
 8001346:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001348:	682b      	ldr	r3, [r5, #0]
 800134a:	039b      	lsls	r3, r3, #14
 800134c:	d59a      	bpl.n	8001284 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800134e:	f7ff f993 	bl	8000678 <HAL_GetTick>
 8001352:	1b80      	subs	r0, r0, r6
 8001354:	2864      	cmp	r0, #100	; 0x64
 8001356:	d9f7      	bls.n	8001348 <HAL_RCC_OscConfig+0xd0>
 8001358:	e7db      	b.n	8001312 <HAL_RCC_OscConfig+0x9a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800135a:	4b6a      	ldr	r3, [pc, #424]	; (8001504 <HAL_RCC_OscConfig+0x28c>)
 800135c:	689a      	ldr	r2, [r3, #8]
 800135e:	f012 0f0c 	tst.w	r2, #12
 8001362:	d010      	beq.n	8001386 <HAL_RCC_OscConfig+0x10e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001364:	689a      	ldr	r2, [r3, #8]
 8001366:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800136a:	2a08      	cmp	r2, #8
 800136c:	d102      	bne.n	8001374 <HAL_RCC_OscConfig+0xfc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	025f      	lsls	r7, r3, #9
 8001372:	d508      	bpl.n	8001386 <HAL_RCC_OscConfig+0x10e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001374:	4a63      	ldr	r2, [pc, #396]	; (8001504 <HAL_RCC_OscConfig+0x28c>)
 8001376:	6893      	ldr	r3, [r2, #8]
 8001378:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800137c:	2b0c      	cmp	r3, #12
 800137e:	d111      	bne.n	80013a4 <HAL_RCC_OscConfig+0x12c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001380:	6853      	ldr	r3, [r2, #4]
 8001382:	025e      	lsls	r6, r3, #9
 8001384:	d40e      	bmi.n	80013a4 <HAL_RCC_OscConfig+0x12c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001386:	4b5f      	ldr	r3, [pc, #380]	; (8001504 <HAL_RCC_OscConfig+0x28c>)
 8001388:	681a      	ldr	r2, [r3, #0]
 800138a:	0795      	lsls	r5, r2, #30
 800138c:	d502      	bpl.n	8001394 <HAL_RCC_OscConfig+0x11c>
 800138e:	68e2      	ldr	r2, [r4, #12]
 8001390:	2a01      	cmp	r2, #1
 8001392:	d1a6      	bne.n	80012e2 <HAL_RCC_OscConfig+0x6a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	6921      	ldr	r1, [r4, #16]
 8001398:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800139c:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80013a0:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013a2:	e772      	b.n	800128a <HAL_RCC_OscConfig+0x12>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80013a4:	68e2      	ldr	r2, [r4, #12]
 80013a6:	4b58      	ldr	r3, [pc, #352]	; (8001508 <HAL_RCC_OscConfig+0x290>)
 80013a8:	b1b2      	cbz	r2, 80013d8 <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_HSI_ENABLE();
 80013aa:	2201      	movs	r2, #1
 80013ac:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80013ae:	f7ff f963 	bl	8000678 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013b2:	4d54      	ldr	r5, [pc, #336]	; (8001504 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 80013b4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013b6:	682b      	ldr	r3, [r5, #0]
 80013b8:	0798      	lsls	r0, r3, #30
 80013ba:	d507      	bpl.n	80013cc <HAL_RCC_OscConfig+0x154>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013bc:	682b      	ldr	r3, [r5, #0]
 80013be:	6922      	ldr	r2, [r4, #16]
 80013c0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80013c4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80013c8:	602b      	str	r3, [r5, #0]
 80013ca:	e75e      	b.n	800128a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013cc:	f7ff f954 	bl	8000678 <HAL_GetTick>
 80013d0:	1b80      	subs	r0, r0, r6
 80013d2:	2802      	cmp	r0, #2
 80013d4:	d9ef      	bls.n	80013b6 <HAL_RCC_OscConfig+0x13e>
 80013d6:	e79c      	b.n	8001312 <HAL_RCC_OscConfig+0x9a>
        __HAL_RCC_HSI_DISABLE();
 80013d8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80013da:	f7ff f94d 	bl	8000678 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013de:	4d49      	ldr	r5, [pc, #292]	; (8001504 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 80013e0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013e2:	682b      	ldr	r3, [r5, #0]
 80013e4:	0799      	lsls	r1, r3, #30
 80013e6:	f57f af50 	bpl.w	800128a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013ea:	f7ff f945 	bl	8000678 <HAL_GetTick>
 80013ee:	1b80      	subs	r0, r0, r6
 80013f0:	2802      	cmp	r0, #2
 80013f2:	d9f6      	bls.n	80013e2 <HAL_RCC_OscConfig+0x16a>
 80013f4:	e78d      	b.n	8001312 <HAL_RCC_OscConfig+0x9a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80013f6:	6962      	ldr	r2, [r4, #20]
 80013f8:	4b44      	ldr	r3, [pc, #272]	; (800150c <HAL_RCC_OscConfig+0x294>)
 80013fa:	b17a      	cbz	r2, 800141c <HAL_RCC_OscConfig+0x1a4>
      __HAL_RCC_LSI_ENABLE();
 80013fc:	2201      	movs	r2, #1
 80013fe:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001400:	f7ff f93a 	bl	8000678 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001404:	4d3f      	ldr	r5, [pc, #252]	; (8001504 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8001406:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001408:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800140a:	079f      	lsls	r7, r3, #30
 800140c:	f53f af41 	bmi.w	8001292 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001410:	f7ff f932 	bl	8000678 <HAL_GetTick>
 8001414:	1b80      	subs	r0, r0, r6
 8001416:	2802      	cmp	r0, #2
 8001418:	d9f6      	bls.n	8001408 <HAL_RCC_OscConfig+0x190>
 800141a:	e77a      	b.n	8001312 <HAL_RCC_OscConfig+0x9a>
      __HAL_RCC_LSI_DISABLE();
 800141c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800141e:	f7ff f92b 	bl	8000678 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001422:	4d38      	ldr	r5, [pc, #224]	; (8001504 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8001424:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001426:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001428:	0798      	lsls	r0, r3, #30
 800142a:	f57f af32 	bpl.w	8001292 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800142e:	f7ff f923 	bl	8000678 <HAL_GetTick>
 8001432:	1b80      	subs	r0, r0, r6
 8001434:	2802      	cmp	r0, #2
 8001436:	d9f6      	bls.n	8001426 <HAL_RCC_OscConfig+0x1ae>
 8001438:	e76b      	b.n	8001312 <HAL_RCC_OscConfig+0x9a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800143a:	4b32      	ldr	r3, [pc, #200]	; (8001504 <HAL_RCC_OscConfig+0x28c>)
 800143c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800143e:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8001442:	d128      	bne.n	8001496 <HAL_RCC_OscConfig+0x21e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001444:	9201      	str	r2, [sp, #4]
 8001446:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001448:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800144c:	641a      	str	r2, [r3, #64]	; 0x40
 800144e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001450:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001454:	9301      	str	r3, [sp, #4]
 8001456:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001458:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800145a:	4d2d      	ldr	r5, [pc, #180]	; (8001510 <HAL_RCC_OscConfig+0x298>)
 800145c:	682b      	ldr	r3, [r5, #0]
 800145e:	05d9      	lsls	r1, r3, #23
 8001460:	d51b      	bpl.n	800149a <HAL_RCC_OscConfig+0x222>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001462:	68a3      	ldr	r3, [r4, #8]
 8001464:	4d27      	ldr	r5, [pc, #156]	; (8001504 <HAL_RCC_OscConfig+0x28c>)
 8001466:	2b01      	cmp	r3, #1
 8001468:	d127      	bne.n	80014ba <HAL_RCC_OscConfig+0x242>
 800146a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800146c:	f043 0301 	orr.w	r3, r3, #1
 8001470:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001472:	f7ff f901 	bl	8000678 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001476:	4d23      	ldr	r5, [pc, #140]	; (8001504 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8001478:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800147a:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800147e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001480:	079b      	lsls	r3, r3, #30
 8001482:	d539      	bpl.n	80014f8 <HAL_RCC_OscConfig+0x280>
    if(pwrclkchanged == SET)
 8001484:	2e00      	cmp	r6, #0
 8001486:	f43f af08 	beq.w	800129a <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 800148a:	4a1e      	ldr	r2, [pc, #120]	; (8001504 <HAL_RCC_OscConfig+0x28c>)
 800148c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800148e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001492:	6413      	str	r3, [r2, #64]	; 0x40
 8001494:	e701      	b.n	800129a <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8001496:	2600      	movs	r6, #0
 8001498:	e7df      	b.n	800145a <HAL_RCC_OscConfig+0x1e2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800149a:	682b      	ldr	r3, [r5, #0]
 800149c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014a0:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80014a2:	f7ff f8e9 	bl	8000678 <HAL_GetTick>
 80014a6:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014a8:	682b      	ldr	r3, [r5, #0]
 80014aa:	05da      	lsls	r2, r3, #23
 80014ac:	d4d9      	bmi.n	8001462 <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014ae:	f7ff f8e3 	bl	8000678 <HAL_GetTick>
 80014b2:	1bc0      	subs	r0, r0, r7
 80014b4:	2802      	cmp	r0, #2
 80014b6:	d9f7      	bls.n	80014a8 <HAL_RCC_OscConfig+0x230>
 80014b8:	e72b      	b.n	8001312 <HAL_RCC_OscConfig+0x9a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014ba:	2b05      	cmp	r3, #5
 80014bc:	d104      	bne.n	80014c8 <HAL_RCC_OscConfig+0x250>
 80014be:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80014c0:	f043 0304 	orr.w	r3, r3, #4
 80014c4:	672b      	str	r3, [r5, #112]	; 0x70
 80014c6:	e7d0      	b.n	800146a <HAL_RCC_OscConfig+0x1f2>
 80014c8:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80014ca:	f022 0201 	bic.w	r2, r2, #1
 80014ce:	672a      	str	r2, [r5, #112]	; 0x70
 80014d0:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80014d2:	f022 0204 	bic.w	r2, r2, #4
 80014d6:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d1ca      	bne.n	8001472 <HAL_RCC_OscConfig+0x1fa>
      tickstart = HAL_GetTick();
 80014dc:	f7ff f8cc 	bl	8000678 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014e0:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80014e4:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014e6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80014e8:	0798      	lsls	r0, r3, #30
 80014ea:	d5cb      	bpl.n	8001484 <HAL_RCC_OscConfig+0x20c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014ec:	f7ff f8c4 	bl	8000678 <HAL_GetTick>
 80014f0:	1bc0      	subs	r0, r0, r7
 80014f2:	4540      	cmp	r0, r8
 80014f4:	d9f7      	bls.n	80014e6 <HAL_RCC_OscConfig+0x26e>
 80014f6:	e70c      	b.n	8001312 <HAL_RCC_OscConfig+0x9a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014f8:	f7ff f8be 	bl	8000678 <HAL_GetTick>
 80014fc:	1bc0      	subs	r0, r0, r7
 80014fe:	4540      	cmp	r0, r8
 8001500:	d9bd      	bls.n	800147e <HAL_RCC_OscConfig+0x206>
 8001502:	e706      	b.n	8001312 <HAL_RCC_OscConfig+0x9a>
 8001504:	40023800 	.word	0x40023800
 8001508:	42470000 	.word	0x42470000
 800150c:	42470e80 	.word	0x42470e80
 8001510:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001514:	4d23      	ldr	r5, [pc, #140]	; (80015a4 <HAL_RCC_OscConfig+0x32c>)
 8001516:	68ab      	ldr	r3, [r5, #8]
 8001518:	f003 030c 	and.w	r3, r3, #12
 800151c:	2b08      	cmp	r3, #8
 800151e:	f43f aee0 	beq.w	80012e2 <HAL_RCC_OscConfig+0x6a>
 8001522:	4e21      	ldr	r6, [pc, #132]	; (80015a8 <HAL_RCC_OscConfig+0x330>)
 8001524:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001526:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001528:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800152a:	d12d      	bne.n	8001588 <HAL_RCC_OscConfig+0x310>
        tickstart = HAL_GetTick();
 800152c:	f7ff f8a4 	bl	8000678 <HAL_GetTick>
 8001530:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001532:	682b      	ldr	r3, [r5, #0]
 8001534:	0199      	lsls	r1, r3, #6
 8001536:	d421      	bmi.n	800157c <HAL_RCC_OscConfig+0x304>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001538:	6a22      	ldr	r2, [r4, #32]
 800153a:	69e3      	ldr	r3, [r4, #28]
 800153c:	4313      	orrs	r3, r2
 800153e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001540:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001544:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001546:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800154a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800154c:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8001550:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001552:	4c14      	ldr	r4, [pc, #80]	; (80015a4 <HAL_RCC_OscConfig+0x32c>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001554:	0852      	lsrs	r2, r2, #1
 8001556:	3a01      	subs	r2, #1
 8001558:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800155c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800155e:	2301      	movs	r3, #1
 8001560:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001562:	f7ff f889 	bl	8000678 <HAL_GetTick>
 8001566:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001568:	6823      	ldr	r3, [r4, #0]
 800156a:	019a      	lsls	r2, r3, #6
 800156c:	f53f ae99 	bmi.w	80012a2 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001570:	f7ff f882 	bl	8000678 <HAL_GetTick>
 8001574:	1b40      	subs	r0, r0, r5
 8001576:	2802      	cmp	r0, #2
 8001578:	d9f6      	bls.n	8001568 <HAL_RCC_OscConfig+0x2f0>
 800157a:	e6ca      	b.n	8001312 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800157c:	f7ff f87c 	bl	8000678 <HAL_GetTick>
 8001580:	1bc0      	subs	r0, r0, r7
 8001582:	2802      	cmp	r0, #2
 8001584:	d9d5      	bls.n	8001532 <HAL_RCC_OscConfig+0x2ba>
 8001586:	e6c4      	b.n	8001312 <HAL_RCC_OscConfig+0x9a>
        tickstart = HAL_GetTick();
 8001588:	f7ff f876 	bl	8000678 <HAL_GetTick>
 800158c:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800158e:	682b      	ldr	r3, [r5, #0]
 8001590:	019b      	lsls	r3, r3, #6
 8001592:	f57f ae86 	bpl.w	80012a2 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001596:	f7ff f86f 	bl	8000678 <HAL_GetTick>
 800159a:	1b00      	subs	r0, r0, r4
 800159c:	2802      	cmp	r0, #2
 800159e:	d9f6      	bls.n	800158e <HAL_RCC_OscConfig+0x316>
 80015a0:	e6b7      	b.n	8001312 <HAL_RCC_OscConfig+0x9a>
 80015a2:	bf00      	nop
 80015a4:	40023800 	.word	0x40023800
 80015a8:	42470060 	.word	0x42470060

080015ac <HAL_TIM_Base_MspInit>:
 80015ac:	4770      	bx	lr

080015ae <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80015ae:	6803      	ldr	r3, [r0, #0]
 80015b0:	68da      	ldr	r2, [r3, #12]
 80015b2:	f042 0201 	orr.w	r2, r2, #1
 80015b6:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	f042 0201 	orr.w	r2, r2, #1
 80015be:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 80015c0:	2000      	movs	r0, #0
 80015c2:	4770      	bx	lr

080015c4 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80015c4:	4a2e      	ldr	r2, [pc, #184]	; (8001680 <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 80015c6:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80015c8:	4290      	cmp	r0, r2
 80015ca:	d012      	beq.n	80015f2 <TIM_Base_SetConfig+0x2e>
 80015cc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80015d0:	d00f      	beq.n	80015f2 <TIM_Base_SetConfig+0x2e>
 80015d2:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80015d6:	4290      	cmp	r0, r2
 80015d8:	d00b      	beq.n	80015f2 <TIM_Base_SetConfig+0x2e>
 80015da:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015de:	4290      	cmp	r0, r2
 80015e0:	d007      	beq.n	80015f2 <TIM_Base_SetConfig+0x2e>
 80015e2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015e6:	4290      	cmp	r0, r2
 80015e8:	d003      	beq.n	80015f2 <TIM_Base_SetConfig+0x2e>
 80015ea:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80015ee:	4290      	cmp	r0, r2
 80015f0:	d11d      	bne.n	800162e <TIM_Base_SetConfig+0x6a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 80015f2:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80015f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80015f8:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80015fa:	4a21      	ldr	r2, [pc, #132]	; (8001680 <TIM_Base_SetConfig+0xbc>)
 80015fc:	4290      	cmp	r0, r2
 80015fe:	d104      	bne.n	800160a <TIM_Base_SetConfig+0x46>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001600:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001602:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001606:	4313      	orrs	r3, r2
 8001608:	e028      	b.n	800165c <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800160a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800160e:	d0f7      	beq.n	8001600 <TIM_Base_SetConfig+0x3c>
 8001610:	4a1c      	ldr	r2, [pc, #112]	; (8001684 <TIM_Base_SetConfig+0xc0>)
 8001612:	4290      	cmp	r0, r2
 8001614:	d0f4      	beq.n	8001600 <TIM_Base_SetConfig+0x3c>
 8001616:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800161a:	4290      	cmp	r0, r2
 800161c:	d0f0      	beq.n	8001600 <TIM_Base_SetConfig+0x3c>
 800161e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001622:	4290      	cmp	r0, r2
 8001624:	d0ec      	beq.n	8001600 <TIM_Base_SetConfig+0x3c>
 8001626:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800162a:	4290      	cmp	r0, r2
 800162c:	d0e8      	beq.n	8001600 <TIM_Base_SetConfig+0x3c>
 800162e:	4a16      	ldr	r2, [pc, #88]	; (8001688 <TIM_Base_SetConfig+0xc4>)
 8001630:	4290      	cmp	r0, r2
 8001632:	d0e5      	beq.n	8001600 <TIM_Base_SetConfig+0x3c>
 8001634:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001638:	4290      	cmp	r0, r2
 800163a:	d0e1      	beq.n	8001600 <TIM_Base_SetConfig+0x3c>
 800163c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001640:	4290      	cmp	r0, r2
 8001642:	d0dd      	beq.n	8001600 <TIM_Base_SetConfig+0x3c>
 8001644:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8001648:	4290      	cmp	r0, r2
 800164a:	d0d9      	beq.n	8001600 <TIM_Base_SetConfig+0x3c>
 800164c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001650:	4290      	cmp	r0, r2
 8001652:	d0d5      	beq.n	8001600 <TIM_Base_SetConfig+0x3c>
 8001654:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001658:	4290      	cmp	r0, r2
 800165a:	d0d1      	beq.n	8001600 <TIM_Base_SetConfig+0x3c>
  }

  TIMx->CR1 = tmpcr1;
 800165c:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800165e:	688b      	ldr	r3, [r1, #8]
 8001660:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001662:	680b      	ldr	r3, [r1, #0]
 8001664:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8001666:	4b06      	ldr	r3, [pc, #24]	; (8001680 <TIM_Base_SetConfig+0xbc>)
 8001668:	4298      	cmp	r0, r3
 800166a:	d006      	beq.n	800167a <TIM_Base_SetConfig+0xb6>
 800166c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001670:	4298      	cmp	r0, r3
 8001672:	d002      	beq.n	800167a <TIM_Base_SetConfig+0xb6>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001674:	2301      	movs	r3, #1
 8001676:	6143      	str	r3, [r0, #20]
}
 8001678:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 800167a:	690b      	ldr	r3, [r1, #16]
 800167c:	6303      	str	r3, [r0, #48]	; 0x30
 800167e:	e7f9      	b.n	8001674 <TIM_Base_SetConfig+0xb0>
 8001680:	40010000 	.word	0x40010000
 8001684:	40000400 	.word	0x40000400
 8001688:	40014000 	.word	0x40014000

0800168c <HAL_TIM_Base_Init>:
{ 
 800168c:	b510      	push	{r4, lr}
  if(htim == NULL)
 800168e:	4604      	mov	r4, r0
 8001690:	b1a0      	cbz	r0, 80016bc <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001692:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001696:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800169a:	b91b      	cbnz	r3, 80016a4 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800169c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 80016a0:	f7ff ff84 	bl	80015ac <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80016a4:	2302      	movs	r3, #2
 80016a6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80016aa:	6820      	ldr	r0, [r4, #0]
 80016ac:	1d21      	adds	r1, r4, #4
 80016ae:	f7ff ff89 	bl	80015c4 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80016b2:	2301      	movs	r3, #1
 80016b4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 80016b8:	2000      	movs	r0, #0
 80016ba:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80016bc:	2001      	movs	r0, #1
}
 80016be:	bd10      	pop	{r4, pc}

080016c0 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80016c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 80016c4:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80016c6:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 80016c8:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80016ca:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80016cc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80016d0:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 80016d2:	6133      	str	r3, [r6, #16]
{
 80016d4:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80016d6:	6883      	ldr	r3, [r0, #8]
 80016d8:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 80016da:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80016dc:	4303      	orrs	r3, r0
 80016de:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80016e0:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80016e4:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80016e6:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80016ea:	430b      	orrs	r3, r1
 80016ec:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80016ee:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 80016f0:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 80016f2:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 80016f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 80016f8:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80016fa:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 80016fe:	6173      	str	r3, [r6, #20]
 8001700:	4b7a      	ldr	r3, [pc, #488]	; (80018ec <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001702:	d17c      	bne.n	80017fe <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001704:	429e      	cmp	r6, r3
 8001706:	d003      	beq.n	8001710 <UART_SetConfig+0x50>
 8001708:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800170c:	429e      	cmp	r6, r3
 800170e:	d144      	bne.n	800179a <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001710:	f7ff fd5a 	bl	80011c8 <HAL_RCC_GetPCLK2Freq>
 8001714:	2519      	movs	r5, #25
 8001716:	fb05 f300 	mul.w	r3, r5, r0
 800171a:	6860      	ldr	r0, [r4, #4]
 800171c:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001720:	0040      	lsls	r0, r0, #1
 8001722:	fbb3 f3f0 	udiv	r3, r3, r0
 8001726:	fbb3 f3f9 	udiv	r3, r3, r9
 800172a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800172e:	f7ff fd4b 	bl	80011c8 <HAL_RCC_GetPCLK2Freq>
 8001732:	6863      	ldr	r3, [r4, #4]
 8001734:	4368      	muls	r0, r5
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	fbb0 f7f3 	udiv	r7, r0, r3
 800173c:	f7ff fd44 	bl	80011c8 <HAL_RCC_GetPCLK2Freq>
 8001740:	6863      	ldr	r3, [r4, #4]
 8001742:	4368      	muls	r0, r5
 8001744:	005b      	lsls	r3, r3, #1
 8001746:	fbb0 f3f3 	udiv	r3, r0, r3
 800174a:	fbb3 f3f9 	udiv	r3, r3, r9
 800174e:	fb09 7313 	mls	r3, r9, r3, r7
 8001752:	00db      	lsls	r3, r3, #3
 8001754:	3332      	adds	r3, #50	; 0x32
 8001756:	fbb3 f3f9 	udiv	r3, r3, r9
 800175a:	005b      	lsls	r3, r3, #1
 800175c:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8001760:	f7ff fd32 	bl	80011c8 <HAL_RCC_GetPCLK2Freq>
 8001764:	6862      	ldr	r2, [r4, #4]
 8001766:	4368      	muls	r0, r5
 8001768:	0052      	lsls	r2, r2, #1
 800176a:	fbb0 faf2 	udiv	sl, r0, r2
 800176e:	f7ff fd2b 	bl	80011c8 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001772:	6863      	ldr	r3, [r4, #4]
 8001774:	4368      	muls	r0, r5
 8001776:	005b      	lsls	r3, r3, #1
 8001778:	fbb0 f3f3 	udiv	r3, r0, r3
 800177c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001780:	fb09 a313 	mls	r3, r9, r3, sl
 8001784:	00db      	lsls	r3, r3, #3
 8001786:	3332      	adds	r3, #50	; 0x32
 8001788:	fbb3 f3f9 	udiv	r3, r3, r9
 800178c:	f003 0307 	and.w	r3, r3, #7
 8001790:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001792:	443b      	add	r3, r7
 8001794:	60b3      	str	r3, [r6, #8]
 8001796:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800179a:	f7ff fd05 	bl	80011a8 <HAL_RCC_GetPCLK1Freq>
 800179e:	2519      	movs	r5, #25
 80017a0:	fb05 f300 	mul.w	r3, r5, r0
 80017a4:	6860      	ldr	r0, [r4, #4]
 80017a6:	f04f 0964 	mov.w	r9, #100	; 0x64
 80017aa:	0040      	lsls	r0, r0, #1
 80017ac:	fbb3 f3f0 	udiv	r3, r3, r0
 80017b0:	fbb3 f3f9 	udiv	r3, r3, r9
 80017b4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80017b8:	f7ff fcf6 	bl	80011a8 <HAL_RCC_GetPCLK1Freq>
 80017bc:	6863      	ldr	r3, [r4, #4]
 80017be:	4368      	muls	r0, r5
 80017c0:	005b      	lsls	r3, r3, #1
 80017c2:	fbb0 f7f3 	udiv	r7, r0, r3
 80017c6:	f7ff fcef 	bl	80011a8 <HAL_RCC_GetPCLK1Freq>
 80017ca:	6863      	ldr	r3, [r4, #4]
 80017cc:	4368      	muls	r0, r5
 80017ce:	005b      	lsls	r3, r3, #1
 80017d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80017d4:	fbb3 f3f9 	udiv	r3, r3, r9
 80017d8:	fb09 7313 	mls	r3, r9, r3, r7
 80017dc:	00db      	lsls	r3, r3, #3
 80017de:	3332      	adds	r3, #50	; 0x32
 80017e0:	fbb3 f3f9 	udiv	r3, r3, r9
 80017e4:	005b      	lsls	r3, r3, #1
 80017e6:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80017ea:	f7ff fcdd 	bl	80011a8 <HAL_RCC_GetPCLK1Freq>
 80017ee:	6862      	ldr	r2, [r4, #4]
 80017f0:	4368      	muls	r0, r5
 80017f2:	0052      	lsls	r2, r2, #1
 80017f4:	fbb0 faf2 	udiv	sl, r0, r2
 80017f8:	f7ff fcd6 	bl	80011a8 <HAL_RCC_GetPCLK1Freq>
 80017fc:	e7b9      	b.n	8001772 <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80017fe:	429e      	cmp	r6, r3
 8001800:	d002      	beq.n	8001808 <UART_SetConfig+0x148>
 8001802:	4b3b      	ldr	r3, [pc, #236]	; (80018f0 <UART_SetConfig+0x230>)
 8001804:	429e      	cmp	r6, r3
 8001806:	d140      	bne.n	800188a <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001808:	f7ff fcde 	bl	80011c8 <HAL_RCC_GetPCLK2Freq>
 800180c:	6867      	ldr	r7, [r4, #4]
 800180e:	2519      	movs	r5, #25
 8001810:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001814:	fb05 f300 	mul.w	r3, r5, r0
 8001818:	00bf      	lsls	r7, r7, #2
 800181a:	fbb3 f3f7 	udiv	r3, r3, r7
 800181e:	fbb3 f3f9 	udiv	r3, r3, r9
 8001822:	011f      	lsls	r7, r3, #4
 8001824:	f7ff fcd0 	bl	80011c8 <HAL_RCC_GetPCLK2Freq>
 8001828:	6863      	ldr	r3, [r4, #4]
 800182a:	4368      	muls	r0, r5
 800182c:	009b      	lsls	r3, r3, #2
 800182e:	fbb0 f8f3 	udiv	r8, r0, r3
 8001832:	f7ff fcc9 	bl	80011c8 <HAL_RCC_GetPCLK2Freq>
 8001836:	6863      	ldr	r3, [r4, #4]
 8001838:	4368      	muls	r0, r5
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001840:	fbb3 f3f9 	udiv	r3, r3, r9
 8001844:	fb09 8313 	mls	r3, r9, r3, r8
 8001848:	011b      	lsls	r3, r3, #4
 800184a:	3332      	adds	r3, #50	; 0x32
 800184c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001850:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8001854:	f7ff fcb8 	bl	80011c8 <HAL_RCC_GetPCLK2Freq>
 8001858:	6862      	ldr	r2, [r4, #4]
 800185a:	4368      	muls	r0, r5
 800185c:	0092      	lsls	r2, r2, #2
 800185e:	fbb0 faf2 	udiv	sl, r0, r2
 8001862:	f7ff fcb1 	bl	80011c8 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001866:	6863      	ldr	r3, [r4, #4]
 8001868:	4368      	muls	r0, r5
 800186a:	009b      	lsls	r3, r3, #2
 800186c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001870:	fbb3 f3f9 	udiv	r3, r3, r9
 8001874:	fb09 a313 	mls	r3, r9, r3, sl
 8001878:	011b      	lsls	r3, r3, #4
 800187a:	3332      	adds	r3, #50	; 0x32
 800187c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001880:	f003 030f 	and.w	r3, r3, #15
 8001884:	ea43 0308 	orr.w	r3, r3, r8
 8001888:	e783      	b.n	8001792 <UART_SetConfig+0xd2>
 800188a:	f7ff fc8d 	bl	80011a8 <HAL_RCC_GetPCLK1Freq>
 800188e:	6867      	ldr	r7, [r4, #4]
 8001890:	2519      	movs	r5, #25
 8001892:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001896:	fb05 f300 	mul.w	r3, r5, r0
 800189a:	00bf      	lsls	r7, r7, #2
 800189c:	fbb3 f3f7 	udiv	r3, r3, r7
 80018a0:	fbb3 f3f9 	udiv	r3, r3, r9
 80018a4:	011f      	lsls	r7, r3, #4
 80018a6:	f7ff fc7f 	bl	80011a8 <HAL_RCC_GetPCLK1Freq>
 80018aa:	6863      	ldr	r3, [r4, #4]
 80018ac:	4368      	muls	r0, r5
 80018ae:	009b      	lsls	r3, r3, #2
 80018b0:	fbb0 f8f3 	udiv	r8, r0, r3
 80018b4:	f7ff fc78 	bl	80011a8 <HAL_RCC_GetPCLK1Freq>
 80018b8:	6863      	ldr	r3, [r4, #4]
 80018ba:	4368      	muls	r0, r5
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	fbb0 f3f3 	udiv	r3, r0, r3
 80018c2:	fbb3 f3f9 	udiv	r3, r3, r9
 80018c6:	fb09 8313 	mls	r3, r9, r3, r8
 80018ca:	011b      	lsls	r3, r3, #4
 80018cc:	3332      	adds	r3, #50	; 0x32
 80018ce:	fbb3 f3f9 	udiv	r3, r3, r9
 80018d2:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80018d6:	f7ff fc67 	bl	80011a8 <HAL_RCC_GetPCLK1Freq>
 80018da:	6862      	ldr	r2, [r4, #4]
 80018dc:	4368      	muls	r0, r5
 80018de:	0092      	lsls	r2, r2, #2
 80018e0:	fbb0 faf2 	udiv	sl, r0, r2
 80018e4:	f7ff fc60 	bl	80011a8 <HAL_RCC_GetPCLK1Freq>
 80018e8:	e7bd      	b.n	8001866 <UART_SetConfig+0x1a6>
 80018ea:	bf00      	nop
 80018ec:	40011000 	.word	0x40011000
 80018f0:	40011400 	.word	0x40011400

080018f4 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 80018f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018f6:	4604      	mov	r4, r0
 80018f8:	460e      	mov	r6, r1
 80018fa:	4617      	mov	r7, r2
 80018fc:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80018fe:	6821      	ldr	r1, [r4, #0]
 8001900:	680b      	ldr	r3, [r1, #0]
 8001902:	ea36 0303 	bics.w	r3, r6, r3
 8001906:	d101      	bne.n	800190c <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8001908:	2000      	movs	r0, #0
}
 800190a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 800190c:	1c6b      	adds	r3, r5, #1
 800190e:	d0f7      	beq.n	8001900 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001910:	b995      	cbnz	r5, 8001938 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001912:	6823      	ldr	r3, [r4, #0]
 8001914:	68da      	ldr	r2, [r3, #12]
 8001916:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800191a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800191c:	695a      	ldr	r2, [r3, #20]
 800191e:	f022 0201 	bic.w	r2, r2, #1
 8001922:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8001924:	2320      	movs	r3, #32
 8001926:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800192a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 800192e:	2300      	movs	r3, #0
 8001930:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8001934:	2003      	movs	r0, #3
 8001936:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001938:	f7fe fe9e 	bl	8000678 <HAL_GetTick>
 800193c:	1bc0      	subs	r0, r0, r7
 800193e:	4285      	cmp	r5, r0
 8001940:	d2dd      	bcs.n	80018fe <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8001942:	e7e6      	b.n	8001912 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08001944 <HAL_UART_Init>:
{
 8001944:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001946:	4604      	mov	r4, r0
 8001948:	b340      	cbz	r0, 800199c <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 800194a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800194e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001952:	b91b      	cbnz	r3, 800195c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001954:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001958:	f000 fc72 	bl	8002240 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 800195c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800195e:	2324      	movs	r3, #36	; 0x24
 8001960:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001964:	68d3      	ldr	r3, [r2, #12]
 8001966:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800196a:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800196c:	4620      	mov	r0, r4
 800196e:	f7ff fea7 	bl	80016c0 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001972:	6823      	ldr	r3, [r4, #0]
 8001974:	691a      	ldr	r2, [r3, #16]
 8001976:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800197a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800197c:	695a      	ldr	r2, [r3, #20]
 800197e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001982:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001984:	68da      	ldr	r2, [r3, #12]
 8001986:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800198a:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800198c:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 800198e:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001990:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001992:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001996:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800199a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800199c:	2001      	movs	r0, #1
}
 800199e:	bd10      	pop	{r4, pc}

080019a0 <HAL_UART_DeInit>:
{
 80019a0:	b510      	push	{r4, lr}
  if(huart == NULL)
 80019a2:	4604      	mov	r4, r0
 80019a4:	b168      	cbz	r0, 80019c2 <HAL_UART_DeInit+0x22>
  huart->gState = HAL_UART_STATE_BUSY;
 80019a6:	2324      	movs	r3, #36	; 0x24
 80019a8:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  HAL_UART_MspDeInit(huart);
 80019ac:	f000 fc70 	bl	8002290 <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019b0:	2000      	movs	r0, #0
 80019b2:	63e0      	str	r0, [r4, #60]	; 0x3c
  __HAL_UNLOCK(huart);
 80019b4:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  huart->gState = HAL_UART_STATE_RESET;
 80019b8:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 80019bc:	f884 003a 	strb.w	r0, [r4, #58]	; 0x3a
  return HAL_OK;
 80019c0:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80019c2:	2001      	movs	r0, #1
}
 80019c4:	bd10      	pop	{r4, pc}

080019c6 <HAL_UART_Transmit>:
{
 80019c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80019ca:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY) 
 80019cc:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80019d0:	2b20      	cmp	r3, #32
{
 80019d2:	4604      	mov	r4, r0
 80019d4:	460d      	mov	r5, r1
 80019d6:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY) 
 80019d8:	d14f      	bne.n	8001a7a <HAL_UART_Transmit+0xb4>
    if((pData == NULL ) || (Size == 0)) 
 80019da:	2900      	cmp	r1, #0
 80019dc:	d04a      	beq.n	8001a74 <HAL_UART_Transmit+0xae>
 80019de:	2a00      	cmp	r2, #0
 80019e0:	d048      	beq.n	8001a74 <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 80019e2:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d047      	beq.n	8001a7a <HAL_UART_Transmit+0xb4>
 80019ea:	2301      	movs	r3, #1
 80019ec:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019f0:	2300      	movs	r3, #0
 80019f2:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80019f4:	2321      	movs	r3, #33	; 0x21
 80019f6:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 80019fa:	f7fe fe3d 	bl	8000678 <HAL_GetTick>
    huart->TxXferSize = Size;
 80019fe:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8001a02:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8001a04:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8001a08:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001a0a:	b29b      	uxth	r3, r3
 8001a0c:	b96b      	cbnz	r3, 8001a2a <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001a0e:	463b      	mov	r3, r7
 8001a10:	4632      	mov	r2, r6
 8001a12:	2140      	movs	r1, #64	; 0x40
 8001a14:	4620      	mov	r0, r4
 8001a16:	f7ff ff6d 	bl	80018f4 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001a1a:	b9b0      	cbnz	r0, 8001a4a <HAL_UART_Transmit+0x84>
      huart->gState = HAL_UART_STATE_READY;
 8001a1c:	2320      	movs	r3, #32
 8001a1e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8001a22:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8001a26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8001a2a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001a2c:	3b01      	subs	r3, #1
 8001a2e:	b29b      	uxth	r3, r3
 8001a30:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001a32:	68a3      	ldr	r3, [r4, #8]
 8001a34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001a38:	4632      	mov	r2, r6
 8001a3a:	463b      	mov	r3, r7
 8001a3c:	f04f 0180 	mov.w	r1, #128	; 0x80
 8001a40:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001a42:	d10e      	bne.n	8001a62 <HAL_UART_Transmit+0x9c>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001a44:	f7ff ff56 	bl	80018f4 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001a48:	b110      	cbz	r0, 8001a50 <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 8001a4a:	2003      	movs	r0, #3
 8001a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001a50:	882b      	ldrh	r3, [r5, #0]
 8001a52:	6822      	ldr	r2, [r4, #0]
 8001a54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a58:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001a5a:	6923      	ldr	r3, [r4, #16]
 8001a5c:	b943      	cbnz	r3, 8001a70 <HAL_UART_Transmit+0xaa>
          pData +=2U;
 8001a5e:	3502      	adds	r5, #2
 8001a60:	e7d2      	b.n	8001a08 <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001a62:	f7ff ff47 	bl	80018f4 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001a66:	2800      	cmp	r0, #0
 8001a68:	d1ef      	bne.n	8001a4a <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001a6a:	6823      	ldr	r3, [r4, #0]
 8001a6c:	782a      	ldrb	r2, [r5, #0]
 8001a6e:	605a      	str	r2, [r3, #4]
 8001a70:	3501      	adds	r5, #1
 8001a72:	e7c9      	b.n	8001a08 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8001a74:	2001      	movs	r0, #1
 8001a76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8001a7a:	2002      	movs	r0, #2
}
 8001a7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001a80 <CAN_Config>:

    return 1;
}


void CAN_Config(void){
 8001a80:	b530      	push	{r4, r5, lr}
	  sFilterConfig.FilterMaskIdLow = 0;
	  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
	  sFilterConfig.FilterActivation = ENABLE;
	  sFilterConfig.SlaveStartFilterBank = 14;

	  HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 8001a82:	4d14      	ldr	r5, [pc, #80]	; (8001ad4 <CAN_Config+0x54>)
void CAN_Config(void){
 8001a84:	b08b      	sub	sp, #44	; 0x2c
	  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001a86:	2301      	movs	r3, #1
	  sFilterConfig.FilterBank = 0;
 8001a88:	2400      	movs	r4, #0
	  HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 8001a8a:	4669      	mov	r1, sp
	  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001a8c:	9307      	str	r3, [sp, #28]
	  sFilterConfig.FilterActivation = ENABLE;
 8001a8e:	9308      	str	r3, [sp, #32]
	  HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 8001a90:	4628      	mov	r0, r5
	  sFilterConfig.SlaveStartFilterBank = 14;
 8001a92:	230e      	movs	r3, #14
 8001a94:	9309      	str	r3, [sp, #36]	; 0x24
	  sFilterConfig.FilterBank = 0;
 8001a96:	9405      	str	r4, [sp, #20]
	  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001a98:	9406      	str	r4, [sp, #24]
	  sFilterConfig.FilterIdHigh = 0x00 << 5;
 8001a9a:	9400      	str	r4, [sp, #0]
	  sFilterConfig.FilterIdLow = 0;
 8001a9c:	9401      	str	r4, [sp, #4]
	  sFilterConfig.FilterMaskIdHigh = 0x0 << 5;
 8001a9e:	9402      	str	r4, [sp, #8]
	  sFilterConfig.FilterMaskIdLow = 0;
 8001aa0:	9403      	str	r4, [sp, #12]
	  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001aa2:	9404      	str	r4, [sp, #16]
	  HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 8001aa4:	f7fe fe7e 	bl	80007a4 <HAL_CAN_ConfigFilter>
	  HAL_CAN_Start(&hcan1);
 8001aa8:	4628      	mov	r0, r5
 8001aaa:	f7fe ff05 	bl	80008b8 <HAL_CAN_Start>
	  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001aae:	2102      	movs	r1, #2
 8001ab0:	4628      	mov	r0, r5
 8001ab2:	f7fe ffaa 	bl	8000a0a <HAL_CAN_ActivateNotification>


	  TxHeader.StdId = 0x08;
 8001ab6:	4b08      	ldr	r3, [pc, #32]	; (8001ad8 <CAN_Config+0x58>)
 8001ab8:	2208      	movs	r2, #8
 8001aba:	601a      	str	r2, [r3, #0]
	  TxHeader.ExtId = 0x08;
 8001abc:	605a      	str	r2, [r3, #4]
	  TxHeader.RTR = CAN_RTR_DATA;
	  TxHeader.IDE = CAN_ID_STD;
	  TxHeader.DLC = 2;
 8001abe:	2202      	movs	r2, #2
 8001ac0:	611a      	str	r2, [r3, #16]
	  TxHeader.RTR = CAN_RTR_DATA;
 8001ac2:	60dc      	str	r4, [r3, #12]
	  TxHeader.IDE = CAN_ID_STD;
 8001ac4:	609c      	str	r4, [r3, #8]
	  TxHeader.TransmitGlobalTime = DISABLE;
 8001ac6:	751c      	strb	r4, [r3, #20]
	  TxData[0] =2;
 8001ac8:	4b04      	ldr	r3, [pc, #16]	; (8001adc <CAN_Config+0x5c>)
 8001aca:	701a      	strb	r2, [r3, #0]
	  TxData[1]= 4;
 8001acc:	2204      	movs	r2, #4
 8001ace:	705a      	strb	r2, [r3, #1]



}
 8001ad0:	b00b      	add	sp, #44	; 0x2c
 8001ad2:	bd30      	pop	{r4, r5, pc}
 8001ad4:	20000804 	.word	0x20000804
 8001ad8:	2000082c 	.word	0x2000082c
 8001adc:	200007b0 	.word	0x200007b0

08001ae0 <plog>:


}

void plog(char* str)
{
 8001ae0:	b510      	push	{r4, lr}
 8001ae2:	4604      	mov	r4, r0
	HAL_UART_Transmit(&huart2, str, strlen(str), 1000);
 8001ae4:	f7fe fbee 	bl	80002c4 <strlen>
 8001ae8:	4621      	mov	r1, r4
 8001aea:	b282      	uxth	r2, r0
 8001aec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001af0:	4802      	ldr	r0, [pc, #8]	; (8001afc <plog+0x1c>)
}
 8001af2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_UART_Transmit(&huart2, str, strlen(str), 1000);
 8001af6:	f7ff bf66 	b.w	80019c6 <HAL_UART_Transmit>
 8001afa:	bf00      	nop
 8001afc:	200007c4 	.word	0x200007c4

08001b00 <HAL_CAN_RxFifo0MsgPendingCallback>:
{
 8001b00:	b510      	push	{r4, lr}
  HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 8001b02:	4c0e      	ldr	r4, [pc, #56]	; (8001b3c <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8001b04:	4b0e      	ldr	r3, [pc, #56]	; (8001b40 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8001b06:	4622      	mov	r2, r4
 8001b08:	2100      	movs	r1, #0
 8001b0a:	f7fe ff00 	bl	800090e <HAL_CAN_GetRxMessage>
  switch(id){
 8001b0e:	6823      	ldr	r3, [r4, #0]
 8001b10:	2b02      	cmp	r3, #2
 8001b12:	d00d      	beq.n	8001b30 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>
 8001b14:	d802      	bhi.n	8001b1c <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>
 8001b16:	2b01      	cmp	r3, #1
 8001b18:	d005      	beq.n	8001b26 <HAL_CAN_RxFifo0MsgPendingCallback+0x26>
 8001b1a:	bd10      	pop	{r4, pc}
 8001b1c:	2b10      	cmp	r3, #16
 8001b1e:	d009      	beq.n	8001b34 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
 8001b20:	2b11      	cmp	r3, #17
 8001b22:	d009      	beq.n	8001b38 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>
 8001b24:	bd10      	pop	{r4, pc}
	  plog("reception de l'tat cmd\n");
 8001b26:	4807      	ldr	r0, [pc, #28]	; (8001b44 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
}
 8001b28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  	  plog("reception de la valeur niveau eau\n");
 8001b2c:	f7ff bfd8 	b.w	8001ae0 <plog>
  	  plog("passage mode manuel\n");
 8001b30:	4805      	ldr	r0, [pc, #20]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8001b32:	e7f9      	b.n	8001b28 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>
  	  plog("reception de la valeur courant pompe\n");
 8001b34:	4805      	ldr	r0, [pc, #20]	; (8001b4c <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8001b36:	e7f7      	b.n	8001b28 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>
  	  plog("reception de la valeur niveau eau\n");
 8001b38:	4805      	ldr	r0, [pc, #20]	; (8001b50 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8001b3a:	e7f5      	b.n	8001b28 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>
 8001b3c:	20000844 	.word	0x20000844
 8001b40:	200007bc 	.word	0x200007bc
 8001b44:	08004ee5 	.word	0x08004ee5
 8001b48:	08004efe 	.word	0x08004efe
 8001b4c:	08004f13 	.word	0x08004f13
 8001b50:	08004f39 	.word	0x08004f39

08001b54 <HAL_CAN_ErrorCallback>:
void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan){
 8001b54:	b508      	push	{r3, lr}
	uint32_t erreur = HAL_CAN_GetError(hcan);
 8001b56:	f7ff f875 	bl	8000c44 <HAL_CAN_GetError>
	switch(erreur){
 8001b5a:	2804      	cmp	r0, #4
 8001b5c:	d012      	beq.n	8001b84 <HAL_CAN_ErrorCallback+0x30>
 8001b5e:	d805      	bhi.n	8001b6c <HAL_CAN_ErrorCallback+0x18>
 8001b60:	2801      	cmp	r0, #1
 8001b62:	d00d      	beq.n	8001b80 <HAL_CAN_ErrorCallback+0x2c>
 8001b64:	2802      	cmp	r0, #2
 8001b66:	d00f      	beq.n	8001b88 <HAL_CAN_ErrorCallback+0x34>
			plog("autres erreurs");
 8001b68:	4809      	ldr	r0, [pc, #36]	; (8001b90 <HAL_CAN_ErrorCallback+0x3c>)
 8001b6a:	e005      	b.n	8001b78 <HAL_CAN_ErrorCallback+0x24>
	switch(erreur){
 8001b6c:	2820      	cmp	r0, #32
 8001b6e:	d00d      	beq.n	8001b8c <HAL_CAN_ErrorCallback+0x38>
 8001b70:	f5b0 1f00 	cmp.w	r0, #2097152	; 0x200000
 8001b74:	d1f8      	bne.n	8001b68 <HAL_CAN_ErrorCallback+0x14>
			plog("erreur param\n");
 8001b76:	4807      	ldr	r0, [pc, #28]	; (8001b94 <HAL_CAN_ErrorCallback+0x40>)
}
 8001b78:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			plog("autres erreurs");
 8001b7c:	f7ff bfb0 	b.w	8001ae0 <plog>
				plog("protocol error\n");
 8001b80:	4805      	ldr	r0, [pc, #20]	; (8001b98 <HAL_CAN_ErrorCallback+0x44>)
 8001b82:	e7f9      	b.n	8001b78 <HAL_CAN_ErrorCallback+0x24>
				plog("bus off\n");
 8001b84:	4805      	ldr	r0, [pc, #20]	; (8001b9c <HAL_CAN_ErrorCallback+0x48>)
 8001b86:	e7f7      	b.n	8001b78 <HAL_CAN_ErrorCallback+0x24>
				plog("passive error\n");
 8001b88:	4805      	ldr	r0, [pc, #20]	; (8001ba0 <HAL_CAN_ErrorCallback+0x4c>)
 8001b8a:	e7f5      	b.n	8001b78 <HAL_CAN_ErrorCallback+0x24>
				plog("erreur ack\n");
 8001b8c:	4805      	ldr	r0, [pc, #20]	; (8001ba4 <HAL_CAN_ErrorCallback+0x50>)
 8001b8e:	e7f3      	b.n	8001b78 <HAL_CAN_ErrorCallback+0x24>
 8001b90:	08004ed6 	.word	0x08004ed6
 8001b94:	08004e94 	.word	0x08004e94
 8001b98:	08004ea2 	.word	0x08004ea2
 8001b9c:	08004eb2 	.word	0x08004eb2
 8001ba0:	08004ebb 	.word	0x08004ebb
 8001ba4:	08004eca 	.word	0x08004eca

08001ba8 <event_init>:
  */
void event_init(wifi_event_buffer *buffer, int size) 
{
    uint32_t element_size;
    element_size = sizeof(wifi_event_TypeDef);
    buffer->size = element_size*size;
 8001ba8:	00c9      	lsls	r1, r1, #3
    buffer->start = 0;
 8001baa:	2300      	movs	r3, #0
    buffer->size = element_size*size;
 8001bac:	b289      	uxth	r1, r1
 8001bae:	8081      	strh	r1, [r0, #4]
    buffer->start = 0;
 8001bb0:	8003      	strh	r3, [r0, #0]
    buffer->count = 0;
 8001bb2:	80c3      	strh	r3, [r0, #6]
    buffer->end = 0;
 8001bb4:	8043      	strh	r3, [r0, #2]
    buffer->element = event_buffer;
 8001bb6:	4b01      	ldr	r3, [pc, #4]	; (8001bbc <event_init+0x14>)
 8001bb8:	6083      	str	r3, [r0, #8]
 8001bba:	4770      	bx	lr
 8001bbc:	20000208 	.word	0x20000208

08001bc0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bc0:	b530      	push	{r4, r5, lr}
 8001bc2:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	4b27      	ldr	r3, [pc, #156]	; (8001c64 <SystemClock_Config+0xa4>)
 8001bc8:	9200      	str	r2, [sp, #0]
 8001bca:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001bcc:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8001bd0:	6419      	str	r1, [r3, #64]	; 0x40
 8001bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001bd4:	4924      	ldr	r1, [pc, #144]	; (8001c68 <SystemClock_Config+0xa8>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bda:	9300      	str	r3, [sp, #0]
 8001bdc:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001bde:	9201      	str	r2, [sp, #4]
 8001be0:	680b      	ldr	r3, [r1, #0]
 8001be2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001be6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bea:	600b      	str	r3, [r1, #0]
 8001bec:	680b      	ldr	r3, [r1, #0]
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001bee:	920e      	str	r2, [sp, #56]	; 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001bf0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001bf4:	9301      	str	r3, [sp, #4]
 8001bf6:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001bfc:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bfe:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001c00:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001c02:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001c04:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001c06:	f44f 73a8 	mov.w	r3, #336	; 0x150
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c0a:	a807      	add	r0, sp, #28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c0c:	9407      	str	r4, [sp, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c0e:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001c10:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001c12:	9511      	str	r5, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001c14:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001c16:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c18:	f7ff fb2e 	bl	8001278 <HAL_RCC_OscConfig>
 8001c1c:	b100      	cbz	r0, 8001c20 <SystemClock_Config+0x60>
 8001c1e:	e7fe      	b.n	8001c1e <SystemClock_Config+0x5e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c20:	230f      	movs	r3, #15
 8001c22:	9302      	str	r3, [sp, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c24:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c2a:	9006      	str	r0, [sp, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c2c:	4621      	mov	r1, r4
 8001c2e:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c30:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c32:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c34:	f7ff fa18 	bl	8001068 <HAL_RCC_ClockConfig>
 8001c38:	4604      	mov	r4, r0
 8001c3a:	b100      	cbz	r0, 8001c3e <SystemClock_Config+0x7e>
 8001c3c:	e7fe      	b.n	8001c3c <SystemClock_Config+0x7c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001c3e:	f7ff faad 	bl	800119c <HAL_RCC_GetHCLKFreq>
 8001c42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c46:	fbb0 f0f3 	udiv	r0, r0, r3
 8001c4a:	f7ff f85d 	bl	8000d08 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001c4e:	4628      	mov	r0, r5
 8001c50:	f7ff f87e 	bl	8000d50 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001c54:	4622      	mov	r2, r4
 8001c56:	4621      	mov	r1, r4
 8001c58:	f04f 30ff 	mov.w	r0, #4294967295
 8001c5c:	f7ff f806 	bl	8000c6c <HAL_NVIC_SetPriority>
}
 8001c60:	b015      	add	sp, #84	; 0x54
 8001c62:	bd30      	pop	{r4, r5, pc}
 8001c64:	40023800 	.word	0x40023800
 8001c68:	40007000 	.word	0x40007000

08001c6c <main>:
{
 8001c6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c70:	b08a      	sub	sp, #40	; 0x28
		  __GPIOA_CLK_ENABLE();
 8001c72:	4c53      	ldr	r4, [pc, #332]	; (8001dc0 <main+0x154>)
 8001c74:	2500      	movs	r5, #0
 8001c76:	9500      	str	r5, [sp, #0]
 8001c78:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001c7a:	f043 0301 	orr.w	r3, r3, #1
 8001c7e:	6323      	str	r3, [r4, #48]	; 0x30
 8001c80:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001c82:	f003 0301 	and.w	r3, r3, #1
 8001c86:	9300      	str	r3, [sp, #0]
 8001c88:	9b00      	ldr	r3, [sp, #0]
  HAL_Init();
 8001c8a:	f7fe fccf 	bl	800062c <HAL_Init>
  SystemClock_Config();
 8001c8e:	f7ff ff97 	bl	8001bc0 <SystemClock_Config>
  SystemCoreClockUpdate();
 8001c92:	f000 fc9b 	bl	80025cc <SystemCoreClockUpdate>
 	  Timer_Config( );
 8001c96:	f000 f9a1 	bl	8001fdc <Timer_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c9a:	9501      	str	r5, [sp, #4]
 8001c9c:	6b23      	ldr	r3, [r4, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001c9e:	4849      	ldr	r0, [pc, #292]	; (8001dc4 <main+0x158>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ca0:	f043 0304 	orr.w	r3, r3, #4
 8001ca4:	6323      	str	r3, [r4, #48]	; 0x30
 8001ca6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001ca8:	f003 0304 	and.w	r3, r3, #4
 8001cac:	9301      	str	r3, [sp, #4]
 8001cae:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cb0:	9502      	str	r5, [sp, #8]
 8001cb2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001cb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cb8:	6323      	str	r3, [r4, #48]	; 0x30
 8001cba:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001cbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cc0:	9302      	str	r3, [sp, #8]
 8001cc2:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cc4:	9503      	str	r5, [sp, #12]
 8001cc6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001cc8:	f043 0301 	orr.w	r3, r3, #1
 8001ccc:	6323      	str	r3, [r4, #48]	; 0x30
 8001cce:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001cd0:	f003 0301 	and.w	r3, r3, #1
 8001cd4:	9303      	str	r3, [sp, #12]
 8001cd6:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cd8:	9504      	str	r5, [sp, #16]
 8001cda:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001cdc:	f043 0302 	orr.w	r3, r3, #2
 8001ce0:	6323      	str	r3, [r4, #48]	; 0x30
 8001ce2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001ce4:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001ce8:	462a      	mov	r2, r5
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cea:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001cec:	2120      	movs	r1, #32
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cee:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001cf0:	f7ff f9b4 	bl	800105c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001cf4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001cf8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001cfa:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001cfc:	4b32      	ldr	r3, [pc, #200]	; (8001dc8 <main+0x15c>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001cfe:	4833      	ldr	r0, [pc, #204]	; (8001dcc <main+0x160>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d00:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d02:	9507      	str	r5, [sp, #28]

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d04:	2701      	movs	r7, #1
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001d06:	f7ff f835 	bl	8000d74 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD2_Pin;
 8001d0a:	2320      	movs	r3, #32
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001d0c:	482d      	ldr	r0, [pc, #180]	; (8001dc4 <main+0x158>)
  GPIO_InitStruct.Pin = LD2_Pin;
 8001d0e:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001d10:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d12:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d14:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d16:	9508      	str	r5, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001d18:	f7ff f82c 	bl	8000d74 <HAL_GPIO_Init>
  huart2.Instance = USART2;
 8001d1c:	482c      	ldr	r0, [pc, #176]	; (8001dd0 <main+0x164>)
  huart2.Init.BaudRate = 115200;
 8001d1e:	4b2d      	ldr	r3, [pc, #180]	; (8001dd4 <main+0x168>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d20:	6085      	str	r5, [r0, #8]
  huart2.Init.BaudRate = 115200;
 8001d22:	f44f 36e1 	mov.w	r6, #115200	; 0x1c200
 8001d26:	e880 0048 	stmia.w	r0, {r3, r6}
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d2a:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d2c:	60c5      	str	r5, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d2e:	6105      	str	r5, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d30:	6143      	str	r3, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d32:	6185      	str	r5, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d34:	61c5      	str	r5, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d36:	f7ff fe05 	bl	8001944 <HAL_UART_Init>
 8001d3a:	b100      	cbz	r0, 8001d3e <main+0xd2>
 8001d3c:	e7fe      	b.n	8001d3c <main+0xd0>
  hcan1.Instance = CAN1;
 8001d3e:	4b26      	ldr	r3, [pc, #152]	; (8001dd8 <main+0x16c>)
  hcan1.Init.Mode = CAN_MODE_LOOPBACK;
 8001d40:	4926      	ldr	r1, [pc, #152]	; (8001ddc <main+0x170>)
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001d42:	60d8      	str	r0, [r3, #12]
  hcan1.Init.Mode = CAN_MODE_LOOPBACK;
 8001d44:	2230      	movs	r2, #48	; 0x30
 8001d46:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8001d4a:	e883 0016 	stmia.w	r3, {r1, r2, r4}
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 8001d4e:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 8001d52:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001d54:	7618      	strb	r0, [r3, #24]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001d56:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  hcan1.Init.AutoBusOff = DISABLE;
 8001d5a:	7658      	strb	r0, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001d5c:	7698      	strb	r0, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001d5e:	76d8      	strb	r0, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001d60:	7718      	strb	r0, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001d62:	7758      	strb	r0, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001d64:	4618      	mov	r0, r3
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001d66:	615a      	str	r2, [r3, #20]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001d68:	f7fe fca0 	bl	80006ac <HAL_CAN_Init>
 8001d6c:	4605      	mov	r5, r0
 8001d6e:	b100      	cbz	r0, 8001d72 <main+0x106>
 8001d70:	e7fe      	b.n	8001d70 <main+0x104>
  UART_Configuration(baud_rate);
 8001d72:	f8df 8084 	ldr.w	r8, [pc, #132]	; 8001df8 <main+0x18c>
 	  config.power=wifi_active;
 8001d76:	4c1a      	ldr	r4, [pc, #104]	; (8001de0 <main+0x174>)
  CAN_Config();
 8001d78:	f7ff fe82 	bl	8001a80 <CAN_Config>
  UART_Configuration(baud_rate);
 8001d7c:	f8d8 0000 	ldr.w	r0, [r8]
 8001d80:	f000 f954 	bl	800202c <UART_Configuration>
 	  config.mcu_baud_rate = baud_rate;
 8001d84:	f8d8 3000 	ldr.w	r3, [r8]
 8001d88:	6363      	str	r3, [r4, #52]	; 0x34
 	  wifi_state = wifi_state_idle;
 8001d8a:	4b16      	ldr	r3, [pc, #88]	; (8001de4 <main+0x178>)
 	  printf("\r\n\nInitializing the wifi module...");
 8001d8c:	4816      	ldr	r0, [pc, #88]	; (8001de8 <main+0x17c>)
 	  config.power=wifi_active;
 8001d8e:	7065      	strb	r5, [r4, #1]
 	  config.power_level=high;
 8001d90:	2602      	movs	r6, #2
 8001d92:	70a6      	strb	r6, [r4, #2]
 	  config.dhcp=on;//use DHCP IP address
 8001d94:	70e7      	strb	r7, [r4, #3]
 	  wifi_state = wifi_state_idle;
 8001d96:	701e      	strb	r6, [r3, #0]
 	  printf("\r\n\nInitializing the wifi module...");
 8001d98:	f001 fb6e 	bl	8003478 <iprintf>
 	  status = wifi_init(&config);
 8001d9c:	4620      	mov	r0, r4
 8001d9e:	f000 fd4d 	bl	800283c <wifi_init>
 	  if(status!=WiFi_MODULE_SUCCESS)
 8001da2:	b928      	cbnz	r0, 8001db0 <main+0x144>
	  wifi_connect(ssid_, key_,2);
 8001da4:	4632      	mov	r2, r6
 8001da6:	4911      	ldr	r1, [pc, #68]	; (8001dec <main+0x180>)
 8001da8:	4811      	ldr	r0, [pc, #68]	; (8001df0 <main+0x184>)
 8001daa:	f000 fc49 	bl	8002640 <wifi_connect>
 8001dae:	e7fe      	b.n	8001dae <main+0x142>
 	    printf("Error in Config");
 8001db0:	4810      	ldr	r0, [pc, #64]	; (8001df4 <main+0x188>)
 8001db2:	f001 fb61 	bl	8003478 <iprintf>
}
 8001db6:	4628      	mov	r0, r5
 8001db8:	b00a      	add	sp, #40	; 0x28
 8001dba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001dbe:	bf00      	nop
 8001dc0:	40023800 	.word	0x40023800
 8001dc4:	40020000 	.word	0x40020000
 8001dc8:	10210000 	.word	0x10210000
 8001dcc:	40020800 	.word	0x40020800
 8001dd0:	200007c4 	.word	0x200007c4
 8001dd4:	40004400 	.word	0x40004400
 8001dd8:	20000804 	.word	0x20000804
 8001ddc:	40006400 	.word	0x40006400
 8001de0:	200008b8 	.word	0x200008b8
 8001de4:	20000874 	.word	0x20000874
 8001de8:	08004f5c 	.word	0x08004f5c
 8001dec:	08004f8f 	.word	0x08004f8f
 8001df0:	08004f98 	.word	0x08004f98
 8001df4:	08004f7f 	.word	0x08004f7f
 8001df8:	20000008 	.word	0x20000008

08001dfc <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8001dfc:	e7fe      	b.n	8001dfc <_Error_Handler>
	...

08001e00 <init>:
  * @retval None
  */
void init(buffer_t *buffer, int size) 
{
    buffer->size = size;
    buffer->start = 0;
 8001e00:	2300      	movs	r3, #0
    buffer->size = size;
 8001e02:	6081      	str	r1, [r0, #8]
    buffer->start = 0;
 8001e04:	6003      	str	r3, [r0, #0]
    buffer->count = 0;
 8001e06:	60c3      	str	r3, [r0, #12]
    buffer->end = 0;
 8001e08:	6043      	str	r3, [r0, #4]
    buffer->element = ring_buffer;
 8001e0a:	4b01      	ldr	r3, [pc, #4]	; (8001e10 <init+0x10>)
 8001e0c:	6103      	str	r3, [r0, #16]
 8001e0e:	4770      	bx	lr
 8001e10:	20000398 	.word	0x20000398

08001e14 <cmd_funcArgs>:
  }
  
  return i;
}

static ConsoleErr cmd_funcArgs(int id, char *args, char *data, int len, int mode){ 
 8001e14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  
  // Allocate buffer to store all data including message header
  //int tx_len = ((args != NULL) ? strlen(args) : 0) + 5;

  //Reset_AT_CMD_Buffer();  
  memset(tx, 0x0, sizeof WiFi_SPI_Packet);
 8001e18:	4c2e      	ldr	r4, [pc, #184]	; (8001ed4 <cmd_funcArgs+0xc0>)
static ConsoleErr cmd_funcArgs(int id, char *args, char *data, int len, int mode){ 
 8001e1a:	4605      	mov	r5, r0
 8001e1c:	460e      	mov	r6, r1
 8001e1e:	4691      	mov	r9, r2
  memset(tx, 0x0, sizeof WiFi_SPI_Packet);
 8001e20:	2100      	movs	r1, #0
 8001e22:	2280      	movs	r2, #128	; 0x80
 8001e24:	4620      	mov	r0, r4
static ConsoleErr cmd_funcArgs(int id, char *args, char *data, int len, int mode){ 
 8001e26:	461f      	mov	r7, r3
  memset(tx, 0x0, sizeof WiFi_SPI_Packet);
 8001e28:	f001 fa71 	bl	800330e <memset>
  
  tx[0] = SPWF_SPI_MSG_ID;
 8001e2c:	2302      	movs	r3, #2
 8001e2e:	7023      	strb	r3, [r4, #0]
  // tx[1,2] --> Full MSG length filled lather
  tx[1] = 0;
  tx[2] = 0x02;
 8001e30:	70a3      	strb	r3, [r4, #2]
  tx[3] = cmds[id].id; // Command id
 8001e32:	4b29      	ldr	r3, [pc, #164]	; (8001ed8 <cmd_funcArgs+0xc4>)
 8001e34:	2214      	movs	r2, #20
 8001e36:	fb02 3505 	mla	r5, r2, r5, r3
 8001e3a:	7c6b      	ldrb	r3, [r5, #17]
 8001e3c:	70e3      	strb	r3, [r4, #3]
  // tx[4] --> N arguments will be filled later
  tx[4] = 0;
  offset = 5;
  
  // Check if routine contains arguments
  if (args != NULL){
 8001e3e:	2e00      	cmp	r6, #0
 8001e40:	d043      	beq.n	8001eca <cmd_funcArgs+0xb6>
    // String contains comma separated arguments
    //printf("$$ %s\r\n", args);
    char *token = strtok(args, ",");
 8001e42:	4630      	mov	r0, r6
 8001e44:	4925      	ldr	r1, [pc, #148]	; (8001edc <cmd_funcArgs+0xc8>)
 8001e46:	f001 fca1 	bl	800378c <strtok>
  int argc = 0;
 8001e4a:	f04f 0800 	mov.w	r8, #0
    char *token = strtok(args, ",");
 8001e4e:	4606      	mov	r6, r0
  offset = 5;
 8001e50:	2505      	movs	r5, #5
          tx[offset++] = ll; 
          memcpy(tx+offset, token, ll);
          offset += ll;
        } else {
          ll = 1;
          tx[offset++] = 0;//In case of NULL string just fill it up as 0
 8001e52:	46c2      	mov	sl, r8
    while(token){
 8001e54:	b9c6      	cbnz	r6, 8001e88 <cmd_funcArgs+0x74>
        }

        token = strtok(NULL, ",");
    }
    if (data && len > 0)
 8001e56:	f1b9 0f00 	cmp.w	r9, #0
 8001e5a:	d002      	beq.n	8001e62 <cmd_funcArgs+0x4e>
 8001e5c:	2f00      	cmp	r7, #0
    {
        //memcpy(tx+offset, data, len);
        offset += len;
 8001e5e:	bfc8      	it	gt
 8001e60:	19ed      	addgt	r5, r5, r7
    }

    // Set Payload length
    tx[1] = ((offset-3) & 0xFF00)>>8;
 8001e62:	1eeb      	subs	r3, r5, #3
 8001e64:	121a      	asrs	r2, r3, #8
 8001e66:	7062      	strb	r2, [r4, #1]
    tx[2] = ((offset-3) & 0x00FF);
 8001e68:	70a3      	strb	r3, [r4, #2]

    // Set N arguments
    //printf("Argc %d %x\r\n", argc, tx[3]);
    tx[4] = argc;
 8001e6a:	f884 8004 	strb.w	r8, [r4, #4]
// <------------------Work-around not required in FW1.1.0 beta------------------>
//    for (localloop = 0 ; localloop < SPI_WRITE_DELAY ; localloop++)
//    {
//      no_op(*(volatile uint32_t*)0x20000000);
//    }
    SPI_Send_AT_Command(offset-len, mode);//send the SPI cmd packet
 8001e6e:	990c      	ldr	r1, [sp, #48]	; 0x30
  if (data && len > 0) {
 8001e70:	f1b9 0f00 	cmp.w	r9, #0
 8001e74:	d02b      	beq.n	8001ece <cmd_funcArgs+0xba>
 8001e76:	2f00      	cmp	r7, #0
 8001e78:	dd29      	ble.n	8001ece <cmd_funcArgs+0xba>
    SPI_Send_AT_Command(offset-len, mode);//send the SPI cmd packet
 8001e7a:	1be8      	subs	r0, r5, r7
    //printf("Sending data: %d\r\n", len);
    //SPI_Transmit_Manager_Poll(data, len);//now send the data
  } else
    SPI_Send_AT_Command(offset, mode);
 8001e7c:	f001 f834 	bl	8002ee8 <SPI_Send_AT_Command>


  return (ConsoleErr)0;
}
 8001e80:	2000      	movs	r0, #0
 8001e82:	b003      	add	sp, #12
 8001e84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        ll = strlen(token);
 8001e88:	4630      	mov	r0, r6
 8001e8a:	f7fe fa1b 	bl	80002c4 <strlen>
        if (strstr(token, "NULL") == NULL) {       
 8001e8e:	4914      	ldr	r1, [pc, #80]	; (8001ee0 <cmd_funcArgs+0xcc>)
        ll = strlen(token);
 8001e90:	9001      	str	r0, [sp, #4]
        if (strstr(token, "NULL") == NULL) {       
 8001e92:	4630      	mov	r0, r6
 8001e94:	f001 fc5f 	bl	8003756 <strstr>
        argc++;
 8001e98:	f108 0801 	add.w	r8, r8, #1
 8001e9c:	f105 0b01 	add.w	fp, r5, #1
        if (strstr(token, "NULL") == NULL) {       
 8001ea0:	9a01      	ldr	r2, [sp, #4]
 8001ea2:	b970      	cbnz	r0, 8001ec2 <cmd_funcArgs+0xae>
        ll = strlen(token);
 8001ea4:	5562      	strb	r2, [r4, r5]
 8001ea6:	b2d5      	uxtb	r5, r2
          memcpy(tx+offset, token, ll);
 8001ea8:	462a      	mov	r2, r5
 8001eaa:	4631      	mov	r1, r6
 8001eac:	eb04 000b 	add.w	r0, r4, fp
 8001eb0:	f001 fa22 	bl	80032f8 <memcpy>
          offset += ll;
 8001eb4:	445d      	add	r5, fp
        token = strtok(NULL, ",");
 8001eb6:	4909      	ldr	r1, [pc, #36]	; (8001edc <cmd_funcArgs+0xc8>)
 8001eb8:	2000      	movs	r0, #0
 8001eba:	f001 fc67 	bl	800378c <strtok>
 8001ebe:	4606      	mov	r6, r0
 8001ec0:	e7c8      	b.n	8001e54 <cmd_funcArgs+0x40>
          tx[offset++] = 0;//In case of NULL string just fill it up as 0
 8001ec2:	f804 a005 	strb.w	sl, [r4, r5]
 8001ec6:	465d      	mov	r5, fp
 8001ec8:	e7f5      	b.n	8001eb6 <cmd_funcArgs+0xa2>
  offset = 5;
 8001eca:	2505      	movs	r5, #5
 8001ecc:	e7cf      	b.n	8001e6e <cmd_funcArgs+0x5a>
    SPI_Send_AT_Command(offset, mode);
 8001ece:	4628      	mov	r0, r5
 8001ed0:	e7d4      	b.n	8001e7c <cmd_funcArgs+0x68>
 8001ed2:	bf00      	nop
 8001ed4:	20000c68 	.word	0x20000c68
 8001ed8:	08004fa8 	.word	0x08004fa8
 8001edc:	08006280 	.word	0x08006280
 8001ee0:	08004fa0 	.word	0x08004fa0

08001ee4 <get_cmd_id>:
int get_cmd_id( char *str){
 8001ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   for (i = 0 ; cmds[i].func != NULL ; i++) {
 8001ee6:	4d0c      	ldr	r5, [pc, #48]	; (8001f18 <get_cmd_id+0x34>)
int get_cmd_id( char *str){
 8001ee8:	4607      	mov	r7, r0
   for (i = 0 ; cmds[i].func != NULL ; i++) {
 8001eea:	2400      	movs	r4, #0
 8001eec:	2614      	movs	r6, #20
 8001eee:	fb06 f304 	mul.w	r3, r6, r4
 8001ef2:	18ea      	adds	r2, r5, r3
 8001ef4:	68d2      	ldr	r2, [r2, #12]
 8001ef6:	b932      	cbnz	r2, 8001f06 <get_cmd_id+0x22>
        printf("Error: command not found");
 8001ef8:	4808      	ldr	r0, [pc, #32]	; (8001f1c <get_cmd_id+0x38>)
 8001efa:	f001 fabd 	bl	8003478 <iprintf>
        i = -1;
 8001efe:	f04f 34ff 	mov.w	r4, #4294967295
}
 8001f02:	4620      	mov	r0, r4
 8001f04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (!strncasecmp(cmds[i].cmd, str, 64)) {
 8001f06:	2240      	movs	r2, #64	; 0x40
 8001f08:	4639      	mov	r1, r7
 8001f0a:	5958      	ldr	r0, [r3, r5]
 8001f0c:	f001 fbe9 	bl	80036e2 <strncasecmp>
 8001f10:	2800      	cmp	r0, #0
 8001f12:	d0f6      	beq.n	8001f02 <get_cmd_id+0x1e>
   for (i = 0 ; cmds[i].func != NULL ; i++) {
 8001f14:	3401      	adds	r4, #1
 8001f16:	e7ea      	b.n	8001eee <get_cmd_id+0xa>
 8001f18:	08004fa8 	.word	0x08004fa8
 8001f1c:	08005584 	.word	0x08005584

08001f20 <get_cmd_string>:
char * get_cmd_string(int id){
 8001f20:	b538      	push	{r3, r4, r5, lr}
 8001f22:	4b0a      	ldr	r3, [pc, #40]	; (8001f4c <get_cmd_string+0x2c>)
  for (i = 0 ; cmds[i].func != NULL ; i++) {
 8001f24:	2400      	movs	r4, #0
 8001f26:	461d      	mov	r5, r3
 8001f28:	68da      	ldr	r2, [r3, #12]
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	b932      	cbnz	r2, 8001f3c <get_cmd_string+0x1c>
    printf("Error: command not found");
 8001f2e:	4808      	ldr	r0, [pc, #32]	; (8001f50 <get_cmd_string+0x30>)
 8001f30:	f001 faa2 	bl	8003478 <iprintf>
  return cmds[i].cmd;
 8001f34:	2314      	movs	r3, #20
 8001f36:	435c      	muls	r4, r3
 8001f38:	5928      	ldr	r0, [r5, r4]
}
 8001f3a:	bd38      	pop	{r3, r4, r5, pc}
    if (cmds[i].id == id) {
 8001f3c:	7c4a      	ldrb	r2, [r1, #17]
 8001f3e:	4282      	cmp	r2, r0
 8001f40:	f103 0314 	add.w	r3, r3, #20
 8001f44:	d0f6      	beq.n	8001f34 <get_cmd_string+0x14>
  for (i = 0 ; cmds[i].func != NULL ; i++) {
 8001f46:	3401      	adds	r4, #1
 8001f48:	e7ee      	b.n	8001f28 <get_cmd_string+0x8>
 8001f4a:	bf00      	nop
 8001f4c:	08004fa8 	.word	0x08004fa8
 8001f50:	08005584 	.word	0x08005584

08001f54 <run_spi_cmd>:
int run_spi_cmd(char *str, int mode){
 8001f54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f56:	460f      	mov	r7, r1
 8001f58:	b085      	sub	sp, #20
  char *args = strstr(str, "=");
 8001f5a:	213d      	movs	r1, #61	; 0x3d
int run_spi_cmd(char *str, int mode){
 8001f5c:	4606      	mov	r6, r0
  char *args = strstr(str, "=");
 8001f5e:	f001 fbaa 	bl	80036b6 <strchr>
  char *data = strstr(str, " ");
 8001f62:	2120      	movs	r1, #32
  char *args = strstr(str, "=");
 8001f64:	4604      	mov	r4, r0
  char *data = strstr(str, " ");
 8001f66:	4630      	mov	r0, r6
 8001f68:	f001 fba5 	bl	80036b6 <strchr>
  int len = 0;
 8001f6c:	2300      	movs	r3, #0
  char *data = strstr(str, " ");
 8001f6e:	4605      	mov	r5, r0
  int len = 0;
 8001f70:	9303      	str	r3, [sp, #12]
  if (args){
 8001f72:	b10c      	cbz	r4, 8001f78 <run_spi_cmd+0x24>
    *args = '\0';
 8001f74:	f804 3b01 	strb.w	r3, [r4], #1
  if (data){
 8001f78:	b165      	cbz	r5, 8001f94 <run_spi_cmd+0x40>
    *data = '\0';
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	f805 3b01 	strb.w	r3, [r5], #1
    char *ptr = strrchr(args,',');
 8001f80:	212c      	movs	r1, #44	; 0x2c
 8001f82:	4620      	mov	r0, r4
 8001f84:	f001 fbd4 	bl	8003730 <strrchr>
    if(ptr!=NULL)
 8001f88:	b1b0      	cbz	r0, 8001fb8 <run_spi_cmd+0x64>
      sscanf(ptr+1,"%d",&len);
 8001f8a:	aa03      	add	r2, sp, #12
 8001f8c:	4910      	ldr	r1, [pc, #64]	; (8001fd0 <run_spi_cmd+0x7c>)
 8001f8e:	3001      	adds	r0, #1
 8001f90:	f001 fb22 	bl	80035d8 <siscanf>
  int i = get_cmd_id(str);
 8001f94:	4630      	mov	r0, r6
 8001f96:	f7ff ffa5 	bl	8001ee4 <get_cmd_id>
  if (i>=0){
 8001f9a:	1e06      	subs	r6, r0, #0
 8001f9c:	db09      	blt.n	8001fb2 <run_spi_cmd+0x5e>
    cmds[i].func(i, args, data, len, mode);
 8001f9e:	4a0d      	ldr	r2, [pc, #52]	; (8001fd4 <run_spi_cmd+0x80>)
 8001fa0:	9700      	str	r7, [sp, #0]
 8001fa2:	2314      	movs	r3, #20
 8001fa4:	fb03 2306 	mla	r3, r3, r6, r2
 8001fa8:	4621      	mov	r1, r4
 8001faa:	68df      	ldr	r7, [r3, #12]
 8001fac:	9b03      	ldr	r3, [sp, #12]
 8001fae:	462a      	mov	r2, r5
 8001fb0:	47b8      	blx	r7
}
 8001fb2:	4630      	mov	r0, r6
 8001fb4:	b005      	add	sp, #20
 8001fb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    else if(strstr(str,"AT+S.INPUTSSI"))
 8001fb8:	4907      	ldr	r1, [pc, #28]	; (8001fd8 <run_spi_cmd+0x84>)
 8001fba:	4630      	mov	r0, r6
 8001fbc:	f001 fbcb 	bl	8003756 <strstr>
 8001fc0:	2800      	cmp	r0, #0
 8001fc2:	d0e7      	beq.n	8001f94 <run_spi_cmd+0x40>
        len = atoi(args);
 8001fc4:	4620      	mov	r0, r4
 8001fc6:	f000 ffe0 	bl	8002f8a <atoi>
 8001fca:	9003      	str	r0, [sp, #12]
 8001fcc:	e7e2      	b.n	8001f94 <run_spi_cmd+0x40>
 8001fce:	bf00      	nop
 8001fd0:	080069ae 	.word	0x080069ae
 8001fd4:	08004fa8 	.word	0x08004fa8
 8001fd8:	0800559d 	.word	0x0800559d

08001fdc <Timer_Config>:
      1) by calling CMSIS function SystemCoreClockUpdate()
      2) by calling HAL API function HAL_RCC_GetSysClockFreq()
      3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
  ----------------------------------------------------------------------- */
void Timer_Config()
{
 8001fdc:	b508      	push	{r3, lr}
  /* Compute the prescaler value to have TIMx counter clock equal to 10000 Hz */
  uwPrescalerValue = (uint32_t)(SystemCoreClock / 10000) - 1;
 8001fde:	4b0e      	ldr	r3, [pc, #56]	; (8002018 <Timer_Config+0x3c>)
  
  /* Set TIMx instance */
  TimHandle.Instance = TIMx;
 8001fe0:	480e      	ldr	r0, [pc, #56]	; (800201c <Timer_Config+0x40>)
  uwPrescalerValue = (uint32_t)(SystemCoreClock / 10000) - 1;
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f242 7210 	movw	r2, #10000	; 0x2710
 8001fe8:	fbb3 f3f2 	udiv	r3, r3, r2
 8001fec:	4a0c      	ldr	r2, [pc, #48]	; (8002020 <Timer_Config+0x44>)
 8001fee:	3b01      	subs	r3, #1
 8001ff0:	6013      	str	r3, [r2, #0]
  TimHandle.Instance = TIMx;
 8001ff2:	4a0c      	ldr	r2, [pc, #48]	; (8002024 <Timer_Config+0x48>)
 8001ff4:	6002      	str	r2, [r0, #0]
  TimHandle.Init.Period            = 100 - 1;
#endif
#if defined (USE_STM32F1xx_NUCLEO) 
  TimHandle.Init.Period            = 100 - 1;
#endif  
  TimHandle.Init.Prescaler         = uwPrescalerValue;
 8001ff6:	6043      	str	r3, [r0, #4]
  TimHandle.Init.Period            = 100 - 1;
 8001ff8:	2263      	movs	r2, #99	; 0x63
  TimHandle.Init.ClockDivision     = 0;
 8001ffa:	2300      	movs	r3, #0
  TimHandle.Init.Period            = 100 - 1;
 8001ffc:	60c2      	str	r2, [r0, #12]
  TimHandle.Init.ClockDivision     = 0;
 8001ffe:	6103      	str	r3, [r0, #16]
  TimHandle.Init.CounterMode       = TIM_COUNTERMODE_UP;
 8002000:	6083      	str	r3, [r0, #8]
#ifdef USE_STM32F1xx_NUCLEO
  TimHandle.Init.RepetitionCounter = 0;
#endif 

  if (HAL_TIM_Base_Init(&TimHandle) != HAL_OK)
 8002002:	f7ff fb43 	bl	800168c <HAL_TIM_Base_Init>
 8002006:	b128      	cbz	r0, 8002014 <Timer_Config+0x38>
  {
    /* Initialization Error */
    Error_Handler(); 
 8002008:	2187      	movs	r1, #135	; 0x87
 800200a:	4807      	ldr	r0, [pc, #28]	; (8002028 <Timer_Config+0x4c>)
  }

}
 800200c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler(); 
 8002010:	f7ff bef4 	b.w	8001dfc <_Error_Handler>
 8002014:	bd08      	pop	{r3, pc}
 8002016:	bf00      	nop
 8002018:	20000010 	.word	0x20000010
 800201c:	20001fd0 	.word	0x20001fd0
 8002020:	20000798 	.word	0x20000798
 8002024:	40000400 	.word	0x40000400
 8002028:	080066ed 	.word	0x080066ed

0800202c <UART_Configuration>:
*
* @param  None
* @retval None
*/
void UART_Configuration(uint32_t baud_rate)
{
 800202c:	b508      	push	{r3, lr}
  UartWiFiHandle.Instance             = WB_WIFI_UART;
 800202e:	4b0f      	ldr	r3, [pc, #60]	; (800206c <UART_Configuration+0x40>)
 8002030:	4a0f      	ldr	r2, [pc, #60]	; (8002070 <UART_Configuration+0x44>)
 8002032:	601a      	str	r2, [r3, #0]
  UartWiFiHandle.Init.BaudRate        = baud_rate;
 8002034:	6058      	str	r0, [r3, #4]
  UartWiFiHandle.Init.WordLength      = UART_WORDLENGTH_8B;
 8002036:	2200      	movs	r2, #0
#ifdef SPWF04
  UartWiFiHandle.Init.HwFlowCtl       = UART_HWCONTROL_NONE;
#else
  UartWiFiHandle.Init.HwFlowCtl       = UART_HWCONTROL_RTS;
#endif
  UartWiFiHandle.Init.Mode            = UART_MODE_TX_RX;
 8002038:	210c      	movs	r1, #12
  UartWiFiHandle.Init.OverSampling    = UART_OVERSAMPLING_16;
  //UartWiFiHandle.Init.OneBitSampling  = UART_ONEBIT_SAMPLING_ENABLED;
  
  if(HAL_UART_DeInit(&UartWiFiHandle) != HAL_OK)
 800203a:	4618      	mov	r0, r3
  UartWiFiHandle.Init.WordLength      = UART_WORDLENGTH_8B;
 800203c:	609a      	str	r2, [r3, #8]
  UartWiFiHandle.Init.StopBits        = UART_STOPBITS_1;
 800203e:	60da      	str	r2, [r3, #12]
  UartWiFiHandle.Init.Parity          = UART_PARITY_NONE ;
 8002040:	611a      	str	r2, [r3, #16]
  UartWiFiHandle.Init.HwFlowCtl       = UART_HWCONTROL_NONE;
 8002042:	619a      	str	r2, [r3, #24]
  UartWiFiHandle.Init.Mode            = UART_MODE_TX_RX;
 8002044:	6159      	str	r1, [r3, #20]
  UartWiFiHandle.Init.OverSampling    = UART_OVERSAMPLING_16;
 8002046:	61da      	str	r2, [r3, #28]
  if(HAL_UART_DeInit(&UartWiFiHandle) != HAL_OK)
 8002048:	f7ff fcaa 	bl	80019a0 <HAL_UART_DeInit>
 800204c:	b118      	cbz	r0, 8002056 <UART_Configuration+0x2a>
  {
    Error_Handler();
 800204e:	21d0      	movs	r1, #208	; 0xd0
 8002050:	4808      	ldr	r0, [pc, #32]	; (8002074 <UART_Configuration+0x48>)
 8002052:	f7ff fed3 	bl	8001dfc <_Error_Handler>
  }  
  if(HAL_UART_Init(&UartWiFiHandle) != HAL_OK)
 8002056:	4805      	ldr	r0, [pc, #20]	; (800206c <UART_Configuration+0x40>)
 8002058:	f7ff fc74 	bl	8001944 <HAL_UART_Init>
 800205c:	b128      	cbz	r0, 800206a <UART_Configuration+0x3e>
  {
    Error_Handler();
 800205e:	21d4      	movs	r1, #212	; 0xd4
 8002060:	4804      	ldr	r0, [pc, #16]	; (8002074 <UART_Configuration+0x48>)
  }  
#ifdef WIFI_USE_VCOM  
  /*## -1- Enable USART1 DMAR #################################################*/
  UartWiFiHandle.Instance->CR3 |= 0x00000040;
#endif //WIFI_USE_VCOM   
 }
 8002062:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8002066:	f7ff bec9 	b.w	8001dfc <_Error_Handler>
 800206a:	bd08      	pop	{r3, pc}
 800206c:	20000b20 	.word	0x20000b20
 8002070:	40011000 	.word	0x40011000
 8002074:	080066ed 	.word	0x080066ed

08002078 <WiFi_SPI_Init>:
#if defined (USE_STM32F4XX_NUCLEO) || defined (USE_STM32L4XX_NUCLEO)
 
void WiFi_SPI_Init(SPI_HandleTypeDef * hspi)
{
  hspi->Instance = WIFI_SPI_INSTANCE;
  hspi->Init.Mode = WIFI_SPI_MODE;
 8002078:	4b10      	ldr	r3, [pc, #64]	; (80020bc <WiFi_SPI_Init+0x44>)
  hspi->Init.Direction = WIFI_SPI_DIRECTION;
  hspi->Init.DataSize = WIFI_SPI_DATASIZE;
  hspi->Init.CLKPolarity = WIFI_SPI_CLKPOLARITY;
  hspi->Init.CLKPhase = WIFI_SPI_CLKPHASE;
  hspi->Init.NSS = WIFI_SPI_NSS;
 800207a:	f44f 7200 	mov.w	r2, #512	; 0x200
{
 800207e:	b510      	push	{r4, lr}
  hspi->Init.Mode = WIFI_SPI_MODE;
 8002080:	f44f 7e82 	mov.w	lr, #260	; 0x104
  hspi->Init.NSS = WIFI_SPI_NSS;
 8002084:	6182      	str	r2, [r0, #24]
  hspi->Init.FirstBit = WIFI_SPI_FIRSTBIT;
  hspi->Init.TIMode = WIFI_SPI_TIMODE;
  hspi->Init.CRCPolynomial = WIFI_SPI_CRCPOLYNOMIAL;
 8002086:	2207      	movs	r2, #7
{
 8002088:	4604      	mov	r4, r0
  hspi->Init.Mode = WIFI_SPI_MODE;
 800208a:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi->Init.CRCPolynomial = WIFI_SPI_CRCPOLYNOMIAL;
 800208e:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi->Init.Direction = WIFI_SPI_DIRECTION;
 8002090:	2300      	movs	r3, #0
  hspi->Init.BaudRatePrescaler = WIFI_SPI_BAUDRATEPRESCALER;
 8002092:	2218      	movs	r2, #24
  hspi->Init.Direction = WIFI_SPI_DIRECTION;
 8002094:	6083      	str	r3, [r0, #8]
  hspi->Init.DataSize = WIFI_SPI_DATASIZE;
 8002096:	60c3      	str	r3, [r0, #12]
  hspi->Init.CLKPolarity = WIFI_SPI_CLKPOLARITY;
 8002098:	6103      	str	r3, [r0, #16]
  hspi->Init.CLKPhase = WIFI_SPI_CLKPHASE;
 800209a:	6143      	str	r3, [r0, #20]
  hspi->Init.FirstBit = WIFI_SPI_FIRSTBIT;
 800209c:	6203      	str	r3, [r0, #32]
  hspi->Init.TIMode = WIFI_SPI_TIMODE;
 800209e:	6243      	str	r3, [r0, #36]	; 0x24
  hspi->Init.BaudRatePrescaler = WIFI_SPI_BAUDRATEPRESCALER;
 80020a0:	61c2      	str	r2, [r0, #28]
  hspi->Init.CRCCalculation = WIFI_SPI_CRCCALCULATION;
 80020a2:	6283      	str	r3, [r0, #40]	; 0x28

  HAL_SPI_Init(hspi);
 80020a4:	f000 f960 	bl	8002368 <HAL_SPI_Init>

  __HAL_WIFI_SPI_ENABLE_DMAREQ(hspi, SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN);
 80020a8:	6823      	ldr	r3, [r4, #0]
 80020aa:	685a      	ldr	r2, [r3, #4]
 80020ac:	f042 0203 	orr.w	r2, r2, #3
 80020b0:	605a      	str	r2, [r3, #4]
  
  __HAL_SPI_ENABLE(hspi);
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80020b8:	601a      	str	r2, [r3, #0]
 80020ba:	bd10      	pop	{r4, pc}
 80020bc:	40013000 	.word	0x40013000

080020c0 <Enable_SPI_Receiving_Path>:
 * @brief  Enable SPI IRQ.
 * @param  None
 * @retval None
 */
void Enable_SPI_Receiving_Path(void)
{  
 80020c0:	b508      	push	{r3, lr}
  __HAL_GPIO_EXTI_CLEAR_IT(WIFI_SPI_EXTI_PIN);
 80020c2:	4b05      	ldr	r3, [pc, #20]	; (80020d8 <Enable_SPI_Receiving_Path+0x18>)
 80020c4:	2280      	movs	r2, #128	; 0x80
 80020c6:	615a      	str	r2, [r3, #20]
  HAL_NVIC_ClearPendingIRQ(WIFI_SPI_EXTI_IRQn);
 80020c8:	2017      	movs	r0, #23
 80020ca:	f7fe fe33 	bl	8000d34 <HAL_NVIC_ClearPendingIRQ>
  HAL_NVIC_EnableIRQ(WIFI_SPI_EXTI_IRQn);
 80020ce:	2017      	movs	r0, #23
}
 80020d0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_EnableIRQ(WIFI_SPI_EXTI_IRQn);
 80020d4:	f7fe bdfe 	b.w	8000cd4 <HAL_NVIC_EnableIRQ>
 80020d8:	40013c00 	.word	0x40013c00

080020dc <Disable_SPI_Receiving_Path>:
 * @param  None
 * @retval None
 */
void Disable_SPI_Receiving_Path(void)
{  
  HAL_NVIC_DisableIRQ(WIFI_SPI_EXTI_IRQn);
 80020dc:	2017      	movs	r0, #23
 80020de:	f7fe be05 	b.w	8000cec <HAL_NVIC_DisableIRQ>
	...

080020e4 <Enable_SPI_CS>:
 * @brief  Enable SPI CS.
 * @param  None
 * @retval None
 */
void Enable_SPI_CS(void)
{
 80020e4:	b510      	push	{r4, lr}
  /* CS reset */
  HAL_GPIO_WritePin(WIFI_SPI_CS_PORT, WIFI_SPI_CS_PIN, GPIO_PIN_RESET);
 80020e6:	2200      	movs	r2, #0
 80020e8:	2102      	movs	r1, #2
 80020ea:	4805      	ldr	r0, [pc, #20]	; (8002100 <Enable_SPI_CS+0x1c>)
#if defined (USE_STM32F4XX_NUCLEO) || defined (USE_STM32L4XX_NUCLEO)
  while( HAL_GPIO_ReadPin(WIFI_SPI_CS_PORT, WIFI_SPI_CS_PIN) != GPIO_PIN_RESET );
 80020ec:	4c04      	ldr	r4, [pc, #16]	; (8002100 <Enable_SPI_CS+0x1c>)
  HAL_GPIO_WritePin(WIFI_SPI_CS_PORT, WIFI_SPI_CS_PIN, GPIO_PIN_RESET);
 80020ee:	f7fe ffb5 	bl	800105c <HAL_GPIO_WritePin>
  while( HAL_GPIO_ReadPin(WIFI_SPI_CS_PORT, WIFI_SPI_CS_PIN) != GPIO_PIN_RESET );
 80020f2:	2102      	movs	r1, #2
 80020f4:	4620      	mov	r0, r4
 80020f6:	f7fe ffab 	bl	8001050 <HAL_GPIO_ReadPin>
 80020fa:	2800      	cmp	r0, #0
 80020fc:	d1f9      	bne.n	80020f2 <Enable_SPI_CS+0xe>
#endif
}
 80020fe:	bd10      	pop	{r4, pc}
 8002100:	40020800 	.word	0x40020800

08002104 <Disable_SPI_CS>:
 * @param  None
 * @retval None
 */
void Disable_SPI_CS(void)
{
  while (__HAL_SPI_GET_FLAG(&SpiHandle,SPI_FLAG_BSY) == SET);
 8002104:	4b04      	ldr	r3, [pc, #16]	; (8002118 <Disable_SPI_CS+0x14>)
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	6893      	ldr	r3, [r2, #8]
 800210a:	061b      	lsls	r3, r3, #24
 800210c:	d4fc      	bmi.n	8002108 <Disable_SPI_CS+0x4>
  
  /* CS set */
  HAL_GPIO_WritePin(WIFI_SPI_CS_PORT, WIFI_SPI_CS_PIN, GPIO_PIN_SET);
 800210e:	2201      	movs	r2, #1
 8002110:	2102      	movs	r1, #2
 8002112:	4802      	ldr	r0, [pc, #8]	; (800211c <Disable_SPI_CS+0x18>)
 8002114:	f7fe bfa2 	b.w	800105c <HAL_GPIO_WritePin>
 8002118:	20000d30 	.word	0x20000d30
 800211c:	40020800 	.word	0x40020800

08002120 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002120:	b513      	push	{r0, r1, r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002122:	4b22      	ldr	r3, [pc, #136]	; (80021ac <HAL_MspInit+0x8c>)
 8002124:	2400      	movs	r4, #0
 8002126:	9400      	str	r4, [sp, #0]
 8002128:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800212a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800212e:	645a      	str	r2, [r3, #68]	; 0x44
 8002130:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002132:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002136:	9200      	str	r2, [sp, #0]
 8002138:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800213a:	9401      	str	r4, [sp, #4]
 800213c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800213e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002142:	641a      	str	r2, [r3, #64]	; 0x40
 8002144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002146:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800214a:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800214c:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 800214e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002150:	f7fe fd7a 	bl	8000c48 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002154:	4622      	mov	r2, r4
 8002156:	4621      	mov	r1, r4
 8002158:	f06f 000b 	mvn.w	r0, #11
 800215c:	f7fe fd86 	bl	8000c6c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002160:	4622      	mov	r2, r4
 8002162:	4621      	mov	r1, r4
 8002164:	f06f 000a 	mvn.w	r0, #10
 8002168:	f7fe fd80 	bl	8000c6c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800216c:	4622      	mov	r2, r4
 800216e:	4621      	mov	r1, r4
 8002170:	f06f 0009 	mvn.w	r0, #9
 8002174:	f7fe fd7a 	bl	8000c6c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002178:	4622      	mov	r2, r4
 800217a:	4621      	mov	r1, r4
 800217c:	f06f 0004 	mvn.w	r0, #4
 8002180:	f7fe fd74 	bl	8000c6c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002184:	4622      	mov	r2, r4
 8002186:	4621      	mov	r1, r4
 8002188:	f06f 0003 	mvn.w	r0, #3
 800218c:	f7fe fd6e 	bl	8000c6c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002190:	4622      	mov	r2, r4
 8002192:	4621      	mov	r1, r4
 8002194:	f06f 0001 	mvn.w	r0, #1
 8002198:	f7fe fd68 	bl	8000c6c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800219c:	4622      	mov	r2, r4
 800219e:	4621      	mov	r1, r4
 80021a0:	f04f 30ff 	mov.w	r0, #4294967295
 80021a4:	f7fe fd62 	bl	8000c6c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021a8:	b002      	add	sp, #8
 80021aa:	bd10      	pop	{r4, pc}
 80021ac:	40023800 	.word	0x40023800

080021b0 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80021b0:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hcan->Instance==CAN1)
 80021b2:	6802      	ldr	r2, [r0, #0]
 80021b4:	4b20      	ldr	r3, [pc, #128]	; (8002238 <HAL_CAN_MspInit+0x88>)
 80021b6:	429a      	cmp	r2, r3
{
 80021b8:	b086      	sub	sp, #24
  if(hcan->Instance==CAN1)
 80021ba:	d13a      	bne.n	8002232 <HAL_CAN_MspInit+0x82>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80021bc:	2400      	movs	r4, #0
 80021be:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80021c2:	9400      	str	r4, [sp, #0]
 80021c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021c6:	481d      	ldr	r0, [pc, #116]	; (800223c <HAL_CAN_MspInit+0x8c>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 80021c8:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80021cc:	641a      	str	r2, [r3, #64]	; 0x40
 80021ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d0:	9403      	str	r4, [sp, #12]
    __HAL_RCC_CAN1_CLK_ENABLE();
 80021d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021d6:	9300      	str	r3, [sp, #0]
 80021d8:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80021da:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80021de:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e0:	2302      	movs	r3, #2
 80021e2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021e4:	2303      	movs	r3, #3
 80021e6:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e8:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80021ea:	2309      	movs	r3, #9
 80021ec:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021ee:	f7fe fdc1 	bl	8000d74 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 80021f2:	4622      	mov	r2, r4
 80021f4:	4621      	mov	r1, r4
 80021f6:	2013      	movs	r0, #19
 80021f8:	f7fe fd38 	bl	8000c6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 80021fc:	2013      	movs	r0, #19
 80021fe:	f7fe fd69 	bl	8000cd4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8002202:	4622      	mov	r2, r4
 8002204:	4621      	mov	r1, r4
 8002206:	2014      	movs	r0, #20
 8002208:	f7fe fd30 	bl	8000c6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800220c:	2014      	movs	r0, #20
 800220e:	f7fe fd61 	bl	8000cd4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8002212:	4622      	mov	r2, r4
 8002214:	4621      	mov	r1, r4
 8002216:	2015      	movs	r0, #21
 8002218:	f7fe fd28 	bl	8000c6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800221c:	2015      	movs	r0, #21
 800221e:	f7fe fd59 	bl	8000cd4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8002222:	2016      	movs	r0, #22
 8002224:	4622      	mov	r2, r4
 8002226:	4621      	mov	r1, r4
 8002228:	f7fe fd20 	bl	8000c6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 800222c:	2016      	movs	r0, #22
 800222e:	f7fe fd51 	bl	8000cd4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8002232:	b006      	add	sp, #24
 8002234:	bd10      	pop	{r4, pc}
 8002236:	bf00      	nop
 8002238:	40006400 	.word	0x40006400
 800223c:	40020000 	.word	0x40020000

08002240 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002240:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8002242:	6802      	ldr	r2, [r0, #0]
 8002244:	4b0f      	ldr	r3, [pc, #60]	; (8002284 <HAL_UART_MspInit+0x44>)
 8002246:	429a      	cmp	r2, r3
 8002248:	d119      	bne.n	800227e <HAL_UART_MspInit+0x3e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800224a:	2300      	movs	r3, #0
 800224c:	9300      	str	r3, [sp, #0]
 800224e:	4b0e      	ldr	r3, [pc, #56]	; (8002288 <HAL_UART_MspInit+0x48>)
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002250:	480e      	ldr	r0, [pc, #56]	; (800228c <HAL_UART_MspInit+0x4c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8002252:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002254:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002258:	641a      	str	r2, [r3, #64]	; 0x40
 800225a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002260:	9300      	str	r3, [sp, #0]
 8002262:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002264:	230c      	movs	r3, #12
 8002266:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002268:	2302      	movs	r3, #2
 800226a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800226c:	2301      	movs	r3, #1
 800226e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002270:	2303      	movs	r3, #3
 8002272:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002274:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002276:	2307      	movs	r3, #7
 8002278:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800227a:	f7fe fd7b 	bl	8000d74 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800227e:	b007      	add	sp, #28
 8002280:	f85d fb04 	ldr.w	pc, [sp], #4
 8002284:	40004400 	.word	0x40004400
 8002288:	40023800 	.word	0x40023800
 800228c:	40020000 	.word	0x40020000

08002290 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{

  if(huart->Instance==USART2)
 8002290:	6802      	ldr	r2, [r0, #0]
 8002292:	4b06      	ldr	r3, [pc, #24]	; (80022ac <HAL_UART_MspDeInit+0x1c>)
 8002294:	429a      	cmp	r2, r3
 8002296:	d108      	bne.n	80022aa <HAL_UART_MspDeInit+0x1a>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8002298:	4a05      	ldr	r2, [pc, #20]	; (80022b0 <HAL_UART_MspDeInit+0x20>)
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 800229a:	4806      	ldr	r0, [pc, #24]	; (80022b4 <HAL_UART_MspDeInit+0x24>)
    __HAL_RCC_USART2_CLK_DISABLE();
 800229c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800229e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80022a2:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 80022a4:	210c      	movs	r1, #12
 80022a6:	f7fe be3f 	b.w	8000f28 <HAL_GPIO_DeInit>
 80022aa:	4770      	bx	lr
 80022ac:	40004400 	.word	0x40004400
 80022b0:	40023800 	.word	0x40023800
 80022b4:	40020000 	.word	0x40020000

080022b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 80022b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80022bc:	9e06      	ldr	r6, [sp, #24]
 80022be:	4604      	mov	r4, r0
 80022c0:	4688      	mov	r8, r1
 80022c2:	4617      	mov	r7, r2
 80022c4:	461d      	mov	r5, r3
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80022c6:	6822      	ldr	r2, [r4, #0]
 80022c8:	6893      	ldr	r3, [r2, #8]
 80022ca:	ea38 0303 	bics.w	r3, r8, r3
 80022ce:	bf0c      	ite	eq
 80022d0:	2301      	moveq	r3, #1
 80022d2:	2300      	movne	r3, #0
 80022d4:	429f      	cmp	r7, r3
 80022d6:	d102      	bne.n	80022de <SPI_WaitFlagStateUntilTimeout+0x26>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80022d8:	2000      	movs	r0, #0
}
 80022da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 80022de:	1c6b      	adds	r3, r5, #1
 80022e0:	d0f2      	beq.n	80022c8 <SPI_WaitFlagStateUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 80022e2:	bb55      	cbnz	r5, 800233a <SPI_WaitFlagStateUntilTimeout+0x82>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80022e4:	6823      	ldr	r3, [r4, #0]
 80022e6:	685a      	ldr	r2, [r3, #4]
 80022e8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80022ec:	605a      	str	r2, [r3, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80022ee:	6862      	ldr	r2, [r4, #4]
 80022f0:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80022f4:	d10a      	bne.n	800230c <SPI_WaitFlagStateUntilTimeout+0x54>
 80022f6:	68a2      	ldr	r2, [r4, #8]
 80022f8:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80022fc:	d002      	beq.n	8002304 <SPI_WaitFlagStateUntilTimeout+0x4c>
 80022fe:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8002302:	d103      	bne.n	800230c <SPI_WaitFlagStateUntilTimeout+0x54>
          __HAL_SPI_DISABLE(hspi);
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800230a:	601a      	str	r2, [r3, #0]
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800230c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800230e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002312:	d109      	bne.n	8002328 <SPI_WaitFlagStateUntilTimeout+0x70>
          SPI_RESET_CRC(hspi);
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800231a:	0412      	lsls	r2, r2, #16
 800231c:	0c12      	lsrs	r2, r2, #16
 800231e:	601a      	str	r2, [r3, #0]
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002326:	601a      	str	r2, [r3, #0]
        hspi->State= HAL_SPI_STATE_READY;
 8002328:	2301      	movs	r3, #1
 800232a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 800232e:	2300      	movs	r3, #0
 8002330:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8002334:	2003      	movs	r0, #3
 8002336:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 800233a:	f7fe f99d 	bl	8000678 <HAL_GetTick>
 800233e:	1b80      	subs	r0, r0, r6
 8002340:	4285      	cmp	r5, r0
 8002342:	d8c0      	bhi.n	80022c6 <SPI_WaitFlagStateUntilTimeout+0xe>
 8002344:	e7ce      	b.n	80022e4 <SPI_WaitFlagStateUntilTimeout+0x2c>

08002346 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002346:	b513      	push	{r0, r1, r4, lr}
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002348:	460b      	mov	r3, r1
 800234a:	9200      	str	r2, [sp, #0]
 800234c:	2180      	movs	r1, #128	; 0x80
 800234e:	2200      	movs	r2, #0
{
 8002350:	4604      	mov	r4, r0
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002352:	f7ff ffb1 	bl	80022b8 <SPI_WaitFlagStateUntilTimeout>
 8002356:	b120      	cbz	r0, 8002362 <SPI_CheckFlag_BSY+0x1c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002358:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800235a:	f043 0320 	orr.w	r3, r3, #32
 800235e:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_TIMEOUT;
 8002360:	2003      	movs	r0, #3
  }
  return HAL_OK;
}
 8002362:	b002      	add	sp, #8
 8002364:	bd10      	pop	{r4, pc}

08002366 <HAL_SPI_MspInit>:
 8002366:	4770      	bx	lr

08002368 <HAL_SPI_Init>:
{
 8002368:	b510      	push	{r4, lr}
  if(hspi == NULL)
 800236a:	4604      	mov	r4, r0
 800236c:	2800      	cmp	r0, #0
 800236e:	d036      	beq.n	80023de <HAL_SPI_Init+0x76>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002370:	2300      	movs	r3, #0
 8002372:	6283      	str	r3, [r0, #40]	; 0x28
  if(hspi->State == HAL_SPI_STATE_RESET)
 8002374:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8002378:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800237c:	b91b      	cbnz	r3, 8002386 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 800237e:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8002382:	f7ff fff0 	bl	8002366 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8002386:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002388:	68a0      	ldr	r0, [r4, #8]
 800238a:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 800238c:	2302      	movs	r3, #2
 800238e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8002392:	680b      	ldr	r3, [r1, #0]
 8002394:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002398:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800239a:	6863      	ldr	r3, [r4, #4]
 800239c:	4303      	orrs	r3, r0
 800239e:	68e0      	ldr	r0, [r4, #12]
 80023a0:	4303      	orrs	r3, r0
 80023a2:	6920      	ldr	r0, [r4, #16]
 80023a4:	4303      	orrs	r3, r0
 80023a6:	6960      	ldr	r0, [r4, #20]
 80023a8:	4303      	orrs	r3, r0
 80023aa:	69e0      	ldr	r0, [r4, #28]
 80023ac:	4303      	orrs	r3, r0
 80023ae:	6a20      	ldr	r0, [r4, #32]
 80023b0:	4303      	orrs	r3, r0
 80023b2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80023b4:	4303      	orrs	r3, r0
 80023b6:	f402 7000 	and.w	r0, r2, #512	; 0x200
 80023ba:	4303      	orrs	r3, r0
 80023bc:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80023be:	0c12      	lsrs	r2, r2, #16
 80023c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80023c2:	f002 0204 	and.w	r2, r2, #4
 80023c6:	431a      	orrs	r2, r3
 80023c8:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80023ca:	69cb      	ldr	r3, [r1, #28]
 80023cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80023d0:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80023d2:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 80023d4:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80023d6:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80023d8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 80023dc:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80023de:	2001      	movs	r0, #1
}
 80023e0:	bd10      	pop	{r4, pc}

080023e2 <HAL_SPI_Transmit>:
{
 80023e2:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80023e6:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 80023e8:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80023ec:	2b01      	cmp	r3, #1
{
 80023ee:	4604      	mov	r4, r0
 80023f0:	460d      	mov	r5, r1
 80023f2:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 80023f4:	f000 809c 	beq.w	8002530 <HAL_SPI_Transmit+0x14e>
 80023f8:	2301      	movs	r3, #1
 80023fa:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 80023fe:	f7fe f93b 	bl	8000678 <HAL_GetTick>
 8002402:	4607      	mov	r7, r0
  if(hspi->State != HAL_SPI_STATE_READY)
 8002404:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8002408:	b2c0      	uxtb	r0, r0
 800240a:	2801      	cmp	r0, #1
 800240c:	f040 808e 	bne.w	800252c <HAL_SPI_Transmit+0x14a>
  if((pData == NULL ) || (Size == 0U))
 8002410:	2d00      	cmp	r5, #0
 8002412:	d04e      	beq.n	80024b2 <HAL_SPI_Transmit+0xd0>
 8002414:	f1b8 0f00 	cmp.w	r8, #0
 8002418:	d04b      	beq.n	80024b2 <HAL_SPI_Transmit+0xd0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800241a:	2303      	movs	r3, #3
 800241c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002420:	2300      	movs	r3, #0
 8002422:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002424:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002426:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 800242a:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800242c:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800242e:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002430:	6423      	str	r3, [r4, #64]	; 0x40
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002432:	68a3      	ldr	r3, [r4, #8]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002434:	6325      	str	r5, [r4, #48]	; 0x30
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002436:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800243a:	6823      	ldr	r3, [r4, #0]
  hspi->TxXferSize  = Size;
 800243c:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 8002440:	bf02      	ittt	eq
 8002442:	681a      	ldreq	r2, [r3, #0]
 8002444:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
 8002448:	601a      	streq	r2, [r3, #0]
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 800244e:	bf5e      	ittt	pl
 8002450:	681a      	ldrpl	r2, [r3, #0]
 8002452:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8002456:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002458:	68e2      	ldr	r2, [r4, #12]
 800245a:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800245e:	6862      	ldr	r2, [r4, #4]
 8002460:	d138      	bne.n	80024d4 <HAL_SPI_Transmit+0xf2>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8002462:	b11a      	cbz	r2, 800246c <HAL_SPI_Transmit+0x8a>
 8002464:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8002466:	b292      	uxth	r2, r2
 8002468:	2a01      	cmp	r2, #1
 800246a:	d106      	bne.n	800247a <HAL_SPI_Transmit+0x98>
          hspi->Instance->DR = *((uint16_t *)pData);
 800246c:	f835 2b02 	ldrh.w	r2, [r5], #2
 8002470:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount--;
 8002472:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002474:	3b01      	subs	r3, #1
 8002476:	b29b      	uxth	r3, r3
 8002478:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 800247a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800247c:	b29b      	uxth	r3, r3
 800247e:	b993      	cbnz	r3, 80024a6 <HAL_SPI_Transmit+0xc4>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8002480:	9700      	str	r7, [sp, #0]
 8002482:	4633      	mov	r3, r6
 8002484:	2201      	movs	r2, #1
 8002486:	2102      	movs	r1, #2
 8002488:	4620      	mov	r0, r4
 800248a:	f7ff ff15 	bl	80022b8 <SPI_WaitFlagStateUntilTimeout>
 800248e:	b978      	cbnz	r0, 80024b0 <HAL_SPI_Transmit+0xce>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8002490:	463a      	mov	r2, r7
 8002492:	4631      	mov	r1, r6
 8002494:	4620      	mov	r0, r4
 8002496:	f7ff ff56 	bl	8002346 <SPI_CheckFlag_BSY>
 800249a:	2800      	cmp	r0, #0
 800249c:	d038      	beq.n	8002510 <HAL_SPI_Transmit+0x12e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800249e:	2320      	movs	r3, #32
 80024a0:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 80024a2:	2001      	movs	r0, #1
    goto error;
 80024a4:	e005      	b.n	80024b2 <HAL_SPI_Transmit+0xd0>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80024a6:	6823      	ldr	r3, [r4, #0]
 80024a8:	689a      	ldr	r2, [r3, #8]
 80024aa:	0790      	lsls	r0, r2, #30
 80024ac:	d4de      	bmi.n	800246c <HAL_SPI_Transmit+0x8a>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80024ae:	b94e      	cbnz	r6, 80024c4 <HAL_SPI_Transmit+0xe2>
          errorcode = HAL_TIMEOUT;
 80024b0:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80024b2:	2301      	movs	r3, #1
 80024b4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80024b8:	2300      	movs	r3, #0
 80024ba:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80024be:	b004      	add	sp, #16
 80024c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80024c4:	1c71      	adds	r1, r6, #1
 80024c6:	d0d8      	beq.n	800247a <HAL_SPI_Transmit+0x98>
 80024c8:	f7fe f8d6 	bl	8000678 <HAL_GetTick>
 80024cc:	1bc0      	subs	r0, r0, r7
 80024ce:	4286      	cmp	r6, r0
 80024d0:	d8d3      	bhi.n	800247a <HAL_SPI_Transmit+0x98>
 80024d2:	e7ed      	b.n	80024b0 <HAL_SPI_Transmit+0xce>
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 80024d4:	b11a      	cbz	r2, 80024de <HAL_SPI_Transmit+0xfc>
 80024d6:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80024d8:	b292      	uxth	r2, r2
 80024da:	2a01      	cmp	r2, #1
 80024dc:	d106      	bne.n	80024ec <HAL_SPI_Transmit+0x10a>
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 80024de:	f815 2b01 	ldrb.w	r2, [r5], #1
 80024e2:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 80024e4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80024e6:	3b01      	subs	r3, #1
 80024e8:	b29b      	uxth	r3, r3
 80024ea:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 80024ec:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d0c5      	beq.n	8002480 <HAL_SPI_Transmit+0x9e>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80024f4:	6823      	ldr	r3, [r4, #0]
 80024f6:	689a      	ldr	r2, [r3, #8]
 80024f8:	0792      	lsls	r2, r2, #30
 80024fa:	d4f0      	bmi.n	80024de <HAL_SPI_Transmit+0xfc>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80024fc:	2e00      	cmp	r6, #0
 80024fe:	d0d7      	beq.n	80024b0 <HAL_SPI_Transmit+0xce>
 8002500:	1c73      	adds	r3, r6, #1
 8002502:	d0f3      	beq.n	80024ec <HAL_SPI_Transmit+0x10a>
 8002504:	f7fe f8b8 	bl	8000678 <HAL_GetTick>
 8002508:	1bc0      	subs	r0, r0, r7
 800250a:	4286      	cmp	r6, r0
 800250c:	d8ee      	bhi.n	80024ec <HAL_SPI_Transmit+0x10a>
 800250e:	e7cf      	b.n	80024b0 <HAL_SPI_Transmit+0xce>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002510:	68a3      	ldr	r3, [r4, #8]
 8002512:	b933      	cbnz	r3, 8002522 <HAL_SPI_Transmit+0x140>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002514:	9303      	str	r3, [sp, #12]
 8002516:	6823      	ldr	r3, [r4, #0]
 8002518:	68da      	ldr	r2, [r3, #12]
 800251a:	9203      	str	r2, [sp, #12]
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	9303      	str	r3, [sp, #12]
 8002520:	9b03      	ldr	r3, [sp, #12]
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002522:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8002524:	3000      	adds	r0, #0
 8002526:	bf18      	it	ne
 8002528:	2001      	movne	r0, #1
 800252a:	e7c2      	b.n	80024b2 <HAL_SPI_Transmit+0xd0>
 800252c:	2002      	movs	r0, #2
 800252e:	e7c0      	b.n	80024b2 <HAL_SPI_Transmit+0xd0>
  __HAL_LOCK(hspi);
 8002530:	2002      	movs	r0, #2
 8002532:	e7c4      	b.n	80024be <HAL_SPI_Transmit+0xdc>

08002534 <NMI_Handler>:
 8002534:	4770      	bx	lr

08002536 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8002536:	e7fe      	b.n	8002536 <HardFault_Handler>

08002538 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8002538:	e7fe      	b.n	8002538 <MemManage_Handler>

0800253a <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800253a:	e7fe      	b.n	800253a <BusFault_Handler>

0800253c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 800253c:	e7fe      	b.n	800253c <UsageFault_Handler>

0800253e <SVC_Handler>:
 800253e:	4770      	bx	lr

08002540 <DebugMon_Handler>:
 8002540:	4770      	bx	lr

08002542 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8002542:	4770      	bx	lr

08002544 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002544:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002546:	f7fe f88b 	bl	8000660 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800254a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 800254e:	f7fe bc0c 	b.w	8000d6a <HAL_SYSTICK_IRQHandler>
	...

08002554 <CAN1_SCE_IRQHandler>:
void CAN1_SCE_IRQHandler(void)
{
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002554:	4801      	ldr	r0, [pc, #4]	; (800255c <CAN1_SCE_IRQHandler+0x8>)
 8002556:	f7fe ba77 	b.w	8000a48 <HAL_CAN_IRQHandler>
 800255a:	bf00      	nop
 800255c:	20000804 	.word	0x20000804

08002560 <CAN1_RX1_IRQHandler>:
 8002560:	f7ff bff8 	b.w	8002554 <CAN1_SCE_IRQHandler>

08002564 <CAN1_RX0_IRQHandler>:
 8002564:	f7ff bff6 	b.w	8002554 <CAN1_SCE_IRQHandler>

08002568 <CAN1_TX_IRQHandler>:
 8002568:	f7ff bff4 	b.w	8002554 <CAN1_SCE_IRQHandler>

0800256c <BSP_LED_On>:
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 800256c:	4b03      	ldr	r3, [pc, #12]	; (800257c <BSP_LED_On+0x10>)
 800256e:	2201      	movs	r2, #1
 8002570:	2120      	movs	r1, #32
 8002572:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8002576:	f7fe bd71 	b.w	800105c <HAL_GPIO_WritePin>
 800257a:	bf00      	nop
 800257c:	2000000c 	.word	0x2000000c

08002580 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002580:	490f      	ldr	r1, [pc, #60]	; (80025c0 <SystemInit+0x40>)
 8002582:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002586:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800258a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800258e:	4b0d      	ldr	r3, [pc, #52]	; (80025c4 <SystemInit+0x44>)
 8002590:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002592:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8002594:	f042 0201 	orr.w	r2, r2, #1
 8002598:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 800259a:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80025a2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80025a6:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80025a8:	4a07      	ldr	r2, [pc, #28]	; (80025c8 <SystemInit+0x48>)
 80025aa:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80025b2:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80025b4:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80025b6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80025ba:	608b      	str	r3, [r1, #8]
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	e000ed00 	.word	0xe000ed00
 80025c4:	40023800 	.word	0x40023800
 80025c8:	24003010 	.word	0x24003010

080025cc <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80025cc:	4a17      	ldr	r2, [pc, #92]	; (800262c <SystemCoreClockUpdate+0x60>)
 80025ce:	4918      	ldr	r1, [pc, #96]	; (8002630 <SystemCoreClockUpdate+0x64>)
 80025d0:	6893      	ldr	r3, [r2, #8]
 80025d2:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 80025d6:	2b04      	cmp	r3, #4
{
 80025d8:	b510      	push	{r4, lr}
  switch (tmp)
 80025da:	d00d      	beq.n	80025f8 <SystemCoreClockUpdate+0x2c>
 80025dc:	2b08      	cmp	r3, #8
 80025de:	d00d      	beq.n	80025fc <SystemCoreClockUpdate+0x30>
 80025e0:	4b14      	ldr	r3, [pc, #80]	; (8002634 <SystemCoreClockUpdate+0x68>)
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      SystemCoreClock = pllvco/pllp;
 80025e2:	600b      	str	r3, [r1, #0]
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80025e4:	4b11      	ldr	r3, [pc, #68]	; (800262c <SystemCoreClockUpdate+0x60>)
 80025e6:	4a14      	ldr	r2, [pc, #80]	; (8002638 <SystemCoreClockUpdate+0x6c>)
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80025ee:	5cd2      	ldrb	r2, [r2, r3]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80025f0:	680b      	ldr	r3, [r1, #0]
 80025f2:	40d3      	lsrs	r3, r2
 80025f4:	600b      	str	r3, [r1, #0]
 80025f6:	bd10      	pop	{r4, pc}
      SystemCoreClock = HSE_VALUE;
 80025f8:	4b10      	ldr	r3, [pc, #64]	; (800263c <SystemCoreClockUpdate+0x70>)
 80025fa:	e7f2      	b.n	80025e2 <SystemCoreClockUpdate+0x16>
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80025fc:	6854      	ldr	r4, [r2, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025fe:	6850      	ldr	r0, [r2, #4]
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8002600:	6852      	ldr	r2, [r2, #4]
      if (pllsource != 0)
 8002602:	0263      	lsls	r3, r4, #9
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8002604:	f3c2 1288 	ubfx	r2, r2, #6, #9
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002608:	f000 003f 	and.w	r0, r0, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800260c:	bf4c      	ite	mi
 800260e:	4b0b      	ldrmi	r3, [pc, #44]	; (800263c <SystemCoreClockUpdate+0x70>)
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8002610:	4b08      	ldrpl	r3, [pc, #32]	; (8002634 <SystemCoreClockUpdate+0x68>)
 8002612:	fbb3 f3f0 	udiv	r3, r3, r0
 8002616:	4353      	muls	r3, r2
      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8002618:	4a04      	ldr	r2, [pc, #16]	; (800262c <SystemCoreClockUpdate+0x60>)
 800261a:	6852      	ldr	r2, [r2, #4]
 800261c:	f3c2 4201 	ubfx	r2, r2, #16, #2
 8002620:	3201      	adds	r2, #1
 8002622:	0052      	lsls	r2, r2, #1
      SystemCoreClock = pllvco/pllp;
 8002624:	fbb3 f3f2 	udiv	r3, r3, r2
 8002628:	e7db      	b.n	80025e2 <SystemCoreClockUpdate+0x16>
 800262a:	bf00      	nop
 800262c:	40023800 	.word	0x40023800
 8002630:	20000010 	.word	0x20000010
 8002634:	00f42400 	.word	0x00f42400
 8002638:	08006706 	.word	0x08006706
 800263c:	007a1200 	.word	0x007a1200

08002640 <wifi_connect>:
* @param  sec_key  : security key
* @param  priv_mode : network privecy mode
* @retval WiFi_Status_t : status of AT cmd 
*/
WiFi_Status_t wifi_connect(char * ssid, char * sec_key, WiFi_Priv_Mode priv_mode)
{
 8002640:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002644:	4606      	mov	r6, r0
 8002646:	460f      	mov	r7, r1
 8002648:	4690      	mov	r8, r2

	printf("\r\nWifi connect : %s--%s", ssid,sec_key);
 800264a:	460a      	mov	r2, r1
 800264c:	4601      	mov	r1, r0
 800264e:	4855      	ldr	r0, [pc, #340]	; (80027a4 <wifi_connect+0x164>)
		  if(status != WiFi_MODULE_SUCCESS) return status;
		  //while(IO_status_flag.WiFi_WIND_State!= WiFiPowerDown);//Till +WIND:38:WiFi Powered Down arrives



	  if(WiFi_Control_Variables.AT_Cmd_Ongoing == WIFI_FALSE){
 8002650:	4d55      	ldr	r5, [pc, #340]	; (80027a8 <wifi_connect+0x168>)
	printf("\r\nWifi connect : %s--%s", ssid,sec_key);
 8002652:	f000 ff11 	bl	8003478 <iprintf>
	printf("\r\nOn set la radio off");
 8002656:	4855      	ldr	r0, [pc, #340]	; (80027ac <wifi_connect+0x16c>)
 8002658:	f000 ff0e 	bl	8003478 <iprintf>
		  printf("\r\nOn set la radio off");
 800265c:	4853      	ldr	r0, [pc, #332]	; (80027ac <wifi_connect+0x16c>)
 800265e:	f000 ff0b 	bl	8003478 <iprintf>
		  printf("\r\nOn set la radio off");
 8002662:	4852      	ldr	r0, [pc, #328]	; (80027ac <wifi_connect+0x16c>)
 8002664:	f000 ff08 	bl	8003478 <iprintf>
		  Reset_AT_CMD_Buffer();
 8002668:	f000 fa6e 	bl	8002b48 <Reset_AT_CMD_Buffer>
		  sprintf((char*)WiFi_AT_Cmd_Buff,"AT+S.WIFI=%d", 0);
 800266c:	2200      	movs	r2, #0
 800266e:	4950      	ldr	r1, [pc, #320]	; (80027b0 <wifi_connect+0x170>)
 8002670:	4850      	ldr	r0, [pc, #320]	; (80027b4 <wifi_connect+0x174>)
 8002672:	f000 ff8d 	bl	8003590 <siprintf>
		  run_spi_cmd((char*)WiFi_AT_Cmd_Buff, SPI_DMA);
 8002676:	2102      	movs	r1, #2
 8002678:	484e      	ldr	r0, [pc, #312]	; (80027b4 <wifi_connect+0x174>)
 800267a:	f7ff fc6b 	bl	8001f54 <run_spi_cmd>
	  if(WiFi_Control_Variables.AT_Cmd_Ongoing == WIFI_FALSE){
 800267e:	786b      	ldrb	r3, [r5, #1]
 8002680:	f013 0f04 	tst.w	r3, #4
 8002684:	462c      	mov	r4, r5
 8002686:	d142      	bne.n	800270e <wifi_connect+0xce>
		printf("\r\nWiFi_Control_Variables.AT_Cmd_Ongoing == WIFI_FALSE");
 8002688:	484b      	ldr	r0, [pc, #300]	; (80027b8 <wifi_connect+0x178>)
 800268a:	f000 fef5 	bl	8003478 <iprintf>
		printf("\r\nWiFi_Control_Variables.AT_Cmd_Ongoing == WIFI_FALSE");
 800268e:	484a      	ldr	r0, [pc, #296]	; (80027b8 <wifi_connect+0x178>)
 8002690:	f000 fef2 	bl	8003478 <iprintf>
		printf("\r\nWiFi_Control_Variables.AT_Cmd_Ongoing == WIFI_FALSE");
 8002694:	4848      	ldr	r0, [pc, #288]	; (80027b8 <wifi_connect+0x178>)
 8002696:	f000 feef 	bl	8003478 <iprintf>
	    WiFi_Control_Variables.AT_Cmd_Ongoing = WIFI_TRUE;
 800269a:	786b      	ldrb	r3, [r5, #1]
		  printf("\r\nWiFi_Control_Variables.AT_Cmd_Ongoing == WIFI_TRUE");
		  printf("\r\nWiFi_Control_Variables.AT_Cmd_Ongoing == WIFI_TRUE");
		  return WiFi_AT_CMD_BUSY;
	  }

	  printf("\r\nAVANT DE SET SECKEY");
 800269c:	4847      	ldr	r0, [pc, #284]	; (80027bc <wifi_connect+0x17c>)
	    WiFi_Control_Variables.AT_Cmd_Ongoing = WIFI_TRUE;
 800269e:	f043 0304 	orr.w	r3, r3, #4
 80026a2:	706b      	strb	r3, [r5, #1]
	  printf("\r\nAVANT DE SET SECKEY");
 80026a4:	f000 fee8 	bl	8003478 <iprintf>
	  printf("\r\nAVANT DE SET SECKEY");
 80026a8:	4844      	ldr	r0, [pc, #272]	; (80027bc <wifi_connect+0x17c>)
 80026aa:	f000 fee5 	bl	8003478 <iprintf>
	  printf("\r\nAVANT DE SET SECKEY");
 80026ae:	4843      	ldr	r0, [pc, #268]	; (80027bc <wifi_connect+0x17c>)
 80026b0:	f000 fee2 	bl	8003478 <iprintf>

	  if(sec_key) {
 80026b4:	2f00      	cmp	r7, #0
 80026b6:	d136      	bne.n	8002726 <wifi_connect+0xe6>
	        return WiFi_SecKey_ERROR;
	    }
	  }


	  printf("\r\nOn set le SSID");
 80026b8:	4841      	ldr	r0, [pc, #260]	; (80027c0 <wifi_connect+0x180>)
 80026ba:	f000 fedd 	bl	8003478 <iprintf>
	  printf("\r\nOn set le SSID");
 80026be:	4840      	ldr	r0, [pc, #256]	; (80027c0 <wifi_connect+0x180>)
 80026c0:	f000 feda 	bl	8003478 <iprintf>
	  printf("\r\nOn set le SSID");
 80026c4:	483e      	ldr	r0, [pc, #248]	; (80027c0 <wifi_connect+0x180>)
 80026c6:	f000 fed7 	bl	8003478 <iprintf>
	  printf("\r\nOn set le SSID");
 80026ca:	483d      	ldr	r0, [pc, #244]	; (80027c0 <wifi_connect+0x180>)
 80026cc:	f000 fed4 	bl	8003478 <iprintf>
	  /* Set the SSID : AT+S.SSIDTXT=<SSID>*/
	  if(ssid){
 80026d0:	2e00      	cmp	r6, #0
 80026d2:	d039      	beq.n	8002748 <wifi_connect+0x108>
		  	  printf("\r\nOn set le SSID");
 80026d4:	483a      	ldr	r0, [pc, #232]	; (80027c0 <wifi_connect+0x180>)
 80026d6:	f000 fecf 	bl	8003478 <iprintf>
		  	  printf("\r\nOn set le SSID");
 80026da:	4839      	ldr	r0, [pc, #228]	; (80027c0 <wifi_connect+0x180>)
 80026dc:	f000 fecc 	bl	8003478 <iprintf>
		  	  printf("\r\nOn set le SSID");
 80026e0:	4837      	ldr	r0, [pc, #220]	; (80027c0 <wifi_connect+0x180>)
 80026e2:	f000 fec9 	bl	8003478 <iprintf>
		  	  printf("\r\nOn set le SSID");
 80026e6:	4836      	ldr	r0, [pc, #216]	; (80027c0 <wifi_connect+0x180>)
 80026e8:	f000 fec6 	bl	8003478 <iprintf>
	      status = SET_SSID((char*)ssid);
 80026ec:	4630      	mov	r0, r6
	  }
	  else
	  {
	    /* default SSID : AT+S.SSIDTXT=SPWF_STA*/
	    status = SET_SSID(WiFi_Config_Variables.wifi_ssid);
 80026ee:	f000 fb03 	bl	8002cf8 <SET_SSID>
 80026f2:	4605      	mov	r5, r0
	  }

	   if(status != WiFi_MODULE_SUCCESS){
 80026f4:	b358      	cbz	r0, 800274e <wifi_connect+0x10e>
		   printf("\r\nSSID Error");
 80026f6:	4833      	ldr	r0, [pc, #204]	; (80027c4 <wifi_connect+0x184>)
 80026f8:	f000 febe 	bl	8003478 <iprintf>
		   printf("\r\nSSID Error");
 80026fc:	4831      	ldr	r0, [pc, #196]	; (80027c4 <wifi_connect+0x184>)
 80026fe:	f000 febb 	bl	8003478 <iprintf>
		   printf("\r\nSSID Error");
 8002702:	4830      	ldr	r0, [pc, #192]	; (80027c4 <wifi_connect+0x184>)
 8002704:	f000 feb8 	bl	8003478 <iprintf>
		   		   return WiFi_SSID_ERROR;
 8002708:	2008      	movs	r0, #8
 800270a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		  printf("\r\nWiFi_Control_Variables.AT_Cmd_Ongoing == WIFI_TRUE");
 800270e:	482e      	ldr	r0, [pc, #184]	; (80027c8 <wifi_connect+0x188>)
 8002710:	f000 feb2 	bl	8003478 <iprintf>
		  printf("\r\nWiFi_Control_Variables.AT_Cmd_Ongoing == WIFI_TRUE");
 8002714:	482c      	ldr	r0, [pc, #176]	; (80027c8 <wifi_connect+0x188>)
 8002716:	f000 feaf 	bl	8003478 <iprintf>
		  printf("\r\nWiFi_Control_Variables.AT_Cmd_Ongoing == WIFI_TRUE");
 800271a:	482b      	ldr	r0, [pc, #172]	; (80027c8 <wifi_connect+0x188>)
 800271c:	f000 feac 	bl	8003478 <iprintf>
		  return WiFi_AT_CMD_BUSY;
 8002720:	2007      	movs	r0, #7
 8002722:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	    status = SET_WiFi_SecKey((char*)sec_key);
 8002726:	4638      	mov	r0, r7
 8002728:	f000 fb12 	bl	8002d50 <SET_WiFi_SecKey>
	    if(status != WiFi_MODULE_SUCCESS){
 800272c:	2800      	cmp	r0, #0
 800272e:	d0c3      	beq.n	80026b8 <wifi_connect+0x78>
	    	printf("\r\nSEC KEY ERROR");
 8002730:	4826      	ldr	r0, [pc, #152]	; (80027cc <wifi_connect+0x18c>)
 8002732:	f000 fea1 	bl	8003478 <iprintf>
	    	printf("\r\nSEC KEY ERROR");
 8002736:	4825      	ldr	r0, [pc, #148]	; (80027cc <wifi_connect+0x18c>)
 8002738:	f000 fe9e 	bl	8003478 <iprintf>
	    	printf("\r\nSEC KEY ERROR");
 800273c:	4823      	ldr	r0, [pc, #140]	; (80027cc <wifi_connect+0x18c>)
 800273e:	f000 fe9b 	bl	8003478 <iprintf>
	        return WiFi_SecKey_ERROR;
 8002742:	2009      	movs	r0, #9
 8002744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	    status = SET_SSID(WiFi_Config_Variables.wifi_ssid);
 8002748:	4b21      	ldr	r3, [pc, #132]	; (80027d0 <wifi_connect+0x190>)
 800274a:	6858      	ldr	r0, [r3, #4]
 800274c:	e7cf      	b.n	80026ee <wifi_connect+0xae>
	   }



	  printf("\r\nOn set le privacy mode");
 800274e:	4821      	ldr	r0, [pc, #132]	; (80027d4 <wifi_connect+0x194>)
 8002750:	f000 fe92 	bl	8003478 <iprintf>
	   /* Set the network privacy mode : AT+S.SCFG=wifi_priv_mode,2 */
	  status = SET_Configuration_Value(WIFI_PRIV_MODE, priv_mode);
 8002754:	4641      	mov	r1, r8
 8002756:	4820      	ldr	r0, [pc, #128]	; (80027d8 <wifi_connect+0x198>)
 8002758:	f000 fab6 	bl	8002cc8 <SET_Configuration_Value>
	  if(status != WiFi_MODULE_SUCCESS) return status;
 800275c:	bb00      	cbnz	r0, 80027a0 <wifi_connect+0x160>


	  printf("\r\nOn set en mode STA");
 800275e:	481f      	ldr	r0, [pc, #124]	; (80027dc <wifi_connect+0x19c>)
 8002760:	f000 fe8a 	bl	8003478 <iprintf>
	  /* Set wifi_mode to STA */
	  status = SET_Configuration_Value(WIFI_MODE, WiFi_STA_MODE);
 8002764:	2101      	movs	r1, #1
 8002766:	481e      	ldr	r0, [pc, #120]	; (80027e0 <wifi_connect+0x1a0>)
 8002768:	f000 faae 	bl	8002cc8 <SET_Configuration_Value>
	  if(status != WiFi_MODULE_SUCCESS) return status;
 800276c:	b9c0      	cbnz	r0, 80027a0 <wifi_connect+0x160>


	  printf("\r\nOn set radio on");
 800276e:	481d      	ldr	r0, [pc, #116]	; (80027e4 <wifi_connect+0x1a4>)
 8002770:	f000 fe82 	bl	8003478 <iprintf>
	  /* Set radio ON */
	  Reset_AT_CMD_Buffer();
 8002774:	f000 f9e8 	bl	8002b48 <Reset_AT_CMD_Buffer>
	  sprintf((char*)WiFi_AT_Cmd_Buff,"AT+S.WIFI=%d", 1);
 8002778:	2201      	movs	r2, #1
 800277a:	490d      	ldr	r1, [pc, #52]	; (80027b0 <wifi_connect+0x170>)
 800277c:	480d      	ldr	r0, [pc, #52]	; (80027b4 <wifi_connect+0x174>)
 800277e:	f000 ff07 	bl	8003590 <siprintf>
	  run_spi_cmd((char*)WiFi_AT_Cmd_Buff, SPI_DMA);
 8002782:	2102      	movs	r1, #2
 8002784:	480b      	ldr	r0, [pc, #44]	; (80027b4 <wifi_connect+0x174>)
 8002786:	f7ff fbe5 	bl	8001f54 <run_spi_cmd>
	  status = USART_Receive_AT_Resp( );
 800278a:	f000 f9cb 	bl	8002b24 <USART_Receive_AT_Resp>
	  if(status != WiFi_MODULE_SUCCESS) return status;
 800278e:	b938      	cbnz	r0, 80027a0 <wifi_connect+0x160>
	  //while(IO_status_flag.WiFi_Enabled != WIFI_TRUE);//Till Hardware Started arrives


	  WiFi_Control_Variables.WiFi_Configuration_Done = WIFI_TRUE;
 8002790:	7823      	ldrb	r3, [r4, #0]
 8002792:	f043 0304 	orr.w	r3, r3, #4
 8002796:	7023      	strb	r3, [r4, #0]
	  WiFi_Control_Variables.AT_Cmd_Ongoing = WIFI_FALSE;
 8002798:	7863      	ldrb	r3, [r4, #1]
 800279a:	f365 0382 	bfi	r3, r5, #2, #1
 800279e:	7063      	strb	r3, [r4, #1]
	  return status;
}
 80027a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80027a4:	080067b2 	.word	0x080067b2
 80027a8:	20000b61 	.word	0x20000b61
 80027ac:	080067ca 	.word	0x080067ca
 80027b0:	0800677c 	.word	0x0800677c
 80027b4:	200015cc 	.word	0x200015cc
 80027b8:	080067e0 	.word	0x080067e0
 80027bc:	08006816 	.word	0x08006816
 80027c0:	08006871 	.word	0x08006871
 80027c4:	08006882 	.word	0x08006882
 80027c8:	0800682c 	.word	0x0800682c
 80027cc:	08006861 	.word	0x08006861
 80027d0:	20001598 	.word	0x20001598
 80027d4:	0800688f 	.word	0x0800688f
 80027d8:	08006789 	.word	0x08006789
 80027dc:	080068a8 	.word	0x080068a8
 80027e0:	08006798 	.word	0x08006798
 80027e4:	080068bd 	.word	0x080068bd

080027e8 <wifi_wakeup>:
*         Jumper needed on JP4
* @param  wakeup wakeup (WIFI_TRUE) or allow sleep(WIFI_FALSE)
* @retval WiFi_Status_t : status of function call 
*/
WiFi_Status_t wifi_wakeup(wifi_bool wakeup)
{
 80027e8:	b530      	push	{r4, r5, lr}
 80027ea:	b087      	sub	sp, #28
  WiFi_Status_t status = WiFi_MODULE_SUCCESS;    
  
  GPIO_InitTypeDef  WAKEUP_InitStruct;
  RESET_WAKEUP_GPIO_CLK_ENABLE();
 80027ec:	4b11      	ldr	r3, [pc, #68]	; (8002834 <wifi_wakeup+0x4c>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	9200      	str	r2, [sp, #0]
 80027f2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027f4:	f041 0102 	orr.w	r1, r1, #2
 80027f8:	6319      	str	r1, [r3, #48]	; 0x30
 80027fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  
  WAKEUP_InitStruct.Pin       = WiFi_WAKEUP_GPIO_PIN;
  WAKEUP_InitStruct.Mode      = GPIO_MODE_OUTPUT_PP;
  WAKEUP_InitStruct.Pull      = GPIO_NOPULL;
 80027fc:	9203      	str	r2, [sp, #12]
  RESET_WAKEUP_GPIO_CLK_ENABLE();
 80027fe:	f003 0302 	and.w	r3, r3, #2
 8002802:	9300      	str	r3, [sp, #0]
{
 8002804:	4605      	mov	r5, r0
  WAKEUP_InitStruct.Pin       = WiFi_WAKEUP_GPIO_PIN;
 8002806:	2401      	movs	r4, #1
  RESET_WAKEUP_GPIO_CLK_ENABLE();
 8002808:	9b00      	ldr	r3, [sp, #0]
  WAKEUP_InitStruct.Speed     = GPIO_SPEED_HIGH;

  HAL_GPIO_Init(WiFi_WAKEUP_GPIO_PORT, &WAKEUP_InitStruct);;
 800280a:	480b      	ldr	r0, [pc, #44]	; (8002838 <wifi_wakeup+0x50>)
  WAKEUP_InitStruct.Pin       = WiFi_WAKEUP_GPIO_PIN;
 800280c:	9401      	str	r4, [sp, #4]
  WAKEUP_InitStruct.Speed     = GPIO_SPEED_HIGH;
 800280e:	2303      	movs	r3, #3
  HAL_GPIO_Init(WiFi_WAKEUP_GPIO_PORT, &WAKEUP_InitStruct);;
 8002810:	a901      	add	r1, sp, #4
  WAKEUP_InitStruct.Mode      = GPIO_MODE_OUTPUT_PP;
 8002812:	9402      	str	r4, [sp, #8]
  WAKEUP_InitStruct.Speed     = GPIO_SPEED_HIGH;
 8002814:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(WiFi_WAKEUP_GPIO_PORT, &WAKEUP_InitStruct);;
 8002816:	f7fe faad 	bl	8000d74 <HAL_GPIO_Init>
  
  if(wakeup)
 800281a:	b13d      	cbz	r5, 800282c <wifi_wakeup+0x44>
    HAL_GPIO_WritePin(WiFi_WAKEUP_GPIO_PORT, WiFi_WAKEUP_GPIO_PIN, GPIO_PIN_SET);
 800281c:	4622      	mov	r2, r4
 800281e:	4621      	mov	r1, r4
  else
    HAL_GPIO_WritePin(WiFi_WAKEUP_GPIO_PORT, WiFi_WAKEUP_GPIO_PIN, GPIO_PIN_RESET);
 8002820:	4805      	ldr	r0, [pc, #20]	; (8002838 <wifi_wakeup+0x50>)
 8002822:	f7fe fc1b 	bl	800105c <HAL_GPIO_WritePin>
  
  return status;
}
 8002826:	2000      	movs	r0, #0
 8002828:	b007      	add	sp, #28
 800282a:	bd30      	pop	{r4, r5, pc}
    HAL_GPIO_WritePin(WiFi_WAKEUP_GPIO_PORT, WiFi_WAKEUP_GPIO_PIN, GPIO_PIN_RESET);
 800282c:	462a      	mov	r2, r5
 800282e:	4621      	mov	r1, r4
 8002830:	e7f6      	b.n	8002820 <wifi_wakeup+0x38>
 8002832:	bf00      	nop
 8002834:	40023800 	.word	0x40023800
 8002838:	40020400 	.word	0x40020400

0800283c <wifi_init>:
{
 800283c:	b538      	push	{r3, r4, r5, lr}
    printf("\r\n\nBuild Configuration:");
 800283e:	4846      	ldr	r0, [pc, #280]	; (8002958 <wifi_init+0x11c>)
 8002840:	f000 fe1a 	bl	8003478 <iprintf>
      printf("\r\nNucleo: NUCLEO-F401RE\r\n");
 8002844:	4845      	ldr	r0, [pc, #276]	; (800295c <wifi_init+0x120>)
 8002846:	f000 fe8b 	bl	8003560 <puts>
      printf("X-Nucleo: X-NUCLEO-IDW04A1\r\n");
 800284a:	4845      	ldr	r0, [pc, #276]	; (8002960 <wifi_init+0x124>)
 800284c:	f000 fe88 	bl	8003560 <puts>
      printf("Interface: SPI\r\n");
 8002850:	4844      	ldr	r0, [pc, #272]	; (8002964 <wifi_init+0x128>)
 8002852:	f000 fe85 	bl	8003560 <puts>
  WiFi_Module_Init();
 8002856:	f000 f9d1 	bl	8002bfc <WiFi_Module_Init>
    wifi_wakeup(WIFI_TRUE);//Prevent from going to sleep during configuration    
 800285a:	2001      	movs	r0, #1
 800285c:	f7ff ffc4 	bl	80027e8 <wifi_wakeup>
    wifi_reset();
 8002860:	f000 f908 	bl	8002a74 <wifi_reset>
      status = SET_Configuration_Value(LOCALECHO1, 0);
 8002864:	2100      	movs	r1, #0
 8002866:	4840      	ldr	r0, [pc, #256]	; (8002968 <wifi_init+0x12c>)
 8002868:	f000 fa2e 	bl	8002cc8 <SET_Configuration_Value>
      if(status != WiFi_MODULE_SUCCESS) return status;
 800286c:	4604      	mov	r4, r0
 800286e:	2800      	cmp	r0, #0
 8002870:	d16f      	bne.n	8002952 <wifi_init+0x116>
      Reset_AT_CMD_Buffer();  
 8002872:	f000 f969 	bl	8002b48 <Reset_AT_CMD_Buffer>
      sprintf((char*)WiFi_AT_Cmd_Buff,"AT+S.FCFG");  
 8002876:	493d      	ldr	r1, [pc, #244]	; (800296c <wifi_init+0x130>)
 8002878:	483d      	ldr	r0, [pc, #244]	; (8002970 <wifi_init+0x134>)
 800287a:	f000 ff2a 	bl	80036d2 <strcpy>
      run_spi_cmd((char*)WiFi_AT_Cmd_Buff, SPI_DMA);
 800287e:	2102      	movs	r1, #2
 8002880:	483b      	ldr	r0, [pc, #236]	; (8002970 <wifi_init+0x134>)
 8002882:	f7ff fb67 	bl	8001f54 <run_spi_cmd>
      status = USART_Receive_AT_Resp( );
 8002886:	f000 f94d 	bl	8002b24 <USART_Receive_AT_Resp>
      if(status != WiFi_MODULE_SUCCESS) return status;
 800288a:	4604      	mov	r4, r0
 800288c:	2800      	cmp	r0, #0
 800288e:	d160      	bne.n	8002952 <wifi_init+0x116>
      Reset_AT_CMD_Buffer();  
 8002890:	f000 f95a 	bl	8002b48 <Reset_AT_CMD_Buffer>
      sprintf((char*)WiFi_AT_Cmd_Buff,"AT+S.WCFG");  
 8002894:	4937      	ldr	r1, [pc, #220]	; (8002974 <wifi_init+0x138>)
 8002896:	4836      	ldr	r0, [pc, #216]	; (8002970 <wifi_init+0x134>)
 8002898:	f000 ff1b 	bl	80036d2 <strcpy>
      run_spi_cmd((char*)WiFi_AT_Cmd_Buff, SPI_DMA);
 800289c:	2102      	movs	r1, #2
 800289e:	4834      	ldr	r0, [pc, #208]	; (8002970 <wifi_init+0x134>)
 80028a0:	f7ff fb58 	bl	8001f54 <run_spi_cmd>
      status = USART_Receive_AT_Resp( );
 80028a4:	f000 f93e 	bl	8002b24 <USART_Receive_AT_Resp>
      if(status != WiFi_MODULE_SUCCESS) return status;
 80028a8:	4604      	mov	r4, r0
 80028aa:	2800      	cmp	r0, #0
 80028ac:	d151      	bne.n	8002952 <wifi_init+0x116>
      wifi_reset();
 80028ae:	f000 f8e1 	bl	8002a74 <wifi_reset>
      Reset_AT_CMD_Buffer();  
 80028b2:	f000 f949 	bl	8002b48 <Reset_AT_CMD_Buffer>
      sprintf((char*)WiFi_AT_Cmd_Buff,"AT+S.WIFI=%d", 0);  
 80028b6:	4622      	mov	r2, r4
 80028b8:	492f      	ldr	r1, [pc, #188]	; (8002978 <wifi_init+0x13c>)
 80028ba:	482d      	ldr	r0, [pc, #180]	; (8002970 <wifi_init+0x134>)
 80028bc:	f000 fe68 	bl	8003590 <siprintf>
      run_spi_cmd((char*)WiFi_AT_Cmd_Buff, SPI_DMA);
 80028c0:	2102      	movs	r1, #2
 80028c2:	482b      	ldr	r0, [pc, #172]	; (8002970 <wifi_init+0x134>)
 80028c4:	f7ff fb46 	bl	8001f54 <run_spi_cmd>
      status = USART_Receive_AT_Resp( );
 80028c8:	f000 f92c 	bl	8002b24 <USART_Receive_AT_Resp>
      if(status != WiFi_MODULE_SUCCESS) return status;
 80028cc:	4604      	mov	r4, r0
 80028ce:	2800      	cmp	r0, #0
 80028d0:	d13f      	bne.n	8002952 <wifi_init+0x116>
      while(IO_status_flag.WiFi_WIND_State!= WiFiPowerDown);//Till +WIND:38:WiFi Powered Down arrives
 80028d2:	4b2a      	ldr	r3, [pc, #168]	; (800297c <wifi_init+0x140>)
 80028d4:	461d      	mov	r5, r3
 80028d6:	7d9a      	ldrb	r2, [r3, #22]
 80028d8:	2a0f      	cmp	r2, #15
 80028da:	d1fc      	bne.n	80028d6 <wifi_init+0x9a>
      status = SET_Configuration_Value(WIFI_MODE, WiFi_IDLE_MODE);
 80028dc:	2100      	movs	r1, #0
 80028de:	4828      	ldr	r0, [pc, #160]	; (8002980 <wifi_init+0x144>)
 80028e0:	f000 f9f2 	bl	8002cc8 <SET_Configuration_Value>
      if(status != WiFi_MODULE_SUCCESS) return status;  
 80028e4:	4604      	mov	r4, r0
 80028e6:	2800      	cmp	r0, #0
 80028e8:	d133      	bne.n	8002952 <wifi_init+0x116>
      Reset_AT_CMD_Buffer();  
 80028ea:	f000 f92d 	bl	8002b48 <Reset_AT_CMD_Buffer>
      sprintf((char*)WiFi_AT_Cmd_Buff,"AT+S.WIFI=%d", 1);  
 80028ee:	2201      	movs	r2, #1
 80028f0:	4921      	ldr	r1, [pc, #132]	; (8002978 <wifi_init+0x13c>)
 80028f2:	481f      	ldr	r0, [pc, #124]	; (8002970 <wifi_init+0x134>)
 80028f4:	f000 fe4c 	bl	8003590 <siprintf>
      run_spi_cmd((char*)WiFi_AT_Cmd_Buff, SPI_DMA);
 80028f8:	2102      	movs	r1, #2
 80028fa:	481d      	ldr	r0, [pc, #116]	; (8002970 <wifi_init+0x134>)
 80028fc:	f7ff fb2a 	bl	8001f54 <run_spi_cmd>
      status = USART_Receive_AT_Resp( );
 8002900:	f000 f910 	bl	8002b24 <USART_Receive_AT_Resp>
      if(status != WiFi_MODULE_SUCCESS) return status;
 8002904:	4604      	mov	r4, r0
 8002906:	bb20      	cbnz	r0, 8002952 <wifi_init+0x116>
      while(IO_status_flag.WiFi_Enabled != WIFI_TRUE);//Till Hardware Started arrives
 8002908:	782b      	ldrb	r3, [r5, #0]
 800290a:	06db      	lsls	r3, r3, #27
 800290c:	d5fc      	bpl.n	8002908 <wifi_init+0xcc>
      Reset_AT_CMD_Buffer();  
 800290e:	f000 f91b 	bl	8002b48 <Reset_AT_CMD_Buffer>
      sprintf((char*)WiFi_AT_Cmd_Buff,"AT+S.TLSCERT=content,2");        
 8002912:	491c      	ldr	r1, [pc, #112]	; (8002984 <wifi_init+0x148>)
 8002914:	4816      	ldr	r0, [pc, #88]	; (8002970 <wifi_init+0x134>)
 8002916:	f000 fedc 	bl	80036d2 <strcpy>
      run_spi_cmd((char*)WiFi_AT_Cmd_Buff, SPI_DMA);
 800291a:	2102      	movs	r1, #2
 800291c:	4814      	ldr	r0, [pc, #80]	; (8002970 <wifi_init+0x134>)
 800291e:	f7ff fb19 	bl	8001f54 <run_spi_cmd>
      status = USART_Receive_AT_Resp( );
 8002922:	f000 f8ff 	bl	8002b24 <USART_Receive_AT_Resp>
      if(status != WiFi_MODULE_SUCCESS) return status; 
 8002926:	4604      	mov	r4, r0
 8002928:	b998      	cbnz	r0, 8002952 <wifi_init+0x116>
      status = SET_Configuration_Value("console_verbose", 0);
 800292a:	4601      	mov	r1, r0
 800292c:	4816      	ldr	r0, [pc, #88]	; (8002988 <wifi_init+0x14c>)
 800292e:	f000 f9cb 	bl	8002cc8 <SET_Configuration_Value>
      if(status != WiFi_MODULE_SUCCESS) return status;
 8002932:	4604      	mov	r4, r0
 8002934:	b968      	cbnz	r0, 8002952 <wifi_init+0x116>
  wifi_wakeup(WIFI_FALSE);//De-assert wakeup signal (PC13) to allow sleep if enabled
 8002936:	f7ff ff57 	bl	80027e8 <wifi_wakeup>
    status = wifi_firmware_middleware_version_compatibility();
 800293a:	f000 f90d 	bl	8002b58 <wifi_firmware_middleware_version_compatibility>
    if(status != WiFi_MODULE_SUCCESS) return status;
 800293e:	4604      	mov	r4, r0
 8002940:	b938      	cbnz	r0, 8002952 <wifi_init+0x116>
    printf("\r\nEnd of Initialization..\r\n");
 8002942:	4812      	ldr	r0, [pc, #72]	; (800298c <wifi_init+0x150>)
 8002944:	f000 fe0c 	bl	8003560 <puts>
    fflush(stdout);
 8002948:	4b11      	ldr	r3, [pc, #68]	; (8002990 <wifi_init+0x154>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	6898      	ldr	r0, [r3, #8]
 800294e:	f000 fbd3 	bl	80030f8 <fflush>
}
 8002952:	4620      	mov	r0, r4
 8002954:	bd38      	pop	{r3, r4, r5, pc}
 8002956:	bf00      	nop
 8002958:	080068cf 	.word	0x080068cf
 800295c:	080068e7 	.word	0x080068e7
 8002960:	08006900 	.word	0x08006900
 8002964:	0800691c 	.word	0x0800691c
 8002968:	0800692c 	.word	0x0800692c
 800296c:	080057f3 	.word	0x080057f3
 8002970:	200015cc 	.word	0x200015cc
 8002974:	080057c3 	.word	0x080057c3
 8002978:	0800677c 	.word	0x0800677c
 800297c:	20000900 	.word	0x20000900
 8002980:	08006798 	.word	0x08006798
 8002984:	08006939 	.word	0x08006939
 8002988:	08006950 	.word	0x08006950
 800298c:	08006960 	.word	0x08006960
 8002990:	2000001c 	.word	0x2000001c

08002994 <Set_WiFi_Control_Variables>:
* @param  None
* @retval None
*/
void Set_WiFi_Control_Variables(void)
{
  IO_status_flag.enable_dequeue                      = WIFI_TRUE;
 8002994:	4b1b      	ldr	r3, [pc, #108]	; (8002a04 <Set_WiFi_Control_Variables+0x70>)
 8002996:	781a      	ldrb	r2, [r3, #0]
 8002998:	f042 0208 	orr.w	r2, r2, #8
 800299c:	701a      	strb	r2, [r3, #0]
  IO_status_flag.command_mode                        = WIFI_TRUE;
 800299e:	781a      	ldrb	r2, [r3, #0]
 80029a0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80029a4:	701a      	strb	r2, [r3, #0]
  IO_status_flag.radio_off                           = WIFI_FALSE;
 80029a6:	781a      	ldrb	r2, [r3, #0]
 80029a8:	f36f 1286 	bfc	r2, #6, #1
 80029ac:	701a      	strb	r2, [r3, #0]
  IO_status_flag.UartReady                           = RESET;
 80029ae:	2200      	movs	r2, #0
 80029b0:	745a      	strb	r2, [r3, #17]
  IO_status_flag.Uart2Ready                          = RESET;
 80029b2:	749a      	strb	r2, [r3, #18]
  IO_status_flag.WIND64_count                        = 0;
 80029b4:	605a      	str	r2, [r3, #4]
  IO_status_flag.AT_Response_Received                = WIFI_FALSE;
 80029b6:	7859      	ldrb	r1, [r3, #1]
 80029b8:	f362 0100 	bfi	r1, r2, #0, #1
 80029bc:	7059      	strb	r1, [r3, #1]
  IO_status_flag.WiFi_WIND_State                     = Undefine_state;
 80029be:	21ff      	movs	r1, #255	; 0xff
 80029c0:	7599      	strb	r1, [r3, #22]
  IO_status_flag.client_socket_close_type            = NET_SOCKET;
 80029c2:	2102      	movs	r1, #2
 80029c4:	74d9      	strb	r1, [r3, #19]
  IO_status_flag.client_socket_data_type             = NET_SOCKET;
 80029c6:	7519      	strb	r1, [r3, #20]
  IO_status_flag.AT_event_processing                 = WIFI_NO_EVENT;
 80029c8:	755a      	strb	r2, [r3, #21]
  IO_status_flag.AT_CMD_count                        = 0;
 80029ca:	60da      	str	r2, [r3, #12]
  
  WiFi_Control_Variables.switch_by_default_to_command_mode    = WIFI_TRUE;
 80029cc:	4b0e      	ldr	r3, [pc, #56]	; (8002a08 <Set_WiFi_Control_Variables+0x74>)
 80029ce:	7819      	ldrb	r1, [r3, #0]
  WiFi_Control_Variables.queue_wifi_wind_message              = WIFI_TRUE;
  WiFi_Control_Variables.enable_timeout_timer                 = WIFI_FALSE;
  WiFi_Control_Variables.broken_message                       = WIFI_FALSE;
  //enable SockOn_Server_Closed_Callback when wind:58 received, not when user requests for socket close.
  //WiFi_Control_Variables.packet_payload_data_available = WIFI_FALSE;
  WiFi_Control_Variables.enable_SockON_Server_Closed_Callback = WIFI_TRUE;
 80029d0:	7998      	ldrb	r0, [r3, #6]
  WiFi_Control_Variables.queue_wifi_wind_message              = WIFI_TRUE;
 80029d2:	f041 0103 	orr.w	r1, r1, #3
 80029d6:	7019      	strb	r1, [r3, #0]
  WiFi_Control_Variables.enable_timeout_timer                 = WIFI_FALSE;
 80029d8:	7959      	ldrb	r1, [r3, #5]
 80029da:	f362 1145 	bfi	r1, r2, #5, #1
 80029de:	7159      	strb	r1, [r3, #5]
  WiFi_Control_Variables.broken_message                       = WIFI_FALSE;
 80029e0:	7a19      	ldrb	r1, [r3, #8]
  WiFi_Control_Variables.request_complete = WIFI_FALSE;
  WiFi_Control_Variables.runway_buffer_contains_data  = WIFI_FALSE;
  WiFi_Control_Variables.pending_unused_data = WIFI_FALSE;
  WiFi_Control_Variables.temporarily_modify_variable_value = WIFI_FALSE;
 80029e2:	f001 01f8 	and.w	r1, r1, #248	; 0xf8
  WiFi_Control_Variables.enable_SockON_Server_Closed_Callback = WIFI_TRUE;
 80029e6:	f040 0004 	orr.w	r0, r0, #4
  WiFi_Control_Variables.temporarily_modify_variable_value = WIFI_FALSE;
 80029ea:	f362 01c3 	bfi	r1, r2, #3, #1
  WiFi_Control_Variables.enable_SockON_Server_Closed_Callback = WIFI_TRUE;
 80029ee:	7198      	strb	r0, [r3, #6]
  WiFi_Control_Variables.temporarily_modify_variable_value = WIFI_FALSE;
 80029f0:	7219      	strb	r1, [r3, #8]
  WiFi_Control_Variables.request_complete = WIFI_FALSE;
 80029f2:	79d8      	ldrb	r0, [r3, #7]
  WiFi_Control_Variables.parsing_wind_56_data = WIFI_FALSE;
 80029f4:	7a59      	ldrb	r1, [r3, #9]
  WiFi_Control_Variables.request_complete = WIFI_FALSE;
 80029f6:	f362 10c7 	bfi	r0, r2, #7, #1
  WiFi_Control_Variables.parsing_wind_56_data = WIFI_FALSE;
 80029fa:	f362 0182 	bfi	r1, r2, #2, #1
  WiFi_Control_Variables.request_complete = WIFI_FALSE;
 80029fe:	71d8      	strb	r0, [r3, #7]
  WiFi_Control_Variables.parsing_wind_56_data = WIFI_FALSE;
 8002a00:	7259      	strb	r1, [r3, #9]
 8002a02:	4770      	bx	lr
 8002a04:	20000900 	.word	0x20000900
 8002a08:	20000b61 	.word	0x20000b61

08002a0c <Set_WiFi_Counter_Variables>:
* @param  None
* @retval None
*/
void Set_WiFi_Counter_Variables(void)
{
  WiFi_Counter_Variables.no_of_open_client_sockets = 0;
 8002a0c:	4b16      	ldr	r3, [pc, #88]	; (8002a68 <Set_WiFi_Counter_Variables+0x5c>)
  WiFi_Counter_Variables.last_process_buffer_index = 10;
#endif
  
  /* By default, enable all client socket close callback*/
  memset(Client_Socket_Close_Callback,0x01,CLIENT_SOCKET_COUNT);
  memset(dma_buffer,0x00,DMA_BUFFER_SIZE);
 8002a0e:	4817      	ldr	r0, [pc, #92]	; (8002a6c <Set_WiFi_Counter_Variables+0x60>)
  WiFi_Counter_Variables.no_of_open_client_sockets = 0;
 8002a10:	79da      	ldrb	r2, [r3, #7]
 8002a12:	f36f 02c5 	bfc	r2, #3, #3
 8002a16:	71da      	strb	r2, [r3, #7]
  WiFi_Counter_Variables.wifi_socket_write_limit   = 4*RINGBUF_SIZE;
 8002a18:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  WiFi_Counter_Variables.wind64_DQ_wait            = 0;
 8002a1c:	2100      	movs	r1, #0
  WiFi_Counter_Variables.wifi_socket_write_limit   = 4*RINGBUF_SIZE;
 8002a1e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
  WiFi_Counter_Variables.last_process_buffer_index = 10;
 8002a22:	220a      	movs	r2, #10
 8002a24:	f8a3 209a 	strh.w	r2, [r3, #154]	; 0x9a
  WiFi_Counter_Variables.wind64_DQ_wait            = 0;
 8002a28:	f8c3 10ac 	str.w	r1, [r3, #172]	; 0xac
  WiFi_Counter_Variables.Socket_Data_Length        = 0;
 8002a2c:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
  WiFi_Counter_Variables.number_of_bytes           = 0;
 8002a30:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
  WiFi_Counter_Variables.interim_number_of_bytes   = 0;
 8002a34:	f8c3 10b8 	str.w	r1, [r3, #184]	; 0xb8
  WiFi_Counter_Variables.sock_total_count          = 0;
 8002a38:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
  WiFi_Counter_Variables.pop_buffer_size           = 0;
 8002a3c:	f8a3 1098 	strh.w	r1, [r3, #152]	; 0x98
  WiFi_Counter_Variables.epoch_time                = 0;
 8002a40:	f8c3 10bc 	str.w	r1, [r3, #188]	; 0xbc
  WiFi_Counter_Variables.sleep_count               = 0;
 8002a44:	f8c3 10c4 	str.w	r1, [r3, #196]	; 0xc4
  WiFi_Counter_Variables.standby_time              = 0;
 8002a48:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
  WiFi_Counter_Variables.scanned_ssids             = 0;
 8002a4c:	7359      	strb	r1, [r3, #13]
  WiFi_Counter_Variables.timeout_tick              = 0;
 8002a4e:	f8c3 10cc 	str.w	r1, [r3, #204]	; 0xcc
  WiFi_Counter_Variables.UserDataBuff_previous_index =0;
 8002a52:	f8a3 1094 	strh.w	r1, [r3, #148]	; 0x94
  memset(Client_Socket_Close_Callback,0x01,CLIENT_SOCKET_COUNT);
 8002a56:	4b06      	ldr	r3, [pc, #24]	; (8002a70 <Set_WiFi_Counter_Variables+0x64>)
 8002a58:	f04f 3201 	mov.w	r2, #16843009	; 0x1010101
 8002a5c:	601a      	str	r2, [r3, #0]
 8002a5e:	605a      	str	r2, [r3, #4]
  memset(dma_buffer,0x00,DMA_BUFFER_SIZE);
 8002a60:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a64:	f000 bc53 	b.w	800330e <memset>
 8002a68:	20000b6c 	.word	0x20000b6c
 8002a6c:	20000d88 	.word	0x20000d88
 8002a70:	20001590 	.word	0x20001590

08002a74 <wifi_reset>:
*         Reset WiFi module using PC12 gpio pin
* @param  None
* @retval None
*/
void wifi_reset(void)
{
 8002a74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  RESET_WAKEUP_GPIO_CLK_ENABLE();
 8002a76:	4b21      	ldr	r3, [pc, #132]	; (8002afc <wifi_reset+0x88>)
  __GPIOA_CLK_ENABLE();

  wifi_instances.GPIO_InitStruct.Pin       = WiFi_RESET_GPIO_PIN;
 8002a78:	4921      	ldr	r1, [pc, #132]	; (8002b00 <wifi_reset+0x8c>)
  wifi_instances.GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_PP;
  wifi_instances.GPIO_InitStruct.Pull      = GPIO_PULLUP;
  wifi_instances.GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;

  HAL_GPIO_Init(WiFi_RESET_GPIO_PORT, &wifi_instances.GPIO_InitStruct);
 8002a7a:	4822      	ldr	r0, [pc, #136]	; (8002b04 <wifi_reset+0x90>)

//  IO_status_flag.WiFi_WIND_State.WiFiHWStarted = WIFI_FALSE;
  wifi_connected = 0; //reset wifi_connected to get user callback
//  memset((void*)&IO_status_flag.WiFi_WIND_State,0x00,sizeof(IO_status_flag.WiFi_WIND_State)); /*reset the WIND State?*/
  IO_status_flag.WiFi_WIND_State = Undefine_state;
 8002a7c:	4c22      	ldr	r4, [pc, #136]	; (8002b08 <wifi_reset+0x94>)
  RESET_WAKEUP_GPIO_CLK_ENABLE();
 8002a7e:	2600      	movs	r6, #0
 8002a80:	9600      	str	r6, [sp, #0]
 8002a82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a84:	f042 0202 	orr.w	r2, r2, #2
 8002a88:	631a      	str	r2, [r3, #48]	; 0x30
 8002a8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a8c:	f002 0202 	and.w	r2, r2, #2
 8002a90:	9200      	str	r2, [sp, #0]
 8002a92:	9a00      	ldr	r2, [sp, #0]
  __GPIOA_CLK_ENABLE();
 8002a94:	9601      	str	r6, [sp, #4]
 8002a96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a98:	f042 0201 	orr.w	r2, r2, #1
 8002a9c:	631a      	str	r2, [r3, #48]	; 0x30
 8002a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa0:	f003 0301 	and.w	r3, r3, #1
 8002aa4:	9301      	str	r3, [sp, #4]
  wifi_instances.GPIO_InitStruct.Pin       = WiFi_RESET_GPIO_PIN;
 8002aa6:	f44f 7580 	mov.w	r5, #256	; 0x100
  wifi_instances.GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_PP;
 8002aaa:	2701      	movs	r7, #1
  __GPIOA_CLK_ENABLE();
 8002aac:	9b01      	ldr	r3, [sp, #4]
  wifi_instances.GPIO_InitStruct.Pin       = WiFi_RESET_GPIO_PIN;
 8002aae:	630d      	str	r5, [r1, #48]	; 0x30
  wifi_instances.GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	63cb      	str	r3, [r1, #60]	; 0x3c
  wifi_instances.GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_PP;
 8002ab4:	634f      	str	r7, [r1, #52]	; 0x34
  wifi_instances.GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8002ab6:	638f      	str	r7, [r1, #56]	; 0x38
  HAL_GPIO_Init(WiFi_RESET_GPIO_PORT, &wifi_instances.GPIO_InitStruct);
 8002ab8:	3130      	adds	r1, #48	; 0x30
 8002aba:	f7fe f95b 	bl	8000d74 <HAL_GPIO_Init>
  wifi_connected = 0; //reset wifi_connected to get user callback
 8002abe:	4b13      	ldr	r3, [pc, #76]	; (8002b0c <wifi_reset+0x98>)

  /* ===   RESET PIN - PC12   ===*/
  HAL_GPIO_WritePin(WiFi_RESET_GPIO_PORT, WiFi_RESET_GPIO_PIN, GPIO_PIN_RESET);
 8002ac0:	4810      	ldr	r0, [pc, #64]	; (8002b04 <wifi_reset+0x90>)
  wifi_connected = 0; //reset wifi_connected to get user callback
 8002ac2:	701e      	strb	r6, [r3, #0]
  HAL_GPIO_WritePin(WiFi_RESET_GPIO_PORT, WiFi_RESET_GPIO_PIN, GPIO_PIN_RESET);
 8002ac4:	4632      	mov	r2, r6
  IO_status_flag.WiFi_WIND_State = Undefine_state;
 8002ac6:	23ff      	movs	r3, #255	; 0xff
  HAL_GPIO_WritePin(WiFi_RESET_GPIO_PORT, WiFi_RESET_GPIO_PIN, GPIO_PIN_RESET);
 8002ac8:	4629      	mov	r1, r5
  IO_status_flag.WiFi_WIND_State = Undefine_state;
 8002aca:	75a3      	strb	r3, [r4, #22]
  HAL_GPIO_WritePin(WiFi_RESET_GPIO_PORT, WiFi_RESET_GPIO_PIN, GPIO_PIN_RESET);
 8002acc:	f7fe fac6 	bl	800105c <HAL_GPIO_WritePin>
  HAL_Delay(200);
 8002ad0:	20c8      	movs	r0, #200	; 0xc8
 8002ad2:	f7fd fdd7 	bl	8000684 <HAL_Delay>
  /* ===   SET PIN - PC12   ===*/
  HAL_GPIO_WritePin(WiFi_RESET_GPIO_PORT, WiFi_RESET_GPIO_PIN, GPIO_PIN_SET);
 8002ad6:	4629      	mov	r1, r5
 8002ad8:	463a      	mov	r2, r7
 8002ada:	480a      	ldr	r0, [pc, #40]	; (8002b04 <wifi_reset+0x90>)
 8002adc:	f7fe fabe 	bl	800105c <HAL_GPIO_WritePin>
  HAL_Delay(50);
 8002ae0:	2032      	movs	r0, #50	; 0x32
 8002ae2:	f7fd fdcf 	bl	8000684 <HAL_Delay>
  HAL_GPIO_DeInit(WiFi_RESET_GPIO_PORT, WiFi_RESET_GPIO_PIN);
 8002ae6:	4629      	mov	r1, r5
 8002ae8:	4806      	ldr	r0, [pc, #24]	; (8002b04 <wifi_reset+0x90>)
 8002aea:	f7fe fa1d 	bl	8000f28 <HAL_GPIO_DeInit>

#ifndef WIFI_USE_VCOM
  while(IO_status_flag.WiFi_WIND_State != WiFiHWStarted)
 8002aee:	7da3      	ldrb	r3, [r4, #22]
 8002af0:	2b0e      	cmp	r3, #14
 8002af2:	d101      	bne.n	8002af8 <wifi_reset+0x84>
    {
      __NOP(); //nothing to do
    }
#endif
}
 8002af4:	b003      	add	sp, #12
 8002af6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8002af8:	bf00      	nop
 8002afa:	e7f8      	b.n	8002aee <wifi_reset+0x7a>
 8002afc:	40023800 	.word	0x40023800
 8002b00:	20002014 	.word	0x20002014
 8002b04:	40020000 	.word	0x40020000
 8002b08:	20000900 	.word	0x20000900
 8002b0c:	2000079c 	.word	0x2000079c

08002b10 <Start_Timer>:
* @param  None
* @retval None
*/
void Start_Timer()
{
  IO_status_flag.tickcount = WIFI_FALSE;
 8002b10:	4b03      	ldr	r3, [pc, #12]	; (8002b20 <Start_Timer+0x10>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	609a      	str	r2, [r3, #8]
  IO_status_flag.Timer_Running = WIFI_TRUE;
 8002b16:	781a      	ldrb	r2, [r3, #0]
 8002b18:	f042 0204 	orr.w	r2, r2, #4
 8002b1c:	701a      	strb	r2, [r3, #0]
 8002b1e:	4770      	bx	lr
 8002b20:	20000900 	.word	0x20000900

08002b24 <USART_Receive_AT_Resp>:
* @retval WiFi_Status_t : Response of AT cmd  
*/

WiFi_Status_t USART_Receive_AT_Resp( )
{
  while(IO_status_flag.AT_Response_Received != WIFI_TRUE) {
 8002b24:	4a06      	ldr	r2, [pc, #24]	; (8002b40 <USART_Receive_AT_Resp+0x1c>)
 8002b26:	7853      	ldrb	r3, [r2, #1]
 8002b28:	07db      	lsls	r3, r3, #31
 8002b2a:	d507      	bpl.n	8002b3c <USART_Receive_AT_Resp+0x18>

	  //printf("\r\nATTENTE AT RECEIVE");

	  __NOP(); //nothing to do
	}
  IO_status_flag.AT_Response_Received = WIFI_FALSE;
 8002b2c:	7853      	ldrb	r3, [r2, #1]
 8002b2e:	f36f 0300 	bfc	r3, #0, #1
 8002b32:	7053      	strb	r3, [r2, #1]
  return WiFi_Counter_Variables.AT_RESPONSE;
}
 8002b34:	4b03      	ldr	r3, [pc, #12]	; (8002b44 <USART_Receive_AT_Resp+0x20>)
 8002b36:	f893 00e8 	ldrb.w	r0, [r3, #232]	; 0xe8
 8002b3a:	4770      	bx	lr
 8002b3c:	bf00      	nop
 8002b3e:	e7f2      	b.n	8002b26 <USART_Receive_AT_Resp+0x2>
 8002b40:	20000900 	.word	0x20000900
 8002b44:	20000b6c 	.word	0x20000b6c

08002b48 <Reset_AT_CMD_Buffer>:
* @param  None
* @retval None
*/
void Reset_AT_CMD_Buffer()
{
  memset(WiFi_AT_Cmd_Buff, 0x00, sizeof WiFi_AT_Cmd_Buff); 
 8002b48:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002b4c:	2100      	movs	r1, #0
 8002b4e:	4801      	ldr	r0, [pc, #4]	; (8002b54 <Reset_AT_CMD_Buffer+0xc>)
 8002b50:	f000 bbdd 	b.w	800330e <memset>
 8002b54:	200015cc 	.word	0x200015cc

08002b58 <wifi_firmware_middleware_version_compatibility>:
{
 8002b58:	b530      	push	{r4, r5, lr}
 8002b5a:	b085      	sub	sp, #20
  char version[10] = {'\0'};
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	9301      	str	r3, [sp, #4]
 8002b60:	9302      	str	r3, [sp, #8]
 8002b62:	f8ad 300c 	strh.w	r3, [sp, #12]
  Reset_AT_CMD_Buffer(); 
 8002b66:	f7ff ffef 	bl	8002b48 <Reset_AT_CMD_Buffer>
    sprintf((char*)WiFi_AT_Cmd_Buff,"AT+S.STS=%s", "fw_version");  
 8002b6a:	4a1a      	ldr	r2, [pc, #104]	; (8002bd4 <wifi_firmware_middleware_version_compatibility+0x7c>)
 8002b6c:	491a      	ldr	r1, [pc, #104]	; (8002bd8 <wifi_firmware_middleware_version_compatibility+0x80>)
 8002b6e:	481b      	ldr	r0, [pc, #108]	; (8002bdc <wifi_firmware_middleware_version_compatibility+0x84>)
 8002b70:	f000 fd0e 	bl	8003590 <siprintf>
    run_spi_cmd((char*)WiFi_AT_Cmd_Buff, SPI_DMA);
 8002b74:	2102      	movs	r1, #2
 8002b76:	4819      	ldr	r0, [pc, #100]	; (8002bdc <wifi_firmware_middleware_version_compatibility+0x84>)
 8002b78:	f7ff f9ec 	bl	8001f54 <run_spi_cmd>
    IO_status_flag.AT_event_processing = WIFI_GCFG_EVENT;
 8002b7c:	4b18      	ldr	r3, [pc, #96]	; (8002be0 <wifi_firmware_middleware_version_compatibility+0x88>)
 8002b7e:	2203      	movs	r2, #3
 8002b80:	755a      	strb	r2, [r3, #21]
        status = USART_Receive_AT_Resp( );
 8002b82:	f7ff ffcf 	bl	8002b24 <USART_Receive_AT_Resp>
        if(status == WiFi_MODULE_SUCCESS)
 8002b86:	4604      	mov	r4, r0
 8002b88:	bb00      	cbnz	r0, 8002bcc <wifi_firmware_middleware_version_compatibility+0x74>
          cfg_value_length = strlen((const char*)WiFi_Counter_Variables.get_cfg_value);
 8002b8a:	4816      	ldr	r0, [pc, #88]	; (8002be4 <wifi_firmware_middleware_version_compatibility+0x8c>)
 8002b8c:	f7fd fb9a 	bl	80002c4 <strlen>
          memcpy(fw_version,WiFi_Counter_Variables.get_cfg_value,cfg_value_length);   
 8002b90:	4914      	ldr	r1, [pc, #80]	; (8002be4 <wifi_firmware_middleware_version_compatibility+0x8c>)
          cfg_value_length = strlen((const char*)WiFi_Counter_Variables.get_cfg_value);
 8002b92:	4605      	mov	r5, r0
          memcpy(fw_version,WiFi_Counter_Variables.get_cfg_value,cfg_value_length);   
 8002b94:	4602      	mov	r2, r0
 8002b96:	a801      	add	r0, sp, #4
 8002b98:	f000 fbae 	bl	80032f8 <memcpy>
          memset(WiFi_Counter_Variables.get_cfg_value, 0x00,cfg_value_length);
 8002b9c:	462a      	mov	r2, r5
      if(strcmp(MIDDLEWARE_VERSION,SW_FW_COMPATIBILITY[iter].SW_Version)==0)
 8002b9e:	4d12      	ldr	r5, [pc, #72]	; (8002be8 <wifi_firmware_middleware_version_compatibility+0x90>)
          memset(WiFi_Counter_Variables.get_cfg_value, 0x00,cfg_value_length);
 8002ba0:	4810      	ldr	r0, [pc, #64]	; (8002be4 <wifi_firmware_middleware_version_compatibility+0x8c>)
 8002ba2:	4621      	mov	r1, r4
 8002ba4:	f000 fbb3 	bl	800330e <memset>
      if(strcmp(MIDDLEWARE_VERSION,SW_FW_COMPATIBILITY[iter].SW_Version)==0)
 8002ba8:	6829      	ldr	r1, [r5, #0]
 8002baa:	4810      	ldr	r0, [pc, #64]	; (8002bec <wifi_firmware_middleware_version_compatibility+0x94>)
 8002bac:	f7fd fb80 	bl	80002b0 <strcmp>
 8002bb0:	b960      	cbnz	r0, 8002bcc <wifi_firmware_middleware_version_compatibility+0x74>
           if(strcmp(fw_version,SW_FW_COMPATIBILITY[iter].FW_Version)<0)
 8002bb2:	686d      	ldr	r5, [r5, #4]
 8002bb4:	a801      	add	r0, sp, #4
 8002bb6:	4629      	mov	r1, r5
 8002bb8:	f7fd fb7a 	bl	80002b0 <strcmp>
 8002bbc:	2800      	cmp	r0, #0
 8002bbe:	da05      	bge.n	8002bcc <wifi_firmware_middleware_version_compatibility+0x74>
              printf("\r\nCompatible Firmware version with Middleware version %s is %s\r\n",MIDDLEWARE_VERSION,SW_FW_COMPATIBILITY[iter].FW_Version);
 8002bc0:	462a      	mov	r2, r5
 8002bc2:	490a      	ldr	r1, [pc, #40]	; (8002bec <wifi_firmware_middleware_version_compatibility+0x94>)
 8002bc4:	480a      	ldr	r0, [pc, #40]	; (8002bf0 <wifi_firmware_middleware_version_compatibility+0x98>)
 8002bc6:	f000 fc57 	bl	8003478 <iprintf>
             status = WiFi_MODULE_ERROR;
 8002bca:	2402      	movs	r4, #2
}
 8002bcc:	4620      	mov	r0, r4
 8002bce:	b005      	add	sp, #20
 8002bd0:	bd30      	pop	{r4, r5, pc}
 8002bd2:	bf00      	nop
 8002bd4:	08006a54 	.word	0x08006a54
 8002bd8:	08006a5f 	.word	0x08006a5f
 8002bdc:	200015cc 	.word	0x200015cc
 8002be0:	20000900 	.word	0x20000900
 8002be4:	20000b7a 	.word	0x20000b7a
 8002be8:	20000014 	.word	0x20000014
 8002bec:	08006a6b 	.word	0x08006a6b
 8002bf0:	08006a71 	.word	0x08006a71

08002bf4 <WiFi_UART_Error_Handler>:
* @retval None
*/
void WiFi_UART_Error_Handler(void)
{
  /* Turn LED2 on */
  BSP_LED_On(LED2);
 8002bf4:	2000      	movs	r0, #0
 8002bf6:	f7ff bcb9 	b.w	800256c <BSP_LED_On>
	...

08002bfc <WiFi_Module_Init>:
{
 8002bfc:	b510      	push	{r4, lr}
  init(&wifi_instances.big_buff, 1024);//Init the ring buffer  
 8002bfe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002c02:	4814      	ldr	r0, [pc, #80]	; (8002c54 <WiFi_Module_Init+0x58>)
 8002c04:	f7ff f8fc 	bl	8001e00 <init>
  IO_status_flag.wifi_ready = 0; //reset to get user callback on HW started
 8002c08:	4a13      	ldr	r2, [pc, #76]	; (8002c58 <WiFi_Module_Init+0x5c>)
    WiFi_SPI_Init(&SpiHandle); 
 8002c0a:	4814      	ldr	r0, [pc, #80]	; (8002c5c <WiFi_Module_Init+0x60>)
  IO_status_flag.wifi_ready = 0; //reset to get user callback on HW started
 8002c0c:	7853      	ldrb	r3, [r2, #1]
 8002c0e:	f36f 0343 	bfc	r3, #1, #3
 8002c12:	7053      	strb	r3, [r2, #1]
  wifi_connected = 0; //reset to get user callback on WiFi UP
 8002c14:	4b12      	ldr	r3, [pc, #72]	; (8002c60 <WiFi_Module_Init+0x64>)
 8002c16:	2400      	movs	r4, #0
 8002c18:	701c      	strb	r4, [r3, #0]
    WiFi_SPI_Init(&SpiHandle); 
 8002c1a:	f7ff fa2d 	bl	8002078 <WiFi_SPI_Init>
    Enable_SPI_Receiving_Path();  
 8002c1e:	f7ff fa4f 	bl	80020c0 <Enable_SPI_Receiving_Path>
  Set_WiFi_Counter_Variables( );
 8002c22:	f7ff fef3 	bl	8002a0c <Set_WiFi_Counter_Variables>
  Set_WiFi_Control_Variables( );
 8002c26:	f7ff feb5 	bl	8002994 <Set_WiFi_Control_Variables>
  event_init(&wifi_instances.event_buff, 50); //max 50 events can be Q'ed (Event Buffer is of size 50)
 8002c2a:	480e      	ldr	r0, [pc, #56]	; (8002c64 <WiFi_Module_Init+0x68>)
 8002c2c:	2132      	movs	r1, #50	; 0x32
 8002c2e:	f7fe ffbb 	bl	8001ba8 <event_init>
  Start_Timer();  
 8002c32:	f7ff ff6d 	bl	8002b10 <Start_Timer>
  memset(open_sockets,0x00, 8); //init the open socket array
 8002c36:	4b0c      	ldr	r3, [pc, #48]	; (8002c68 <WiFi_Module_Init+0x6c>)
  if(HAL_TIM_Base_Start_IT(&TimHandle) != HAL_OK)//Start the TIM timer
 8002c38:	480c      	ldr	r0, [pc, #48]	; (8002c6c <WiFi_Module_Init+0x70>)
  memset(open_sockets,0x00, 8); //init the open socket array
 8002c3a:	601c      	str	r4, [r3, #0]
 8002c3c:	605c      	str	r4, [r3, #4]
  if(HAL_TIM_Base_Start_IT(&TimHandle) != HAL_OK)//Start the TIM timer
 8002c3e:	f7fe fcb6 	bl	80015ae <HAL_TIM_Base_Start_IT>
 8002c42:	b130      	cbz	r0, 8002c52 <WiFi_Module_Init+0x56>
      printf("Error");
 8002c44:	480a      	ldr	r0, [pc, #40]	; (8002c70 <WiFi_Module_Init+0x74>)
 8002c46:	f000 fc17 	bl	8003478 <iprintf>
}
 8002c4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      WiFi_UART_Error_Handler();
 8002c4e:	f7ff bfd1 	b.w	8002bf4 <WiFi_UART_Error_Handler>
 8002c52:	bd10      	pop	{r4, pc}
 8002c54:	20002014 	.word	0x20002014
 8002c58:	20000900 	.word	0x20000900
 8002c5c:	20000d30 	.word	0x20000d30
 8002c60:	2000079c 	.word	0x2000079c
 8002c64:	20002028 	.word	0x20002028
 8002c68:	20000ce8 	.word	0x20000ce8
 8002c6c:	20001fd0 	.word	0x20001fd0
 8002c70:	08006889 	.word	0x08006889

08002c74 <SET_Configuration_Addr>:
* @param  sVar_name : Name of the config variable
*         addr    : value of config address to be returned to user
* @retval WiFi_Status_t : status of AT cmd Request
*/
WiFi_Status_t SET_Configuration_Addr(char* sVar_name,char* addr)
{
 8002c74:	b570      	push	{r4, r5, r6, lr}
    {
      status = USART_Receive_AT_Resp( );
    }
#else
  /* AT : send AT command */
  sprintf((char*)WiFi_AT_Cmd_Buff,"AT+S.SCFG=%s,%s",sVar_name,addr);
 8002c76:	4c10      	ldr	r4, [pc, #64]	; (8002cb8 <SET_Configuration_Addr+0x44>)
{
 8002c78:	4605      	mov	r5, r0
 8002c7a:	460e      	mov	r6, r1
  Reset_AT_CMD_Buffer(); 
 8002c7c:	f7ff ff64 	bl	8002b48 <Reset_AT_CMD_Buffer>
  sprintf((char*)WiFi_AT_Cmd_Buff,"AT+S.SCFG=%s,%s",sVar_name,addr);
 8002c80:	4633      	mov	r3, r6
 8002c82:	462a      	mov	r2, r5
 8002c84:	490d      	ldr	r1, [pc, #52]	; (8002cbc <SET_Configuration_Addr+0x48>)
 8002c86:	4620      	mov	r0, r4
 8002c88:	f000 fc82 	bl	8003590 <siprintf>
  run_spi_cmd((char*)WiFi_AT_Cmd_Buff, SPI_DMA);
 8002c8c:	2102      	movs	r1, #2
 8002c8e:	4620      	mov	r0, r4
 8002c90:	f7ff f960 	bl	8001f54 <run_spi_cmd>
  IO_status_flag.AT_event_processing = WIFI_GCFG_EVENT;
 8002c94:	4b0a      	ldr	r3, [pc, #40]	; (8002cc0 <SET_Configuration_Addr+0x4c>)
  status = USART_Receive_AT_Resp( );

  printf("\r\nFIN DE SET CONF ADD");
 8002c96:	4c0b      	ldr	r4, [pc, #44]	; (8002cc4 <SET_Configuration_Addr+0x50>)
  IO_status_flag.AT_event_processing = WIFI_GCFG_EVENT;
 8002c98:	2203      	movs	r2, #3
 8002c9a:	755a      	strb	r2, [r3, #21]
  status = USART_Receive_AT_Resp( );
 8002c9c:	f7ff ff42 	bl	8002b24 <USART_Receive_AT_Resp>
 8002ca0:	4605      	mov	r5, r0
  printf("\r\nFIN DE SET CONF ADD");
 8002ca2:	4620      	mov	r0, r4
 8002ca4:	f000 fbe8 	bl	8003478 <iprintf>
  printf("\r\nFIN DE SET CONF ADD");
 8002ca8:	4620      	mov	r0, r4
 8002caa:	f000 fbe5 	bl	8003478 <iprintf>
  printf("\r\nFIN DE SET CONF ADD");
 8002cae:	4620      	mov	r0, r4
 8002cb0:	f000 fbe2 	bl	8003478 <iprintf>

#endif  
  return status;
}
 8002cb4:	4628      	mov	r0, r5
 8002cb6:	bd70      	pop	{r4, r5, r6, pc}
 8002cb8:	200015cc 	.word	0x200015cc
 8002cbc:	0800697b 	.word	0x0800697b
 8002cc0:	20000900 	.word	0x20000900
 8002cc4:	0800698b 	.word	0x0800698b

08002cc8 <SET_Configuration_Value>:
* @param  sVar_name : Name of the config variable
*         aValue    : value of config variable
* @retval WiFi_Status_t : status of AT cmd Request
*/
WiFi_Status_t SET_Configuration_Value(char* sVar_name,uint32_t aValue)
{
 8002cc8:	b570      	push	{r4, r5, r6, lr}
    {
      status = USART_Receive_AT_Resp( );
    }
#else
  /* AT : send AT command */
  sprintf((char*)WiFi_AT_Cmd_Buff,"AT+S.SCFG=%s,%d",sVar_name,(int)aValue);
 8002cca:	4c09      	ldr	r4, [pc, #36]	; (8002cf0 <SET_Configuration_Value+0x28>)
{
 8002ccc:	4605      	mov	r5, r0
 8002cce:	460e      	mov	r6, r1
  Reset_AT_CMD_Buffer(); 
 8002cd0:	f7ff ff3a 	bl	8002b48 <Reset_AT_CMD_Buffer>
  sprintf((char*)WiFi_AT_Cmd_Buff,"AT+S.SCFG=%s,%d",sVar_name,(int)aValue);
 8002cd4:	4633      	mov	r3, r6
 8002cd6:	462a      	mov	r2, r5
 8002cd8:	4906      	ldr	r1, [pc, #24]	; (8002cf4 <SET_Configuration_Value+0x2c>)
 8002cda:	4620      	mov	r0, r4
 8002cdc:	f000 fc58 	bl	8003590 <siprintf>
  run_spi_cmd((char*)WiFi_AT_Cmd_Buff, SPI_DMA);
 8002ce0:	4620      	mov	r0, r4
 8002ce2:	2102      	movs	r1, #2
 8002ce4:	f7ff f936 	bl	8001f54 <run_spi_cmd>
  status = USART_Receive_AT_Resp( );
#endif
  
  return status; 
}
 8002ce8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  status = USART_Receive_AT_Resp( );
 8002cec:	f7ff bf1a 	b.w	8002b24 <USART_Receive_AT_Resp>
 8002cf0:	200015cc 	.word	0x200015cc
 8002cf4:	080069a1 	.word	0x080069a1

08002cf8 <SET_SSID>:
*         SET SSID in flash memory of Wi-Fi module
* @param  ssid : pointer of SSID
* @retval WiFi_Status_t : status of AT cmd Request
*/
WiFi_Status_t SET_SSID(char* ssid)
{
 8002cf8:	b538      	push	{r3, r4, r5, lr}
      status = USART_Receive_AT_Resp( );
    }
#else
  

  printf("\r\nAvant de set le SSID dans la fonction");
 8002cfa:	4c11      	ldr	r4, [pc, #68]	; (8002d40 <SET_SSID+0x48>)
{
 8002cfc:	4605      	mov	r5, r0
  Reset_AT_CMD_Buffer(); 
 8002cfe:	f7ff ff23 	bl	8002b48 <Reset_AT_CMD_Buffer>
  printf("\r\nAvant de set le SSID dans la fonction");
 8002d02:	4620      	mov	r0, r4
 8002d04:	f000 fbb8 	bl	8003478 <iprintf>
  printf("\r\nAvant de set le SSID dans la fonction");
 8002d08:	4620      	mov	r0, r4
 8002d0a:	f000 fbb5 	bl	8003478 <iprintf>
  printf("\r\nAvant de set le SSID dans la fonction");
 8002d0e:	4620      	mov	r0, r4

  /* Set AT+S.SSIDTXT=<SSID>*/
  sprintf((char*)WiFi_AT_Cmd_Buff,"AT+S.SSIDTXT=%s",ssid);  
 8002d10:	4c0c      	ldr	r4, [pc, #48]	; (8002d44 <SET_SSID+0x4c>)
  printf("\r\nAvant de set le SSID dans la fonction");
 8002d12:	f000 fbb1 	bl	8003478 <iprintf>
  sprintf((char*)WiFi_AT_Cmd_Buff,"AT+S.SSIDTXT=%s",ssid);  
 8002d16:	462a      	mov	r2, r5
 8002d18:	490b      	ldr	r1, [pc, #44]	; (8002d48 <SET_SSID+0x50>)
 8002d1a:	4620      	mov	r0, r4
 8002d1c:	f000 fc38 	bl	8003590 <siprintf>
  run_spi_cmd((char*)WiFi_AT_Cmd_Buff, SPI_DMA);
 8002d20:	4620      	mov	r0, r4


  printf("\r\nOn attend USART Receive AT");
 8002d22:	4c0a      	ldr	r4, [pc, #40]	; (8002d4c <SET_SSID+0x54>)
  run_spi_cmd((char*)WiFi_AT_Cmd_Buff, SPI_DMA);
 8002d24:	2102      	movs	r1, #2
 8002d26:	f7ff f915 	bl	8001f54 <run_spi_cmd>
  printf("\r\nOn attend USART Receive AT");
 8002d2a:	4620      	mov	r0, r4
 8002d2c:	f000 fba4 	bl	8003478 <iprintf>
  printf("\r\nOn attend USART Receive AT");
 8002d30:	4620      	mov	r0, r4
 8002d32:	f000 fba1 	bl	8003478 <iprintf>
  printf("\r\nOn attend USART Receive AT");
 8002d36:	4620      	mov	r0, r4
 8002d38:	f000 fb9e 	bl	8003478 <iprintf>

  //status = USART_Receive_AT_Resp( );
#endif  
  
  return status; 
}
 8002d3c:	2000      	movs	r0, #0
 8002d3e:	bd38      	pop	{r3, r4, r5, pc}
 8002d40:	080069b1 	.word	0x080069b1
 8002d44:	200015cc 	.word	0x200015cc
 8002d48:	080069d9 	.word	0x080069d9
 8002d4c:	080069e9 	.word	0x080069e9

08002d50 <SET_WiFi_SecKey>:
*         SET wifi security key
* @param  seckey : pointer of security key
* @retval WiFi_Status_t : status of AT cmd Request
*/
WiFi_Status_t SET_WiFi_SecKey(char* seckey)
{
 8002d50:	b510      	push	{r4, lr}
 8002d52:	4604      	mov	r4, r0
  WiFi_Status_t status = WiFi_MODULE_SUCCESS;
  
  Reset_AT_CMD_Buffer(); 
 8002d54:	f7ff fef8 	bl	8002b48 <Reset_AT_CMD_Buffer>
    {
      status = USART_Receive_AT_Resp( );
    }
#else  

  printf("\r\nAVANT DE SET WIFI WPA SECURITY");
 8002d58:	480c      	ldr	r0, [pc, #48]	; (8002d8c <SET_WiFi_SecKey+0x3c>)
 8002d5a:	f000 fb8d 	bl	8003478 <iprintf>
  printf("\r\nAVANT DE SET WIFI WPA SECURITY");
 8002d5e:	480b      	ldr	r0, [pc, #44]	; (8002d8c <SET_WiFi_SecKey+0x3c>)
 8002d60:	f000 fb8a 	bl	8003478 <iprintf>
  printf("\r\nAVANT DE SET WIFI WPA SECURITY");
 8002d64:	4809      	ldr	r0, [pc, #36]	; (8002d8c <SET_WiFi_SecKey+0x3c>)
 8002d66:	f000 fb87 	bl	8003478 <iprintf>
  /* Set WIFI_WPA_SECURITY*/  
  status = SET_Configuration_Addr(WIFI_WPA_SECURITY, seckey);
 8002d6a:	4621      	mov	r1, r4
 8002d6c:	4808      	ldr	r0, [pc, #32]	; (8002d90 <SET_WiFi_SecKey+0x40>)
 8002d6e:	f7ff ff81 	bl	8002c74 <SET_Configuration_Addr>
  if(status != WiFi_MODULE_SUCCESS) {
 8002d72:	4604      	mov	r4, r0
 8002d74:	b140      	cbz	r0, 8002d88 <SET_WiFi_SecKey+0x38>
	  printf("\r\nERREUR SET CONFIG ADRESS");
 8002d76:	4807      	ldr	r0, [pc, #28]	; (8002d94 <SET_WiFi_SecKey+0x44>)
 8002d78:	f000 fb7e 	bl	8003478 <iprintf>
	  printf("\r\nERREUR SET CONFIG ADRESS");
 8002d7c:	4805      	ldr	r0, [pc, #20]	; (8002d94 <SET_WiFi_SecKey+0x44>)
 8002d7e:	f000 fb7b 	bl	8003478 <iprintf>
	  printf("\r\nERREUR SET CONFIG ADRESS");
 8002d82:	4804      	ldr	r0, [pc, #16]	; (8002d94 <SET_WiFi_SecKey+0x44>)
 8002d84:	f000 fb78 	bl	8003478 <iprintf>
	  return status;
  }
#endif
return status;    
}
 8002d88:	4620      	mov	r0, r4
 8002d8a:	bd10      	pop	{r4, pc}
 8002d8c:	08006a06 	.word	0x08006a06
 8002d90:	08006a27 	.word	0x08006a27
 8002d94:	08006a39 	.word	0x08006a39

08002d98 <SPI_Transmit_Manager>:
 * @brief  Manage the SPI transmit
 * @param  TransmitRequest: the transmit request
 * @retval None
 */
void SPI_Transmit_Manager(SPI_TRANSMIT_REQUEST_t TransmitRequest)
{   
 8002d98:	b538      	push	{r3, r4, r5, lr}
  Enable_SPI_CS();//Enable nCS (Chip Select) 
  
  /*
   *  Disable both DMA
   */
  __HAL_DMA_DISABLE(SpiHandle.hdmatx);
 8002d9a:	4c30      	ldr	r4, [pc, #192]	; (8002e5c <SPI_Transmit_Manager+0xc4>)
{   
 8002d9c:	4605      	mov	r5, r0
  Disable_SPI_Receiving_Path();
 8002d9e:	f7ff f99d 	bl	80020dc <Disable_SPI_Receiving_Path>
  Enable_SPI_CS();//Enable nCS (Chip Select) 
 8002da2:	f7ff f99f 	bl	80020e4 <Enable_SPI_CS>
  __HAL_DMA_DISABLE(SpiHandle.hdmatx);
 8002da6:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8002da8:	6812      	ldr	r2, [r2, #0]
 8002daa:	6811      	ldr	r1, [r2, #0]
 8002dac:	f021 0101 	bic.w	r1, r1, #1
 8002db0:	6011      	str	r1, [r2, #0]
  __HAL_DMA_DISABLE(SpiHandle.hdmarx);
 8002db2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8002db4:	6809      	ldr	r1, [r1, #0]
 8002db6:	6808      	ldr	r0, [r1, #0]
 8002db8:	f020 0001 	bic.w	r0, r0, #1
 8002dbc:	6008      	str	r0, [r1, #0]
  
  __HAL_DMA_DISABLE_IT(SpiHandle.hdmarx, DMA_IT_TC); /**< Disable Receive packet notification */
 8002dbe:	6808      	ldr	r0, [r1, #0]
 8002dc0:	f020 0010 	bic.w	r0, r0, #16
 8002dc4:	6008      	str	r0, [r1, #0]
  
  __HAL_DMA_CLEAR_FLAG(SpiHandle.hdmatx, WIFI_SPI_TX_DMA_TC_FLAG); /**< Clear flag in DMA */
 8002dc6:	4926      	ldr	r1, [pc, #152]	; (8002e60 <SPI_Transmit_Manager+0xc8>)
 8002dc8:	428a      	cmp	r2, r1
 8002dca:	d904      	bls.n	8002dd6 <SPI_Transmit_Manager+0x3e>
 8002dcc:	4b25      	ldr	r3, [pc, #148]	; (8002e64 <SPI_Transmit_Manager+0xcc>)
 8002dce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002dd2:	60da      	str	r2, [r3, #12]
 8002dd4:	e006      	b.n	8002de4 <SPI_Transmit_Manager+0x4c>
 8002dd6:	4b24      	ldr	r3, [pc, #144]	; (8002e68 <SPI_Transmit_Manager+0xd0>)
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d91a      	bls.n	8002e12 <SPI_Transmit_Manager+0x7a>
 8002ddc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002de0:	f8c3 2350 	str.w	r2, [r3, #848]	; 0x350
	HAL_NVIC_ClearPendingIRQ(WIFI_SPI_DMA_TX_IRQn); /**< Clear DMA pending bit in NVIC */
 8002de4:	203b      	movs	r0, #59	; 0x3b
 8002de6:	f7fd ffa5 	bl	8000d34 <HAL_NVIC_ClearPendingIRQ>
  __HAL_DMA_ENABLE_IT(SpiHandle.hdmatx, DMA_IT_TC);	/**< Enable Transmit packet notification */
 8002dea:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	f042 0210 	orr.w	r2, r2, #16
 8002df4:	601a      	str	r2, [r3, #0]
  
  __HAL_WIFI_DMA_SET_MINC(SpiHandle.hdmatx); /**< Configure DMA to send Tx packet */
 8002df6:	681a      	ldr	r2, [r3, #0]
  
  switch (TransmitRequest)
 8002df8:	2d01      	cmp	r5, #1
  __HAL_WIFI_DMA_SET_MINC(SpiHandle.hdmatx); /**< Configure DMA to send Tx packet */
 8002dfa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002dfe:	601a      	str	r2, [r3, #0]
  switch (TransmitRequest)
 8002e00:	d01a      	beq.n	8002e38 <SPI_Transmit_Manager+0xa0>
 8002e02:	d30f      	bcc.n	8002e24 <SPI_Transmit_Manager+0x8c>
 8002e04:	2d02      	cmp	r5, #2
 8002e06:	d01e      	beq.n	8002e46 <SPI_Transmit_Manager+0xae>
    
  default:
    break;
  }
  
  __HAL_DMA_ENABLE(SpiHandle.hdmatx); /**< Enable DMA TX */
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	f042 0201 	orr.w	r2, r2, #1
 8002e0e:	601a      	str	r2, [r3, #0]
 8002e10:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_DMA_CLEAR_FLAG(SpiHandle.hdmatx, WIFI_SPI_TX_DMA_TC_FLAG); /**< Clear flag in DMA */
 8002e12:	4b16      	ldr	r3, [pc, #88]	; (8002e6c <SPI_Transmit_Manager+0xd4>)
 8002e14:	429a      	cmp	r2, r3
 8002e16:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002e1a:	f1a3 0358 	sub.w	r3, r3, #88	; 0x58
 8002e1e:	d8d8      	bhi.n	8002dd2 <SPI_Transmit_Manager+0x3a>
 8002e20:	609a      	str	r2, [r3, #8]
 8002e22:	e7df      	b.n	8002de4 <SPI_Transmit_Manager+0x4c>
    Spi_Transmit_Event = SPI_HEADER_TRANSMITTED;
 8002e24:	4a12      	ldr	r2, [pc, #72]	; (8002e70 <SPI_Transmit_Manager+0xd8>)
 8002e26:	2100      	movs	r1, #0
 8002e28:	7011      	strb	r1, [r2, #0]
    __HAL_WIFI_DMA_SET_COUNTER(SpiHandle.hdmatx, tx_header_size); /**< Set counter in DMA TX */
 8002e2a:	4a12      	ldr	r2, [pc, #72]	; (8002e74 <SPI_Transmit_Manager+0xdc>)
 8002e2c:	7812      	ldrb	r2, [r2, #0]
 8002e2e:	605a      	str	r2, [r3, #4]
    __HAL_WIFI_DMA_SET_MEMORY_ADDRESS(SpiHandle.hdmatx, (uint32_t)tx_header_data); /**< Set memory address in DMA TX */
 8002e30:	4a11      	ldr	r2, [pc, #68]	; (8002e78 <SPI_Transmit_Manager+0xe0>)
    __HAL_WIFI_DMA_SET_MEMORY_ADDRESS(SpiHandle.hdmatx, (uint32_t)tx_payload_data); /**< Set memory address in DMA TX */
 8002e32:	6812      	ldr	r2, [r2, #0]
    __HAL_WIFI_DMA_SET_MEMORY_ADDRESS(SpiHandle.hdmatx, (uint32_t)WiFi_Counter_Variables.curr_data); /**< Set memory address in DMA TX */
 8002e34:	60da      	str	r2, [r3, #12]
    break;
 8002e36:	e7e7      	b.n	8002e08 <SPI_Transmit_Manager+0x70>
    Spi_Transmit_Event = SPI_PAYLOAD_TRANSMITTED;
 8002e38:	4a0d      	ldr	r2, [pc, #52]	; (8002e70 <SPI_Transmit_Manager+0xd8>)
 8002e3a:	7015      	strb	r5, [r2, #0]
    __HAL_WIFI_DMA_SET_COUNTER(SpiHandle.hdmatx, payload_size_to_transmit); /**< Set counter in DMA TX */
 8002e3c:	4a0f      	ldr	r2, [pc, #60]	; (8002e7c <SPI_Transmit_Manager+0xe4>)
 8002e3e:	6812      	ldr	r2, [r2, #0]
 8002e40:	605a      	str	r2, [r3, #4]
    __HAL_WIFI_DMA_SET_MEMORY_ADDRESS(SpiHandle.hdmatx, (uint32_t)tx_payload_data); /**< Set memory address in DMA TX */
 8002e42:	4a0f      	ldr	r2, [pc, #60]	; (8002e80 <SPI_Transmit_Manager+0xe8>)
 8002e44:	e7f5      	b.n	8002e32 <SPI_Transmit_Manager+0x9a>
    Spi_Transmit_Event = SPI_PAYLOAD_TRANSMITTED;
 8002e46:	4a0a      	ldr	r2, [pc, #40]	; (8002e70 <SPI_Transmit_Manager+0xd8>)
 8002e48:	2101      	movs	r1, #1
 8002e4a:	7011      	strb	r1, [r2, #0]
    __HAL_WIFI_DMA_SET_COUNTER(SpiHandle.hdmatx, WiFi_Counter_Variables.curr_DataLength); /**< Set counter in DMA TX */
 8002e4c:	4a0d      	ldr	r2, [pc, #52]	; (8002e84 <SPI_Transmit_Manager+0xec>)
 8002e4e:	f8b2 108c 	ldrh.w	r1, [r2, #140]	; 0x8c
 8002e52:	6059      	str	r1, [r3, #4]
    __HAL_WIFI_DMA_SET_MEMORY_ADDRESS(SpiHandle.hdmatx, (uint32_t)WiFi_Counter_Variables.curr_data); /**< Set memory address in DMA TX */
 8002e54:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8002e58:	e7ec      	b.n	8002e34 <SPI_Transmit_Manager+0x9c>
 8002e5a:	bf00      	nop
 8002e5c:	20000d30 	.word	0x20000d30
 8002e60:	40026458 	.word	0x40026458
 8002e64:	40026400 	.word	0x40026400
 8002e68:	400260b8 	.word	0x400260b8
 8002e6c:	40026058 	.word	0x40026058
 8002e70:	20002073 	.word	0x20002073
 8002e74:	2000205c 	.word	0x2000205c
 8002e78:	20002064 	.word	0x20002064
 8002e7c:	20002060 	.word	0x20002060
 8002e80:	20002078 	.word	0x20002078
 8002e84:	20000b6c 	.word	0x20000b6c

08002e88 <TransmitClosure>:
 *         Wait for the event to come back
 * @param  None
 * @retval None
 */
void TransmitClosure(void)
{
 8002e88:	b508      	push	{r3, lr}
  Disable_SPI_CS();
 8002e8a:	f7ff f93b 	bl	8002104 <Disable_SPI_CS>
  
  /*
   *  Disable both DMA
   */
  __HAL_DMA_DISABLE(SpiHandle.hdmatx);
 8002e8e:	4a09      	ldr	r2, [pc, #36]	; (8002eb4 <TransmitClosure+0x2c>)
 8002e90:	6c93      	ldr	r3, [r2, #72]	; 0x48
 8002e92:	6819      	ldr	r1, [r3, #0]
 8002e94:	680b      	ldr	r3, [r1, #0]
 8002e96:	f023 0301 	bic.w	r3, r3, #1
 8002e9a:	600b      	str	r3, [r1, #0]
  __HAL_DMA_DISABLE(SpiHandle.hdmarx);
 8002e9c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	6813      	ldr	r3, [r2, #0]
 8002ea2:	f023 0301 	bic.w	r3, r3, #1
 8002ea6:	6013      	str	r3, [r2, #0]

  Enable_SPI_Receiving_Path();
 8002ea8:	f7ff f90a 	bl	80020c0 <Enable_SPI_Receiving_Path>
  
  SPI_Tx_Transfer = WIFI_TRUE;
 8002eac:	4b02      	ldr	r3, [pc, #8]	; (8002eb8 <TransmitClosure+0x30>)
 8002eae:	2201      	movs	r2, #1
 8002eb0:	701a      	strb	r2, [r3, #0]
 8002eb2:	bd08      	pop	{r3, pc}
 8002eb4:	20000d30 	.word	0x20000d30
 8002eb8:	20002058 	.word	0x20002058

08002ebc <SPI_Transmit_Manager_Poll>:
{   
 8002ebc:	b538      	push	{r3, r4, r5, lr}
 8002ebe:	4604      	mov	r4, r0
 8002ec0:	460d      	mov	r5, r1
  Disable_SPI_Receiving_Path();
 8002ec2:	f7ff f90b 	bl	80020dc <Disable_SPI_Receiving_Path>
  Enable_SPI_CS();
 8002ec6:	f7ff f90d 	bl	80020e4 <Enable_SPI_CS>
  if(HAL_SPI_Transmit(&SpiHandle, Data, DataLen, 1000)== HAL_OK)
 8002eca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ece:	b2aa      	uxth	r2, r5
 8002ed0:	4621      	mov	r1, r4
 8002ed2:	4804      	ldr	r0, [pc, #16]	; (8002ee4 <SPI_Transmit_Manager_Poll+0x28>)
 8002ed4:	f7ff fa85 	bl	80023e2 <HAL_SPI_Transmit>
 8002ed8:	b918      	cbnz	r0, 8002ee2 <SPI_Transmit_Manager_Poll+0x26>
}
 8002eda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      TransmitClosure();
 8002ede:	f7ff bfd3 	b.w	8002e88 <TransmitClosure>
 8002ee2:	bd38      	pop	{r3, r4, r5, pc}
 8002ee4:	20000d30 	.word	0x20000d30

08002ee8 <SPI_Send_AT_Command>:
{
 8002ee8:	b570      	push	{r4, r5, r6, lr}
  tx_payload_data = WiFi_SPI_Packet;  
 8002eea:	4b0f      	ldr	r3, [pc, #60]	; (8002f28 <SPI_Send_AT_Command+0x40>)
 8002eec:	4c0f      	ldr	r4, [pc, #60]	; (8002f2c <SPI_Send_AT_Command+0x44>)
{
 8002eee:	4605      	mov	r5, r0
  printf("\r\n>>%s\r\n", get_cmd_string(WiFi_SPI_Packet[3]));
 8002ef0:	78d8      	ldrb	r0, [r3, #3]
  tx_payload_data = WiFi_SPI_Packet;  
 8002ef2:	6023      	str	r3, [r4, #0]
{
 8002ef4:	460e      	mov	r6, r1
  printf("\r\n>>%s\r\n", get_cmd_string(WiFi_SPI_Packet[3]));
 8002ef6:	f7ff f813 	bl	8001f20 <get_cmd_string>
 8002efa:	4601      	mov	r1, r0
 8002efc:	480c      	ldr	r0, [pc, #48]	; (8002f30 <SPI_Send_AT_Command+0x48>)
 8002efe:	f000 fabb 	bl	8003478 <iprintf>
  payload_size_to_transmit = offset;  
 8002f02:	4b0c      	ldr	r3, [pc, #48]	; (8002f34 <SPI_Send_AT_Command+0x4c>)
  switch (mode)
 8002f04:	2e01      	cmp	r6, #1
  payload_size_to_transmit = offset;  
 8002f06:	601d      	str	r5, [r3, #0]
  switch (mode)
 8002f08:	d002      	beq.n	8002f10 <SPI_Send_AT_Command+0x28>
 8002f0a:	2e02      	cmp	r6, #2
 8002f0c:	d006      	beq.n	8002f1c <SPI_Send_AT_Command+0x34>
 8002f0e:	bd70      	pop	{r4, r5, r6, pc}
    SPI_Transmit_Manager_Poll(tx_payload_data, payload_size_to_transmit);
 8002f10:	4629      	mov	r1, r5
 8002f12:	6820      	ldr	r0, [r4, #0]
}
 8002f14:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    SPI_Transmit_Manager_Poll(tx_payload_data, payload_size_to_transmit);
 8002f18:	f7ff bfd0 	b.w	8002ebc <SPI_Transmit_Manager_Poll>
    SPI_Transmit_Manager(SPI_PAYLOAD_TRANSMIT);
 8002f1c:	2001      	movs	r0, #1
}
 8002f1e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    SPI_Transmit_Manager(SPI_PAYLOAD_TRANSMIT);
 8002f22:	f7ff bf39 	b.w	8002d98 <SPI_Transmit_Manager>
 8002f26:	bf00      	nop
 8002f28:	20000c68 	.word	0x20000c68
 8002f2c:	20002078 	.word	0x20002078
 8002f30:	08006ab2 	.word	0x08006ab2
 8002f34:	20002060 	.word	0x20002060

08002f38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002f38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002f70 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002f3c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002f3e:	e003      	b.n	8002f48 <LoopCopyDataInit>

08002f40 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002f40:	4b0c      	ldr	r3, [pc, #48]	; (8002f74 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002f42:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002f44:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002f46:	3104      	adds	r1, #4

08002f48 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002f48:	480b      	ldr	r0, [pc, #44]	; (8002f78 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002f4a:	4b0c      	ldr	r3, [pc, #48]	; (8002f7c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002f4c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002f4e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002f50:	d3f6      	bcc.n	8002f40 <CopyDataInit>
  ldr  r2, =_sbss
 8002f52:	4a0b      	ldr	r2, [pc, #44]	; (8002f80 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002f54:	e002      	b.n	8002f5c <LoopFillZerobss>

08002f56 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002f56:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002f58:	f842 3b04 	str.w	r3, [r2], #4

08002f5c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002f5c:	4b09      	ldr	r3, [pc, #36]	; (8002f84 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002f5e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002f60:	d3f9      	bcc.n	8002f56 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002f62:	f7ff fb0d 	bl	8002580 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f66:	f000 f9a3 	bl	80032b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f6a:	f7fe fe7f 	bl	8001c6c <main>
  bx  lr    
 8002f6e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002f70:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002f74:	08006c88 	.word	0x08006c88
  ldr  r0, =_sdata
 8002f78:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002f7c:	200001ec 	.word	0x200001ec
  ldr  r2, =_sbss
 8002f80:	200001ec 	.word	0x200001ec
  ldr  r3, = _ebss
 8002f84:	2000248c 	.word	0x2000248c

08002f88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f88:	e7fe      	b.n	8002f88 <ADC_IRQHandler>

08002f8a <atoi>:
 8002f8a:	220a      	movs	r2, #10
 8002f8c:	2100      	movs	r1, #0
 8002f8e:	f000 bce3 	b.w	8003958 <strtol>
	...

08002f94 <__sflush_r>:
 8002f94:	898a      	ldrh	r2, [r1, #12]
 8002f96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f9a:	4605      	mov	r5, r0
 8002f9c:	0710      	lsls	r0, r2, #28
 8002f9e:	460c      	mov	r4, r1
 8002fa0:	d45a      	bmi.n	8003058 <__sflush_r+0xc4>
 8002fa2:	684b      	ldr	r3, [r1, #4]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	dc05      	bgt.n	8002fb4 <__sflush_r+0x20>
 8002fa8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	dc02      	bgt.n	8002fb4 <__sflush_r+0x20>
 8002fae:	2000      	movs	r0, #0
 8002fb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002fb4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002fb6:	2e00      	cmp	r6, #0
 8002fb8:	d0f9      	beq.n	8002fae <__sflush_r+0x1a>
 8002fba:	2300      	movs	r3, #0
 8002fbc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002fc0:	682f      	ldr	r7, [r5, #0]
 8002fc2:	602b      	str	r3, [r5, #0]
 8002fc4:	d033      	beq.n	800302e <__sflush_r+0x9a>
 8002fc6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002fc8:	89a3      	ldrh	r3, [r4, #12]
 8002fca:	075a      	lsls	r2, r3, #29
 8002fcc:	d505      	bpl.n	8002fda <__sflush_r+0x46>
 8002fce:	6863      	ldr	r3, [r4, #4]
 8002fd0:	1ac0      	subs	r0, r0, r3
 8002fd2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002fd4:	b10b      	cbz	r3, 8002fda <__sflush_r+0x46>
 8002fd6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002fd8:	1ac0      	subs	r0, r0, r3
 8002fda:	2300      	movs	r3, #0
 8002fdc:	4602      	mov	r2, r0
 8002fde:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002fe0:	6a21      	ldr	r1, [r4, #32]
 8002fe2:	4628      	mov	r0, r5
 8002fe4:	47b0      	blx	r6
 8002fe6:	1c43      	adds	r3, r0, #1
 8002fe8:	89a3      	ldrh	r3, [r4, #12]
 8002fea:	d106      	bne.n	8002ffa <__sflush_r+0x66>
 8002fec:	6829      	ldr	r1, [r5, #0]
 8002fee:	291d      	cmp	r1, #29
 8002ff0:	d84b      	bhi.n	800308a <__sflush_r+0xf6>
 8002ff2:	4a2b      	ldr	r2, [pc, #172]	; (80030a0 <__sflush_r+0x10c>)
 8002ff4:	40ca      	lsrs	r2, r1
 8002ff6:	07d6      	lsls	r6, r2, #31
 8002ff8:	d547      	bpl.n	800308a <__sflush_r+0xf6>
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	6062      	str	r2, [r4, #4]
 8002ffe:	04d9      	lsls	r1, r3, #19
 8003000:	6922      	ldr	r2, [r4, #16]
 8003002:	6022      	str	r2, [r4, #0]
 8003004:	d504      	bpl.n	8003010 <__sflush_r+0x7c>
 8003006:	1c42      	adds	r2, r0, #1
 8003008:	d101      	bne.n	800300e <__sflush_r+0x7a>
 800300a:	682b      	ldr	r3, [r5, #0]
 800300c:	b903      	cbnz	r3, 8003010 <__sflush_r+0x7c>
 800300e:	6560      	str	r0, [r4, #84]	; 0x54
 8003010:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003012:	602f      	str	r7, [r5, #0]
 8003014:	2900      	cmp	r1, #0
 8003016:	d0ca      	beq.n	8002fae <__sflush_r+0x1a>
 8003018:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800301c:	4299      	cmp	r1, r3
 800301e:	d002      	beq.n	8003026 <__sflush_r+0x92>
 8003020:	4628      	mov	r0, r5
 8003022:	f000 f97d 	bl	8003320 <_free_r>
 8003026:	2000      	movs	r0, #0
 8003028:	6360      	str	r0, [r4, #52]	; 0x34
 800302a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800302e:	6a21      	ldr	r1, [r4, #32]
 8003030:	2301      	movs	r3, #1
 8003032:	4628      	mov	r0, r5
 8003034:	47b0      	blx	r6
 8003036:	1c41      	adds	r1, r0, #1
 8003038:	d1c6      	bne.n	8002fc8 <__sflush_r+0x34>
 800303a:	682b      	ldr	r3, [r5, #0]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d0c3      	beq.n	8002fc8 <__sflush_r+0x34>
 8003040:	2b1d      	cmp	r3, #29
 8003042:	d001      	beq.n	8003048 <__sflush_r+0xb4>
 8003044:	2b16      	cmp	r3, #22
 8003046:	d101      	bne.n	800304c <__sflush_r+0xb8>
 8003048:	602f      	str	r7, [r5, #0]
 800304a:	e7b0      	b.n	8002fae <__sflush_r+0x1a>
 800304c:	89a3      	ldrh	r3, [r4, #12]
 800304e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003052:	81a3      	strh	r3, [r4, #12]
 8003054:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003058:	690f      	ldr	r7, [r1, #16]
 800305a:	2f00      	cmp	r7, #0
 800305c:	d0a7      	beq.n	8002fae <__sflush_r+0x1a>
 800305e:	0793      	lsls	r3, r2, #30
 8003060:	680e      	ldr	r6, [r1, #0]
 8003062:	bf08      	it	eq
 8003064:	694b      	ldreq	r3, [r1, #20]
 8003066:	600f      	str	r7, [r1, #0]
 8003068:	bf18      	it	ne
 800306a:	2300      	movne	r3, #0
 800306c:	eba6 0807 	sub.w	r8, r6, r7
 8003070:	608b      	str	r3, [r1, #8]
 8003072:	f1b8 0f00 	cmp.w	r8, #0
 8003076:	dd9a      	ble.n	8002fae <__sflush_r+0x1a>
 8003078:	4643      	mov	r3, r8
 800307a:	463a      	mov	r2, r7
 800307c:	6a21      	ldr	r1, [r4, #32]
 800307e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003080:	4628      	mov	r0, r5
 8003082:	47b0      	blx	r6
 8003084:	2800      	cmp	r0, #0
 8003086:	dc07      	bgt.n	8003098 <__sflush_r+0x104>
 8003088:	89a3      	ldrh	r3, [r4, #12]
 800308a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800308e:	81a3      	strh	r3, [r4, #12]
 8003090:	f04f 30ff 	mov.w	r0, #4294967295
 8003094:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003098:	4407      	add	r7, r0
 800309a:	eba8 0800 	sub.w	r8, r8, r0
 800309e:	e7e8      	b.n	8003072 <__sflush_r+0xde>
 80030a0:	20400001 	.word	0x20400001

080030a4 <_fflush_r>:
 80030a4:	b538      	push	{r3, r4, r5, lr}
 80030a6:	690b      	ldr	r3, [r1, #16]
 80030a8:	4605      	mov	r5, r0
 80030aa:	460c      	mov	r4, r1
 80030ac:	b1db      	cbz	r3, 80030e6 <_fflush_r+0x42>
 80030ae:	b118      	cbz	r0, 80030b8 <_fflush_r+0x14>
 80030b0:	6983      	ldr	r3, [r0, #24]
 80030b2:	b90b      	cbnz	r3, 80030b8 <_fflush_r+0x14>
 80030b4:	f000 f872 	bl	800319c <__sinit>
 80030b8:	4b0c      	ldr	r3, [pc, #48]	; (80030ec <_fflush_r+0x48>)
 80030ba:	429c      	cmp	r4, r3
 80030bc:	d109      	bne.n	80030d2 <_fflush_r+0x2e>
 80030be:	686c      	ldr	r4, [r5, #4]
 80030c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80030c4:	b17b      	cbz	r3, 80030e6 <_fflush_r+0x42>
 80030c6:	4621      	mov	r1, r4
 80030c8:	4628      	mov	r0, r5
 80030ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80030ce:	f7ff bf61 	b.w	8002f94 <__sflush_r>
 80030d2:	4b07      	ldr	r3, [pc, #28]	; (80030f0 <_fflush_r+0x4c>)
 80030d4:	429c      	cmp	r4, r3
 80030d6:	d101      	bne.n	80030dc <_fflush_r+0x38>
 80030d8:	68ac      	ldr	r4, [r5, #8]
 80030da:	e7f1      	b.n	80030c0 <_fflush_r+0x1c>
 80030dc:	4b05      	ldr	r3, [pc, #20]	; (80030f4 <_fflush_r+0x50>)
 80030de:	429c      	cmp	r4, r3
 80030e0:	bf08      	it	eq
 80030e2:	68ec      	ldreq	r4, [r5, #12]
 80030e4:	e7ec      	b.n	80030c0 <_fflush_r+0x1c>
 80030e6:	2000      	movs	r0, #0
 80030e8:	bd38      	pop	{r3, r4, r5, pc}
 80030ea:	bf00      	nop
 80030ec:	08006adc 	.word	0x08006adc
 80030f0:	08006afc 	.word	0x08006afc
 80030f4:	08006abc 	.word	0x08006abc

080030f8 <fflush>:
 80030f8:	4601      	mov	r1, r0
 80030fa:	b920      	cbnz	r0, 8003106 <fflush+0xe>
 80030fc:	4b04      	ldr	r3, [pc, #16]	; (8003110 <fflush+0x18>)
 80030fe:	4905      	ldr	r1, [pc, #20]	; (8003114 <fflush+0x1c>)
 8003100:	6818      	ldr	r0, [r3, #0]
 8003102:	f000 b8b7 	b.w	8003274 <_fwalk_reent>
 8003106:	4b04      	ldr	r3, [pc, #16]	; (8003118 <fflush+0x20>)
 8003108:	6818      	ldr	r0, [r3, #0]
 800310a:	f7ff bfcb 	b.w	80030a4 <_fflush_r>
 800310e:	bf00      	nop
 8003110:	08006b1c 	.word	0x08006b1c
 8003114:	080030a5 	.word	0x080030a5
 8003118:	2000001c 	.word	0x2000001c

0800311c <_cleanup_r>:
 800311c:	4901      	ldr	r1, [pc, #4]	; (8003124 <_cleanup_r+0x8>)
 800311e:	f000 b8a9 	b.w	8003274 <_fwalk_reent>
 8003122:	bf00      	nop
 8003124:	080030a5 	.word	0x080030a5

08003128 <std.isra.0>:
 8003128:	2300      	movs	r3, #0
 800312a:	b510      	push	{r4, lr}
 800312c:	4604      	mov	r4, r0
 800312e:	6003      	str	r3, [r0, #0]
 8003130:	6043      	str	r3, [r0, #4]
 8003132:	6083      	str	r3, [r0, #8]
 8003134:	8181      	strh	r1, [r0, #12]
 8003136:	6643      	str	r3, [r0, #100]	; 0x64
 8003138:	81c2      	strh	r2, [r0, #14]
 800313a:	6103      	str	r3, [r0, #16]
 800313c:	6143      	str	r3, [r0, #20]
 800313e:	6183      	str	r3, [r0, #24]
 8003140:	4619      	mov	r1, r3
 8003142:	2208      	movs	r2, #8
 8003144:	305c      	adds	r0, #92	; 0x5c
 8003146:	f000 f8e2 	bl	800330e <memset>
 800314a:	4b05      	ldr	r3, [pc, #20]	; (8003160 <std.isra.0+0x38>)
 800314c:	6263      	str	r3, [r4, #36]	; 0x24
 800314e:	4b05      	ldr	r3, [pc, #20]	; (8003164 <std.isra.0+0x3c>)
 8003150:	62a3      	str	r3, [r4, #40]	; 0x28
 8003152:	4b05      	ldr	r3, [pc, #20]	; (8003168 <std.isra.0+0x40>)
 8003154:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003156:	4b05      	ldr	r3, [pc, #20]	; (800316c <std.isra.0+0x44>)
 8003158:	6224      	str	r4, [r4, #32]
 800315a:	6323      	str	r3, [r4, #48]	; 0x30
 800315c:	bd10      	pop	{r4, pc}
 800315e:	bf00      	nop
 8003160:	0800362d 	.word	0x0800362d
 8003164:	08003653 	.word	0x08003653
 8003168:	0800368b 	.word	0x0800368b
 800316c:	080036af 	.word	0x080036af

08003170 <__sfmoreglue>:
 8003170:	b570      	push	{r4, r5, r6, lr}
 8003172:	1e4a      	subs	r2, r1, #1
 8003174:	2568      	movs	r5, #104	; 0x68
 8003176:	4355      	muls	r5, r2
 8003178:	460e      	mov	r6, r1
 800317a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800317e:	f000 f91d 	bl	80033bc <_malloc_r>
 8003182:	4604      	mov	r4, r0
 8003184:	b140      	cbz	r0, 8003198 <__sfmoreglue+0x28>
 8003186:	2100      	movs	r1, #0
 8003188:	e880 0042 	stmia.w	r0, {r1, r6}
 800318c:	300c      	adds	r0, #12
 800318e:	60a0      	str	r0, [r4, #8]
 8003190:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003194:	f000 f8bb 	bl	800330e <memset>
 8003198:	4620      	mov	r0, r4
 800319a:	bd70      	pop	{r4, r5, r6, pc}

0800319c <__sinit>:
 800319c:	6983      	ldr	r3, [r0, #24]
 800319e:	b510      	push	{r4, lr}
 80031a0:	4604      	mov	r4, r0
 80031a2:	bb33      	cbnz	r3, 80031f2 <__sinit+0x56>
 80031a4:	6483      	str	r3, [r0, #72]	; 0x48
 80031a6:	64c3      	str	r3, [r0, #76]	; 0x4c
 80031a8:	6503      	str	r3, [r0, #80]	; 0x50
 80031aa:	4b12      	ldr	r3, [pc, #72]	; (80031f4 <__sinit+0x58>)
 80031ac:	4a12      	ldr	r2, [pc, #72]	; (80031f8 <__sinit+0x5c>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	6282      	str	r2, [r0, #40]	; 0x28
 80031b2:	4298      	cmp	r0, r3
 80031b4:	bf04      	itt	eq
 80031b6:	2301      	moveq	r3, #1
 80031b8:	6183      	streq	r3, [r0, #24]
 80031ba:	f000 f81f 	bl	80031fc <__sfp>
 80031be:	6060      	str	r0, [r4, #4]
 80031c0:	4620      	mov	r0, r4
 80031c2:	f000 f81b 	bl	80031fc <__sfp>
 80031c6:	60a0      	str	r0, [r4, #8]
 80031c8:	4620      	mov	r0, r4
 80031ca:	f000 f817 	bl	80031fc <__sfp>
 80031ce:	2200      	movs	r2, #0
 80031d0:	60e0      	str	r0, [r4, #12]
 80031d2:	2104      	movs	r1, #4
 80031d4:	6860      	ldr	r0, [r4, #4]
 80031d6:	f7ff ffa7 	bl	8003128 <std.isra.0>
 80031da:	2201      	movs	r2, #1
 80031dc:	2109      	movs	r1, #9
 80031de:	68a0      	ldr	r0, [r4, #8]
 80031e0:	f7ff ffa2 	bl	8003128 <std.isra.0>
 80031e4:	2202      	movs	r2, #2
 80031e6:	2112      	movs	r1, #18
 80031e8:	68e0      	ldr	r0, [r4, #12]
 80031ea:	f7ff ff9d 	bl	8003128 <std.isra.0>
 80031ee:	2301      	movs	r3, #1
 80031f0:	61a3      	str	r3, [r4, #24]
 80031f2:	bd10      	pop	{r4, pc}
 80031f4:	08006b1c 	.word	0x08006b1c
 80031f8:	0800311d 	.word	0x0800311d

080031fc <__sfp>:
 80031fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031fe:	4b1c      	ldr	r3, [pc, #112]	; (8003270 <__sfp+0x74>)
 8003200:	681e      	ldr	r6, [r3, #0]
 8003202:	69b3      	ldr	r3, [r6, #24]
 8003204:	4607      	mov	r7, r0
 8003206:	b913      	cbnz	r3, 800320e <__sfp+0x12>
 8003208:	4630      	mov	r0, r6
 800320a:	f7ff ffc7 	bl	800319c <__sinit>
 800320e:	3648      	adds	r6, #72	; 0x48
 8003210:	68b4      	ldr	r4, [r6, #8]
 8003212:	6873      	ldr	r3, [r6, #4]
 8003214:	3b01      	subs	r3, #1
 8003216:	d503      	bpl.n	8003220 <__sfp+0x24>
 8003218:	6833      	ldr	r3, [r6, #0]
 800321a:	b133      	cbz	r3, 800322a <__sfp+0x2e>
 800321c:	6836      	ldr	r6, [r6, #0]
 800321e:	e7f7      	b.n	8003210 <__sfp+0x14>
 8003220:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003224:	b16d      	cbz	r5, 8003242 <__sfp+0x46>
 8003226:	3468      	adds	r4, #104	; 0x68
 8003228:	e7f4      	b.n	8003214 <__sfp+0x18>
 800322a:	2104      	movs	r1, #4
 800322c:	4638      	mov	r0, r7
 800322e:	f7ff ff9f 	bl	8003170 <__sfmoreglue>
 8003232:	6030      	str	r0, [r6, #0]
 8003234:	2800      	cmp	r0, #0
 8003236:	d1f1      	bne.n	800321c <__sfp+0x20>
 8003238:	230c      	movs	r3, #12
 800323a:	603b      	str	r3, [r7, #0]
 800323c:	4604      	mov	r4, r0
 800323e:	4620      	mov	r0, r4
 8003240:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003242:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003246:	81e3      	strh	r3, [r4, #14]
 8003248:	2301      	movs	r3, #1
 800324a:	81a3      	strh	r3, [r4, #12]
 800324c:	6665      	str	r5, [r4, #100]	; 0x64
 800324e:	6025      	str	r5, [r4, #0]
 8003250:	60a5      	str	r5, [r4, #8]
 8003252:	6065      	str	r5, [r4, #4]
 8003254:	6125      	str	r5, [r4, #16]
 8003256:	6165      	str	r5, [r4, #20]
 8003258:	61a5      	str	r5, [r4, #24]
 800325a:	2208      	movs	r2, #8
 800325c:	4629      	mov	r1, r5
 800325e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003262:	f000 f854 	bl	800330e <memset>
 8003266:	6365      	str	r5, [r4, #52]	; 0x34
 8003268:	63a5      	str	r5, [r4, #56]	; 0x38
 800326a:	64a5      	str	r5, [r4, #72]	; 0x48
 800326c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800326e:	e7e6      	b.n	800323e <__sfp+0x42>
 8003270:	08006b1c 	.word	0x08006b1c

08003274 <_fwalk_reent>:
 8003274:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003278:	4680      	mov	r8, r0
 800327a:	4689      	mov	r9, r1
 800327c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003280:	2600      	movs	r6, #0
 8003282:	b914      	cbnz	r4, 800328a <_fwalk_reent+0x16>
 8003284:	4630      	mov	r0, r6
 8003286:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800328a:	68a5      	ldr	r5, [r4, #8]
 800328c:	6867      	ldr	r7, [r4, #4]
 800328e:	3f01      	subs	r7, #1
 8003290:	d501      	bpl.n	8003296 <_fwalk_reent+0x22>
 8003292:	6824      	ldr	r4, [r4, #0]
 8003294:	e7f5      	b.n	8003282 <_fwalk_reent+0xe>
 8003296:	89ab      	ldrh	r3, [r5, #12]
 8003298:	2b01      	cmp	r3, #1
 800329a:	d907      	bls.n	80032ac <_fwalk_reent+0x38>
 800329c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80032a0:	3301      	adds	r3, #1
 80032a2:	d003      	beq.n	80032ac <_fwalk_reent+0x38>
 80032a4:	4629      	mov	r1, r5
 80032a6:	4640      	mov	r0, r8
 80032a8:	47c8      	blx	r9
 80032aa:	4306      	orrs	r6, r0
 80032ac:	3568      	adds	r5, #104	; 0x68
 80032ae:	e7ee      	b.n	800328e <_fwalk_reent+0x1a>

080032b0 <__libc_init_array>:
 80032b0:	b570      	push	{r4, r5, r6, lr}
 80032b2:	4e0d      	ldr	r6, [pc, #52]	; (80032e8 <__libc_init_array+0x38>)
 80032b4:	4c0d      	ldr	r4, [pc, #52]	; (80032ec <__libc_init_array+0x3c>)
 80032b6:	1ba4      	subs	r4, r4, r6
 80032b8:	10a4      	asrs	r4, r4, #2
 80032ba:	2500      	movs	r5, #0
 80032bc:	42a5      	cmp	r5, r4
 80032be:	d109      	bne.n	80032d4 <__libc_init_array+0x24>
 80032c0:	4e0b      	ldr	r6, [pc, #44]	; (80032f0 <__libc_init_array+0x40>)
 80032c2:	4c0c      	ldr	r4, [pc, #48]	; (80032f4 <__libc_init_array+0x44>)
 80032c4:	f001 fdd4 	bl	8004e70 <_init>
 80032c8:	1ba4      	subs	r4, r4, r6
 80032ca:	10a4      	asrs	r4, r4, #2
 80032cc:	2500      	movs	r5, #0
 80032ce:	42a5      	cmp	r5, r4
 80032d0:	d105      	bne.n	80032de <__libc_init_array+0x2e>
 80032d2:	bd70      	pop	{r4, r5, r6, pc}
 80032d4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80032d8:	4798      	blx	r3
 80032da:	3501      	adds	r5, #1
 80032dc:	e7ee      	b.n	80032bc <__libc_init_array+0xc>
 80032de:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80032e2:	4798      	blx	r3
 80032e4:	3501      	adds	r5, #1
 80032e6:	e7f2      	b.n	80032ce <__libc_init_array+0x1e>
 80032e8:	08006c80 	.word	0x08006c80
 80032ec:	08006c80 	.word	0x08006c80
 80032f0:	08006c80 	.word	0x08006c80
 80032f4:	08006c84 	.word	0x08006c84

080032f8 <memcpy>:
 80032f8:	b510      	push	{r4, lr}
 80032fa:	1e43      	subs	r3, r0, #1
 80032fc:	440a      	add	r2, r1
 80032fe:	4291      	cmp	r1, r2
 8003300:	d100      	bne.n	8003304 <memcpy+0xc>
 8003302:	bd10      	pop	{r4, pc}
 8003304:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003308:	f803 4f01 	strb.w	r4, [r3, #1]!
 800330c:	e7f7      	b.n	80032fe <memcpy+0x6>

0800330e <memset>:
 800330e:	4402      	add	r2, r0
 8003310:	4603      	mov	r3, r0
 8003312:	4293      	cmp	r3, r2
 8003314:	d100      	bne.n	8003318 <memset+0xa>
 8003316:	4770      	bx	lr
 8003318:	f803 1b01 	strb.w	r1, [r3], #1
 800331c:	e7f9      	b.n	8003312 <memset+0x4>
	...

08003320 <_free_r>:
 8003320:	b538      	push	{r3, r4, r5, lr}
 8003322:	4605      	mov	r5, r0
 8003324:	2900      	cmp	r1, #0
 8003326:	d045      	beq.n	80033b4 <_free_r+0x94>
 8003328:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800332c:	1f0c      	subs	r4, r1, #4
 800332e:	2b00      	cmp	r3, #0
 8003330:	bfb8      	it	lt
 8003332:	18e4      	addlt	r4, r4, r3
 8003334:	f000 fcaa 	bl	8003c8c <__malloc_lock>
 8003338:	4a1f      	ldr	r2, [pc, #124]	; (80033b8 <_free_r+0x98>)
 800333a:	6813      	ldr	r3, [r2, #0]
 800333c:	4610      	mov	r0, r2
 800333e:	b933      	cbnz	r3, 800334e <_free_r+0x2e>
 8003340:	6063      	str	r3, [r4, #4]
 8003342:	6014      	str	r4, [r2, #0]
 8003344:	4628      	mov	r0, r5
 8003346:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800334a:	f000 bca0 	b.w	8003c8e <__malloc_unlock>
 800334e:	42a3      	cmp	r3, r4
 8003350:	d90c      	bls.n	800336c <_free_r+0x4c>
 8003352:	6821      	ldr	r1, [r4, #0]
 8003354:	1862      	adds	r2, r4, r1
 8003356:	4293      	cmp	r3, r2
 8003358:	bf04      	itt	eq
 800335a:	681a      	ldreq	r2, [r3, #0]
 800335c:	685b      	ldreq	r3, [r3, #4]
 800335e:	6063      	str	r3, [r4, #4]
 8003360:	bf04      	itt	eq
 8003362:	1852      	addeq	r2, r2, r1
 8003364:	6022      	streq	r2, [r4, #0]
 8003366:	6004      	str	r4, [r0, #0]
 8003368:	e7ec      	b.n	8003344 <_free_r+0x24>
 800336a:	4613      	mov	r3, r2
 800336c:	685a      	ldr	r2, [r3, #4]
 800336e:	b10a      	cbz	r2, 8003374 <_free_r+0x54>
 8003370:	42a2      	cmp	r2, r4
 8003372:	d9fa      	bls.n	800336a <_free_r+0x4a>
 8003374:	6819      	ldr	r1, [r3, #0]
 8003376:	1858      	adds	r0, r3, r1
 8003378:	42a0      	cmp	r0, r4
 800337a:	d10b      	bne.n	8003394 <_free_r+0x74>
 800337c:	6820      	ldr	r0, [r4, #0]
 800337e:	4401      	add	r1, r0
 8003380:	1858      	adds	r0, r3, r1
 8003382:	4282      	cmp	r2, r0
 8003384:	6019      	str	r1, [r3, #0]
 8003386:	d1dd      	bne.n	8003344 <_free_r+0x24>
 8003388:	6810      	ldr	r0, [r2, #0]
 800338a:	6852      	ldr	r2, [r2, #4]
 800338c:	605a      	str	r2, [r3, #4]
 800338e:	4401      	add	r1, r0
 8003390:	6019      	str	r1, [r3, #0]
 8003392:	e7d7      	b.n	8003344 <_free_r+0x24>
 8003394:	d902      	bls.n	800339c <_free_r+0x7c>
 8003396:	230c      	movs	r3, #12
 8003398:	602b      	str	r3, [r5, #0]
 800339a:	e7d3      	b.n	8003344 <_free_r+0x24>
 800339c:	6820      	ldr	r0, [r4, #0]
 800339e:	1821      	adds	r1, r4, r0
 80033a0:	428a      	cmp	r2, r1
 80033a2:	bf04      	itt	eq
 80033a4:	6811      	ldreq	r1, [r2, #0]
 80033a6:	6852      	ldreq	r2, [r2, #4]
 80033a8:	6062      	str	r2, [r4, #4]
 80033aa:	bf04      	itt	eq
 80033ac:	1809      	addeq	r1, r1, r0
 80033ae:	6021      	streq	r1, [r4, #0]
 80033b0:	605c      	str	r4, [r3, #4]
 80033b2:	e7c7      	b.n	8003344 <_free_r+0x24>
 80033b4:	bd38      	pop	{r3, r4, r5, pc}
 80033b6:	bf00      	nop
 80033b8:	200007a0 	.word	0x200007a0

080033bc <_malloc_r>:
 80033bc:	b570      	push	{r4, r5, r6, lr}
 80033be:	1ccd      	adds	r5, r1, #3
 80033c0:	f025 0503 	bic.w	r5, r5, #3
 80033c4:	3508      	adds	r5, #8
 80033c6:	2d0c      	cmp	r5, #12
 80033c8:	bf38      	it	cc
 80033ca:	250c      	movcc	r5, #12
 80033cc:	2d00      	cmp	r5, #0
 80033ce:	4606      	mov	r6, r0
 80033d0:	db01      	blt.n	80033d6 <_malloc_r+0x1a>
 80033d2:	42a9      	cmp	r1, r5
 80033d4:	d903      	bls.n	80033de <_malloc_r+0x22>
 80033d6:	230c      	movs	r3, #12
 80033d8:	6033      	str	r3, [r6, #0]
 80033da:	2000      	movs	r0, #0
 80033dc:	bd70      	pop	{r4, r5, r6, pc}
 80033de:	f000 fc55 	bl	8003c8c <__malloc_lock>
 80033e2:	4a23      	ldr	r2, [pc, #140]	; (8003470 <_malloc_r+0xb4>)
 80033e4:	6814      	ldr	r4, [r2, #0]
 80033e6:	4621      	mov	r1, r4
 80033e8:	b991      	cbnz	r1, 8003410 <_malloc_r+0x54>
 80033ea:	4c22      	ldr	r4, [pc, #136]	; (8003474 <_malloc_r+0xb8>)
 80033ec:	6823      	ldr	r3, [r4, #0]
 80033ee:	b91b      	cbnz	r3, 80033f8 <_malloc_r+0x3c>
 80033f0:	4630      	mov	r0, r6
 80033f2:	f000 f8bd 	bl	8003570 <_sbrk_r>
 80033f6:	6020      	str	r0, [r4, #0]
 80033f8:	4629      	mov	r1, r5
 80033fa:	4630      	mov	r0, r6
 80033fc:	f000 f8b8 	bl	8003570 <_sbrk_r>
 8003400:	1c43      	adds	r3, r0, #1
 8003402:	d126      	bne.n	8003452 <_malloc_r+0x96>
 8003404:	230c      	movs	r3, #12
 8003406:	6033      	str	r3, [r6, #0]
 8003408:	4630      	mov	r0, r6
 800340a:	f000 fc40 	bl	8003c8e <__malloc_unlock>
 800340e:	e7e4      	b.n	80033da <_malloc_r+0x1e>
 8003410:	680b      	ldr	r3, [r1, #0]
 8003412:	1b5b      	subs	r3, r3, r5
 8003414:	d41a      	bmi.n	800344c <_malloc_r+0x90>
 8003416:	2b0b      	cmp	r3, #11
 8003418:	d90f      	bls.n	800343a <_malloc_r+0x7e>
 800341a:	600b      	str	r3, [r1, #0]
 800341c:	50cd      	str	r5, [r1, r3]
 800341e:	18cc      	adds	r4, r1, r3
 8003420:	4630      	mov	r0, r6
 8003422:	f000 fc34 	bl	8003c8e <__malloc_unlock>
 8003426:	f104 000b 	add.w	r0, r4, #11
 800342a:	1d23      	adds	r3, r4, #4
 800342c:	f020 0007 	bic.w	r0, r0, #7
 8003430:	1ac3      	subs	r3, r0, r3
 8003432:	d01b      	beq.n	800346c <_malloc_r+0xb0>
 8003434:	425a      	negs	r2, r3
 8003436:	50e2      	str	r2, [r4, r3]
 8003438:	bd70      	pop	{r4, r5, r6, pc}
 800343a:	428c      	cmp	r4, r1
 800343c:	bf0d      	iteet	eq
 800343e:	6863      	ldreq	r3, [r4, #4]
 8003440:	684b      	ldrne	r3, [r1, #4]
 8003442:	6063      	strne	r3, [r4, #4]
 8003444:	6013      	streq	r3, [r2, #0]
 8003446:	bf18      	it	ne
 8003448:	460c      	movne	r4, r1
 800344a:	e7e9      	b.n	8003420 <_malloc_r+0x64>
 800344c:	460c      	mov	r4, r1
 800344e:	6849      	ldr	r1, [r1, #4]
 8003450:	e7ca      	b.n	80033e8 <_malloc_r+0x2c>
 8003452:	1cc4      	adds	r4, r0, #3
 8003454:	f024 0403 	bic.w	r4, r4, #3
 8003458:	42a0      	cmp	r0, r4
 800345a:	d005      	beq.n	8003468 <_malloc_r+0xac>
 800345c:	1a21      	subs	r1, r4, r0
 800345e:	4630      	mov	r0, r6
 8003460:	f000 f886 	bl	8003570 <_sbrk_r>
 8003464:	3001      	adds	r0, #1
 8003466:	d0cd      	beq.n	8003404 <_malloc_r+0x48>
 8003468:	6025      	str	r5, [r4, #0]
 800346a:	e7d9      	b.n	8003420 <_malloc_r+0x64>
 800346c:	bd70      	pop	{r4, r5, r6, pc}
 800346e:	bf00      	nop
 8003470:	200007a0 	.word	0x200007a0
 8003474:	200007a4 	.word	0x200007a4

08003478 <iprintf>:
 8003478:	b40f      	push	{r0, r1, r2, r3}
 800347a:	4b0a      	ldr	r3, [pc, #40]	; (80034a4 <iprintf+0x2c>)
 800347c:	b513      	push	{r0, r1, r4, lr}
 800347e:	681c      	ldr	r4, [r3, #0]
 8003480:	b124      	cbz	r4, 800348c <iprintf+0x14>
 8003482:	69a3      	ldr	r3, [r4, #24]
 8003484:	b913      	cbnz	r3, 800348c <iprintf+0x14>
 8003486:	4620      	mov	r0, r4
 8003488:	f7ff fe88 	bl	800319c <__sinit>
 800348c:	ab05      	add	r3, sp, #20
 800348e:	9a04      	ldr	r2, [sp, #16]
 8003490:	68a1      	ldr	r1, [r4, #8]
 8003492:	9301      	str	r3, [sp, #4]
 8003494:	4620      	mov	r0, r4
 8003496:	f000 ff23 	bl	80042e0 <_vfiprintf_r>
 800349a:	b002      	add	sp, #8
 800349c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80034a0:	b004      	add	sp, #16
 80034a2:	4770      	bx	lr
 80034a4:	2000001c 	.word	0x2000001c

080034a8 <_puts_r>:
 80034a8:	b570      	push	{r4, r5, r6, lr}
 80034aa:	460e      	mov	r6, r1
 80034ac:	4605      	mov	r5, r0
 80034ae:	b118      	cbz	r0, 80034b8 <_puts_r+0x10>
 80034b0:	6983      	ldr	r3, [r0, #24]
 80034b2:	b90b      	cbnz	r3, 80034b8 <_puts_r+0x10>
 80034b4:	f7ff fe72 	bl	800319c <__sinit>
 80034b8:	69ab      	ldr	r3, [r5, #24]
 80034ba:	68ac      	ldr	r4, [r5, #8]
 80034bc:	b913      	cbnz	r3, 80034c4 <_puts_r+0x1c>
 80034be:	4628      	mov	r0, r5
 80034c0:	f7ff fe6c 	bl	800319c <__sinit>
 80034c4:	4b23      	ldr	r3, [pc, #140]	; (8003554 <_puts_r+0xac>)
 80034c6:	429c      	cmp	r4, r3
 80034c8:	d117      	bne.n	80034fa <_puts_r+0x52>
 80034ca:	686c      	ldr	r4, [r5, #4]
 80034cc:	89a3      	ldrh	r3, [r4, #12]
 80034ce:	071b      	lsls	r3, r3, #28
 80034d0:	d51d      	bpl.n	800350e <_puts_r+0x66>
 80034d2:	6923      	ldr	r3, [r4, #16]
 80034d4:	b1db      	cbz	r3, 800350e <_puts_r+0x66>
 80034d6:	3e01      	subs	r6, #1
 80034d8:	68a3      	ldr	r3, [r4, #8]
 80034da:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80034de:	3b01      	subs	r3, #1
 80034e0:	60a3      	str	r3, [r4, #8]
 80034e2:	b9e9      	cbnz	r1, 8003520 <_puts_r+0x78>
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	da2e      	bge.n	8003546 <_puts_r+0x9e>
 80034e8:	4622      	mov	r2, r4
 80034ea:	210a      	movs	r1, #10
 80034ec:	4628      	mov	r0, r5
 80034ee:	f000 fa49 	bl	8003984 <__swbuf_r>
 80034f2:	3001      	adds	r0, #1
 80034f4:	d011      	beq.n	800351a <_puts_r+0x72>
 80034f6:	200a      	movs	r0, #10
 80034f8:	bd70      	pop	{r4, r5, r6, pc}
 80034fa:	4b17      	ldr	r3, [pc, #92]	; (8003558 <_puts_r+0xb0>)
 80034fc:	429c      	cmp	r4, r3
 80034fe:	d101      	bne.n	8003504 <_puts_r+0x5c>
 8003500:	68ac      	ldr	r4, [r5, #8]
 8003502:	e7e3      	b.n	80034cc <_puts_r+0x24>
 8003504:	4b15      	ldr	r3, [pc, #84]	; (800355c <_puts_r+0xb4>)
 8003506:	429c      	cmp	r4, r3
 8003508:	bf08      	it	eq
 800350a:	68ec      	ldreq	r4, [r5, #12]
 800350c:	e7de      	b.n	80034cc <_puts_r+0x24>
 800350e:	4621      	mov	r1, r4
 8003510:	4628      	mov	r0, r5
 8003512:	f000 fa9b 	bl	8003a4c <__swsetup_r>
 8003516:	2800      	cmp	r0, #0
 8003518:	d0dd      	beq.n	80034d6 <_puts_r+0x2e>
 800351a:	f04f 30ff 	mov.w	r0, #4294967295
 800351e:	bd70      	pop	{r4, r5, r6, pc}
 8003520:	2b00      	cmp	r3, #0
 8003522:	da04      	bge.n	800352e <_puts_r+0x86>
 8003524:	69a2      	ldr	r2, [r4, #24]
 8003526:	4293      	cmp	r3, r2
 8003528:	db06      	blt.n	8003538 <_puts_r+0x90>
 800352a:	290a      	cmp	r1, #10
 800352c:	d004      	beq.n	8003538 <_puts_r+0x90>
 800352e:	6823      	ldr	r3, [r4, #0]
 8003530:	1c5a      	adds	r2, r3, #1
 8003532:	6022      	str	r2, [r4, #0]
 8003534:	7019      	strb	r1, [r3, #0]
 8003536:	e7cf      	b.n	80034d8 <_puts_r+0x30>
 8003538:	4622      	mov	r2, r4
 800353a:	4628      	mov	r0, r5
 800353c:	f000 fa22 	bl	8003984 <__swbuf_r>
 8003540:	3001      	adds	r0, #1
 8003542:	d1c9      	bne.n	80034d8 <_puts_r+0x30>
 8003544:	e7e9      	b.n	800351a <_puts_r+0x72>
 8003546:	6823      	ldr	r3, [r4, #0]
 8003548:	200a      	movs	r0, #10
 800354a:	1c5a      	adds	r2, r3, #1
 800354c:	6022      	str	r2, [r4, #0]
 800354e:	7018      	strb	r0, [r3, #0]
 8003550:	bd70      	pop	{r4, r5, r6, pc}
 8003552:	bf00      	nop
 8003554:	08006adc 	.word	0x08006adc
 8003558:	08006afc 	.word	0x08006afc
 800355c:	08006abc 	.word	0x08006abc

08003560 <puts>:
 8003560:	4b02      	ldr	r3, [pc, #8]	; (800356c <puts+0xc>)
 8003562:	4601      	mov	r1, r0
 8003564:	6818      	ldr	r0, [r3, #0]
 8003566:	f7ff bf9f 	b.w	80034a8 <_puts_r>
 800356a:	bf00      	nop
 800356c:	2000001c 	.word	0x2000001c

08003570 <_sbrk_r>:
 8003570:	b538      	push	{r3, r4, r5, lr}
 8003572:	4c06      	ldr	r4, [pc, #24]	; (800358c <_sbrk_r+0x1c>)
 8003574:	2300      	movs	r3, #0
 8003576:	4605      	mov	r5, r0
 8003578:	4608      	mov	r0, r1
 800357a:	6023      	str	r3, [r4, #0]
 800357c:	f001 fc62 	bl	8004e44 <_sbrk>
 8003580:	1c43      	adds	r3, r0, #1
 8003582:	d102      	bne.n	800358a <_sbrk_r+0x1a>
 8003584:	6823      	ldr	r3, [r4, #0]
 8003586:	b103      	cbz	r3, 800358a <_sbrk_r+0x1a>
 8003588:	602b      	str	r3, [r5, #0]
 800358a:	bd38      	pop	{r3, r4, r5, pc}
 800358c:	20002488 	.word	0x20002488

08003590 <siprintf>:
 8003590:	b40e      	push	{r1, r2, r3}
 8003592:	b500      	push	{lr}
 8003594:	b09c      	sub	sp, #112	; 0x70
 8003596:	f44f 7102 	mov.w	r1, #520	; 0x208
 800359a:	ab1d      	add	r3, sp, #116	; 0x74
 800359c:	f8ad 1014 	strh.w	r1, [sp, #20]
 80035a0:	9002      	str	r0, [sp, #8]
 80035a2:	9006      	str	r0, [sp, #24]
 80035a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80035a8:	480a      	ldr	r0, [pc, #40]	; (80035d4 <siprintf+0x44>)
 80035aa:	9104      	str	r1, [sp, #16]
 80035ac:	9107      	str	r1, [sp, #28]
 80035ae:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80035b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80035b6:	f8ad 1016 	strh.w	r1, [sp, #22]
 80035ba:	6800      	ldr	r0, [r0, #0]
 80035bc:	9301      	str	r3, [sp, #4]
 80035be:	a902      	add	r1, sp, #8
 80035c0:	f000 fbc2 	bl	8003d48 <_svfiprintf_r>
 80035c4:	9b02      	ldr	r3, [sp, #8]
 80035c6:	2200      	movs	r2, #0
 80035c8:	701a      	strb	r2, [r3, #0]
 80035ca:	b01c      	add	sp, #112	; 0x70
 80035cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80035d0:	b003      	add	sp, #12
 80035d2:	4770      	bx	lr
 80035d4:	2000001c 	.word	0x2000001c

080035d8 <siscanf>:
 80035d8:	b40e      	push	{r1, r2, r3}
 80035da:	b530      	push	{r4, r5, lr}
 80035dc:	b09c      	sub	sp, #112	; 0x70
 80035de:	ac1f      	add	r4, sp, #124	; 0x7c
 80035e0:	f44f 7201 	mov.w	r2, #516	; 0x204
 80035e4:	f854 5b04 	ldr.w	r5, [r4], #4
 80035e8:	f8ad 2014 	strh.w	r2, [sp, #20]
 80035ec:	9002      	str	r0, [sp, #8]
 80035ee:	9006      	str	r0, [sp, #24]
 80035f0:	f7fc fe68 	bl	80002c4 <strlen>
 80035f4:	4b0b      	ldr	r3, [pc, #44]	; (8003624 <siscanf+0x4c>)
 80035f6:	9003      	str	r0, [sp, #12]
 80035f8:	9007      	str	r0, [sp, #28]
 80035fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80035fc:	480a      	ldr	r0, [pc, #40]	; (8003628 <siscanf+0x50>)
 80035fe:	9401      	str	r4, [sp, #4]
 8003600:	2300      	movs	r3, #0
 8003602:	930f      	str	r3, [sp, #60]	; 0x3c
 8003604:	9314      	str	r3, [sp, #80]	; 0x50
 8003606:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800360a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800360e:	462a      	mov	r2, r5
 8003610:	4623      	mov	r3, r4
 8003612:	a902      	add	r1, sp, #8
 8003614:	6800      	ldr	r0, [r0, #0]
 8003616:	f000 fce5 	bl	8003fe4 <__ssvfiscanf_r>
 800361a:	b01c      	add	sp, #112	; 0x70
 800361c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003620:	b003      	add	sp, #12
 8003622:	4770      	bx	lr
 8003624:	0800364f 	.word	0x0800364f
 8003628:	2000001c 	.word	0x2000001c

0800362c <__sread>:
 800362c:	b510      	push	{r4, lr}
 800362e:	460c      	mov	r4, r1
 8003630:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003634:	f001 fa58 	bl	8004ae8 <_read_r>
 8003638:	2800      	cmp	r0, #0
 800363a:	bfab      	itete	ge
 800363c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800363e:	89a3      	ldrhlt	r3, [r4, #12]
 8003640:	181b      	addge	r3, r3, r0
 8003642:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003646:	bfac      	ite	ge
 8003648:	6563      	strge	r3, [r4, #84]	; 0x54
 800364a:	81a3      	strhlt	r3, [r4, #12]
 800364c:	bd10      	pop	{r4, pc}

0800364e <__seofread>:
 800364e:	2000      	movs	r0, #0
 8003650:	4770      	bx	lr

08003652 <__swrite>:
 8003652:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003656:	461f      	mov	r7, r3
 8003658:	898b      	ldrh	r3, [r1, #12]
 800365a:	05db      	lsls	r3, r3, #23
 800365c:	4605      	mov	r5, r0
 800365e:	460c      	mov	r4, r1
 8003660:	4616      	mov	r6, r2
 8003662:	d505      	bpl.n	8003670 <__swrite+0x1e>
 8003664:	2302      	movs	r3, #2
 8003666:	2200      	movs	r2, #0
 8003668:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800366c:	f000 fa7e 	bl	8003b6c <_lseek_r>
 8003670:	89a3      	ldrh	r3, [r4, #12]
 8003672:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003676:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800367a:	81a3      	strh	r3, [r4, #12]
 800367c:	4632      	mov	r2, r6
 800367e:	463b      	mov	r3, r7
 8003680:	4628      	mov	r0, r5
 8003682:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003686:	f000 b9cf 	b.w	8003a28 <_write_r>

0800368a <__sseek>:
 800368a:	b510      	push	{r4, lr}
 800368c:	460c      	mov	r4, r1
 800368e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003692:	f000 fa6b 	bl	8003b6c <_lseek_r>
 8003696:	1c43      	adds	r3, r0, #1
 8003698:	89a3      	ldrh	r3, [r4, #12]
 800369a:	bf15      	itete	ne
 800369c:	6560      	strne	r0, [r4, #84]	; 0x54
 800369e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80036a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80036a6:	81a3      	strheq	r3, [r4, #12]
 80036a8:	bf18      	it	ne
 80036aa:	81a3      	strhne	r3, [r4, #12]
 80036ac:	bd10      	pop	{r4, pc}

080036ae <__sclose>:
 80036ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036b2:	f000 ba39 	b.w	8003b28 <_close_r>

080036b6 <strchr>:
 80036b6:	b2c9      	uxtb	r1, r1
 80036b8:	4603      	mov	r3, r0
 80036ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80036be:	b11a      	cbz	r2, 80036c8 <strchr+0x12>
 80036c0:	4291      	cmp	r1, r2
 80036c2:	d1f9      	bne.n	80036b8 <strchr+0x2>
 80036c4:	4618      	mov	r0, r3
 80036c6:	4770      	bx	lr
 80036c8:	2900      	cmp	r1, #0
 80036ca:	bf0c      	ite	eq
 80036cc:	4618      	moveq	r0, r3
 80036ce:	2000      	movne	r0, #0
 80036d0:	4770      	bx	lr

080036d2 <strcpy>:
 80036d2:	4603      	mov	r3, r0
 80036d4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80036d8:	f803 2b01 	strb.w	r2, [r3], #1
 80036dc:	2a00      	cmp	r2, #0
 80036de:	d1f9      	bne.n	80036d4 <strcpy+0x2>
 80036e0:	4770      	bx	lr

080036e2 <strncasecmp>:
 80036e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036e6:	4606      	mov	r6, r0
 80036e8:	460f      	mov	r7, r1
 80036ea:	eb00 0802 	add.w	r8, r0, r2
 80036ee:	4546      	cmp	r6, r8
 80036f0:	d019      	beq.n	8003726 <strncasecmp+0x44>
 80036f2:	f816 4b01 	ldrb.w	r4, [r6], #1
 80036f6:	f000 fa2b 	bl	8003b50 <__locale_ctype_ptr>
 80036fa:	4420      	add	r0, r4
 80036fc:	f817 5b01 	ldrb.w	r5, [r7], #1
 8003700:	7843      	ldrb	r3, [r0, #1]
 8003702:	f003 0303 	and.w	r3, r3, #3
 8003706:	2b01      	cmp	r3, #1
 8003708:	bf08      	it	eq
 800370a:	3420      	addeq	r4, #32
 800370c:	f000 fa20 	bl	8003b50 <__locale_ctype_ptr>
 8003710:	4428      	add	r0, r5
 8003712:	7843      	ldrb	r3, [r0, #1]
 8003714:	f003 0303 	and.w	r3, r3, #3
 8003718:	2b01      	cmp	r3, #1
 800371a:	bf08      	it	eq
 800371c:	3520      	addeq	r5, #32
 800371e:	1b60      	subs	r0, r4, r5
 8003720:	d104      	bne.n	800372c <strncasecmp+0x4a>
 8003722:	2d00      	cmp	r5, #0
 8003724:	d1e3      	bne.n	80036ee <strncasecmp+0xc>
 8003726:	2000      	movs	r0, #0
 8003728:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800372c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003730 <strrchr>:
 8003730:	b538      	push	{r3, r4, r5, lr}
 8003732:	4603      	mov	r3, r0
 8003734:	460d      	mov	r5, r1
 8003736:	b151      	cbz	r1, 800374e <strrchr+0x1e>
 8003738:	2400      	movs	r4, #0
 800373a:	4629      	mov	r1, r5
 800373c:	4618      	mov	r0, r3
 800373e:	f7ff ffba 	bl	80036b6 <strchr>
 8003742:	b908      	cbnz	r0, 8003748 <strrchr+0x18>
 8003744:	4620      	mov	r0, r4
 8003746:	bd38      	pop	{r3, r4, r5, pc}
 8003748:	1c43      	adds	r3, r0, #1
 800374a:	4604      	mov	r4, r0
 800374c:	e7f5      	b.n	800373a <strrchr+0xa>
 800374e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003752:	f7ff bfb0 	b.w	80036b6 <strchr>

08003756 <strstr>:
 8003756:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003758:	7803      	ldrb	r3, [r0, #0]
 800375a:	b133      	cbz	r3, 800376a <strstr+0x14>
 800375c:	4603      	mov	r3, r0
 800375e:	4618      	mov	r0, r3
 8003760:	1c5e      	adds	r6, r3, #1
 8003762:	781b      	ldrb	r3, [r3, #0]
 8003764:	b933      	cbnz	r3, 8003774 <strstr+0x1e>
 8003766:	4618      	mov	r0, r3
 8003768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800376a:	780b      	ldrb	r3, [r1, #0]
 800376c:	2b00      	cmp	r3, #0
 800376e:	bf18      	it	ne
 8003770:	2000      	movne	r0, #0
 8003772:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003774:	1e4d      	subs	r5, r1, #1
 8003776:	1e44      	subs	r4, r0, #1
 8003778:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 800377c:	2a00      	cmp	r2, #0
 800377e:	d0f3      	beq.n	8003768 <strstr+0x12>
 8003780:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 8003784:	4297      	cmp	r7, r2
 8003786:	4633      	mov	r3, r6
 8003788:	d0f6      	beq.n	8003778 <strstr+0x22>
 800378a:	e7e8      	b.n	800375e <strstr+0x8>

0800378c <strtok>:
 800378c:	4b13      	ldr	r3, [pc, #76]	; (80037dc <strtok+0x50>)
 800378e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003792:	681d      	ldr	r5, [r3, #0]
 8003794:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8003796:	4606      	mov	r6, r0
 8003798:	460f      	mov	r7, r1
 800379a:	b9b4      	cbnz	r4, 80037ca <strtok+0x3e>
 800379c:	2050      	movs	r0, #80	; 0x50
 800379e:	f000 fa5b 	bl	8003c58 <malloc>
 80037a2:	65a8      	str	r0, [r5, #88]	; 0x58
 80037a4:	6004      	str	r4, [r0, #0]
 80037a6:	6044      	str	r4, [r0, #4]
 80037a8:	6084      	str	r4, [r0, #8]
 80037aa:	60c4      	str	r4, [r0, #12]
 80037ac:	6104      	str	r4, [r0, #16]
 80037ae:	6144      	str	r4, [r0, #20]
 80037b0:	6184      	str	r4, [r0, #24]
 80037b2:	6284      	str	r4, [r0, #40]	; 0x28
 80037b4:	62c4      	str	r4, [r0, #44]	; 0x2c
 80037b6:	6304      	str	r4, [r0, #48]	; 0x30
 80037b8:	6344      	str	r4, [r0, #52]	; 0x34
 80037ba:	6384      	str	r4, [r0, #56]	; 0x38
 80037bc:	63c4      	str	r4, [r0, #60]	; 0x3c
 80037be:	6404      	str	r4, [r0, #64]	; 0x40
 80037c0:	6444      	str	r4, [r0, #68]	; 0x44
 80037c2:	6484      	str	r4, [r0, #72]	; 0x48
 80037c4:	64c4      	str	r4, [r0, #76]	; 0x4c
 80037c6:	7704      	strb	r4, [r0, #28]
 80037c8:	6244      	str	r4, [r0, #36]	; 0x24
 80037ca:	6daa      	ldr	r2, [r5, #88]	; 0x58
 80037cc:	4639      	mov	r1, r7
 80037ce:	4630      	mov	r0, r6
 80037d0:	2301      	movs	r3, #1
 80037d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80037d6:	f000 b803 	b.w	80037e0 <__strtok_r>
 80037da:	bf00      	nop
 80037dc:	2000001c 	.word	0x2000001c

080037e0 <__strtok_r>:
 80037e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037e2:	b918      	cbnz	r0, 80037ec <__strtok_r+0xc>
 80037e4:	6810      	ldr	r0, [r2, #0]
 80037e6:	b908      	cbnz	r0, 80037ec <__strtok_r+0xc>
 80037e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037ea:	4620      	mov	r0, r4
 80037ec:	4604      	mov	r4, r0
 80037ee:	460f      	mov	r7, r1
 80037f0:	f814 5b01 	ldrb.w	r5, [r4], #1
 80037f4:	f817 6b01 	ldrb.w	r6, [r7], #1
 80037f8:	b91e      	cbnz	r6, 8003802 <__strtok_r+0x22>
 80037fa:	b965      	cbnz	r5, 8003816 <__strtok_r+0x36>
 80037fc:	6015      	str	r5, [r2, #0]
 80037fe:	4628      	mov	r0, r5
 8003800:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003802:	42b5      	cmp	r5, r6
 8003804:	d1f6      	bne.n	80037f4 <__strtok_r+0x14>
 8003806:	2b00      	cmp	r3, #0
 8003808:	d1ef      	bne.n	80037ea <__strtok_r+0xa>
 800380a:	6014      	str	r4, [r2, #0]
 800380c:	7003      	strb	r3, [r0, #0]
 800380e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003810:	461c      	mov	r4, r3
 8003812:	e00c      	b.n	800382e <__strtok_r+0x4e>
 8003814:	b915      	cbnz	r5, 800381c <__strtok_r+0x3c>
 8003816:	f814 3b01 	ldrb.w	r3, [r4], #1
 800381a:	460e      	mov	r6, r1
 800381c:	f816 5b01 	ldrb.w	r5, [r6], #1
 8003820:	42ab      	cmp	r3, r5
 8003822:	d1f7      	bne.n	8003814 <__strtok_r+0x34>
 8003824:	2b00      	cmp	r3, #0
 8003826:	d0f3      	beq.n	8003810 <__strtok_r+0x30>
 8003828:	2300      	movs	r3, #0
 800382a:	f804 3c01 	strb.w	r3, [r4, #-1]
 800382e:	6014      	str	r4, [r2, #0]
 8003830:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003832 <_strtol_l.isra.0>:
 8003832:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003836:	4680      	mov	r8, r0
 8003838:	4689      	mov	r9, r1
 800383a:	4692      	mov	sl, r2
 800383c:	461f      	mov	r7, r3
 800383e:	468b      	mov	fp, r1
 8003840:	465d      	mov	r5, fp
 8003842:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003844:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003848:	f000 f97e 	bl	8003b48 <__locale_ctype_ptr_l>
 800384c:	4420      	add	r0, r4
 800384e:	7846      	ldrb	r6, [r0, #1]
 8003850:	f016 0608 	ands.w	r6, r6, #8
 8003854:	d10b      	bne.n	800386e <_strtol_l.isra.0+0x3c>
 8003856:	2c2d      	cmp	r4, #45	; 0x2d
 8003858:	d10b      	bne.n	8003872 <_strtol_l.isra.0+0x40>
 800385a:	782c      	ldrb	r4, [r5, #0]
 800385c:	2601      	movs	r6, #1
 800385e:	f10b 0502 	add.w	r5, fp, #2
 8003862:	b167      	cbz	r7, 800387e <_strtol_l.isra.0+0x4c>
 8003864:	2f10      	cmp	r7, #16
 8003866:	d114      	bne.n	8003892 <_strtol_l.isra.0+0x60>
 8003868:	2c30      	cmp	r4, #48	; 0x30
 800386a:	d00a      	beq.n	8003882 <_strtol_l.isra.0+0x50>
 800386c:	e011      	b.n	8003892 <_strtol_l.isra.0+0x60>
 800386e:	46ab      	mov	fp, r5
 8003870:	e7e6      	b.n	8003840 <_strtol_l.isra.0+0xe>
 8003872:	2c2b      	cmp	r4, #43	; 0x2b
 8003874:	bf04      	itt	eq
 8003876:	782c      	ldrbeq	r4, [r5, #0]
 8003878:	f10b 0502 	addeq.w	r5, fp, #2
 800387c:	e7f1      	b.n	8003862 <_strtol_l.isra.0+0x30>
 800387e:	2c30      	cmp	r4, #48	; 0x30
 8003880:	d127      	bne.n	80038d2 <_strtol_l.isra.0+0xa0>
 8003882:	782b      	ldrb	r3, [r5, #0]
 8003884:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8003888:	2b58      	cmp	r3, #88	; 0x58
 800388a:	d14b      	bne.n	8003924 <_strtol_l.isra.0+0xf2>
 800388c:	786c      	ldrb	r4, [r5, #1]
 800388e:	2710      	movs	r7, #16
 8003890:	3502      	adds	r5, #2
 8003892:	2e00      	cmp	r6, #0
 8003894:	bf0c      	ite	eq
 8003896:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800389a:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800389e:	2200      	movs	r2, #0
 80038a0:	fbb1 fef7 	udiv	lr, r1, r7
 80038a4:	4610      	mov	r0, r2
 80038a6:	fb07 1c1e 	mls	ip, r7, lr, r1
 80038aa:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80038ae:	2b09      	cmp	r3, #9
 80038b0:	d811      	bhi.n	80038d6 <_strtol_l.isra.0+0xa4>
 80038b2:	461c      	mov	r4, r3
 80038b4:	42a7      	cmp	r7, r4
 80038b6:	dd1d      	ble.n	80038f4 <_strtol_l.isra.0+0xc2>
 80038b8:	1c53      	adds	r3, r2, #1
 80038ba:	d007      	beq.n	80038cc <_strtol_l.isra.0+0x9a>
 80038bc:	4586      	cmp	lr, r0
 80038be:	d316      	bcc.n	80038ee <_strtol_l.isra.0+0xbc>
 80038c0:	d101      	bne.n	80038c6 <_strtol_l.isra.0+0x94>
 80038c2:	45a4      	cmp	ip, r4
 80038c4:	db13      	blt.n	80038ee <_strtol_l.isra.0+0xbc>
 80038c6:	fb00 4007 	mla	r0, r0, r7, r4
 80038ca:	2201      	movs	r2, #1
 80038cc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80038d0:	e7eb      	b.n	80038aa <_strtol_l.isra.0+0x78>
 80038d2:	270a      	movs	r7, #10
 80038d4:	e7dd      	b.n	8003892 <_strtol_l.isra.0+0x60>
 80038d6:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80038da:	2b19      	cmp	r3, #25
 80038dc:	d801      	bhi.n	80038e2 <_strtol_l.isra.0+0xb0>
 80038de:	3c37      	subs	r4, #55	; 0x37
 80038e0:	e7e8      	b.n	80038b4 <_strtol_l.isra.0+0x82>
 80038e2:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80038e6:	2b19      	cmp	r3, #25
 80038e8:	d804      	bhi.n	80038f4 <_strtol_l.isra.0+0xc2>
 80038ea:	3c57      	subs	r4, #87	; 0x57
 80038ec:	e7e2      	b.n	80038b4 <_strtol_l.isra.0+0x82>
 80038ee:	f04f 32ff 	mov.w	r2, #4294967295
 80038f2:	e7eb      	b.n	80038cc <_strtol_l.isra.0+0x9a>
 80038f4:	1c53      	adds	r3, r2, #1
 80038f6:	d108      	bne.n	800390a <_strtol_l.isra.0+0xd8>
 80038f8:	2322      	movs	r3, #34	; 0x22
 80038fa:	f8c8 3000 	str.w	r3, [r8]
 80038fe:	4608      	mov	r0, r1
 8003900:	f1ba 0f00 	cmp.w	sl, #0
 8003904:	d107      	bne.n	8003916 <_strtol_l.isra.0+0xe4>
 8003906:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800390a:	b106      	cbz	r6, 800390e <_strtol_l.isra.0+0xdc>
 800390c:	4240      	negs	r0, r0
 800390e:	f1ba 0f00 	cmp.w	sl, #0
 8003912:	d00c      	beq.n	800392e <_strtol_l.isra.0+0xfc>
 8003914:	b122      	cbz	r2, 8003920 <_strtol_l.isra.0+0xee>
 8003916:	3d01      	subs	r5, #1
 8003918:	f8ca 5000 	str.w	r5, [sl]
 800391c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003920:	464d      	mov	r5, r9
 8003922:	e7f9      	b.n	8003918 <_strtol_l.isra.0+0xe6>
 8003924:	2430      	movs	r4, #48	; 0x30
 8003926:	2f00      	cmp	r7, #0
 8003928:	d1b3      	bne.n	8003892 <_strtol_l.isra.0+0x60>
 800392a:	2708      	movs	r7, #8
 800392c:	e7b1      	b.n	8003892 <_strtol_l.isra.0+0x60>
 800392e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08003934 <_strtol_r>:
 8003934:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003936:	4c06      	ldr	r4, [pc, #24]	; (8003950 <_strtol_r+0x1c>)
 8003938:	4d06      	ldr	r5, [pc, #24]	; (8003954 <_strtol_r+0x20>)
 800393a:	6824      	ldr	r4, [r4, #0]
 800393c:	6a24      	ldr	r4, [r4, #32]
 800393e:	2c00      	cmp	r4, #0
 8003940:	bf08      	it	eq
 8003942:	462c      	moveq	r4, r5
 8003944:	9400      	str	r4, [sp, #0]
 8003946:	f7ff ff74 	bl	8003832 <_strtol_l.isra.0>
 800394a:	b003      	add	sp, #12
 800394c:	bd30      	pop	{r4, r5, pc}
 800394e:	bf00      	nop
 8003950:	2000001c 	.word	0x2000001c
 8003954:	20000080 	.word	0x20000080

08003958 <strtol>:
 8003958:	4b08      	ldr	r3, [pc, #32]	; (800397c <strtol+0x24>)
 800395a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800395c:	681c      	ldr	r4, [r3, #0]
 800395e:	4d08      	ldr	r5, [pc, #32]	; (8003980 <strtol+0x28>)
 8003960:	6a23      	ldr	r3, [r4, #32]
 8003962:	2b00      	cmp	r3, #0
 8003964:	bf08      	it	eq
 8003966:	462b      	moveq	r3, r5
 8003968:	9300      	str	r3, [sp, #0]
 800396a:	4613      	mov	r3, r2
 800396c:	460a      	mov	r2, r1
 800396e:	4601      	mov	r1, r0
 8003970:	4620      	mov	r0, r4
 8003972:	f7ff ff5e 	bl	8003832 <_strtol_l.isra.0>
 8003976:	b003      	add	sp, #12
 8003978:	bd30      	pop	{r4, r5, pc}
 800397a:	bf00      	nop
 800397c:	2000001c 	.word	0x2000001c
 8003980:	20000080 	.word	0x20000080

08003984 <__swbuf_r>:
 8003984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003986:	460e      	mov	r6, r1
 8003988:	4614      	mov	r4, r2
 800398a:	4605      	mov	r5, r0
 800398c:	b118      	cbz	r0, 8003996 <__swbuf_r+0x12>
 800398e:	6983      	ldr	r3, [r0, #24]
 8003990:	b90b      	cbnz	r3, 8003996 <__swbuf_r+0x12>
 8003992:	f7ff fc03 	bl	800319c <__sinit>
 8003996:	4b21      	ldr	r3, [pc, #132]	; (8003a1c <__swbuf_r+0x98>)
 8003998:	429c      	cmp	r4, r3
 800399a:	d12a      	bne.n	80039f2 <__swbuf_r+0x6e>
 800399c:	686c      	ldr	r4, [r5, #4]
 800399e:	69a3      	ldr	r3, [r4, #24]
 80039a0:	60a3      	str	r3, [r4, #8]
 80039a2:	89a3      	ldrh	r3, [r4, #12]
 80039a4:	071a      	lsls	r2, r3, #28
 80039a6:	d52e      	bpl.n	8003a06 <__swbuf_r+0x82>
 80039a8:	6923      	ldr	r3, [r4, #16]
 80039aa:	b363      	cbz	r3, 8003a06 <__swbuf_r+0x82>
 80039ac:	6923      	ldr	r3, [r4, #16]
 80039ae:	6820      	ldr	r0, [r4, #0]
 80039b0:	1ac0      	subs	r0, r0, r3
 80039b2:	6963      	ldr	r3, [r4, #20]
 80039b4:	b2f6      	uxtb	r6, r6
 80039b6:	4298      	cmp	r0, r3
 80039b8:	4637      	mov	r7, r6
 80039ba:	db04      	blt.n	80039c6 <__swbuf_r+0x42>
 80039bc:	4621      	mov	r1, r4
 80039be:	4628      	mov	r0, r5
 80039c0:	f7ff fb70 	bl	80030a4 <_fflush_r>
 80039c4:	bb28      	cbnz	r0, 8003a12 <__swbuf_r+0x8e>
 80039c6:	68a3      	ldr	r3, [r4, #8]
 80039c8:	3b01      	subs	r3, #1
 80039ca:	60a3      	str	r3, [r4, #8]
 80039cc:	6823      	ldr	r3, [r4, #0]
 80039ce:	1c5a      	adds	r2, r3, #1
 80039d0:	6022      	str	r2, [r4, #0]
 80039d2:	701e      	strb	r6, [r3, #0]
 80039d4:	6963      	ldr	r3, [r4, #20]
 80039d6:	3001      	adds	r0, #1
 80039d8:	4298      	cmp	r0, r3
 80039da:	d004      	beq.n	80039e6 <__swbuf_r+0x62>
 80039dc:	89a3      	ldrh	r3, [r4, #12]
 80039de:	07db      	lsls	r3, r3, #31
 80039e0:	d519      	bpl.n	8003a16 <__swbuf_r+0x92>
 80039e2:	2e0a      	cmp	r6, #10
 80039e4:	d117      	bne.n	8003a16 <__swbuf_r+0x92>
 80039e6:	4621      	mov	r1, r4
 80039e8:	4628      	mov	r0, r5
 80039ea:	f7ff fb5b 	bl	80030a4 <_fflush_r>
 80039ee:	b190      	cbz	r0, 8003a16 <__swbuf_r+0x92>
 80039f0:	e00f      	b.n	8003a12 <__swbuf_r+0x8e>
 80039f2:	4b0b      	ldr	r3, [pc, #44]	; (8003a20 <__swbuf_r+0x9c>)
 80039f4:	429c      	cmp	r4, r3
 80039f6:	d101      	bne.n	80039fc <__swbuf_r+0x78>
 80039f8:	68ac      	ldr	r4, [r5, #8]
 80039fa:	e7d0      	b.n	800399e <__swbuf_r+0x1a>
 80039fc:	4b09      	ldr	r3, [pc, #36]	; (8003a24 <__swbuf_r+0xa0>)
 80039fe:	429c      	cmp	r4, r3
 8003a00:	bf08      	it	eq
 8003a02:	68ec      	ldreq	r4, [r5, #12]
 8003a04:	e7cb      	b.n	800399e <__swbuf_r+0x1a>
 8003a06:	4621      	mov	r1, r4
 8003a08:	4628      	mov	r0, r5
 8003a0a:	f000 f81f 	bl	8003a4c <__swsetup_r>
 8003a0e:	2800      	cmp	r0, #0
 8003a10:	d0cc      	beq.n	80039ac <__swbuf_r+0x28>
 8003a12:	f04f 37ff 	mov.w	r7, #4294967295
 8003a16:	4638      	mov	r0, r7
 8003a18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	08006adc 	.word	0x08006adc
 8003a20:	08006afc 	.word	0x08006afc
 8003a24:	08006abc 	.word	0x08006abc

08003a28 <_write_r>:
 8003a28:	b538      	push	{r3, r4, r5, lr}
 8003a2a:	4c07      	ldr	r4, [pc, #28]	; (8003a48 <_write_r+0x20>)
 8003a2c:	4605      	mov	r5, r0
 8003a2e:	4608      	mov	r0, r1
 8003a30:	4611      	mov	r1, r2
 8003a32:	2200      	movs	r2, #0
 8003a34:	6022      	str	r2, [r4, #0]
 8003a36:	461a      	mov	r2, r3
 8003a38:	f001 fa12 	bl	8004e60 <_write>
 8003a3c:	1c43      	adds	r3, r0, #1
 8003a3e:	d102      	bne.n	8003a46 <_write_r+0x1e>
 8003a40:	6823      	ldr	r3, [r4, #0]
 8003a42:	b103      	cbz	r3, 8003a46 <_write_r+0x1e>
 8003a44:	602b      	str	r3, [r5, #0]
 8003a46:	bd38      	pop	{r3, r4, r5, pc}
 8003a48:	20002488 	.word	0x20002488

08003a4c <__swsetup_r>:
 8003a4c:	4b32      	ldr	r3, [pc, #200]	; (8003b18 <__swsetup_r+0xcc>)
 8003a4e:	b570      	push	{r4, r5, r6, lr}
 8003a50:	681d      	ldr	r5, [r3, #0]
 8003a52:	4606      	mov	r6, r0
 8003a54:	460c      	mov	r4, r1
 8003a56:	b125      	cbz	r5, 8003a62 <__swsetup_r+0x16>
 8003a58:	69ab      	ldr	r3, [r5, #24]
 8003a5a:	b913      	cbnz	r3, 8003a62 <__swsetup_r+0x16>
 8003a5c:	4628      	mov	r0, r5
 8003a5e:	f7ff fb9d 	bl	800319c <__sinit>
 8003a62:	4b2e      	ldr	r3, [pc, #184]	; (8003b1c <__swsetup_r+0xd0>)
 8003a64:	429c      	cmp	r4, r3
 8003a66:	d10f      	bne.n	8003a88 <__swsetup_r+0x3c>
 8003a68:	686c      	ldr	r4, [r5, #4]
 8003a6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a6e:	b29a      	uxth	r2, r3
 8003a70:	0715      	lsls	r5, r2, #28
 8003a72:	d42c      	bmi.n	8003ace <__swsetup_r+0x82>
 8003a74:	06d0      	lsls	r0, r2, #27
 8003a76:	d411      	bmi.n	8003a9c <__swsetup_r+0x50>
 8003a78:	2209      	movs	r2, #9
 8003a7a:	6032      	str	r2, [r6, #0]
 8003a7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a80:	81a3      	strh	r3, [r4, #12]
 8003a82:	f04f 30ff 	mov.w	r0, #4294967295
 8003a86:	bd70      	pop	{r4, r5, r6, pc}
 8003a88:	4b25      	ldr	r3, [pc, #148]	; (8003b20 <__swsetup_r+0xd4>)
 8003a8a:	429c      	cmp	r4, r3
 8003a8c:	d101      	bne.n	8003a92 <__swsetup_r+0x46>
 8003a8e:	68ac      	ldr	r4, [r5, #8]
 8003a90:	e7eb      	b.n	8003a6a <__swsetup_r+0x1e>
 8003a92:	4b24      	ldr	r3, [pc, #144]	; (8003b24 <__swsetup_r+0xd8>)
 8003a94:	429c      	cmp	r4, r3
 8003a96:	bf08      	it	eq
 8003a98:	68ec      	ldreq	r4, [r5, #12]
 8003a9a:	e7e6      	b.n	8003a6a <__swsetup_r+0x1e>
 8003a9c:	0751      	lsls	r1, r2, #29
 8003a9e:	d512      	bpl.n	8003ac6 <__swsetup_r+0x7a>
 8003aa0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003aa2:	b141      	cbz	r1, 8003ab6 <__swsetup_r+0x6a>
 8003aa4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003aa8:	4299      	cmp	r1, r3
 8003aaa:	d002      	beq.n	8003ab2 <__swsetup_r+0x66>
 8003aac:	4630      	mov	r0, r6
 8003aae:	f7ff fc37 	bl	8003320 <_free_r>
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	6363      	str	r3, [r4, #52]	; 0x34
 8003ab6:	89a3      	ldrh	r3, [r4, #12]
 8003ab8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003abc:	81a3      	strh	r3, [r4, #12]
 8003abe:	2300      	movs	r3, #0
 8003ac0:	6063      	str	r3, [r4, #4]
 8003ac2:	6923      	ldr	r3, [r4, #16]
 8003ac4:	6023      	str	r3, [r4, #0]
 8003ac6:	89a3      	ldrh	r3, [r4, #12]
 8003ac8:	f043 0308 	orr.w	r3, r3, #8
 8003acc:	81a3      	strh	r3, [r4, #12]
 8003ace:	6923      	ldr	r3, [r4, #16]
 8003ad0:	b94b      	cbnz	r3, 8003ae6 <__swsetup_r+0x9a>
 8003ad2:	89a3      	ldrh	r3, [r4, #12]
 8003ad4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003ad8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003adc:	d003      	beq.n	8003ae6 <__swsetup_r+0x9a>
 8003ade:	4621      	mov	r1, r4
 8003ae0:	4630      	mov	r0, r6
 8003ae2:	f000 f879 	bl	8003bd8 <__smakebuf_r>
 8003ae6:	89a2      	ldrh	r2, [r4, #12]
 8003ae8:	f012 0301 	ands.w	r3, r2, #1
 8003aec:	d00c      	beq.n	8003b08 <__swsetup_r+0xbc>
 8003aee:	2300      	movs	r3, #0
 8003af0:	60a3      	str	r3, [r4, #8]
 8003af2:	6963      	ldr	r3, [r4, #20]
 8003af4:	425b      	negs	r3, r3
 8003af6:	61a3      	str	r3, [r4, #24]
 8003af8:	6923      	ldr	r3, [r4, #16]
 8003afa:	b953      	cbnz	r3, 8003b12 <__swsetup_r+0xc6>
 8003afc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b00:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003b04:	d1ba      	bne.n	8003a7c <__swsetup_r+0x30>
 8003b06:	bd70      	pop	{r4, r5, r6, pc}
 8003b08:	0792      	lsls	r2, r2, #30
 8003b0a:	bf58      	it	pl
 8003b0c:	6963      	ldrpl	r3, [r4, #20]
 8003b0e:	60a3      	str	r3, [r4, #8]
 8003b10:	e7f2      	b.n	8003af8 <__swsetup_r+0xac>
 8003b12:	2000      	movs	r0, #0
 8003b14:	e7f7      	b.n	8003b06 <__swsetup_r+0xba>
 8003b16:	bf00      	nop
 8003b18:	2000001c 	.word	0x2000001c
 8003b1c:	08006adc 	.word	0x08006adc
 8003b20:	08006afc 	.word	0x08006afc
 8003b24:	08006abc 	.word	0x08006abc

08003b28 <_close_r>:
 8003b28:	b538      	push	{r3, r4, r5, lr}
 8003b2a:	4c06      	ldr	r4, [pc, #24]	; (8003b44 <_close_r+0x1c>)
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	4605      	mov	r5, r0
 8003b30:	4608      	mov	r0, r1
 8003b32:	6023      	str	r3, [r4, #0]
 8003b34:	f001 f95e 	bl	8004df4 <_close>
 8003b38:	1c43      	adds	r3, r0, #1
 8003b3a:	d102      	bne.n	8003b42 <_close_r+0x1a>
 8003b3c:	6823      	ldr	r3, [r4, #0]
 8003b3e:	b103      	cbz	r3, 8003b42 <_close_r+0x1a>
 8003b40:	602b      	str	r3, [r5, #0]
 8003b42:	bd38      	pop	{r3, r4, r5, pc}
 8003b44:	20002488 	.word	0x20002488

08003b48 <__locale_ctype_ptr_l>:
 8003b48:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8003b4c:	4770      	bx	lr
	...

08003b50 <__locale_ctype_ptr>:
 8003b50:	4b04      	ldr	r3, [pc, #16]	; (8003b64 <__locale_ctype_ptr+0x14>)
 8003b52:	4a05      	ldr	r2, [pc, #20]	; (8003b68 <__locale_ctype_ptr+0x18>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	6a1b      	ldr	r3, [r3, #32]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	bf08      	it	eq
 8003b5c:	4613      	moveq	r3, r2
 8003b5e:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8003b62:	4770      	bx	lr
 8003b64:	2000001c 	.word	0x2000001c
 8003b68:	20000080 	.word	0x20000080

08003b6c <_lseek_r>:
 8003b6c:	b538      	push	{r3, r4, r5, lr}
 8003b6e:	4c07      	ldr	r4, [pc, #28]	; (8003b8c <_lseek_r+0x20>)
 8003b70:	4605      	mov	r5, r0
 8003b72:	4608      	mov	r0, r1
 8003b74:	4611      	mov	r1, r2
 8003b76:	2200      	movs	r2, #0
 8003b78:	6022      	str	r2, [r4, #0]
 8003b7a:	461a      	mov	r2, r3
 8003b7c:	f001 f952 	bl	8004e24 <_lseek>
 8003b80:	1c43      	adds	r3, r0, #1
 8003b82:	d102      	bne.n	8003b8a <_lseek_r+0x1e>
 8003b84:	6823      	ldr	r3, [r4, #0]
 8003b86:	b103      	cbz	r3, 8003b8a <_lseek_r+0x1e>
 8003b88:	602b      	str	r3, [r5, #0]
 8003b8a:	bd38      	pop	{r3, r4, r5, pc}
 8003b8c:	20002488 	.word	0x20002488

08003b90 <__swhatbuf_r>:
 8003b90:	b570      	push	{r4, r5, r6, lr}
 8003b92:	460e      	mov	r6, r1
 8003b94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b98:	2900      	cmp	r1, #0
 8003b9a:	b090      	sub	sp, #64	; 0x40
 8003b9c:	4614      	mov	r4, r2
 8003b9e:	461d      	mov	r5, r3
 8003ba0:	da07      	bge.n	8003bb2 <__swhatbuf_r+0x22>
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	602b      	str	r3, [r5, #0]
 8003ba6:	89b3      	ldrh	r3, [r6, #12]
 8003ba8:	061a      	lsls	r2, r3, #24
 8003baa:	d410      	bmi.n	8003bce <__swhatbuf_r+0x3e>
 8003bac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003bb0:	e00e      	b.n	8003bd0 <__swhatbuf_r+0x40>
 8003bb2:	aa01      	add	r2, sp, #4
 8003bb4:	f001 f8b2 	bl	8004d1c <_fstat_r>
 8003bb8:	2800      	cmp	r0, #0
 8003bba:	dbf2      	blt.n	8003ba2 <__swhatbuf_r+0x12>
 8003bbc:	9a02      	ldr	r2, [sp, #8]
 8003bbe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003bc2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003bc6:	425a      	negs	r2, r3
 8003bc8:	415a      	adcs	r2, r3
 8003bca:	602a      	str	r2, [r5, #0]
 8003bcc:	e7ee      	b.n	8003bac <__swhatbuf_r+0x1c>
 8003bce:	2340      	movs	r3, #64	; 0x40
 8003bd0:	2000      	movs	r0, #0
 8003bd2:	6023      	str	r3, [r4, #0]
 8003bd4:	b010      	add	sp, #64	; 0x40
 8003bd6:	bd70      	pop	{r4, r5, r6, pc}

08003bd8 <__smakebuf_r>:
 8003bd8:	898b      	ldrh	r3, [r1, #12]
 8003bda:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003bdc:	079d      	lsls	r5, r3, #30
 8003bde:	4606      	mov	r6, r0
 8003be0:	460c      	mov	r4, r1
 8003be2:	d507      	bpl.n	8003bf4 <__smakebuf_r+0x1c>
 8003be4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003be8:	6023      	str	r3, [r4, #0]
 8003bea:	6123      	str	r3, [r4, #16]
 8003bec:	2301      	movs	r3, #1
 8003bee:	6163      	str	r3, [r4, #20]
 8003bf0:	b002      	add	sp, #8
 8003bf2:	bd70      	pop	{r4, r5, r6, pc}
 8003bf4:	ab01      	add	r3, sp, #4
 8003bf6:	466a      	mov	r2, sp
 8003bf8:	f7ff ffca 	bl	8003b90 <__swhatbuf_r>
 8003bfc:	9900      	ldr	r1, [sp, #0]
 8003bfe:	4605      	mov	r5, r0
 8003c00:	4630      	mov	r0, r6
 8003c02:	f7ff fbdb 	bl	80033bc <_malloc_r>
 8003c06:	b948      	cbnz	r0, 8003c1c <__smakebuf_r+0x44>
 8003c08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c0c:	059a      	lsls	r2, r3, #22
 8003c0e:	d4ef      	bmi.n	8003bf0 <__smakebuf_r+0x18>
 8003c10:	f023 0303 	bic.w	r3, r3, #3
 8003c14:	f043 0302 	orr.w	r3, r3, #2
 8003c18:	81a3      	strh	r3, [r4, #12]
 8003c1a:	e7e3      	b.n	8003be4 <__smakebuf_r+0xc>
 8003c1c:	4b0d      	ldr	r3, [pc, #52]	; (8003c54 <__smakebuf_r+0x7c>)
 8003c1e:	62b3      	str	r3, [r6, #40]	; 0x28
 8003c20:	89a3      	ldrh	r3, [r4, #12]
 8003c22:	6020      	str	r0, [r4, #0]
 8003c24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c28:	81a3      	strh	r3, [r4, #12]
 8003c2a:	9b00      	ldr	r3, [sp, #0]
 8003c2c:	6163      	str	r3, [r4, #20]
 8003c2e:	9b01      	ldr	r3, [sp, #4]
 8003c30:	6120      	str	r0, [r4, #16]
 8003c32:	b15b      	cbz	r3, 8003c4c <__smakebuf_r+0x74>
 8003c34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c38:	4630      	mov	r0, r6
 8003c3a:	f001 f881 	bl	8004d40 <_isatty_r>
 8003c3e:	b128      	cbz	r0, 8003c4c <__smakebuf_r+0x74>
 8003c40:	89a3      	ldrh	r3, [r4, #12]
 8003c42:	f023 0303 	bic.w	r3, r3, #3
 8003c46:	f043 0301 	orr.w	r3, r3, #1
 8003c4a:	81a3      	strh	r3, [r4, #12]
 8003c4c:	89a3      	ldrh	r3, [r4, #12]
 8003c4e:	431d      	orrs	r5, r3
 8003c50:	81a5      	strh	r5, [r4, #12]
 8003c52:	e7cd      	b.n	8003bf0 <__smakebuf_r+0x18>
 8003c54:	0800311d 	.word	0x0800311d

08003c58 <malloc>:
 8003c58:	4b02      	ldr	r3, [pc, #8]	; (8003c64 <malloc+0xc>)
 8003c5a:	4601      	mov	r1, r0
 8003c5c:	6818      	ldr	r0, [r3, #0]
 8003c5e:	f7ff bbad 	b.w	80033bc <_malloc_r>
 8003c62:	bf00      	nop
 8003c64:	2000001c 	.word	0x2000001c

08003c68 <__ascii_mbtowc>:
 8003c68:	b082      	sub	sp, #8
 8003c6a:	b901      	cbnz	r1, 8003c6e <__ascii_mbtowc+0x6>
 8003c6c:	a901      	add	r1, sp, #4
 8003c6e:	b142      	cbz	r2, 8003c82 <__ascii_mbtowc+0x1a>
 8003c70:	b14b      	cbz	r3, 8003c86 <__ascii_mbtowc+0x1e>
 8003c72:	7813      	ldrb	r3, [r2, #0]
 8003c74:	600b      	str	r3, [r1, #0]
 8003c76:	7812      	ldrb	r2, [r2, #0]
 8003c78:	1c10      	adds	r0, r2, #0
 8003c7a:	bf18      	it	ne
 8003c7c:	2001      	movne	r0, #1
 8003c7e:	b002      	add	sp, #8
 8003c80:	4770      	bx	lr
 8003c82:	4610      	mov	r0, r2
 8003c84:	e7fb      	b.n	8003c7e <__ascii_mbtowc+0x16>
 8003c86:	f06f 0001 	mvn.w	r0, #1
 8003c8a:	e7f8      	b.n	8003c7e <__ascii_mbtowc+0x16>

08003c8c <__malloc_lock>:
 8003c8c:	4770      	bx	lr

08003c8e <__malloc_unlock>:
 8003c8e:	4770      	bx	lr

08003c90 <__ssputs_r>:
 8003c90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c94:	688e      	ldr	r6, [r1, #8]
 8003c96:	429e      	cmp	r6, r3
 8003c98:	4682      	mov	sl, r0
 8003c9a:	460c      	mov	r4, r1
 8003c9c:	4691      	mov	r9, r2
 8003c9e:	4698      	mov	r8, r3
 8003ca0:	d835      	bhi.n	8003d0e <__ssputs_r+0x7e>
 8003ca2:	898a      	ldrh	r2, [r1, #12]
 8003ca4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003ca8:	d031      	beq.n	8003d0e <__ssputs_r+0x7e>
 8003caa:	6825      	ldr	r5, [r4, #0]
 8003cac:	6909      	ldr	r1, [r1, #16]
 8003cae:	1a6f      	subs	r7, r5, r1
 8003cb0:	6965      	ldr	r5, [r4, #20]
 8003cb2:	2302      	movs	r3, #2
 8003cb4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003cb8:	fb95 f5f3 	sdiv	r5, r5, r3
 8003cbc:	f108 0301 	add.w	r3, r8, #1
 8003cc0:	443b      	add	r3, r7
 8003cc2:	429d      	cmp	r5, r3
 8003cc4:	bf38      	it	cc
 8003cc6:	461d      	movcc	r5, r3
 8003cc8:	0553      	lsls	r3, r2, #21
 8003cca:	d531      	bpl.n	8003d30 <__ssputs_r+0xa0>
 8003ccc:	4629      	mov	r1, r5
 8003cce:	f7ff fb75 	bl	80033bc <_malloc_r>
 8003cd2:	4606      	mov	r6, r0
 8003cd4:	b950      	cbnz	r0, 8003cec <__ssputs_r+0x5c>
 8003cd6:	230c      	movs	r3, #12
 8003cd8:	f8ca 3000 	str.w	r3, [sl]
 8003cdc:	89a3      	ldrh	r3, [r4, #12]
 8003cde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ce2:	81a3      	strh	r3, [r4, #12]
 8003ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ce8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cec:	463a      	mov	r2, r7
 8003cee:	6921      	ldr	r1, [r4, #16]
 8003cf0:	f7ff fb02 	bl	80032f8 <memcpy>
 8003cf4:	89a3      	ldrh	r3, [r4, #12]
 8003cf6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003cfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cfe:	81a3      	strh	r3, [r4, #12]
 8003d00:	6126      	str	r6, [r4, #16]
 8003d02:	6165      	str	r5, [r4, #20]
 8003d04:	443e      	add	r6, r7
 8003d06:	1bed      	subs	r5, r5, r7
 8003d08:	6026      	str	r6, [r4, #0]
 8003d0a:	60a5      	str	r5, [r4, #8]
 8003d0c:	4646      	mov	r6, r8
 8003d0e:	4546      	cmp	r6, r8
 8003d10:	bf28      	it	cs
 8003d12:	4646      	movcs	r6, r8
 8003d14:	4632      	mov	r2, r6
 8003d16:	4649      	mov	r1, r9
 8003d18:	6820      	ldr	r0, [r4, #0]
 8003d1a:	f001 f821 	bl	8004d60 <memmove>
 8003d1e:	68a3      	ldr	r3, [r4, #8]
 8003d20:	1b9b      	subs	r3, r3, r6
 8003d22:	60a3      	str	r3, [r4, #8]
 8003d24:	6823      	ldr	r3, [r4, #0]
 8003d26:	441e      	add	r6, r3
 8003d28:	6026      	str	r6, [r4, #0]
 8003d2a:	2000      	movs	r0, #0
 8003d2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d30:	462a      	mov	r2, r5
 8003d32:	f001 f82f 	bl	8004d94 <_realloc_r>
 8003d36:	4606      	mov	r6, r0
 8003d38:	2800      	cmp	r0, #0
 8003d3a:	d1e1      	bne.n	8003d00 <__ssputs_r+0x70>
 8003d3c:	6921      	ldr	r1, [r4, #16]
 8003d3e:	4650      	mov	r0, sl
 8003d40:	f7ff faee 	bl	8003320 <_free_r>
 8003d44:	e7c7      	b.n	8003cd6 <__ssputs_r+0x46>
	...

08003d48 <_svfiprintf_r>:
 8003d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d4c:	b09d      	sub	sp, #116	; 0x74
 8003d4e:	4680      	mov	r8, r0
 8003d50:	9303      	str	r3, [sp, #12]
 8003d52:	898b      	ldrh	r3, [r1, #12]
 8003d54:	061c      	lsls	r4, r3, #24
 8003d56:	460d      	mov	r5, r1
 8003d58:	4616      	mov	r6, r2
 8003d5a:	d50f      	bpl.n	8003d7c <_svfiprintf_r+0x34>
 8003d5c:	690b      	ldr	r3, [r1, #16]
 8003d5e:	b96b      	cbnz	r3, 8003d7c <_svfiprintf_r+0x34>
 8003d60:	2140      	movs	r1, #64	; 0x40
 8003d62:	f7ff fb2b 	bl	80033bc <_malloc_r>
 8003d66:	6028      	str	r0, [r5, #0]
 8003d68:	6128      	str	r0, [r5, #16]
 8003d6a:	b928      	cbnz	r0, 8003d78 <_svfiprintf_r+0x30>
 8003d6c:	230c      	movs	r3, #12
 8003d6e:	f8c8 3000 	str.w	r3, [r8]
 8003d72:	f04f 30ff 	mov.w	r0, #4294967295
 8003d76:	e0c5      	b.n	8003f04 <_svfiprintf_r+0x1bc>
 8003d78:	2340      	movs	r3, #64	; 0x40
 8003d7a:	616b      	str	r3, [r5, #20]
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	9309      	str	r3, [sp, #36]	; 0x24
 8003d80:	2320      	movs	r3, #32
 8003d82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003d86:	2330      	movs	r3, #48	; 0x30
 8003d88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003d8c:	f04f 0b01 	mov.w	fp, #1
 8003d90:	4637      	mov	r7, r6
 8003d92:	463c      	mov	r4, r7
 8003d94:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d13c      	bne.n	8003e16 <_svfiprintf_r+0xce>
 8003d9c:	ebb7 0a06 	subs.w	sl, r7, r6
 8003da0:	d00b      	beq.n	8003dba <_svfiprintf_r+0x72>
 8003da2:	4653      	mov	r3, sl
 8003da4:	4632      	mov	r2, r6
 8003da6:	4629      	mov	r1, r5
 8003da8:	4640      	mov	r0, r8
 8003daa:	f7ff ff71 	bl	8003c90 <__ssputs_r>
 8003dae:	3001      	adds	r0, #1
 8003db0:	f000 80a3 	beq.w	8003efa <_svfiprintf_r+0x1b2>
 8003db4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003db6:	4453      	add	r3, sl
 8003db8:	9309      	str	r3, [sp, #36]	; 0x24
 8003dba:	783b      	ldrb	r3, [r7, #0]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	f000 809c 	beq.w	8003efa <_svfiprintf_r+0x1b2>
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	f04f 32ff 	mov.w	r2, #4294967295
 8003dc8:	9304      	str	r3, [sp, #16]
 8003dca:	9307      	str	r3, [sp, #28]
 8003dcc:	9205      	str	r2, [sp, #20]
 8003dce:	9306      	str	r3, [sp, #24]
 8003dd0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003dd4:	931a      	str	r3, [sp, #104]	; 0x68
 8003dd6:	2205      	movs	r2, #5
 8003dd8:	7821      	ldrb	r1, [r4, #0]
 8003dda:	4850      	ldr	r0, [pc, #320]	; (8003f1c <_svfiprintf_r+0x1d4>)
 8003ddc:	f7fc fa18 	bl	8000210 <memchr>
 8003de0:	1c67      	adds	r7, r4, #1
 8003de2:	9b04      	ldr	r3, [sp, #16]
 8003de4:	b9d8      	cbnz	r0, 8003e1e <_svfiprintf_r+0xd6>
 8003de6:	06d9      	lsls	r1, r3, #27
 8003de8:	bf44      	itt	mi
 8003dea:	2220      	movmi	r2, #32
 8003dec:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003df0:	071a      	lsls	r2, r3, #28
 8003df2:	bf44      	itt	mi
 8003df4:	222b      	movmi	r2, #43	; 0x2b
 8003df6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003dfa:	7822      	ldrb	r2, [r4, #0]
 8003dfc:	2a2a      	cmp	r2, #42	; 0x2a
 8003dfe:	d016      	beq.n	8003e2e <_svfiprintf_r+0xe6>
 8003e00:	9a07      	ldr	r2, [sp, #28]
 8003e02:	2100      	movs	r1, #0
 8003e04:	200a      	movs	r0, #10
 8003e06:	4627      	mov	r7, r4
 8003e08:	3401      	adds	r4, #1
 8003e0a:	783b      	ldrb	r3, [r7, #0]
 8003e0c:	3b30      	subs	r3, #48	; 0x30
 8003e0e:	2b09      	cmp	r3, #9
 8003e10:	d951      	bls.n	8003eb6 <_svfiprintf_r+0x16e>
 8003e12:	b1c9      	cbz	r1, 8003e48 <_svfiprintf_r+0x100>
 8003e14:	e011      	b.n	8003e3a <_svfiprintf_r+0xf2>
 8003e16:	2b25      	cmp	r3, #37	; 0x25
 8003e18:	d0c0      	beq.n	8003d9c <_svfiprintf_r+0x54>
 8003e1a:	4627      	mov	r7, r4
 8003e1c:	e7b9      	b.n	8003d92 <_svfiprintf_r+0x4a>
 8003e1e:	4a3f      	ldr	r2, [pc, #252]	; (8003f1c <_svfiprintf_r+0x1d4>)
 8003e20:	1a80      	subs	r0, r0, r2
 8003e22:	fa0b f000 	lsl.w	r0, fp, r0
 8003e26:	4318      	orrs	r0, r3
 8003e28:	9004      	str	r0, [sp, #16]
 8003e2a:	463c      	mov	r4, r7
 8003e2c:	e7d3      	b.n	8003dd6 <_svfiprintf_r+0x8e>
 8003e2e:	9a03      	ldr	r2, [sp, #12]
 8003e30:	1d11      	adds	r1, r2, #4
 8003e32:	6812      	ldr	r2, [r2, #0]
 8003e34:	9103      	str	r1, [sp, #12]
 8003e36:	2a00      	cmp	r2, #0
 8003e38:	db01      	blt.n	8003e3e <_svfiprintf_r+0xf6>
 8003e3a:	9207      	str	r2, [sp, #28]
 8003e3c:	e004      	b.n	8003e48 <_svfiprintf_r+0x100>
 8003e3e:	4252      	negs	r2, r2
 8003e40:	f043 0302 	orr.w	r3, r3, #2
 8003e44:	9207      	str	r2, [sp, #28]
 8003e46:	9304      	str	r3, [sp, #16]
 8003e48:	783b      	ldrb	r3, [r7, #0]
 8003e4a:	2b2e      	cmp	r3, #46	; 0x2e
 8003e4c:	d10e      	bne.n	8003e6c <_svfiprintf_r+0x124>
 8003e4e:	787b      	ldrb	r3, [r7, #1]
 8003e50:	2b2a      	cmp	r3, #42	; 0x2a
 8003e52:	f107 0101 	add.w	r1, r7, #1
 8003e56:	d132      	bne.n	8003ebe <_svfiprintf_r+0x176>
 8003e58:	9b03      	ldr	r3, [sp, #12]
 8003e5a:	1d1a      	adds	r2, r3, #4
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	9203      	str	r2, [sp, #12]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	bfb8      	it	lt
 8003e64:	f04f 33ff 	movlt.w	r3, #4294967295
 8003e68:	3702      	adds	r7, #2
 8003e6a:	9305      	str	r3, [sp, #20]
 8003e6c:	4c2c      	ldr	r4, [pc, #176]	; (8003f20 <_svfiprintf_r+0x1d8>)
 8003e6e:	7839      	ldrb	r1, [r7, #0]
 8003e70:	2203      	movs	r2, #3
 8003e72:	4620      	mov	r0, r4
 8003e74:	f7fc f9cc 	bl	8000210 <memchr>
 8003e78:	b138      	cbz	r0, 8003e8a <_svfiprintf_r+0x142>
 8003e7a:	2340      	movs	r3, #64	; 0x40
 8003e7c:	1b00      	subs	r0, r0, r4
 8003e7e:	fa03 f000 	lsl.w	r0, r3, r0
 8003e82:	9b04      	ldr	r3, [sp, #16]
 8003e84:	4303      	orrs	r3, r0
 8003e86:	9304      	str	r3, [sp, #16]
 8003e88:	3701      	adds	r7, #1
 8003e8a:	7839      	ldrb	r1, [r7, #0]
 8003e8c:	4825      	ldr	r0, [pc, #148]	; (8003f24 <_svfiprintf_r+0x1dc>)
 8003e8e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003e92:	2206      	movs	r2, #6
 8003e94:	1c7e      	adds	r6, r7, #1
 8003e96:	f7fc f9bb 	bl	8000210 <memchr>
 8003e9a:	2800      	cmp	r0, #0
 8003e9c:	d035      	beq.n	8003f0a <_svfiprintf_r+0x1c2>
 8003e9e:	4b22      	ldr	r3, [pc, #136]	; (8003f28 <_svfiprintf_r+0x1e0>)
 8003ea0:	b9fb      	cbnz	r3, 8003ee2 <_svfiprintf_r+0x19a>
 8003ea2:	9b03      	ldr	r3, [sp, #12]
 8003ea4:	3307      	adds	r3, #7
 8003ea6:	f023 0307 	bic.w	r3, r3, #7
 8003eaa:	3308      	adds	r3, #8
 8003eac:	9303      	str	r3, [sp, #12]
 8003eae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003eb0:	444b      	add	r3, r9
 8003eb2:	9309      	str	r3, [sp, #36]	; 0x24
 8003eb4:	e76c      	b.n	8003d90 <_svfiprintf_r+0x48>
 8003eb6:	fb00 3202 	mla	r2, r0, r2, r3
 8003eba:	2101      	movs	r1, #1
 8003ebc:	e7a3      	b.n	8003e06 <_svfiprintf_r+0xbe>
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	9305      	str	r3, [sp, #20]
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	240a      	movs	r4, #10
 8003ec6:	460f      	mov	r7, r1
 8003ec8:	3101      	adds	r1, #1
 8003eca:	783a      	ldrb	r2, [r7, #0]
 8003ecc:	3a30      	subs	r2, #48	; 0x30
 8003ece:	2a09      	cmp	r2, #9
 8003ed0:	d903      	bls.n	8003eda <_svfiprintf_r+0x192>
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d0ca      	beq.n	8003e6c <_svfiprintf_r+0x124>
 8003ed6:	9005      	str	r0, [sp, #20]
 8003ed8:	e7c8      	b.n	8003e6c <_svfiprintf_r+0x124>
 8003eda:	fb04 2000 	mla	r0, r4, r0, r2
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e7f1      	b.n	8003ec6 <_svfiprintf_r+0x17e>
 8003ee2:	ab03      	add	r3, sp, #12
 8003ee4:	9300      	str	r3, [sp, #0]
 8003ee6:	462a      	mov	r2, r5
 8003ee8:	4b10      	ldr	r3, [pc, #64]	; (8003f2c <_svfiprintf_r+0x1e4>)
 8003eea:	a904      	add	r1, sp, #16
 8003eec:	4640      	mov	r0, r8
 8003eee:	f3af 8000 	nop.w
 8003ef2:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003ef6:	4681      	mov	r9, r0
 8003ef8:	d1d9      	bne.n	8003eae <_svfiprintf_r+0x166>
 8003efa:	89ab      	ldrh	r3, [r5, #12]
 8003efc:	065b      	lsls	r3, r3, #25
 8003efe:	f53f af38 	bmi.w	8003d72 <_svfiprintf_r+0x2a>
 8003f02:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003f04:	b01d      	add	sp, #116	; 0x74
 8003f06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f0a:	ab03      	add	r3, sp, #12
 8003f0c:	9300      	str	r3, [sp, #0]
 8003f0e:	462a      	mov	r2, r5
 8003f10:	4b06      	ldr	r3, [pc, #24]	; (8003f2c <_svfiprintf_r+0x1e4>)
 8003f12:	a904      	add	r1, sp, #16
 8003f14:	4640      	mov	r0, r8
 8003f16:	f000 fb6f 	bl	80045f8 <_printf_i>
 8003f1a:	e7ea      	b.n	8003ef2 <_svfiprintf_r+0x1aa>
 8003f1c:	08006b26 	.word	0x08006b26
 8003f20:	08006b2c 	.word	0x08006b2c
 8003f24:	08006b30 	.word	0x08006b30
 8003f28:	00000000 	.word	0x00000000
 8003f2c:	08003c91 	.word	0x08003c91

08003f30 <_sungetc_r>:
 8003f30:	b538      	push	{r3, r4, r5, lr}
 8003f32:	1c4b      	adds	r3, r1, #1
 8003f34:	4614      	mov	r4, r2
 8003f36:	d103      	bne.n	8003f40 <_sungetc_r+0x10>
 8003f38:	f04f 35ff 	mov.w	r5, #4294967295
 8003f3c:	4628      	mov	r0, r5
 8003f3e:	bd38      	pop	{r3, r4, r5, pc}
 8003f40:	8993      	ldrh	r3, [r2, #12]
 8003f42:	f023 0320 	bic.w	r3, r3, #32
 8003f46:	8193      	strh	r3, [r2, #12]
 8003f48:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8003f4a:	6852      	ldr	r2, [r2, #4]
 8003f4c:	b2cd      	uxtb	r5, r1
 8003f4e:	b18b      	cbz	r3, 8003f74 <_sungetc_r+0x44>
 8003f50:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003f52:	429a      	cmp	r2, r3
 8003f54:	da08      	bge.n	8003f68 <_sungetc_r+0x38>
 8003f56:	6823      	ldr	r3, [r4, #0]
 8003f58:	1e5a      	subs	r2, r3, #1
 8003f5a:	6022      	str	r2, [r4, #0]
 8003f5c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8003f60:	6863      	ldr	r3, [r4, #4]
 8003f62:	3301      	adds	r3, #1
 8003f64:	6063      	str	r3, [r4, #4]
 8003f66:	e7e9      	b.n	8003f3c <_sungetc_r+0xc>
 8003f68:	4621      	mov	r1, r4
 8003f6a:	f000 fe8f 	bl	8004c8c <__submore>
 8003f6e:	2800      	cmp	r0, #0
 8003f70:	d0f1      	beq.n	8003f56 <_sungetc_r+0x26>
 8003f72:	e7e1      	b.n	8003f38 <_sungetc_r+0x8>
 8003f74:	6921      	ldr	r1, [r4, #16]
 8003f76:	6823      	ldr	r3, [r4, #0]
 8003f78:	b151      	cbz	r1, 8003f90 <_sungetc_r+0x60>
 8003f7a:	4299      	cmp	r1, r3
 8003f7c:	d208      	bcs.n	8003f90 <_sungetc_r+0x60>
 8003f7e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8003f82:	428d      	cmp	r5, r1
 8003f84:	d104      	bne.n	8003f90 <_sungetc_r+0x60>
 8003f86:	3b01      	subs	r3, #1
 8003f88:	3201      	adds	r2, #1
 8003f8a:	6023      	str	r3, [r4, #0]
 8003f8c:	6062      	str	r2, [r4, #4]
 8003f8e:	e7d5      	b.n	8003f3c <_sungetc_r+0xc>
 8003f90:	63e3      	str	r3, [r4, #60]	; 0x3c
 8003f92:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003f96:	6363      	str	r3, [r4, #52]	; 0x34
 8003f98:	2303      	movs	r3, #3
 8003f9a:	63a3      	str	r3, [r4, #56]	; 0x38
 8003f9c:	4623      	mov	r3, r4
 8003f9e:	6422      	str	r2, [r4, #64]	; 0x40
 8003fa0:	f803 5f46 	strb.w	r5, [r3, #70]!
 8003fa4:	6023      	str	r3, [r4, #0]
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e7dc      	b.n	8003f64 <_sungetc_r+0x34>

08003faa <__ssrefill_r>:
 8003faa:	b510      	push	{r4, lr}
 8003fac:	460c      	mov	r4, r1
 8003fae:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8003fb0:	b169      	cbz	r1, 8003fce <__ssrefill_r+0x24>
 8003fb2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003fb6:	4299      	cmp	r1, r3
 8003fb8:	d001      	beq.n	8003fbe <__ssrefill_r+0x14>
 8003fba:	f7ff f9b1 	bl	8003320 <_free_r>
 8003fbe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003fc0:	6063      	str	r3, [r4, #4]
 8003fc2:	2000      	movs	r0, #0
 8003fc4:	6360      	str	r0, [r4, #52]	; 0x34
 8003fc6:	b113      	cbz	r3, 8003fce <__ssrefill_r+0x24>
 8003fc8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003fca:	6023      	str	r3, [r4, #0]
 8003fcc:	bd10      	pop	{r4, pc}
 8003fce:	6923      	ldr	r3, [r4, #16]
 8003fd0:	6023      	str	r3, [r4, #0]
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	6063      	str	r3, [r4, #4]
 8003fd6:	89a3      	ldrh	r3, [r4, #12]
 8003fd8:	f043 0320 	orr.w	r3, r3, #32
 8003fdc:	81a3      	strh	r3, [r4, #12]
 8003fde:	f04f 30ff 	mov.w	r0, #4294967295
 8003fe2:	bd10      	pop	{r4, pc}

08003fe4 <__ssvfiscanf_r>:
 8003fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fe8:	f5ad 7d25 	sub.w	sp, sp, #660	; 0x294
 8003fec:	f10d 080c 	add.w	r8, sp, #12
 8003ff0:	9301      	str	r3, [sp, #4]
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	9346      	str	r3, [sp, #280]	; 0x118
 8003ff6:	9347      	str	r3, [sp, #284]	; 0x11c
 8003ff8:	4ba0      	ldr	r3, [pc, #640]	; (800427c <__ssvfiscanf_r+0x298>)
 8003ffa:	93a2      	str	r3, [sp, #648]	; 0x288
 8003ffc:	f8df 9284 	ldr.w	r9, [pc, #644]	; 8004284 <__ssvfiscanf_r+0x2a0>
 8004000:	4b9f      	ldr	r3, [pc, #636]	; (8004280 <__ssvfiscanf_r+0x29c>)
 8004002:	f8cd 8120 	str.w	r8, [sp, #288]	; 0x120
 8004006:	4606      	mov	r6, r0
 8004008:	460c      	mov	r4, r1
 800400a:	93a3      	str	r3, [sp, #652]	; 0x28c
 800400c:	4692      	mov	sl, r2
 800400e:	270a      	movs	r7, #10
 8004010:	f89a 3000 	ldrb.w	r3, [sl]
 8004014:	2b00      	cmp	r3, #0
 8004016:	f000 812f 	beq.w	8004278 <__ssvfiscanf_r+0x294>
 800401a:	f7ff fd99 	bl	8003b50 <__locale_ctype_ptr>
 800401e:	f89a b000 	ldrb.w	fp, [sl]
 8004022:	4458      	add	r0, fp
 8004024:	7843      	ldrb	r3, [r0, #1]
 8004026:	f013 0308 	ands.w	r3, r3, #8
 800402a:	d143      	bne.n	80040b4 <__ssvfiscanf_r+0xd0>
 800402c:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8004030:	f10a 0501 	add.w	r5, sl, #1
 8004034:	f040 8099 	bne.w	800416a <__ssvfiscanf_r+0x186>
 8004038:	9345      	str	r3, [sp, #276]	; 0x114
 800403a:	9343      	str	r3, [sp, #268]	; 0x10c
 800403c:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8004040:	2b2a      	cmp	r3, #42	; 0x2a
 8004042:	d103      	bne.n	800404c <__ssvfiscanf_r+0x68>
 8004044:	2310      	movs	r3, #16
 8004046:	9343      	str	r3, [sp, #268]	; 0x10c
 8004048:	f10a 0502 	add.w	r5, sl, #2
 800404c:	7829      	ldrb	r1, [r5, #0]
 800404e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8004052:	2a09      	cmp	r2, #9
 8004054:	46aa      	mov	sl, r5
 8004056:	f105 0501 	add.w	r5, r5, #1
 800405a:	d941      	bls.n	80040e0 <__ssvfiscanf_r+0xfc>
 800405c:	2203      	movs	r2, #3
 800405e:	4889      	ldr	r0, [pc, #548]	; (8004284 <__ssvfiscanf_r+0x2a0>)
 8004060:	f7fc f8d6 	bl	8000210 <memchr>
 8004064:	b138      	cbz	r0, 8004076 <__ssvfiscanf_r+0x92>
 8004066:	eba0 0309 	sub.w	r3, r0, r9
 800406a:	2001      	movs	r0, #1
 800406c:	4098      	lsls	r0, r3
 800406e:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8004070:	4318      	orrs	r0, r3
 8004072:	9043      	str	r0, [sp, #268]	; 0x10c
 8004074:	46aa      	mov	sl, r5
 8004076:	f89a 3000 	ldrb.w	r3, [sl]
 800407a:	2b67      	cmp	r3, #103	; 0x67
 800407c:	f10a 0501 	add.w	r5, sl, #1
 8004080:	d84a      	bhi.n	8004118 <__ssvfiscanf_r+0x134>
 8004082:	2b65      	cmp	r3, #101	; 0x65
 8004084:	f080 80b7 	bcs.w	80041f6 <__ssvfiscanf_r+0x212>
 8004088:	2b47      	cmp	r3, #71	; 0x47
 800408a:	d82f      	bhi.n	80040ec <__ssvfiscanf_r+0x108>
 800408c:	2b45      	cmp	r3, #69	; 0x45
 800408e:	f080 80b2 	bcs.w	80041f6 <__ssvfiscanf_r+0x212>
 8004092:	2b00      	cmp	r3, #0
 8004094:	f000 8082 	beq.w	800419c <__ssvfiscanf_r+0x1b8>
 8004098:	2b25      	cmp	r3, #37	; 0x25
 800409a:	d066      	beq.n	800416a <__ssvfiscanf_r+0x186>
 800409c:	2303      	movs	r3, #3
 800409e:	9349      	str	r3, [sp, #292]	; 0x124
 80040a0:	9744      	str	r7, [sp, #272]	; 0x110
 80040a2:	e045      	b.n	8004130 <__ssvfiscanf_r+0x14c>
 80040a4:	9947      	ldr	r1, [sp, #284]	; 0x11c
 80040a6:	3101      	adds	r1, #1
 80040a8:	9147      	str	r1, [sp, #284]	; 0x11c
 80040aa:	6861      	ldr	r1, [r4, #4]
 80040ac:	3301      	adds	r3, #1
 80040ae:	3901      	subs	r1, #1
 80040b0:	6061      	str	r1, [r4, #4]
 80040b2:	6023      	str	r3, [r4, #0]
 80040b4:	6863      	ldr	r3, [r4, #4]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	dd0b      	ble.n	80040d2 <__ssvfiscanf_r+0xee>
 80040ba:	f7ff fd49 	bl	8003b50 <__locale_ctype_ptr>
 80040be:	6823      	ldr	r3, [r4, #0]
 80040c0:	7819      	ldrb	r1, [r3, #0]
 80040c2:	4408      	add	r0, r1
 80040c4:	7841      	ldrb	r1, [r0, #1]
 80040c6:	070d      	lsls	r5, r1, #28
 80040c8:	d4ec      	bmi.n	80040a4 <__ssvfiscanf_r+0xc0>
 80040ca:	f10a 0501 	add.w	r5, sl, #1
 80040ce:	46aa      	mov	sl, r5
 80040d0:	e79e      	b.n	8004010 <__ssvfiscanf_r+0x2c>
 80040d2:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80040d4:	4621      	mov	r1, r4
 80040d6:	4630      	mov	r0, r6
 80040d8:	4798      	blx	r3
 80040da:	2800      	cmp	r0, #0
 80040dc:	d0ed      	beq.n	80040ba <__ssvfiscanf_r+0xd6>
 80040de:	e7f4      	b.n	80040ca <__ssvfiscanf_r+0xe6>
 80040e0:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80040e2:	fb07 1303 	mla	r3, r7, r3, r1
 80040e6:	3b30      	subs	r3, #48	; 0x30
 80040e8:	9345      	str	r3, [sp, #276]	; 0x114
 80040ea:	e7af      	b.n	800404c <__ssvfiscanf_r+0x68>
 80040ec:	2b5b      	cmp	r3, #91	; 0x5b
 80040ee:	d061      	beq.n	80041b4 <__ssvfiscanf_r+0x1d0>
 80040f0:	d80c      	bhi.n	800410c <__ssvfiscanf_r+0x128>
 80040f2:	2b58      	cmp	r3, #88	; 0x58
 80040f4:	d1d2      	bne.n	800409c <__ssvfiscanf_r+0xb8>
 80040f6:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 80040f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040fc:	9243      	str	r2, [sp, #268]	; 0x10c
 80040fe:	2210      	movs	r2, #16
 8004100:	9244      	str	r2, [sp, #272]	; 0x110
 8004102:	2b6f      	cmp	r3, #111	; 0x6f
 8004104:	bfb4      	ite	lt
 8004106:	2303      	movlt	r3, #3
 8004108:	2304      	movge	r3, #4
 800410a:	e010      	b.n	800412e <__ssvfiscanf_r+0x14a>
 800410c:	2b63      	cmp	r3, #99	; 0x63
 800410e:	d05c      	beq.n	80041ca <__ssvfiscanf_r+0x1e6>
 8004110:	2b64      	cmp	r3, #100	; 0x64
 8004112:	d1c3      	bne.n	800409c <__ssvfiscanf_r+0xb8>
 8004114:	9744      	str	r7, [sp, #272]	; 0x110
 8004116:	e7f4      	b.n	8004102 <__ssvfiscanf_r+0x11e>
 8004118:	2b70      	cmp	r3, #112	; 0x70
 800411a:	d042      	beq.n	80041a2 <__ssvfiscanf_r+0x1be>
 800411c:	d81d      	bhi.n	800415a <__ssvfiscanf_r+0x176>
 800411e:	2b6e      	cmp	r3, #110	; 0x6e
 8004120:	d059      	beq.n	80041d6 <__ssvfiscanf_r+0x1f2>
 8004122:	d843      	bhi.n	80041ac <__ssvfiscanf_r+0x1c8>
 8004124:	2b69      	cmp	r3, #105	; 0x69
 8004126:	d1b9      	bne.n	800409c <__ssvfiscanf_r+0xb8>
 8004128:	2300      	movs	r3, #0
 800412a:	9344      	str	r3, [sp, #272]	; 0x110
 800412c:	2303      	movs	r3, #3
 800412e:	9349      	str	r3, [sp, #292]	; 0x124
 8004130:	6863      	ldr	r3, [r4, #4]
 8004132:	2b00      	cmp	r3, #0
 8004134:	dd61      	ble.n	80041fa <__ssvfiscanf_r+0x216>
 8004136:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8004138:	0659      	lsls	r1, r3, #25
 800413a:	d56f      	bpl.n	800421c <__ssvfiscanf_r+0x238>
 800413c:	9b49      	ldr	r3, [sp, #292]	; 0x124
 800413e:	2b02      	cmp	r3, #2
 8004140:	dc7c      	bgt.n	800423c <__ssvfiscanf_r+0x258>
 8004142:	ab01      	add	r3, sp, #4
 8004144:	4622      	mov	r2, r4
 8004146:	a943      	add	r1, sp, #268	; 0x10c
 8004148:	4630      	mov	r0, r6
 800414a:	f000 fb75 	bl	8004838 <_scanf_chars>
 800414e:	2801      	cmp	r0, #1
 8004150:	f000 8092 	beq.w	8004278 <__ssvfiscanf_r+0x294>
 8004154:	2802      	cmp	r0, #2
 8004156:	d1ba      	bne.n	80040ce <__ssvfiscanf_r+0xea>
 8004158:	e01d      	b.n	8004196 <__ssvfiscanf_r+0x1b2>
 800415a:	2b75      	cmp	r3, #117	; 0x75
 800415c:	d0da      	beq.n	8004114 <__ssvfiscanf_r+0x130>
 800415e:	2b78      	cmp	r3, #120	; 0x78
 8004160:	d0c9      	beq.n	80040f6 <__ssvfiscanf_r+0x112>
 8004162:	2b73      	cmp	r3, #115	; 0x73
 8004164:	d19a      	bne.n	800409c <__ssvfiscanf_r+0xb8>
 8004166:	2302      	movs	r3, #2
 8004168:	e7e1      	b.n	800412e <__ssvfiscanf_r+0x14a>
 800416a:	6863      	ldr	r3, [r4, #4]
 800416c:	2b00      	cmp	r3, #0
 800416e:	dd0c      	ble.n	800418a <__ssvfiscanf_r+0x1a6>
 8004170:	6823      	ldr	r3, [r4, #0]
 8004172:	781a      	ldrb	r2, [r3, #0]
 8004174:	4593      	cmp	fp, r2
 8004176:	d17f      	bne.n	8004278 <__ssvfiscanf_r+0x294>
 8004178:	3301      	adds	r3, #1
 800417a:	6862      	ldr	r2, [r4, #4]
 800417c:	6023      	str	r3, [r4, #0]
 800417e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8004180:	3a01      	subs	r2, #1
 8004182:	3301      	adds	r3, #1
 8004184:	6062      	str	r2, [r4, #4]
 8004186:	9347      	str	r3, [sp, #284]	; 0x11c
 8004188:	e7a1      	b.n	80040ce <__ssvfiscanf_r+0xea>
 800418a:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800418c:	4621      	mov	r1, r4
 800418e:	4630      	mov	r0, r6
 8004190:	4798      	blx	r3
 8004192:	2800      	cmp	r0, #0
 8004194:	d0ec      	beq.n	8004170 <__ssvfiscanf_r+0x18c>
 8004196:	9846      	ldr	r0, [sp, #280]	; 0x118
 8004198:	2800      	cmp	r0, #0
 800419a:	d163      	bne.n	8004264 <__ssvfiscanf_r+0x280>
 800419c:	f04f 30ff 	mov.w	r0, #4294967295
 80041a0:	e066      	b.n	8004270 <__ssvfiscanf_r+0x28c>
 80041a2:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 80041a4:	f042 0220 	orr.w	r2, r2, #32
 80041a8:	9243      	str	r2, [sp, #268]	; 0x10c
 80041aa:	e7a4      	b.n	80040f6 <__ssvfiscanf_r+0x112>
 80041ac:	2308      	movs	r3, #8
 80041ae:	9344      	str	r3, [sp, #272]	; 0x110
 80041b0:	2304      	movs	r3, #4
 80041b2:	e7bc      	b.n	800412e <__ssvfiscanf_r+0x14a>
 80041b4:	4629      	mov	r1, r5
 80041b6:	4640      	mov	r0, r8
 80041b8:	f000 fca8 	bl	8004b0c <__sccl>
 80041bc:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80041be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041c2:	9343      	str	r3, [sp, #268]	; 0x10c
 80041c4:	4605      	mov	r5, r0
 80041c6:	2301      	movs	r3, #1
 80041c8:	e7b1      	b.n	800412e <__ssvfiscanf_r+0x14a>
 80041ca:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80041cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041d0:	9343      	str	r3, [sp, #268]	; 0x10c
 80041d2:	2300      	movs	r3, #0
 80041d4:	e7ab      	b.n	800412e <__ssvfiscanf_r+0x14a>
 80041d6:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 80041d8:	06d0      	lsls	r0, r2, #27
 80041da:	f53f af78 	bmi.w	80040ce <__ssvfiscanf_r+0xea>
 80041de:	f012 0f01 	tst.w	r2, #1
 80041e2:	9a01      	ldr	r2, [sp, #4]
 80041e4:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80041e6:	f102 0104 	add.w	r1, r2, #4
 80041ea:	9101      	str	r1, [sp, #4]
 80041ec:	6812      	ldr	r2, [r2, #0]
 80041ee:	bf14      	ite	ne
 80041f0:	8013      	strhne	r3, [r2, #0]
 80041f2:	6013      	streq	r3, [r2, #0]
 80041f4:	e76b      	b.n	80040ce <__ssvfiscanf_r+0xea>
 80041f6:	2305      	movs	r3, #5
 80041f8:	e799      	b.n	800412e <__ssvfiscanf_r+0x14a>
 80041fa:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80041fc:	4621      	mov	r1, r4
 80041fe:	4630      	mov	r0, r6
 8004200:	4798      	blx	r3
 8004202:	2800      	cmp	r0, #0
 8004204:	d097      	beq.n	8004136 <__ssvfiscanf_r+0x152>
 8004206:	e7c6      	b.n	8004196 <__ssvfiscanf_r+0x1b2>
 8004208:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 800420a:	3201      	adds	r2, #1
 800420c:	9247      	str	r2, [sp, #284]	; 0x11c
 800420e:	6862      	ldr	r2, [r4, #4]
 8004210:	3a01      	subs	r2, #1
 8004212:	2a00      	cmp	r2, #0
 8004214:	6062      	str	r2, [r4, #4]
 8004216:	dd0a      	ble.n	800422e <__ssvfiscanf_r+0x24a>
 8004218:	3301      	adds	r3, #1
 800421a:	6023      	str	r3, [r4, #0]
 800421c:	f7ff fc98 	bl	8003b50 <__locale_ctype_ptr>
 8004220:	6823      	ldr	r3, [r4, #0]
 8004222:	781a      	ldrb	r2, [r3, #0]
 8004224:	4410      	add	r0, r2
 8004226:	7842      	ldrb	r2, [r0, #1]
 8004228:	0712      	lsls	r2, r2, #28
 800422a:	d4ed      	bmi.n	8004208 <__ssvfiscanf_r+0x224>
 800422c:	e786      	b.n	800413c <__ssvfiscanf_r+0x158>
 800422e:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8004230:	4621      	mov	r1, r4
 8004232:	4630      	mov	r0, r6
 8004234:	4798      	blx	r3
 8004236:	2800      	cmp	r0, #0
 8004238:	d0f0      	beq.n	800421c <__ssvfiscanf_r+0x238>
 800423a:	e7ac      	b.n	8004196 <__ssvfiscanf_r+0x1b2>
 800423c:	2b04      	cmp	r3, #4
 800423e:	dc06      	bgt.n	800424e <__ssvfiscanf_r+0x26a>
 8004240:	ab01      	add	r3, sp, #4
 8004242:	4622      	mov	r2, r4
 8004244:	a943      	add	r1, sp, #268	; 0x10c
 8004246:	4630      	mov	r0, r6
 8004248:	f000 fb5a 	bl	8004900 <_scanf_i>
 800424c:	e77f      	b.n	800414e <__ssvfiscanf_r+0x16a>
 800424e:	4b0e      	ldr	r3, [pc, #56]	; (8004288 <__ssvfiscanf_r+0x2a4>)
 8004250:	2b00      	cmp	r3, #0
 8004252:	f43f af3c 	beq.w	80040ce <__ssvfiscanf_r+0xea>
 8004256:	ab01      	add	r3, sp, #4
 8004258:	4622      	mov	r2, r4
 800425a:	a943      	add	r1, sp, #268	; 0x10c
 800425c:	4630      	mov	r0, r6
 800425e:	f3af 8000 	nop.w
 8004262:	e774      	b.n	800414e <__ssvfiscanf_r+0x16a>
 8004264:	89a3      	ldrh	r3, [r4, #12]
 8004266:	f013 0f40 	tst.w	r3, #64	; 0x40
 800426a:	bf18      	it	ne
 800426c:	f04f 30ff 	movne.w	r0, #4294967295
 8004270:	f50d 7d25 	add.w	sp, sp, #660	; 0x294
 8004274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004278:	9846      	ldr	r0, [sp, #280]	; 0x118
 800427a:	e7f9      	b.n	8004270 <__ssvfiscanf_r+0x28c>
 800427c:	08003f31 	.word	0x08003f31
 8004280:	08003fab 	.word	0x08003fab
 8004284:	08006b2c 	.word	0x08006b2c
 8004288:	00000000 	.word	0x00000000

0800428c <__sfputc_r>:
 800428c:	6893      	ldr	r3, [r2, #8]
 800428e:	3b01      	subs	r3, #1
 8004290:	2b00      	cmp	r3, #0
 8004292:	b410      	push	{r4}
 8004294:	6093      	str	r3, [r2, #8]
 8004296:	da09      	bge.n	80042ac <__sfputc_r+0x20>
 8004298:	6994      	ldr	r4, [r2, #24]
 800429a:	42a3      	cmp	r3, r4
 800429c:	db02      	blt.n	80042a4 <__sfputc_r+0x18>
 800429e:	b2cb      	uxtb	r3, r1
 80042a0:	2b0a      	cmp	r3, #10
 80042a2:	d103      	bne.n	80042ac <__sfputc_r+0x20>
 80042a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042a8:	f7ff bb6c 	b.w	8003984 <__swbuf_r>
 80042ac:	6813      	ldr	r3, [r2, #0]
 80042ae:	1c58      	adds	r0, r3, #1
 80042b0:	6010      	str	r0, [r2, #0]
 80042b2:	7019      	strb	r1, [r3, #0]
 80042b4:	b2c8      	uxtb	r0, r1
 80042b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042ba:	4770      	bx	lr

080042bc <__sfputs_r>:
 80042bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042be:	4606      	mov	r6, r0
 80042c0:	460f      	mov	r7, r1
 80042c2:	4614      	mov	r4, r2
 80042c4:	18d5      	adds	r5, r2, r3
 80042c6:	42ac      	cmp	r4, r5
 80042c8:	d101      	bne.n	80042ce <__sfputs_r+0x12>
 80042ca:	2000      	movs	r0, #0
 80042cc:	e007      	b.n	80042de <__sfputs_r+0x22>
 80042ce:	463a      	mov	r2, r7
 80042d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042d4:	4630      	mov	r0, r6
 80042d6:	f7ff ffd9 	bl	800428c <__sfputc_r>
 80042da:	1c43      	adds	r3, r0, #1
 80042dc:	d1f3      	bne.n	80042c6 <__sfputs_r+0xa>
 80042de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080042e0 <_vfiprintf_r>:
 80042e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042e4:	b09d      	sub	sp, #116	; 0x74
 80042e6:	460c      	mov	r4, r1
 80042e8:	4617      	mov	r7, r2
 80042ea:	9303      	str	r3, [sp, #12]
 80042ec:	4606      	mov	r6, r0
 80042ee:	b118      	cbz	r0, 80042f8 <_vfiprintf_r+0x18>
 80042f0:	6983      	ldr	r3, [r0, #24]
 80042f2:	b90b      	cbnz	r3, 80042f8 <_vfiprintf_r+0x18>
 80042f4:	f7fe ff52 	bl	800319c <__sinit>
 80042f8:	4b7c      	ldr	r3, [pc, #496]	; (80044ec <_vfiprintf_r+0x20c>)
 80042fa:	429c      	cmp	r4, r3
 80042fc:	d157      	bne.n	80043ae <_vfiprintf_r+0xce>
 80042fe:	6874      	ldr	r4, [r6, #4]
 8004300:	89a3      	ldrh	r3, [r4, #12]
 8004302:	0718      	lsls	r0, r3, #28
 8004304:	d55d      	bpl.n	80043c2 <_vfiprintf_r+0xe2>
 8004306:	6923      	ldr	r3, [r4, #16]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d05a      	beq.n	80043c2 <_vfiprintf_r+0xe2>
 800430c:	2300      	movs	r3, #0
 800430e:	9309      	str	r3, [sp, #36]	; 0x24
 8004310:	2320      	movs	r3, #32
 8004312:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004316:	2330      	movs	r3, #48	; 0x30
 8004318:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800431c:	f04f 0b01 	mov.w	fp, #1
 8004320:	46b8      	mov	r8, r7
 8004322:	4645      	mov	r5, r8
 8004324:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004328:	2b00      	cmp	r3, #0
 800432a:	d155      	bne.n	80043d8 <_vfiprintf_r+0xf8>
 800432c:	ebb8 0a07 	subs.w	sl, r8, r7
 8004330:	d00b      	beq.n	800434a <_vfiprintf_r+0x6a>
 8004332:	4653      	mov	r3, sl
 8004334:	463a      	mov	r2, r7
 8004336:	4621      	mov	r1, r4
 8004338:	4630      	mov	r0, r6
 800433a:	f7ff ffbf 	bl	80042bc <__sfputs_r>
 800433e:	3001      	adds	r0, #1
 8004340:	f000 80c4 	beq.w	80044cc <_vfiprintf_r+0x1ec>
 8004344:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004346:	4453      	add	r3, sl
 8004348:	9309      	str	r3, [sp, #36]	; 0x24
 800434a:	f898 3000 	ldrb.w	r3, [r8]
 800434e:	2b00      	cmp	r3, #0
 8004350:	f000 80bc 	beq.w	80044cc <_vfiprintf_r+0x1ec>
 8004354:	2300      	movs	r3, #0
 8004356:	f04f 32ff 	mov.w	r2, #4294967295
 800435a:	9304      	str	r3, [sp, #16]
 800435c:	9307      	str	r3, [sp, #28]
 800435e:	9205      	str	r2, [sp, #20]
 8004360:	9306      	str	r3, [sp, #24]
 8004362:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004366:	931a      	str	r3, [sp, #104]	; 0x68
 8004368:	2205      	movs	r2, #5
 800436a:	7829      	ldrb	r1, [r5, #0]
 800436c:	4860      	ldr	r0, [pc, #384]	; (80044f0 <_vfiprintf_r+0x210>)
 800436e:	f7fb ff4f 	bl	8000210 <memchr>
 8004372:	f105 0801 	add.w	r8, r5, #1
 8004376:	9b04      	ldr	r3, [sp, #16]
 8004378:	2800      	cmp	r0, #0
 800437a:	d131      	bne.n	80043e0 <_vfiprintf_r+0x100>
 800437c:	06d9      	lsls	r1, r3, #27
 800437e:	bf44      	itt	mi
 8004380:	2220      	movmi	r2, #32
 8004382:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004386:	071a      	lsls	r2, r3, #28
 8004388:	bf44      	itt	mi
 800438a:	222b      	movmi	r2, #43	; 0x2b
 800438c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004390:	782a      	ldrb	r2, [r5, #0]
 8004392:	2a2a      	cmp	r2, #42	; 0x2a
 8004394:	d02c      	beq.n	80043f0 <_vfiprintf_r+0x110>
 8004396:	9a07      	ldr	r2, [sp, #28]
 8004398:	2100      	movs	r1, #0
 800439a:	200a      	movs	r0, #10
 800439c:	46a8      	mov	r8, r5
 800439e:	3501      	adds	r5, #1
 80043a0:	f898 3000 	ldrb.w	r3, [r8]
 80043a4:	3b30      	subs	r3, #48	; 0x30
 80043a6:	2b09      	cmp	r3, #9
 80043a8:	d96d      	bls.n	8004486 <_vfiprintf_r+0x1a6>
 80043aa:	b371      	cbz	r1, 800440a <_vfiprintf_r+0x12a>
 80043ac:	e026      	b.n	80043fc <_vfiprintf_r+0x11c>
 80043ae:	4b51      	ldr	r3, [pc, #324]	; (80044f4 <_vfiprintf_r+0x214>)
 80043b0:	429c      	cmp	r4, r3
 80043b2:	d101      	bne.n	80043b8 <_vfiprintf_r+0xd8>
 80043b4:	68b4      	ldr	r4, [r6, #8]
 80043b6:	e7a3      	b.n	8004300 <_vfiprintf_r+0x20>
 80043b8:	4b4f      	ldr	r3, [pc, #316]	; (80044f8 <_vfiprintf_r+0x218>)
 80043ba:	429c      	cmp	r4, r3
 80043bc:	bf08      	it	eq
 80043be:	68f4      	ldreq	r4, [r6, #12]
 80043c0:	e79e      	b.n	8004300 <_vfiprintf_r+0x20>
 80043c2:	4621      	mov	r1, r4
 80043c4:	4630      	mov	r0, r6
 80043c6:	f7ff fb41 	bl	8003a4c <__swsetup_r>
 80043ca:	2800      	cmp	r0, #0
 80043cc:	d09e      	beq.n	800430c <_vfiprintf_r+0x2c>
 80043ce:	f04f 30ff 	mov.w	r0, #4294967295
 80043d2:	b01d      	add	sp, #116	; 0x74
 80043d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043d8:	2b25      	cmp	r3, #37	; 0x25
 80043da:	d0a7      	beq.n	800432c <_vfiprintf_r+0x4c>
 80043dc:	46a8      	mov	r8, r5
 80043de:	e7a0      	b.n	8004322 <_vfiprintf_r+0x42>
 80043e0:	4a43      	ldr	r2, [pc, #268]	; (80044f0 <_vfiprintf_r+0x210>)
 80043e2:	1a80      	subs	r0, r0, r2
 80043e4:	fa0b f000 	lsl.w	r0, fp, r0
 80043e8:	4318      	orrs	r0, r3
 80043ea:	9004      	str	r0, [sp, #16]
 80043ec:	4645      	mov	r5, r8
 80043ee:	e7bb      	b.n	8004368 <_vfiprintf_r+0x88>
 80043f0:	9a03      	ldr	r2, [sp, #12]
 80043f2:	1d11      	adds	r1, r2, #4
 80043f4:	6812      	ldr	r2, [r2, #0]
 80043f6:	9103      	str	r1, [sp, #12]
 80043f8:	2a00      	cmp	r2, #0
 80043fa:	db01      	blt.n	8004400 <_vfiprintf_r+0x120>
 80043fc:	9207      	str	r2, [sp, #28]
 80043fe:	e004      	b.n	800440a <_vfiprintf_r+0x12a>
 8004400:	4252      	negs	r2, r2
 8004402:	f043 0302 	orr.w	r3, r3, #2
 8004406:	9207      	str	r2, [sp, #28]
 8004408:	9304      	str	r3, [sp, #16]
 800440a:	f898 3000 	ldrb.w	r3, [r8]
 800440e:	2b2e      	cmp	r3, #46	; 0x2e
 8004410:	d110      	bne.n	8004434 <_vfiprintf_r+0x154>
 8004412:	f898 3001 	ldrb.w	r3, [r8, #1]
 8004416:	2b2a      	cmp	r3, #42	; 0x2a
 8004418:	f108 0101 	add.w	r1, r8, #1
 800441c:	d137      	bne.n	800448e <_vfiprintf_r+0x1ae>
 800441e:	9b03      	ldr	r3, [sp, #12]
 8004420:	1d1a      	adds	r2, r3, #4
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	9203      	str	r2, [sp, #12]
 8004426:	2b00      	cmp	r3, #0
 8004428:	bfb8      	it	lt
 800442a:	f04f 33ff 	movlt.w	r3, #4294967295
 800442e:	f108 0802 	add.w	r8, r8, #2
 8004432:	9305      	str	r3, [sp, #20]
 8004434:	4d31      	ldr	r5, [pc, #196]	; (80044fc <_vfiprintf_r+0x21c>)
 8004436:	f898 1000 	ldrb.w	r1, [r8]
 800443a:	2203      	movs	r2, #3
 800443c:	4628      	mov	r0, r5
 800443e:	f7fb fee7 	bl	8000210 <memchr>
 8004442:	b140      	cbz	r0, 8004456 <_vfiprintf_r+0x176>
 8004444:	2340      	movs	r3, #64	; 0x40
 8004446:	1b40      	subs	r0, r0, r5
 8004448:	fa03 f000 	lsl.w	r0, r3, r0
 800444c:	9b04      	ldr	r3, [sp, #16]
 800444e:	4303      	orrs	r3, r0
 8004450:	9304      	str	r3, [sp, #16]
 8004452:	f108 0801 	add.w	r8, r8, #1
 8004456:	f898 1000 	ldrb.w	r1, [r8]
 800445a:	4829      	ldr	r0, [pc, #164]	; (8004500 <_vfiprintf_r+0x220>)
 800445c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004460:	2206      	movs	r2, #6
 8004462:	f108 0701 	add.w	r7, r8, #1
 8004466:	f7fb fed3 	bl	8000210 <memchr>
 800446a:	2800      	cmp	r0, #0
 800446c:	d034      	beq.n	80044d8 <_vfiprintf_r+0x1f8>
 800446e:	4b25      	ldr	r3, [pc, #148]	; (8004504 <_vfiprintf_r+0x224>)
 8004470:	bb03      	cbnz	r3, 80044b4 <_vfiprintf_r+0x1d4>
 8004472:	9b03      	ldr	r3, [sp, #12]
 8004474:	3307      	adds	r3, #7
 8004476:	f023 0307 	bic.w	r3, r3, #7
 800447a:	3308      	adds	r3, #8
 800447c:	9303      	str	r3, [sp, #12]
 800447e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004480:	444b      	add	r3, r9
 8004482:	9309      	str	r3, [sp, #36]	; 0x24
 8004484:	e74c      	b.n	8004320 <_vfiprintf_r+0x40>
 8004486:	fb00 3202 	mla	r2, r0, r2, r3
 800448a:	2101      	movs	r1, #1
 800448c:	e786      	b.n	800439c <_vfiprintf_r+0xbc>
 800448e:	2300      	movs	r3, #0
 8004490:	9305      	str	r3, [sp, #20]
 8004492:	4618      	mov	r0, r3
 8004494:	250a      	movs	r5, #10
 8004496:	4688      	mov	r8, r1
 8004498:	3101      	adds	r1, #1
 800449a:	f898 2000 	ldrb.w	r2, [r8]
 800449e:	3a30      	subs	r2, #48	; 0x30
 80044a0:	2a09      	cmp	r2, #9
 80044a2:	d903      	bls.n	80044ac <_vfiprintf_r+0x1cc>
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d0c5      	beq.n	8004434 <_vfiprintf_r+0x154>
 80044a8:	9005      	str	r0, [sp, #20]
 80044aa:	e7c3      	b.n	8004434 <_vfiprintf_r+0x154>
 80044ac:	fb05 2000 	mla	r0, r5, r0, r2
 80044b0:	2301      	movs	r3, #1
 80044b2:	e7f0      	b.n	8004496 <_vfiprintf_r+0x1b6>
 80044b4:	ab03      	add	r3, sp, #12
 80044b6:	9300      	str	r3, [sp, #0]
 80044b8:	4622      	mov	r2, r4
 80044ba:	4b13      	ldr	r3, [pc, #76]	; (8004508 <_vfiprintf_r+0x228>)
 80044bc:	a904      	add	r1, sp, #16
 80044be:	4630      	mov	r0, r6
 80044c0:	f3af 8000 	nop.w
 80044c4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80044c8:	4681      	mov	r9, r0
 80044ca:	d1d8      	bne.n	800447e <_vfiprintf_r+0x19e>
 80044cc:	89a3      	ldrh	r3, [r4, #12]
 80044ce:	065b      	lsls	r3, r3, #25
 80044d0:	f53f af7d 	bmi.w	80043ce <_vfiprintf_r+0xee>
 80044d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80044d6:	e77c      	b.n	80043d2 <_vfiprintf_r+0xf2>
 80044d8:	ab03      	add	r3, sp, #12
 80044da:	9300      	str	r3, [sp, #0]
 80044dc:	4622      	mov	r2, r4
 80044de:	4b0a      	ldr	r3, [pc, #40]	; (8004508 <_vfiprintf_r+0x228>)
 80044e0:	a904      	add	r1, sp, #16
 80044e2:	4630      	mov	r0, r6
 80044e4:	f000 f888 	bl	80045f8 <_printf_i>
 80044e8:	e7ec      	b.n	80044c4 <_vfiprintf_r+0x1e4>
 80044ea:	bf00      	nop
 80044ec:	08006adc 	.word	0x08006adc
 80044f0:	08006b26 	.word	0x08006b26
 80044f4:	08006afc 	.word	0x08006afc
 80044f8:	08006abc 	.word	0x08006abc
 80044fc:	08006b2c 	.word	0x08006b2c
 8004500:	08006b30 	.word	0x08006b30
 8004504:	00000000 	.word	0x00000000
 8004508:	080042bd 	.word	0x080042bd

0800450c <_printf_common>:
 800450c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004510:	4691      	mov	r9, r2
 8004512:	461f      	mov	r7, r3
 8004514:	688a      	ldr	r2, [r1, #8]
 8004516:	690b      	ldr	r3, [r1, #16]
 8004518:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800451c:	4293      	cmp	r3, r2
 800451e:	bfb8      	it	lt
 8004520:	4613      	movlt	r3, r2
 8004522:	f8c9 3000 	str.w	r3, [r9]
 8004526:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800452a:	4606      	mov	r6, r0
 800452c:	460c      	mov	r4, r1
 800452e:	b112      	cbz	r2, 8004536 <_printf_common+0x2a>
 8004530:	3301      	adds	r3, #1
 8004532:	f8c9 3000 	str.w	r3, [r9]
 8004536:	6823      	ldr	r3, [r4, #0]
 8004538:	0699      	lsls	r1, r3, #26
 800453a:	bf42      	ittt	mi
 800453c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004540:	3302      	addmi	r3, #2
 8004542:	f8c9 3000 	strmi.w	r3, [r9]
 8004546:	6825      	ldr	r5, [r4, #0]
 8004548:	f015 0506 	ands.w	r5, r5, #6
 800454c:	d107      	bne.n	800455e <_printf_common+0x52>
 800454e:	f104 0a19 	add.w	sl, r4, #25
 8004552:	68e3      	ldr	r3, [r4, #12]
 8004554:	f8d9 2000 	ldr.w	r2, [r9]
 8004558:	1a9b      	subs	r3, r3, r2
 800455a:	429d      	cmp	r5, r3
 800455c:	db29      	blt.n	80045b2 <_printf_common+0xa6>
 800455e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004562:	6822      	ldr	r2, [r4, #0]
 8004564:	3300      	adds	r3, #0
 8004566:	bf18      	it	ne
 8004568:	2301      	movne	r3, #1
 800456a:	0692      	lsls	r2, r2, #26
 800456c:	d42e      	bmi.n	80045cc <_printf_common+0xc0>
 800456e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004572:	4639      	mov	r1, r7
 8004574:	4630      	mov	r0, r6
 8004576:	47c0      	blx	r8
 8004578:	3001      	adds	r0, #1
 800457a:	d021      	beq.n	80045c0 <_printf_common+0xb4>
 800457c:	6823      	ldr	r3, [r4, #0]
 800457e:	68e5      	ldr	r5, [r4, #12]
 8004580:	f8d9 2000 	ldr.w	r2, [r9]
 8004584:	f003 0306 	and.w	r3, r3, #6
 8004588:	2b04      	cmp	r3, #4
 800458a:	bf08      	it	eq
 800458c:	1aad      	subeq	r5, r5, r2
 800458e:	68a3      	ldr	r3, [r4, #8]
 8004590:	6922      	ldr	r2, [r4, #16]
 8004592:	bf0c      	ite	eq
 8004594:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004598:	2500      	movne	r5, #0
 800459a:	4293      	cmp	r3, r2
 800459c:	bfc4      	itt	gt
 800459e:	1a9b      	subgt	r3, r3, r2
 80045a0:	18ed      	addgt	r5, r5, r3
 80045a2:	f04f 0900 	mov.w	r9, #0
 80045a6:	341a      	adds	r4, #26
 80045a8:	454d      	cmp	r5, r9
 80045aa:	d11b      	bne.n	80045e4 <_printf_common+0xd8>
 80045ac:	2000      	movs	r0, #0
 80045ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045b2:	2301      	movs	r3, #1
 80045b4:	4652      	mov	r2, sl
 80045b6:	4639      	mov	r1, r7
 80045b8:	4630      	mov	r0, r6
 80045ba:	47c0      	blx	r8
 80045bc:	3001      	adds	r0, #1
 80045be:	d103      	bne.n	80045c8 <_printf_common+0xbc>
 80045c0:	f04f 30ff 	mov.w	r0, #4294967295
 80045c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045c8:	3501      	adds	r5, #1
 80045ca:	e7c2      	b.n	8004552 <_printf_common+0x46>
 80045cc:	18e1      	adds	r1, r4, r3
 80045ce:	1c5a      	adds	r2, r3, #1
 80045d0:	2030      	movs	r0, #48	; 0x30
 80045d2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80045d6:	4422      	add	r2, r4
 80045d8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80045dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80045e0:	3302      	adds	r3, #2
 80045e2:	e7c4      	b.n	800456e <_printf_common+0x62>
 80045e4:	2301      	movs	r3, #1
 80045e6:	4622      	mov	r2, r4
 80045e8:	4639      	mov	r1, r7
 80045ea:	4630      	mov	r0, r6
 80045ec:	47c0      	blx	r8
 80045ee:	3001      	adds	r0, #1
 80045f0:	d0e6      	beq.n	80045c0 <_printf_common+0xb4>
 80045f2:	f109 0901 	add.w	r9, r9, #1
 80045f6:	e7d7      	b.n	80045a8 <_printf_common+0x9c>

080045f8 <_printf_i>:
 80045f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80045fc:	4617      	mov	r7, r2
 80045fe:	7e0a      	ldrb	r2, [r1, #24]
 8004600:	b085      	sub	sp, #20
 8004602:	2a6e      	cmp	r2, #110	; 0x6e
 8004604:	4698      	mov	r8, r3
 8004606:	4606      	mov	r6, r0
 8004608:	460c      	mov	r4, r1
 800460a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800460c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8004610:	f000 80bc 	beq.w	800478c <_printf_i+0x194>
 8004614:	d81a      	bhi.n	800464c <_printf_i+0x54>
 8004616:	2a63      	cmp	r2, #99	; 0x63
 8004618:	d02e      	beq.n	8004678 <_printf_i+0x80>
 800461a:	d80a      	bhi.n	8004632 <_printf_i+0x3a>
 800461c:	2a00      	cmp	r2, #0
 800461e:	f000 80c8 	beq.w	80047b2 <_printf_i+0x1ba>
 8004622:	2a58      	cmp	r2, #88	; 0x58
 8004624:	f000 808a 	beq.w	800473c <_printf_i+0x144>
 8004628:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800462c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8004630:	e02a      	b.n	8004688 <_printf_i+0x90>
 8004632:	2a64      	cmp	r2, #100	; 0x64
 8004634:	d001      	beq.n	800463a <_printf_i+0x42>
 8004636:	2a69      	cmp	r2, #105	; 0x69
 8004638:	d1f6      	bne.n	8004628 <_printf_i+0x30>
 800463a:	6821      	ldr	r1, [r4, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004642:	d023      	beq.n	800468c <_printf_i+0x94>
 8004644:	1d11      	adds	r1, r2, #4
 8004646:	6019      	str	r1, [r3, #0]
 8004648:	6813      	ldr	r3, [r2, #0]
 800464a:	e027      	b.n	800469c <_printf_i+0xa4>
 800464c:	2a73      	cmp	r2, #115	; 0x73
 800464e:	f000 80b4 	beq.w	80047ba <_printf_i+0x1c2>
 8004652:	d808      	bhi.n	8004666 <_printf_i+0x6e>
 8004654:	2a6f      	cmp	r2, #111	; 0x6f
 8004656:	d02a      	beq.n	80046ae <_printf_i+0xb6>
 8004658:	2a70      	cmp	r2, #112	; 0x70
 800465a:	d1e5      	bne.n	8004628 <_printf_i+0x30>
 800465c:	680a      	ldr	r2, [r1, #0]
 800465e:	f042 0220 	orr.w	r2, r2, #32
 8004662:	600a      	str	r2, [r1, #0]
 8004664:	e003      	b.n	800466e <_printf_i+0x76>
 8004666:	2a75      	cmp	r2, #117	; 0x75
 8004668:	d021      	beq.n	80046ae <_printf_i+0xb6>
 800466a:	2a78      	cmp	r2, #120	; 0x78
 800466c:	d1dc      	bne.n	8004628 <_printf_i+0x30>
 800466e:	2278      	movs	r2, #120	; 0x78
 8004670:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8004674:	496e      	ldr	r1, [pc, #440]	; (8004830 <_printf_i+0x238>)
 8004676:	e064      	b.n	8004742 <_printf_i+0x14a>
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800467e:	1d11      	adds	r1, r2, #4
 8004680:	6019      	str	r1, [r3, #0]
 8004682:	6813      	ldr	r3, [r2, #0]
 8004684:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004688:	2301      	movs	r3, #1
 800468a:	e0a3      	b.n	80047d4 <_printf_i+0x1dc>
 800468c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8004690:	f102 0104 	add.w	r1, r2, #4
 8004694:	6019      	str	r1, [r3, #0]
 8004696:	d0d7      	beq.n	8004648 <_printf_i+0x50>
 8004698:	f9b2 3000 	ldrsh.w	r3, [r2]
 800469c:	2b00      	cmp	r3, #0
 800469e:	da03      	bge.n	80046a8 <_printf_i+0xb0>
 80046a0:	222d      	movs	r2, #45	; 0x2d
 80046a2:	425b      	negs	r3, r3
 80046a4:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80046a8:	4962      	ldr	r1, [pc, #392]	; (8004834 <_printf_i+0x23c>)
 80046aa:	220a      	movs	r2, #10
 80046ac:	e017      	b.n	80046de <_printf_i+0xe6>
 80046ae:	6820      	ldr	r0, [r4, #0]
 80046b0:	6819      	ldr	r1, [r3, #0]
 80046b2:	f010 0f80 	tst.w	r0, #128	; 0x80
 80046b6:	d003      	beq.n	80046c0 <_printf_i+0xc8>
 80046b8:	1d08      	adds	r0, r1, #4
 80046ba:	6018      	str	r0, [r3, #0]
 80046bc:	680b      	ldr	r3, [r1, #0]
 80046be:	e006      	b.n	80046ce <_printf_i+0xd6>
 80046c0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80046c4:	f101 0004 	add.w	r0, r1, #4
 80046c8:	6018      	str	r0, [r3, #0]
 80046ca:	d0f7      	beq.n	80046bc <_printf_i+0xc4>
 80046cc:	880b      	ldrh	r3, [r1, #0]
 80046ce:	4959      	ldr	r1, [pc, #356]	; (8004834 <_printf_i+0x23c>)
 80046d0:	2a6f      	cmp	r2, #111	; 0x6f
 80046d2:	bf14      	ite	ne
 80046d4:	220a      	movne	r2, #10
 80046d6:	2208      	moveq	r2, #8
 80046d8:	2000      	movs	r0, #0
 80046da:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80046de:	6865      	ldr	r5, [r4, #4]
 80046e0:	60a5      	str	r5, [r4, #8]
 80046e2:	2d00      	cmp	r5, #0
 80046e4:	f2c0 809c 	blt.w	8004820 <_printf_i+0x228>
 80046e8:	6820      	ldr	r0, [r4, #0]
 80046ea:	f020 0004 	bic.w	r0, r0, #4
 80046ee:	6020      	str	r0, [r4, #0]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d13f      	bne.n	8004774 <_printf_i+0x17c>
 80046f4:	2d00      	cmp	r5, #0
 80046f6:	f040 8095 	bne.w	8004824 <_printf_i+0x22c>
 80046fa:	4675      	mov	r5, lr
 80046fc:	2a08      	cmp	r2, #8
 80046fe:	d10b      	bne.n	8004718 <_printf_i+0x120>
 8004700:	6823      	ldr	r3, [r4, #0]
 8004702:	07da      	lsls	r2, r3, #31
 8004704:	d508      	bpl.n	8004718 <_printf_i+0x120>
 8004706:	6923      	ldr	r3, [r4, #16]
 8004708:	6862      	ldr	r2, [r4, #4]
 800470a:	429a      	cmp	r2, r3
 800470c:	bfde      	ittt	le
 800470e:	2330      	movle	r3, #48	; 0x30
 8004710:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004714:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004718:	ebae 0305 	sub.w	r3, lr, r5
 800471c:	6123      	str	r3, [r4, #16]
 800471e:	f8cd 8000 	str.w	r8, [sp]
 8004722:	463b      	mov	r3, r7
 8004724:	aa03      	add	r2, sp, #12
 8004726:	4621      	mov	r1, r4
 8004728:	4630      	mov	r0, r6
 800472a:	f7ff feef 	bl	800450c <_printf_common>
 800472e:	3001      	adds	r0, #1
 8004730:	d155      	bne.n	80047de <_printf_i+0x1e6>
 8004732:	f04f 30ff 	mov.w	r0, #4294967295
 8004736:	b005      	add	sp, #20
 8004738:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800473c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8004740:	493c      	ldr	r1, [pc, #240]	; (8004834 <_printf_i+0x23c>)
 8004742:	6822      	ldr	r2, [r4, #0]
 8004744:	6818      	ldr	r0, [r3, #0]
 8004746:	f012 0f80 	tst.w	r2, #128	; 0x80
 800474a:	f100 0504 	add.w	r5, r0, #4
 800474e:	601d      	str	r5, [r3, #0]
 8004750:	d001      	beq.n	8004756 <_printf_i+0x15e>
 8004752:	6803      	ldr	r3, [r0, #0]
 8004754:	e002      	b.n	800475c <_printf_i+0x164>
 8004756:	0655      	lsls	r5, r2, #25
 8004758:	d5fb      	bpl.n	8004752 <_printf_i+0x15a>
 800475a:	8803      	ldrh	r3, [r0, #0]
 800475c:	07d0      	lsls	r0, r2, #31
 800475e:	bf44      	itt	mi
 8004760:	f042 0220 	orrmi.w	r2, r2, #32
 8004764:	6022      	strmi	r2, [r4, #0]
 8004766:	b91b      	cbnz	r3, 8004770 <_printf_i+0x178>
 8004768:	6822      	ldr	r2, [r4, #0]
 800476a:	f022 0220 	bic.w	r2, r2, #32
 800476e:	6022      	str	r2, [r4, #0]
 8004770:	2210      	movs	r2, #16
 8004772:	e7b1      	b.n	80046d8 <_printf_i+0xe0>
 8004774:	4675      	mov	r5, lr
 8004776:	fbb3 f0f2 	udiv	r0, r3, r2
 800477a:	fb02 3310 	mls	r3, r2, r0, r3
 800477e:	5ccb      	ldrb	r3, [r1, r3]
 8004780:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004784:	4603      	mov	r3, r0
 8004786:	2800      	cmp	r0, #0
 8004788:	d1f5      	bne.n	8004776 <_printf_i+0x17e>
 800478a:	e7b7      	b.n	80046fc <_printf_i+0x104>
 800478c:	6808      	ldr	r0, [r1, #0]
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	6949      	ldr	r1, [r1, #20]
 8004792:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004796:	d004      	beq.n	80047a2 <_printf_i+0x1aa>
 8004798:	1d10      	adds	r0, r2, #4
 800479a:	6018      	str	r0, [r3, #0]
 800479c:	6813      	ldr	r3, [r2, #0]
 800479e:	6019      	str	r1, [r3, #0]
 80047a0:	e007      	b.n	80047b2 <_printf_i+0x1ba>
 80047a2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80047a6:	f102 0004 	add.w	r0, r2, #4
 80047aa:	6018      	str	r0, [r3, #0]
 80047ac:	6813      	ldr	r3, [r2, #0]
 80047ae:	d0f6      	beq.n	800479e <_printf_i+0x1a6>
 80047b0:	8019      	strh	r1, [r3, #0]
 80047b2:	2300      	movs	r3, #0
 80047b4:	6123      	str	r3, [r4, #16]
 80047b6:	4675      	mov	r5, lr
 80047b8:	e7b1      	b.n	800471e <_printf_i+0x126>
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	1d11      	adds	r1, r2, #4
 80047be:	6019      	str	r1, [r3, #0]
 80047c0:	6815      	ldr	r5, [r2, #0]
 80047c2:	6862      	ldr	r2, [r4, #4]
 80047c4:	2100      	movs	r1, #0
 80047c6:	4628      	mov	r0, r5
 80047c8:	f7fb fd22 	bl	8000210 <memchr>
 80047cc:	b108      	cbz	r0, 80047d2 <_printf_i+0x1da>
 80047ce:	1b40      	subs	r0, r0, r5
 80047d0:	6060      	str	r0, [r4, #4]
 80047d2:	6863      	ldr	r3, [r4, #4]
 80047d4:	6123      	str	r3, [r4, #16]
 80047d6:	2300      	movs	r3, #0
 80047d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047dc:	e79f      	b.n	800471e <_printf_i+0x126>
 80047de:	6923      	ldr	r3, [r4, #16]
 80047e0:	462a      	mov	r2, r5
 80047e2:	4639      	mov	r1, r7
 80047e4:	4630      	mov	r0, r6
 80047e6:	47c0      	blx	r8
 80047e8:	3001      	adds	r0, #1
 80047ea:	d0a2      	beq.n	8004732 <_printf_i+0x13a>
 80047ec:	6823      	ldr	r3, [r4, #0]
 80047ee:	079b      	lsls	r3, r3, #30
 80047f0:	d507      	bpl.n	8004802 <_printf_i+0x20a>
 80047f2:	2500      	movs	r5, #0
 80047f4:	f104 0919 	add.w	r9, r4, #25
 80047f8:	68e3      	ldr	r3, [r4, #12]
 80047fa:	9a03      	ldr	r2, [sp, #12]
 80047fc:	1a9b      	subs	r3, r3, r2
 80047fe:	429d      	cmp	r5, r3
 8004800:	db05      	blt.n	800480e <_printf_i+0x216>
 8004802:	68e0      	ldr	r0, [r4, #12]
 8004804:	9b03      	ldr	r3, [sp, #12]
 8004806:	4298      	cmp	r0, r3
 8004808:	bfb8      	it	lt
 800480a:	4618      	movlt	r0, r3
 800480c:	e793      	b.n	8004736 <_printf_i+0x13e>
 800480e:	2301      	movs	r3, #1
 8004810:	464a      	mov	r2, r9
 8004812:	4639      	mov	r1, r7
 8004814:	4630      	mov	r0, r6
 8004816:	47c0      	blx	r8
 8004818:	3001      	adds	r0, #1
 800481a:	d08a      	beq.n	8004732 <_printf_i+0x13a>
 800481c:	3501      	adds	r5, #1
 800481e:	e7eb      	b.n	80047f8 <_printf_i+0x200>
 8004820:	2b00      	cmp	r3, #0
 8004822:	d1a7      	bne.n	8004774 <_printf_i+0x17c>
 8004824:	780b      	ldrb	r3, [r1, #0]
 8004826:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800482a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800482e:	e765      	b.n	80046fc <_printf_i+0x104>
 8004830:	08006b48 	.word	0x08006b48
 8004834:	08006b37 	.word	0x08006b37

08004838 <_scanf_chars>:
 8004838:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800483c:	4615      	mov	r5, r2
 800483e:	688a      	ldr	r2, [r1, #8]
 8004840:	4680      	mov	r8, r0
 8004842:	460c      	mov	r4, r1
 8004844:	b932      	cbnz	r2, 8004854 <_scanf_chars+0x1c>
 8004846:	698a      	ldr	r2, [r1, #24]
 8004848:	2a00      	cmp	r2, #0
 800484a:	bf0c      	ite	eq
 800484c:	2201      	moveq	r2, #1
 800484e:	f04f 32ff 	movne.w	r2, #4294967295
 8004852:	608a      	str	r2, [r1, #8]
 8004854:	6822      	ldr	r2, [r4, #0]
 8004856:	06d1      	lsls	r1, r2, #27
 8004858:	bf5f      	itttt	pl
 800485a:	681a      	ldrpl	r2, [r3, #0]
 800485c:	1d11      	addpl	r1, r2, #4
 800485e:	6019      	strpl	r1, [r3, #0]
 8004860:	6817      	ldrpl	r7, [r2, #0]
 8004862:	2600      	movs	r6, #0
 8004864:	69a3      	ldr	r3, [r4, #24]
 8004866:	b1db      	cbz	r3, 80048a0 <_scanf_chars+0x68>
 8004868:	2b01      	cmp	r3, #1
 800486a:	d107      	bne.n	800487c <_scanf_chars+0x44>
 800486c:	682b      	ldr	r3, [r5, #0]
 800486e:	6962      	ldr	r2, [r4, #20]
 8004870:	781b      	ldrb	r3, [r3, #0]
 8004872:	5cd3      	ldrb	r3, [r2, r3]
 8004874:	b9a3      	cbnz	r3, 80048a0 <_scanf_chars+0x68>
 8004876:	2e00      	cmp	r6, #0
 8004878:	d132      	bne.n	80048e0 <_scanf_chars+0xa8>
 800487a:	e006      	b.n	800488a <_scanf_chars+0x52>
 800487c:	2b02      	cmp	r3, #2
 800487e:	d007      	beq.n	8004890 <_scanf_chars+0x58>
 8004880:	2e00      	cmp	r6, #0
 8004882:	d12d      	bne.n	80048e0 <_scanf_chars+0xa8>
 8004884:	69a3      	ldr	r3, [r4, #24]
 8004886:	2b01      	cmp	r3, #1
 8004888:	d12a      	bne.n	80048e0 <_scanf_chars+0xa8>
 800488a:	2001      	movs	r0, #1
 800488c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004890:	f7ff f95e 	bl	8003b50 <__locale_ctype_ptr>
 8004894:	682b      	ldr	r3, [r5, #0]
 8004896:	781b      	ldrb	r3, [r3, #0]
 8004898:	4418      	add	r0, r3
 800489a:	7843      	ldrb	r3, [r0, #1]
 800489c:	071b      	lsls	r3, r3, #28
 800489e:	d4ef      	bmi.n	8004880 <_scanf_chars+0x48>
 80048a0:	6823      	ldr	r3, [r4, #0]
 80048a2:	06da      	lsls	r2, r3, #27
 80048a4:	bf5e      	ittt	pl
 80048a6:	682b      	ldrpl	r3, [r5, #0]
 80048a8:	781b      	ldrbpl	r3, [r3, #0]
 80048aa:	703b      	strbpl	r3, [r7, #0]
 80048ac:	682a      	ldr	r2, [r5, #0]
 80048ae:	686b      	ldr	r3, [r5, #4]
 80048b0:	f102 0201 	add.w	r2, r2, #1
 80048b4:	602a      	str	r2, [r5, #0]
 80048b6:	68a2      	ldr	r2, [r4, #8]
 80048b8:	f103 33ff 	add.w	r3, r3, #4294967295
 80048bc:	f102 32ff 	add.w	r2, r2, #4294967295
 80048c0:	606b      	str	r3, [r5, #4]
 80048c2:	f106 0601 	add.w	r6, r6, #1
 80048c6:	bf58      	it	pl
 80048c8:	3701      	addpl	r7, #1
 80048ca:	60a2      	str	r2, [r4, #8]
 80048cc:	b142      	cbz	r2, 80048e0 <_scanf_chars+0xa8>
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	dcc8      	bgt.n	8004864 <_scanf_chars+0x2c>
 80048d2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80048d6:	4629      	mov	r1, r5
 80048d8:	4640      	mov	r0, r8
 80048da:	4798      	blx	r3
 80048dc:	2800      	cmp	r0, #0
 80048de:	d0c1      	beq.n	8004864 <_scanf_chars+0x2c>
 80048e0:	6823      	ldr	r3, [r4, #0]
 80048e2:	f013 0310 	ands.w	r3, r3, #16
 80048e6:	d105      	bne.n	80048f4 <_scanf_chars+0xbc>
 80048e8:	68e2      	ldr	r2, [r4, #12]
 80048ea:	3201      	adds	r2, #1
 80048ec:	60e2      	str	r2, [r4, #12]
 80048ee:	69a2      	ldr	r2, [r4, #24]
 80048f0:	b102      	cbz	r2, 80048f4 <_scanf_chars+0xbc>
 80048f2:	703b      	strb	r3, [r7, #0]
 80048f4:	6923      	ldr	r3, [r4, #16]
 80048f6:	441e      	add	r6, r3
 80048f8:	6126      	str	r6, [r4, #16]
 80048fa:	2000      	movs	r0, #0
 80048fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004900 <_scanf_i>:
 8004900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004904:	469a      	mov	sl, r3
 8004906:	4b74      	ldr	r3, [pc, #464]	; (8004ad8 <_scanf_i+0x1d8>)
 8004908:	460c      	mov	r4, r1
 800490a:	4683      	mov	fp, r0
 800490c:	4616      	mov	r6, r2
 800490e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004912:	b087      	sub	sp, #28
 8004914:	ab03      	add	r3, sp, #12
 8004916:	68a7      	ldr	r7, [r4, #8]
 8004918:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800491c:	4b6f      	ldr	r3, [pc, #444]	; (8004adc <_scanf_i+0x1dc>)
 800491e:	69a1      	ldr	r1, [r4, #24]
 8004920:	4a6f      	ldr	r2, [pc, #444]	; (8004ae0 <_scanf_i+0x1e0>)
 8004922:	2903      	cmp	r1, #3
 8004924:	bf18      	it	ne
 8004926:	461a      	movne	r2, r3
 8004928:	1e7b      	subs	r3, r7, #1
 800492a:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800492e:	bf84      	itt	hi
 8004930:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004934:	60a3      	strhi	r3, [r4, #8]
 8004936:	6823      	ldr	r3, [r4, #0]
 8004938:	9200      	str	r2, [sp, #0]
 800493a:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800493e:	bf88      	it	hi
 8004940:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004944:	f104 091c 	add.w	r9, r4, #28
 8004948:	6023      	str	r3, [r4, #0]
 800494a:	bf8c      	ite	hi
 800494c:	197f      	addhi	r7, r7, r5
 800494e:	2700      	movls	r7, #0
 8004950:	464b      	mov	r3, r9
 8004952:	f04f 0800 	mov.w	r8, #0
 8004956:	9301      	str	r3, [sp, #4]
 8004958:	6831      	ldr	r1, [r6, #0]
 800495a:	ab03      	add	r3, sp, #12
 800495c:	2202      	movs	r2, #2
 800495e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8004962:	7809      	ldrb	r1, [r1, #0]
 8004964:	f7fb fc54 	bl	8000210 <memchr>
 8004968:	9b01      	ldr	r3, [sp, #4]
 800496a:	b328      	cbz	r0, 80049b8 <_scanf_i+0xb8>
 800496c:	f1b8 0f01 	cmp.w	r8, #1
 8004970:	d156      	bne.n	8004a20 <_scanf_i+0x120>
 8004972:	6862      	ldr	r2, [r4, #4]
 8004974:	b92a      	cbnz	r2, 8004982 <_scanf_i+0x82>
 8004976:	2208      	movs	r2, #8
 8004978:	6062      	str	r2, [r4, #4]
 800497a:	6822      	ldr	r2, [r4, #0]
 800497c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004980:	6022      	str	r2, [r4, #0]
 8004982:	6822      	ldr	r2, [r4, #0]
 8004984:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8004988:	6022      	str	r2, [r4, #0]
 800498a:	68a2      	ldr	r2, [r4, #8]
 800498c:	1e51      	subs	r1, r2, #1
 800498e:	60a1      	str	r1, [r4, #8]
 8004990:	b192      	cbz	r2, 80049b8 <_scanf_i+0xb8>
 8004992:	6832      	ldr	r2, [r6, #0]
 8004994:	1c51      	adds	r1, r2, #1
 8004996:	6031      	str	r1, [r6, #0]
 8004998:	7812      	ldrb	r2, [r2, #0]
 800499a:	701a      	strb	r2, [r3, #0]
 800499c:	1c5d      	adds	r5, r3, #1
 800499e:	6873      	ldr	r3, [r6, #4]
 80049a0:	3b01      	subs	r3, #1
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	6073      	str	r3, [r6, #4]
 80049a6:	dc06      	bgt.n	80049b6 <_scanf_i+0xb6>
 80049a8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80049ac:	4631      	mov	r1, r6
 80049ae:	4658      	mov	r0, fp
 80049b0:	4798      	blx	r3
 80049b2:	2800      	cmp	r0, #0
 80049b4:	d176      	bne.n	8004aa4 <_scanf_i+0x1a4>
 80049b6:	462b      	mov	r3, r5
 80049b8:	f108 0801 	add.w	r8, r8, #1
 80049bc:	f1b8 0f03 	cmp.w	r8, #3
 80049c0:	d1c9      	bne.n	8004956 <_scanf_i+0x56>
 80049c2:	6862      	ldr	r2, [r4, #4]
 80049c4:	b90a      	cbnz	r2, 80049ca <_scanf_i+0xca>
 80049c6:	220a      	movs	r2, #10
 80049c8:	6062      	str	r2, [r4, #4]
 80049ca:	6862      	ldr	r2, [r4, #4]
 80049cc:	4945      	ldr	r1, [pc, #276]	; (8004ae4 <_scanf_i+0x1e4>)
 80049ce:	6960      	ldr	r0, [r4, #20]
 80049d0:	9301      	str	r3, [sp, #4]
 80049d2:	1a89      	subs	r1, r1, r2
 80049d4:	f000 f89a 	bl	8004b0c <__sccl>
 80049d8:	9b01      	ldr	r3, [sp, #4]
 80049da:	f04f 0800 	mov.w	r8, #0
 80049de:	461d      	mov	r5, r3
 80049e0:	68a3      	ldr	r3, [r4, #8]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d038      	beq.n	8004a58 <_scanf_i+0x158>
 80049e6:	6831      	ldr	r1, [r6, #0]
 80049e8:	6960      	ldr	r0, [r4, #20]
 80049ea:	780a      	ldrb	r2, [r1, #0]
 80049ec:	5c80      	ldrb	r0, [r0, r2]
 80049ee:	2800      	cmp	r0, #0
 80049f0:	d032      	beq.n	8004a58 <_scanf_i+0x158>
 80049f2:	2a30      	cmp	r2, #48	; 0x30
 80049f4:	6822      	ldr	r2, [r4, #0]
 80049f6:	d121      	bne.n	8004a3c <_scanf_i+0x13c>
 80049f8:	0510      	lsls	r0, r2, #20
 80049fa:	d51f      	bpl.n	8004a3c <_scanf_i+0x13c>
 80049fc:	f108 0801 	add.w	r8, r8, #1
 8004a00:	b117      	cbz	r7, 8004a08 <_scanf_i+0x108>
 8004a02:	3301      	adds	r3, #1
 8004a04:	3f01      	subs	r7, #1
 8004a06:	60a3      	str	r3, [r4, #8]
 8004a08:	6873      	ldr	r3, [r6, #4]
 8004a0a:	3b01      	subs	r3, #1
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	6073      	str	r3, [r6, #4]
 8004a10:	dd1b      	ble.n	8004a4a <_scanf_i+0x14a>
 8004a12:	6833      	ldr	r3, [r6, #0]
 8004a14:	3301      	adds	r3, #1
 8004a16:	6033      	str	r3, [r6, #0]
 8004a18:	68a3      	ldr	r3, [r4, #8]
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	60a3      	str	r3, [r4, #8]
 8004a1e:	e7df      	b.n	80049e0 <_scanf_i+0xe0>
 8004a20:	f1b8 0f02 	cmp.w	r8, #2
 8004a24:	d1b1      	bne.n	800498a <_scanf_i+0x8a>
 8004a26:	6822      	ldr	r2, [r4, #0]
 8004a28:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8004a2c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8004a30:	d1c2      	bne.n	80049b8 <_scanf_i+0xb8>
 8004a32:	2110      	movs	r1, #16
 8004a34:	6061      	str	r1, [r4, #4]
 8004a36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a3a:	e7a5      	b.n	8004988 <_scanf_i+0x88>
 8004a3c:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8004a40:	6022      	str	r2, [r4, #0]
 8004a42:	780b      	ldrb	r3, [r1, #0]
 8004a44:	702b      	strb	r3, [r5, #0]
 8004a46:	3501      	adds	r5, #1
 8004a48:	e7de      	b.n	8004a08 <_scanf_i+0x108>
 8004a4a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004a4e:	4631      	mov	r1, r6
 8004a50:	4658      	mov	r0, fp
 8004a52:	4798      	blx	r3
 8004a54:	2800      	cmp	r0, #0
 8004a56:	d0df      	beq.n	8004a18 <_scanf_i+0x118>
 8004a58:	6823      	ldr	r3, [r4, #0]
 8004a5a:	05d9      	lsls	r1, r3, #23
 8004a5c:	d50c      	bpl.n	8004a78 <_scanf_i+0x178>
 8004a5e:	454d      	cmp	r5, r9
 8004a60:	d908      	bls.n	8004a74 <_scanf_i+0x174>
 8004a62:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8004a66:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a6a:	4632      	mov	r2, r6
 8004a6c:	4658      	mov	r0, fp
 8004a6e:	4798      	blx	r3
 8004a70:	1e6f      	subs	r7, r5, #1
 8004a72:	463d      	mov	r5, r7
 8004a74:	454d      	cmp	r5, r9
 8004a76:	d02c      	beq.n	8004ad2 <_scanf_i+0x1d2>
 8004a78:	6822      	ldr	r2, [r4, #0]
 8004a7a:	f012 0210 	ands.w	r2, r2, #16
 8004a7e:	d11e      	bne.n	8004abe <_scanf_i+0x1be>
 8004a80:	702a      	strb	r2, [r5, #0]
 8004a82:	6863      	ldr	r3, [r4, #4]
 8004a84:	9e00      	ldr	r6, [sp, #0]
 8004a86:	4649      	mov	r1, r9
 8004a88:	4658      	mov	r0, fp
 8004a8a:	47b0      	blx	r6
 8004a8c:	6822      	ldr	r2, [r4, #0]
 8004a8e:	f8da 3000 	ldr.w	r3, [sl]
 8004a92:	f012 0f20 	tst.w	r2, #32
 8004a96:	d008      	beq.n	8004aaa <_scanf_i+0x1aa>
 8004a98:	1d1a      	adds	r2, r3, #4
 8004a9a:	f8ca 2000 	str.w	r2, [sl]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	6018      	str	r0, [r3, #0]
 8004aa2:	e009      	b.n	8004ab8 <_scanf_i+0x1b8>
 8004aa4:	f04f 0800 	mov.w	r8, #0
 8004aa8:	e7d6      	b.n	8004a58 <_scanf_i+0x158>
 8004aaa:	07d2      	lsls	r2, r2, #31
 8004aac:	d5f4      	bpl.n	8004a98 <_scanf_i+0x198>
 8004aae:	1d1a      	adds	r2, r3, #4
 8004ab0:	f8ca 2000 	str.w	r2, [sl]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	8018      	strh	r0, [r3, #0]
 8004ab8:	68e3      	ldr	r3, [r4, #12]
 8004aba:	3301      	adds	r3, #1
 8004abc:	60e3      	str	r3, [r4, #12]
 8004abe:	eba5 0509 	sub.w	r5, r5, r9
 8004ac2:	44a8      	add	r8, r5
 8004ac4:	6925      	ldr	r5, [r4, #16]
 8004ac6:	4445      	add	r5, r8
 8004ac8:	6125      	str	r5, [r4, #16]
 8004aca:	2000      	movs	r0, #0
 8004acc:	b007      	add	sp, #28
 8004ace:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ad2:	2001      	movs	r0, #1
 8004ad4:	e7fa      	b.n	8004acc <_scanf_i+0x1cc>
 8004ad6:	bf00      	nop
 8004ad8:	08004e88 	.word	0x08004e88
 8004adc:	08004c69 	.word	0x08004c69
 8004ae0:	08003935 	.word	0x08003935
 8004ae4:	08006b69 	.word	0x08006b69

08004ae8 <_read_r>:
 8004ae8:	b538      	push	{r3, r4, r5, lr}
 8004aea:	4c07      	ldr	r4, [pc, #28]	; (8004b08 <_read_r+0x20>)
 8004aec:	4605      	mov	r5, r0
 8004aee:	4608      	mov	r0, r1
 8004af0:	4611      	mov	r1, r2
 8004af2:	2200      	movs	r2, #0
 8004af4:	6022      	str	r2, [r4, #0]
 8004af6:	461a      	mov	r2, r3
 8004af8:	f000 f99c 	bl	8004e34 <_read>
 8004afc:	1c43      	adds	r3, r0, #1
 8004afe:	d102      	bne.n	8004b06 <_read_r+0x1e>
 8004b00:	6823      	ldr	r3, [r4, #0]
 8004b02:	b103      	cbz	r3, 8004b06 <_read_r+0x1e>
 8004b04:	602b      	str	r3, [r5, #0]
 8004b06:	bd38      	pop	{r3, r4, r5, pc}
 8004b08:	20002488 	.word	0x20002488

08004b0c <__sccl>:
 8004b0c:	b570      	push	{r4, r5, r6, lr}
 8004b0e:	780b      	ldrb	r3, [r1, #0]
 8004b10:	2b5e      	cmp	r3, #94	; 0x5e
 8004b12:	bf13      	iteet	ne
 8004b14:	1c4a      	addne	r2, r1, #1
 8004b16:	1c8a      	addeq	r2, r1, #2
 8004b18:	784b      	ldrbeq	r3, [r1, #1]
 8004b1a:	2100      	movne	r1, #0
 8004b1c:	bf08      	it	eq
 8004b1e:	2101      	moveq	r1, #1
 8004b20:	1e44      	subs	r4, r0, #1
 8004b22:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8004b26:	f804 1f01 	strb.w	r1, [r4, #1]!
 8004b2a:	42a5      	cmp	r5, r4
 8004b2c:	d1fb      	bne.n	8004b26 <__sccl+0x1a>
 8004b2e:	b913      	cbnz	r3, 8004b36 <__sccl+0x2a>
 8004b30:	3a01      	subs	r2, #1
 8004b32:	4610      	mov	r0, r2
 8004b34:	bd70      	pop	{r4, r5, r6, pc}
 8004b36:	f081 0401 	eor.w	r4, r1, #1
 8004b3a:	54c4      	strb	r4, [r0, r3]
 8004b3c:	4611      	mov	r1, r2
 8004b3e:	780d      	ldrb	r5, [r1, #0]
 8004b40:	2d2d      	cmp	r5, #45	; 0x2d
 8004b42:	f101 0201 	add.w	r2, r1, #1
 8004b46:	d006      	beq.n	8004b56 <__sccl+0x4a>
 8004b48:	2d5d      	cmp	r5, #93	; 0x5d
 8004b4a:	d0f2      	beq.n	8004b32 <__sccl+0x26>
 8004b4c:	b90d      	cbnz	r5, 8004b52 <__sccl+0x46>
 8004b4e:	460a      	mov	r2, r1
 8004b50:	e7ef      	b.n	8004b32 <__sccl+0x26>
 8004b52:	462b      	mov	r3, r5
 8004b54:	e7f1      	b.n	8004b3a <__sccl+0x2e>
 8004b56:	784e      	ldrb	r6, [r1, #1]
 8004b58:	2e5d      	cmp	r6, #93	; 0x5d
 8004b5a:	d0fa      	beq.n	8004b52 <__sccl+0x46>
 8004b5c:	42b3      	cmp	r3, r6
 8004b5e:	dcf8      	bgt.n	8004b52 <__sccl+0x46>
 8004b60:	3102      	adds	r1, #2
 8004b62:	3301      	adds	r3, #1
 8004b64:	429e      	cmp	r6, r3
 8004b66:	54c4      	strb	r4, [r0, r3]
 8004b68:	dcfb      	bgt.n	8004b62 <__sccl+0x56>
 8004b6a:	e7e8      	b.n	8004b3e <__sccl+0x32>

08004b6c <_strtoul_l.isra.0>:
 8004b6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b70:	4680      	mov	r8, r0
 8004b72:	4689      	mov	r9, r1
 8004b74:	4692      	mov	sl, r2
 8004b76:	461e      	mov	r6, r3
 8004b78:	460f      	mov	r7, r1
 8004b7a:	463d      	mov	r5, r7
 8004b7c:	9808      	ldr	r0, [sp, #32]
 8004b7e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004b82:	f7fe ffe1 	bl	8003b48 <__locale_ctype_ptr_l>
 8004b86:	4420      	add	r0, r4
 8004b88:	7843      	ldrb	r3, [r0, #1]
 8004b8a:	f013 0308 	ands.w	r3, r3, #8
 8004b8e:	d10a      	bne.n	8004ba6 <_strtoul_l.isra.0+0x3a>
 8004b90:	2c2d      	cmp	r4, #45	; 0x2d
 8004b92:	d10a      	bne.n	8004baa <_strtoul_l.isra.0+0x3e>
 8004b94:	782c      	ldrb	r4, [r5, #0]
 8004b96:	2301      	movs	r3, #1
 8004b98:	1cbd      	adds	r5, r7, #2
 8004b9a:	b15e      	cbz	r6, 8004bb4 <_strtoul_l.isra.0+0x48>
 8004b9c:	2e10      	cmp	r6, #16
 8004b9e:	d113      	bne.n	8004bc8 <_strtoul_l.isra.0+0x5c>
 8004ba0:	2c30      	cmp	r4, #48	; 0x30
 8004ba2:	d009      	beq.n	8004bb8 <_strtoul_l.isra.0+0x4c>
 8004ba4:	e010      	b.n	8004bc8 <_strtoul_l.isra.0+0x5c>
 8004ba6:	462f      	mov	r7, r5
 8004ba8:	e7e7      	b.n	8004b7a <_strtoul_l.isra.0+0xe>
 8004baa:	2c2b      	cmp	r4, #43	; 0x2b
 8004bac:	bf04      	itt	eq
 8004bae:	782c      	ldrbeq	r4, [r5, #0]
 8004bb0:	1cbd      	addeq	r5, r7, #2
 8004bb2:	e7f2      	b.n	8004b9a <_strtoul_l.isra.0+0x2e>
 8004bb4:	2c30      	cmp	r4, #48	; 0x30
 8004bb6:	d125      	bne.n	8004c04 <_strtoul_l.isra.0+0x98>
 8004bb8:	782a      	ldrb	r2, [r5, #0]
 8004bba:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8004bbe:	2a58      	cmp	r2, #88	; 0x58
 8004bc0:	d14a      	bne.n	8004c58 <_strtoul_l.isra.0+0xec>
 8004bc2:	786c      	ldrb	r4, [r5, #1]
 8004bc4:	2610      	movs	r6, #16
 8004bc6:	3502      	adds	r5, #2
 8004bc8:	f04f 31ff 	mov.w	r1, #4294967295
 8004bcc:	2700      	movs	r7, #0
 8004bce:	fbb1 f1f6 	udiv	r1, r1, r6
 8004bd2:	fb06 fe01 	mul.w	lr, r6, r1
 8004bd6:	ea6f 0e0e 	mvn.w	lr, lr
 8004bda:	4638      	mov	r0, r7
 8004bdc:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 8004be0:	2a09      	cmp	r2, #9
 8004be2:	d811      	bhi.n	8004c08 <_strtoul_l.isra.0+0x9c>
 8004be4:	4614      	mov	r4, r2
 8004be6:	42a6      	cmp	r6, r4
 8004be8:	dd1d      	ble.n	8004c26 <_strtoul_l.isra.0+0xba>
 8004bea:	2f00      	cmp	r7, #0
 8004bec:	db18      	blt.n	8004c20 <_strtoul_l.isra.0+0xb4>
 8004bee:	4281      	cmp	r1, r0
 8004bf0:	d316      	bcc.n	8004c20 <_strtoul_l.isra.0+0xb4>
 8004bf2:	d101      	bne.n	8004bf8 <_strtoul_l.isra.0+0x8c>
 8004bf4:	45a6      	cmp	lr, r4
 8004bf6:	db13      	blt.n	8004c20 <_strtoul_l.isra.0+0xb4>
 8004bf8:	fb00 4006 	mla	r0, r0, r6, r4
 8004bfc:	2701      	movs	r7, #1
 8004bfe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004c02:	e7eb      	b.n	8004bdc <_strtoul_l.isra.0+0x70>
 8004c04:	260a      	movs	r6, #10
 8004c06:	e7df      	b.n	8004bc8 <_strtoul_l.isra.0+0x5c>
 8004c08:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 8004c0c:	2a19      	cmp	r2, #25
 8004c0e:	d801      	bhi.n	8004c14 <_strtoul_l.isra.0+0xa8>
 8004c10:	3c37      	subs	r4, #55	; 0x37
 8004c12:	e7e8      	b.n	8004be6 <_strtoul_l.isra.0+0x7a>
 8004c14:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 8004c18:	2a19      	cmp	r2, #25
 8004c1a:	d804      	bhi.n	8004c26 <_strtoul_l.isra.0+0xba>
 8004c1c:	3c57      	subs	r4, #87	; 0x57
 8004c1e:	e7e2      	b.n	8004be6 <_strtoul_l.isra.0+0x7a>
 8004c20:	f04f 37ff 	mov.w	r7, #4294967295
 8004c24:	e7eb      	b.n	8004bfe <_strtoul_l.isra.0+0x92>
 8004c26:	2f00      	cmp	r7, #0
 8004c28:	da09      	bge.n	8004c3e <_strtoul_l.isra.0+0xd2>
 8004c2a:	2322      	movs	r3, #34	; 0x22
 8004c2c:	f8c8 3000 	str.w	r3, [r8]
 8004c30:	f04f 30ff 	mov.w	r0, #4294967295
 8004c34:	f1ba 0f00 	cmp.w	sl, #0
 8004c38:	d107      	bne.n	8004c4a <_strtoul_l.isra.0+0xde>
 8004c3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c3e:	b103      	cbz	r3, 8004c42 <_strtoul_l.isra.0+0xd6>
 8004c40:	4240      	negs	r0, r0
 8004c42:	f1ba 0f00 	cmp.w	sl, #0
 8004c46:	d00c      	beq.n	8004c62 <_strtoul_l.isra.0+0xf6>
 8004c48:	b127      	cbz	r7, 8004c54 <_strtoul_l.isra.0+0xe8>
 8004c4a:	3d01      	subs	r5, #1
 8004c4c:	f8ca 5000 	str.w	r5, [sl]
 8004c50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c54:	464d      	mov	r5, r9
 8004c56:	e7f9      	b.n	8004c4c <_strtoul_l.isra.0+0xe0>
 8004c58:	2430      	movs	r4, #48	; 0x30
 8004c5a:	2e00      	cmp	r6, #0
 8004c5c:	d1b4      	bne.n	8004bc8 <_strtoul_l.isra.0+0x5c>
 8004c5e:	2608      	movs	r6, #8
 8004c60:	e7b2      	b.n	8004bc8 <_strtoul_l.isra.0+0x5c>
 8004c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08004c68 <_strtoul_r>:
 8004c68:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004c6a:	4c06      	ldr	r4, [pc, #24]	; (8004c84 <_strtoul_r+0x1c>)
 8004c6c:	4d06      	ldr	r5, [pc, #24]	; (8004c88 <_strtoul_r+0x20>)
 8004c6e:	6824      	ldr	r4, [r4, #0]
 8004c70:	6a24      	ldr	r4, [r4, #32]
 8004c72:	2c00      	cmp	r4, #0
 8004c74:	bf08      	it	eq
 8004c76:	462c      	moveq	r4, r5
 8004c78:	9400      	str	r4, [sp, #0]
 8004c7a:	f7ff ff77 	bl	8004b6c <_strtoul_l.isra.0>
 8004c7e:	b003      	add	sp, #12
 8004c80:	bd30      	pop	{r4, r5, pc}
 8004c82:	bf00      	nop
 8004c84:	2000001c 	.word	0x2000001c
 8004c88:	20000080 	.word	0x20000080

08004c8c <__submore>:
 8004c8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c90:	460c      	mov	r4, r1
 8004c92:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8004c94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004c98:	4299      	cmp	r1, r3
 8004c9a:	d11e      	bne.n	8004cda <__submore+0x4e>
 8004c9c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004ca0:	f7fe fb8c 	bl	80033bc <_malloc_r>
 8004ca4:	b918      	cbnz	r0, 8004cae <__submore+0x22>
 8004ca6:	f04f 30ff 	mov.w	r0, #4294967295
 8004caa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004cb2:	63a3      	str	r3, [r4, #56]	; 0x38
 8004cb4:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8004cb8:	6360      	str	r0, [r4, #52]	; 0x34
 8004cba:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8004cbe:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8004cc2:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8004cc6:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004cca:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8004cce:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8004cd2:	6020      	str	r0, [r4, #0]
 8004cd4:	2000      	movs	r0, #0
 8004cd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cda:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8004cdc:	0077      	lsls	r7, r6, #1
 8004cde:	463a      	mov	r2, r7
 8004ce0:	f000 f858 	bl	8004d94 <_realloc_r>
 8004ce4:	4605      	mov	r5, r0
 8004ce6:	2800      	cmp	r0, #0
 8004ce8:	d0dd      	beq.n	8004ca6 <__submore+0x1a>
 8004cea:	eb00 0806 	add.w	r8, r0, r6
 8004cee:	4601      	mov	r1, r0
 8004cf0:	4632      	mov	r2, r6
 8004cf2:	4640      	mov	r0, r8
 8004cf4:	f7fe fb00 	bl	80032f8 <memcpy>
 8004cf8:	f8c4 8000 	str.w	r8, [r4]
 8004cfc:	6365      	str	r5, [r4, #52]	; 0x34
 8004cfe:	63a7      	str	r7, [r4, #56]	; 0x38
 8004d00:	e7e8      	b.n	8004cd4 <__submore+0x48>

08004d02 <__ascii_wctomb>:
 8004d02:	b149      	cbz	r1, 8004d18 <__ascii_wctomb+0x16>
 8004d04:	2aff      	cmp	r2, #255	; 0xff
 8004d06:	bf85      	ittet	hi
 8004d08:	238a      	movhi	r3, #138	; 0x8a
 8004d0a:	6003      	strhi	r3, [r0, #0]
 8004d0c:	700a      	strbls	r2, [r1, #0]
 8004d0e:	f04f 30ff 	movhi.w	r0, #4294967295
 8004d12:	bf98      	it	ls
 8004d14:	2001      	movls	r0, #1
 8004d16:	4770      	bx	lr
 8004d18:	4608      	mov	r0, r1
 8004d1a:	4770      	bx	lr

08004d1c <_fstat_r>:
 8004d1c:	b538      	push	{r3, r4, r5, lr}
 8004d1e:	4c07      	ldr	r4, [pc, #28]	; (8004d3c <_fstat_r+0x20>)
 8004d20:	2300      	movs	r3, #0
 8004d22:	4605      	mov	r5, r0
 8004d24:	4608      	mov	r0, r1
 8004d26:	4611      	mov	r1, r2
 8004d28:	6023      	str	r3, [r4, #0]
 8004d2a:	f000 f86b 	bl	8004e04 <_fstat>
 8004d2e:	1c43      	adds	r3, r0, #1
 8004d30:	d102      	bne.n	8004d38 <_fstat_r+0x1c>
 8004d32:	6823      	ldr	r3, [r4, #0]
 8004d34:	b103      	cbz	r3, 8004d38 <_fstat_r+0x1c>
 8004d36:	602b      	str	r3, [r5, #0]
 8004d38:	bd38      	pop	{r3, r4, r5, pc}
 8004d3a:	bf00      	nop
 8004d3c:	20002488 	.word	0x20002488

08004d40 <_isatty_r>:
 8004d40:	b538      	push	{r3, r4, r5, lr}
 8004d42:	4c06      	ldr	r4, [pc, #24]	; (8004d5c <_isatty_r+0x1c>)
 8004d44:	2300      	movs	r3, #0
 8004d46:	4605      	mov	r5, r0
 8004d48:	4608      	mov	r0, r1
 8004d4a:	6023      	str	r3, [r4, #0]
 8004d4c:	f000 f862 	bl	8004e14 <_isatty>
 8004d50:	1c43      	adds	r3, r0, #1
 8004d52:	d102      	bne.n	8004d5a <_isatty_r+0x1a>
 8004d54:	6823      	ldr	r3, [r4, #0]
 8004d56:	b103      	cbz	r3, 8004d5a <_isatty_r+0x1a>
 8004d58:	602b      	str	r3, [r5, #0]
 8004d5a:	bd38      	pop	{r3, r4, r5, pc}
 8004d5c:	20002488 	.word	0x20002488

08004d60 <memmove>:
 8004d60:	4288      	cmp	r0, r1
 8004d62:	b510      	push	{r4, lr}
 8004d64:	eb01 0302 	add.w	r3, r1, r2
 8004d68:	d803      	bhi.n	8004d72 <memmove+0x12>
 8004d6a:	1e42      	subs	r2, r0, #1
 8004d6c:	4299      	cmp	r1, r3
 8004d6e:	d10c      	bne.n	8004d8a <memmove+0x2a>
 8004d70:	bd10      	pop	{r4, pc}
 8004d72:	4298      	cmp	r0, r3
 8004d74:	d2f9      	bcs.n	8004d6a <memmove+0xa>
 8004d76:	1881      	adds	r1, r0, r2
 8004d78:	1ad2      	subs	r2, r2, r3
 8004d7a:	42d3      	cmn	r3, r2
 8004d7c:	d100      	bne.n	8004d80 <memmove+0x20>
 8004d7e:	bd10      	pop	{r4, pc}
 8004d80:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004d84:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004d88:	e7f7      	b.n	8004d7a <memmove+0x1a>
 8004d8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d8e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004d92:	e7eb      	b.n	8004d6c <memmove+0xc>

08004d94 <_realloc_r>:
 8004d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d96:	4607      	mov	r7, r0
 8004d98:	4614      	mov	r4, r2
 8004d9a:	460e      	mov	r6, r1
 8004d9c:	b921      	cbnz	r1, 8004da8 <_realloc_r+0x14>
 8004d9e:	4611      	mov	r1, r2
 8004da0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004da4:	f7fe bb0a 	b.w	80033bc <_malloc_r>
 8004da8:	b922      	cbnz	r2, 8004db4 <_realloc_r+0x20>
 8004daa:	f7fe fab9 	bl	8003320 <_free_r>
 8004dae:	4625      	mov	r5, r4
 8004db0:	4628      	mov	r0, r5
 8004db2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004db4:	f000 f814 	bl	8004de0 <_malloc_usable_size_r>
 8004db8:	4284      	cmp	r4, r0
 8004dba:	d90f      	bls.n	8004ddc <_realloc_r+0x48>
 8004dbc:	4621      	mov	r1, r4
 8004dbe:	4638      	mov	r0, r7
 8004dc0:	f7fe fafc 	bl	80033bc <_malloc_r>
 8004dc4:	4605      	mov	r5, r0
 8004dc6:	2800      	cmp	r0, #0
 8004dc8:	d0f2      	beq.n	8004db0 <_realloc_r+0x1c>
 8004dca:	4631      	mov	r1, r6
 8004dcc:	4622      	mov	r2, r4
 8004dce:	f7fe fa93 	bl	80032f8 <memcpy>
 8004dd2:	4631      	mov	r1, r6
 8004dd4:	4638      	mov	r0, r7
 8004dd6:	f7fe faa3 	bl	8003320 <_free_r>
 8004dda:	e7e9      	b.n	8004db0 <_realloc_r+0x1c>
 8004ddc:	4635      	mov	r5, r6
 8004dde:	e7e7      	b.n	8004db0 <_realloc_r+0x1c>

08004de0 <_malloc_usable_size_r>:
 8004de0:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8004de4:	2800      	cmp	r0, #0
 8004de6:	f1a0 0004 	sub.w	r0, r0, #4
 8004dea:	bfbc      	itt	lt
 8004dec:	580b      	ldrlt	r3, [r1, r0]
 8004dee:	18c0      	addlt	r0, r0, r3
 8004df0:	4770      	bx	lr
	...

08004df4 <_close>:
 8004df4:	4b02      	ldr	r3, [pc, #8]	; (8004e00 <_close+0xc>)
 8004df6:	2258      	movs	r2, #88	; 0x58
 8004df8:	601a      	str	r2, [r3, #0]
 8004dfa:	f04f 30ff 	mov.w	r0, #4294967295
 8004dfe:	4770      	bx	lr
 8004e00:	20002488 	.word	0x20002488

08004e04 <_fstat>:
 8004e04:	4b02      	ldr	r3, [pc, #8]	; (8004e10 <_fstat+0xc>)
 8004e06:	2258      	movs	r2, #88	; 0x58
 8004e08:	601a      	str	r2, [r3, #0]
 8004e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8004e0e:	4770      	bx	lr
 8004e10:	20002488 	.word	0x20002488

08004e14 <_isatty>:
 8004e14:	4b02      	ldr	r3, [pc, #8]	; (8004e20 <_isatty+0xc>)
 8004e16:	2258      	movs	r2, #88	; 0x58
 8004e18:	601a      	str	r2, [r3, #0]
 8004e1a:	2000      	movs	r0, #0
 8004e1c:	4770      	bx	lr
 8004e1e:	bf00      	nop
 8004e20:	20002488 	.word	0x20002488

08004e24 <_lseek>:
 8004e24:	4b02      	ldr	r3, [pc, #8]	; (8004e30 <_lseek+0xc>)
 8004e26:	2258      	movs	r2, #88	; 0x58
 8004e28:	601a      	str	r2, [r3, #0]
 8004e2a:	f04f 30ff 	mov.w	r0, #4294967295
 8004e2e:	4770      	bx	lr
 8004e30:	20002488 	.word	0x20002488

08004e34 <_read>:
 8004e34:	4b02      	ldr	r3, [pc, #8]	; (8004e40 <_read+0xc>)
 8004e36:	2258      	movs	r2, #88	; 0x58
 8004e38:	601a      	str	r2, [r3, #0]
 8004e3a:	f04f 30ff 	mov.w	r0, #4294967295
 8004e3e:	4770      	bx	lr
 8004e40:	20002488 	.word	0x20002488

08004e44 <_sbrk>:
 8004e44:	4b04      	ldr	r3, [pc, #16]	; (8004e58 <_sbrk+0x14>)
 8004e46:	6819      	ldr	r1, [r3, #0]
 8004e48:	4602      	mov	r2, r0
 8004e4a:	b909      	cbnz	r1, 8004e50 <_sbrk+0xc>
 8004e4c:	4903      	ldr	r1, [pc, #12]	; (8004e5c <_sbrk+0x18>)
 8004e4e:	6019      	str	r1, [r3, #0]
 8004e50:	6818      	ldr	r0, [r3, #0]
 8004e52:	4402      	add	r2, r0
 8004e54:	601a      	str	r2, [r3, #0]
 8004e56:	4770      	bx	lr
 8004e58:	200007a8 	.word	0x200007a8
 8004e5c:	2000248c 	.word	0x2000248c

08004e60 <_write>:
 8004e60:	4b02      	ldr	r3, [pc, #8]	; (8004e6c <_write+0xc>)
 8004e62:	2258      	movs	r2, #88	; 0x58
 8004e64:	601a      	str	r2, [r3, #0]
 8004e66:	f04f 30ff 	mov.w	r0, #4294967295
 8004e6a:	4770      	bx	lr
 8004e6c:	20002488 	.word	0x20002488

08004e70 <_init>:
 8004e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e72:	bf00      	nop
 8004e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e76:	bc08      	pop	{r3}
 8004e78:	469e      	mov	lr, r3
 8004e7a:	4770      	bx	lr

08004e7c <_fini>:
 8004e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e7e:	bf00      	nop
 8004e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e82:	bc08      	pop	{r3}
 8004e84:	469e      	mov	lr, r3
 8004e86:	4770      	bx	lr
