.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* CC */
.set CC__0__DM__MASK, 0x07
.set CC__0__DM__SHIFT, 0
.set CC__0__DR, CYREG_PRT0_DR
.set CC__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CC__0__HSIOM_MASK, 0x0000000F
.set CC__0__HSIOM_SHIFT, 0
.set CC__0__INTCFG, CYREG_PRT0_INTCFG
.set CC__0__INTSTAT, CYREG_PRT0_INTSTAT
.set CC__0__MASK, 0x01
.set CC__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CC__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CC__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CC__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CC__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CC__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CC__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CC__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CC__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CC__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CC__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CC__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CC__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CC__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CC__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CC__0__PC, CYREG_PRT0_PC
.set CC__0__PC2, CYREG_PRT0_PC2
.set CC__0__PORT, 0
.set CC__0__PS, CYREG_PRT0_PS
.set CC__0__SHIFT, 0
.set CC__DR, CYREG_PRT0_DR
.set CC__INTCFG, CYREG_PRT0_INTCFG
.set CC__INTSTAT, CYREG_PRT0_INTSTAT
.set CC__MASK, 0x01
.set CC__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CC__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CC__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CC__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CC__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CC__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CC__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CC__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CC__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CC__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CC__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CC__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CC__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CC__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CC__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CC__PC, CYREG_PRT0_PC
.set CC__PC2, CYREG_PRT0_PC2
.set CC__PORT, 0
.set CC__PS, CYREG_PRT0_PS
.set CC__SHIFT, 0

/* TM */
.set TM__0__DM__MASK, 0x38
.set TM__0__DM__SHIFT, 3
.set TM__0__DR, CYREG_PRT2_DR
.set TM__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set TM__0__HSIOM_MASK, 0x000000F0
.set TM__0__HSIOM_SHIFT, 4
.set TM__0__INTCFG, CYREG_PRT2_INTCFG
.set TM__0__INTSTAT, CYREG_PRT2_INTSTAT
.set TM__0__MASK, 0x02
.set TM__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set TM__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set TM__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set TM__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set TM__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set TM__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set TM__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set TM__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set TM__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set TM__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set TM__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set TM__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set TM__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set TM__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set TM__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set TM__0__PC, CYREG_PRT2_PC
.set TM__0__PC2, CYREG_PRT2_PC2
.set TM__0__PORT, 2
.set TM__0__PS, CYREG_PRT2_PS
.set TM__0__SHIFT, 1
.set TM__DR, CYREG_PRT2_DR
.set TM__INTCFG, CYREG_PRT2_INTCFG
.set TM__INTSTAT, CYREG_PRT2_INTSTAT
.set TM__MASK, 0x02
.set TM__PA__CFG0, CYREG_UDB_PA2_CFG0
.set TM__PA__CFG1, CYREG_UDB_PA2_CFG1
.set TM__PA__CFG10, CYREG_UDB_PA2_CFG10
.set TM__PA__CFG11, CYREG_UDB_PA2_CFG11
.set TM__PA__CFG12, CYREG_UDB_PA2_CFG12
.set TM__PA__CFG13, CYREG_UDB_PA2_CFG13
.set TM__PA__CFG14, CYREG_UDB_PA2_CFG14
.set TM__PA__CFG2, CYREG_UDB_PA2_CFG2
.set TM__PA__CFG3, CYREG_UDB_PA2_CFG3
.set TM__PA__CFG4, CYREG_UDB_PA2_CFG4
.set TM__PA__CFG5, CYREG_UDB_PA2_CFG5
.set TM__PA__CFG6, CYREG_UDB_PA2_CFG6
.set TM__PA__CFG7, CYREG_UDB_PA2_CFG7
.set TM__PA__CFG8, CYREG_UDB_PA2_CFG8
.set TM__PA__CFG9, CYREG_UDB_PA2_CFG9
.set TM__PC, CYREG_PRT2_PC
.set TM__PC2, CYREG_PRT2_PC2
.set TM__PORT, 2
.set TM__PS, CYREG_PRT2_PS
.set TM__SHIFT, 1

/* BAT */
.set BAT__0__DM__MASK, 0x7000
.set BAT__0__DM__SHIFT, 12
.set BAT__0__DR, CYREG_PRT2_DR
.set BAT__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set BAT__0__HSIOM_MASK, 0x000F0000
.set BAT__0__HSIOM_SHIFT, 16
.set BAT__0__INTCFG, CYREG_PRT2_INTCFG
.set BAT__0__INTSTAT, CYREG_PRT2_INTSTAT
.set BAT__0__MASK, 0x10
.set BAT__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set BAT__0__OUT_SEL_SHIFT, 8
.set BAT__0__OUT_SEL_VAL, 3
.set BAT__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set BAT__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set BAT__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set BAT__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set BAT__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set BAT__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set BAT__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set BAT__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set BAT__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set BAT__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set BAT__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set BAT__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set BAT__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set BAT__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set BAT__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set BAT__0__PC, CYREG_PRT2_PC
.set BAT__0__PC2, CYREG_PRT2_PC2
.set BAT__0__PORT, 2
.set BAT__0__PS, CYREG_PRT2_PS
.set BAT__0__SHIFT, 4
.set BAT__DR, CYREG_PRT2_DR
.set BAT__INTCFG, CYREG_PRT2_INTCFG
.set BAT__INTSTAT, CYREG_PRT2_INTSTAT
.set BAT__MASK, 0x10
.set BAT__PA__CFG0, CYREG_UDB_PA2_CFG0
.set BAT__PA__CFG1, CYREG_UDB_PA2_CFG1
.set BAT__PA__CFG10, CYREG_UDB_PA2_CFG10
.set BAT__PA__CFG11, CYREG_UDB_PA2_CFG11
.set BAT__PA__CFG12, CYREG_UDB_PA2_CFG12
.set BAT__PA__CFG13, CYREG_UDB_PA2_CFG13
.set BAT__PA__CFG14, CYREG_UDB_PA2_CFG14
.set BAT__PA__CFG2, CYREG_UDB_PA2_CFG2
.set BAT__PA__CFG3, CYREG_UDB_PA2_CFG3
.set BAT__PA__CFG4, CYREG_UDB_PA2_CFG4
.set BAT__PA__CFG5, CYREG_UDB_PA2_CFG5
.set BAT__PA__CFG6, CYREG_UDB_PA2_CFG6
.set BAT__PA__CFG7, CYREG_UDB_PA2_CFG7
.set BAT__PA__CFG8, CYREG_UDB_PA2_CFG8
.set BAT__PA__CFG9, CYREG_UDB_PA2_CFG9
.set BAT__PC, CYREG_PRT2_PC
.set BAT__PC2, CYREG_PRT2_PC2
.set BAT__PORT, 2
.set BAT__PS, CYREG_PRT2_PS
.set BAT__SHIFT, 4

/* INH */
.set INH__0__DM__MASK, 0x38
.set INH__0__DM__SHIFT, 3
.set INH__0__DR, CYREG_PRT0_DR
.set INH__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set INH__0__HSIOM_MASK, 0x000000F0
.set INH__0__HSIOM_SHIFT, 4
.set INH__0__INTCFG, CYREG_PRT0_INTCFG
.set INH__0__INTSTAT, CYREG_PRT0_INTSTAT
.set INH__0__MASK, 0x02
.set INH__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set INH__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set INH__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set INH__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set INH__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set INH__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set INH__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set INH__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set INH__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set INH__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set INH__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set INH__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set INH__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set INH__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set INH__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set INH__0__PC, CYREG_PRT0_PC
.set INH__0__PC2, CYREG_PRT0_PC2
.set INH__0__PORT, 0
.set INH__0__PS, CYREG_PRT0_PS
.set INH__0__SHIFT, 1
.set INH__DR, CYREG_PRT0_DR
.set INH__INTCFG, CYREG_PRT0_INTCFG
.set INH__INTSTAT, CYREG_PRT0_INTSTAT
.set INH__MASK, 0x02
.set INH__PA__CFG0, CYREG_UDB_PA0_CFG0
.set INH__PA__CFG1, CYREG_UDB_PA0_CFG1
.set INH__PA__CFG10, CYREG_UDB_PA0_CFG10
.set INH__PA__CFG11, CYREG_UDB_PA0_CFG11
.set INH__PA__CFG12, CYREG_UDB_PA0_CFG12
.set INH__PA__CFG13, CYREG_UDB_PA0_CFG13
.set INH__PA__CFG14, CYREG_UDB_PA0_CFG14
.set INH__PA__CFG2, CYREG_UDB_PA0_CFG2
.set INH__PA__CFG3, CYREG_UDB_PA0_CFG3
.set INH__PA__CFG4, CYREG_UDB_PA0_CFG4
.set INH__PA__CFG5, CYREG_UDB_PA0_CFG5
.set INH__PA__CFG6, CYREG_UDB_PA0_CFG6
.set INH__PA__CFG7, CYREG_UDB_PA0_CFG7
.set INH__PA__CFG8, CYREG_UDB_PA0_CFG8
.set INH__PA__CFG9, CYREG_UDB_PA0_CFG9
.set INH__PC, CYREG_PRT0_PC
.set INH__PC2, CYREG_PRT0_PC2
.set INH__PORT, 0
.set INH__PS, CYREG_PRT0_PS
.set INH__SHIFT, 1

/* V_DD */
.set V_DD__0__DM__MASK, 0x07
.set V_DD__0__DM__SHIFT, 0
.set V_DD__0__DR, CYREG_PRT2_DR
.set V_DD__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set V_DD__0__HSIOM_MASK, 0x0000000F
.set V_DD__0__HSIOM_SHIFT, 0
.set V_DD__0__INTCFG, CYREG_PRT2_INTCFG
.set V_DD__0__INTSTAT, CYREG_PRT2_INTSTAT
.set V_DD__0__MASK, 0x01
.set V_DD__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set V_DD__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set V_DD__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set V_DD__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set V_DD__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set V_DD__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set V_DD__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set V_DD__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set V_DD__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set V_DD__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set V_DD__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set V_DD__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set V_DD__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set V_DD__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set V_DD__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set V_DD__0__PC, CYREG_PRT2_PC
.set V_DD__0__PC2, CYREG_PRT2_PC2
.set V_DD__0__PORT, 2
.set V_DD__0__PS, CYREG_PRT2_PS
.set V_DD__0__SHIFT, 0
.set V_DD__DR, CYREG_PRT2_DR
.set V_DD__INTCFG, CYREG_PRT2_INTCFG
.set V_DD__INTSTAT, CYREG_PRT2_INTSTAT
.set V_DD__MASK, 0x01
.set V_DD__PA__CFG0, CYREG_UDB_PA2_CFG0
.set V_DD__PA__CFG1, CYREG_UDB_PA2_CFG1
.set V_DD__PA__CFG10, CYREG_UDB_PA2_CFG10
.set V_DD__PA__CFG11, CYREG_UDB_PA2_CFG11
.set V_DD__PA__CFG12, CYREG_UDB_PA2_CFG12
.set V_DD__PA__CFG13, CYREG_UDB_PA2_CFG13
.set V_DD__PA__CFG14, CYREG_UDB_PA2_CFG14
.set V_DD__PA__CFG2, CYREG_UDB_PA2_CFG2
.set V_DD__PA__CFG3, CYREG_UDB_PA2_CFG3
.set V_DD__PA__CFG4, CYREG_UDB_PA2_CFG4
.set V_DD__PA__CFG5, CYREG_UDB_PA2_CFG5
.set V_DD__PA__CFG6, CYREG_UDB_PA2_CFG6
.set V_DD__PA__CFG7, CYREG_UDB_PA2_CFG7
.set V_DD__PA__CFG8, CYREG_UDB_PA2_CFG8
.set V_DD__PA__CFG9, CYREG_UDB_PA2_CFG9
.set V_DD__PC, CYREG_PRT2_PC
.set V_DD__PC2, CYREG_PRT2_PC2
.set V_DD__PORT, 2
.set V_DD__PS, CYREG_PRT2_PS
.set V_DD__SHIFT, 0

/* V_SS */
.set V_SS__0__DM__MASK, 0x1C0
.set V_SS__0__DM__SHIFT, 6
.set V_SS__0__DR, CYREG_PRT2_DR
.set V_SS__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set V_SS__0__HSIOM_MASK, 0x00000F00
.set V_SS__0__HSIOM_SHIFT, 8
.set V_SS__0__INTCFG, CYREG_PRT2_INTCFG
.set V_SS__0__INTSTAT, CYREG_PRT2_INTSTAT
.set V_SS__0__MASK, 0x04
.set V_SS__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set V_SS__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set V_SS__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set V_SS__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set V_SS__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set V_SS__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set V_SS__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set V_SS__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set V_SS__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set V_SS__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set V_SS__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set V_SS__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set V_SS__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set V_SS__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set V_SS__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set V_SS__0__PC, CYREG_PRT2_PC
.set V_SS__0__PC2, CYREG_PRT2_PC2
.set V_SS__0__PORT, 2
.set V_SS__0__PS, CYREG_PRT2_PS
.set V_SS__0__SHIFT, 2
.set V_SS__DR, CYREG_PRT2_DR
.set V_SS__INTCFG, CYREG_PRT2_INTCFG
.set V_SS__INTSTAT, CYREG_PRT2_INTSTAT
.set V_SS__MASK, 0x04
.set V_SS__PA__CFG0, CYREG_UDB_PA2_CFG0
.set V_SS__PA__CFG1, CYREG_UDB_PA2_CFG1
.set V_SS__PA__CFG10, CYREG_UDB_PA2_CFG10
.set V_SS__PA__CFG11, CYREG_UDB_PA2_CFG11
.set V_SS__PA__CFG12, CYREG_UDB_PA2_CFG12
.set V_SS__PA__CFG13, CYREG_UDB_PA2_CFG13
.set V_SS__PA__CFG14, CYREG_UDB_PA2_CFG14
.set V_SS__PA__CFG2, CYREG_UDB_PA2_CFG2
.set V_SS__PA__CFG3, CYREG_UDB_PA2_CFG3
.set V_SS__PA__CFG4, CYREG_UDB_PA2_CFG4
.set V_SS__PA__CFG5, CYREG_UDB_PA2_CFG5
.set V_SS__PA__CFG6, CYREG_UDB_PA2_CFG6
.set V_SS__PA__CFG7, CYREG_UDB_PA2_CFG7
.set V_SS__PA__CFG8, CYREG_UDB_PA2_CFG8
.set V_SS__PA__CFG9, CYREG_UDB_PA2_CFG9
.set V_SS__PC, CYREG_PRT2_PC
.set V_SS__PC2, CYREG_PRT2_PC2
.set V_SS__PORT, 2
.set V_SS__PS, CYREG_PRT2_PS
.set V_SS__SHIFT, 2

/* IDAC_1_cy_psoc4_idac */
.set IDAC_1_cy_psoc4_idac__CONTROL, CYREG_CSD_CONFIG
.set IDAC_1_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set IDAC_1_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set IDAC_1_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set IDAC_1_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set IDAC_1_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set IDAC_1_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set IDAC_1_cy_psoc4_idac__IDAC_NUMBER, 1
.set IDAC_1_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set IDAC_1_cy_psoc4_idac__POLARITY_SHIFT, 16

/* Counter_1_CounterUDB */
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_00
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_00
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_00
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_00
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_00
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_00
.set Counter_1_CounterUDB_sC16_counterdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0_00
.set Counter_1_CounterUDB_sC16_counterdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1_00
.set Counter_1_CounterUDB_sC16_counterdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0_00
.set Counter_1_CounterUDB_sC16_counterdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1_00
.set Counter_1_CounterUDB_sC16_counterdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set Counter_1_CounterUDB_sC16_counterdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0_00
.set Counter_1_CounterUDB_sC16_counterdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1_00
.set Counter_1_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_00
.set Counter_1_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_UDB_W8_A0_00
.set Counter_1_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_UDB_W8_A1_00
.set Counter_1_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_00
.set Counter_1_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_UDB_W8_D0_00
.set Counter_1_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_UDB_W8_D1_00
.set Counter_1_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set Counter_1_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_00
.set Counter_1_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_UDB_W8_F0_00
.set Counter_1_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_UDB_W8_F1_00
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A0_01
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A1_01
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D0_01
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D1_01
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F0_01
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F1_01
.set Counter_1_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A_01
.set Counter_1_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_UDB_W8_A0_01
.set Counter_1_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_UDB_W8_A1_01
.set Counter_1_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D_01
.set Counter_1_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_UDB_W8_D0_01
.set Counter_1_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_UDB_W8_D1_01
.set Counter_1_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set Counter_1_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F_01
.set Counter_1_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_UDB_W8_F0_01
.set Counter_1_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_UDB_W8_F1_01
.set Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Counter_1_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Counter_1_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_01
.set Counter_1_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Counter_1_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Counter_1_CounterUDB_sSTSReg_stsreg__4__MASK, 0x10
.set Counter_1_CounterUDB_sSTSReg_stsreg__4__POS, 4
.set Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Counter_1_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Counter_1_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Counter_1_CounterUDB_sSTSReg_stsreg__MASK, 0x77
.set Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_UDB_W8_MSK_01
.set Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_UDB_W8_ST_01

/* ResolutionClk */
.set ResolutionClk__DIVIDER_MASK, 0x0000FFFF
.set ResolutionClk__ENABLE, CYREG_CLK_DIVIDER_A00
.set ResolutionClk__ENABLE_MASK, 0x80000000
.set ResolutionClk__MASK, 0x80000000
.set ResolutionClk__REGISTER, CYREG_CLK_DIVIDER_A00

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_GEN4, 2
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 12
.set CYDEV_CHIP_DIE_PSOC4A, 5
.set CYDEV_CHIP_DIE_PSOC5LP, 11
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 5
.set CYDEV_CHIP_MEMBER_4C, 9
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 6
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4L, 8
.set CYDEV_CHIP_MEMBER_4M, 7
.set CYDEV_CHIP_MEMBER_5A, 11
.set CYDEV_CHIP_MEMBER_5B, 10
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_GEN4_ES, 17
.set CYDEV_CHIP_REV_GEN4_ES2, 33
.set CYDEV_CHIP_REV_GEN4_PRODUCTION, 17
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
