Classic Timing Analyzer report for top_de2
Wed Dec  4 12:05:22 2013
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clock_50mhz'
  8. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack ; Required Time ; Actual Time                      ; From                                          ; To                                                                                          ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A   ; None          ; 5.761 ns                         ; piece_input[0]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[60] ; --                           ; clock_50mhz                  ; 0            ;
; Worst-case tco                              ; N/A   ; None          ; 10.717 ns                        ; vga:inst3|vga_read:read_and_output|v_sync_out ; vga_vsync                                                                                   ; clock_50mhz                  ; --                           ; 0            ;
; Worst-case tpd                              ; N/A   ; None          ; 2.612 ns                         ; altera_internal_jtag~TDO                      ; altera_reserved_tdo                                                                         ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A   ; None          ; 1.928 ns                         ; altera_internal_jtag~TDIUTAP                  ; sld_hub:auto_hub|irsr_reg[8]                                                                ; --                           ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A   ; None          ; 132.59 MHz ( period = 7.542 ns ) ; sld_hub:auto_hub|irf_reg[1][4]                ; sld_hub:auto_hub|tdo                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Setup: 'clock_50mhz'                  ; N/A   ; None          ; 139.10 MHz ( period = 7.189 ns ) ; controller:inst4|cur_state.reset_timers_a_1   ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz                  ; clock_50mhz                  ; 0            ;
; Total number of failed paths                ;       ;               ;                                  ;                                               ;                                                                                             ;                              ;                              ; 0            ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_50mhz                  ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_50mhz'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                ; To                                                                                          ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 139.10 MHz ( period = 7.189 ns )                    ; controller:inst4|cur_state.reset_timers_a_1                                                         ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.974 ns                ;
; N/A                                     ; 139.37 MHz ( period = 7.175 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.960 ns                ;
; N/A                                     ; 140.10 MHz ( period = 7.138 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.923 ns                ;
; N/A                                     ; 140.11 MHz ( period = 7.137 ns )                    ; controller:inst4|cur_state.drop_timer_reset                                                         ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.922 ns                ;
; N/A                                     ; 141.48 MHz ( period = 7.068 ns )                    ; controller:inst4|cur_state.reset_timers_a_1                                                         ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.853 ns                ;
; N/A                                     ; 141.64 MHz ( period = 7.060 ns )                    ; controller:inst4|cur_state.reset_timers_a_2                                                         ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.845 ns                ;
; N/A                                     ; 141.76 MHz ( period = 7.054 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.839 ns                ;
; N/A                                     ; 142.05 MHz ( period = 7.040 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                                         ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.825 ns                ;
; N/A                                     ; 142.21 MHz ( period = 7.032 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.824 ns                ;
; N/A                                     ; 142.51 MHz ( period = 7.017 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.802 ns                ;
; N/A                                     ; 142.53 MHz ( period = 7.016 ns )                    ; controller:inst4|cur_state.drop_timer_reset                                                         ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.801 ns                ;
; N/A                                     ; 143.10 MHz ( period = 6.988 ns )                    ; controller:inst4|cur_state.put_back_1                                                               ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.780 ns                ;
; N/A                                     ; 143.76 MHz ( period = 6.956 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.741 ns                ;
; N/A                                     ; 144.11 MHz ( period = 6.939 ns )                    ; controller:inst4|cur_state.reset_timers_a_2                                                         ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.724 ns                ;
; N/A                                     ; 144.43 MHz ( period = 6.924 ns )                    ; controller:inst4|cur_state.space_5                                                                  ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.716 ns                ;
; N/A                                     ; 144.45 MHz ( period = 6.923 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.708 ns                ;
; N/A                                     ; 144.47 MHz ( period = 6.922 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.707 ns                ;
; N/A                                     ; 144.53 MHz ( period = 6.919 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                                         ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.704 ns                ;
; N/A                                     ; 144.70 MHz ( period = 6.911 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.696 ns                ;
; N/A                                     ; 144.70 MHz ( period = 6.911 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.703 ns                ;
; N/A                                     ; 145.62 MHz ( period = 6.867 ns )                    ; controller:inst4|cur_state.put_back_1                                                               ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.659 ns                ;
; N/A                                     ; 146.09 MHz ( period = 6.845 ns )                    ; vga:inst3|vga_np_check:np_check|in_np_state                                                         ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.623 ns                ;
; N/A                                     ; 146.20 MHz ( period = 6.840 ns )                    ; controller:inst4|cur_state.move_down_3                                                              ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.633 ns                ;
; N/A                                     ; 146.31 MHz ( period = 6.835 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.620 ns                ;
; N/A                                     ; 146.58 MHz ( period = 6.822 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.607 ns                ;
; N/A                                     ; 146.97 MHz ( period = 6.804 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[0]                                       ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 146.99 MHz ( period = 6.803 ns )                    ; controller:inst4|cur_state.space_5                                                                  ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.595 ns                ;
; N/A                                     ; 147.02 MHz ( period = 6.802 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.587 ns                ;
; N/A                                     ; 147.04 MHz ( period = 6.801 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.586 ns                ;
; N/A                                     ; 147.28 MHz ( period = 6.790 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 147.28 MHz ( period = 6.790 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.575 ns                ;
; N/A                                     ; 147.67 MHz ( period = 6.772 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[0]                                             ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.557 ns                ;
; N/A                                     ; 147.73 MHz ( period = 6.769 ns )                    ; check_mask:inst5|empty_s                                                                            ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.569 ns                ;
; N/A                                     ; 147.97 MHz ( period = 6.758 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 148.30 MHz ( period = 6.743 ns )                    ; de_piece:inst6|state.reset                                                                          ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.529 ns                ;
; N/A                                     ; 148.41 MHz ( period = 6.738 ns )                    ; controller:inst4|cur_state.reset_timers_a_1                                                         ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.512 ns                ;
; N/A                                     ; 148.50 MHz ( period = 6.734 ns )                    ; piece_lut:inst7|mask[0]                                                                             ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.520 ns                ;
; N/A                                     ; 148.63 MHz ( period = 6.728 ns )                    ; controller:inst4|cur_state.put_back_3                                                               ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.521 ns                ;
; N/A                                     ; 148.72 MHz ( period = 6.724 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.498 ns                ;
; N/A                                     ; 148.83 MHz ( period = 6.719 ns )                    ; controller:inst4|cur_state.move_down_3                                                              ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.512 ns                ;
; N/A                                     ; 149.05 MHz ( period = 6.709 ns )                    ; vga:inst3|vga_score_check:score_check|in_score_state                                                ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.486 ns                ;
; N/A                                     ; 149.12 MHz ( period = 6.706 ns )                    ; vga:inst3|vga_score_trans:score_translation|mem_addr_state[0]                                       ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.491 ns                ;
; N/A                                     ; 149.23 MHz ( period = 6.701 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.486 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.483 ns                ;
; N/A                                     ; 149.54 MHz ( period = 6.687 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.461 ns                ;
; N/A                                     ; 149.57 MHz ( period = 6.686 ns )                    ; controller:inst4|cur_state.drop_timer_reset                                                         ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.460 ns                ;
; N/A                                     ; 149.66 MHz ( period = 6.682 ns )                    ; controller:inst4|cur_state.reset_timers_a_1                                                         ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.467 ns                ;
; N/A                                     ; 149.90 MHz ( period = 6.671 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.463 ns                ;
; N/A                                     ; 149.95 MHz ( period = 6.669 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.461 ns                ;
; N/A                                     ; 149.97 MHz ( period = 6.668 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.453 ns                ;
; N/A                                     ; 150.67 MHz ( period = 6.637 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.429 ns                ;
; N/A                                     ; 150.81 MHz ( period = 6.631 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.416 ns                ;
; N/A                                     ; 150.83 MHz ( period = 6.630 ns )                    ; controller:inst4|cur_state.drop_timer_reset                                                         ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.415 ns                ;
; N/A                                     ; 151.01 MHz ( period = 6.622 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[1]                                             ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.407 ns                ;
; N/A                                     ; 151.19 MHz ( period = 6.614 ns )                    ; controller:inst4|cur_state.lock_timer_start                                                         ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.406 ns                ;
; N/A                                     ; 151.31 MHz ( period = 6.609 ns )                    ; controller:inst4|cur_state.reset_timers_a_2                                                         ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.383 ns                ;
; N/A                                     ; 151.35 MHz ( period = 6.607 ns )                    ; controller:inst4|cur_state.put_back_3                                                               ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.400 ns                ;
; N/A                                     ; 151.65 MHz ( period = 6.594 ns )                    ; controller:inst4|cur_state.space_1                                                                  ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.387 ns                ;
; N/A                                     ; 151.77 MHz ( period = 6.589 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                                         ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.363 ns                ;
; N/A                                     ; 151.95 MHz ( period = 6.581 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.362 ns                ;
; N/A                                     ; 152.05 MHz ( period = 6.577 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.362 ns                ;
; N/A                                     ; 152.25 MHz ( period = 6.568 ns )                    ; controller:inst4|cur_state.reset_timers_a_1                                                         ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.342 ns                ;
; N/A                                     ; 152.58 MHz ( period = 6.554 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.328 ns                ;
; N/A                                     ; 152.60 MHz ( period = 6.553 ns )                    ; controller:inst4|cur_state.reset_timers_a_2                                                         ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.338 ns                ;
; N/A                                     ; 152.67 MHz ( period = 6.550 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.342 ns                ;
; N/A                                     ; 152.98 MHz ( period = 6.537 ns )                    ; controller:inst4|cur_state.put_back_1                                                               ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.318 ns                ;
; N/A                                     ; 153.07 MHz ( period = 6.533 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                                         ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.318 ns                ;
; N/A                                     ; 153.16 MHz ( period = 6.529 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.321 ns                ;
; N/A                                     ; 153.26 MHz ( period = 6.525 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.317 ns                ;
; N/A                                     ; 153.44 MHz ( period = 6.517 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.291 ns                ;
; N/A                                     ; 153.47 MHz ( period = 6.516 ns )                    ; controller:inst4|cur_state.drop_timer_reset                                                         ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.290 ns                ;
; N/A                                     ; 153.73 MHz ( period = 6.505 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 154.01 MHz ( period = 6.493 ns )                    ; controller:inst4|cur_state.lock_timer_start                                                         ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.285 ns                ;
; N/A                                     ; 154.08 MHz ( period = 6.490 ns )                    ; vga:inst3|vga_score_trans:score_translation|mem_addr_state[1]                                       ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.275 ns                ;
; N/A                                     ; 154.30 MHz ( period = 6.481 ns )                    ; controller:inst4|cur_state.put_back_1                                                               ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.273 ns                ;
; N/A                                     ; 154.42 MHz ( period = 6.476 ns )                    ; controller:inst4|cur_state.first_draw_1                                                             ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.266 ns                ;
; N/A                                     ; 154.49 MHz ( period = 6.473 ns )                    ; controller:inst4|cur_state.space_5                                                                  ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.254 ns                ;
; N/A                                     ; 154.49 MHz ( period = 6.473 ns )                    ; controller:inst4|cur_state.space_1                                                                  ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.266 ns                ;
; N/A                                     ; 154.51 MHz ( period = 6.472 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.246 ns                ;
; N/A                                     ; 154.54 MHz ( period = 6.471 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.245 ns                ;
; N/A                                     ; 154.58 MHz ( period = 6.469 ns )                    ; controller:inst4|cur_state.collision_3                                                              ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.256 ns                ;
; N/A                                     ; 154.80 MHz ( period = 6.460 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.234 ns                ;
; N/A                                     ; 154.97 MHz ( period = 6.453 ns )                    ; controller:inst4|cur_state.space_4                                                                  ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.246 ns                ;
; N/A                                     ; 155.06 MHz ( period = 6.449 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.234 ns                ;
; N/A                                     ; 155.26 MHz ( period = 6.441 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[1]                                       ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.219 ns                ;
; N/A                                     ; 155.28 MHz ( period = 6.440 ns )                    ; controller:inst4|cur_state.reset_timers_a_1                                                         ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.225 ns                ;
; N/A                                     ; 155.28 MHz ( period = 6.440 ns )                    ; controller:inst4|cur_state.reset_timers_a_1                                                         ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.225 ns                ;
; N/A                                     ; 155.30 MHz ( period = 6.439 ns )                    ; controller:inst4|cur_state.reset_timers_a_2                                                         ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.213 ns                ;
; N/A                                     ; 155.62 MHz ( period = 6.426 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.211 ns                ;
; N/A                                     ; 155.62 MHz ( period = 6.426 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.211 ns                ;
; N/A                                     ; 155.79 MHz ( period = 6.419 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                                         ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.193 ns                ;
; N/A                                     ; 155.84 MHz ( period = 6.417 ns )                    ; controller:inst4|cur_state.space_5                                                                  ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.209 ns                ;
; N/A                                     ; 155.86 MHz ( period = 6.416 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.201 ns                ;
; N/A                                     ; 155.86 MHz ( period = 6.416 ns )                    ; controller:inst4|cur_state.reset_timers_a_1                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[62] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.177 ns                ;
; N/A                                     ; 155.88 MHz ( period = 6.415 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 155.98 MHz ( period = 6.411 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.192 ns                ;
; N/A                                     ; 156.05 MHz ( period = 6.408 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 156.15 MHz ( period = 6.404 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.189 ns                ;
; N/A                                     ; 156.18 MHz ( period = 6.403 ns )                    ; piece_lut:inst7|mask[1]                                                                             ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.189 ns                ;
; N/A                                     ; 156.18 MHz ( period = 6.403 ns )                    ; controller:inst4|cur_state.space_3                                                                  ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.195 ns                ;
; N/A                                     ; 156.20 MHz ( period = 6.402 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[62] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.163 ns                ;
; N/A                                     ; 156.52 MHz ( period = 6.389 ns )                    ; controller:inst4|cur_state.move_down_3                                                              ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.171 ns                ;
; N/A                                     ; 156.52 MHz ( period = 6.389 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.174 ns                ;
; N/A                                     ; 156.52 MHz ( period = 6.389 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.174 ns                ;
; N/A                                     ; 156.54 MHz ( period = 6.388 ns )                    ; controller:inst4|cur_state.drop_timer_reset                                                         ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.173 ns                ;
; N/A                                     ; 156.54 MHz ( period = 6.388 ns )                    ; controller:inst4|cur_state.drop_timer_reset                                                         ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.173 ns                ;
; N/A                                     ; 156.96 MHz ( period = 6.371 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 157.06 MHz ( period = 6.367 ns )                    ; controller:inst4|cur_state.put_back_1                                                               ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.148 ns                ;
; N/A                                     ; 157.08 MHz ( period = 6.366 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.158 ns                ;
; N/A                                     ; 157.11 MHz ( period = 6.365 ns )                    ; controller:inst4|cur_state.key                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[62] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.126 ns                ;
; N/A                                     ; 157.13 MHz ( period = 6.364 ns )                    ; controller:inst4|cur_state.drop_timer_reset                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[62] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.125 ns                ;
; N/A                                     ; 157.36 MHz ( period = 6.355 ns )                    ; controller:inst4|cur_state.first_draw_1                                                             ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 157.51 MHz ( period = 6.349 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.134 ns                ;
; N/A                                     ; 157.53 MHz ( period = 6.348 ns )                    ; controller:inst4|cur_state.collision_3                                                              ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.135 ns                ;
; N/A                                     ; 157.75 MHz ( period = 6.339 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.120 ns                ;
; N/A                                     ; 157.85 MHz ( period = 6.335 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.109 ns                ;
; N/A                                     ; 157.90 MHz ( period = 6.333 ns )                    ; controller:inst4|cur_state.move_down_3                                                              ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.126 ns                ;
; N/A                                     ; 157.90 MHz ( period = 6.333 ns )                    ; check_mask:inst5|empty_s                                                                            ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.133 ns                ;
; N/A                                     ; 157.93 MHz ( period = 6.332 ns )                    ; controller:inst4|cur_state.space_4                                                                  ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.125 ns                ;
; N/A                                     ; 158.25 MHz ( period = 6.319 ns )                    ; de_piece:inst6|cur_addr[0]                                                                          ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.105 ns                ;
; N/A                                     ; 158.35 MHz ( period = 6.315 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.100 ns                ;
; N/A                                     ; 158.45 MHz ( period = 6.311 ns )                    ; controller:inst4|cur_state.reset_timers_a_2                                                         ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.096 ns                ;
; N/A                                     ; 158.45 MHz ( period = 6.311 ns )                    ; controller:inst4|cur_state.reset_timers_a_2                                                         ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.096 ns                ;
; N/A                                     ; 158.53 MHz ( period = 6.308 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.099 ns                ;
; N/A                                     ; 158.55 MHz ( period = 6.307 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.088 ns                ;
; N/A                                     ; 158.65 MHz ( period = 6.303 ns )                    ; controller:inst4|cur_state.space_5                                                                  ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.084 ns                ;
; N/A                                     ; 158.68 MHz ( period = 6.302 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.076 ns                ;
; N/A                                     ; 158.70 MHz ( period = 6.301 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.075 ns                ;
; N/A                                     ; 158.96 MHz ( period = 6.291 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                                         ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.076 ns                ;
; N/A                                     ; 158.96 MHz ( period = 6.291 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                                         ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.076 ns                ;
; N/A                                     ; 158.98 MHz ( period = 6.290 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.064 ns                ;
; N/A                                     ; 159.06 MHz ( period = 6.287 ns )                    ; controller:inst4|cur_state.reset_timers_a_2                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[62] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.048 ns                ;
; N/A                                     ; 159.16 MHz ( period = 6.283 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.075 ns                ;
; N/A                                     ; 159.16 MHz ( period = 6.283 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.075 ns                ;
; N/A                                     ; 159.16 MHz ( period = 6.283 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.075 ns                ;
; N/A                                     ; 159.18 MHz ( period = 6.282 ns )                    ; controller:inst4|cur_state.space_3                                                                  ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.074 ns                ;
; N/A                                     ; 159.31 MHz ( period = 6.277 ns )                    ; controller:inst4|cur_state.put_back_3                                                               ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.059 ns                ;
; N/A                                     ; 159.57 MHz ( period = 6.267 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[62] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.028 ns                ;
; N/A                                     ; 159.69 MHz ( period = 6.262 ns )                    ; de_piece:inst6|cur_addr[1]                                                                          ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.048 ns                ;
; N/A                                     ; 159.77 MHz ( period = 6.259 ns )                    ; controller:inst4|cur_state.reset_timers_b_1                                                         ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.046 ns                ;
; N/A                                     ; 159.77 MHz ( period = 6.259 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[62] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.027 ns                ;
; N/A                                     ; 159.97 MHz ( period = 6.251 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.043 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.021 ns                ;
; N/A                                     ; 160.13 MHz ( period = 6.245 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.037 ns                ;
; N/A                                     ; 160.28 MHz ( period = 6.239 ns )                    ; controller:inst4|cur_state.put_back_1                                                               ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.031 ns                ;
; N/A                                     ; 160.28 MHz ( period = 6.239 ns )                    ; controller:inst4|cur_state.put_back_1                                                               ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.031 ns                ;
; N/A                                     ; 160.54 MHz ( period = 6.229 ns )                    ; de_piece:inst6|cur_addr[5]                                                                          ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.015 ns                ;
; N/A                                     ; 160.57 MHz ( period = 6.228 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.013 ns                ;
; N/A                                     ; 160.62 MHz ( period = 6.226 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.032 ns                ;
; N/A                                     ; 160.75 MHz ( period = 6.221 ns )                    ; controller:inst4|cur_state.put_back_3                                                               ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.014 ns                ;
; N/A                                     ; 160.77 MHz ( period = 6.220 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.001 ns                ;
; N/A                                     ; 160.80 MHz ( period = 6.219 ns )                    ; controller:inst4|cur_state.move_down_3                                                              ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.001 ns                ;
; N/A                                     ; 160.82 MHz ( period = 6.218 ns )                    ; check_mask:inst5|empty_s                                                                            ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.007 ns                ;
; N/A                                     ; 160.85 MHz ( period = 6.217 ns )                    ; controller:inst4|cur_state.gen_piece_1                                                              ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.023 ns                ;
; N/A                                     ; 160.90 MHz ( period = 6.215 ns )                    ; controller:inst4|cur_state.put_back_1                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[62] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 161.06 MHz ( period = 6.209 ns )                    ; controller:inst4|cur_state.reset_timers_a_1                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[62]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 161.11 MHz ( period = 6.207 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.992 ns                ;
; N/A                                     ; 161.11 MHz ( period = 6.207 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.992 ns                ;
; N/A                                     ; 161.26 MHz ( period = 6.201 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.975 ns                ;
; N/A                                     ; 161.42 MHz ( period = 6.195 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[62]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.995 ns                ;
; N/A                                     ; 161.52 MHz ( period = 6.191 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.976 ns                ;
; N/A                                     ; 161.73 MHz ( period = 6.183 ns )                    ; controller:inst4|cur_state.draw                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[62] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.944 ns                ;
; N/A                                     ; 161.89 MHz ( period = 6.177 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.970 ns                ;
; N/A                                     ; 161.94 MHz ( period = 6.175 ns )                    ; controller:inst4|cur_state.space_5                                                                  ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.967 ns                ;
; N/A                                     ; 161.94 MHz ( period = 6.175 ns )                    ; controller:inst4|cur_state.space_5                                                                  ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.967 ns                ;
; N/A                                     ; 161.97 MHz ( period = 6.174 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.959 ns                ;
; N/A                                     ; 161.97 MHz ( period = 6.174 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.959 ns                ;
; N/A                                     ; 162.00 MHz ( period = 6.173 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.958 ns                ;
; N/A                                     ; 162.00 MHz ( period = 6.173 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.958 ns                ;
; N/A                                     ; 162.10 MHz ( period = 6.169 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.950 ns                ;
; N/A                                     ; 162.23 MHz ( period = 6.164 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.956 ns                ;
; N/A                                     ; 162.26 MHz ( period = 6.163 ns )                    ; controller:inst4|cur_state.lock_timer_start                                                         ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.944 ns                ;
; N/A                                     ; 162.28 MHz ( period = 6.162 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.948 ns                ;
; N/A                                     ; 162.28 MHz ( period = 6.162 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.947 ns                ;
; N/A                                     ; 162.28 MHz ( period = 6.162 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.947 ns                ;
; N/A                                     ; 162.39 MHz ( period = 6.158 ns )                    ; controller:inst4|cur_state.key                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[62]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.958 ns                ;
; N/A                                     ; 162.42 MHz ( period = 6.157 ns )                    ; controller:inst4|cur_state.drop_timer_reset                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[62]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.957 ns                ;
; N/A                                     ; 162.58 MHz ( period = 6.151 ns )                    ; controller:inst4|cur_state.space_5                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[62] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.919 ns                ;
; N/A                                     ; 162.60 MHz ( period = 6.150 ns )                    ; controller:inst4|cur_state.game_over                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[62] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.911 ns                ;
; N/A                                     ; 162.63 MHz ( period = 6.149 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[62] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.910 ns                ;
; N/A                                     ; 162.65 MHz ( period = 6.148 ns )                    ; check_mask:inst5|empty_s                                                                            ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.937 ns                ;
; N/A                                     ; 162.79 MHz ( period = 6.143 ns )                    ; controller:inst4|cur_state.space_1                                                                  ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.925 ns                ;
; N/A                                     ; 162.92 MHz ( period = 6.138 ns )                    ; controller:inst4|cur_state.reset_timers_b_1                                                         ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.925 ns                ;
; N/A                                     ; 162.92 MHz ( period = 6.138 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[62] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.899 ns                ;
; N/A                                     ; 162.95 MHz ( period = 6.137 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.918 ns                ;
; N/A                                     ; 162.95 MHz ( period = 6.137 ns )                    ; controller:inst4|cur_state.reset_timers_a_1                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[60] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.899 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; controller:inst4|cur_state.reset_timers_a_1                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[60]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.897 ns                ;
; N/A                                     ; 163.32 MHz ( period = 6.123 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[60] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.885 ns                ;
; N/A                                     ; 163.37 MHz ( period = 6.121 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[60]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.883 ns                ;
; N/A                                     ; 163.75 MHz ( period = 6.107 ns )                    ; controller:inst4|cur_state.put_back_3                                                               ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.889 ns                ;
; N/A                                     ; 163.75 MHz ( period = 6.107 ns )                    ; controller:inst4|cur_state.lock_timer_start                                                         ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.899 ns                ;
; N/A                                     ; 163.80 MHz ( period = 6.105 ns )                    ; controller:inst4|cur_state.space_6                                                                  ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.897 ns                ;
; N/A                                     ; 163.80 MHz ( period = 6.105 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.911 ns                ;
; N/A                                     ; 163.91 MHz ( period = 6.101 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 163.93 MHz ( period = 6.100 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.892 ns                ;
; N/A                                     ; 164.04 MHz ( period = 6.096 ns )                    ; controller:inst4|cur_state.gen_piece_1                                                              ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.902 ns                ;
; N/A                                     ; 164.07 MHz ( period = 6.095 ns )                    ; piece_lut:inst7|mask[5]                                                                             ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.881 ns                ;
; N/A                                     ; 164.18 MHz ( period = 6.091 ns )                    ; controller:inst4|cur_state.move_down_3                                                              ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.884 ns                ;
; N/A                                     ; 164.18 MHz ( period = 6.091 ns )                    ; controller:inst4|cur_state.move_down_3                                                              ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.884 ns                ;
; N/A                                     ; 164.28 MHz ( period = 6.087 ns )                    ; controller:inst4|cur_state.space_1                                                                  ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.880 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                     ;                                                                                             ;             ;             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                     ; To                                                                                                                                                                                                               ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 132.59 MHz ( period = 7.542 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.556 ns                ;
; N/A                                     ; 138.93 MHz ( period = 7.198 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.383 ns                ;
; N/A                                     ; 143.31 MHz ( period = 6.978 ns )                    ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 147.19 MHz ( period = 6.794 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 147.49 MHz ( period = 6.780 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 149.21 MHz ( period = 6.702 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; 154.13 MHz ( period = 6.488 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.031 ns                ;
; N/A                                     ; 155.52 MHz ( period = 6.430 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 158.08 MHz ( period = 6.326 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.947 ns                ;
; N/A                                     ; 161.03 MHz ( period = 6.210 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 163.13 MHz ( period = 6.130 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.857 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.748 ns                ;
; N/A                                     ; 174.83 MHz ( period = 5.720 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.655 ns                ;
; N/A                                     ; 178.32 MHz ( period = 5.608 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.570 ns                ;
; N/A                                     ; 179.73 MHz ( period = 5.564 ns )                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; 189.75 MHz ( period = 5.270 ns )                    ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.425 ns                ;
; N/A                                     ; 195.69 MHz ( period = 5.110 ns )                    ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; 198.57 MHz ( period = 5.036 ns )                    ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.308 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.289 ns                ;
; N/A                                     ; 204.92 MHz ( period = 4.880 ns )                    ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.219 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a52~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.745 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a56~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a44~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.722 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a60~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.707 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a36~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.543 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a40~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a60~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a36~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.424 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a48~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.399 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a52~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a40~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a40~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a40~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a40~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a40~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a40~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a40~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a40~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a40~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a40~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a44~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.240 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a56~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.230 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a52~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.213 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a40~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a52~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.205 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a52~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.191 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a56~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.195 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a56~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.185 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a44~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a60~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a40~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.147 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a56~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a60~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.073 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a32~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.088 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a32~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.088 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a32~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.088 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a32~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.088 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a32~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.088 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a32~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.088 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a32~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.088 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a32~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.088 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a32~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.088 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a32~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.088 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a60~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a60~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a60~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a60~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a60~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a60~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a60~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a60~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a60~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a60~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a36~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a36~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a36~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a36~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a36~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a36~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a36~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a36~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a36~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a36~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a52~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.960 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a56~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a36~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.964 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a60~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.949 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a12~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.952 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a12~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.952 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a12~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.952 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a12~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.952 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a12~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.952 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a12~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.952 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a12~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.952 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a12~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.952 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a12~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.952 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a12~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.952 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a44~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a36~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.895 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a60~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.888 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a36~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a40~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.877 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a32~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.872 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a40~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.860 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a32~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.847 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a48~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a36~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.799 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a36~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.779 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a48~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.782 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a60~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.767 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a48~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.752 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a32~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a48~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a48~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a48~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a48~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a48~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a48~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a48~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a48~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a48~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a48~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a32~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.723 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a48~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.709 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a40~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.691 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a44~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.663 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a8~porta_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.661 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a8~porta_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.661 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a8~porta_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.661 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a8~porta_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.661 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a8~porta_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.661 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a8~porta_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.661 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a8~porta_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.661 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a8~porta_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.661 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a8~porta_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.661 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a8~porta_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.661 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a20~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.647 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a20~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.647 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a20~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.647 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a20~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.647 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a20~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.647 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a20~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.647 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a20~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.647 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a20~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.647 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a20~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.647 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a20~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.647 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a52~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.591 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a56~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.597 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a8~porta_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.614 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a32~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.608 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a72~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.621 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a72~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.621 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a72~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.621 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a72~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.621 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a72~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.621 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a72~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.621 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a72~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.621 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a72~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.621 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a72~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.621 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a72~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.621 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a56~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a56~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a56~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a56~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a56~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a56~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a56~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a56~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a56~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a56~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a44~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.579 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a0~porta_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.602 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a0~porta_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.602 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a0~porta_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.602 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a0~porta_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.602 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a0~porta_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.602 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a0~porta_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.602 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a0~porta_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.602 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a0~porta_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.602 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a0~porta_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.602 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a0~porta_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.602 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a32~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.586 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a40~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.580 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a44~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.580 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a44~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.580 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a44~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.580 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a44~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.580 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a44~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.580 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a44~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.580 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a44~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.580 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a44~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.580 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a44~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.580 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a44~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.580 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a48~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.581 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a52~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.563 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a52~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.563 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a52~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.563 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a52~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.563 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p504:auto_generated|altsyncram_vgq1:altsyncram1|ram_block2a52~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.563 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                          ;                                                                                                                                                                                                                  ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From                         ; To                                                                                                  ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 5.761 ns   ; piece_input[0]               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[60]         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 5.759 ns   ; piece_input[0]               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[60]            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 5.692 ns   ; piece_input[2]               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[62]         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 5.485 ns   ; piece_input[2]               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[62]            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 5.411 ns   ; piece_input[1]               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[61]            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 5.409 ns   ; piece_input[1]               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[61]         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 5.370 ns   ; piece_input[0]               ; piece_lut:inst7|cur_rom_addr[4]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 5.034 ns   ; piece_input[1]               ; piece_lut:inst7|cur_rom_addr[5]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 5.026 ns   ; piece_input[2]               ; piece_lut:inst7|cur_rom_addr[6]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 4.516 ns   ; piece_input[0]               ; controller:inst4|cur_lut_piece_type[0]                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 4.443 ns   ; piece_input[2]               ; controller:inst4|cur_lut_piece_type[2]                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 4.434 ns   ; piece_input[1]               ; controller:inst4|cur_lut_piece_type[1]                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 4.119 ns   ; piece_input[0]               ; controller:inst4|cur_piece[0]                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 4.042 ns   ; piece_input[1]               ; controller:inst4|cur_piece[1]                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.767 ns   ; piece_input[2]               ; controller:inst4|cur_piece[2]                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.144 ns   ; timer_1_debug                ; controller:inst4|cur_state.key                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.142 ns   ; timer_1_debug                ; controller:inst4|cur_state.space_1                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.112 ns   ; timer_2_debug                ; controller:inst4|cur_state.drop_overflow                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.102 ns   ; timer_2_debug                ; controller:inst4|cur_state.reset_timers_a_1                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.690 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.690 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.690 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.690 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.690 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.690 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.690 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.690 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.675 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.675 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.675 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.675 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.675 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.675 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.675 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.675 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.210 ns   ; rst                          ; piece_lut:inst7|state.reset                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.172 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.026 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.026 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.031 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.191 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.279 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.319 ns  ; rst                          ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.319 ns  ; rst                          ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.319 ns  ; rst                          ; controller:inst4|cur_y[1]                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.319 ns  ; rst                          ; controller:inst4|cur_lut_y[0]                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.319 ns  ; rst                          ; controller:inst4|cur_lut_y[1]                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.330 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.330 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.330 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.330 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.330 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.330 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.330 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.330 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.330 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.331 ns  ; rst                          ; controller:inst4|cur_check_start                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.348 ns  ; rst                          ; piece_lut:inst7|cur_ready                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.348 ns  ; rst                          ; piece_lut:inst7|cur_change                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.348 ns  ; rst                          ; piece_lut:inst7|new_change                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.348 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[1]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.348 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[6]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.348 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[0]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.348 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[4]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.348 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[5]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.484 ns  ; rst                          ; check_mask:inst5|pixel[0]                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.484 ns  ; rst                          ; check_mask:inst5|pixel[1]                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.484 ns  ; rst                          ; check_mask:inst5|empty_s                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.485 ns  ; rst                          ; piece_lut:inst7|state.calc_rom_addr_1                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.487 ns  ; rst                          ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.487 ns  ; rst                          ; piece_lut:inst7|cur_mask[3]                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.487 ns  ; rst                          ; piece_lut:inst7|cur_mask[4]                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.487 ns  ; rst                          ; piece_lut:inst7|cur_y_out[0]                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.487 ns  ; rst                          ; piece_lut:inst7|cur_y_out[1]                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.539 ns  ; rst                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_in_reg                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.555 ns  ; rst                          ; piece_lut:inst7|cur_overflow                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.561 ns  ; rst                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[72]            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.594 ns  ; rst                          ; piece_lut:inst7|cur_mask[5]                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.594 ns  ; rst                          ; piece_lut:inst7|cur_mask[1]                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.594 ns  ; rst                          ; piece_lut:inst7|cur_mask[2]                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.594 ns  ; rst                          ; piece_lut:inst7|cur_mask[0]                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.594 ns  ; rst                          ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.594 ns  ; rst                          ; piece_lut:inst7|cur_x_out[1]                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.594 ns  ; rst                          ; piece_lut:inst7|cur_x_out[2]                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.594 ns  ; rst                          ; piece_lut:inst7|cur_x_out[0]                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.606 ns  ; rst                          ; controller:inst4|cur_draw_erase_start                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.606 ns  ; rst                          ; controller:inst4|cur_draw_erase_draw                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.606 ns  ; rst                          ; controller:inst4|cur_y[0]                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.606 ns  ; rst                          ; controller:inst4|cur_y[2]                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.615 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.615 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.617 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.617 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.617 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.617 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.617 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.617 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.617 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.617 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.617 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.622 ns  ; rst                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[72]         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.634 ns  ; rst                          ; check_mask:inst5|state.wait_for_lut                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.634 ns  ; rst                          ; piece_lut:inst7|state.output                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.634 ns  ; rst                          ; check_mask:inst5|state.output                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.694 ns  ; rst                          ; check_mask:inst5|state.wait_for_ram                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.735 ns  ; rst                          ; controller:inst4|cur_state.space_4                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.736 ns  ; rst                          ; controller:inst4|cur_state.space_1                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.737 ns  ; rst                          ; controller:inst4|cur_state.put_back_3                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.745 ns  ; rst                          ; piece_lut:inst7|state.cord_calc                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.749 ns  ; rst                          ; piece_lut:inst7|state.wait_for_rom                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.751 ns  ; rst                          ; piece_lut:inst7|state.calc_rom_addr_2                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.751 ns  ; rst                          ; controller:inst4|cur_state.first_draw_1                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.758 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.792 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.792 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.792 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.792 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.792 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.792 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.792 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.792 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.792 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.792 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.803 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.803 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.803 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.803 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.803 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.803 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.803 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.803 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.803 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.803 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.803 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.803 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.821 ns  ; rst                          ; controller:inst4|cur_lut_x[0]                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.821 ns  ; rst                          ; controller:inst4|cur_x[0]                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.821 ns  ; rst                          ; controller:inst4|cur_lut_piece_type[2]                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.821 ns  ; rst                          ; controller:inst4|cur_lut_piece_type[0]                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.821 ns  ; rst                          ; controller:inst4|cur_lut_piece_type[1]                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.821 ns  ; rst                          ; controller:inst4|cur_piece[2]                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.821 ns  ; rst                          ; controller:inst4|cur_piece[0]                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.821 ns  ; rst                          ; controller:inst4|cur_piece[1]                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.875 ns  ; rst                          ; controller:inst4|cur_y_new[3]                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.875 ns  ; rst                          ; controller:inst4|cur_lut_y[3]                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.875 ns  ; rst                          ; controller:inst4|cur_y[3]                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.875 ns  ; rst                          ; controller:inst4|cur_y_new[2]                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.875 ns  ; rst                          ; controller:inst4|cur_lut_y[2]                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.875 ns  ; rst                          ; controller:inst4|cur_y_new[0]                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.875 ns  ; rst                          ; controller:inst4|cur_y_new[1]                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.905 ns  ; rst                          ; piece_lut:inst7|state.cord_overflow                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.907 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.907 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.907 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.907 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.910 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.910 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.910 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.910 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.910 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.910 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.910 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.910 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.910 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.911 ns  ; rst                          ; check_mask:inst5|state.startup                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.914 ns  ; rst                          ; check_mask:inst5|state.check                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.914 ns  ; rst                          ; controller:inst4|cur_state.first_draw_2                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.914 ns  ; rst                          ; controller:inst4|cur_state.put_back_4                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.914 ns  ; rst                          ; controller:inst4|cur_state.space_5                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.914 ns  ; rst                          ; controller:inst4|cur_state.space_2                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.921 ns  ; rst                          ; controller:inst4|cur_state.gen_piece_1                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.938 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.938 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.938 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.938 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.950 ns  ; rst                          ; controller:inst4|cur_state.collision_1                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.951 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.951 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.951 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.951 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.951 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.951 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.951 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.951 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.959 ns  ; rst                          ; controller:inst4|cur_state.clear_shift_1                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.964 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.964 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.964 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.964 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.964 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.964 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.964 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.964 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.964 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.964 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.964 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.967 ns  ; rst                          ; controller:inst4|cur_state.move_down_3                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.984 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.984 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.984 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                              ;                                                                                                     ;                              ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To        ; From Clock  ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; N/A   ; None         ; 10.717 ns  ; vga:inst3|vga_read:read_and_output|v_sync_out ; vga_vsync ; clock_50mhz ;
; N/A   ; None         ; 10.250 ns  ; vga:inst3|vga_read:read_and_output|h_sync_out ; vga_hsync ; clock_50mhz ;
; N/A   ; None         ; 9.421 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[0]  ; clock_50mhz ;
; N/A   ; None         ; 9.421 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[1]  ; clock_50mhz ;
; N/A   ; None         ; 9.363 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[4]  ; clock_50mhz ;
; N/A   ; None         ; 9.353 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[5]  ; clock_50mhz ;
; N/A   ; None         ; 9.330 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[0]  ; clock_50mhz ;
; N/A   ; None         ; 9.323 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[5]  ; clock_50mhz ;
; N/A   ; None         ; 9.316 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[3]  ; clock_50mhz ;
; N/A   ; None         ; 9.316 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[4]  ; clock_50mhz ;
; N/A   ; None         ; 9.310 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[1]  ; clock_50mhz ;
; N/A   ; None         ; 9.310 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[2]  ; clock_50mhz ;
; N/A   ; None         ; 9.303 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[2]  ; clock_50mhz ;
; N/A   ; None         ; 9.293 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[3]  ; clock_50mhz ;
; N/A   ; None         ; 9.152 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[6]  ; clock_50mhz ;
; N/A   ; None         ; 9.152 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[7]  ; clock_50mhz ;
; N/A   ; None         ; 9.142 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[8]  ; clock_50mhz ;
; N/A   ; None         ; 9.142 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[9]  ; clock_50mhz ;
; N/A   ; None         ; 9.083 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[0]  ; clock_50mhz ;
; N/A   ; None         ; 9.083 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[1]  ; clock_50mhz ;
; N/A   ; None         ; 9.078 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[7]  ; clock_50mhz ;
; N/A   ; None         ; 9.078 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[8]  ; clock_50mhz ;
; N/A   ; None         ; 9.078 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[9]  ; clock_50mhz ;
; N/A   ; None         ; 9.077 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[4]  ; clock_50mhz ;
; N/A   ; None         ; 9.077 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[5]  ; clock_50mhz ;
; N/A   ; None         ; 9.068 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[6]  ; clock_50mhz ;
; N/A   ; None         ; 9.068 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[7]  ; clock_50mhz ;
; N/A   ; None         ; 9.067 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[2]  ; clock_50mhz ;
; N/A   ; None         ; 9.067 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[3]  ; clock_50mhz ;
; N/A   ; None         ; 9.058 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[8]  ; clock_50mhz ;
; N/A   ; None         ; 9.058 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[9]  ; clock_50mhz ;
; N/A   ; None         ; 9.048 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[6]  ; clock_50mhz ;
; N/A   ; None         ; 9.037 ns   ; gen6mhz:inst1|count[2]                        ; 6mhz_clk  ; clock_50mhz ;
; N/A   ; None         ; 8.172 ns   ; gen6mhz:inst1|count[2]                        ; vga_clk   ; clock_50mhz ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                                                                                                                                                           ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 1.928 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.897 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.893 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.771 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.732 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.668 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.662 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.662 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.660 ns  ; rst                          ; controller:inst4|cur_state.reset_timers_b_1                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.659 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.659 ns  ; rst                          ; controller:inst4|cur_state.collision_3                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.658 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.656 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.656 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.654 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.609 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.609 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.609 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.609 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.609 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.609 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.609 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.609 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.591 ns  ; rst                          ; controller:inst4|cur_state.reset_timers_a_2                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.588 ns  ; rst                          ; controller:inst4|cur_state.gen_piece_2                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.587 ns  ; rst                          ; controller:inst4|cur_state.key                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.585 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.585 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.530 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.530 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.530 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.530 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.513 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.510 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.504 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.490 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.470 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.470 ns  ; rst                          ; controller:inst4|cur_state.reset_timers_a_1                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.470 ns  ; rst                          ; controller:inst4|cur_state.draw                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.470 ns  ; rst                          ; controller:inst4|cur_state.game_over                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.470 ns  ; rst                          ; controller:inst4|cur_state.collision_4                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.470 ns  ; rst                          ; controller:inst4|cur_state.move_down_4                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.469 ns  ; rst                          ; controller:inst4|cur_state.reset_timers_b_2                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.464 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.463 ns  ; rst                          ; controller:inst4|cur_state.lock_overflow                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.455 ns  ; rst                          ; controller:inst4|cur_state.collision_5                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.454 ns  ; rst                          ; controller:inst4|cur_state.drop_timer_reset                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.453 ns  ; rst                          ; controller:inst4|cur_state.drop_overflow                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.409 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.409 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.398 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.387 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.287 ns  ; rst                          ; controller:inst4|cur_state.put_back_1                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.283 ns  ; rst                          ; controller:inst4|cur_state.space_6                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.275 ns  ; rst                          ; controller:inst4|cur_state.reset                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.274 ns  ; rst                          ; controller:inst4|cur_state.init                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.274 ns  ; rst                          ; controller:inst4|cur_state.move_down_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.273 ns  ; rst                          ; controller:inst4|cur_state.space_3                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.273 ns  ; rst                          ; controller:inst4|cur_state.clear_shift_2                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.270 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.270 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.270 ns  ; rst                          ; controller:inst4|cur_state.lock_timer_start                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.270 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.270 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.269 ns  ; rst                          ; controller:inst4|cur_state.first_draw_3                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.254 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.254 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.254 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.254 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.254 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.254 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.254 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.226 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.216 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.216 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.216 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.216 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.216 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.216 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.216 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.216 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.215 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.215 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.215 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.215 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.215 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.215 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.215 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.215 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.215 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.215 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.215 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.215 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.215 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.215 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.215 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.215 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.214 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.214 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.214 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.214 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.197 ns  ; rst                          ; controller:inst4|cur_state.move_down_3                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.194 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.194 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.194 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.194 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.194 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.194 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.194 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.194 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.194 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.194 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.194 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.189 ns  ; rst                          ; controller:inst4|cur_state.clear_shift_1                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.181 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.181 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.181 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.181 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.181 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.181 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.181 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.181 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.180 ns  ; rst                          ; controller:inst4|cur_state.collision_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.168 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.168 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.168 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.168 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.151 ns  ; rst                          ; controller:inst4|cur_state.gen_piece_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.144 ns  ; rst                          ; check_mask:inst5|state.check                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.144 ns  ; rst                          ; controller:inst4|cur_state.first_draw_2                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.144 ns  ; rst                          ; controller:inst4|cur_state.put_back_4                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.144 ns  ; rst                          ; controller:inst4|cur_state.space_5                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.144 ns  ; rst                          ; controller:inst4|cur_state.space_2                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.141 ns  ; rst                          ; check_mask:inst5|state.startup                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.140 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.140 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.140 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.140 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.140 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.140 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.140 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.140 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.140 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.137 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.137 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.137 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.137 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.135 ns  ; rst                          ; piece_lut:inst7|state.cord_overflow                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.105 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.105 ns  ; rst                          ; controller:inst4|cur_y_new[3]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.105 ns  ; rst                          ; controller:inst4|cur_lut_y[3]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.105 ns  ; rst                          ; controller:inst4|cur_y[3]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.105 ns  ; rst                          ; controller:inst4|cur_y_new[2]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.105 ns  ; rst                          ; controller:inst4|cur_lut_y[2]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.105 ns  ; rst                          ; controller:inst4|cur_y_new[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.105 ns  ; rst                          ; controller:inst4|cur_y_new[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.051 ns  ; rst                          ; controller:inst4|cur_lut_x[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.051 ns  ; rst                          ; controller:inst4|cur_x[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.051 ns  ; rst                          ; controller:inst4|cur_lut_piece_type[2]                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.051 ns  ; rst                          ; controller:inst4|cur_lut_piece_type[0]                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.051 ns  ; rst                          ; controller:inst4|cur_lut_piece_type[1]                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.051 ns  ; rst                          ; controller:inst4|cur_piece[2]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.051 ns  ; rst                          ; controller:inst4|cur_piece[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.051 ns  ; rst                          ; controller:inst4|cur_piece[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.033 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.033 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.033 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.033 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.033 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.033 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.033 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.033 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.033 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.033 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.033 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.033 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.022 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.022 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.022 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.022 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.022 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.022 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.022 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.022 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.022 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.022 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.988 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.981 ns  ; rst                          ; piece_lut:inst7|state.calc_rom_addr_2                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.981 ns  ; rst                          ; controller:inst4|cur_state.first_draw_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.979 ns  ; rst                          ; piece_lut:inst7|state.wait_for_rom                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.975 ns  ; rst                          ; piece_lut:inst7|state.cord_calc                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.967 ns  ; rst                          ; controller:inst4|cur_state.put_back_3                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.966 ns  ; rst                          ; controller:inst4|cur_state.space_1                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.965 ns  ; rst                          ; controller:inst4|cur_state.space_4                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.924 ns  ; rst                          ; check_mask:inst5|state.wait_for_ram                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.864 ns  ; rst                          ; check_mask:inst5|state.wait_for_lut                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.864 ns  ; rst                          ; piece_lut:inst7|state.output                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.864 ns  ; rst                          ; check_mask:inst5|state.output                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.852 ns  ; rst                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[72]                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.847 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                                                                                                                                                              ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Dec  4 12:05:21 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50mhz" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "gen6mhz:inst1|count[2]" as buffer
Info: Clock "clock_50mhz" has Internal fmax of 139.1 MHz between source register "controller:inst4|cur_state.reset_timers_a_1" and destination register "piece_lut:inst7|cur_y_out[2]" (period= 7.189 ns)
    Info: + Longest register to register delay is 6.974 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y23_N21; Fanout = 4; REG Node = 'controller:inst4|cur_state.reset_timers_a_1'
        Info: 2: + IC(0.335 ns) + CELL(0.398 ns) = 0.733 ns; Loc. = LCCOMB_X36_Y23_N12; Fanout = 1; COMB Node = 'controller:inst4|WideOr0~1'
        Info: 3: + IC(0.709 ns) + CELL(0.410 ns) = 1.852 ns; Loc. = LCCOMB_X36_Y25_N0; Fanout = 3; COMB Node = 'controller:inst4|WideOr0~4'
        Info: 4: + IC(0.263 ns) + CELL(0.393 ns) = 2.508 ns; Loc. = LCCOMB_X36_Y25_N6; Fanout = 4; COMB Node = 'controller:inst4|cur_state~43'
        Info: 5: + IC(0.254 ns) + CELL(0.150 ns) = 2.912 ns; Loc. = LCCOMB_X36_Y25_N12; Fanout = 6; COMB Node = 'controller:inst4|Selector36~0'
        Info: 6: + IC(0.724 ns) + CELL(0.150 ns) = 3.786 ns; Loc. = LCCOMB_X36_Y24_N2; Fanout = 1; COMB Node = 'controller:inst4|Selector6~0'
        Info: 7: + IC(0.726 ns) + CELL(0.150 ns) = 4.662 ns; Loc. = LCCOMB_X36_Y25_N30; Fanout = 3; COMB Node = 'controller:inst4|Selector6~2'
        Info: 8: + IC(0.253 ns) + CELL(0.393 ns) = 5.308 ns; Loc. = LCCOMB_X36_Y25_N20; Fanout = 2; COMB Node = 'piece_lut:inst7|Add1~1'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.379 ns; Loc. = LCCOMB_X36_Y25_N22; Fanout = 2; COMB Node = 'piece_lut:inst7|Add1~3'
        Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 5.789 ns; Loc. = LCCOMB_X36_Y25_N24; Fanout = 1; COMB Node = 'piece_lut:inst7|Add1~4'
        Info: 11: + IC(0.951 ns) + CELL(0.150 ns) = 6.890 ns; Loc. = LCCOMB_X37_Y24_N18; Fanout = 1; COMB Node = 'piece_lut:inst7|Selector10~0'
        Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 6.974 ns; Loc. = LCFF_X37_Y24_N19; Fanout = 2; REG Node = 'piece_lut:inst7|cur_y_out[2]'
        Info: Total cell delay = 2.759 ns ( 39.56 % )
        Info: Total interconnect delay = 4.215 ns ( 60.44 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "clock_50mhz" to destination register is 4.294 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 1427; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.007 ns) + CELL(0.537 ns) = 4.294 ns; Loc. = LCFF_X37_Y24_N19; Fanout = 2; REG Node = 'piece_lut:inst7|cur_y_out[2]'
            Info: Total cell delay = 2.323 ns ( 54.10 % )
            Info: Total interconnect delay = 1.971 ns ( 45.90 % )
        Info: - Longest clock path from clock "clock_50mhz" to source register is 4.295 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 1427; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.008 ns) + CELL(0.537 ns) = 4.295 ns; Loc. = LCFF_X36_Y23_N21; Fanout = 4; REG Node = 'controller:inst4|cur_state.reset_timers_a_1'
            Info: Total cell delay = 2.323 ns ( 54.09 % )
            Info: Total interconnect delay = 1.972 ns ( 45.91 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 132.59 MHz between source register "sld_hub:auto_hub|irf_reg[1][4]" and destination register "sld_hub:auto_hub|tdo" (period= 7.542 ns)
    Info: + Longest register to register delay is 3.556 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y28_N25; Fanout = 196; REG Node = 'sld_hub:auto_hub|irf_reg[1][4]'
        Info: 2: + IC(0.513 ns) + CELL(0.419 ns) = 0.932 ns; Loc. = LCCOMB_X25_Y28_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2'
        Info: 3: + IC(0.662 ns) + CELL(0.275 ns) = 1.869 ns; Loc. = LCCOMB_X23_Y28_N30; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3'
        Info: 4: + IC(0.249 ns) + CELL(0.420 ns) = 2.538 ns; Loc. = LCCOMB_X23_Y28_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4'
        Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 3.068 ns; Loc. = LCCOMB_X23_Y28_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~3'
        Info: 6: + IC(0.254 ns) + CELL(0.150 ns) = 3.472 ns; Loc. = LCCOMB_X23_Y28_N24; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~5'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.556 ns; Loc. = LCFF_X23_Y28_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 1.623 ns ( 45.64 % )
        Info: Total interconnect delay = 1.933 ns ( 54.36 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.420 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 693; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 4.420 ns; Loc. = LCFF_X23_Y28_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
            Info: Total cell delay = 0.537 ns ( 12.15 % )
            Info: Total interconnect delay = 3.883 ns ( 87.85 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.421 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 693; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 4.421 ns; Loc. = LCFF_X24_Y28_N25; Fanout = 196; REG Node = 'sld_hub:auto_hub|irf_reg[1][4]'
            Info: Total cell delay = 0.537 ns ( 12.15 % )
            Info: Total interconnect delay = 3.884 ns ( 87.85 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[60]" (data pin = "piece_input[0]", clock pin = "clock_50mhz") is 5.761 ns
    Info: + Longest pin to register delay is 10.068 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 1; PIN Node = 'piece_input[0]'
        Info: 2: + IC(6.567 ns) + CELL(0.275 ns) = 7.674 ns; Loc. = LCCOMB_X36_Y26_N26; Fanout = 1; COMB Node = 'controller:inst4|Selector31~0'
        Info: 3: + IC(0.252 ns) + CELL(0.420 ns) = 8.346 ns; Loc. = LCCOMB_X36_Y26_N28; Fanout = 2; COMB Node = 'controller:inst4|Selector31~1'
        Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 8.743 ns; Loc. = LCCOMB_X36_Y26_N24; Fanout = 4; COMB Node = 'controller:inst4|Selector11~0'
        Info: 5: + IC(0.959 ns) + CELL(0.366 ns) = 10.068 ns; Loc. = LCFF_X38_Y27_N23; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[60]'
        Info: Total cell delay = 2.043 ns ( 20.29 % )
        Info: Total interconnect delay = 8.025 ns ( 79.71 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock_50mhz" to destination register is 4.271 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 1427; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(0.984 ns) + CELL(0.537 ns) = 4.271 ns; Loc. = LCFF_X38_Y27_N23; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[60]'
        Info: Total cell delay = 2.323 ns ( 54.39 % )
        Info: Total interconnect delay = 1.948 ns ( 45.61 % )
Info: tco from clock "clock_50mhz" to destination pin "vga_vsync" through register "vga:inst3|vga_read:read_and_output|v_sync_out" is 10.717 ns
    Info: + Longest clock path from clock "clock_50mhz" to source register is 4.302 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 1427; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.015 ns) + CELL(0.537 ns) = 4.302 ns; Loc. = LCFF_X45_Y30_N9; Fanout = 1; REG Node = 'vga:inst3|vga_read:read_and_output|v_sync_out'
        Info: Total cell delay = 2.323 ns ( 54.00 % )
        Info: Total interconnect delay = 1.979 ns ( 46.00 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.165 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y30_N9; Fanout = 1; REG Node = 'vga:inst3|vga_read:read_and_output|v_sync_out'
        Info: 2: + IC(3.367 ns) + CELL(2.798 ns) = 6.165 ns; Loc. = PIN_D8; Fanout = 0; PIN Node = 'vga_vsync'
        Info: Total cell delay = 2.798 ns ( 45.39 % )
        Info: Total interconnect delay = 3.367 ns ( 54.61 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "sld_hub:auto_hub|irsr_reg[8]" (data pin = "altera_internal_jtag~TDIUTAP", clock pin = "altera_internal_jtag~TCKUTAP") is 1.928 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.416 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 693; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 4.416 ns; Loc. = LCFF_X20_Y28_N17; Fanout = 21; REG Node = 'sld_hub:auto_hub|irsr_reg[8]'
        Info: Total cell delay = 0.537 ns ( 12.16 % )
        Info: Total interconnect delay = 3.879 ns ( 87.84 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.754 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'
        Info: 2: + IC(2.520 ns) + CELL(0.150 ns) = 2.670 ns; Loc. = LCCOMB_X20_Y28_N16; Fanout = 1; COMB Node = 'sld_hub:auto_hub|irsr_reg~5'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.754 ns; Loc. = LCFF_X20_Y28_N17; Fanout = 21; REG Node = 'sld_hub:auto_hub|irsr_reg[8]'
        Info: Total cell delay = 0.234 ns ( 8.50 % )
        Info: Total interconnect delay = 2.520 ns ( 91.50 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 207 megabytes
    Info: Processing ended: Wed Dec  4 12:05:22 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


