irq_set_chip_and_handler	,	F_16
parent	,	V_45
LOCAL_IRQ_CNTPNSIRQ	,	V_50
bcm2836_arm_irqchip_unmask_gpu_irq	,	F_12
hwirq	,	V_10
LOCAL_IRQ_MAILBOX0	,	V_24
LOCAL_IRQ_CNTVIRQ	,	V_52
LOCAL_IRQ_CNTHPIRQ	,	V_51
bit	,	V_2
LOCAL_MAILBOX0_CLR0	,	V_26
bcm2836_arm_irqchip_mask_pmu_irq	,	F_9
handle_IPI	,	F_22
bcm2836_arm_irqchip_register_irq	,	F_13
LOCAL_IRQ_PENDING0	,	V_23
ipi	,	V_28
smp_wmb	,	F_25
bcm2836_arm_irqchip_unmask_per_cpu_irq	,	F_5
bcm2836_arm_irqchip_intc_ops	,	V_48
panic	,	F_39
node	,	V_44
CONFIG_ARM	,	F_34
full_name	,	V_46
CONFIG_SMP	,	F_20
bcm2836_smp_boot_secondary	,	F_29
domain	,	V_17
irq_data	,	V_7
IRQ_NOAUTOEN	,	V_19
__exception_irq_entry	,	T_2
bcm2836_arm_irqchip_gpu	,	V_54
device_node	,	V_43
bcm2836_arm_irqchip_handle_irq	,	F_18
bcm2836_cpu_dying	,	F_28
"%s: unable to create IRQ domain\n"	,	L_3
task_struct	,	V_34
irq_set_percpu_devid	,	F_15
bcm2836_arm_irqchip_unmask_timer_irq	,	F_8
cpumask	,	V_29
"%s: unable to map local interrupt registers\n"	,	L_2
chip	,	V_15
stat	,	V_22
d	,	V_8
intc	,	V_5
cpuhp_setup_state	,	F_32
irq	,	V_16
reg_offset	,	V_1
regs	,	V_21
LOCAL_IRQ_PMU_FAST	,	V_55
virt_to_phys	,	F_30
secondary_startup	,	V_37
__init	,	T_4
of_iomap	,	F_38
smp_processor_id	,	F_7
__iomem	,	T_1
LOCAL_PM_ROUTING_CLR	,	V_12
bcm2836_arm_irqchip_mask_gpu_irq	,	F_11
mbox_val	,	V_27
reg	,	V_4
u32	,	T_3
mailbox0	,	V_25
LOCAL_PRESCALER	,	V_42
LOCAL_MAILBOX3_SET0	,	V_38
secondary_startup_phys	,	V_36
bcm2836_arm_irqchip_smp_init	,	F_31
LAST_IRQ	,	V_47
irq_domain_add_linear	,	F_40
pt_regs	,	V_20
bcm2836_arm_irqchip_mask_per_cpu_irq	,	F_1
cpu	,	V_3
handle_domain_irq	,	F_23
irq_create_mapping	,	F_14
CPUHP_AP_IRQ_BCM2836_STARTING	,	V_39
set_smp_cross_call	,	F_33
"irqchip/bcm2836:starting"	,	L_1
ffs	,	F_21
readl_relaxed	,	F_19
smp_set_ops	,	F_35
mailbox0_base	,	V_31
bcm2836_arm_irqchip_l1_intc_of_init	,	F_37
irq_set_status_flags	,	F_17
bcm2836_arm_irqchip_pmu	,	V_56
for_each_cpu	,	F_26
bcm2836_smp_ops	,	V_40
bcm2835_init_local_timer_frequency	,	F_36
LOCAL_CONTROL	,	V_41
bcm2836_arm_irqchip_mask_timer_irq	,	F_6
LOCAL_IRQ_GPU_FAST	,	V_53
bcm2836_cpu_starting	,	F_27
LOCAL_TIMER_INT_CONTROL0	,	V_9
LOCAL_IRQ_CNTPSIRQ	,	V_11
irq_chip	,	V_14
mask	,	V_30
LOCAL_MAILBOX0_SET0	,	V_32
bcm2836_arm_irqchip_timer	,	V_49
set_handle_irq	,	F_41
readl	,	F_3
handle_percpu_devid_irq	,	V_18
writel	,	F_2
idle	,	V_35
BIT	,	F_4
bcm2836_arm_irqchip_unmask_pmu_irq	,	F_10
LOCAL_PM_ROUTING_SET	,	V_13
LOCAL_MAILBOX_INT_CONTROL0	,	V_33
bcm2836_arm_irqchip_send_ipi	,	F_24
base	,	V_6
