// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2023.2.1.288.0
// Netlist written on Tue Jul 22 15:48:54 2025
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/fifo_mem/rtl/fifo_mem.v"
// file 1 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/pll_spi/rtl/pll_spi.v"
// file 2 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_fifo.vhd"
// file 3 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling.vhd"
// file 4 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling_tb.vhd"
// file 5 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master.vhd"
// file 6 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master_cs.vhd"
// file 7 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level.vhd"
// file 8 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level_tb.vhd"
// file 9 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v"
// file 10 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd"
// file 11 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 12 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 13 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 14 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 15 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 16 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 17 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 18 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 19 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 20 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 21 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 22 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 23 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 24 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 25 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 26 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 27 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 28 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 29 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 30 "c:/lscc/radiant/2023.2/ip/avant/fifo/rtl/lscc_fifo.v"
// file 31 "c:/lscc/radiant/2023.2/ip/avant/fifo_dc/rtl/lscc_fifo_dc.v"
// file 32 "c:/lscc/radiant/2023.2/ip/avant/ram_dp/rtl/lscc_ram_dp.v"
// file 33 "c:/lscc/radiant/2023.2/ip/avant/ram_dq/rtl/lscc_ram_dq.v"
// file 34 "c:/lscc/radiant/2023.2/ip/avant/rom/rtl/lscc_rom.v"
// file 35 "c:/lscc/radiant/2023.2/ip/common/adder/rtl/lscc_adder.v"
// file 36 "c:/lscc/radiant/2023.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 37 "c:/lscc/radiant/2023.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 38 "c:/lscc/radiant/2023.2/ip/common/counter/rtl/lscc_cntr.v"
// file 39 "c:/lscc/radiant/2023.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 40 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 41 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 42 "c:/lscc/radiant/2023.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 43 "c:/lscc/radiant/2023.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 44 "c:/lscc/radiant/2023.2/ip/pmi/pmi_add.v"
// file 45 "c:/lscc/radiant/2023.2/ip/pmi/pmi_addsub.v"
// file 46 "c:/lscc/radiant/2023.2/ip/pmi/pmi_complex_mult.v"
// file 47 "c:/lscc/radiant/2023.2/ip/pmi/pmi_counter.v"
// file 48 "c:/lscc/radiant/2023.2/ip/pmi/pmi_dsp.v"
// file 49 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v"
// file 50 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo_dc.v"
// file 51 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mac.v"
// file 52 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mult.v"
// file 53 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsub.v"
// file 54 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsubsum.v"
// file 55 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp.v"
// file 56 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_be.v"
// file 57 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq.v"
// file 58 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq_be.v"
// file 59 "c:/lscc/radiant/2023.2/ip/pmi/pmi_rom.v"
// file 60 "c:/lscc/radiant/2023.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top_level
//

module top_level (input i_clk, output pll_clk, output o_STM32_SPI_MOSI, 
            input i_STM32_SPI_MISO, output o_STM32_SPI_Clk, output o_STM32_SPI_CS_n, 
            output o_RHD_SPI_MOSI, input i_RHD_SPI_MISO, output o_RHD_SPI_Clk, 
            output o_RHD_SPI_CS_n, output RGB_1, output RGB_2, output RGB_3, 
            output RGB_4);
    
    (* is_clock=1, lineinfo="@7(22[9],22[14])" *) wire i_clk_c;
    (* is_clock=1, lineinfo="@7(67[12],67[28])" *) wire pll_clk_internal;
    
    wire GND_net, VCC_net, o_STM32_SPI_MOSI_c, o_STM32_SPI_Clk_c, o_STM32_SPI_CS_n_c, 
        o_RHD_SPI_MOSI_c, o_RHD_SPI_Clk_c, o_RHD_SPI_CS_n_c;
    (* lineinfo="@7(52[12],52[29])" *) wire [3:0]w_Controller_Mode;
    
    wire w_reset;
    (* lineinfo="@7(55[9],55[22])" *) wire [7:0]reset_counter;
    (* lineinfo="@7(72[9],72[16])" *) wire [31:0]counter;
    (* lineinfo="@7(73[12],73[16])" *) wire [2:0]step;
    
    wire RGB_1_c, RGB_2_c, RGB_3_c, RGB_4_c, stop_counting, n1832, 
        n16502, n419, n13263, n14, n13, n14947, n13261, n13291, 
        n13289, n13258, n13287, n13285, n14546, n13256, n13283, 
        n19569, n19566, n19563, n13281, n19554, n13254, n13252, 
        n19548, n19551, n19545, n13279, n19539, n19536, n19533, 
        n13277, n19530, n19527, n19524, n19521, n19518, n19506, 
        n19515, n19512, n19509, n19503, n8534, n13275, n13273, 
        n15037, n13271, n13269, n13267, n13265, n14547, n14_adj_683, 
        n14589, n6, n8599, n2417, n11093, n8;
    wire [7:0]reset_counter_7__N_3;
    
    wire n134, n135, n136, n137, n138, n139, n140, n141, n142, 
        n143, n144, n145, n146, n147, n148, n149, n150, n151, 
        n152, n153, n154, n155, n156, n157, n158, n159, n160, 
        n161, n162, n163, n164, n165, n19560, n19542, n14563, 
        n11352, n10, n11350, n9, n8493;
    
    VHI i2 (.Z(VCC_net));
    (* lineinfo="@7(84[17],84[36])" *) PLL_SPI pll_spi_inst (GND_net, i_clk_c, 
            VCC_net, pll_clk_internal);
    (* lineinfo="@7(38[3],38[8])" *) OB RGB_1_pad (.I(RGB_1_c), .O(RGB_1));
    (* lse_init_val=0, lineinfo="@7(141[9],149[16])" *) FD1P3XZ step__i2 (.D(n419), 
            .SP(n8493), .CK(pll_clk_internal), .SR(GND_net), .Q(step[1]));
    defparam step__i2.REGSET = "RESET";
    defparam step__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@7(187[9],211[16])" *) LUT4 i1143_1_lut (.A(stop_counting), 
            .Z(n2417));
    defparam i1143_1_lut.INIT = "0x5555";
    (* lineinfo="@7(36[9],36[23])" *) OB o_RHD_SPI_CS_n_pad (.I(o_RHD_SPI_CS_n_c), 
            .O(o_RHD_SPI_CS_n));
    (* lineinfo="@7(35[9],35[22])" *) OB o_RHD_SPI_Clk_pad (.I(o_RHD_SPI_Clk_c), 
            .O(o_RHD_SPI_Clk));
    (* lineinfo="@7(33[9],33[23])" *) OB o_RHD_SPI_MOSI_pad (.I(o_RHD_SPI_MOSI_c), 
            .O(o_RHD_SPI_MOSI));
    (* lineinfo="@7(187[9],211[16])" *) FD1P3XZ w_reset_c (.D(n11352), .SP(VCC_net), 
            .CK(pll_clk_internal), .SR(GND_net), .Q(w_reset));
    defparam w_reset_c.REGSET = "RESET";
    defparam w_reset_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, lineinfo="@7(187[9],211[16])" *) FD1P3XZ w_Controller_Mode__i1 (.D(reset_counter[1]), 
            .SP(n8599), .CK(pll_clk_internal), .SR(n11352), .Q(w_Controller_Mode[0]));
    defparam w_Controller_Mode__i1.REGSET = "RESET";
    defparam w_Controller_Mode__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))", lineinfo="@7(187[9],211[16])" *) LUT4 i5457_4_lut (.A(n11352), 
            .B(w_Controller_Mode[1]), .C(reset_counter[1]), .D(n1832), 
            .Z(n8534));
    defparam i5457_4_lut.INIT = "0x0544";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_4_lut (.A(reset_counter[5]), 
            .B(reset_counter[0]), .C(reset_counter[7]), .D(reset_counter[3]), 
            .Z(n15037));
    defparam i1_4_lut.INIT = "0x0002";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(n15037), .B(n8), .Z(n1832));
    defparam i1_2_lut.INIT = "0x8888";
    (* lineinfo="@7(39[9],39[14])" *) OB RGB_2_pad (.I(RGB_2_c), .O(RGB_2));
    (* lineinfo="@7(30[9],30[25])" *) OB o_STM32_SPI_CS_n_pad (.I(o_STM32_SPI_CS_n_c), 
            .O(o_STM32_SPI_CS_n));
    (* lineinfo="@7(29[9],29[24])" *) OB o_STM32_SPI_Clk_pad (.I(o_STM32_SPI_Clk_c), 
            .O(o_STM32_SPI_Clk));
    (* lineinfo="@7(27[9],27[25])" *) OB o_STM32_SPI_MOSI_pad (.I(o_STM32_SPI_MOSI_c), 
            .O(o_STM32_SPI_MOSI));
    (* lineinfo="@7(24[9],24[16])" *) OB pll_clk_pad (.I(GND_net), .O(pll_clk));
    (* lse_init_val=0, lineinfo="@7(187[9],211[16])" *) FD1P3XZ w_Controller_Mode__i2 (.D(n8534), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net), .Q(w_Controller_Mode[1]));
    defparam w_Controller_Mode__i2.REGSET = "RESET";
    defparam w_Controller_Mode__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(208[22],208[35])" *) FD1P3XZ reset_counter_1153__i0 (.D(reset_counter_7__N_3[0]), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net), .Q(reset_counter[0]));
    defparam reset_counter_1153__i0.REGSET = "RESET";
    defparam reset_counter_1153__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B)+!A)", lineinfo="@7(159[3],181[12])" *) LUT4 i7930_2_lut (.A(step[0]), 
            .B(step[1]), .Z(RGB_2_c));
    defparam i7930_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B)+!A (B (C)))" *) LUT4 i8080_3_lut (.A(reset_counter[2]), 
            .B(reset_counter[4]), .C(reset_counter[3]), .Z(n11350));
    defparam i8080_3_lut.INIT = "0xc8c8";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i12317_4_lut (.A(n11350), 
            .B(reset_counter[5]), .C(reset_counter[6]), .D(reset_counter[7]), 
            .Z(n11352));
    defparam i12317_4_lut.INIT = "0x0001";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@7(146[14],146[18])" *) LUT4 i1423_2_lut (.A(step[1]), 
            .B(step[0]), .Z(n419));
    defparam i1423_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6_4_lut (.A(counter[3]), .B(counter[2]), 
            .C(counter[4]), .D(counter[7]), .Z(n14));
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5_4_lut (.A(counter[0]), .B(counter[6]), 
            .C(counter[5]), .D(counter[1]), .Z(n13));
    defparam i5_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 i7827_4_lut (.A(n13), 
            .B(counter[9]), .C(counter[8]), .D(n14), .Z(n11093));
    defparam i7827_4_lut.INIT = "0xc8c0";
    (* lut_function="(A (B (C)+!B (C (D))))" *) LUT4 i2_4_lut (.A(counter[12]), 
            .B(n11093), .C(counter[11]), .D(counter[10]), .Z(n14546));
    defparam i2_4_lut.INIT = "0xa080";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut (.A(n14546), .B(counter[13]), 
            .C(counter[15]), .D(counter[14]), .Z(n14589));
    defparam i3_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut_adj_582 (.A(n14589), 
            .B(counter[16]), .C(counter[18]), .D(counter[17]), .Z(n14563));
    defparam i3_4_lut_adj_582.INIT = "0x8000";
    (* lut_function="(A (B (C)+!B (C (D))))" *) LUT4 i2_4_lut_adj_583 (.A(counter[21]), 
            .B(n14563), .C(counter[20]), .D(counter[19]), .Z(n14547));
    defparam i2_4_lut_adj_583.INIT = "0xa080";
    (* lut_function="(A+(B))" *) LUT4 i2_2_lut (.A(counter[27]), .B(counter[24]), 
            .Z(n10));
    defparam i2_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut_adj_584 (.A(counter[25]), 
            .B(counter[29]), .C(counter[26]), .D(counter[30]), .Z(n14_adj_683));
    defparam i6_4_lut_adj_584.INIT = "0xfffe";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i1_4_lut_adj_585 (.A(n14547), 
            .B(counter[28]), .C(counter[23]), .D(counter[22]), .Z(n9));
    defparam i1_4_lut_adj_585.INIT = "0xfcec";
    (* lut_function="(!(A (B)+!A (B+!(C+(D)))))" *) LUT4 i12351_4_lut (.A(n9), 
            .B(counter[31]), .C(n14_adj_683), .D(n10), .Z(n8493));
    defparam i12351_4_lut.INIT = "0x3332";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@7(141[9],149[16])" *) LUT4 i11877_2_lut (.A(step[0]), 
            .B(n8493), .Z(n16502));
    defparam i11877_2_lut.INIT = "0x6666";
    (* lut_function="(A+(B))", lineinfo="@7(159[3],181[12])" *) LUT4 i7931_2_lut (.A(step[0]), 
            .B(step[1]), .Z(RGB_1_c));
    defparam i7931_2_lut.INIT = "0xeeee";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i0 (.D(n165), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[0]));
    defparam counter_1152__i0.REGSET = "RESET";
    defparam counter_1152__i0.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i31 (.D(n134), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[31]));
    defparam counter_1152__i31.REGSET = "RESET";
    defparam counter_1152__i31.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i30 (.D(n135), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[30]));
    defparam counter_1152__i30.REGSET = "RESET";
    defparam counter_1152__i30.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C))+!A (C))", lineinfo="@7(187[9],211[16])" *) LUT4 i5522_2_lut_3_lut (.A(n15037), 
            .B(n8), .C(n11352), .Z(n8599));
    defparam i5522_2_lut_3_lut.INIT = "0xf8f8";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i29 (.D(n136), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[29]));
    defparam counter_1152__i29.REGSET = "RESET";
    defparam counter_1152__i29.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i28 (.D(n137), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[28]));
    defparam counter_1152__i28.REGSET = "RESET";
    defparam counter_1152__i28.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i27 (.D(n138), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[27]));
    defparam counter_1152__i27.REGSET = "RESET";
    defparam counter_1152__i27.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i26 (.D(n139), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[26]));
    defparam counter_1152__i26.REGSET = "RESET";
    defparam counter_1152__i26.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i25 (.D(n140), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[25]));
    defparam counter_1152__i25.REGSET = "RESET";
    defparam counter_1152__i25.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i24 (.D(n141), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[24]));
    defparam counter_1152__i24.REGSET = "RESET";
    defparam counter_1152__i24.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i23 (.D(n142), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[23]));
    defparam counter_1152__i23.REGSET = "RESET";
    defparam counter_1152__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i22 (.D(n143), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[22]));
    defparam counter_1152__i22.REGSET = "RESET";
    defparam counter_1152__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i21 (.D(n144), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[21]));
    defparam counter_1152__i21.REGSET = "RESET";
    defparam counter_1152__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i20 (.D(n145), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[20]));
    defparam counter_1152__i20.REGSET = "RESET";
    defparam counter_1152__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i19 (.D(n146), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[19]));
    defparam counter_1152__i19.REGSET = "RESET";
    defparam counter_1152__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i18 (.D(n147), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[18]));
    defparam counter_1152__i18.REGSET = "RESET";
    defparam counter_1152__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i17 (.D(n148), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[17]));
    defparam counter_1152__i17.REGSET = "RESET";
    defparam counter_1152__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i16 (.D(n149), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[16]));
    defparam counter_1152__i16.REGSET = "RESET";
    defparam counter_1152__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i15 (.D(n150), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[15]));
    defparam counter_1152__i15.REGSET = "RESET";
    defparam counter_1152__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i14 (.D(n151), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[14]));
    defparam counter_1152__i14.REGSET = "RESET";
    defparam counter_1152__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i13 (.D(n152), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[13]));
    defparam counter_1152__i13.REGSET = "RESET";
    defparam counter_1152__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i12 (.D(n153), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[12]));
    defparam counter_1152__i12.REGSET = "RESET";
    defparam counter_1152__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i11 (.D(n154), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[11]));
    defparam counter_1152__i11.REGSET = "RESET";
    defparam counter_1152__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i10 (.D(n155), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[10]));
    defparam counter_1152__i10.REGSET = "RESET";
    defparam counter_1152__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i9 (.D(n156), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[9]));
    defparam counter_1152__i9.REGSET = "RESET";
    defparam counter_1152__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i8 (.D(n157), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[8]));
    defparam counter_1152__i8.REGSET = "RESET";
    defparam counter_1152__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i7 (.D(n158), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[7]));
    defparam counter_1152__i7.REGSET = "RESET";
    defparam counter_1152__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i6 (.D(n159), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[6]));
    defparam counter_1152__i6.REGSET = "RESET";
    defparam counter_1152__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i5 (.D(n160), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[5]));
    defparam counter_1152__i5.REGSET = "RESET";
    defparam counter_1152__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i4 (.D(n161), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[4]));
    defparam counter_1152__i4.REGSET = "RESET";
    defparam counter_1152__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i3 (.D(n162), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[3]));
    defparam counter_1152__i3.REGSET = "RESET";
    defparam counter_1152__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i2 (.D(n163), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[2]));
    defparam counter_1152__i2.REGSET = "RESET";
    defparam counter_1152__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(143[16],143[23])" *) FD1P3XZ counter_1152__i1 (.D(n164), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(n8493), .Q(counter[1]));
    defparam counter_1152__i1.REGSET = "RESET";
    defparam counter_1152__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(208[22],208[35])" *) FD1P3XZ reset_counter_1153__i7 (.D(reset_counter_7__N_3[7]), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net), .Q(reset_counter[7]));
    defparam reset_counter_1153__i7.REGSET = "RESET";
    defparam reset_counter_1153__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(208[22],208[35])" *) FD1P3XZ reset_counter_1153__i6 (.D(reset_counter_7__N_3[6]), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net), .Q(reset_counter[6]));
    defparam reset_counter_1153__i6.REGSET = "RESET";
    defparam reset_counter_1153__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(208[22],208[35])" *) FD1P3XZ reset_counter_1153__i5 (.D(reset_counter_7__N_3[5]), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net), .Q(reset_counter[5]));
    defparam reset_counter_1153__i5.REGSET = "RESET";
    defparam reset_counter_1153__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(208[22],208[35])" *) FD1P3XZ reset_counter_1153__i4 (.D(reset_counter_7__N_3[4]), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net), .Q(reset_counter[4]));
    defparam reset_counter_1153__i4.REGSET = "RESET";
    defparam reset_counter_1153__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(208[22],208[35])" *) FD1P3XZ reset_counter_1153__i3 (.D(reset_counter_7__N_3[3]), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net), .Q(reset_counter[3]));
    defparam reset_counter_1153__i3.REGSET = "RESET";
    defparam reset_counter_1153__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(208[22],208[35])" *) FD1P3XZ reset_counter_1153__i2 (.D(reset_counter_7__N_3[2]), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net), .Q(reset_counter[2]));
    defparam reset_counter_1153__i2.REGSET = "RESET";
    defparam reset_counter_1153__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(208[22],208[35])" *) FD1P3XZ reset_counter_1153__i1 (.D(reset_counter_7__N_3[1]), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net), .Q(reset_counter[1]));
    defparam reset_counter_1153__i1.REGSET = "RESET";
    defparam reset_counter_1153__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, lineinfo="@7(187[9],211[16])" *) FD1P3XZ stop_counting_c (.D(n14947), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net), .Q(stop_counting));
    defparam stop_counting_c.REGSET = "RESET";
    defparam stop_counting_c.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@7(143[16],143[23])" *) FA2 counter_1152_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[31]), .D0(n13291), .CI0(n13291), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n19554), .CI1(n19554), 
            .CO0(n19554), .S0(n134));
    defparam counter_1152_add_4_33.INIT0 = "0xc33c";
    defparam counter_1152_add_4_33.INIT1 = "0xc33c";
    (* lineinfo="@7(143[16],143[23])" *) FA2 counter_1152_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[29]), .D0(n13289), .CI0(n13289), 
            .A1(GND_net), .B1(GND_net), .C1(counter[30]), .D1(n19551), 
            .CI1(n19551), .CO0(n19551), .CO1(n13291), .S0(n136), .S1(n135));
    defparam counter_1152_add_4_31.INIT0 = "0xc33c";
    defparam counter_1152_add_4_31.INIT1 = "0xc33c";
    (* lineinfo="@7(143[16],143[23])" *) FA2 counter_1152_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[27]), .D0(n13287), .CI0(n13287), 
            .A1(GND_net), .B1(GND_net), .C1(counter[28]), .D1(n19548), 
            .CI1(n19548), .CO0(n19548), .CO1(n13289), .S0(n138), .S1(n137));
    defparam counter_1152_add_4_29.INIT0 = "0xc33c";
    defparam counter_1152_add_4_29.INIT1 = "0xc33c";
    (* lineinfo="@7(143[16],143[23])" *) FA2 counter_1152_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[25]), .D0(n13285), .CI0(n13285), 
            .A1(GND_net), .B1(GND_net), .C1(counter[26]), .D1(n19545), 
            .CI1(n19545), .CO0(n19545), .CO1(n13287), .S0(n140), .S1(n139));
    defparam counter_1152_add_4_27.INIT0 = "0xc33c";
    defparam counter_1152_add_4_27.INIT1 = "0xc33c";
    (* lineinfo="@7(143[16],143[23])" *) FA2 counter_1152_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[23]), .D0(n13283), .CI0(n13283), 
            .A1(GND_net), .B1(GND_net), .C1(counter[24]), .D1(n19542), 
            .CI1(n19542), .CO0(n19542), .CO1(n13285), .S0(n142), .S1(n141));
    defparam counter_1152_add_4_25.INIT0 = "0xc33c";
    defparam counter_1152_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@7(143[16],143[23])" *) FA2 counter_1152_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[21]), .D0(n13281), .CI0(n13281), 
            .A1(GND_net), .B1(GND_net), .C1(counter[22]), .D1(n19539), 
            .CI1(n19539), .CO0(n19539), .CO1(n13283), .S0(n144), .S1(n143));
    defparam counter_1152_add_4_23.INIT0 = "0xc33c";
    defparam counter_1152_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@7(143[16],143[23])" *) FA2 counter_1152_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[19]), .D0(n13279), .CI0(n13279), 
            .A1(GND_net), .B1(GND_net), .C1(counter[20]), .D1(n19536), 
            .CI1(n19536), .CO0(n19536), .CO1(n13281), .S0(n146), .S1(n145));
    defparam counter_1152_add_4_21.INIT0 = "0xc33c";
    defparam counter_1152_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@7(143[16],143[23])" *) FA2 counter_1152_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[17]), .D0(n13277), .CI0(n13277), 
            .A1(GND_net), .B1(GND_net), .C1(counter[18]), .D1(n19533), 
            .CI1(n19533), .CO0(n19533), .CO1(n13279), .S0(n148), .S1(n147));
    defparam counter_1152_add_4_19.INIT0 = "0xc33c";
    defparam counter_1152_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@7(143[16],143[23])" *) FA2 counter_1152_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[15]), .D0(n13275), .CI0(n13275), 
            .A1(GND_net), .B1(GND_net), .C1(counter[16]), .D1(n19530), 
            .CI1(n19530), .CO0(n19530), .CO1(n13277), .S0(n150), .S1(n149));
    defparam counter_1152_add_4_17.INIT0 = "0xc33c";
    defparam counter_1152_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@7(143[16],143[23])" *) FA2 counter_1152_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[13]), .D0(n13273), .CI0(n13273), 
            .A1(GND_net), .B1(GND_net), .C1(counter[14]), .D1(n19527), 
            .CI1(n19527), .CO0(n19527), .CO1(n13275), .S0(n152), .S1(n151));
    defparam counter_1152_add_4_15.INIT0 = "0xc33c";
    defparam counter_1152_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@7(143[16],143[23])" *) FA2 counter_1152_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[11]), .D0(n13271), .CI0(n13271), 
            .A1(GND_net), .B1(GND_net), .C1(counter[12]), .D1(n19524), 
            .CI1(n19524), .CO0(n19524), .CO1(n13273), .S0(n154), .S1(n153));
    defparam counter_1152_add_4_13.INIT0 = "0xc33c";
    defparam counter_1152_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@7(143[16],143[23])" *) FA2 counter_1152_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[9]), .D0(n13269), .CI0(n13269), 
            .A1(GND_net), .B1(GND_net), .C1(counter[10]), .D1(n19521), 
            .CI1(n19521), .CO0(n19521), .CO1(n13271), .S0(n156), .S1(n155));
    defparam counter_1152_add_4_11.INIT0 = "0xc33c";
    defparam counter_1152_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@7(143[16],143[23])" *) FA2 counter_1152_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[7]), .D0(n13267), .CI0(n13267), 
            .A1(GND_net), .B1(GND_net), .C1(counter[8]), .D1(n19518), 
            .CI1(n19518), .CO0(n19518), .CO1(n13269), .S0(n158), .S1(n157));
    defparam counter_1152_add_4_9.INIT0 = "0xc33c";
    defparam counter_1152_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@7(143[16],143[23])" *) FA2 counter_1152_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[5]), .D0(n13265), .CI0(n13265), 
            .A1(GND_net), .B1(GND_net), .C1(counter[6]), .D1(n19515), 
            .CI1(n19515), .CO0(n19515), .CO1(n13267), .S0(n160), .S1(n159));
    defparam counter_1152_add_4_7.INIT0 = "0xc33c";
    defparam counter_1152_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@7(143[16],143[23])" *) FA2 counter_1152_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[3]), .D0(n13263), .CI0(n13263), 
            .A1(GND_net), .B1(GND_net), .C1(counter[4]), .D1(n19512), 
            .CI1(n19512), .CO0(n19512), .CO1(n13265), .S0(n162), .S1(n161));
    defparam counter_1152_add_4_5.INIT0 = "0xc33c";
    defparam counter_1152_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@7(143[16],143[23])" *) FA2 counter_1152_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[1]), .D0(n13261), .CI0(n13261), 
            .A1(GND_net), .B1(GND_net), .C1(counter[2]), .D1(n19509), 
            .CI1(n19509), .CO0(n19509), .CO1(n13263), .S0(n164), .S1(n163));
    defparam counter_1152_add_4_3.INIT0 = "0xc33c";
    defparam counter_1152_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@7(187[9],211[16])" *) LUT4 i2_3_lut (.A(n15037), 
            .B(reset_counter[1]), .C(reset_counter[4]), .Z(n6));
    defparam i2_3_lut.INIT = "0x0202";
    (* lut_function="(A+(B (C (D))))", lineinfo="@7(187[9],211[16])" *) LUT4 i1_4_lut_adj_586 (.A(stop_counting), 
            .B(reset_counter[6]), .C(n6), .D(reset_counter[2]), .Z(n14947));
    defparam i1_4_lut_adj_586.INIT = "0xeaaa";
    (* lineinfo="@7(143[16],143[23])" *) FA2 counter_1152_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(counter[0]), .D1(n19506), .CI1(n19506), .CO0(n19506), 
            .CO1(n13261), .S1(n165));
    defparam counter_1152_add_4_1.INIT0 = "0xc33c";
    defparam counter_1152_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@7(208[22],208[35])" *) FA2 reset_counter_1153_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[7]), .D0(n13258), .CI0(n13258), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n19569), .CI1(n19569), 
            .CO0(n19569), .S0(reset_counter_7__N_3[7]));
    defparam reset_counter_1153_add_4_9.INIT0 = "0xc33c";
    defparam reset_counter_1153_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@7(208[22],208[35])" *) FA2 reset_counter_1153_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[5]), .D0(n13256), .CI0(n13256), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[6]), .D1(n19566), 
            .CI1(n19566), .CO0(n19566), .CO1(n13258), .S0(reset_counter_7__N_3[5]), 
            .S1(reset_counter_7__N_3[6]));
    defparam reset_counter_1153_add_4_7.INIT0 = "0xc33c";
    defparam reset_counter_1153_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@7(208[22],208[35])" *) FA2 reset_counter_1153_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[3]), .D0(n13254), .CI0(n13254), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[4]), .D1(n19563), 
            .CI1(n19563), .CO0(n19563), .CO1(n13256), .S0(reset_counter_7__N_3[3]), 
            .S1(reset_counter_7__N_3[4]));
    defparam reset_counter_1153_add_4_5.INIT0 = "0xc33c";
    defparam reset_counter_1153_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(!(A (B)))" *) LUT4 i12348_2_lut (.A(step[0]), .B(step[1]), 
            .Z(RGB_4_c));
    defparam i12348_2_lut.INIT = "0x7777";
    (* lut_function="(A+!(B))", lineinfo="@7(159[3],181[12])" *) LUT4 i7929_2_lut (.A(step[0]), 
            .B(step[1]), .Z(RGB_3_c));
    defparam i7929_2_lut.INIT = "0xbbbb";
    (* lineinfo="@7(208[22],208[35])" *) FA2 reset_counter_1153_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[1]), .D0(n13252), .CI0(n13252), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[2]), .D1(n19560), 
            .CI1(n19560), .CO0(n19560), .CO1(n13254), .S0(reset_counter_7__N_3[1]), 
            .S1(reset_counter_7__N_3[2]));
    defparam reset_counter_1153_add_4_3.INIT0 = "0xc33c";
    defparam reset_counter_1153_add_4_3.INIT1 = "0xc33c";
    VLO i1 (.Z(GND_net));
    (* lineinfo="@7(208[22],208[35])" *) FA2 reset_counter_1153_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n2417), .C1(reset_counter[0]), 
            .D1(n19503), .CI1(n19503), .CO0(n19503), .CO1(n13252), .S1(reset_counter_7__N_3[0]));
    defparam reset_counter_1153_add_4_1.INIT0 = "0xc33c";
    defparam reset_counter_1153_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(!(A ((C+(D))+!B)+!A (B+!(C (D)))))" *) LUT4 i19_4_lut (.A(reset_counter[2]), 
            .B(reset_counter[6]), .C(reset_counter[4]), .D(reset_counter[1]), 
            .Z(n8));
    defparam i19_4_lut.INIT = "0x1008";
    (* lse_init_val=0, lineinfo="@7(141[9],149[16])" *) FD1P3XZ step__i1 (.D(n16502), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net), .Q(step[0]));
    defparam step__i1.REGSET = "RESET";
    defparam step__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@7(93[23],93[58])" *) \Controller_RHD_Sampling(stm32_clks_per_half_bit=16,stm32_cs_inactive_clks=16,rhd_spi_ddr_mode=0,rhd_clks_per_half_bit=32,rhd_cs_inactive_clks=32) Controller_inst (GND_net, 
            w_reset, pll_clk_internal, w_Controller_Mode[0], w_Controller_Mode[1], 
            VCC_net, o_STM32_SPI_CS_n_c, o_STM32_SPI_Clk_c, o_STM32_SPI_MOSI_c, 
            o_RHD_SPI_CS_n_c, o_RHD_SPI_Clk_c, o_RHD_SPI_MOSI_c);
    (* lineinfo="@7(40[3],40[8])" *) OB RGB_3_pad (.I(RGB_3_c), .O(RGB_3));
    (* lineinfo="@7(41[9],41[14])" *) OB RGB_4_pad (.I(RGB_4_c), .O(RGB_4));
    (* lineinfo="@7(22[9],22[14])" *) IB i_clk_pad (.I(i_clk), .O(i_clk_c));
    
endmodule

//
// Verilog Description of module PLL_SPI
//

module PLL_SPI (input GND_net, input i_clk_c, input VCC_net, output pll_clk_internal);
    
    (* is_clock=1, lineinfo="@7(22[9],22[14])" *) wire i_clk_c;
    (* is_clock=1, lineinfo="@7(67[12],67[28])" *) wire pll_clk_internal;
    
    (* lineinfo="@1(35[41],48[26])" *) \PLL_SPI_ipgen_lscc_pll(DIVR="0",DIVF="87",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") lscc_pll_inst (GND_net, 
            i_clk_c, VCC_net, pll_clk_internal);
    
endmodule

//
// Verilog Description of module \PLL_SPI_ipgen_lscc_pll(DIVR="0",DIVF="87",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") 
//

module \PLL_SPI_ipgen_lscc_pll(DIVR="0",DIVF="87",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") (input GND_net, 
            input i_clk_c, input VCC_net, output pll_clk_internal);
    
    (* is_clock=1, lineinfo="@7(22[9],22[14])" *) wire i_clk_c;
    (* is_clock=1, lineinfo="@7(67[12],67[28])" *) wire pll_clk_internal;
    
    wire feedback_w;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=72, LSE_LCOL=41, LSE_RCOL=26, LSE_LLINE=35, LSE_RLINE=48, lineinfo="@1(35[41],48[26])" *) PLL_B u_PLL_B (.REFERENCECLK(i_clk_c), 
            .FEEDBACK(feedback_w), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(VCC_net), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(feedback_w), .OUTGLOBAL(pll_clk_internal));
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "87";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module \Controller_RHD_Sampling(stm32_clks_per_half_bit=16,stm32_cs_inactive_clks=16,rhd_spi_ddr_mode=0,rhd_clks_per_half_bit=32,rhd_cs_inactive_clks=32) 
//

module \Controller_RHD_Sampling(stm32_clks_per_half_bit=16,stm32_cs_inactive_clks=16,rhd_spi_ddr_mode=0,rhd_clks_per_half_bit=32,rhd_cs_inactive_clks=32) (input GND_net, 
            input w_reset, input pll_clk_internal, input \w_Controller_Mode[0] , 
            input \w_Controller_Mode[1] , input VCC_net, output o_STM32_SPI_CS_n_c, 
            output o_STM32_SPI_Clk_c, output o_STM32_SPI_MOSI_c, output o_RHD_SPI_CS_n_c, 
            output o_RHD_SPI_Clk_c, output o_RHD_SPI_MOSI_c);
    
    (* is_clock=1, lineinfo="@7(67[12],67[28])" *) wire pll_clk_internal;
    (* lineinfo="@3(374[18],374[23])" *) wire [31:0]index;
    
    wire n48;
    (* lineinfo="@3(173[9],173[26])" *) wire [63:0]int_STM32_TX_Byte;
    (* lineinfo="@3(192[9],192[20])" *) wire [63:0]temp_buffer;
    
    wire n2455, n8577, n46, n8578, n47, n45, n8579, n44, n43, 
        n8580, n54, n49, n13223, n19578;
    (* lineinfo="@3(179[9],179[22])" *) wire [31:0]stm32_counter;
    
    wire n13225;
    wire [31:0]n133;
    
    wire n4, n14605, n4391;
    wire [31:0]n133_adj_680;
    wire [31:0]n167;
    
    wire n8581, n8582, n8583, n8584, n8585, n8586, n8587, n8588, 
        n8589, n8590, n8591, n8592, n8593, n8537, n8594, n8595, 
        n8596, n8597;
    (* lineinfo="@3(188[9],188[17])" *) wire [31:0]NUM_DATA;
    
    wire int_STM32_TX_DV, n27, n47_adj_574, n13221, n19575, n8598, 
        n13219, n19572, n19500, n318, n8536;
    (* lineinfo="@3(363[18],363[23])" *) wire [31:0]state;
    
    wire n2373, n15705, n33, n8535;
    (* lineinfo="@3(162[9],162[24])" *) wire [15:0]int_RHD_TX_Byte;
    
    wire n5, int_RHD_TX_Ready, n6;
    wire [15:0]n4357;
    
    wire n14693, n6953;
    (* lineinfo="@3(186[9],186[20])" *) wire [31:0]stm32_state;
    wire [0:0]n1930;
    
    wire n18561, n62, n69, n13216, n19665, n39, n11088, n14707, 
        int_FIFO_RE, n4_adj_576, n42, n16469, n13214, n19662, n8, 
        n13212, n19659, n6630, n6634, n6633, n6_adj_577, n11111, 
        n9307, n18595, n15046, n15047, n3, n13210, n19656, n9, 
        n6622, n8_adj_578, n6_adj_579;
    (* lineinfo="@3(149[9],149[23])" *) wire [7:0]int_FIFO_COUNT;
    wire [31:0]n167_adj_681;
    
    wire n4_adj_581, n13208, n19653, n6_adj_583, n8_adj_585, n10, 
        n12, n14, n16, n13206, n19650, n43_adj_590, n49_adj_591, 
        n47_adj_592, n55, n15793, n31, n51, n33_adj_593, n59, 
        n15789, n17, n25, n23, n29, n15791, n19, n35, n27_adj_594, 
        n37, n41, n53, n45_adj_595, n37_adj_596, n15797, n46_adj_597, 
        n57, n21, n61, n39_adj_598, n15795, init_FIFO_Read, n43_adj_599, 
        n9311, n317, n13204, n19647, n13202, n19644, n13200, n19641, 
        n13198, n19638, n13196, n19635, n13194, n19632, n2457, 
        n13192, n19629, n13190, n19626, n13188, n19623, n4_adj_607, 
        n6_adj_608, n8_adj_609, n10_adj_610, n12_adj_611, n14_adj_612, 
        n16_adj_613, n13186, n19620, n19497, n18, n20, n22, n24, 
        n26;
    wire [31:0]n167_adj_682;
    
    wire n28, n30, n32, n34, n36, n38, n40, n42_adj_624, n44_adj_625, 
        n46_adj_628, n48_adj_629, n50, n52, n54_adj_632, n56, n58, 
        n60, n13137, n19476, n4_adj_675, n4_adj_677, n13135, n19467, 
        n13133, n19458, n13131, n19449, n13129, n19440, n5_adj_678, 
        n13127, n19431, n13125, n19422, n13123, n19413, n13121, 
        n19404, n13119, n19395, n13117, n19386, n13115, n19377, 
        n13113, n19368, n13111, n19359, n13109, n19350, n8538, 
        n8539, n8540, n8523, int_RHD_TX_DV, n8525, n19335, n13107, 
        n3_adj_679, n8541, n8542, n8543, n13249, n19617, n13247, 
        n19614, int_STM32_TX_Ready, n13245, n19611, n19341, n13243, 
        n19608, n13241, n19605, n13239, n19602, n13237, n19599, 
        n8576, n8575, n8574, n8573, n8572, n8571, n8570, n8569, 
        n8568, n8567, n8566, n8565, n8564, n8563, n8562, n8561, 
        n8560, n8559, n8558, n8557, n8556, n8555, n8554, n8553, 
        n8552, n8551, n8550, n8549, n8548, n8547, n8546, n8545, 
        n8544, n13235, n19596, n13233, n19593, n13231, n19590, 
        n13229, n19587, n13227, n19584, n19581, VCC_net_2, GND_net_2;
    
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i20_4_lut (.A(index[26]), .B(index[9]), 
            .C(index[28]), .D(index[10]), .Z(n48));
    defparam i20_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5500_3_lut (.A(int_STM32_TX_Byte[55]), 
            .B(temp_buffer[55]), .C(n2455), .Z(n8577));
    defparam i5500_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i18_4_lut (.A(index[4]), .B(index[13]), 
            .C(index[11]), .D(index[14]), .Z(n46));
    defparam i18_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5501_3_lut (.A(int_STM32_TX_Byte[54]), 
            .B(temp_buffer[54]), .C(n2455), .Z(n8578));
    defparam i5501_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i19_4_lut (.A(index[17]), .B(index[20]), 
            .C(index[18]), .D(index[25]), .Z(n47));
    defparam i19_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i17_4_lut (.A(index[22]), .B(index[29]), 
            .C(index[27]), .D(index[30]), .Z(n45));
    defparam i17_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5502_3_lut (.A(int_STM32_TX_Byte[53]), 
            .B(temp_buffer[53]), .C(n2455), .Z(n8579));
    defparam i5502_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i16_4_lut (.A(index[6]), .B(index[19]), 
            .C(index[15]), .D(index[21]), .Z(n44));
    defparam i16_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i15_4_lut (.A(index[7]), .B(index[3]), 
            .C(index[23]), .D(index[5]), .Z(n43));
    defparam i15_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5503_3_lut (.A(int_STM32_TX_Byte[52]), 
            .B(temp_buffer[52]), .C(n2455), .Z(n8580));
    defparam i5503_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i26_4_lut (.A(n45), .B(n47), 
            .C(n46), .D(n48), .Z(n54));
    defparam i26_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i21_4_lut (.A(index[12]), .B(index[24]), 
            .C(index[16]), .D(index[8]), .Z(n49));
    defparam i21_4_lut.INIT = "0xfffe";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1154_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[5]), .D0(n13223), .CI0(n13223), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[6]), .D1(n19578), 
            .CI1(n19578), .CO0(n19578), .CO1(n13225), .S0(n133[5]), 
            .S1(n133[6]));
    defparam stm32_counter_1154_add_4_7.INIT0 = "0xc33c";
    defparam stm32_counter_1154_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(index[0]), .B(index[1]), 
            .Z(n4));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i27_4_lut (.A(n49), .B(n54), 
            .C(n43), .D(n44), .Z(n14605));
    defparam i27_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C)))" *) LUT4 i1753_4_lut (.A(index[2]), 
            .B(index[31]), .C(n14605), .D(n4), .Z(n4391));
    defparam i1753_4_lut.INIT = "0xcdcf";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7825_2_lut (.A(n133_adj_680[0]), 
            .B(n4391), .Z(n167[0]));
    defparam i7825_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5504_3_lut (.A(int_STM32_TX_Byte[51]), 
            .B(temp_buffer[51]), .C(n2455), .Z(n8581));
    defparam i5504_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7966_2_lut (.A(temp_buffer[55]), 
            .B(w_reset), .Z(temp_buffer[55]));
    defparam i7966_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5505_3_lut (.A(int_STM32_TX_Byte[50]), 
            .B(temp_buffer[50]), .C(n2455), .Z(n8582));
    defparam i5505_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5506_3_lut (.A(int_STM32_TX_Byte[49]), 
            .B(temp_buffer[49]), .C(n2455), .Z(n8583));
    defparam i5506_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7964_2_lut (.A(temp_buffer[56]), 
            .B(w_reset), .Z(temp_buffer[56]));
    defparam i7964_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7962_2_lut (.A(temp_buffer[57]), 
            .B(w_reset), .Z(temp_buffer[57]));
    defparam i7962_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7960_2_lut (.A(temp_buffer[58]), 
            .B(w_reset), .Z(temp_buffer[58]));
    defparam i7960_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5507_3_lut (.A(int_STM32_TX_Byte[48]), 
            .B(temp_buffer[48]), .C(n2455), .Z(n8584));
    defparam i5507_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5508_3_lut (.A(int_STM32_TX_Byte[47]), 
            .B(temp_buffer[47]), .C(n2455), .Z(n8585));
    defparam i5508_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5509_3_lut (.A(int_STM32_TX_Byte[46]), 
            .B(temp_buffer[46]), .C(n2455), .Z(n8586));
    defparam i5509_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5510_3_lut (.A(int_STM32_TX_Byte[45]), 
            .B(temp_buffer[45]), .C(n2455), .Z(n8587));
    defparam i5510_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5511_3_lut (.A(int_STM32_TX_Byte[44]), 
            .B(temp_buffer[44]), .C(n2455), .Z(n8588));
    defparam i5511_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7958_2_lut (.A(temp_buffer[59]), 
            .B(w_reset), .Z(temp_buffer[59]));
    defparam i7958_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5512_3_lut (.A(int_STM32_TX_Byte[43]), 
            .B(temp_buffer[43]), .C(n2455), .Z(n8589));
    defparam i5512_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5513_3_lut (.A(int_STM32_TX_Byte[42]), 
            .B(temp_buffer[42]), .C(n2455), .Z(n8590));
    defparam i5513_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5514_3_lut (.A(int_STM32_TX_Byte[41]), 
            .B(temp_buffer[41]), .C(n2455), .Z(n8591));
    defparam i5514_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7956_2_lut (.A(temp_buffer[60]), 
            .B(w_reset), .Z(temp_buffer[60]));
    defparam i7956_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7954_2_lut (.A(temp_buffer[61]), 
            .B(w_reset), .Z(temp_buffer[61]));
    defparam i7954_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7953_2_lut (.A(temp_buffer[62]), 
            .B(w_reset), .Z(temp_buffer[62]));
    defparam i7953_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7952_2_lut (.A(temp_buffer[63]), 
            .B(w_reset), .Z(temp_buffer[63]));
    defparam i7952_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8045_2_lut (.A(temp_buffer[1]), 
            .B(w_reset), .Z(temp_buffer[1]));
    defparam i8045_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5515_3_lut (.A(int_STM32_TX_Byte[40]), 
            .B(temp_buffer[40]), .C(n2455), .Z(n8592));
    defparam i5515_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8044_2_lut (.A(temp_buffer[2]), 
            .B(w_reset), .Z(temp_buffer[2]));
    defparam i8044_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8043_2_lut (.A(temp_buffer[3]), 
            .B(w_reset), .Z(temp_buffer[3]));
    defparam i8043_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8042_2_lut (.A(temp_buffer[4]), 
            .B(w_reset), .Z(temp_buffer[4]));
    defparam i8042_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5516_3_lut (.A(int_STM32_TX_Byte[39]), 
            .B(temp_buffer[39]), .C(n2455), .Z(n8593));
    defparam i5516_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8041_2_lut (.A(temp_buffer[5]), 
            .B(w_reset), .Z(temp_buffer[5]));
    defparam i8041_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8040_2_lut (.A(temp_buffer[6]), 
            .B(w_reset), .Z(temp_buffer[6]));
    defparam i8040_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8039_2_lut (.A(temp_buffer[7]), 
            .B(w_reset), .Z(temp_buffer[7]));
    defparam i8039_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i33 (.D(n8536), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[33]));
    defparam int_STM32_TX_Byte_i0_i33.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i33.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5517_3_lut (.A(int_STM32_TX_Byte[38]), 
            .B(temp_buffer[38]), .C(n2455), .Z(n8594));
    defparam i5517_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5518_3_lut (.A(int_STM32_TX_Byte[37]), 
            .B(temp_buffer[37]), .C(n2455), .Z(n8595));
    defparam i5518_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5519_3_lut (.A(int_STM32_TX_Byte[36]), 
            .B(temp_buffer[36]), .C(n2455), .Z(n8596));
    defparam i5519_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5520_3_lut (.A(int_STM32_TX_Byte[35]), 
            .B(temp_buffer[35]), .C(n2455), .Z(n8597));
    defparam i5520_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i7971_2_lut (.A(NUM_DATA[23]), 
            .B(w_reset), .Z(NUM_DATA[23]));
    defparam i7971_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8038_2_lut (.A(temp_buffer[8]), 
            .B(w_reset), .Z(temp_buffer[8]));
    defparam i8038_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8037_2_lut (.A(temp_buffer[9]), 
            .B(w_reset), .Z(temp_buffer[9]));
    defparam i8037_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8036_2_lut (.A(temp_buffer[10]), 
            .B(w_reset), .Z(temp_buffer[10]));
    defparam i8036_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8035_2_lut (.A(temp_buffer[11]), 
            .B(w_reset), .Z(temp_buffer[11]));
    defparam i8035_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8034_2_lut (.A(temp_buffer[12]), 
            .B(w_reset), .Z(temp_buffer[12]));
    defparam i8034_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i7969_2_lut (.A(NUM_DATA[24]), 
            .B(w_reset), .Z(NUM_DATA[24]));
    defparam i7969_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8033_2_lut (.A(temp_buffer[13]), 
            .B(w_reset), .Z(temp_buffer[13]));
    defparam i8033_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8032_2_lut (.A(temp_buffer[14]), 
            .B(w_reset), .Z(temp_buffer[14]));
    defparam i8032_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i8007_2_lut (.A(NUM_DATA[5]), 
            .B(w_reset), .Z(NUM_DATA[5]));
    defparam i8007_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8031_2_lut (.A(temp_buffer[15]), 
            .B(w_reset), .Z(temp_buffer[15]));
    defparam i8031_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i7967_2_lut (.A(NUM_DATA[25]), 
            .B(w_reset), .Z(NUM_DATA[25]));
    defparam i7967_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i7965_2_lut (.A(NUM_DATA[26]), 
            .B(w_reset), .Z(NUM_DATA[26]));
    defparam i7965_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i7697_2_lut (.A(NUM_DATA[0]), 
            .B(w_reset), .Z(NUM_DATA[0]));
    defparam i7697_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8030_2_lut (.A(temp_buffer[16]), 
            .B(w_reset), .Z(temp_buffer[16]));
    defparam i8030_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+(B)))" *) LUT4 i12310_2_lut (.A(int_STM32_TX_DV), 
            .B(n27), .Z(n47_adj_574));
    defparam i12310_2_lut.INIT = "0x1111";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1154_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[3]), .D0(n13221), .CI0(n13221), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[4]), .D1(n19575), 
            .CI1(n19575), .CO0(n19575), .CO1(n13223), .S0(n133[3]), 
            .S1(n133[4]));
    defparam stm32_counter_1154_add_4_5.INIT0 = "0xc33c";
    defparam stm32_counter_1154_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i7963_2_lut (.A(NUM_DATA[27]), 
            .B(w_reset), .Z(NUM_DATA[27]));
    defparam i7963_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8029_2_lut (.A(temp_buffer[17]), 
            .B(w_reset), .Z(temp_buffer[17]));
    defparam i8029_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8028_2_lut (.A(temp_buffer[18]), 
            .B(w_reset), .Z(temp_buffer[18]));
    defparam i8028_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8027_2_lut (.A(temp_buffer[19]), 
            .B(w_reset), .Z(temp_buffer[19]));
    defparam i8027_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8026_2_lut (.A(temp_buffer[20]), 
            .B(w_reset), .Z(temp_buffer[20]));
    defparam i8026_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8025_2_lut (.A(temp_buffer[21]), 
            .B(w_reset), .Z(temp_buffer[21]));
    defparam i8025_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5521_3_lut (.A(int_STM32_TX_Byte[34]), 
            .B(temp_buffer[34]), .C(n2455), .Z(n8598));
    defparam i5521_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8024_2_lut (.A(temp_buffer[22]), 
            .B(w_reset), .Z(temp_buffer[22]));
    defparam i8024_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8023_2_lut (.A(temp_buffer[23]), 
            .B(w_reset), .Z(temp_buffer[23]));
    defparam i8023_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8022_2_lut (.A(temp_buffer[24]), 
            .B(w_reset), .Z(temp_buffer[24]));
    defparam i8022_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8021_2_lut (.A(temp_buffer[25]), 
            .B(w_reset), .Z(temp_buffer[25]));
    defparam i8021_2_lut.INIT = "0xeeee";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1154_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[1]), .D0(n13219), .CI0(n13219), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[2]), .D1(n19572), 
            .CI1(n19572), .CO0(n19572), .CO1(n13221), .S0(n133[1]), 
            .S1(n133[2]));
    defparam stm32_counter_1154_add_4_3.INIT0 = "0xc33c";
    defparam stm32_counter_1154_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1154_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n318), .C1(stm32_counter[0]), 
            .D1(n19500), .CI1(n19500), .CO0(n19500), .CO1(n13219), .S1(n133[0]));
    defparam stm32_counter_1154_add_4_1.INIT0 = "0xc33c";
    defparam stm32_counter_1154_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8020_2_lut (.A(temp_buffer[26]), 
            .B(w_reset), .Z(temp_buffer[26]));
    defparam i8020_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8019_2_lut (.A(temp_buffer[27]), 
            .B(w_reset), .Z(temp_buffer[27]));
    defparam i8019_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8018_2_lut (.A(temp_buffer[28]), 
            .B(w_reset), .Z(temp_buffer[28]));
    defparam i8018_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8046_2_lut (.A(temp_buffer[0]), 
            .B(w_reset), .Z(temp_buffer[0]));
    defparam i8046_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8017_2_lut (.A(temp_buffer[29]), 
            .B(w_reset), .Z(temp_buffer[29]));
    defparam i8017_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8016_2_lut (.A(temp_buffer[30]), 
            .B(w_reset), .Z(temp_buffer[30]));
    defparam i8016_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8014_2_lut (.A(temp_buffer[31]), 
            .B(w_reset), .Z(temp_buffer[31]));
    defparam i8014_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(376[9],412[16])" *) FD1P3XZ int_RHD_TX_Byte__i6 (.D(n8535), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_RHD_TX_Byte[15]));
    defparam int_RHD_TX_Byte__i6.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i6.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i7995_2_lut (.A(NUM_DATA[11]), 
            .B(w_reset), .Z(NUM_DATA[11]));
    defparam i7995_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B !(C))+!A (B))", lineinfo="@3(376[9],412[16])" *) LUT4 i13_3_lut (.A(state[0]), 
            .B(state[1]), .C(n2373), .Z(n15705));
    defparam i13_3_lut.INIT = "0xc6c6";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i7961_2_lut (.A(NUM_DATA[28]), 
            .B(w_reset), .Z(NUM_DATA[28]));
    defparam i7961_2_lut.INIT = "0x2222";
    (* lut_function="(A+!(B))", lineinfo="@3(394[26],394[27])" *) LUT4 equal_257_i33_2_lut (.A(state[0]), 
            .B(state[1]), .Z(n33));
    defparam equal_257_i33_2_lut.INIT = "0xbbbb";
    (* lse_init_val=0, LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ stm32_state_i0_i0 (.D(n14693), 
            .SP(n6953), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_state[0]));
    defparam stm32_state_i0_i0.REGSET = "RESET";
    defparam stm32_state_i0_i0.SRMODE = "ASYNC";
    (* lut_function="(A+(B (C)+!B (C+!(D))))" *) LUT4 i2_4_lut (.A(w_reset), 
            .B(n33), .C(n5), .D(int_RHD_TX_Ready), .Z(n2373));
    defparam i2_4_lut.INIT = "0xfafb";
    (* lut_function="(A (B)+!A !(B))", lineinfo="@3(376[9],412[16])" *) LUT4 i11386_2_lut (.A(state[0]), 
            .B(n2373), .Z(n6));
    defparam i11386_2_lut.INIT = "0x9999";
    (* lut_function="(A (B)+!A (B (C)))", lineinfo="@3(386[55],386[60])" *) LUT4 i7927_3_lut (.A(index[0]), 
            .B(index[2]), .C(index[1]), .Z(n4357[12]));
    defparam i7927_3_lut.INIT = "0xc8c8";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i8015_2_lut (.A(NUM_DATA[1]), 
            .B(w_reset), .Z(NUM_DATA[1]));
    defparam i8015_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i7993_2_lut (.A(NUM_DATA[12]), 
            .B(w_reset), .Z(NUM_DATA[12]));
    defparam i7993_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_DV_c (.D(n1930[0]), 
            .SP(n18561), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_DV));
    defparam int_STM32_TX_DV_c.REGSET = "RESET";
    defparam int_STM32_TX_DV_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_FIFO_RE_c (.D(n11088), 
            .SP(n14707), .CK(pll_clk_internal), .SR(w_reset), .Q(int_FIFO_RE));
    defparam int_FIFO_RE_c.REGSET = "RESET";
    defparam int_FIFO_RE_c.SRMODE = "ASYNC";
    (* lut_function="(!(A ((C)+!B)))" *) LUT4 i1_3_lut (.A(stm32_state[1]), 
            .B(NUM_DATA[31]), .C(n62), .Z(n69));
    defparam i1_3_lut.INIT = "0x5d5d";
    (* lineinfo="@3(402[38],402[43])" *) FA2 index_1156_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(index[31]), .D0(n13216), .CI0(n13216), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n19665), .CI1(n19665), 
            .CO0(n19665), .S0(n133_adj_680[31]));
    defparam index_1156_add_4_33.INIT0 = "0xc33c";
    defparam index_1156_add_4_33.INIT1 = "0xc33c";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut_adj_569 (.A(NUM_DATA[31]), 
            .B(n62), .Z(n39));
    defparam i1_2_lut_adj_569.INIT = "0xbbbb";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i0 (.D(n167[0]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[0]));
    defparam index_1156__i0.REGSET = "RESET";
    defparam index_1156__i0.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_570 (.A(stm32_state[0]), 
            .B(stm32_state[2]), .Z(n4_adj_576));
    defparam i1_2_lut_adj_570.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i7959_2_lut (.A(NUM_DATA[29]), 
            .B(w_reset), .Z(NUM_DATA[29]));
    defparam i7959_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (D))+!A (B (C+(D))))" *) LUT4 i11862_4_lut (.A(stm32_counter[31]), 
            .B(n42), .C(n39), .D(n69), .Z(n16469));
    defparam i11862_4_lut.INIT = "0xcc40";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i7957_2_lut (.A(NUM_DATA[30]), 
            .B(w_reset), .Z(NUM_DATA[30]));
    defparam i7957_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (D)+!B !(C (D)))+!A ((D)+!B)))" *) LUT4 i77_4_lut (.A(n16469), 
            .B(\w_Controller_Mode[0] ), .C(n4_adj_576), .D(\w_Controller_Mode[1] ), 
            .Z(n14707));
    defparam i77_4_lut.INIT = "0x20cc";
    (* lineinfo="@3(402[38],402[43])" *) FA2 index_1156_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(index[29]), .D0(n13214), .CI0(n13214), 
            .A1(GND_net), .B1(GND_net), .C1(index[30]), .D1(n19662), 
            .CI1(n19662), .CO0(n19662), .CO1(n13216), .S0(n133_adj_680[29]), 
            .S1(n133_adj_680[30]));
    defparam index_1156_add_4_31.INIT0 = "0xc33c";
    defparam index_1156_add_4_31.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i7955_2_lut (.A(NUM_DATA[31]), 
            .B(w_reset), .Z(NUM_DATA[31]));
    defparam i7955_2_lut.INIT = "0x2222";
    (* lut_function="(!(A ((C+(D))+!B)+!A (((D)+!C)+!B)))" *) LUT4 i3_4_lut (.A(stm32_state[1]), 
            .B(stm32_state[2]), .C(stm32_state[0]), .D(stm32_state[3]), 
            .Z(n8));
    defparam i3_4_lut.INIT = "0x0048";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i1_2_lut_adj_571 (.A(stm32_state[0]), 
            .B(stm32_state[1]), .Z(n1930[0]));
    defparam i1_2_lut_adj_571.INIT = "0x2222";
    (* lineinfo="@3(402[38],402[43])" *) FA2 index_1156_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(index[27]), .D0(n13212), .CI0(n13212), 
            .A1(GND_net), .B1(GND_net), .C1(index[28]), .D1(n19659), 
            .CI1(n19659), .CO0(n19659), .CO1(n13214), .S0(n133_adj_680[27]), 
            .S1(n133_adj_680[28]));
    defparam index_1156_add_4_29.INIT0 = "0xc33c";
    defparam index_1156_add_4_29.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8013_2_lut (.A(NUM_DATA[2]), 
            .B(w_reset), .Z(NUM_DATA[2]));
    defparam i8013_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B (C (D)))+!A (B (D))))" *) LUT4 i2_4_lut_adj_572 (.A(n318), 
            .B(n6630), .C(n6634), .D(n6633), .Z(n6_adj_577));
    defparam i2_4_lut_adj_572.INIT = "0x3bff";
    (* lut_function="((B+!(C+!(D)))+!A)" *) LUT4 i3_4_lut_adj_573 (.A(n11111), 
            .B(n6_adj_577), .C(n9307), .D(stm32_state[1]), .Z(n18595));
    defparam i3_4_lut_adj_573.INIT = "0xdfdd";
    (* lut_function="(A (B+!(D))+!A (B (C)+!B !((D)+!C)))" *) LUT4 i1_4_lut (.A(n318), 
            .B(n9307), .C(n6634), .D(stm32_state[2]), .Z(n15046));
    defparam i1_4_lut.INIT = "0xc8fa";
    (* lut_function="(!(A (B (C))))" *) LUT4 i12322_3_lut (.A(n15046), .B(n11111), 
            .C(n6630), .Z(n15047));
    defparam i12322_3_lut.INIT = "0x7f7f";
    (* lut_function="(!(A))", lineinfo="@3(376[9],412[16])" *) LUT4 i3_1_lut (.A(\w_Controller_Mode[0] ), 
            .Z(n3));
    defparam i3_1_lut.INIT = "0x5555";
    (* lineinfo="@3(402[38],402[43])" *) FA2 index_1156_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(index[25]), .D0(n13210), .CI0(n13210), 
            .A1(GND_net), .B1(GND_net), .C1(index[26]), .D1(n19656), 
            .CI1(n19656), .CO0(n19656), .CO1(n13212), .S0(n133_adj_680[25]), 
            .S1(n133_adj_680[26]));
    defparam index_1156_add_4_27.INIT0 = "0xc33c";
    defparam index_1156_add_4_27.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i1_2_lut_adj_574 (.A(stm32_state[0]), 
            .B(stm32_state[3]), .Z(n9307));
    defparam i1_2_lut_adj_574.INIT = "0xeeee";
    (* lut_function="(A+!(B))", lineinfo="@3(292[8],292[32])" *) LUT4 equal_7_i5_2_lut (.A(\w_Controller_Mode[0] ), 
            .B(\w_Controller_Mode[1] ), .Z(n5));
    defparam equal_7_i5_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B (C)))", lineinfo="@3(284[2],356[10])" *) LUT4 i3_3_lut (.A(n9), 
            .B(n6630), .C(n6622), .Z(n8_adj_578));
    defparam i3_3_lut.INIT = "0x8080";
    (* lut_function="(!(A+!(B+!(C (D)))))", lineinfo="@3(284[2],356[10])" *) LUT4 i12303_4_lut (.A(n5), 
            .B(n6_adj_579), .C(n8_adj_578), .D(n6633), .Z(n6953));
    defparam i12303_4_lut.INIT = "0x4555";
    (* lut_function="(!(A (B (C (D))+!B (C+(D)))+!A ((C)+!B)))", lineinfo="@3(295[8],295[59])" *) LUT4 LessThan_9_i4_4_lut (.A(int_FIFO_COUNT[0]), 
            .B(int_FIFO_COUNT[1]), .C(n167_adj_681[1]), .D(n167_adj_681[0]), 
            .Z(n4_adj_581));
    defparam LessThan_9_i4_4_lut.INIT = "0x0c8e";
    (* lineinfo="@3(402[38],402[43])" *) FA2 index_1156_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(index[23]), .D0(n13208), .CI0(n13208), 
            .A1(GND_net), .B1(GND_net), .C1(index[24]), .D1(n19653), 
            .CI1(n19653), .CO0(n19653), .CO1(n13210), .S0(n133_adj_680[23]), 
            .S1(n133_adj_680[24]));
    defparam index_1156_add_4_25.INIT0 = "0xc33c";
    defparam index_1156_add_4_25.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(295[8],295[59])" *) LUT4 LessThan_9_i6_3_lut (.A(n4_adj_581), 
            .B(int_FIFO_COUNT[2]), .C(n167_adj_681[2]), .Z(n6_adj_583));
    defparam LessThan_9_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(295[8],295[59])" *) LUT4 LessThan_9_i8_3_lut (.A(n6_adj_583), 
            .B(int_FIFO_COUNT[3]), .C(n167_adj_681[3]), .Z(n8_adj_585));
    defparam LessThan_9_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(295[8],295[59])" *) LUT4 LessThan_9_i10_3_lut (.A(n8_adj_585), 
            .B(int_FIFO_COUNT[4]), .C(n167_adj_681[4]), .Z(n10));
    defparam LessThan_9_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(295[8],295[59])" *) LUT4 LessThan_9_i12_3_lut (.A(n10), 
            .B(int_FIFO_COUNT[5]), .C(n167_adj_681[5]), .Z(n12));
    defparam LessThan_9_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(295[8],295[59])" *) LUT4 LessThan_9_i14_3_lut (.A(n12), 
            .B(int_FIFO_COUNT[6]), .C(n167_adj_681[6]), .Z(n14));
    defparam LessThan_9_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(295[8],295[59])" *) LUT4 LessThan_9_i16_3_lut (.A(n14), 
            .B(int_FIFO_COUNT[7]), .C(n167_adj_681[7]), .Z(n16));
    defparam LessThan_9_i16_3_lut.INIT = "0x8e8e";
    (* lineinfo="@3(402[38],402[43])" *) FA2 index_1156_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(index[21]), .D0(n13206), .CI0(n13206), 
            .A1(GND_net), .B1(GND_net), .C1(index[22]), .D1(n19650), 
            .CI1(n19650), .CO0(n19650), .CO1(n13208), .S0(n133_adj_680[21]), 
            .S1(n133_adj_680[22]));
    defparam index_1156_add_4_23.INIT0 = "0xc33c";
    defparam index_1156_add_4_23.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11376_4_lut (.A(n43_adj_590), 
            .B(n49_adj_591), .C(n47_adj_592), .D(n55), .Z(n15793));
    defparam i11376_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11372_4_lut (.A(n31), .B(n51), 
            .C(n33_adj_593), .D(n59), .Z(n15789));
    defparam i11372_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(263[3],357[11])" *) LUT4 i1_2_lut_3_lut_4_lut (.A(stm32_state[1]), 
            .B(stm32_state[2]), .C(stm32_state[0]), .D(stm32_state[3]), 
            .Z(n6622));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11374_4_lut (.A(n17), .B(n25), 
            .C(n23), .D(n29), .Z(n15791));
    defparam i11374_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i13_4_lut (.A(n16), .B(n19), 
            .C(n35), .D(n27_adj_594), .Z(n37));
    defparam i13_4_lut.INIT = "0x0002";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11380_4_lut (.A(n41), .B(n53), 
            .C(n45_adj_595), .D(n37_adj_596), .Z(n15797));
    defparam i11380_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i22_4_lut (.A(n37), .B(n15791), 
            .C(n15789), .D(n15793), .Z(n46_adj_597));
    defparam i22_4_lut.INIT = "0x0002";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11378_4_lut (.A(n57), .B(n21), 
            .C(n61), .D(n39_adj_598), .Z(n15795));
    defparam i11378_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@3(284[5],284[29])" *) LUT4 i1_3_lut_3_lut (.A(\w_Controller_Mode[0] ), 
            .B(init_FIFO_Read), .C(\w_Controller_Mode[1] ), .Z(n43_adj_599));
    defparam i1_3_lut_3_lut.INIT = "0xcece";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@3(376[9],412[16])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_575 (.A(\w_Controller_Mode[1] ), 
            .B(\w_Controller_Mode[0] ), .C(stm32_state[1]), .D(n9311), 
            .Z(n2455));
    defparam i1_2_lut_3_lut_4_lut_adj_575.INIT = "0x0002";
    (* lut_function="(A (B)+!A (B+!((D)+!C)))" *) LUT4 i3009_4_lut (.A(n15795), 
            .B(n167_adj_681[31]), .C(n46_adj_597), .D(n15797), .Z(n317));
    defparam i3009_4_lut.INIT = "0xccdc";
    (* lut_function="(A+!(B (C (D))+!B (C)))" *) LUT4 i2_4_lut_adj_576 (.A(n6_adj_579), 
            .B(n317), .C(n11111), .D(n6622), .Z(n14693));
    defparam i2_4_lut_adj_576.INIT = "0xafef";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i8011_2_lut (.A(NUM_DATA[3]), 
            .B(w_reset), .Z(NUM_DATA[3]));
    defparam i8011_2_lut.INIT = "0x2222";
    (* lineinfo="@3(402[38],402[43])" *) FA2 index_1156_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(index[19]), .D0(n13204), .CI0(n13204), 
            .A1(GND_net), .B1(GND_net), .C1(index[20]), .D1(n19647), 
            .CI1(n19647), .CO0(n19647), .CO1(n13206), .S0(n133_adj_680[19]), 
            .S1(n133_adj_680[20]));
    defparam index_1156_add_4_21.INIT0 = "0xc33c";
    defparam index_1156_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@3(402[38],402[43])" *) FA2 index_1156_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(index[17]), .D0(n13202), .CI0(n13202), 
            .A1(GND_net), .B1(GND_net), .C1(index[18]), .D1(n19644), 
            .CI1(n19644), .CO0(n19644), .CO1(n13204), .S0(n133_adj_680[17]), 
            .S1(n133_adj_680[18]));
    defparam index_1156_add_4_19.INIT0 = "0xc33c";
    defparam index_1156_add_4_19.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7914_2_lut (.A(n133_adj_680[1]), 
            .B(n4391), .Z(n167[1]));
    defparam i7914_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7913_2_lut (.A(n133_adj_680[2]), 
            .B(n4391), .Z(n167[2]));
    defparam i7913_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7912_2_lut (.A(n133_adj_680[3]), 
            .B(n4391), .Z(n167[3]));
    defparam i7912_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7911_2_lut (.A(n133_adj_680[4]), 
            .B(n4391), .Z(n167[4]));
    defparam i7911_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7910_2_lut (.A(n133_adj_680[5]), 
            .B(n4391), .Z(n167[5]));
    defparam i7910_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7909_2_lut (.A(n133_adj_680[6]), 
            .B(n4391), .Z(n167[6]));
    defparam i7909_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7908_2_lut (.A(n133_adj_680[7]), 
            .B(n4391), .Z(n167[7]));
    defparam i7908_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7907_2_lut (.A(n133_adj_680[8]), 
            .B(n4391), .Z(n167[8]));
    defparam i7907_2_lut.INIT = "0x8888";
    (* lineinfo="@3(402[38],402[43])" *) FA2 index_1156_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(index[15]), .D0(n13200), .CI0(n13200), 
            .A1(GND_net), .B1(GND_net), .C1(index[16]), .D1(n19641), 
            .CI1(n19641), .CO0(n19641), .CO1(n13202), .S0(n133_adj_680[15]), 
            .S1(n133_adj_680[16]));
    defparam index_1156_add_4_17.INIT0 = "0xc33c";
    defparam index_1156_add_4_17.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7906_2_lut (.A(n133_adj_680[9]), 
            .B(n4391), .Z(n167[9]));
    defparam i7906_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7905_2_lut (.A(n133_adj_680[10]), 
            .B(n4391), .Z(n167[10]));
    defparam i7905_2_lut.INIT = "0x8888";
    (* lineinfo="@3(402[38],402[43])" *) FA2 index_1156_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(index[13]), .D0(n13198), .CI0(n13198), 
            .A1(GND_net), .B1(GND_net), .C1(index[14]), .D1(n19638), 
            .CI1(n19638), .CO0(n19638), .CO1(n13200), .S0(n133_adj_680[13]), 
            .S1(n133_adj_680[14]));
    defparam index_1156_add_4_15.INIT0 = "0xc33c";
    defparam index_1156_add_4_15.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7904_2_lut (.A(n133_adj_680[11]), 
            .B(n4391), .Z(n167[11]));
    defparam i7904_2_lut.INIT = "0x8888";
    (* lineinfo="@3(402[38],402[43])" *) FA2 index_1156_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(index[11]), .D0(n13196), .CI0(n13196), 
            .A1(GND_net), .B1(GND_net), .C1(index[12]), .D1(n19635), 
            .CI1(n19635), .CO0(n19635), .CO1(n13198), .S0(n133_adj_680[11]), 
            .S1(n133_adj_680[12]));
    defparam index_1156_add_4_13.INIT0 = "0xc33c";
    defparam index_1156_add_4_13.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7903_2_lut (.A(n133_adj_680[12]), 
            .B(n4391), .Z(n167[12]));
    defparam i7903_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7902_2_lut (.A(n133_adj_680[13]), 
            .B(n4391), .Z(n167[13]));
    defparam i7902_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7901_2_lut (.A(n133_adj_680[14]), 
            .B(n4391), .Z(n167[14]));
    defparam i7901_2_lut.INIT = "0x8888";
    (* lineinfo="@3(402[38],402[43])" *) FA2 index_1156_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(index[9]), .D0(n13194), .CI0(n13194), 
            .A1(GND_net), .B1(GND_net), .C1(index[10]), .D1(n19632), 
            .CI1(n19632), .CO0(n19632), .CO1(n13196), .S0(n133_adj_680[9]), 
            .S1(n133_adj_680[10]));
    defparam index_1156_add_4_11.INIT0 = "0xc33c";
    defparam index_1156_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7900_2_lut (.A(n133_adj_680[15]), 
            .B(n4391), .Z(n167[15]));
    defparam i7900_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7899_2_lut (.A(n133_adj_680[16]), 
            .B(n4391), .Z(n167[16]));
    defparam i7899_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7898_2_lut (.A(n133_adj_680[17]), 
            .B(n4391), .Z(n167[17]));
    defparam i7898_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7897_2_lut (.A(n133_adj_680[18]), 
            .B(n4391), .Z(n167[18]));
    defparam i7897_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7896_2_lut (.A(n133_adj_680[19]), 
            .B(n4391), .Z(n167[19]));
    defparam i7896_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7895_2_lut (.A(n133_adj_680[20]), 
            .B(n4391), .Z(n167[20]));
    defparam i7895_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7894_2_lut (.A(n133_adj_680[21]), 
            .B(n4391), .Z(n167[21]));
    defparam i7894_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7893_2_lut (.A(n133_adj_680[22]), 
            .B(n4391), .Z(n167[22]));
    defparam i7893_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7892_2_lut (.A(n133_adj_680[23]), 
            .B(n4391), .Z(n167[23]));
    defparam i7892_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))", lineinfo="@3(376[9],412[16])" *) LUT4 i7925_2_lut (.A(int_RHD_TX_Byte[15]), 
            .B(n2457), .Z(n8535));
    defparam i7925_2_lut.INIT = "0xeeee";
    (* lineinfo="@3(402[38],402[43])" *) FA2 index_1156_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(index[7]), .D0(n13192), .CI0(n13192), 
            .A1(GND_net), .B1(GND_net), .C1(index[8]), .D1(n19629), 
            .CI1(n19629), .CO0(n19629), .CO1(n13194), .S0(n133_adj_680[7]), 
            .S1(n133_adj_680[8]));
    defparam index_1156_add_4_9.INIT0 = "0xc33c";
    defparam index_1156_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7891_2_lut (.A(n133_adj_680[24]), 
            .B(n4391), .Z(n167[24]));
    defparam i7891_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7890_2_lut (.A(n133_adj_680[25]), 
            .B(n4391), .Z(n167[25]));
    defparam i7890_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7889_2_lut (.A(n133_adj_680[26]), 
            .B(n4391), .Z(n167[26]));
    defparam i7889_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7888_2_lut (.A(n133_adj_680[27]), 
            .B(n4391), .Z(n167[27]));
    defparam i7888_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7887_2_lut (.A(n133_adj_680[28]), 
            .B(n4391), .Z(n167[28]));
    defparam i7887_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7886_2_lut (.A(n133_adj_680[29]), 
            .B(n4391), .Z(n167[29]));
    defparam i7886_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7885_2_lut (.A(n133_adj_680[30]), 
            .B(n4391), .Z(n167[30]));
    defparam i7885_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5459_3_lut (.A(int_STM32_TX_Byte[33]), 
            .B(temp_buffer[33]), .C(n2455), .Z(n8536));
    defparam i5459_3_lut.INIT = "0xcaca";
    (* lineinfo="@3(402[38],402[43])" *) FA2 index_1156_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(index[5]), .D0(n13190), .CI0(n13190), 
            .A1(GND_net), .B1(GND_net), .C1(index[6]), .D1(n19626), 
            .CI1(n19626), .CO0(n19626), .CO1(n13192), .S0(n133_adj_680[5]), 
            .S1(n133_adj_680[6]));
    defparam index_1156_add_4_7.INIT0 = "0xc33c";
    defparam index_1156_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@3(402[38],402[43])" *) FA2 index_1156_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(index[3]), .D0(n13188), .CI0(n13188), 
            .A1(GND_net), .B1(GND_net), .C1(index[4]), .D1(n19623), 
            .CI1(n19623), .CO0(n19623), .CO1(n13190), .S0(n133_adj_680[3]), 
            .S1(n133_adj_680[4]));
    defparam index_1156_add_4_5.INIT0 = "0xc33c";
    defparam index_1156_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(!(A ((C)+!B)+!A !(B ((D)+!C)+!B !(C+!(D)))))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i4_4_lut (.A(stm32_counter[0]), 
            .B(NUM_DATA[1]), .C(stm32_counter[1]), .D(NUM_DATA[0]), .Z(n4_adj_607));
    defparam LessThan_10_i4_4_lut.INIT = "0x4d0c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i6_3_lut (.A(n4_adj_607), 
            .B(NUM_DATA[2]), .C(stm32_counter[2]), .Z(n6_adj_608));
    defparam LessThan_10_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i8_3_lut (.A(n6_adj_608), 
            .B(NUM_DATA[3]), .C(stm32_counter[3]), .Z(n8_adj_609));
    defparam LessThan_10_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i8005_2_lut (.A(NUM_DATA[6]), 
            .B(w_reset), .Z(NUM_DATA[6]));
    defparam i8005_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i10_3_lut (.A(n8_adj_609), 
            .B(NUM_DATA[4]), .C(stm32_counter[4]), .Z(n10_adj_610));
    defparam LessThan_10_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i12_3_lut (.A(n10_adj_610), 
            .B(NUM_DATA[5]), .C(stm32_counter[5]), .Z(n12_adj_611));
    defparam LessThan_10_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i14_3_lut (.A(n12_adj_611), 
            .B(NUM_DATA[6]), .C(stm32_counter[6]), .Z(n14_adj_612));
    defparam LessThan_10_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i16_3_lut (.A(n14_adj_612), 
            .B(NUM_DATA[7]), .C(stm32_counter[7]), .Z(n16_adj_613));
    defparam LessThan_10_i16_3_lut.INIT = "0x8e8e";
    (* lineinfo="@3(402[38],402[43])" *) FA2 index_1156_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(index[1]), .D0(n13186), .CI0(n13186), 
            .A1(GND_net), .B1(GND_net), .C1(index[2]), .D1(n19620), 
            .CI1(n19620), .CO0(n19620), .CO1(n13188), .S0(n133_adj_680[1]), 
            .S1(n133_adj_680[2]));
    defparam index_1156_add_4_3.INIT0 = "0xc33c";
    defparam index_1156_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@3(402[38],402[43])" *) FA2 index_1156_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(index[0]), .D1(n19497), .CI1(n19497), .CO0(n19497), 
            .CO1(n13186), .S1(n133_adj_680[0]));
    defparam index_1156_add_4_1.INIT0 = "0xc33c";
    defparam index_1156_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i18_3_lut (.A(n16_adj_613), 
            .B(NUM_DATA[8]), .C(stm32_counter[8]), .Z(n18));
    defparam LessThan_10_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i20_3_lut (.A(n18), 
            .B(NUM_DATA[9]), .C(stm32_counter[9]), .Z(n20));
    defparam LessThan_10_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i22_3_lut (.A(n20), 
            .B(NUM_DATA[10]), .C(stm32_counter[10]), .Z(n22));
    defparam LessThan_10_i22_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i24_3_lut (.A(n22), 
            .B(NUM_DATA[11]), .C(stm32_counter[11]), .Z(n24));
    defparam LessThan_10_i24_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i26_3_lut (.A(n24), 
            .B(NUM_DATA[12]), .C(stm32_counter[12]), .Z(n26));
    defparam LessThan_10_i26_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B))", lineinfo="@3(402[38],402[43])" *) LUT4 i7884_2_lut (.A(n133_adj_680[31]), 
            .B(n4391), .Z(n167[31]));
    defparam i7884_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7883_2_lut (.A(n133[1]), 
            .B(stm32_state[0]), .Z(n167_adj_682[1]));
    defparam i7883_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7882_2_lut (.A(n133[2]), 
            .B(stm32_state[0]), .Z(n167_adj_682[2]));
    defparam i7882_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i28_3_lut (.A(n26), 
            .B(NUM_DATA[13]), .C(stm32_counter[13]), .Z(n28));
    defparam LessThan_10_i28_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i30_3_lut (.A(n28), 
            .B(NUM_DATA[14]), .C(stm32_counter[14]), .Z(n30));
    defparam LessThan_10_i30_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i32_3_lut (.A(n30), 
            .B(NUM_DATA[15]), .C(stm32_counter[15]), .Z(n32));
    defparam LessThan_10_i32_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7881_2_lut (.A(n133[3]), 
            .B(stm32_state[0]), .Z(n167_adj_682[3]));
    defparam i7881_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i34_3_lut (.A(n32), 
            .B(NUM_DATA[16]), .C(stm32_counter[16]), .Z(n34));
    defparam LessThan_10_i34_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i36_3_lut (.A(n34), 
            .B(NUM_DATA[17]), .C(stm32_counter[17]), .Z(n36));
    defparam LessThan_10_i36_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7880_2_lut (.A(n133[4]), 
            .B(stm32_state[0]), .Z(n167_adj_682[4]));
    defparam i7880_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i38_3_lut (.A(n36), 
            .B(NUM_DATA[18]), .C(stm32_counter[18]), .Z(n38));
    defparam LessThan_10_i38_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7879_2_lut (.A(n133[5]), 
            .B(stm32_state[0]), .Z(n167_adj_682[5]));
    defparam i7879_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7878_2_lut (.A(n133[6]), 
            .B(stm32_state[0]), .Z(n167_adj_682[6]));
    defparam i7878_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7877_2_lut (.A(n133[7]), 
            .B(stm32_state[0]), .Z(n167_adj_682[7]));
    defparam i7877_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i40_3_lut (.A(n38), 
            .B(NUM_DATA[19]), .C(stm32_counter[19]), .Z(n40));
    defparam LessThan_10_i40_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7876_2_lut (.A(n133[8]), 
            .B(stm32_state[0]), .Z(n167_adj_682[8]));
    defparam i7876_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i42_3_lut (.A(n40), 
            .B(NUM_DATA[20]), .C(stm32_counter[20]), .Z(n42_adj_624));
    defparam LessThan_10_i42_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i44_3_lut (.A(n42_adj_624), 
            .B(NUM_DATA[21]), .C(stm32_counter[21]), .Z(n44_adj_625));
    defparam LessThan_10_i44_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7875_2_lut (.A(n133[9]), 
            .B(stm32_state[0]), .Z(n167_adj_682[9]));
    defparam i7875_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i46_3_lut (.A(n44_adj_625), 
            .B(NUM_DATA[22]), .C(stm32_counter[22]), .Z(n46_adj_628));
    defparam LessThan_10_i46_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i48_3_lut (.A(n46_adj_628), 
            .B(NUM_DATA[23]), .C(stm32_counter[23]), .Z(n48_adj_629));
    defparam LessThan_10_i48_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i50_3_lut (.A(n48_adj_629), 
            .B(NUM_DATA[24]), .C(stm32_counter[24]), .Z(n50));
    defparam LessThan_10_i50_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i52_3_lut (.A(n50), 
            .B(NUM_DATA[25]), .C(stm32_counter[25]), .Z(n52));
    defparam LessThan_10_i52_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7874_2_lut (.A(n133[10]), 
            .B(stm32_state[0]), .Z(n167_adj_682[10]));
    defparam i7874_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i54_3_lut (.A(n52), 
            .B(NUM_DATA[26]), .C(stm32_counter[26]), .Z(n54_adj_632));
    defparam LessThan_10_i54_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i56_3_lut (.A(n54_adj_632), 
            .B(NUM_DATA[27]), .C(stm32_counter[27]), .Z(n56));
    defparam LessThan_10_i56_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i58_3_lut (.A(n56), 
            .B(NUM_DATA[28]), .C(stm32_counter[28]), .Z(n58));
    defparam LessThan_10_i58_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i60_3_lut (.A(n58), 
            .B(NUM_DATA[29]), .C(stm32_counter[29]), .Z(n60));
    defparam LessThan_10_i60_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i62_3_lut (.A(n60), 
            .B(NUM_DATA[30]), .C(stm32_counter[30]), .Z(n62));
    defparam LessThan_10_i62_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(307[8],307[32])" *) LUT4 LessThan_10_i64_3_lut (.A(n62), 
            .B(stm32_counter[31]), .C(NUM_DATA[31]), .Z(n318));
    defparam LessThan_10_i64_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7873_2_lut (.A(n133[11]), 
            .B(stm32_state[0]), .Z(n167_adj_682[11]));
    defparam i7873_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7872_2_lut (.A(n133[12]), 
            .B(stm32_state[0]), .Z(n167_adj_682[12]));
    defparam i7872_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7871_2_lut (.A(n133[13]), 
            .B(stm32_state[0]), .Z(n167_adj_682[13]));
    defparam i7871_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7870_2_lut (.A(n133[14]), 
            .B(stm32_state[0]), .Z(n167_adj_682[14]));
    defparam i7870_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7869_2_lut (.A(n133[15]), 
            .B(stm32_state[0]), .Z(n167_adj_682[15]));
    defparam i7869_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7868_2_lut (.A(n133[16]), 
            .B(stm32_state[0]), .Z(n167_adj_682[16]));
    defparam i7868_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7867_2_lut (.A(n133[17]), 
            .B(stm32_state[0]), .Z(n167_adj_682[17]));
    defparam i7867_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7866_2_lut (.A(n133[18]), 
            .B(stm32_state[0]), .Z(n167_adj_682[18]));
    defparam i7866_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7865_2_lut (.A(n133[19]), 
            .B(stm32_state[0]), .Z(n167_adj_682[19]));
    defparam i7865_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7864_2_lut (.A(n133[20]), 
            .B(stm32_state[0]), .Z(n167_adj_682[20]));
    defparam i7864_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7863_2_lut (.A(n133[21]), 
            .B(stm32_state[0]), .Z(n167_adj_682[21]));
    defparam i7863_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7862_2_lut (.A(n133[22]), 
            .B(stm32_state[0]), .Z(n167_adj_682[22]));
    defparam i7862_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7861_2_lut (.A(n133[23]), 
            .B(stm32_state[0]), .Z(n167_adj_682[23]));
    defparam i7861_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7860_2_lut (.A(n133[24]), 
            .B(stm32_state[0]), .Z(n167_adj_682[24]));
    defparam i7860_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7859_2_lut (.A(n133[25]), 
            .B(stm32_state[0]), .Z(n167_adj_682[25]));
    defparam i7859_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7858_2_lut (.A(n133[26]), 
            .B(stm32_state[0]), .Z(n167_adj_682[26]));
    defparam i7858_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7857_2_lut (.A(n133[27]), 
            .B(stm32_state[0]), .Z(n167_adj_682[27]));
    defparam i7857_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_577 (.A(stm32_state[1]), 
            .B(n9311), .Z(n6630));
    defparam i1_2_lut_adj_577.INIT = "0xeeee";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7856_2_lut (.A(n133[28]), 
            .B(stm32_state[0]), .Z(n167_adj_682[28]));
    defparam i7856_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7855_2_lut (.A(n133[29]), 
            .B(stm32_state[0]), .Z(n167_adj_682[29]));
    defparam i7855_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5460_3_lut (.A(int_STM32_TX_Byte[32]), 
            .B(temp_buffer[32]), .C(n2455), .Z(n8537));
    defparam i5460_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i4_4_lut_3_lut (.A(\w_Controller_Mode[0] ), 
            .B(\w_Controller_Mode[1] ), .C(n8), .Z(n18561));
    defparam i4_4_lut_3_lut.INIT = "0x4040";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7854_2_lut (.A(n133[30]), 
            .B(stm32_state[0]), .Z(n167_adj_682[30]));
    defparam i7854_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7853_2_lut (.A(n133[31]), 
            .B(stm32_state[0]), .Z(n167_adj_682[31]));
    defparam i7853_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i8003_2_lut (.A(NUM_DATA[7]), 
            .B(w_reset), .Z(NUM_DATA[7]));
    defparam i8003_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i8009_2_lut (.A(NUM_DATA[4]), 
            .B(w_reset), .Z(NUM_DATA[4]));
    defparam i8009_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i8001_2_lut (.A(NUM_DATA[8]), 
            .B(w_reset), .Z(NUM_DATA[8]));
    defparam i8001_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i7999_2_lut (.A(NUM_DATA[9]), 
            .B(w_reset), .Z(NUM_DATA[9]));
    defparam i7999_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i7997_2_lut (.A(NUM_DATA[10]), 
            .B(w_reset), .Z(NUM_DATA[10]));
    defparam i7997_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8008_2_lut (.A(temp_buffer[34]), 
            .B(w_reset), .Z(temp_buffer[34]));
    defparam i8008_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8006_2_lut (.A(temp_buffer[35]), 
            .B(w_reset), .Z(temp_buffer[35]));
    defparam i8006_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8004_2_lut (.A(temp_buffer[36]), 
            .B(w_reset), .Z(temp_buffer[36]));
    defparam i8004_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8002_2_lut (.A(temp_buffer[37]), 
            .B(w_reset), .Z(temp_buffer[37]));
    defparam i8002_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8000_2_lut (.A(temp_buffer[38]), 
            .B(w_reset), .Z(temp_buffer[38]));
    defparam i8000_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7998_2_lut (.A(temp_buffer[39]), 
            .B(w_reset), .Z(temp_buffer[39]));
    defparam i7998_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7996_2_lut (.A(temp_buffer[40]), 
            .B(w_reset), .Z(temp_buffer[40]));
    defparam i7996_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7994_2_lut (.A(temp_buffer[41]), 
            .B(w_reset), .Z(temp_buffer[41]));
    defparam i7994_2_lut.INIT = "0xeeee";
    (* lineinfo="@3(295[9],295[17])" *) FA2 sub_667_add_2_add_5_33 (.A0(GND_net), 
            .B0(NUM_DATA[31]), .C0(VCC_net), .D0(n13137), .CI0(n13137), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n19476), .CI1(n19476), 
            .CO0(n19476), .S0(n167_adj_681[31]));
    defparam sub_667_add_2_add_5_33.INIT0 = "0xc33c";
    defparam sub_667_add_2_add_5_33.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7992_2_lut (.A(temp_buffer[42]), 
            .B(w_reset), .Z(temp_buffer[42]));
    defparam i7992_2_lut.INIT = "0xeeee";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i0 (.D(n167_adj_682[0]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[0]));
    defparam stm32_counter_1154__i0.REGSET = "RESET";
    defparam stm32_counter_1154__i0.SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7990_2_lut (.A(temp_buffer[43]), 
            .B(w_reset), .Z(temp_buffer[43]));
    defparam i7990_2_lut.INIT = "0xeeee";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i31 (.D(n167_adj_682[31]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[31]));
    defparam stm32_counter_1154__i31.REGSET = "RESET";
    defparam stm32_counter_1154__i31.SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7988_2_lut (.A(temp_buffer[44]), 
            .B(w_reset), .Z(temp_buffer[44]));
    defparam i7988_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7986_2_lut (.A(temp_buffer[45]), 
            .B(w_reset), .Z(temp_buffer[45]));
    defparam i7986_2_lut.INIT = "0xeeee";
    (* lineinfo="@3(295[9],295[17])" *) FA2 sub_667_add_2_add_5_31 (.A0(GND_net), 
            .B0(NUM_DATA[29]), .C0(VCC_net), .D0(n13135), .CI0(n13135), 
            .A1(GND_net), .B1(NUM_DATA[30]), .C1(VCC_net), .D1(n19467), 
            .CI1(n19467), .CO0(n19467), .CO1(n13137), .S0(n59), .S1(n61));
    defparam sub_667_add_2_add_5_31.INIT0 = "0xc33c";
    defparam sub_667_add_2_add_5_31.INIT1 = "0xc33c";
    (* lineinfo="@3(295[9],295[17])" *) FA2 sub_667_add_2_add_5_29 (.A0(GND_net), 
            .B0(NUM_DATA[27]), .C0(VCC_net), .D0(n13133), .CI0(n13133), 
            .A1(GND_net), .B1(NUM_DATA[28]), .C1(VCC_net), .D1(n19458), 
            .CI1(n19458), .CO0(n19458), .CO1(n13135), .S0(n55), .S1(n57));
    defparam sub_667_add_2_add_5_29.INIT0 = "0xc33c";
    defparam sub_667_add_2_add_5_29.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7984_2_lut (.A(temp_buffer[46]), 
            .B(w_reset), .Z(temp_buffer[46]));
    defparam i7984_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7982_2_lut (.A(temp_buffer[47]), 
            .B(w_reset), .Z(temp_buffer[47]));
    defparam i7982_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7980_2_lut (.A(temp_buffer[48]), 
            .B(w_reset), .Z(temp_buffer[48]));
    defparam i7980_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7978_2_lut (.A(temp_buffer[49]), 
            .B(w_reset), .Z(temp_buffer[49]));
    defparam i7978_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7976_2_lut (.A(temp_buffer[50]), 
            .B(w_reset), .Z(temp_buffer[50]));
    defparam i7976_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7974_2_lut (.A(temp_buffer[51]), 
            .B(w_reset), .Z(temp_buffer[51]));
    defparam i7974_2_lut.INIT = "0xeeee";
    (* lineinfo="@3(295[9],295[17])" *) FA2 sub_667_add_2_add_5_27 (.A0(GND_net), 
            .B0(NUM_DATA[25]), .C0(VCC_net), .D0(n13131), .CI0(n13131), 
            .A1(GND_net), .B1(NUM_DATA[26]), .C1(VCC_net), .D1(n19449), 
            .CI1(n19449), .CO0(n19449), .CO1(n13133), .S0(n51), .S1(n53));
    defparam sub_667_add_2_add_5_27.INIT0 = "0xc33c";
    defparam sub_667_add_2_add_5_27.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7972_2_lut (.A(temp_buffer[52]), 
            .B(w_reset), .Z(temp_buffer[52]));
    defparam i7972_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7970_2_lut (.A(temp_buffer[53]), 
            .B(w_reset), .Z(temp_buffer[53]));
    defparam i7970_2_lut.INIT = "0xeeee";
    (* lineinfo="@3(295[9],295[17])" *) FA2 sub_667_add_2_add_5_25 (.A0(GND_net), 
            .B0(NUM_DATA[23]), .C0(VCC_net), .D0(n13129), .CI0(n13129), 
            .A1(GND_net), .B1(NUM_DATA[24]), .C1(VCC_net), .D1(n19440), 
            .CI1(n19440), .CO0(n19440), .CO1(n13131), .S0(n47_adj_592), 
            .S1(n49_adj_591));
    defparam sub_667_add_2_add_5_25.INIT0 = "0xc33c";
    defparam sub_667_add_2_add_5_25.INIT1 = "0xc33c";
    (* lut_function="(!((B (C+(D))+!B (C+!(D)))+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i3_4_lut_adj_578 (.A(n5_adj_678), 
            .B(stm32_state[2]), .C(stm32_state[3]), .D(stm32_state[0]), 
            .Z(n4_adj_677));
    defparam i3_4_lut_adj_578.INIT = "0x0208";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i7826_2_lut (.A(n133[0]), 
            .B(stm32_state[0]), .Z(n167_adj_682[0]));
    defparam i7826_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i7968_2_lut (.A(temp_buffer[54]), 
            .B(w_reset), .Z(temp_buffer[54]));
    defparam i7968_2_lut.INIT = "0xeeee";
    (* lineinfo="@3(295[9],295[17])" *) FA2 sub_667_add_2_add_5_23 (.A0(GND_net), 
            .B0(NUM_DATA[21]), .C0(VCC_net), .D0(n13127), .CI0(n13127), 
            .A1(GND_net), .B1(NUM_DATA[22]), .C1(VCC_net), .D1(n19431), 
            .CI1(n19431), .CO0(n19431), .CO1(n13129), .S0(n43_adj_590), 
            .S1(n45_adj_595));
    defparam sub_667_add_2_add_5_23.INIT0 = "0xc33c";
    defparam sub_667_add_2_add_5_23.INIT1 = "0xc33c";
    (* lineinfo="@3(295[9],295[17])" *) FA2 sub_667_add_2_add_5_21 (.A0(GND_net), 
            .B0(NUM_DATA[19]), .C0(VCC_net), .D0(n13125), .CI0(n13125), 
            .A1(GND_net), .B1(NUM_DATA[20]), .C1(VCC_net), .D1(n19422), 
            .CI1(n19422), .CO0(n19422), .CO1(n13127), .S0(n39_adj_598), 
            .S1(n41));
    defparam sub_667_add_2_add_5_21.INIT0 = "0xc33c";
    defparam sub_667_add_2_add_5_21.INIT1 = "0xc33c";
    (* lineinfo="@3(295[9],295[17])" *) FA2 sub_667_add_2_add_5_19 (.A0(GND_net), 
            .B0(NUM_DATA[17]), .C0(VCC_net), .D0(n13123), .CI0(n13123), 
            .A1(GND_net), .B1(NUM_DATA[18]), .C1(VCC_net), .D1(n19413), 
            .CI1(n19413), .CO0(n19413), .CO1(n13125), .S0(n35), .S1(n37_adj_596));
    defparam sub_667_add_2_add_5_19.INIT0 = "0xc33c";
    defparam sub_667_add_2_add_5_19.INIT1 = "0xc33c";
    (* lineinfo="@3(295[9],295[17])" *) FA2 sub_667_add_2_add_5_17 (.A0(GND_net), 
            .B0(NUM_DATA[15]), .C0(VCC_net), .D0(n13121), .CI0(n13121), 
            .A1(GND_net), .B1(NUM_DATA[16]), .C1(VCC_net), .D1(n19404), 
            .CI1(n19404), .CO0(n19404), .CO1(n13123), .S0(n31), .S1(n33_adj_593));
    defparam sub_667_add_2_add_5_17.INIT0 = "0xc33c";
    defparam sub_667_add_2_add_5_17.INIT1 = "0xc33c";
    (* lineinfo="@3(295[9],295[17])" *) FA2 sub_667_add_2_add_5_15 (.A0(GND_net), 
            .B0(NUM_DATA[13]), .C0(VCC_net), .D0(n13119), .CI0(n13119), 
            .A1(GND_net), .B1(NUM_DATA[14]), .C1(VCC_net), .D1(n19395), 
            .CI1(n19395), .CO0(n19395), .CO1(n13121), .S0(n27_adj_594), 
            .S1(n29));
    defparam sub_667_add_2_add_5_15.INIT0 = "0xc33c";
    defparam sub_667_add_2_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i7991_2_lut (.A(NUM_DATA[13]), 
            .B(w_reset), .Z(NUM_DATA[13]));
    defparam i7991_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i7989_2_lut (.A(NUM_DATA[14]), 
            .B(w_reset), .Z(NUM_DATA[14]));
    defparam i7989_2_lut.INIT = "0x2222";
    (* lineinfo="@3(295[9],295[17])" *) FA2 sub_667_add_2_add_5_13 (.A0(GND_net), 
            .B0(NUM_DATA[11]), .C0(VCC_net), .D0(n13117), .CI0(n13117), 
            .A1(GND_net), .B1(NUM_DATA[12]), .C1(VCC_net), .D1(n19386), 
            .CI1(n19386), .CO0(n19386), .CO1(n13119), .S0(n23), .S1(n25));
    defparam sub_667_add_2_add_5_13.INIT0 = "0xc33c";
    defparam sub_667_add_2_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i7987_2_lut (.A(NUM_DATA[15]), 
            .B(w_reset), .Z(NUM_DATA[15]));
    defparam i7987_2_lut.INIT = "0x2222";
    (* lineinfo="@3(295[9],295[17])" *) FA2 sub_667_add_2_add_5_11 (.A0(GND_net), 
            .B0(NUM_DATA[9]), .C0(VCC_net), .D0(n13115), .CI0(n13115), 
            .A1(GND_net), .B1(NUM_DATA[10]), .C1(VCC_net), .D1(n19377), 
            .CI1(n19377), .CO0(n19377), .CO1(n13117), .S0(n19), .S1(n21));
    defparam sub_667_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_667_add_2_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i7985_2_lut (.A(NUM_DATA[16]), 
            .B(w_reset), .Z(NUM_DATA[16]));
    defparam i7985_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i7983_2_lut (.A(NUM_DATA[17]), 
            .B(w_reset), .Z(NUM_DATA[17]));
    defparam i7983_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i7981_2_lut (.A(NUM_DATA[18]), 
            .B(w_reset), .Z(NUM_DATA[18]));
    defparam i7981_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i7979_2_lut (.A(NUM_DATA[19]), 
            .B(w_reset), .Z(NUM_DATA[19]));
    defparam i7979_2_lut.INIT = "0x2222";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@3(376[9],412[16])" *) LUT4 i1_2_lut_3_lut (.A(\w_Controller_Mode[1] ), 
            .B(\w_Controller_Mode[0] ), .C(stm32_state[1]), .Z(n5_adj_678));
    defparam i1_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(!((B+!(C (D)))+!A))", lineinfo="@3(376[9],412[16])" *) LUT4 i2_3_lut_4_lut (.A(\w_Controller_Mode[1] ), 
            .B(\w_Controller_Mode[0] ), .C(state[0]), .D(state[1]), .Z(n4_adj_675));
    defparam i2_3_lut_4_lut.INIT = "0x2000";
    (* lineinfo="@3(295[9],295[17])" *) FA2 sub_667_add_2_add_5_9 (.A0(GND_net), 
            .B0(NUM_DATA[7]), .C0(VCC_net), .D0(n13113), .CI0(n13113), 
            .A1(GND_net), .B1(NUM_DATA[8]), .C1(VCC_net), .D1(n19368), 
            .CI1(n19368), .CO0(n19368), .CO1(n13115), .S0(n167_adj_681[7]), 
            .S1(n17));
    defparam sub_667_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_667_add_2_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@3(376[9],412[16])" *) LUT4 i1_3_lut_4_lut (.A(\w_Controller_Mode[1] ), 
            .B(\w_Controller_Mode[0] ), .C(state[1]), .D(state[0]), .Z(n2457));
    defparam i1_3_lut_4_lut.INIT = "0x0002";
    (* lineinfo="@3(295[9],295[17])" *) FA2 sub_667_add_2_add_5_7 (.A0(GND_net), 
            .B0(NUM_DATA[5]), .C0(VCC_net), .D0(n13111), .CI0(n13111), 
            .A1(GND_net), .B1(NUM_DATA[6]), .C1(VCC_net), .D1(n19359), 
            .CI1(n19359), .CO0(n19359), .CO1(n13113), .S0(n167_adj_681[5]), 
            .S1(n167_adj_681[6]));
    defparam sub_667_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_667_add_2_add_5_7.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i30 (.D(n167_adj_682[30]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[30]));
    defparam stm32_counter_1154__i30.REGSET = "RESET";
    defparam stm32_counter_1154__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i29 (.D(n167_adj_682[29]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[29]));
    defparam stm32_counter_1154__i29.REGSET = "RESET";
    defparam stm32_counter_1154__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i28 (.D(n167_adj_682[28]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[28]));
    defparam stm32_counter_1154__i28.REGSET = "RESET";
    defparam stm32_counter_1154__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i27 (.D(n167_adj_682[27]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[27]));
    defparam stm32_counter_1154__i27.REGSET = "RESET";
    defparam stm32_counter_1154__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i26 (.D(n167_adj_682[26]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[26]));
    defparam stm32_counter_1154__i26.REGSET = "RESET";
    defparam stm32_counter_1154__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i25 (.D(n167_adj_682[25]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[25]));
    defparam stm32_counter_1154__i25.REGSET = "RESET";
    defparam stm32_counter_1154__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i24 (.D(n167_adj_682[24]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[24]));
    defparam stm32_counter_1154__i24.REGSET = "RESET";
    defparam stm32_counter_1154__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i23 (.D(n167_adj_682[23]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[23]));
    defparam stm32_counter_1154__i23.REGSET = "RESET";
    defparam stm32_counter_1154__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i22 (.D(n167_adj_682[22]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[22]));
    defparam stm32_counter_1154__i22.REGSET = "RESET";
    defparam stm32_counter_1154__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i21 (.D(n167_adj_682[21]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[21]));
    defparam stm32_counter_1154__i21.REGSET = "RESET";
    defparam stm32_counter_1154__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i20 (.D(n167_adj_682[20]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[20]));
    defparam stm32_counter_1154__i20.REGSET = "RESET";
    defparam stm32_counter_1154__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i19 (.D(n167_adj_682[19]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[19]));
    defparam stm32_counter_1154__i19.REGSET = "RESET";
    defparam stm32_counter_1154__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i18 (.D(n167_adj_682[18]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[18]));
    defparam stm32_counter_1154__i18.REGSET = "RESET";
    defparam stm32_counter_1154__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i17 (.D(n167_adj_682[17]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[17]));
    defparam stm32_counter_1154__i17.REGSET = "RESET";
    defparam stm32_counter_1154__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i16 (.D(n167_adj_682[16]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[16]));
    defparam stm32_counter_1154__i16.REGSET = "RESET";
    defparam stm32_counter_1154__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i15 (.D(n167_adj_682[15]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[15]));
    defparam stm32_counter_1154__i15.REGSET = "RESET";
    defparam stm32_counter_1154__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i14 (.D(n167_adj_682[14]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[14]));
    defparam stm32_counter_1154__i14.REGSET = "RESET";
    defparam stm32_counter_1154__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i13 (.D(n167_adj_682[13]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[13]));
    defparam stm32_counter_1154__i13.REGSET = "RESET";
    defparam stm32_counter_1154__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i12 (.D(n167_adj_682[12]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[12]));
    defparam stm32_counter_1154__i12.REGSET = "RESET";
    defparam stm32_counter_1154__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i11 (.D(n167_adj_682[11]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[11]));
    defparam stm32_counter_1154__i11.REGSET = "RESET";
    defparam stm32_counter_1154__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i10 (.D(n167_adj_682[10]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[10]));
    defparam stm32_counter_1154__i10.REGSET = "RESET";
    defparam stm32_counter_1154__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i9 (.D(n167_adj_682[9]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[9]));
    defparam stm32_counter_1154__i9.REGSET = "RESET";
    defparam stm32_counter_1154__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i8 (.D(n167_adj_682[8]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[8]));
    defparam stm32_counter_1154__i8.REGSET = "RESET";
    defparam stm32_counter_1154__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i7 (.D(n167_adj_682[7]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[7]));
    defparam stm32_counter_1154__i7.REGSET = "RESET";
    defparam stm32_counter_1154__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i6 (.D(n167_adj_682[6]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[6]));
    defparam stm32_counter_1154__i6.REGSET = "RESET";
    defparam stm32_counter_1154__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i5 (.D(n167_adj_682[5]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[5]));
    defparam stm32_counter_1154__i5.REGSET = "RESET";
    defparam stm32_counter_1154__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i4 (.D(n167_adj_682[4]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[4]));
    defparam stm32_counter_1154__i4.REGSET = "RESET";
    defparam stm32_counter_1154__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i3 (.D(n167_adj_682[3]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[3]));
    defparam stm32_counter_1154__i3.REGSET = "RESET";
    defparam stm32_counter_1154__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i2 (.D(n167_adj_682[2]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[2]));
    defparam stm32_counter_1154__i2.REGSET = "RESET";
    defparam stm32_counter_1154__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1154__i1 (.D(n167_adj_682[1]), 
            .SP(n4_adj_677), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[1]));
    defparam stm32_counter_1154__i1.REGSET = "RESET";
    defparam stm32_counter_1154__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i31 (.D(n167[31]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[31]));
    defparam index_1156__i31.REGSET = "RESET";
    defparam index_1156__i31.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i30 (.D(n167[30]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[30]));
    defparam index_1156__i30.REGSET = "RESET";
    defparam index_1156__i30.SRMODE = "ASYNC";
    (* lineinfo="@3(295[9],295[17])" *) FA2 sub_667_add_2_add_5_5 (.A0(GND_net), 
            .B0(NUM_DATA[3]), .C0(VCC_net), .D0(n13109), .CI0(n13109), 
            .A1(GND_net), .B1(NUM_DATA[4]), .C1(VCC_net), .D1(n19350), 
            .CI1(n19350), .CO0(n19350), .CO1(n13111), .S0(n167_adj_681[3]), 
            .S1(n167_adj_681[4]));
    defparam sub_667_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_667_add_2_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C+(D))+!B (D))+!A (B+((D)+!C))))" *) LUT4 i14_4_lut (.A(stm32_state[1]), 
            .B(stm32_state[0]), .C(stm32_state[2]), .D(stm32_state[3]), 
            .Z(n6_adj_579));
    defparam i14_4_lut.INIT = "0x003a";
    (* lut_function="(!(A (B)+!A (B+!(C+(D)))))", lineinfo="@3(263[3],357[11])" *) LUT4 i1_4_lut_4_lut (.A(stm32_state[2]), 
            .B(stm32_state[3]), .C(stm32_state[1]), .D(stm32_state[0]), 
            .Z(n42));
    defparam i1_4_lut_4_lut.INIT = "0x3332";
    (* lut_function="((B+!(C))+!A)", lineinfo="@3(263[3],357[11])" *) LUT4 i1_2_lut_3_lut_adj_579 (.A(stm32_state[2]), 
            .B(stm32_state[3]), .C(stm32_state[0]), .Z(n9311));
    defparam i1_2_lut_3_lut_adj_579.INIT = "0xdfdf";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i29 (.D(n167[29]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[29]));
    defparam index_1156__i29.REGSET = "RESET";
    defparam index_1156__i29.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5461_3_lut (.A(int_STM32_TX_Byte[31]), 
            .B(temp_buffer[31]), .C(n2455), .Z(n8538));
    defparam i5461_3_lut.INIT = "0xcaca";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i28 (.D(n167[28]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[28]));
    defparam index_1156__i28.REGSET = "RESET";
    defparam index_1156__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i27 (.D(n167[27]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[27]));
    defparam index_1156__i27.REGSET = "RESET";
    defparam index_1156__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i26 (.D(n167[26]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[26]));
    defparam index_1156__i26.REGSET = "RESET";
    defparam index_1156__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i25 (.D(n167[25]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[25]));
    defparam index_1156__i25.REGSET = "RESET";
    defparam index_1156__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i24 (.D(n167[24]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[24]));
    defparam index_1156__i24.REGSET = "RESET";
    defparam index_1156__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i23 (.D(n167[23]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[23]));
    defparam index_1156__i23.REGSET = "RESET";
    defparam index_1156__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i22 (.D(n167[22]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[22]));
    defparam index_1156__i22.REGSET = "RESET";
    defparam index_1156__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i21 (.D(n167[21]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[21]));
    defparam index_1156__i21.REGSET = "RESET";
    defparam index_1156__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i20 (.D(n167[20]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[20]));
    defparam index_1156__i20.REGSET = "RESET";
    defparam index_1156__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i19 (.D(n167[19]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[19]));
    defparam index_1156__i19.REGSET = "RESET";
    defparam index_1156__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i18 (.D(n167[18]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[18]));
    defparam index_1156__i18.REGSET = "RESET";
    defparam index_1156__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i17 (.D(n167[17]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[17]));
    defparam index_1156__i17.REGSET = "RESET";
    defparam index_1156__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i16 (.D(n167[16]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[16]));
    defparam index_1156__i16.REGSET = "RESET";
    defparam index_1156__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i15 (.D(n167[15]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[15]));
    defparam index_1156__i15.REGSET = "RESET";
    defparam index_1156__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i14 (.D(n167[14]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[14]));
    defparam index_1156__i14.REGSET = "RESET";
    defparam index_1156__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i13 (.D(n167[13]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[13]));
    defparam index_1156__i13.REGSET = "RESET";
    defparam index_1156__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i12 (.D(n167[12]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[12]));
    defparam index_1156__i12.REGSET = "RESET";
    defparam index_1156__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i11 (.D(n167[11]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[11]));
    defparam index_1156__i11.REGSET = "RESET";
    defparam index_1156__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i10 (.D(n167[10]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[10]));
    defparam index_1156__i10.REGSET = "RESET";
    defparam index_1156__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i9 (.D(n167[9]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[9]));
    defparam index_1156__i9.REGSET = "RESET";
    defparam index_1156__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i8 (.D(n167[8]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[8]));
    defparam index_1156__i8.REGSET = "RESET";
    defparam index_1156__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i7 (.D(n167[7]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[7]));
    defparam index_1156__i7.REGSET = "RESET";
    defparam index_1156__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i6 (.D(n167[6]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[6]));
    defparam index_1156__i6.REGSET = "RESET";
    defparam index_1156__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i5 (.D(n167[5]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[5]));
    defparam index_1156__i5.REGSET = "RESET";
    defparam index_1156__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i4 (.D(n167[4]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[4]));
    defparam index_1156__i4.REGSET = "RESET";
    defparam index_1156__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i3 (.D(n167[3]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[3]));
    defparam index_1156__i3.REGSET = "RESET";
    defparam index_1156__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i2 (.D(n167[2]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[2]));
    defparam index_1156__i2.REGSET = "RESET";
    defparam index_1156__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(402[38],402[43])" *) FD1P3XZ index_1156__i1 (.D(n167[1]), 
            .SP(n4_adj_675), .CK(pll_clk_internal), .SR(w_reset), .Q(index[1]));
    defparam index_1156__i1.REGSET = "RESET";
    defparam index_1156__i1.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ stm32_state_i0_i3 (.D(n3_adj_679), 
            .SP(n6953), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_state[3]));
    defparam stm32_state_i0_i3.REGSET = "RESET";
    defparam stm32_state_i0_i3.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5462_3_lut (.A(int_STM32_TX_Byte[30]), 
            .B(temp_buffer[30]), .C(n2455), .Z(n8539));
    defparam i5462_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5463_3_lut (.A(int_STM32_TX_Byte[29]), 
            .B(temp_buffer[29]), .C(n2455), .Z(n8540));
    defparam i5463_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5446_3_lut (.A(int_STM32_TX_Byte[0]), 
            .B(temp_buffer[0]), .C(n2455), .Z(n8523));
    defparam i5446_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D)))+!A (B+!(C+(D))))", lineinfo="@3(376[9],412[16])" *) LUT4 i5448_4_lut (.A(state[0]), 
            .B(int_RHD_TX_DV), .C(state[1]), .D(n5), .Z(n8525));
    defparam i5448_4_lut.INIT = "0xccc5";
    (* lut_function="(A (((D)+!C)+!B)+!A (B+(C+!(D))))", lineinfo="@3(284[2],356[10])" *) LUT4 i24_4_lut (.A(stm32_state[0]), 
            .B(stm32_state[2]), .C(stm32_state[1]), .D(stm32_state[3]), 
            .Z(n9));
    defparam i24_4_lut.INIT = "0xfe7f";
    (* lineinfo="@3(295[9],295[17])" *) FA2 sub_667_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(NUM_DATA[0]), 
            .C1(VCC_net), .D1(n19335), .CI1(n19335), .CO0(n19335), .CO1(n13107), 
            .S1(n167_adj_681[0]));
    defparam sub_667_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_667_add_2_add_5_1.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ stm32_state_i0_i2 (.D(n15047), 
            .SP(n6953), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_state[2]));
    defparam stm32_state_i0_i2.REGSET = "RESET";
    defparam stm32_state_i0_i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ stm32_state_i0_i1 (.D(n18595), 
            .SP(n6953), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_state[1]));
    defparam stm32_state_i0_i1.REGSET = "RESET";
    defparam stm32_state_i0_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5464_3_lut (.A(int_STM32_TX_Byte[28]), 
            .B(temp_buffer[28]), .C(n2455), .Z(n8541));
    defparam i5464_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5465_3_lut (.A(int_STM32_TX_Byte[27]), 
            .B(temp_buffer[27]), .C(n2455), .Z(n8542));
    defparam i5465_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(376[9],412[16])" *) FD1P3XZ int_RHD_TX_Byte__i5 (.D(n4357[12]), 
            .SP(n2457), .CK(pll_clk_internal), .SR(w_reset), .Q(int_RHD_TX_Byte[12]));
    defparam int_RHD_TX_Byte__i5.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i5.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C+(D))+!B !((D)+!C))+!A (B)))", lineinfo="@3(186[9],186[20])" *) LUT4 i6195_4_lut (.A(\w_Controller_Mode[0] ), 
            .B(stm32_state[1]), .C(init_FIFO_Read), .D(\w_Controller_Mode[1] ), 
            .Z(n11088));
    defparam i6195_4_lut.INIT = "0x331b";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5466_3_lut (.A(int_STM32_TX_Byte[26]), 
            .B(temp_buffer[26]), .C(n2455), .Z(n8543));
    defparam i5466_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(376[9],412[16])" *) FD1P3XZ int_RHD_TX_Byte__i4 (.D(index[2]), 
            .SP(n2457), .CK(pll_clk_internal), .SR(w_reset), .Q(int_RHD_TX_Byte[10]));
    defparam int_RHD_TX_Byte__i4.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i4.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@3(263[3],357[11])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_580 (.A(stm32_state[1]), 
            .B(stm32_state[2]), .C(stm32_state[3]), .D(stm32_state[0]), 
            .Z(n6633));
    defparam i1_2_lut_3_lut_4_lut_adj_580.INIT = "0xfeff";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(376[9],412[16])" *) FD1P3XZ int_RHD_TX_Byte__i3 (.D(index[1]), 
            .SP(n2457), .CK(pll_clk_internal), .SR(w_reset), .Q(int_RHD_TX_Byte[9]));
    defparam int_RHD_TX_Byte__i3.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(376[9],412[16])" *) FD1P3XZ int_RHD_TX_Byte__i2 (.D(index[0]), 
            .SP(n2457), .CK(pll_clk_internal), .SR(w_reset), .Q(int_RHD_TX_Byte[8]));
    defparam int_RHD_TX_Byte__i2.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(376[9],412[16])" *) FD1P3XZ state_i0_i0 (.D(n6), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net_2), .Q(state[0]));
    defparam state_i0_i0.REGSET = "RESET";
    defparam state_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(376[9],412[16])" *) FD1P3XZ state_i0_i1 (.D(n15705), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net_2), .Q(state[1]));
    defparam state_i0_i1.REGSET = "RESET";
    defparam state_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i34 (.D(n8598), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[34]));
    defparam int_STM32_TX_Byte_i0_i34.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i35 (.D(n8597), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[35]));
    defparam int_STM32_TX_Byte_i0_i35.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i35.SRMODE = "ASYNC";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1154_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[31]), .D0(n13249), .CI0(n13249), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n19617), .CI1(n19617), 
            .CO0(n19617), .S0(n133[31]));
    defparam stm32_counter_1154_add_4_33.INIT0 = "0xc33c";
    defparam stm32_counter_1154_add_4_33.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8012_2_lut (.A(temp_buffer[32]), 
            .B(w_reset), .Z(temp_buffer[32]));
    defparam i8012_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i7977_2_lut (.A(NUM_DATA[20]), 
            .B(w_reset), .Z(NUM_DATA[20]));
    defparam i7977_2_lut.INIT = "0x2222";
    (* lut_function="((B+(C+!(D)))+!A)", lineinfo="@3(263[3],357[11])" *) LUT4 i1_3_lut_4_lut_adj_581 (.A(stm32_state[0]), 
            .B(stm32_state[3]), .C(stm32_state[2]), .D(stm32_state[1]), 
            .Z(n6634));
    defparam i1_3_lut_4_lut_adj_581.INIT = "0xfdff";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1154_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[29]), .D0(n13247), .CI0(n13247), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[30]), .D1(n19614), 
            .CI1(n19614), .CO0(n19614), .CO1(n13249), .S0(n133[29]), 
            .S1(n133[30]));
    defparam stm32_counter_1154_add_4_31.INIT0 = "0xc33c";
    defparam stm32_counter_1154_add_4_31.INIT1 = "0xc33c";
    (* lut_function="((B+(C))+!A)" *) LUT4 i7845_2_lut_3_lut (.A(stm32_state[1]), 
            .B(n9311), .C(int_STM32_TX_Ready), .Z(n11111));
    defparam i7845_2_lut_3_lut.INIT = "0xfdfd";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 select_92_Select_3_i3_2_lut_3_lut (.A(stm32_state[1]), 
            .B(n9311), .C(int_STM32_TX_Ready), .Z(n3_adj_679));
    defparam select_92_Select_3_i3_2_lut_3_lut.INIT = "0x2020";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1154_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[27]), .D0(n13245), .CI0(n13245), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[28]), .D1(n19611), 
            .CI1(n19611), .CO0(n19611), .CO1(n13247), .S0(n133[27]), 
            .S1(n133[28]));
    defparam stm32_counter_1154_add_4_29.INIT0 = "0xc33c";
    defparam stm32_counter_1154_add_4_29.INIT1 = "0xc33c";
    (* lineinfo="@3(295[9],295[17])" *) FA2 sub_667_add_2_add_5_3 (.A0(GND_net), 
            .B0(NUM_DATA[1]), .C0(VCC_net), .D0(n13107), .CI0(n13107), 
            .A1(GND_net), .B1(NUM_DATA[2]), .C1(VCC_net), .D1(n19341), 
            .CI1(n19341), .CO0(n19341), .CO1(n13109), .S0(n167_adj_681[1]), 
            .S1(n167_adj_681[2]));
    defparam sub_667_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_667_add_2_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1154_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[25]), .D0(n13243), .CI0(n13243), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[26]), .D1(n19608), 
            .CI1(n19608), .CO0(n19608), .CO1(n13245), .S0(n133[25]), 
            .S1(n133[26]));
    defparam stm32_counter_1154_add_4_27.INIT0 = "0xc33c";
    defparam stm32_counter_1154_add_4_27.INIT1 = "0xc33c";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1154_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[23]), .D0(n13241), .CI0(n13241), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[24]), .D1(n19605), 
            .CI1(n19605), .CO0(n19605), .CO1(n13243), .S0(n133[23]), 
            .S1(n133[24]));
    defparam stm32_counter_1154_add_4_25.INIT0 = "0xc33c";
    defparam stm32_counter_1154_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1154_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[21]), .D0(n13239), .CI0(n13239), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[22]), .D1(n19602), 
            .CI1(n19602), .CO0(n19602), .CO1(n13241), .S0(n133[21]), 
            .S1(n133[22]));
    defparam stm32_counter_1154_add_4_23.INIT0 = "0xc33c";
    defparam stm32_counter_1154_add_4_23.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],357[11])" *) LUT4 i8010_2_lut (.A(temp_buffer[33]), 
            .B(w_reset), .Z(temp_buffer[33]));
    defparam i8010_2_lut.INIT = "0xeeee";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1154_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[19]), .D0(n13237), .CI0(n13237), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[20]), .D1(n19599), 
            .CI1(n19599), .CO0(n19599), .CO1(n13239), .S0(n133[19]), 
            .S1(n133[20]));
    defparam stm32_counter_1154_add_4_21.INIT0 = "0xc33c";
    defparam stm32_counter_1154_add_4_21.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i36 (.D(n8596), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[36]));
    defparam int_STM32_TX_Byte_i0_i36.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i37 (.D(n8595), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[37]));
    defparam int_STM32_TX_Byte_i0_i37.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i38 (.D(n8594), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[38]));
    defparam int_STM32_TX_Byte_i0_i38.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i39 (.D(n8593), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[39]));
    defparam int_STM32_TX_Byte_i0_i39.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i40 (.D(n8592), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[40]));
    defparam int_STM32_TX_Byte_i0_i40.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i41 (.D(n8591), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[41]));
    defparam int_STM32_TX_Byte_i0_i41.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i42 (.D(n8590), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[42]));
    defparam int_STM32_TX_Byte_i0_i42.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i43 (.D(n8589), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[43]));
    defparam int_STM32_TX_Byte_i0_i43.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i44 (.D(n8588), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[44]));
    defparam int_STM32_TX_Byte_i0_i44.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i45 (.D(n8587), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[45]));
    defparam int_STM32_TX_Byte_i0_i45.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i46 (.D(n8586), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[46]));
    defparam int_STM32_TX_Byte_i0_i46.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i47 (.D(n8585), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[47]));
    defparam int_STM32_TX_Byte_i0_i47.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i48 (.D(n8584), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[48]));
    defparam int_STM32_TX_Byte_i0_i48.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i49 (.D(n8583), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[49]));
    defparam int_STM32_TX_Byte_i0_i49.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i50 (.D(n8582), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[50]));
    defparam int_STM32_TX_Byte_i0_i50.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i51 (.D(n8581), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[51]));
    defparam int_STM32_TX_Byte_i0_i51.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i52 (.D(n8580), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[52]));
    defparam int_STM32_TX_Byte_i0_i52.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i53 (.D(n8579), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[53]));
    defparam int_STM32_TX_Byte_i0_i53.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i54 (.D(n8578), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[54]));
    defparam int_STM32_TX_Byte_i0_i54.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i55 (.D(n8577), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[55]));
    defparam int_STM32_TX_Byte_i0_i55.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i56 (.D(n8576), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[56]));
    defparam int_STM32_TX_Byte_i0_i56.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i57 (.D(n8575), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[57]));
    defparam int_STM32_TX_Byte_i0_i57.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i58 (.D(n8574), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[58]));
    defparam int_STM32_TX_Byte_i0_i58.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i59 (.D(n8573), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[59]));
    defparam int_STM32_TX_Byte_i0_i59.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i60 (.D(n8572), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[60]));
    defparam int_STM32_TX_Byte_i0_i60.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i61 (.D(n8571), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[61]));
    defparam int_STM32_TX_Byte_i0_i61.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i62 (.D(n8570), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[62]));
    defparam int_STM32_TX_Byte_i0_i62.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i63 (.D(n8569), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[63]));
    defparam int_STM32_TX_Byte_i0_i63.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1 (.D(n8568), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[1]));
    defparam int_STM32_TX_Byte_i0_i1.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i2 (.D(n8567), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[2]));
    defparam int_STM32_TX_Byte_i0_i2.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i3 (.D(n8566), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[3]));
    defparam int_STM32_TX_Byte_i0_i3.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i4 (.D(n8565), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[4]));
    defparam int_STM32_TX_Byte_i0_i4.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i5 (.D(n8564), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[5]));
    defparam int_STM32_TX_Byte_i0_i5.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i6 (.D(n8563), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[6]));
    defparam int_STM32_TX_Byte_i0_i6.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i7 (.D(n8562), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[7]));
    defparam int_STM32_TX_Byte_i0_i7.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i8 (.D(n8561), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[8]));
    defparam int_STM32_TX_Byte_i0_i8.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i9 (.D(n8560), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[9]));
    defparam int_STM32_TX_Byte_i0_i9.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i10 (.D(n8559), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[10]));
    defparam int_STM32_TX_Byte_i0_i10.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i11 (.D(n8558), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[11]));
    defparam int_STM32_TX_Byte_i0_i11.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i12 (.D(n8557), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[12]));
    defparam int_STM32_TX_Byte_i0_i12.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i13 (.D(n8556), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[13]));
    defparam int_STM32_TX_Byte_i0_i13.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i14 (.D(n8555), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[14]));
    defparam int_STM32_TX_Byte_i0_i14.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i15 (.D(n8554), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[15]));
    defparam int_STM32_TX_Byte_i0_i15.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i16 (.D(n8553), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[16]));
    defparam int_STM32_TX_Byte_i0_i16.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i17 (.D(n8552), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[17]));
    defparam int_STM32_TX_Byte_i0_i17.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i18 (.D(n8551), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[18]));
    defparam int_STM32_TX_Byte_i0_i18.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i19 (.D(n8550), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[19]));
    defparam int_STM32_TX_Byte_i0_i19.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i20 (.D(n8549), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[20]));
    defparam int_STM32_TX_Byte_i0_i20.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i21 (.D(n8548), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[21]));
    defparam int_STM32_TX_Byte_i0_i21.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i22 (.D(n8547), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[22]));
    defparam int_STM32_TX_Byte_i0_i22.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i23 (.D(n8546), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[23]));
    defparam int_STM32_TX_Byte_i0_i23.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i24 (.D(n8545), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[24]));
    defparam int_STM32_TX_Byte_i0_i24.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i24.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i7975_2_lut (.A(NUM_DATA[21]), 
            .B(w_reset), .Z(NUM_DATA[21]));
    defparam i7975_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i25 (.D(n8544), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[25]));
    defparam int_STM32_TX_Byte_i0_i25.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i26 (.D(n8543), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[26]));
    defparam int_STM32_TX_Byte_i0_i26.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i26.SRMODE = "ASYNC";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1154_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[17]), .D0(n13235), .CI0(n13235), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[18]), .D1(n19596), 
            .CI1(n19596), .CO0(n19596), .CO1(n13237), .S0(n133[17]), 
            .S1(n133[18]));
    defparam stm32_counter_1154_add_4_19.INIT0 = "0xc33c";
    defparam stm32_counter_1154_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1154_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[15]), .D0(n13233), .CI0(n13233), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[16]), .D1(n19593), 
            .CI1(n19593), .CO0(n19593), .CO1(n13235), .S0(n133[15]), 
            .S1(n133[16]));
    defparam stm32_counter_1154_add_4_17.INIT0 = "0xc33c";
    defparam stm32_counter_1154_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1154_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[13]), .D0(n13231), .CI0(n13231), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[14]), .D1(n19590), 
            .CI1(n19590), .CO0(n19590), .CO1(n13233), .S0(n133[13]), 
            .S1(n133[14]));
    defparam stm32_counter_1154_add_4_15.INIT0 = "0xc33c";
    defparam stm32_counter_1154_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1154_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[11]), .D0(n13229), .CI0(n13229), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[12]), .D1(n19587), 
            .CI1(n19587), .CO0(n19587), .CO1(n13231), .S0(n133[11]), 
            .S1(n133[12]));
    defparam stm32_counter_1154_add_4_13.INIT0 = "0xc33c";
    defparam stm32_counter_1154_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1154_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[9]), .D0(n13227), .CI0(n13227), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[10]), .D1(n19584), 
            .CI1(n19584), .CO0(n19584), .CO1(n13229), .S0(n133[9]), 
            .S1(n133[10]));
    defparam stm32_counter_1154_add_4_11.INIT0 = "0xc33c";
    defparam stm32_counter_1154_add_4_11.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i27 (.D(n8542), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[27]));
    defparam int_STM32_TX_Byte_i0_i27.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i28 (.D(n8541), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[28]));
    defparam int_STM32_TX_Byte_i0_i28.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ init_FIFO_Read_c (.D(n43_adj_599), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(init_FIFO_Read));
    defparam init_FIFO_Read_c.REGSET = "RESET";
    defparam init_FIFO_Read_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(376[9],412[16])" *) FD1P3XZ int_RHD_TX_DV_c (.D(n8525), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_RHD_TX_DV));
    defparam int_RHD_TX_DV_c.REGSET = "RESET";
    defparam int_RHD_TX_DV_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i0 (.D(n8523), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[0]));
    defparam int_STM32_TX_Byte_i0_i0.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i29 (.D(n8540), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[29]));
    defparam int_STM32_TX_Byte_i0_i29.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i30 (.D(n8539), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[30]));
    defparam int_STM32_TX_Byte_i0_i30.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i31 (.D(n8538), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[31]));
    defparam int_STM32_TX_Byte_i0_i31.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i31.SRMODE = "ASYNC";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1154_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[7]), .D0(n13225), .CI0(n13225), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[8]), .D1(n19581), 
            .CI1(n19581), .CO0(n19581), .CO1(n13227), .S0(n133[7]), 
            .S1(n133[8]));
    defparam stm32_counter_1154_add_4_9.INIT0 = "0xc33c";
    defparam stm32_counter_1154_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],357[11])" *) LUT4 i7973_2_lut (.A(NUM_DATA[22]), 
            .B(w_reset), .Z(NUM_DATA[22]));
    defparam i7973_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5467_3_lut (.A(int_STM32_TX_Byte[25]), 
            .B(temp_buffer[25]), .C(n2455), .Z(n8544));
    defparam i5467_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5468_3_lut (.A(int_STM32_TX_Byte[24]), 
            .B(temp_buffer[24]), .C(n2455), .Z(n8545));
    defparam i5468_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5469_3_lut (.A(int_STM32_TX_Byte[23]), 
            .B(temp_buffer[23]), .C(n2455), .Z(n8546));
    defparam i5469_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5470_3_lut (.A(int_STM32_TX_Byte[22]), 
            .B(temp_buffer[22]), .C(n2455), .Z(n8547));
    defparam i5470_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5471_3_lut (.A(int_STM32_TX_Byte[21]), 
            .B(temp_buffer[21]), .C(n2455), .Z(n8548));
    defparam i5471_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5472_3_lut (.A(int_STM32_TX_Byte[20]), 
            .B(temp_buffer[20]), .C(n2455), .Z(n8549));
    defparam i5472_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5473_3_lut (.A(int_STM32_TX_Byte[19]), 
            .B(temp_buffer[19]), .C(n2455), .Z(n8550));
    defparam i5473_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5474_3_lut (.A(int_STM32_TX_Byte[18]), 
            .B(temp_buffer[18]), .C(n2455), .Z(n8551));
    defparam i5474_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5475_3_lut (.A(int_STM32_TX_Byte[17]), 
            .B(temp_buffer[17]), .C(n2455), .Z(n8552));
    defparam i5475_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5476_3_lut (.A(int_STM32_TX_Byte[16]), 
            .B(temp_buffer[16]), .C(n2455), .Z(n8553));
    defparam i5476_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5477_3_lut (.A(int_STM32_TX_Byte[15]), 
            .B(temp_buffer[15]), .C(n2455), .Z(n8554));
    defparam i5477_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5478_3_lut (.A(int_STM32_TX_Byte[14]), 
            .B(temp_buffer[14]), .C(n2455), .Z(n8555));
    defparam i5478_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5479_3_lut (.A(int_STM32_TX_Byte[13]), 
            .B(temp_buffer[13]), .C(n2455), .Z(n8556));
    defparam i5479_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5480_3_lut (.A(int_STM32_TX_Byte[12]), 
            .B(temp_buffer[12]), .C(n2455), .Z(n8557));
    defparam i5480_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5481_3_lut (.A(int_STM32_TX_Byte[11]), 
            .B(temp_buffer[11]), .C(n2455), .Z(n8558));
    defparam i5481_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5482_3_lut (.A(int_STM32_TX_Byte[10]), 
            .B(temp_buffer[10]), .C(n2455), .Z(n8559));
    defparam i5482_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5483_3_lut (.A(int_STM32_TX_Byte[9]), 
            .B(temp_buffer[9]), .C(n2455), .Z(n8560));
    defparam i5483_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5484_3_lut (.A(int_STM32_TX_Byte[8]), 
            .B(temp_buffer[8]), .C(n2455), .Z(n8561));
    defparam i5484_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5485_3_lut (.A(int_STM32_TX_Byte[7]), 
            .B(temp_buffer[7]), .C(n2455), .Z(n8562));
    defparam i5485_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5486_3_lut (.A(int_STM32_TX_Byte[6]), 
            .B(temp_buffer[6]), .C(n2455), .Z(n8563));
    defparam i5486_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5487_3_lut (.A(int_STM32_TX_Byte[5]), 
            .B(temp_buffer[5]), .C(n2455), .Z(n8564));
    defparam i5487_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5488_3_lut (.A(int_STM32_TX_Byte[4]), 
            .B(temp_buffer[4]), .C(n2455), .Z(n8565));
    defparam i5488_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5489_3_lut (.A(int_STM32_TX_Byte[3]), 
            .B(temp_buffer[3]), .C(n2455), .Z(n8566));
    defparam i5489_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5490_3_lut (.A(int_STM32_TX_Byte[2]), 
            .B(temp_buffer[2]), .C(n2455), .Z(n8567));
    defparam i5490_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5491_3_lut (.A(int_STM32_TX_Byte[1]), 
            .B(temp_buffer[1]), .C(n2455), .Z(n8568));
    defparam i5491_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5492_3_lut (.A(int_STM32_TX_Byte[63]), 
            .B(temp_buffer[63]), .C(n2455), .Z(n8569));
    defparam i5492_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5493_3_lut (.A(int_STM32_TX_Byte[62]), 
            .B(temp_buffer[62]), .C(n2455), .Z(n8570));
    defparam i5493_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5494_3_lut (.A(int_STM32_TX_Byte[61]), 
            .B(temp_buffer[61]), .C(n2455), .Z(n8571));
    defparam i5494_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5495_3_lut (.A(int_STM32_TX_Byte[60]), 
            .B(temp_buffer[60]), .C(n2455), .Z(n8572));
    defparam i5495_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5496_3_lut (.A(int_STM32_TX_Byte[59]), 
            .B(temp_buffer[59]), .C(n2455), .Z(n8573));
    defparam i5496_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5497_3_lut (.A(int_STM32_TX_Byte[58]), 
            .B(temp_buffer[58]), .C(n2455), .Z(n8574));
    defparam i5497_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5498_3_lut (.A(int_STM32_TX_Byte[57]), 
            .B(temp_buffer[57]), .C(n2455), .Z(n8575));
    defparam i5498_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(263[3],357[11])" *) LUT4 i5499_3_lut (.A(int_STM32_TX_Byte[56]), 
            .B(temp_buffer[56]), .C(n2455), .Z(n8576));
    defparam i5499_3_lut.INIT = "0xcaca";
    (* lineinfo="@3(233[27],233[52])" *) \SPI_Master_CS(clks_per_half_bit=16,num_of_bits_per_packet=64,cs_inactive_clks=16) SPI_Master_CS_STM32_1 (pll_clk_internal, 
            w_reset, int_STM32_TX_DV, o_STM32_SPI_CS_n_c, int_STM32_TX_Ready, 
            n27, GND_net, VCC_net, o_STM32_SPI_Clk_c, n47_adj_574, 
            {int_STM32_TX_Byte}, o_STM32_SPI_MOSI_c);
    (* lineinfo="@3(200[27],200[58])" *) \Controller_RHD_FIFO(clks_per_half_bit=32,cs_inactive_clks=32) Controller_RHD_FIFO_1 (n3, 
            pll_clk_internal, w_reset, \w_Controller_Mode[0] , \w_Controller_Mode[1] , 
            int_RHD_TX_DV, int_RHD_TX_Ready, o_RHD_SPI_CS_n_c, GND_net, 
            VCC_net, o_RHD_SPI_Clk_c, o_RHD_SPI_MOSI_c, int_RHD_TX_Byte[15], 
            int_RHD_TX_Byte[12], int_RHD_TX_Byte[10], int_RHD_TX_Byte[9], 
            int_RHD_TX_Byte[8], {int_FIFO_COUNT}, int_FIFO_RE);
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=93, LSE_RLINE=93, lineinfo="@3(263[3],357[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i32 (.D(n8537), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[32]));
    defparam int_STM32_TX_Byte_i0_i32.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i32.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_2));
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master_CS(clks_per_half_bit=16,num_of_bits_per_packet=64,cs_inactive_clks=16) 
//

module \SPI_Master_CS(clks_per_half_bit=16,num_of_bits_per_packet=64,cs_inactive_clks=16) (input pll_clk_internal, 
            input w_reset, input int_STM32_TX_DV, output o_STM32_SPI_CS_n_c, 
            output int_STM32_TX_Ready, output n27, input GND_net, input VCC_net, 
            output o_STM32_SPI_Clk_c, input n47, input [63:0]int_STM32_TX_Byte, 
            output o_STM32_SPI_MOSI_c);
    
    (* is_clock=1, lineinfo="@7(67[12],67[28])" *) wire pll_clk_internal;
    
    wire n216, w_Master_Ready, n1019, n203;
    wire [3:0]n1026;
    
    wire n6968;
    (* lineinfo="@5(43[10],43[25])" *) wire [4:0]r_SPI_Clk_Count;
    
    wire n1352, int_STM32_TX_Ready_N_535, n14545, n5877, n1080, n15699, 
        n15697, n5875;
    (* lineinfo="@6(80[10],80[29])" *) wire [4:0]r_CS_Inactive_Count;
    
    wire n6, n270, n6600, n5873;
    wire [6:0]n33;
    wire [6:0]n42;
    
    wire n4;
    wire [4:0]r_CS_Inactive_Count_4__N_243;
    (* lineinfo="@6(81[10],81[20])" *) wire [6:0]r_TX_Count;
    
    wire n12, n5834, n15717, n15779, n13183, n19674, n13181, n19671, 
        n13179, n19668, n19494, n6_adj_572, n11315, n7011, VCC_net_2;
    
    (* lut_function="(A (B))", lineinfo="@6(164[13],172[20])" *) LUT4 i442_2_lut (.A(n216), 
            .B(w_Master_Ready), .Z(n1019));
    defparam i442_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@6(146[5],185[12])" *) LUT4 i12313_4_lut (.A(n203), 
            .B(n1026[2]), .C(n1019), .D(n1026[1]), .Z(n6968));
    defparam i12313_4_lut.INIT = "0x3022";
    (* lut_function="(A (B (C)))", lineinfo="@6(207[5],207[19])" *) LUT4 i2_3_lut (.A(r_SPI_Clk_Count[4]), 
            .B(n1352), .C(int_STM32_TX_Ready_N_535), .Z(n14545));
    defparam i2_3_lut.INIT = "0x8080";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=233, LSE_RLINE=233, lineinfo="@6(146[5],185[12])" *) FD1P3XZ r_CS_n (.D(n1080), 
            .SP(n15699), .CK(pll_clk_internal), .SR(w_reset), .Q(o_STM32_SPI_CS_n_c));
    defparam r_CS_n.REGSET = "SET";
    defparam r_CS_n.SRMODE = "ASYNC";
    (* lut_function="(!(A))", lineinfo="@6(207[5],207[19])" *) LUT4 i37_1_lut (.A(int_STM32_TX_DV), 
            .Z(int_STM32_TX_Ready_N_535));
    defparam i37_1_lut.INIT = "0x5555";
    (* syn_use_carry_chain=1, lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1158__i0 (.D(n42[0]), 
            .SP(n6968), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Count[0]));
    defparam r_TX_Count_1158__i0.REGSET = "RESET";
    defparam r_TX_Count_1158__i0.SRMODE = "ASYNC";
    (* lut_function="(A+(B (C)))", lineinfo="@6(153[7],184[16])" *) LUT4 i3489_3_lut (.A(n15697), 
            .B(n203), .C(n1026[0]), .Z(n5875));
    defparam i3489_3_lut.INIT = "0xeaea";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(r_CS_Inactive_Count[3]), 
            .B(r_CS_Inactive_Count[1]), .Z(n6));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(r_CS_Inactive_Count[2]), 
            .B(r_CS_Inactive_Count[4]), .C(r_CS_Inactive_Count[0]), .D(n6), 
            .Z(n270));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))", lineinfo="@6(153[7],184[16])" *) LUT4 i3487_4_lut (.A(n1026[2]), 
            .B(n216), .C(n270), .D(n6600), .Z(n5873));
    defparam i3487_4_lut.INIT = "0xb3a0";
    (* lut_function="(A (B))", lineinfo="@6(207[48],207[110])" *) LUT4 i1_2_lut_adj_567 (.A(n1026[1]), 
            .B(w_Master_Ready), .Z(n6600));
    defparam i1_2_lut_adj_567.INIT = "0x8888";
    (* lut_function="(!(A+!(B+(C (D)))))", lineinfo="@6(207[5],207[112])" *) LUT4 int_STM32_TX_Ready_I_0_4_lut (.A(int_STM32_TX_DV), 
            .B(n1026[0]), .C(n216), .D(n6600), .Z(int_STM32_TX_Ready));
    defparam int_STM32_TX_Ready_I_0_4_lut.INIT = "0x5444";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(153[7],184[16])" *) LUT4 i7824_2_lut_3_lut_4_lut (.A(n1026[1]), 
            .B(n216), .C(w_Master_Ready), .D(n33[0]), .Z(n42[0]));
    defparam i7824_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(153[7],184[16])" *) LUT4 i7915_2_lut_3_lut_4_lut (.A(n1026[1]), 
            .B(n216), .C(w_Master_Ready), .D(n33[6]), .Z(n42[6]));
    defparam i7915_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(153[7],184[16])" *) LUT4 i7916_2_lut_3_lut_4_lut (.A(n1026[1]), 
            .B(n216), .C(w_Master_Ready), .D(n33[5]), .Z(n42[5]));
    defparam i7916_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(153[7],184[16])" *) LUT4 i7917_2_lut_3_lut_4_lut (.A(n1026[1]), 
            .B(n216), .C(w_Master_Ready), .D(n33[4]), .Z(n42[4]));
    defparam i7917_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(153[7],184[16])" *) LUT4 i7918_2_lut_3_lut_4_lut (.A(n1026[1]), 
            .B(n216), .C(w_Master_Ready), .D(n33[3]), .Z(n42[3]));
    defparam i7918_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(153[7],184[16])" *) LUT4 i7919_2_lut_3_lut_4_lut (.A(n1026[1]), 
            .B(n216), .C(w_Master_Ready), .D(n33[2]), .Z(n42[2]));
    defparam i7919_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(153[7],184[16])" *) LUT4 i7920_2_lut_3_lut_4_lut (.A(n1026[1]), 
            .B(n216), .C(w_Master_Ready), .D(n33[1]), .Z(n42[1]));
    defparam i7920_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C+(D)))+!A !((C+(D))+!B))", lineinfo="@6(153[7],184[16])" *) LUT4 i7941_3_lut_4_lut (.A(r_CS_Inactive_Count[3]), 
            .B(n1026[2]), .C(r_CS_Inactive_Count[2]), .D(n4), .Z(r_CS_Inactive_Count_4__N_243[3]));
    defparam i7941_3_lut_4_lut.INIT = "0x8884";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut (.A(r_TX_Count[0]), 
            .B(r_TX_Count[5]), .C(r_TX_Count[4]), .D(r_TX_Count[3]), .Z(n12));
    defparam i5_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(r_TX_Count[2]), 
            .B(n12), .C(r_TX_Count[6]), .D(r_TX_Count[1]), .Z(n216));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B)+!A (B+(C)))", lineinfo="@6(153[7],184[16])" *) LUT4 i7724_3_lut (.A(int_STM32_TX_DV), 
            .B(n1026[1]), .C(o_STM32_SPI_CS_n_c), .Z(n1080));
    defparam i7724_3_lut.INIT = "0xdcdc";
    (* lut_function="(!(A+!(B)))", lineinfo="@6(207[5],207[19])" *) LUT4 i1_2_lut_adj_568 (.A(int_STM32_TX_DV), 
            .B(n27), .Z(n5834));
    defparam i1_2_lut_adj_568.INIT = "0x4444";
    (* lut_function="(A (B))", lineinfo="@6(155[14],155[44])" *) LUT4 i5_2_lut (.A(o_STM32_SPI_CS_n_c), 
            .B(int_STM32_TX_DV), .Z(n203));
    defparam i5_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i11301_2_lut (.A(r_CS_Inactive_Count[3]), 
            .B(r_CS_Inactive_Count[2]), .Z(n15717));
    defparam i11301_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11362_4_lut (.A(r_CS_Inactive_Count[4]), 
            .B(r_CS_Inactive_Count[0]), .C(r_CS_Inactive_Count[1]), .D(n15717), 
            .Z(n15779));
    defparam i11362_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A ((D)+!B)))", lineinfo="@6(153[7],184[16])" *) LUT4 i3491_4_lut (.A(n1026[0]), 
            .B(n1026[2]), .C(n203), .D(n15779), .Z(n5877));
    defparam i3491_4_lut.INIT = "0x0ace";
    (* lut_function="(!(A (C+(D))+!A (B (D)+!B (C+(D)))))" *) LUT4 i12300_2_lut_4_lut (.A(n216), 
            .B(w_Master_Ready), .C(n1026[1]), .D(n1026[2]), .Z(n15699));
    defparam i12300_2_lut_4_lut.INIT = "0x004f";
    (* lineinfo="@6(166[31],166[41])" *) FA2 r_TX_Count_1158_add_4_8 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[6]), .D0(n13183), .CI0(n13183), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n19674), .CI1(n19674), 
            .CO0(n19674), .S0(n33[6]));
    defparam r_TX_Count_1158_add_4_8.INIT0 = "0xc33c";
    defparam r_TX_Count_1158_add_4_8.INIT1 = "0xc33c";
    (* lineinfo="@6(166[31],166[41])" *) FA2 r_TX_Count_1158_add_4_6 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[4]), .D0(n13181), .CI0(n13181), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[5]), .D1(n19671), 
            .CI1(n19671), .CO0(n19671), .CO1(n13183), .S0(n33[4]), .S1(n33[5]));
    defparam r_TX_Count_1158_add_4_6.INIT0 = "0xc33c";
    defparam r_TX_Count_1158_add_4_6.INIT1 = "0xc33c";
    (* lineinfo="@6(166[31],166[41])" *) FA2 r_TX_Count_1158_add_4_4 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[2]), .D0(n13179), .CI0(n13179), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[3]), .D1(n19668), 
            .CI1(n19668), .CO0(n19668), .CO1(n13181), .S0(n33[2]), .S1(n33[3]));
    defparam r_TX_Count_1158_add_4_4.INIT0 = "0xc33c";
    defparam r_TX_Count_1158_add_4_4.INIT1 = "0xc33c";
    (* lineinfo="@6(166[31],166[41])" *) FA2 r_TX_Count_1158_add_4_2 (.A0(GND_net), 
            .B0(int_STM32_TX_Ready_N_535), .C0(r_TX_Count[0]), .D0(VCC_net), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[1]), .D1(n19494), 
            .CI1(n19494), .CO0(n19494), .CO1(n13179), .S0(n33[0]), .S1(n33[1]));
    defparam r_TX_Count_1158_add_4_2.INIT0 = "0xc33c";
    defparam r_TX_Count_1158_add_4_2.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1158__i6 (.D(n42[6]), 
            .SP(n6968), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Count[6]));
    defparam r_TX_Count_1158__i6.REGSET = "RESET";
    defparam r_TX_Count_1158__i6.SRMODE = "ASYNC";
    (* lut_function="(!(A ((C)+!B)+!A !(B (C))))", lineinfo="@6(153[7],184[16])" *) LUT4 i7723_3_lut (.A(r_CS_Inactive_Count[0]), 
            .B(n1026[2]), .C(n270), .Z(r_CS_Inactive_Count_4__N_243[0]));
    defparam i7723_3_lut.INIT = "0x4848";
    (* lut_function="(A (B (C))+!A !((C)+!B))", lineinfo="@6(153[7],184[16])" *) LUT4 i7942_3_lut (.A(r_CS_Inactive_Count[2]), 
            .B(n1026[2]), .C(n4), .Z(r_CS_Inactive_Count_4__N_243[2]));
    defparam i7942_3_lut.INIT = "0x8484";
    (* lut_function="(A+((C)+!B))", lineinfo="@6(177[36],177[55])" *) LUT4 i1483_2_lut_3_lut (.A(r_CS_Inactive_Count[0]), 
            .B(n270), .C(r_CS_Inactive_Count[1]), .Z(n4));
    defparam i1483_2_lut_3_lut.INIT = "0xfbfb";
    (* lut_function="(A (C (D))+!A !(B ((D)+!C)+!B !(C (D))))", lineinfo="@6(177[36],177[55])" *) LUT4 i7943_3_lut_4_lut (.A(r_CS_Inactive_Count[0]), 
            .B(n270), .C(n1026[2]), .D(r_CS_Inactive_Count[1]), .Z(r_CS_Inactive_Count_4__N_243[1]));
    defparam i7943_3_lut_4_lut.INIT = "0xb040";
    (* lut_function="(A+(B))", lineinfo="@6(177[36],177[55])" *) LUT4 i1490_2_lut (.A(r_CS_Inactive_Count[2]), 
            .B(n4), .Z(n6_adj_572));
    defparam i1490_2_lut.INIT = "0xeeee";
    (* lut_function="(A ((C+(D))+!B)+!A !(B (C+(D))))" *) LUT4 i12345_4_lut (.A(r_CS_Inactive_Count[4]), 
            .B(n1026[2]), .C(r_CS_Inactive_Count[3]), .D(n6_adj_572), 
            .Z(n11315));
    defparam i12345_4_lut.INIT = "0xbbb7";
    (* syn_use_carry_chain=1, lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1158__i5 (.D(n42[5]), 
            .SP(n6968), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Count[5]));
    defparam r_TX_Count_1158__i5.REGSET = "RESET";
    defparam r_TX_Count_1158__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1158__i4 (.D(n42[4]), 
            .SP(n6968), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Count[4]));
    defparam r_TX_Count_1158__i4.REGSET = "RESET";
    defparam r_TX_Count_1158__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1158__i3 (.D(n42[3]), 
            .SP(n6968), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Count[3]));
    defparam r_TX_Count_1158__i3.REGSET = "RESET";
    defparam r_TX_Count_1158__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1158__i2 (.D(n42[2]), 
            .SP(n6968), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Count[2]));
    defparam r_TX_Count_1158__i2.REGSET = "RESET";
    defparam r_TX_Count_1158__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1158__i1 (.D(n42[1]), 
            .SP(n6968), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Count[1]));
    defparam r_TX_Count_1158__i1.REGSET = "RESET";
    defparam r_TX_Count_1158__i1.SRMODE = "ASYNC";
    (* lineinfo="@6(153[7],184[16])" *) FD1P3XZ r_SM_CS_FSM_i3 (.D(n5873), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(n1026[2]));
    defparam r_SM_CS_FSM_i3.REGSET = "RESET";
    defparam r_SM_CS_FSM_i3.SRMODE = "ASYNC";
    (* lut_function="(A (C)+!A (B (C+(D))+!B (C)))", lineinfo="@6(163[11],173[18])" *) LUT4 i1_3_lut_4_lut (.A(n216), 
            .B(w_Master_Ready), .C(n1026[2]), .D(n1026[1]), .Z(n7011));
    defparam i1_3_lut_4_lut.INIT = "0xf4f0";
    (* lut_function="(A (C)+!A !(B+!(C)))", lineinfo="@6(163[11],173[18])" *) LUT4 i11283_2_lut_3_lut (.A(n216), 
            .B(w_Master_Ready), .C(n1026[1]), .Z(n15697));
    defparam i11283_2_lut_3_lut.INIT = "0xb0b0";
    (* lineinfo="@6(153[7],184[16])" *) FD1P3XZ r_SM_CS_FSM_i2 (.D(n5875), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(n1026[1]));
    defparam r_SM_CS_FSM_i2.REGSET = "RESET";
    defparam r_SM_CS_FSM_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=233, LSE_RLINE=233, lineinfo="@6(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i4 (.D(n11315), 
            .SP(n7011), .CK(pll_clk_internal), .SR(w_reset), .Q(r_CS_Inactive_Count[4]));
    defparam r_CS_Inactive_Count_i4.REGSET = "SET";
    defparam r_CS_Inactive_Count_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=233, LSE_RLINE=233, lineinfo="@6(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i3 (.D(r_CS_Inactive_Count_4__N_243[3]), 
            .SP(n7011), .CK(pll_clk_internal), .SR(w_reset), .Q(r_CS_Inactive_Count[3]));
    defparam r_CS_Inactive_Count_i3.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=233, LSE_RLINE=233, lineinfo="@6(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i2 (.D(r_CS_Inactive_Count_4__N_243[2]), 
            .SP(n7011), .CK(pll_clk_internal), .SR(w_reset), .Q(r_CS_Inactive_Count[2]));
    defparam r_CS_Inactive_Count_i2.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=233, LSE_RLINE=233, lineinfo="@6(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i1 (.D(r_CS_Inactive_Count_4__N_243[1]), 
            .SP(n7011), .CK(pll_clk_internal), .SR(w_reset), .Q(r_CS_Inactive_Count[1]));
    defparam r_CS_Inactive_Count_i1.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=233, LSE_RLINE=233, lineinfo="@6(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i0 (.D(r_CS_Inactive_Count_4__N_243[0]), 
            .SP(n7011), .CK(pll_clk_internal), .SR(w_reset), .Q(r_CS_Inactive_Count[0]));
    defparam r_CS_Inactive_Count_i0.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i0.SRMODE = "ASYNC";
    (* lineinfo="@6(119[18],119[40])" *) \SPI_Master(clks_per_half_bit=16,num_of_bits_per_packet=64) SPI_Master_1 (int_STM32_TX_DV, 
            pll_clk_internal, w_reset, VCC_net, o_STM32_SPI_Clk_c, n5834, 
            n27, n1352, w_Master_Ready, n14545, n47, {int_STM32_TX_Byte}, 
            GND_net, r_SPI_Clk_Count[4], o_STM32_SPI_MOSI_c);
    (* lineinfo="@6(153[7],184[16])" *) FD1P3XZ r_SM_CS_FSM_i1 (.D(n5877), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(n1026[0]));
    defparam r_SM_CS_FSM_i1.REGSET = "SET";
    defparam r_SM_CS_FSM_i1.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master(clks_per_half_bit=16,num_of_bits_per_packet=64) 
//

module \SPI_Master(clks_per_half_bit=16,num_of_bits_per_packet=64) (input int_STM32_TX_DV, 
            input pll_clk_internal, input w_reset, input VCC_net, output o_STM32_SPI_Clk_c, 
            input n5834, output n27, output n1352, output w_Master_Ready, 
            input n14545, input n47, input [63:0]int_STM32_TX_Byte, input GND_net, 
            output \r_SPI_Clk_Count[4] , output o_STM32_SPI_MOSI_c);
    
    (* is_clock=1, lineinfo="@7(67[12],67[28])" *) wire pll_clk_internal;
    
    wire n17866, n33, n32;
    (* lineinfo="@5(52[10],52[24])" *) wire [5:0]r_TX_Bit_Count;
    
    wire n17869, r_TX_DV;
    (* lineinfo="@5(49[10],49[19])" *) wire [63:0]r_TX_Byte;
    
    wire n47_c, n48, n51, n50;
    wire [5:0]r_TX_Bit_Count_5__N_343;
    
    wire n15064, r_SPI_Clk, n9445, n10;
    wire [7:0]r_SPI_Clk_Edges_7__N_271;
    
    wire n9422;
    (* lineinfo="@5(45[10],45[25])" *) wire [7:0]r_SPI_Clk_Edges;
    
    wire n14541, n17893, n17875, n279, n302, n54, n55, n57;
    (* lineinfo="@5(43[10],43[25])" *) wire [4:0]r_SPI_Clk_Count;
    
    wire n13019;
    wire [4:0]r_SPI_Clk_Count_4__N_266;
    
    wire n1, n2;
    wire [7:0]n47_2;
    
    wire n8511, n8509, n8507, n8505, n8503, n5, n4, n8501, n8497, 
        n9411, n10_adj_562, n9, n39_adj_563;
    wire [5:0]n37;
    
    wire n40_adj_564, n43_adj_565, n42_adj_566, n17899, n17929, n16433, 
        n17911, n17917, n16439, n17905, n17923, n16436, n17920, 
        r_Trailing_Edge, n17914, n17908, n17902, n17896, n17890, 
        n16430, n17884, n13100, n19308, n13102, n13088, n19716, 
        n6943, n16445, n17932, n13098, n19305, n13086, n19713, 
        n19302, n17878, n13084, n19710, n16448, n17926, n17863, 
        n17872, n6993, n17860, n36_adj_570, n35_adj_571, n19296, 
        n13104, n19314, n19311, VCC_net_2;
    
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17866_bdd_4_lut (.A(n17866), 
            .B(n33), .C(n32), .D(r_TX_Bit_Count[2]), .Z(n17869));
    defparam n17866_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i0 (.D(r_TX_Bit_Count_5__N_343[0]), 
            .SP(n15064), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Bit_Count[0]));
    defparam r_TX_Bit_Count_i0.REGSET = "SET";
    defparam r_TX_Bit_Count_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i47_3_lut (.A(r_TX_Byte[48]), 
            .B(r_TX_Byte[49]), .C(r_TX_Bit_Count[0]), .Z(n47_c));
    defparam Mux_50_i47_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i48_3_lut (.A(r_TX_Byte[50]), 
            .B(r_TX_Byte[51]), .C(r_TX_Bit_Count[0]), .Z(n48));
    defparam Mux_50_i48_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i51_3_lut (.A(r_TX_Byte[54]), 
            .B(r_TX_Byte[55]), .C(r_TX_Bit_Count[0]), .Z(n51));
    defparam Mux_50_i51_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i50_3_lut (.A(r_TX_Byte[52]), 
            .B(r_TX_Byte[53]), .C(r_TX_Bit_Count[0]), .Z(n50));
    defparam Mux_50_i50_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(184[5],188[12])" *) FD1P3XZ o_SPI_Clk (.D(r_SPI_Clk), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(w_reset), .Q(o_STM32_SPI_Clk_c));
    defparam o_SPI_Clk.REGSET = "RESET";
    defparam o_SPI_Clk.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_c (.D(n9445), 
            .SP(n5834), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk));
    defparam r_SPI_Clk_c.REGSET = "RESET";
    defparam r_SPI_Clk_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i7 (.D(r_SPI_Clk_Edges_7__N_271[7]), 
            .SP(n9422), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Edges[7]));
    defparam r_SPI_Clk_Edges_i7.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i7.SRMODE = "ASYNC";
    (* lut_function="(A (B (C (D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i4_4_lut (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Bit_Count[4]), .C(r_TX_Bit_Count[5]), .D(r_TX_Bit_Count[3]), 
            .Z(n10));
    defparam i4_4_lut.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_Trailing_Edge_c (.D(n14545), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(r_Trailing_Edge));
    defparam r_Trailing_Edge_c.REGSET = "RESET";
    defparam r_Trailing_Edge_c.SRMODE = "ASYNC";
    (* lut_function="(A (B (C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i5_3_lut (.A(r_TX_Bit_Count[2]), 
            .B(n10), .C(r_TX_Bit_Count[1]), .Z(n14541));
    defparam i5_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i832113_i1_3_lut (.A(n17893), 
            .B(n17875), .C(r_TX_Bit_Count[5]), .Z(n279));
    defparam i832113_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i56_4_lut (.A(n279), 
            .B(r_TX_Byte[63]), .C(n14541), .D(r_TX_DV), .Z(n302));
    defparam i56_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i54_3_lut (.A(r_TX_Byte[56]), 
            .B(r_TX_Byte[57]), .C(r_TX_Bit_Count[0]), .Z(n54));
    defparam Mux_50_i54_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i55_3_lut (.A(r_TX_Byte[58]), 
            .B(r_TX_Byte[59]), .C(r_TX_Bit_Count[0]), .Z(n55));
    defparam Mux_50_i55_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i57_3_lut (.A(r_TX_Byte[60]), 
            .B(r_TX_Byte[61]), .C(r_TX_Bit_Count[0]), .Z(n57));
    defparam Mux_50_i57_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@5(98[30],98[45])" *) LUT4 i9443_2_lut (.A(r_SPI_Clk_Count[2]), 
            .B(n13019), .Z(r_SPI_Clk_Count_4__N_266[2]));
    defparam i9443_2_lut.INIT = "0x6666";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i1_3_lut (.A(r_TX_Byte[0]), 
            .B(r_TX_Byte[1]), .C(r_TX_Bit_Count[0]), .Z(n1));
    defparam Mux_50_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i2_3_lut (.A(r_TX_Byte[2]), 
            .B(r_TX_Byte[3]), .C(r_TX_Bit_Count[0]), .Z(n2));
    defparam Mux_50_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B (C (D)))))", lineinfo="@5(98[30],98[45])" *) LUT4 i9439_2_lut_3_lut_4_lut (.A(int_STM32_TX_DV), 
            .B(n27), .C(r_SPI_Clk_Count[0]), .D(r_SPI_Clk_Count[1]), .Z(n13019));
    defparam i9439_2_lut_3_lut_4_lut.INIT = "0x4000";
    (* lut_function="(A (D)+!A !(B (C (D)+!C !(D))+!B !(D)))", lineinfo="@5(98[30],98[45])" *) LUT4 i9436_2_lut_3_lut_4_lut (.A(int_STM32_TX_DV), 
            .B(n27), .C(r_SPI_Clk_Count[0]), .D(r_SPI_Clk_Count[1]), .Z(r_SPI_Clk_Count_4__N_266[1]));
    defparam i9436_2_lut_3_lut_4_lut.INIT = "0xbf40";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i7759_2_lut_2_lut (.A(n47_2[1]), 
            .B(int_STM32_TX_DV), .Z(n8511));
    defparam i7759_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i7754_2_lut_2_lut (.A(n47_2[2]), 
            .B(int_STM32_TX_DV), .Z(n8509));
    defparam i7754_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i7753_2_lut_2_lut (.A(n47_2[3]), 
            .B(int_STM32_TX_DV), .Z(n8507));
    defparam i7753_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i7752_2_lut_2_lut (.A(n47_2[4]), 
            .B(int_STM32_TX_DV), .Z(n8505));
    defparam i7752_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i7748_2_lut_2_lut (.A(n47_2[5]), 
            .B(int_STM32_TX_DV), .Z(n8503));
    defparam i7748_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i5_3_lut (.A(r_TX_Byte[6]), 
            .B(r_TX_Byte[7]), .C(r_TX_Bit_Count[0]), .Z(n5));
    defparam Mux_50_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i4_3_lut (.A(r_TX_Byte[4]), 
            .B(r_TX_Byte[5]), .C(r_TX_Bit_Count[0]), .Z(n4));
    defparam Mux_50_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i7738_2_lut_2_lut (.A(n47_2[6]), 
            .B(int_STM32_TX_DV), .Z(n8501));
    defparam i7738_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i7705_2_lut_2_lut (.A(n47_2[0]), 
            .B(int_STM32_TX_DV), .Z(n8497));
    defparam i7705_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C+(D))+!B (D))+!A (D))" *) LUT4 i1_2_lut_4_lut (.A(n9411), 
            .B(r_SPI_Clk_Count[2]), .C(n27), .D(int_STM32_TX_DV), .Z(n9422));
    defparam i1_2_lut_4_lut.INIT = "0xff80";
    (* lut_function="(A (B (C)))", lineinfo="@5(45[10],45[25])" *) LUT4 i2_3_lut (.A(n9411), 
            .B(r_SPI_Clk_Count[2]), .C(n27), .Z(n1352));
    defparam i2_3_lut.INIT = "0x8080";
    (* lut_function="(A+(B))", lineinfo="@5(84[7],105[14])" *) LUT4 i7807_2_lut (.A(n47_2[7]), 
            .B(int_STM32_TX_DV), .Z(r_SPI_Clk_Edges_7__N_271[7]));
    defparam i7807_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut_adj_563 (.A(r_SPI_Clk_Edges[5]), 
            .B(r_SPI_Clk_Edges[2]), .C(r_SPI_Clk_Edges[0]), .D(r_SPI_Clk_Edges[4]), 
            .Z(n10_adj_562));
    defparam i4_4_lut_adj_563.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i3_2_lut (.A(r_SPI_Clk_Edges[6]), .B(r_SPI_Clk_Edges[3]), 
            .Z(n9));
    defparam i3_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i2_4_lut (.A(r_SPI_Clk_Edges[7]), 
            .B(n9), .C(r_SPI_Clk_Edges[1]), .D(n10_adj_562), .Z(n27));
    defparam i2_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C)))", lineinfo="@5(98[30],98[45])" *) LUT4 i2_3_lut_adj_564 (.A(r_SPI_Clk_Count[3]), 
            .B(r_SPI_Clk_Count[0]), .C(r_SPI_Clk_Count[1]), .Z(n9411));
    defparam i2_3_lut_adj_564.INIT = "0x8080";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(B)))", lineinfo="@5(44[10],44[19])" *) LUT4 i32_3_lut (.A(r_SPI_Clk_Count[2]), 
            .B(r_SPI_Clk), .C(n9411), .Z(n9445));
    defparam i32_3_lut.INIT = "0x6c6c";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i39_3_lut (.A(r_TX_Byte[40]), 
            .B(r_TX_Byte[41]), .C(r_TX_Bit_Count[0]), .Z(n39_adj_563));
    defparam Mux_50_i39_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@5(135[7],145[14])" *) LUT4 i7712_3_lut (.A(n37[0]), 
            .B(w_Master_Ready), .C(r_TX_DV), .Z(r_TX_Bit_Count_5__N_343[0]));
    defparam i7712_3_lut.INIT = "0xcece";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i40_3_lut (.A(r_TX_Byte[42]), 
            .B(r_TX_Byte[43]), .C(r_TX_Bit_Count[0]), .Z(n40_adj_564));
    defparam Mux_50_i40_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i43_3_lut (.A(r_TX_Byte[46]), 
            .B(r_TX_Byte[47]), .C(r_TX_Bit_Count[0]), .Z(n43_adj_565));
    defparam Mux_50_i43_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i42_3_lut (.A(r_TX_Byte[44]), 
            .B(r_TX_Byte[45]), .C(r_TX_Bit_Count[0]), .Z(n42_adj_566));
    defparam Mux_50_i42_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i32_3_lut (.A(r_TX_Byte[32]), 
            .B(r_TX_Byte[33]), .C(r_TX_Bit_Count[0]), .Z(n32));
    defparam Mux_50_i32_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11808_3_lut (.A(n17899), 
            .B(n17929), .C(r_TX_Bit_Count[2]), .Z(n16433));
    defparam i11808_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i33_3_lut (.A(r_TX_Byte[34]), 
            .B(r_TX_Byte[35]), .C(r_TX_Bit_Count[0]), .Z(n33));
    defparam Mux_50_i33_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11814_3_lut (.A(n17911), 
            .B(n17917), .C(r_TX_Bit_Count[2]), .Z(n16439));
    defparam i11814_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11811_3_lut (.A(n17905), 
            .B(n17923), .C(r_TX_Bit_Count[2]), .Z(n16436));
    defparam i11811_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17920_bdd_4_lut (.A(n17920), 
            .B(r_TX_Byte[21]), .C(r_TX_Byte[20]), .D(r_TX_Bit_Count[1]), 
            .Z(n17923));
    defparam n17920_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ o_TX_Ready (.D(n47), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(w_Master_Ready));
    defparam o_TX_Ready.REGSET = "RESET";
    defparam o_TX_Ready.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i0 (.D(int_STM32_TX_Byte[0]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[0]));
    defparam r_TX_Byte_i0_i0.REGSET = "RESET";
    defparam r_TX_Byte_i0_i0.SRMODE = "ASYNC";
    (* lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1161__i0 (.D(r_SPI_Clk_Count_4__N_266[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Count[0]));
    defparam r_SPI_Clk_Count_1161__i0.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1161__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i1 (.D(n8511), 
            .SP(n9422), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Edges[1]));
    defparam r_SPI_Clk_Edges_i1.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i1.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_5  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[30]), .C(r_TX_Byte[31]), .D(r_TX_Bit_Count[1]), 
            .Z(n17914));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17914_bdd_4_lut (.A(n17914), 
            .B(r_TX_Byte[29]), .C(r_TX_Byte[28]), .D(r_TX_Bit_Count[1]), 
            .Z(n17917));
    defparam n17914_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_4  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[26]), .C(r_TX_Byte[27]), .D(r_TX_Bit_Count[1]), 
            .Z(n17908));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17908_bdd_4_lut (.A(n17908), 
            .B(r_TX_Byte[25]), .C(r_TX_Byte[24]), .D(r_TX_Bit_Count[1]), 
            .Z(n17911));
    defparam n17908_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i2 (.D(n8509), 
            .SP(n9422), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Edges[2]));
    defparam r_SPI_Clk_Edges_i2.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i2.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_3  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[18]), .C(r_TX_Byte[19]), .D(r_TX_Bit_Count[1]), 
            .Z(n17902));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17902_bdd_4_lut (.A(n17902), 
            .B(r_TX_Byte[17]), .C(r_TX_Byte[16]), .D(r_TX_Bit_Count[1]), 
            .Z(n17905));
    defparam n17902_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i3 (.D(n8507), 
            .SP(n9422), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Edges[3]));
    defparam r_SPI_Clk_Edges_i3.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i4 (.D(n8505), 
            .SP(n9422), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Edges[4]));
    defparam r_SPI_Clk_Edges_i4.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i4.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_2  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[10]), .C(r_TX_Byte[11]), .D(r_TX_Bit_Count[1]), 
            .Z(n17896));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i5 (.D(n8503), 
            .SP(n9422), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Edges[5]));
    defparam r_SPI_Clk_Edges_i5.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i6 (.D(n8501), 
            .SP(n9422), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Edges[6]));
    defparam r_SPI_Clk_Edges_i6.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i0 (.D(n8497), 
            .SP(n9422), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Edges[0]));
    defparam r_SPI_Clk_Edges_i0.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17896_bdd_4_lut (.A(n17896), 
            .B(r_TX_Byte[9]), .C(r_TX_Byte[8]), .D(r_TX_Bit_Count[1]), 
            .Z(n17899));
    defparam n17896_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut  (.A(r_TX_Bit_Count[3]), 
            .B(n16436), .C(n16439), .D(r_TX_Bit_Count[4]), .Z(n17890));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17890_bdd_4_lut (.A(n17890), 
            .B(n16433), .C(n16430), .D(r_TX_Bit_Count[4]), .Z(n17893));
    defparam n17890_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1161__i4 (.D(r_SPI_Clk_Count_4__N_266[4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\r_SPI_Clk_Count[4] ));
    defparam r_SPI_Clk_Count_1161__i4.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1161__i4.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_5  (.A(r_TX_Bit_Count[1]), 
            .B(n42_adj_566), .C(n43_adj_565), .D(r_TX_Bit_Count[2]), .Z(n17884));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_227_add_2_add_5_5 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[3]), .C0(VCC_net), .D0(n13100), .CI0(n13100), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[4]), .C1(VCC_net), .D1(n19308), 
            .CI1(n19308), .CO0(n19308), .CO1(n13102), .S0(n47_2[3]), 
            .S1(n47_2[4]));
    defparam sub_227_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_227_add_2_add_5_5.INIT1 = "0xc33c";
    FA2 sub_228_add_2_add_5_7 (.A0(GND_net), .B0(r_TX_Bit_Count[5]), .C0(VCC_net), 
        .D0(n13088), .CI0(n13088), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n19716), .CI1(n19716), .CO0(n19716), .S0(n37[5]));
    defparam sub_228_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_228_add_2_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(!(A (C)+!A ((C)+!B)))" *) LUT4 i1_2_lut_3_lut (.A(r_TX_DV), 
            .B(r_Trailing_Edge), .C(w_Master_Ready), .Z(n6943));
    defparam i1_2_lut_3_lut.INIT = "0x0e0e";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17884_bdd_4_lut (.A(n17884), 
            .B(n40_adj_564), .C(n39_adj_563), .D(r_TX_Bit_Count[2]), .Z(n16445));
    defparam n17884_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut  (.A(r_TX_Bit_Count[1]), 
            .B(n4), .C(n5), .D(r_TX_Bit_Count[2]), .Z(n17932));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_227_add_2_add_5_3 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[1]), .C0(VCC_net), .D0(n13098), .CI0(n13098), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[2]), .C1(VCC_net), .D1(n19305), 
            .CI1(n19305), .CO0(n19305), .CO1(n13100), .S0(n47_2[1]), 
            .S1(n47_2[2]));
    defparam sub_227_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_227_add_2_add_5_3.INIT1 = "0xc33c";
    FA2 sub_228_add_2_add_5_5 (.A0(GND_net), .B0(r_TX_Bit_Count[3]), .C0(VCC_net), 
        .D0(n13086), .CI0(n13086), .A1(GND_net), .B1(r_TX_Bit_Count[4]), 
        .C1(VCC_net), .D1(n19713), .CI1(n19713), .CO0(n19713), .CO1(n13088), 
        .S0(n37[3]), .S1(n37[4]));
    defparam sub_228_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_228_add_2_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_565 (.A(r_TX_DV), 
            .B(r_Trailing_Edge), .C(w_Master_Ready), .Z(n15064));
    defparam i1_2_lut_3_lut_adj_565.INIT = "0xfefe";
    (* lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1161__i3 (.D(r_SPI_Clk_Count_4__N_266[3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Count[3]));
    defparam r_SPI_Clk_Count_1161__i3.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1161__i3.SRMODE = "ASYNC";
    (* lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1161__i2 (.D(r_SPI_Clk_Count_4__N_266[2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Count[2]));
    defparam r_SPI_Clk_Count_1161__i2.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1161__i2.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17932_bdd_4_lut (.A(n17932), 
            .B(n2), .C(n1), .D(r_TX_Bit_Count[2]), .Z(n16430));
    defparam n17932_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1161__i1 (.D(r_SPI_Clk_Count_4__N_266[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Count[1]));
    defparam r_SPI_Clk_Count_1161__i1.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1161__i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i63 (.D(int_STM32_TX_Byte[63]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[63]));
    defparam r_TX_Byte_i0_i63.REGSET = "RESET";
    defparam r_TX_Byte_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i62 (.D(int_STM32_TX_Byte[62]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[62]));
    defparam r_TX_Byte_i0_i62.REGSET = "RESET";
    defparam r_TX_Byte_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i61 (.D(int_STM32_TX_Byte[61]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[61]));
    defparam r_TX_Byte_i0_i61.REGSET = "RESET";
    defparam r_TX_Byte_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i60 (.D(int_STM32_TX_Byte[60]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[60]));
    defparam r_TX_Byte_i0_i60.REGSET = "RESET";
    defparam r_TX_Byte_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i59 (.D(int_STM32_TX_Byte[59]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[59]));
    defparam r_TX_Byte_i0_i59.REGSET = "RESET";
    defparam r_TX_Byte_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i58 (.D(int_STM32_TX_Byte[58]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[58]));
    defparam r_TX_Byte_i0_i58.REGSET = "RESET";
    defparam r_TX_Byte_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i57 (.D(int_STM32_TX_Byte[57]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[57]));
    defparam r_TX_Byte_i0_i57.REGSET = "RESET";
    defparam r_TX_Byte_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i56 (.D(int_STM32_TX_Byte[56]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[56]));
    defparam r_TX_Byte_i0_i56.REGSET = "RESET";
    defparam r_TX_Byte_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i55 (.D(int_STM32_TX_Byte[55]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[55]));
    defparam r_TX_Byte_i0_i55.REGSET = "RESET";
    defparam r_TX_Byte_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i54 (.D(int_STM32_TX_Byte[54]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[54]));
    defparam r_TX_Byte_i0_i54.REGSET = "RESET";
    defparam r_TX_Byte_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i53 (.D(int_STM32_TX_Byte[53]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[53]));
    defparam r_TX_Byte_i0_i53.REGSET = "RESET";
    defparam r_TX_Byte_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i52 (.D(int_STM32_TX_Byte[52]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[52]));
    defparam r_TX_Byte_i0_i52.REGSET = "RESET";
    defparam r_TX_Byte_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i51 (.D(int_STM32_TX_Byte[51]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[51]));
    defparam r_TX_Byte_i0_i51.REGSET = "RESET";
    defparam r_TX_Byte_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i50 (.D(int_STM32_TX_Byte[50]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[50]));
    defparam r_TX_Byte_i0_i50.REGSET = "RESET";
    defparam r_TX_Byte_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i49 (.D(int_STM32_TX_Byte[49]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[49]));
    defparam r_TX_Byte_i0_i49.REGSET = "RESET";
    defparam r_TX_Byte_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i48 (.D(int_STM32_TX_Byte[48]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[48]));
    defparam r_TX_Byte_i0_i48.REGSET = "RESET";
    defparam r_TX_Byte_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i47 (.D(int_STM32_TX_Byte[47]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[47]));
    defparam r_TX_Byte_i0_i47.REGSET = "RESET";
    defparam r_TX_Byte_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i46 (.D(int_STM32_TX_Byte[46]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[46]));
    defparam r_TX_Byte_i0_i46.REGSET = "RESET";
    defparam r_TX_Byte_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i45 (.D(int_STM32_TX_Byte[45]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[45]));
    defparam r_TX_Byte_i0_i45.REGSET = "RESET";
    defparam r_TX_Byte_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i44 (.D(int_STM32_TX_Byte[44]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[44]));
    defparam r_TX_Byte_i0_i44.REGSET = "RESET";
    defparam r_TX_Byte_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i43 (.D(int_STM32_TX_Byte[43]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[43]));
    defparam r_TX_Byte_i0_i43.REGSET = "RESET";
    defparam r_TX_Byte_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i42 (.D(int_STM32_TX_Byte[42]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[42]));
    defparam r_TX_Byte_i0_i42.REGSET = "RESET";
    defparam r_TX_Byte_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i41 (.D(int_STM32_TX_Byte[41]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[41]));
    defparam r_TX_Byte_i0_i41.REGSET = "RESET";
    defparam r_TX_Byte_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i40 (.D(int_STM32_TX_Byte[40]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[40]));
    defparam r_TX_Byte_i0_i40.REGSET = "RESET";
    defparam r_TX_Byte_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i39 (.D(int_STM32_TX_Byte[39]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[39]));
    defparam r_TX_Byte_i0_i39.REGSET = "RESET";
    defparam r_TX_Byte_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i38 (.D(int_STM32_TX_Byte[38]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[38]));
    defparam r_TX_Byte_i0_i38.REGSET = "RESET";
    defparam r_TX_Byte_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i37 (.D(int_STM32_TX_Byte[37]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[37]));
    defparam r_TX_Byte_i0_i37.REGSET = "RESET";
    defparam r_TX_Byte_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i36 (.D(int_STM32_TX_Byte[36]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[36]));
    defparam r_TX_Byte_i0_i36.REGSET = "RESET";
    defparam r_TX_Byte_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i35 (.D(int_STM32_TX_Byte[35]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[35]));
    defparam r_TX_Byte_i0_i35.REGSET = "RESET";
    defparam r_TX_Byte_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i34 (.D(int_STM32_TX_Byte[34]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[34]));
    defparam r_TX_Byte_i0_i34.REGSET = "RESET";
    defparam r_TX_Byte_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i33 (.D(int_STM32_TX_Byte[33]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[33]));
    defparam r_TX_Byte_i0_i33.REGSET = "RESET";
    defparam r_TX_Byte_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i32 (.D(int_STM32_TX_Byte[32]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[32]));
    defparam r_TX_Byte_i0_i32.REGSET = "RESET";
    defparam r_TX_Byte_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i31 (.D(int_STM32_TX_Byte[31]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[31]));
    defparam r_TX_Byte_i0_i31.REGSET = "RESET";
    defparam r_TX_Byte_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i30 (.D(int_STM32_TX_Byte[30]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[30]));
    defparam r_TX_Byte_i0_i30.REGSET = "RESET";
    defparam r_TX_Byte_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i29 (.D(int_STM32_TX_Byte[29]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[29]));
    defparam r_TX_Byte_i0_i29.REGSET = "RESET";
    defparam r_TX_Byte_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i28 (.D(int_STM32_TX_Byte[28]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[28]));
    defparam r_TX_Byte_i0_i28.REGSET = "RESET";
    defparam r_TX_Byte_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i27 (.D(int_STM32_TX_Byte[27]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[27]));
    defparam r_TX_Byte_i0_i27.REGSET = "RESET";
    defparam r_TX_Byte_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i26 (.D(int_STM32_TX_Byte[26]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[26]));
    defparam r_TX_Byte_i0_i26.REGSET = "RESET";
    defparam r_TX_Byte_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i25 (.D(int_STM32_TX_Byte[25]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[25]));
    defparam r_TX_Byte_i0_i25.REGSET = "RESET";
    defparam r_TX_Byte_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i24 (.D(int_STM32_TX_Byte[24]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[24]));
    defparam r_TX_Byte_i0_i24.REGSET = "RESET";
    defparam r_TX_Byte_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i23 (.D(int_STM32_TX_Byte[23]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[23]));
    defparam r_TX_Byte_i0_i23.REGSET = "RESET";
    defparam r_TX_Byte_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i22 (.D(int_STM32_TX_Byte[22]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[22]));
    defparam r_TX_Byte_i0_i22.REGSET = "RESET";
    defparam r_TX_Byte_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i21 (.D(int_STM32_TX_Byte[21]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[21]));
    defparam r_TX_Byte_i0_i21.REGSET = "RESET";
    defparam r_TX_Byte_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i20 (.D(int_STM32_TX_Byte[20]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[20]));
    defparam r_TX_Byte_i0_i20.REGSET = "RESET";
    defparam r_TX_Byte_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i19 (.D(int_STM32_TX_Byte[19]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[19]));
    defparam r_TX_Byte_i0_i19.REGSET = "RESET";
    defparam r_TX_Byte_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i18 (.D(int_STM32_TX_Byte[18]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[18]));
    defparam r_TX_Byte_i0_i18.REGSET = "RESET";
    defparam r_TX_Byte_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i17 (.D(int_STM32_TX_Byte[17]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[17]));
    defparam r_TX_Byte_i0_i17.REGSET = "RESET";
    defparam r_TX_Byte_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i16 (.D(int_STM32_TX_Byte[16]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[16]));
    defparam r_TX_Byte_i0_i16.REGSET = "RESET";
    defparam r_TX_Byte_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i15 (.D(int_STM32_TX_Byte[15]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[15]));
    defparam r_TX_Byte_i0_i15.REGSET = "RESET";
    defparam r_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i14 (.D(int_STM32_TX_Byte[14]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[14]));
    defparam r_TX_Byte_i0_i14.REGSET = "RESET";
    defparam r_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i13 (.D(int_STM32_TX_Byte[13]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[13]));
    defparam r_TX_Byte_i0_i13.REGSET = "RESET";
    defparam r_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i12 (.D(int_STM32_TX_Byte[12]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[12]));
    defparam r_TX_Byte_i0_i12.REGSET = "RESET";
    defparam r_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i11 (.D(int_STM32_TX_Byte[11]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[11]));
    defparam r_TX_Byte_i0_i11.REGSET = "RESET";
    defparam r_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i10 (.D(int_STM32_TX_Byte[10]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[10]));
    defparam r_TX_Byte_i0_i10.REGSET = "RESET";
    defparam r_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i9 (.D(int_STM32_TX_Byte[9]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[9]));
    defparam r_TX_Byte_i0_i9.REGSET = "RESET";
    defparam r_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i8 (.D(int_STM32_TX_Byte[8]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[8]));
    defparam r_TX_Byte_i0_i8.REGSET = "RESET";
    defparam r_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i7 (.D(int_STM32_TX_Byte[7]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[7]));
    defparam r_TX_Byte_i0_i7.REGSET = "RESET";
    defparam r_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i6 (.D(int_STM32_TX_Byte[6]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[6]));
    defparam r_TX_Byte_i0_i6.REGSET = "RESET";
    defparam r_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i5 (.D(int_STM32_TX_Byte[5]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[5]));
    defparam r_TX_Byte_i0_i5.REGSET = "RESET";
    defparam r_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i4 (.D(int_STM32_TX_Byte[4]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[4]));
    defparam r_TX_Byte_i0_i4.REGSET = "RESET";
    defparam r_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i3 (.D(int_STM32_TX_Byte[3]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[3]));
    defparam r_TX_Byte_i0_i3.REGSET = "RESET";
    defparam r_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i2 (.D(int_STM32_TX_Byte[2]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[2]));
    defparam r_TX_Byte_i0_i2.REGSET = "RESET";
    defparam r_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1 (.D(int_STM32_TX_Byte[1]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[1]));
    defparam r_TX_Byte_i0_i1.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ o_SPI_MOSI (.D(n302), 
            .SP(n6943), .CK(pll_clk_internal), .SR(w_reset), .Q(o_STM32_SPI_MOSI_c));
    defparam o_SPI_MOSI.REGSET = "RESET";
    defparam o_SPI_MOSI.SRMODE = "ASYNC";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_227_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(r_SPI_Clk_Edges[0]), 
            .C1(VCC_net), .D1(n19302), .CI1(n19302), .CO0(n19302), .CO1(n13098), 
            .S1(n47_2[0]));
    defparam sub_227_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_227_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_4  (.A(r_TX_Bit_Count[1]), 
            .B(n57), .C(r_TX_Byte[62]), .D(r_TX_Bit_Count[2]), .Z(n17878));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_4 .INIT = "0xe4aa";
    FA2 sub_228_add_2_add_5_3 (.A0(GND_net), .B0(r_TX_Bit_Count[1]), .C0(VCC_net), 
        .D0(n13084), .CI0(n13084), .A1(GND_net), .B1(r_TX_Bit_Count[2]), 
        .C1(VCC_net), .D1(n19710), .CI1(n19710), .CO0(n19710), .CO1(n13086), 
        .S0(n37[1]), .S1(n37[2]));
    defparam sub_228_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_228_add_2_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17878_bdd_4_lut (.A(n17878), 
            .B(n55), .C(n54), .D(r_TX_Bit_Count[2]), .Z(n16448));
    defparam n17878_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))", lineinfo="@5(98[30],98[45])" *) LUT4 i9450_2_lut_3_lut (.A(r_SPI_Clk_Count[2]), 
            .B(n13019), .C(r_SPI_Clk_Count[3]), .Z(r_SPI_Clk_Count_4__N_266[3]));
    defparam i9450_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[14]), .C(r_TX_Byte[15]), .D(r_TX_Bit_Count[1]), 
            .Z(n17926));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17926_bdd_4_lut (.A(n17926), 
            .B(r_TX_Byte[13]), .C(r_TX_Byte[12]), .D(r_TX_Bit_Count[1]), 
            .Z(n17929));
    defparam n17926_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_2  (.A(r_TX_Bit_Count[3]), 
            .B(n17863), .C(n16448), .D(r_TX_Bit_Count[4]), .Z(n17872));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))", lineinfo="@5(98[30],98[45])" *) LUT4 i9457_3_lut_4_lut (.A(r_SPI_Clk_Count[2]), 
            .B(n13019), .C(r_SPI_Clk_Count[3]), .D(\r_SPI_Clk_Count[4] ), 
            .Z(r_SPI_Clk_Count_4__N_266[4]));
    defparam i9457_3_lut_4_lut.INIT = "0x7f80";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i5 (.D(r_TX_Bit_Count_5__N_343[5]), 
            .SP(n6993), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Bit_Count[5]));
    defparam r_TX_Bit_Count_i5.REGSET = "SET";
    defparam r_TX_Bit_Count_i5.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_6  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[22]), .C(r_TX_Byte[23]), .D(r_TX_Bit_Count[1]), 
            .Z(n17920));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i4 (.D(r_TX_Bit_Count_5__N_343[4]), 
            .SP(n6993), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Bit_Count[4]));
    defparam r_TX_Bit_Count_i4.REGSET = "SET";
    defparam r_TX_Bit_Count_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i3 (.D(r_TX_Bit_Count_5__N_343[3]), 
            .SP(n6993), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Bit_Count[3]));
    defparam r_TX_Bit_Count_i3.REGSET = "SET";
    defparam r_TX_Bit_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i2 (.D(r_TX_Bit_Count_5__N_343[2]), 
            .SP(n6993), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Bit_Count[2]));
    defparam r_TX_Bit_Count_i2.REGSET = "SET";
    defparam r_TX_Bit_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i1 (.D(r_TX_Bit_Count_5__N_343[1]), 
            .SP(n6993), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Bit_Count[1]));
    defparam r_TX_Bit_Count_i1.REGSET = "SET";
    defparam r_TX_Bit_Count_i1.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_2  (.A(r_TX_Bit_Count[1]), 
            .B(n50), .C(n51), .D(r_TX_Bit_Count[2]), .Z(n17860));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (C)+!A !(B (C)+!B !(C)))", lineinfo="@5(98[30],98[45])" *) LUT4 i9428_2_lut_3_lut (.A(int_STM32_TX_DV), 
            .B(n27), .C(r_SPI_Clk_Count[0]), .Z(r_SPI_Clk_Count_4__N_266[0]));
    defparam i9428_2_lut_3_lut.INIT = "0xb4b4";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17860_bdd_4_lut (.A(n17860), 
            .B(n48), .C(n47_c), .D(r_TX_Bit_Count[2]), .Z(n17863));
    defparam n17860_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17872_bdd_4_lut (.A(n17872), 
            .B(n16445), .C(n17869), .D(r_TX_Bit_Count[4]), .Z(n17875));
    defparam n17872_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i36_3_lut (.A(r_TX_Byte[38]), 
            .B(r_TX_Byte[39]), .C(r_TX_Bit_Count[0]), .Z(n36_adj_570));
    defparam Mux_50_i36_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i35_3_lut (.A(r_TX_Byte[36]), 
            .B(r_TX_Byte[37]), .C(r_TX_Bit_Count[0]), .Z(n35_adj_571));
    defparam Mux_50_i35_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i7765_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n37[1]), .Z(r_TX_Bit_Count_5__N_343[1]));
    defparam i7765_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i7764_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n37[2]), .Z(r_TX_Bit_Count_5__N_343[2]));
    defparam i7764_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i7760_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n37[4]), .Z(r_TX_Bit_Count_5__N_343[4]));
    defparam i7760_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i1_2_lut_3_lut_adj_566 (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(r_Trailing_Edge), .Z(n6993));
    defparam i1_2_lut_3_lut_adj_566.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i7763_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n37[3]), .Z(r_TX_Bit_Count_5__N_343[3]));
    defparam i7763_2_lut_3_lut.INIT = "0xfefe";
    FA2 sub_228_add_2_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(r_TX_Bit_Count[0]), .C1(VCC_net), .D1(n19296), 
        .CI1(n19296), .CO0(n19296), .CO1(n13084), .S1(n37[0]));
    defparam sub_228_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_228_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_3  (.A(r_TX_Bit_Count[1]), 
            .B(n35_adj_571), .C(n36_adj_570), .D(r_TX_Bit_Count[2]), .Z(n17866));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_227_add_2_add_5_9 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[7]), .C0(VCC_net), .D0(n13104), .CI0(n13104), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n19314), .CI1(n19314), 
            .CO0(n19314), .S0(n47_2[7]));
    defparam sub_227_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_227_add_2_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i7758_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n37[5]), .Z(r_TX_Bit_Count_5__N_343[5]));
    defparam i7758_2_lut_3_lut.INIT = "0xfefe";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_227_add_2_add_5_7 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[5]), .C0(VCC_net), .D0(n13102), .CI0(n13102), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[6]), .C1(VCC_net), .D1(n19311), 
            .CI1(n19311), .CO0(n19311), .CO1(n13104), .S0(n47_2[5]), 
            .S1(n47_2[6]));
    defparam sub_227_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_227_add_2_add_5_7.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_DV_c (.D(int_STM32_TX_DV), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_DV));
    defparam r_TX_DV_c.REGSET = "RESET";
    defparam r_TX_DV_c.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \Controller_RHD_FIFO(clks_per_half_bit=32,cs_inactive_clks=32) 
//

module \Controller_RHD_FIFO(clks_per_half_bit=32,cs_inactive_clks=32) (input n3, 
            input pll_clk_internal, input w_reset, input \w_Controller_Mode[0] , 
            input \w_Controller_Mode[1] , input int_RHD_TX_DV, output int_RHD_TX_Ready, 
            output o_RHD_SPI_CS_n_c, input GND_net, input VCC_net, output o_RHD_SPI_Clk_c, 
            output o_RHD_SPI_MOSI_c, input \int_RHD_TX_Byte[15] , input \int_RHD_TX_Byte[12] , 
            input \int_RHD_TX_Byte[10] , input \int_RHD_TX_Byte[9] , input \int_RHD_TX_Byte[8] , 
            output [7:0]int_FIFO_COUNT, input int_FIFO_RE);
    
    (* is_clock=1, lineinfo="@7(67[12],67[28])" *) wire pll_clk_internal;
    
    wire n5813, o_FIFO_WE, o_RHD_RX_DV, init_FIFO_State, n8524, VCC_net_2;
    
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ init_FIFO_State_c (.D(n8524), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(init_FIFO_State));
    defparam init_FIFO_State_c.REGSET = "RESET";
    defparam init_FIFO_State_c.SRMODE = "ASYNC";
    (* lut_function="(A ((C+(D))+!B)+!A !(B+(C+(D))))", lineinfo="@2(167[5],201[9])" *) LUT4 i3433_4_lut (.A(o_RHD_RX_DV), 
            .B(init_FIFO_State), .C(\w_Controller_Mode[0] ), .D(\w_Controller_Mode[1] ), 
            .Z(n5813));
    defparam i3433_4_lut.INIT = "0xaaa3";
    (* lut_function="(A+!(B+(C)))", lineinfo="@2(167[5],201[9])" *) LUT4 i7693_3_lut (.A(init_FIFO_State), 
            .B(\w_Controller_Mode[0] ), .C(\w_Controller_Mode[1] ), .Z(n8524));
    defparam i7693_3_lut.INIT = "0xabab";
    (* lineinfo="@2(126[21],126[34])" *) \SPI_Master_CS(clks_per_half_bit=32,num_of_bits_per_packet=16,cs_inactive_clks=32) SPI_Master_CS_1 (pll_clk_internal, 
            w_reset, int_RHD_TX_DV, int_RHD_TX_Ready, o_RHD_SPI_CS_n_c, 
            GND_net, VCC_net, o_RHD_RX_DV, o_RHD_SPI_Clk_c, o_RHD_SPI_MOSI_c, 
            \int_RHD_TX_Byte[15] , \int_RHD_TX_Byte[12] , \int_RHD_TX_Byte[10] , 
            \int_RHD_TX_Byte[9] , \int_RHD_TX_Byte[8] );
    (* lineinfo="@2(149[12],149[32])" *) FIFO_MEM FIFO_1 (pll_clk_internal, 
            w_reset, {int_FIFO_COUNT}, o_FIFO_WE, int_FIFO_RE, GND_net, 
            VCC_net);
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_WE (.D(n5813), 
            .SP(n3), .CK(pll_clk_internal), .SR(w_reset), .Q(o_FIFO_WE));
    defparam int_FIFO_WE.REGSET = "RESET";
    defparam int_FIFO_WE.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master_CS(clks_per_half_bit=32,num_of_bits_per_packet=16,cs_inactive_clks=32) 
//

module \SPI_Master_CS(clks_per_half_bit=32,num_of_bits_per_packet=16,cs_inactive_clks=32) (input pll_clk_internal, 
            input w_reset, input int_RHD_TX_DV, output int_RHD_TX_Ready, 
            output o_RHD_SPI_CS_n_c, input GND_net, input VCC_net, output o_RHD_RX_DV, 
            output o_RHD_SPI_Clk_c, output o_RHD_SPI_MOSI_c, input \int_RHD_TX_Byte[15] , 
            input \int_RHD_TX_Byte[12] , input \int_RHD_TX_Byte[10] , input \int_RHD_TX_Byte[9] , 
            input \int_RHD_TX_Byte[8] );
    
    (* is_clock=1, lineinfo="@7(67[12],67[28])" *) wire pll_clk_internal;
    wire [5:0]r_CS_Inactive_Count_5__N_255;
    
    wire n7003;
    (* lineinfo="@6(80[10],80[29])" *) wire [5:0]r_CS_Inactive_Count;
    wire [3:0]n1126;
    
    wire n9260, w_Master_Ready, n59, n9, n6967, n9251;
    (* lineinfo="@6(81[10],81[20])" *) wire [4:0]r_TX_Count;
    wire [4:0]n32;
    
    wire n5855, n1137, n5853, n9248, n9252, n5851, n8, n9_adj_557, 
        n33, n6946, n13056, n13064, n15739, n15787, n13160, n19908;
    wire [6:0]n42;
    
    wire n13158, n19905, n19287, n6, VCC_net_2;
    
    (* lineinfo="@6(153[7],184[16])" *) FD1P3XZ r_SM_CS_FSM_i1 (.D(n5855), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(n1126[0]));
    defparam r_SM_CS_FSM_i1.REGSET = "SET";
    defparam r_SM_CS_FSM_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B (C))+!A (D))", lineinfo="@6(82[10],82[24])" *) LUT4 i6091_4_lut (.A(n1126[1]), 
            .B(n9260), .C(w_Master_Ready), .D(n59), .Z(n9));
    defparam i6091_4_lut.INIT = "0xd580";
    (* lut_function="(!(A+!(B)))", lineinfo="@6(82[10],82[24])" *) LUT4 i1_2_lut (.A(n1126[2]), 
            .B(n9), .Z(n6967));
    defparam i1_2_lut.INIT = "0x4444";
    (* lut_function="(!((B (C)+!B !(C))+!A))" *) LUT4 i1_3_lut (.A(n9251), 
            .B(int_RHD_TX_DV), .C(r_TX_Count[0]), .Z(n32[0]));
    defparam i1_3_lut.INIT = "0x2828";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=126, LSE_RLINE=126, lineinfo="@6(146[5],185[12])" *) FD1P3XZ r_CS_n (.D(n33), 
            .SP(n6946), .CK(pll_clk_internal), .SR(w_reset), .Q(o_RHD_SPI_CS_n_c));
    defparam r_CS_n.REGSET = "SET";
    defparam r_CS_n.SRMODE = "ASYNC";
    (* lut_function="(A+(B (C (D))+!B (C)))", lineinfo="@6(82[10],82[24])" *) LUT4 i1_4_lut (.A(n1137), 
            .B(w_Master_Ready), .C(n1126[1]), .D(n9260), .Z(n5853));
    defparam i1_4_lut.INIT = "0xfaba";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i1_3_lut_adj_556 (.A(n1126[2]), 
            .B(n9248), .C(n9252), .Z(n5851));
    defparam i1_3_lut_adj_556.INIT = "0xcece";
    (* lut_function="(A+(B))" *) LUT4 i2_2_lut (.A(r_CS_Inactive_Count[5]), 
            .B(r_CS_Inactive_Count[1]), .Z(n8));
    defparam i2_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i12326_4_lut (.A(n9_adj_557), 
            .B(r_CS_Inactive_Count[2]), .C(n8), .D(r_CS_Inactive_Count[0]), 
            .Z(n9252));
    defparam i12326_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+!(B+(C))))", lineinfo="@6(207[5],207[112])" *) LUT4 int_RHD_TX_Ready_I_0_3_lut (.A(int_RHD_TX_DV), 
            .B(n1126[0]), .C(n9251), .Z(int_RHD_TX_Ready));
    defparam int_RHD_TX_Ready_I_0_3_lut.INIT = "0x5454";
    (* lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1160__i0 (.D(n32[0]), 
            .SP(n6967), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Count[0]));
    defparam r_TX_Count_1160__i0.REGSET = "RESET";
    defparam r_TX_Count_1160__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_557 (.A(n9251), 
            .B(r_TX_Count[2]), .C(n13056), .Z(n32[2]));
    defparam i1_3_lut_adj_557.INIT = "0x8282";
    (* lut_function="(A+(B))", lineinfo="@6(166[31],166[41])" *) LUT4 i9484_2_lut (.A(r_TX_Count[2]), 
            .B(n13056), .Z(n13064));
    defparam i9484_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B (C+(D))+!B !(C+(D))))" *) LUT4 i1_4_lut_adj_558 (.A(n9251), 
            .B(r_TX_Count[4]), .C(r_TX_Count[3]), .D(n13064), .Z(n32[4]));
    defparam i1_4_lut_adj_558.INIT = "0x8882";
    (* lut_function="(A (B ((D)+!C)+!B (D))+!A (D))" *) LUT4 i1_2_lut_4_lut (.A(n1126[1]), 
            .B(w_Master_Ready), .C(n9260), .D(n1126[2]), .Z(n7003));
    defparam i1_2_lut_4_lut.INIT = "0xff08";
    (* lut_function="(!(A (B+(C (D)))+!A (B+(C))))" *) LUT4 i1_4_lut_adj_559 (.A(w_Master_Ready), 
            .B(n1126[2]), .C(n1126[1]), .D(n9260), .Z(n6946));
    defparam i1_4_lut_adj_559.INIT = "0x0323";
    (* lut_function="(A+!(B+!(C)))", lineinfo="@6(153[7],184[16])" *) LUT4 i1_3_lut_adj_560 (.A(n1126[1]), 
            .B(int_RHD_TX_DV), .C(o_RHD_SPI_CS_n_c), .Z(n33));
    defparam i1_3_lut_adj_560.INIT = "0xbaba";
    (* lut_function="(A (B (C+(D))+!B !(C+(D))))" *) LUT4 i1_3_lut_4_lut (.A(n9251), 
            .B(r_TX_Count[3]), .C(r_TX_Count[2]), .D(n13056), .Z(n32[3]));
    defparam i1_3_lut_4_lut.INIT = "0x8882";
    (* lut_function="(A (B))", lineinfo="@6(155[14],155[44])" *) LUT4 i5_2_lut (.A(o_RHD_SPI_CS_n_c), 
            .B(int_RHD_TX_DV), .Z(n59));
    defparam i5_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i3_2_lut (.A(r_CS_Inactive_Count[3]), 
            .B(r_CS_Inactive_Count[4]), .Z(n9_adj_557));
    defparam i3_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))" *) LUT4 i11323_2_lut (.A(r_CS_Inactive_Count[1]), 
            .B(r_CS_Inactive_Count[2]), .Z(n15739));
    defparam i11323_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11370_4_lut (.A(n9_adj_557), 
            .B(r_CS_Inactive_Count[5]), .C(n15739), .D(r_CS_Inactive_Count[0]), 
            .Z(n15787));
    defparam i11370_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A ((D)+!B)))", lineinfo="@6(153[7],184[16])" *) LUT4 i3469_4_lut (.A(n1126[0]), 
            .B(n1126[2]), .C(n59), .D(n15787), .Z(n5855));
    defparam i3469_4_lut.INIT = "0x0ace";
    (* lineinfo="@6(177[36],177[55])" *) FA2 add_2188_6 (.A0(GND_net), .B0(r_CS_Inactive_Count[4]), 
            .C0(VCC_net), .D0(n13160), .CI0(n13160), .A1(GND_net), .B1(r_CS_Inactive_Count[5]), 
            .C1(VCC_net), .D1(n19908), .CI1(n19908), .CO0(n19908), .S0(n42[5]), 
            .S1(n42[6]));
    defparam add_2188_6.INIT0 = "0xc33c";
    defparam add_2188_6.INIT1 = "0xc33c";
    (* lineinfo="@6(177[36],177[55])" *) FA2 add_2188_4 (.A0(GND_net), .B0(r_CS_Inactive_Count[2]), 
            .C0(VCC_net), .D0(n13158), .CI0(n13158), .A1(GND_net), .B1(r_CS_Inactive_Count[3]), 
            .C1(VCC_net), .D1(n19905), .CI1(n19905), .CO0(n19905), .CO1(n13160), 
            .S0(n42[3]), .S1(n42[4]));
    defparam add_2188_4.INIT0 = "0xc33c";
    defparam add_2188_4.INIT1 = "0xc33c";
    (* lineinfo="@6(177[36],177[55])" *) FA2 add_2188_2 (.A0(GND_net), .B0(r_CS_Inactive_Count[0]), 
            .C0(n9252), .D0(VCC_net), .A1(GND_net), .B1(r_CS_Inactive_Count[1]), 
            .C1(VCC_net), .D1(n19287), .CI1(n19287), .CO0(n19287), .CO1(n13158), 
            .S0(n42[1]), .S1(n42[2]));
    defparam add_2188_2.INIT0 = "0xc33c";
    defparam add_2188_2.INIT1 = "0xc33c";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_561 (.A(r_TX_Count[4]), 
            .B(r_TX_Count[1]), .Z(n6));
    defparam i1_2_lut_adj_561.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(r_TX_Count[2]), 
            .B(r_TX_Count[0]), .C(r_TX_Count[3]), .D(n6), .Z(n9260));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))", lineinfo="@6(153[7],184[16])" *) LUT4 i7715_2_lut (.A(n42[1]), 
            .B(n1126[2]), .Z(r_CS_Inactive_Count_5__N_255[0]));
    defparam i7715_2_lut.INIT = "0x8888";
    (* lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1160__i4 (.D(n32[4]), 
            .SP(n6967), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Count[4]));
    defparam r_TX_Count_1160__i4.REGSET = "RESET";
    defparam r_TX_Count_1160__i4.SRMODE = "ASYNC";
    (* lut_function="(A (B (C)))", lineinfo="@6(153[7],184[16])" *) LUT4 i499_2_lut_3_lut (.A(o_RHD_SPI_CS_n_c), 
            .B(int_RHD_TX_DV), .C(n1126[0]), .Z(n1137));
    defparam i499_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B))", lineinfo="@6(153[7],184[16])" *) LUT4 i7948_2_lut (.A(n42[2]), 
            .B(n1126[2]), .Z(r_CS_Inactive_Count_5__N_255[1]));
    defparam i7948_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(153[7],184[16])" *) LUT4 i7947_2_lut (.A(n42[3]), 
            .B(n1126[2]), .Z(r_CS_Inactive_Count_5__N_255[2]));
    defparam i7947_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(153[7],184[16])" *) LUT4 i7946_2_lut (.A(n42[4]), 
            .B(n1126[2]), .Z(r_CS_Inactive_Count_5__N_255[3]));
    defparam i7946_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(153[7],184[16])" *) LUT4 i7945_2_lut (.A(n42[5]), 
            .B(n1126[2]), .Z(r_CS_Inactive_Count_5__N_255[4]));
    defparam i7945_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))", lineinfo="@6(153[7],184[16])" *) LUT4 i7944_2_lut (.A(n42[6]), 
            .B(n1126[2]), .Z(r_CS_Inactive_Count_5__N_255[5]));
    defparam i7944_2_lut.INIT = "0xbbbb";
    (* lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1160__i3 (.D(n32[3]), 
            .SP(n6967), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Count[3]));
    defparam r_TX_Count_1160__i3.REGSET = "RESET";
    defparam r_TX_Count_1160__i3.SRMODE = "ASYNC";
    (* lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1160__i2 (.D(n32[2]), 
            .SP(n6967), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Count[2]));
    defparam r_TX_Count_1160__i2.REGSET = "RESET";
    defparam r_TX_Count_1160__i2.SRMODE = "ASYNC";
    (* lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1160__i1 (.D(n32[1]), 
            .SP(n6967), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Count[1]));
    defparam r_TX_Count_1160__i1.REGSET = "RESET";
    defparam r_TX_Count_1160__i1.SRMODE = "ASYNC";
    (* lineinfo="@6(153[7],184[16])" *) FD1P3XZ r_SM_CS_FSM_i3 (.D(n5851), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(n1126[2]));
    defparam r_SM_CS_FSM_i3.REGSET = "RESET";
    defparam r_SM_CS_FSM_i3.SRMODE = "ASYNC";
    (* lut_function="((B+(C))+!A)", lineinfo="@6(166[31],166[41])" *) LUT4 i9476_2_lut_3_lut (.A(int_RHD_TX_DV), 
            .B(r_TX_Count[0]), .C(r_TX_Count[1]), .Z(n13056));
    defparam i9476_2_lut_3_lut.INIT = "0xfdfd";
    (* lut_function="(A (B (C (D))+!B !(C+!(D)))+!A (C (D)))", lineinfo="@6(166[31],166[41])" *) LUT4 i1_3_lut_4_lut_adj_562 (.A(int_RHD_TX_DV), 
            .B(r_TX_Count[0]), .C(r_TX_Count[1]), .D(n9251), .Z(n32[1]));
    defparam i1_3_lut_4_lut_adj_562.INIT = "0xd200";
    (* lineinfo="@6(153[7],184[16])" *) FD1P3XZ r_SM_CS_FSM_i2 (.D(n5853), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(n1126[1]));
    defparam r_SM_CS_FSM_i2.REGSET = "RESET";
    defparam r_SM_CS_FSM_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=126, LSE_RLINE=126, lineinfo="@6(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i5 (.D(r_CS_Inactive_Count_5__N_255[5]), 
            .SP(n7003), .CK(pll_clk_internal), .SR(w_reset), .Q(r_CS_Inactive_Count[5]));
    defparam r_CS_Inactive_Count_i5.REGSET = "SET";
    defparam r_CS_Inactive_Count_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=126, LSE_RLINE=126, lineinfo="@6(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i4 (.D(r_CS_Inactive_Count_5__N_255[4]), 
            .SP(n7003), .CK(pll_clk_internal), .SR(w_reset), .Q(r_CS_Inactive_Count[4]));
    defparam r_CS_Inactive_Count_i4.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=126, LSE_RLINE=126, lineinfo="@6(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i3 (.D(r_CS_Inactive_Count_5__N_255[3]), 
            .SP(n7003), .CK(pll_clk_internal), .SR(w_reset), .Q(r_CS_Inactive_Count[3]));
    defparam r_CS_Inactive_Count_i3.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=126, LSE_RLINE=126, lineinfo="@6(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i2 (.D(r_CS_Inactive_Count_5__N_255[2]), 
            .SP(n7003), .CK(pll_clk_internal), .SR(w_reset), .Q(r_CS_Inactive_Count[2]));
    defparam r_CS_Inactive_Count_i2.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=126, LSE_RLINE=126, lineinfo="@6(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i1 (.D(r_CS_Inactive_Count_5__N_255[1]), 
            .SP(n7003), .CK(pll_clk_internal), .SR(w_reset), .Q(r_CS_Inactive_Count[1]));
    defparam r_CS_Inactive_Count_i1.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i1.SRMODE = "ASYNC";
    (* lineinfo="@6(119[18],119[40])" *) \SPI_Master(clks_per_half_bit=32) SPI_Master_1 (int_RHD_TX_DV, 
            pll_clk_internal, w_reset, o_RHD_RX_DV, w_Master_Ready, 
            VCC_net, o_RHD_SPI_Clk_c, o_RHD_SPI_MOSI_c, GND_net, n1126[1], 
            n9260, n9251, n9248, \int_RHD_TX_Byte[15] , \int_RHD_TX_Byte[12] , 
            \int_RHD_TX_Byte[10] , \int_RHD_TX_Byte[9] , \int_RHD_TX_Byte[8] );
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=126, LSE_RLINE=126, lineinfo="@6(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i0 (.D(r_CS_Inactive_Count_5__N_255[0]), 
            .SP(n7003), .CK(pll_clk_internal), .SR(w_reset), .Q(r_CS_Inactive_Count[0]));
    defparam r_CS_Inactive_Count_i0.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master(clks_per_half_bit=32) 
//

module \SPI_Master(clks_per_half_bit=32) (input int_RHD_TX_DV, input pll_clk_internal, 
            input w_reset, output o_RHD_RX_DV, output w_Master_Ready, 
            input VCC_net, output o_RHD_SPI_Clk_c, output o_RHD_SPI_MOSI_c, 
            input GND_net, input n1129, input n9260, output n9251, output n9248, 
            input \int_RHD_TX_Byte[15] , input \int_RHD_TX_Byte[12] , input \int_RHD_TX_Byte[10] , 
            input \int_RHD_TX_Byte[9] , input \int_RHD_TX_Byte[8] );
    
    (* is_clock=1, lineinfo="@7(67[12],67[28])" *) wire pll_clk_internal;
    
    wire n11362, n3, n8522;
    wire [5:0]n37;
    
    wire n8521, n7597, n5866, r_SPI_Clk, n11344, r_Leading_Edge, 
        r_Trailing_Edge, n10966;
    (* lineinfo="@5(51[10],51[24])" *) wire [4:0]r_RX_Bit_Count;
    
    wire n4, n10, o_RHD_RX_DV_N_529, n191, n6939, r_TX_DV;
    wire [5:0]r_SPI_Clk_Edges_5__N_355;
    wire [3:0]r_TX_Bit_Count_3__N_372;
    (* lineinfo="@5(52[10],52[24])" *) wire [3:0]r_TX_Bit_Count;
    (* lineinfo="@5(43[10],43[25])" *) wire [5:0]r_SPI_Clk_Count;
    
    wire n18562, n6054, n6050, n6063, n6, n6057;
    (* lineinfo="@5(49[10],49[19])" *) wire [15:0]r_TX_Byte;
    
    wire n8, n10_adj_553, n6_adj_554, n16463, n6971, n13176, n19683;
    wire [5:0]r_SPI_Clk_Count_5__N_349;
    
    wire n13174, n19680;
    (* lineinfo="@5(45[10],45[25])" *) wire [5:0]r_SPI_Clk_Edges;
    
    wire n10_adj_555, n13172, n19677, n19485, n6_adj_556, n6059, 
        n6061, n6981, n8499, r_Trailing_Edge_N_545, n5839, n8515, 
        n8517, n8519, n19488, n13091, n13095, n19707, n13093, 
        n19557, n19491, VCC_net_2;
    
    (* lut_function="(A (B+(C))+!A (B))" *) LUT4 i1_3_lut (.A(n11362), .B(int_RHD_TX_DV), 
            .C(n3), .Z(n8522));
    defparam i1_3_lut.INIT = "0xecec";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i7938_2_lut (.A(n37[1]), 
            .B(int_RHD_TX_DV), .Z(n8521));
    defparam i7938_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(184[5],188[12])" *) FD1P3XZ o_SPI_Clk (.D(r_SPI_Clk), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(w_reset), .Q(o_RHD_SPI_Clk_c));
    defparam o_SPI_Clk.REGSET = "RESET";
    defparam o_SPI_Clk.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))" *) LUT4 i12297_2_lut (.A(n3), .B(int_RHD_TX_DV), 
            .Z(n11344));
    defparam i12297_2_lut.INIT = "0x1111";
    (* lut_function="(A+(B))" *) LUT4 i7701_2_lut (.A(r_Leading_Edge), .B(r_Trailing_Edge), 
            .Z(n10966));
    defparam i7701_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))" *) LUT4 i1443_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[0]), .Z(n4));
    defparam i1443_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+((D)+!C)))", lineinfo="@5(159[5],175[12])" *) LUT4 i4_4_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n10966), .D(r_RX_Bit_Count[2]), 
            .Z(n10));
    defparam i4_4_lut.INIT = "0xffef";
    (* lut_function="(!(A (B)+!A (B+(C+(D)))))", lineinfo="@5(153[3],176[10])" *) LUT4 i7716_4_lut (.A(o_RHD_RX_DV), 
            .B(w_Master_Ready), .C(n4), .D(n10), .Z(o_RHD_RX_DV_N_529));
    defparam i7716_4_lut.INIT = "0x2223";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ o_SPI_MOSI (.D(n191), 
            .SP(n6939), .CK(pll_clk_internal), .SR(w_reset), .Q(o_RHD_SPI_MOSI_c));
    defparam o_SPI_MOSI.REGSET = "RESET";
    defparam o_SPI_MOSI.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_DV_c (.D(int_RHD_TX_DV), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_DV));
    defparam r_TX_DV_c.REGSET = "RESET";
    defparam r_TX_DV_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i0 (.D(r_TX_Bit_Count_3__N_372[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Bit_Count[0]));
    defparam r_TX_Bit_Count_i0.REGSET = "SET";
    defparam r_TX_Bit_Count_i0.SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@5(84[7],105[14])" *) LUT4 i7939_2_lut (.A(n37[5]), 
            .B(int_RHD_TX_DV), .Z(r_SPI_Clk_Edges_5__N_355[5]));
    defparam i7939_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_Leading_Edge_c (.D(n18562), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(r_Leading_Edge));
    defparam r_Leading_Edge_c.REGSET = "RESET";
    defparam r_Leading_Edge_c.SRMODE = "ASYNC";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i3_4_lut (.A(n11362), .B(int_RHD_TX_DV), 
            .C(n3), .D(r_SPI_Clk_Count[5]), .Z(n18562));
    defparam i3_4_lut.INIT = "0x0020";
    (* lut_function="(A+(B))", lineinfo="@5(144[37],144[73])" *) LUT4 i3668_2_lut (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Bit_Count[1]), .Z(n6054));
    defparam i3668_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@5(135[7],145[14])" *) LUT4 i3664_2_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .Z(n6050));
    defparam i3664_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i7737_4_lut (.A(r_TX_Bit_Count[3]), 
            .B(n6050), .C(r_TX_Bit_Count[2]), .D(n6054), .Z(r_TX_Bit_Count_3__N_372[3]));
    defparam i7737_4_lut.INIT = "0xeeed";
    (* lut_function="(A (B+(C))+!A (B+!(C)))", lineinfo="@5(153[3],176[10])" *) LUT4 i7757_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[0]), .Z(n6063));
    defparam i7757_3_lut.INIT = "0xeded";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i7751_4_lut (.A(r_RX_Bit_Count[4]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[3]), .D(n6), .Z(n6057));
    defparam i7751_4_lut.INIT = "0xeeed";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_Trailing_Edge_c (.D(r_Trailing_Edge_N_545), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(r_Trailing_Edge));
    defparam r_Trailing_Edge_c.REGSET = "RESET";
    defparam r_Trailing_Edge_c.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C+!(D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i7728_4_lut (.A(r_TX_Bit_Count[0]), 
            .B(w_Master_Ready), .C(r_TX_DV), .D(r_Trailing_Edge), .Z(r_TX_Bit_Count_3__N_372[0]));
    defparam i7728_4_lut.INIT = "0xcdce";
    (* lut_function="(!(A (B)+!A (B+!(C))))" *) LUT4 i1_3_lut_adj_550 (.A(r_Trailing_Edge), 
            .B(w_Master_Ready), .C(r_TX_DV), .Z(n6939));
    defparam i1_3_lut_adj_550.INIT = "0x3232";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i8_3_lut (.A(r_TX_Byte[8]), 
            .B(r_TX_Byte[9]), .C(r_TX_Bit_Count[0]), .Z(n8));
    defparam Mux_50_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i10_3_lut (.A(n8), 
            .B(r_TX_Byte[10]), .C(r_TX_Bit_Count[1]), .Z(n10_adj_553));
    defparam Mux_50_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B (C (D))))" *) LUT4 i1_4_lut (.A(r_TX_Bit_Count[3]), 
            .B(r_TX_Bit_Count[1]), .C(r_TX_Bit_Count[2]), .D(r_TX_Bit_Count[0]), 
            .Z(n6_adj_554));
    defparam i1_4_lut.INIT = "0xa880";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i11857_4_lut (.A(n10_adj_553), 
            .B(r_TX_Bit_Count[3]), .C(r_TX_Byte[12]), .D(r_TX_Bit_Count[2]), 
            .Z(n16463));
    defparam i11857_4_lut.INIT = "0xc088";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i56_4_lut (.A(n16463), 
            .B(r_TX_Byte[15]), .C(r_TX_DV), .D(n6_adj_554), .Z(n191));
    defparam i56_4_lut.INIT = "0xccca";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut (.A(r_Leading_Edge), 
            .B(r_Trailing_Edge), .C(w_Master_Ready), .Z(n6971));
    defparam i1_2_lut_3_lut.INIT = "0xfefe";
    (* lineinfo="@5(98[30],98[45])" *) FA2 r_SPI_Clk_Count_1162_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(r_SPI_Clk_Count[5]), .D0(n13176), .CI0(n13176), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n19683), .CI1(n19683), 
            .CO0(n19683), .S0(r_SPI_Clk_Count_5__N_349[5]));
    defparam r_SPI_Clk_Count_1162_add_4_7.INIT0 = "0xc33c";
    defparam r_SPI_Clk_Count_1162_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@5(98[30],98[45])" *) FA2 r_SPI_Clk_Count_1162_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(r_SPI_Clk_Count[3]), .D0(n13174), .CI0(n13174), 
            .A1(GND_net), .B1(GND_net), .C1(r_SPI_Clk_Count[4]), .D1(n19680), 
            .CI1(n19680), .CO0(n19680), .CO1(n13176), .S0(r_SPI_Clk_Count_5__N_349[3]), 
            .S1(r_SPI_Clk_Count_5__N_349[4]));
    defparam r_SPI_Clk_Count_1162_add_4_5.INIT0 = "0xc33c";
    defparam r_SPI_Clk_Count_1162_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut_adj_551 (.A(r_SPI_Clk_Edges[2]), 
            .B(r_SPI_Clk_Edges[5]), .C(r_SPI_Clk_Edges[0]), .D(r_SPI_Clk_Edges[1]), 
            .Z(n10_adj_555));
    defparam i4_4_lut_adj_551.INIT = "0xfffe";
    (* lineinfo="@5(98[30],98[45])" *) FA2 r_SPI_Clk_Count_1162_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(r_SPI_Clk_Count[1]), .D0(n13172), .CI0(n13172), 
            .A1(GND_net), .B1(GND_net), .C1(r_SPI_Clk_Count[2]), .D1(n19677), 
            .CI1(n19677), .CO0(n19677), .CO1(n13174), .S0(r_SPI_Clk_Count_5__N_349[1]), 
            .S1(r_SPI_Clk_Count_5__N_349[2]));
    defparam r_SPI_Clk_Count_1162_add_4_3.INIT0 = "0xc33c";
    defparam r_SPI_Clk_Count_1162_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C)))" *) LUT4 i5_3_lut (.A(r_SPI_Clk_Edges[3]), 
            .B(n10_adj_555), .C(r_SPI_Clk_Edges[4]), .Z(n3));
    defparam i5_3_lut.INIT = "0xfefe";
    (* lineinfo="@5(98[30],98[45])" *) FA2 r_SPI_Clk_Count_1162_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n5866), .C1(r_SPI_Clk_Count[0]), 
            .D1(n19485), .CI1(n19485), .CO0(n19485), .CO1(n13172), .S1(r_SPI_Clk_Count_5__N_349[0]));
    defparam r_SPI_Clk_Count_1162_add_4_1.INIT0 = "0xc33c";
    defparam r_SPI_Clk_Count_1162_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(r_SPI_Clk_Count[4]), .B(r_SPI_Clk_Count[2]), 
            .Z(n6_adj_556));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i4_4_lut_adj_552 (.A(r_SPI_Clk_Count[3]), 
            .B(r_SPI_Clk_Count[1]), .C(r_SPI_Clk_Count[0]), .D(n6_adj_556), 
            .Z(n11362));
    defparam i4_4_lut_adj_552.INIT = "0x8000";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i3480_2_lut (.A(n3), 
            .B(int_RHD_TX_DV), .Z(n5866));
    defparam i3480_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@5(90[9],102[16])" *) LUT4 i19_3_lut (.A(n11362), 
            .B(r_SPI_Clk), .Z(n7597));
    defparam i19_3_lut.INIT = "0x6666";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1451_2_lut_3_lut (.A(r_RX_Bit_Count[2]), 
            .B(r_RX_Bit_Count[1]), .C(r_RX_Bit_Count[0]), .Z(n6));
    defparam i1451_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i7755_3_lut_4_lut (.A(r_RX_Bit_Count[3]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[2]), .D(n4), .Z(n6059));
    defparam i7755_3_lut_4_lut.INIT = "0xeeed";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i7756_3_lut_4_lut (.A(r_RX_Bit_Count[2]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[1]), .D(r_RX_Bit_Count[0]), 
            .Z(n6061));
    defparam i7756_3_lut_4_lut.INIT = "0xeeed";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_553 (.A(r_Trailing_Edge), 
            .B(r_TX_DV), .C(w_Master_Ready), .Z(n6981));
    defparam i1_2_lut_3_lut_adj_553.INIT = "0xfefe";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C+!(D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i7744_3_lut_4_lut (.A(r_TX_Bit_Count[2]), 
            .B(r_TX_DV), .C(w_Master_Ready), .D(n6054), .Z(r_TX_Bit_Count_3__N_372[2]));
    defparam i7744_3_lut_4_lut.INIT = "0xfefd";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i7725_2_lut (.A(n37[0]), 
            .B(int_RHD_TX_DV), .Z(n8499));
    defparam i7725_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_DV (.D(o_RHD_RX_DV_N_529), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(o_RHD_RX_DV));
    defparam o_RX_DV.REGSET = "RESET";
    defparam o_RX_DV.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ o_TX_Ready (.D(n11344), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(w_Master_Ready));
    defparam o_TX_Ready.REGSET = "RESET";
    defparam o_TX_Ready.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i0 (.D(n5839), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(r_RX_Bit_Count[0]));
    defparam r_RX_Bit_Count_i0_i0.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i0.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1162__i0 (.D(r_SPI_Clk_Count_5__N_349[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Count[0]));
    defparam r_SPI_Clk_Count_1162__i0.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1162__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i1 (.D(n8521), 
            .SP(n8522), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Edges[1]));
    defparam r_SPI_Clk_Edges_i1.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i2 (.D(n8519), 
            .SP(n8522), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Edges[2]));
    defparam r_SPI_Clk_Edges_i2.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i2.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i7935_2_lut (.A(n37[4]), 
            .B(int_RHD_TX_DV), .Z(n8515));
    defparam i7935_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i7936_2_lut (.A(n37[3]), 
            .B(int_RHD_TX_DV), .Z(n8517));
    defparam i7936_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i3 (.D(n8517), 
            .SP(n8522), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Edges[3]));
    defparam r_SPI_Clk_Edges_i3.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i3.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i7937_2_lut (.A(n37[2]), 
            .B(int_RHD_TX_DV), .Z(n8519));
    defparam i7937_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C+!(D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i7745_3_lut_4_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_DV), .C(w_Master_Ready), .D(r_TX_Bit_Count[0]), .Z(r_TX_Bit_Count_3__N_372[1]));
    defparam i7745_3_lut_4_lut.INIT = "0xfefd";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i4 (.D(n8515), 
            .SP(n8522), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Edges[4]));
    defparam r_SPI_Clk_Edges_i4.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i0 (.D(n8499), 
            .SP(n8522), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Edges[0]));
    defparam r_SPI_Clk_Edges_i0.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i0.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1162__i5 (.D(r_SPI_Clk_Count_5__N_349[5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Count[5]));
    defparam r_SPI_Clk_Count_1162__i5.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1162__i5.SRMODE = "ASYNC";
    (* lut_function="(A (B (C)))", lineinfo="@5(71[5],106[12])" *) LUT4 i1_2_lut_3_lut_adj_554 (.A(n1129), 
            .B(w_Master_Ready), .C(n9260), .Z(n9251));
    defparam i1_2_lut_3_lut_adj_554.INIT = "0x8080";
    (* lut_function="(!(((C)+!B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i1_2_lut_3_lut_adj_555 (.A(n1129), 
            .B(w_Master_Ready), .C(n9260), .Z(n9248));
    defparam i1_2_lut_3_lut_adj_555.INIT = "0x0808";
    (* lut_function="(!(((C+!(D))+!B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i7788_3_lut_4_lut (.A(n11362), 
            .B(n3), .C(int_RHD_TX_DV), .D(r_SPI_Clk_Count[5]), .Z(r_Trailing_Edge_N_545));
    defparam i7788_3_lut_4_lut.INIT = "0x0800";
    (* lut_function="(A (B+!(C+(D)))+!A (B+(C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i7808_3_lut_4_lut (.A(r_RX_Bit_Count[0]), 
            .B(w_Master_Ready), .C(r_Leading_Edge), .D(r_Trailing_Edge), 
            .Z(n5839));
    defparam i7808_3_lut_4_lut.INIT = "0xddde";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_131_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(r_SPI_Clk_Edges[0]), 
            .C1(VCC_net), .D1(n19488), .CI1(n19488), .CO0(n19488), .CO1(n13091), 
            .S1(n37[0]));
    defparam sub_131_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_1.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1162__i4 (.D(r_SPI_Clk_Count_5__N_349[4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Count[4]));
    defparam r_SPI_Clk_Count_1162__i4.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1162__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1162__i3 (.D(r_SPI_Clk_Count_5__N_349[3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Count[3]));
    defparam r_SPI_Clk_Count_1162__i3.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1162__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1162__i2 (.D(r_SPI_Clk_Count_5__N_349[2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Count[2]));
    defparam r_SPI_Clk_Count_1162__i2.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1162__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1162__i1 (.D(r_SPI_Clk_Count_5__N_349[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Count[1]));
    defparam r_SPI_Clk_Count_1162__i1.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1162__i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i4 (.D(n6057), 
            .SP(n6971), .CK(pll_clk_internal), .SR(w_reset), .Q(r_RX_Bit_Count[4]));
    defparam r_RX_Bit_Count_i0_i4.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i3 (.D(n6059), 
            .SP(n6971), .CK(pll_clk_internal), .SR(w_reset), .Q(r_RX_Bit_Count[3]));
    defparam r_RX_Bit_Count_i0_i3.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i2 (.D(n6061), 
            .SP(n6971), .CK(pll_clk_internal), .SR(w_reset), .Q(r_RX_Bit_Count[2]));
    defparam r_RX_Bit_Count_i0_i2.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i1 (.D(n6063), 
            .SP(n6971), .CK(pll_clk_internal), .SR(w_reset), .Q(r_RX_Bit_Count[1]));
    defparam r_RX_Bit_Count_i0_i1.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i6 (.D(\int_RHD_TX_Byte[15] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Byte[15]));
    defparam r_TX_Byte__i6.REGSET = "RESET";
    defparam r_TX_Byte__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i5 (.D(\int_RHD_TX_Byte[12] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Byte[12]));
    defparam r_TX_Byte__i5.REGSET = "RESET";
    defparam r_TX_Byte__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i4 (.D(\int_RHD_TX_Byte[10] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Byte[10]));
    defparam r_TX_Byte__i4.REGSET = "RESET";
    defparam r_TX_Byte__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i3 (.D(\int_RHD_TX_Byte[9] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Byte[9]));
    defparam r_TX_Byte__i3.REGSET = "RESET";
    defparam r_TX_Byte__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i2 (.D(\int_RHD_TX_Byte[8] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Byte[8]));
    defparam r_TX_Byte__i2.REGSET = "RESET";
    defparam r_TX_Byte__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i3 (.D(r_TX_Bit_Count_3__N_372[3]), 
            .SP(n6981), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Bit_Count[3]));
    defparam r_TX_Bit_Count_i3.REGSET = "SET";
    defparam r_TX_Bit_Count_i3.SRMODE = "ASYNC";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_131_add_2_add_5_7 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[5]), .C0(VCC_net), .D0(n13095), .CI0(n13095), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n19707), .CI1(n19707), 
            .CO0(n19707), .S0(n37[5]));
    defparam sub_131_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_131_add_2_add_5_5 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[3]), .C0(VCC_net), .D0(n13093), .CI0(n13093), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[4]), .C1(VCC_net), .D1(n19557), 
            .CI1(n19557), .CO0(n19557), .CO1(n13095), .S0(n37[3]), .S1(n37[4]));
    defparam sub_131_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_5.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i2 (.D(r_TX_Bit_Count_3__N_372[2]), 
            .SP(n6981), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Bit_Count[2]));
    defparam r_TX_Bit_Count_i2.REGSET = "SET";
    defparam r_TX_Bit_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i1 (.D(r_TX_Bit_Count_3__N_372[1]), 
            .SP(n6981), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Bit_Count[1]));
    defparam r_TX_Bit_Count_i1.REGSET = "SET";
    defparam r_TX_Bit_Count_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i5 (.D(r_SPI_Clk_Edges_5__N_355[5]), 
            .SP(n8522), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Edges[5]));
    defparam r_SPI_Clk_Edges_i5.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i5.SRMODE = "ASYNC";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_131_add_2_add_5_3 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[1]), .C0(VCC_net), .D0(n13091), .CI0(n13091), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[2]), .C1(VCC_net), .D1(n19491), 
            .CI1(n19491), .CO0(n19491), .CO1(n13093), .S0(n37[1]), .S1(n37[2]));
    defparam sub_131_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_3.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_c (.D(n7597), 
            .SP(n5866), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk));
    defparam r_SPI_Clk_c.REGSET = "RESET";
    defparam r_SPI_Clk_c.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module FIFO_MEM
//

module FIFO_MEM (input pll_clk_internal, input w_reset, output [7:0]int_FIFO_COUNT, 
            input o_FIFO_WE, input int_FIFO_RE, input GND_net, input VCC_net);
    
    (* is_clock=1, lineinfo="@7(67[12],67[28])" *) wire pll_clk_internal;
    
    (* lineinfo="@0(50[41],64[45])" *) \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") lscc_fifo_inst (pll_clk_internal, 
            w_reset, {int_FIFO_COUNT}, o_FIFO_WE, int_FIFO_RE, GND_net, 
            VCC_net);
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input pll_clk_internal, 
            input w_reset, output [7:0]int_FIFO_COUNT, input o_FIFO_WE, 
            input int_FIFO_RE, input GND_net, input VCC_net);
    
    (* is_clock=1, lineinfo="@7(67[12],67[28])" *) wire pll_clk_internal;
    
    (* lineinfo="@0(181[60],204[41])" *) \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") fifo0 (pll_clk_internal, 
            w_reset, {int_FIFO_COUNT}, o_FIFO_WE, int_FIFO_RE, GND_net, 
            VCC_net);
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input pll_clk_internal, 
            input w_reset, output [7:0]int_FIFO_COUNT, input o_FIFO_WE, 
            input int_FIFO_RE, input GND_net, input VCC_net);
    
    (* is_clock=1, lineinfo="@7(67[12],67[28])" *) wire pll_clk_internal;
    
    (* lineinfo="@0(332[38],346[49])" *) \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") \_FABRIC.u_fifo  (pll_clk_internal, 
            w_reset, {int_FIFO_COUNT}, o_FIFO_WE, int_FIFO_RE, GND_net, 
            VCC_net);
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input pll_clk_internal, 
            input w_reset, output [7:0]int_FIFO_COUNT, input o_FIFO_WE, 
            input int_FIFO_RE, input GND_net, input VCC_net);
    
    (* is_clock=1, lineinfo="@7(67[12],67[28])" *) wire pll_clk_internal;
    (* lineinfo="@0(2785[56],2785[70])" *) wire [7:0]\MISC.rd_flag_addr_r ;
    (* lineinfo="@0(2786[56],2786[73])" *) wire [7:0]\MISC.rd_flag_addr_p1_r ;
    
    wire n1758, n5497;
    (* lineinfo="@0(2783[56],2783[70])" *) wire [7:0]\MISC.wr_flag_addr_r ;
    (* lineinfo="@0(2784[56],2784[73])" *) wire [7:0]\MISC.wr_flag_addr_p1_r ;
    
    wire n6034;
    wire [7:0]\MISC.diff_w_7__N_392 ;
    
    wire n5483, n5493, n5495, n5489, n5491, n5485, n5487;
    (* lineinfo="@0(2640[48],2640[60])" *) wire [7:0]wr_addr_p1_r;
    
    wire wr_addr_nxt_w_0__N_383;
    (* lineinfo="@0(2639[48],2639[57])" *) wire [7:0]wr_addr_r;
    
    wire full_nxt_w, full_r, empty_nxt_w, empty_r;
    (* lineinfo="@0(2653[28],2653[44])" *) wire [7:0]wr_addr_nxt_p1_w;
    (* lineinfo="@0(2652[28],2652[41])" *) wire [7:0]wr_addr_nxt_w;
    (* lineinfo="@0(2642[54],2642[66])" *) wire [6:0]wr_cmpaddr_r;
    (* lineinfo="@0(2641[48],2641[63])" *) wire [7:0]wr_addr_p1cmp_r;
    (* lineinfo="@0(2644[54],2644[69])" *) wire [6:0]wr_cmpaddr_p1_r;
    (* lineinfo="@0(2646[48],2646[60])" *) wire [7:0]rd_addr_p1_r;
    
    wire rd_addr_nxt_w_0__N_391;
    (* lineinfo="@0(2645[48],2645[57])" *) wire [7:0]rd_addr_r;
    (* lineinfo="@0(2656[28],2656[44])" *) wire [7:0]rd_addr_nxt_p1_w;
    (* lineinfo="@0(2647[48],2647[63])" *) wire [7:0]rd_addr_p1cmp_r;
    (* lineinfo="@0(2655[28],2655[41])" *) wire [7:0]rd_addr_nxt_w;
    (* lineinfo="@0(2648[54],2648[66])" *) wire [6:0]rd_cmpaddr_r;
    
    wire \MISC.full_flag_r , \MISC.empty_flag_r ;
    (* lineinfo="@0(2792[36],2792[42])" *) wire [7:0]\MISC.diff_w ;
    
    wire n15757, n15749, n15751, n15781, n15777, n14569, n14561, 
        n5, n10, n8, n12, n15741, n15765, n12_adj_552, n15773, 
        n15, n14565, n13168, n19692, n13166, n19689, n13164, n19686, 
        n19482, n13155, n19704, n13153, n19701, n13151, n19698, 
        n13149, n19695, n19332, n13146, n19329, n13144, n19326, 
        n13142, n19323, n13140, n19320, n19317, VCC_net_2;
    
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_1147_i2_3_lut (.A(\MISC.rd_flag_addr_r [1]), 
            .B(\MISC.rd_flag_addr_p1_r [1]), .C(n1758), .Z(n5497));
    defparam mux_1147_i2_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3661_3_lut (.A(\MISC.wr_flag_addr_r [1]), 
            .B(\MISC.wr_flag_addr_p1_r [1]), .C(n6034), .Z(\MISC.diff_w_7__N_392 [1]));
    defparam i3661_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_1147_i1_3_lut (.A(\MISC.rd_flag_addr_r [0]), 
            .B(\MISC.rd_flag_addr_p1_r [0]), .C(n1758), .Z(n5483));
    defparam mux_1147_i1_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3500_3_lut (.A(\MISC.wr_flag_addr_r [0]), 
            .B(\MISC.wr_flag_addr_p1_r [0]), .C(n6034), .Z(\MISC.diff_w_7__N_392 [0]));
    defparam i3500_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_1147_i4_3_lut (.A(\MISC.rd_flag_addr_r [3]), 
            .B(\MISC.rd_flag_addr_p1_r [3]), .C(n1758), .Z(n5493));
    defparam mux_1147_i4_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3657_3_lut (.A(\MISC.wr_flag_addr_r [3]), 
            .B(\MISC.wr_flag_addr_p1_r [3]), .C(n6034), .Z(\MISC.diff_w_7__N_392 [3]));
    defparam i3657_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_1147_i3_3_lut (.A(\MISC.rd_flag_addr_r [2]), 
            .B(\MISC.rd_flag_addr_p1_r [2]), .C(n1758), .Z(n5495));
    defparam mux_1147_i3_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3659_3_lut (.A(\MISC.wr_flag_addr_r [2]), 
            .B(\MISC.wr_flag_addr_p1_r [2]), .C(n6034), .Z(\MISC.diff_w_7__N_392 [2]));
    defparam i3659_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_1147_i6_3_lut (.A(\MISC.rd_flag_addr_r [5]), 
            .B(\MISC.rd_flag_addr_p1_r [5]), .C(n1758), .Z(n5489));
    defparam mux_1147_i6_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3653_3_lut (.A(\MISC.wr_flag_addr_r [5]), 
            .B(\MISC.wr_flag_addr_p1_r [5]), .C(n6034), .Z(\MISC.diff_w_7__N_392 [5]));
    defparam i3653_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_1147_i5_3_lut (.A(\MISC.rd_flag_addr_r [4]), 
            .B(\MISC.rd_flag_addr_p1_r [4]), .C(n1758), .Z(n5491));
    defparam mux_1147_i5_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3655_3_lut (.A(\MISC.wr_flag_addr_r [4]), 
            .B(\MISC.wr_flag_addr_p1_r [4]), .C(n6034), .Z(\MISC.diff_w_7__N_392 [4]));
    defparam i3655_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_1147_i8_3_lut (.A(\MISC.rd_flag_addr_r [7]), 
            .B(\MISC.rd_flag_addr_p1_r [7]), .C(n1758), .Z(n5485));
    defparam mux_1147_i8_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3649_3_lut (.A(\MISC.wr_flag_addr_r [7]), 
            .B(\MISC.wr_flag_addr_p1_r [7]), .C(n6034), .Z(\MISC.diff_w_7__N_392 [7]));
    defparam i3649_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_1147_i7_3_lut (.A(\MISC.rd_flag_addr_r [6]), 
            .B(\MISC.rd_flag_addr_p1_r [6]), .C(n1758), .Z(n5487));
    defparam mux_1147_i7_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3651_3_lut (.A(\MISC.wr_flag_addr_r [6]), 
            .B(\MISC.wr_flag_addr_p1_r [6]), .C(n6034), .Z(\MISC.diff_w_7__N_392 [6]));
    defparam i3651_3_lut.INIT = "0xcaca";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ full_r_c (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(full_r));
    defparam full_r_c.REGSET = "RESET";
    defparam full_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ empty_r_c (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(empty_r));
    defparam empty_r_c.REGSET = "SET";
    defparam empty_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i0 (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(wr_addr_p1_r[0]));
    defparam wr_addr_p1_r_i0.REGSET = "SET";
    defparam wr_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i0 (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(wr_cmpaddr_r[0]));
    defparam wr_cmpaddr_r_i0.REGSET = "RESET";
    defparam wr_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1cmp_r_i1 (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(wr_addr_p1cmp_r[7]));
    defparam wr_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam wr_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i0 (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(wr_cmpaddr_p1_r[0]));
    defparam wr_cmpaddr_p1_r_i0.REGSET = "SET";
    defparam wr_cmpaddr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i0 (.D(rd_addr_p1_r[0]), 
            .SP(rd_addr_nxt_w_0__N_391), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(rd_addr_r[0]));
    defparam rd_addr_r_i0.REGSET = "RESET";
    defparam rd_addr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i0 (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(rd_addr_p1_r[0]));
    defparam rd_addr_p1_r_i0.REGSET = "SET";
    defparam rd_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i0 (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(rd_addr_p1cmp_r[0]));
    defparam rd_addr_p1cmp_r_i0.REGSET = "SET";
    defparam rd_addr_p1cmp_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i0 (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(rd_cmpaddr_r[0]));
    defparam rd_cmpaddr_r_i0.REGSET = "RESET";
    defparam rd_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i0  (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.wr_flag_addr_r [0]));
    defparam \MISC.wr_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i0  (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.wr_flag_addr_p1_r [0]));
    defparam \MISC.wr_flag_addr_p1_r_i0 .REGSET = "SET";
    defparam \MISC.wr_flag_addr_p1_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i0  (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.rd_flag_addr_r [0]));
    defparam \MISC.rd_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i0  (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.rd_flag_addr_p1_r [0]));
    defparam \MISC.rd_flag_addr_p1_r_i0 .REGSET = "SET";
    defparam \MISC.rd_flag_addr_p1_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.full_flag_r_c  (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.full_flag_r ));
    defparam \MISC.full_flag_r_c .REGSET = "RESET";
    defparam \MISC.full_flag_r_c .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.empty_flag_r_c  (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.empty_flag_r ));
    defparam \MISC.empty_flag_r_c .REGSET = "SET";
    defparam \MISC.empty_flag_r_c .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i0  (.D(\MISC.diff_w [0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_FIFO_COUNT[0]));
    defparam \MISC.genblk4.data_cnt_r_res1_i0 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i0 .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i7  (.D(\MISC.diff_w [7]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_FIFO_COUNT[7]));
    defparam \MISC.genblk4.data_cnt_r_res1_i7 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i7 .SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i11341_4_lut (.A(rd_addr_p1cmp_r[2]), 
            .B(rd_addr_p1cmp_r[3]), .C(wr_addr_r[2]), .D(wr_addr_r[3]), 
            .Z(n15757));
    defparam i11341_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i11333_4_lut (.A(rd_addr_p1cmp_r[5]), 
            .B(rd_addr_p1cmp_r[7]), .C(wr_addr_r[5]), .D(wr_addr_r[7]), 
            .Z(n15749));
    defparam i11333_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i11335_4_lut (.A(rd_addr_p1cmp_r[6]), 
            .B(rd_addr_p1cmp_r[1]), .C(wr_addr_r[6]), .D(wr_addr_r[1]), 
            .Z(n15751));
    defparam i11335_4_lut.INIT = "0x7bde";
    (* lut_function="(A+(B (C+!(D))+!B (C+(D))))" *) LUT4 i11364_4_lut (.A(n15749), 
            .B(rd_addr_p1cmp_r[4]), .C(n15757), .D(wr_addr_r[4]), .Z(n15781));
    defparam i11364_4_lut.INIT = "0xfbfe";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))" *) LUT4 i11360_4_lut (.A(rd_addr_p1cmp_r[0]), 
            .B(n15751), .C(wr_addr_nxt_w_0__N_383), .D(wr_addr_r[0]), 
            .Z(n15777));
    defparam i11360_4_lut.INIT = "0xfdfe";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i2_3_lut (.A(empty_r), .B(o_FIFO_WE), 
            .C(n14569), .Z(n14561));
    defparam i2_3_lut.INIT = "0x0202";
    (* lut_function="(A (B+!(C+(D)))+!A (B))", lineinfo="@0(2659[24],2659[174])" *) LUT4 empty_nxt_w_I_0_4_lut (.A(rd_addr_nxt_w_0__N_391), 
            .B(n14561), .C(n15777), .D(n15781), .Z(empty_nxt_w));
    defparam empty_nxt_w_I_0_4_lut.INIT = "0xccce";
    (* lut_function="(!((B)+!A))", lineinfo="@0(2655[45],2655[67])" *) LUT4 i9_2_lut (.A(int_FIFO_RE), 
            .B(empty_r), .Z(rd_addr_nxt_w_0__N_391));
    defparam i9_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(2658[186],2658[216])" *) LUT4 not_equal_21_i5_2_lut (.A(wr_cmpaddr_r[4]), 
            .B(rd_cmpaddr_r[4]), .Z(n5));
    defparam not_equal_21_i5_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(2658[186],2658[216])" *) LUT4 i3_4_lut (.A(wr_cmpaddr_r[5]), 
            .B(wr_cmpaddr_r[3]), .C(rd_cmpaddr_r[5]), .D(rd_cmpaddr_r[3]), 
            .Z(n10));
    defparam i3_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(2658[186],2658[216])" *) LUT4 i1_4_lut (.A(wr_cmpaddr_r[6]), 
            .B(wr_cmpaddr_r[1]), .C(rd_cmpaddr_r[6]), .D(rd_cmpaddr_r[1]), 
            .Z(n8));
    defparam i1_4_lut.INIT = "0x7bde";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))", lineinfo="@0(2658[186],2658[216])" *) LUT4 i5_4_lut (.A(wr_cmpaddr_r[0]), 
            .B(n10), .C(n5), .D(rd_cmpaddr_r[0]), .Z(n12));
    defparam i5_4_lut.INIT = "0xfdfe";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))", lineinfo="@0(2658[186],2658[216])" *) LUT4 i6_4_lut (.A(wr_cmpaddr_r[2]), 
            .B(n12), .C(n8), .D(rd_cmpaddr_r[2]), .Z(n14569));
    defparam i6_4_lut.INIT = "0xfdfe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i11325_4_lut (.A(wr_cmpaddr_p1_r[0]), 
            .B(wr_cmpaddr_p1_r[4]), .C(rd_cmpaddr_r[0]), .D(rd_cmpaddr_r[4]), 
            .Z(n15741));
    defparam i11325_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i11348_4_lut (.A(wr_cmpaddr_p1_r[3]), 
            .B(wr_cmpaddr_p1_r[5]), .C(rd_cmpaddr_r[3]), .D(rd_cmpaddr_r[5]), 
            .Z(n15765));
    defparam i11348_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C+!(D))+!B (C+(D)))+!A !(B (C (D))+!B !((D)+!C))))" *) LUT4 i3_4_lut_adj_547 (.A(wr_addr_p1cmp_r[7]), 
            .B(wr_cmpaddr_p1_r[1]), .C(rd_addr_r[7]), .D(rd_cmpaddr_r[1]), 
            .Z(n12_adj_552));
    defparam i3_4_lut_adj_547.INIT = "0x4812";
    (* lut_function="(A+(B (C+!(D))+!B (C+(D))))" *) LUT4 i11356_4_lut (.A(n15765), 
            .B(wr_cmpaddr_p1_r[2]), .C(n15741), .D(rd_cmpaddr_r[2]), .Z(n15773));
    defparam i11356_4_lut.INIT = "0xfbfe";
    (* lut_function="(!(A ((C+!(D))+!B)+!A ((C+(D))+!B)))" *) LUT4 i6_4_lut_adj_548 (.A(wr_cmpaddr_p1_r[6]), 
            .B(n12_adj_552), .C(rd_addr_nxt_w_0__N_391), .D(rd_cmpaddr_r[6]), 
            .Z(n15));
    defparam i6_4_lut_adj_548.INIT = "0x0804";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i2_3_lut_adj_549 (.A(full_r), 
            .B(int_FIFO_RE), .C(n14569), .Z(n14565));
    defparam i2_3_lut_adj_549.INIT = "0x0202";
    (* lut_function="(A (B+!((D)+!C))+!A (B))", lineinfo="@0(2658[23],2658[240])" *) LUT4 full_nxt_w_I_0_4_lut (.A(wr_addr_nxt_w_0__N_383), 
            .B(n14565), .C(n15), .D(n15773), .Z(full_nxt_w));
    defparam full_nxt_w_I_0_4_lut.INIT = "0xccec";
    (* lut_function="(!((B)+!A))", lineinfo="@0(2652[45],2652[66])" *) LUT4 i5_2_lut (.A(o_FIFO_WE), 
            .B(full_r), .Z(wr_addr_nxt_w_0__N_383));
    defparam i5_2_lut.INIT = "0x2222";
    (* lineinfo="@0(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_8  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_392 [6]), .C0(n5487), .D0(n13168), .CI0(n13168), 
            .A1(GND_net), .B1(\MISC.diff_w_7__N_392 [7]), .C1(n5485), 
            .D1(n19692), .CI1(n19692), .CO0(n19692), .S0(\MISC.diff_w [6]), 
            .S1(\MISC.diff_w [7]));
    defparam \MISC.diff_w_7__I_0_8 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_8 .INIT1 = "0xc33c";
    (* lineinfo="@0(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_6  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_392 [4]), .C0(n5491), .D0(n13166), .CI0(n13166), 
            .A1(GND_net), .B1(\MISC.diff_w_7__N_392 [5]), .C1(n5489), 
            .D1(n19689), .CI1(n19689), .CO0(n19689), .CO1(n13168), .S0(\MISC.diff_w [4]), 
            .S1(\MISC.diff_w [5]));
    defparam \MISC.diff_w_7__I_0_6 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_6 .INIT1 = "0xc33c";
    (* lineinfo="@0(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_4  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_392 [2]), .C0(n5495), .D0(n13164), .CI0(n13164), 
            .A1(GND_net), .B1(\MISC.diff_w_7__N_392 [3]), .C1(n5493), 
            .D1(n19686), .CI1(n19686), .CO0(n19686), .CO1(n13166), .S0(\MISC.diff_w [2]), 
            .S1(\MISC.diff_w [3]));
    defparam \MISC.diff_w_7__I_0_4 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_4 .INIT1 = "0xc33c";
    (* lineinfo="@0(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_2  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_392 [0]), .C0(n5483), .D0(VCC_net), 
            .A1(GND_net), .B1(\MISC.diff_w_7__N_392 [1]), .C1(n5497), 
            .D1(n19482), .CI1(n19482), .CO0(n19482), .CO1(n13164), .S0(\MISC.diff_w [0]), 
            .S1(\MISC.diff_w [1]));
    defparam \MISC.diff_w_7__I_0_2 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_2 .INIT1 = "0xc33c";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_9 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[7]), .C0(GND_net), .D0(n13155), .CI0(n13155), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n19704), .CI1(n19704), 
            .CO0(n19704), .S0(rd_addr_nxt_p1_w[7]));
    defparam rd_addr_nxt_w_7__I_0_9.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_9.INIT1 = "0xc33c";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_7 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[5]), .C0(GND_net), .D0(n13153), .CI0(n13153), 
            .A1(GND_net), .B1(rd_addr_nxt_w[6]), .C1(GND_net), .D1(n19701), 
            .CI1(n19701), .CO0(n19701), .CO1(n13155), .S0(rd_addr_nxt_p1_w[5]), 
            .S1(rd_addr_nxt_p1_w[6]));
    defparam rd_addr_nxt_w_7__I_0_7.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_5 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[3]), .C0(GND_net), .D0(n13151), .CI0(n13151), 
            .A1(GND_net), .B1(rd_addr_nxt_w[4]), .C1(GND_net), .D1(n19698), 
            .CI1(n19698), .CO0(n19698), .CO1(n13153), .S0(rd_addr_nxt_p1_w[3]), 
            .S1(rd_addr_nxt_p1_w[4]));
    defparam rd_addr_nxt_w_7__I_0_5.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_5.INIT1 = "0xc33c";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_3 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[1]), .C0(GND_net), .D0(n13149), .CI0(n13149), 
            .A1(GND_net), .B1(rd_addr_nxt_w[2]), .C1(GND_net), .D1(n19695), 
            .CI1(n19695), .CO0(n19695), .CO1(n13151), .S0(rd_addr_nxt_p1_w[1]), 
            .S1(rd_addr_nxt_p1_w[2]));
    defparam rd_addr_nxt_w_7__I_0_3.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_3.INIT1 = "0xc33c";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(rd_addr_nxt_w[0]), 
            .C1(VCC_net), .D1(n19332), .CI1(n19332), .CO0(n19332), .CO1(n13149), 
            .S1(rd_addr_nxt_p1_w[0]));
    defparam rd_addr_nxt_w_7__I_0_1.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_1.INIT1 = "0xc33c";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_9 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[7]), .C0(GND_net), .D0(n13146), .CI0(n13146), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n19329), .CI1(n19329), 
            .CO0(n19329), .S0(wr_addr_nxt_p1_w[7]));
    defparam wr_addr_nxt_w_7__I_0_9.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_9.INIT1 = "0xc33c";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_7 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[5]), .C0(GND_net), .D0(n13144), .CI0(n13144), 
            .A1(GND_net), .B1(wr_addr_nxt_w[6]), .C1(GND_net), .D1(n19326), 
            .CI1(n19326), .CO0(n19326), .CO1(n13146), .S0(wr_addr_nxt_p1_w[5]), 
            .S1(wr_addr_nxt_p1_w[6]));
    defparam wr_addr_nxt_w_7__I_0_7.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_5 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[3]), .C0(GND_net), .D0(n13142), .CI0(n13142), 
            .A1(GND_net), .B1(wr_addr_nxt_w[4]), .C1(GND_net), .D1(n19323), 
            .CI1(n19323), .CO0(n19323), .CO1(n13144), .S0(wr_addr_nxt_p1_w[3]), 
            .S1(wr_addr_nxt_p1_w[4]));
    defparam wr_addr_nxt_w_7__I_0_5.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_5.INIT1 = "0xc33c";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_3 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[1]), .C0(GND_net), .D0(n13140), .CI0(n13140), 
            .A1(GND_net), .B1(wr_addr_nxt_w[2]), .C1(GND_net), .D1(n19320), 
            .CI1(n19320), .CO0(n19320), .CO1(n13142), .S0(wr_addr_nxt_p1_w[1]), 
            .S1(wr_addr_nxt_p1_w[2]));
    defparam wr_addr_nxt_w_7__I_0_3.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_3.INIT1 = "0xc33c";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(wr_addr_nxt_w[0]), 
            .C1(VCC_net), .D1(n19317), .CI1(n19317), .CO0(n19317), .CO1(n13140), 
            .S1(wr_addr_nxt_p1_w[0]));
    defparam wr_addr_nxt_w_7__I_0_1.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_1__I_0_4_lut (.A(wr_addr_r[1]), 
            .B(wr_addr_p1_r[1]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[1]));
    defparam wr_addr_r_1__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_2__I_0_4_lut (.A(wr_addr_r[2]), 
            .B(wr_addr_p1_r[2]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[2]));
    defparam wr_addr_r_2__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_3__I_0_4_lut (.A(wr_addr_r[3]), 
            .B(wr_addr_p1_r[3]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[3]));
    defparam wr_addr_r_3__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_4__I_0_4_lut (.A(wr_addr_r[4]), 
            .B(wr_addr_p1_r[4]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[4]));
    defparam wr_addr_r_4__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_5__I_0_4_lut (.A(wr_addr_r[5]), 
            .B(wr_addr_p1_r[5]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[5]));
    defparam wr_addr_r_5__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_6__I_0_4_lut (.A(wr_addr_r[6]), 
            .B(wr_addr_p1_r[6]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[6]));
    defparam wr_addr_r_6__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_7__I_0_4_lut (.A(wr_addr_r[7]), 
            .B(wr_addr_p1_r[7]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[7]));
    defparam wr_addr_r_7__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_1__I_0_4_lut (.A(rd_addr_r[1]), 
            .B(rd_addr_p1_r[1]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[1]));
    defparam rd_addr_r_1__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_2__I_0_4_lut (.A(rd_addr_r[2]), 
            .B(rd_addr_p1_r[2]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[2]));
    defparam rd_addr_r_2__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_3__I_0_4_lut (.A(rd_addr_r[3]), 
            .B(rd_addr_p1_r[3]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[3]));
    defparam rd_addr_r_3__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_4__I_0_4_lut (.A(rd_addr_r[4]), 
            .B(rd_addr_p1_r[4]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[4]));
    defparam rd_addr_r_4__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_5__I_0_4_lut (.A(rd_addr_r[5]), 
            .B(rd_addr_p1_r[5]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[5]));
    defparam rd_addr_r_5__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_6__I_0_4_lut (.A(rd_addr_r[6]), 
            .B(rd_addr_p1_r[6]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[6]));
    defparam rd_addr_r_6__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_7__I_0_4_lut (.A(rd_addr_r[7]), 
            .B(rd_addr_p1_r[7]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[7]));
    defparam rd_addr_r_7__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_0__I_0_4_lut (.A(rd_addr_r[0]), 
            .B(rd_addr_p1_r[0]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[0]));
    defparam rd_addr_r_0__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i6  (.D(\MISC.diff_w [6]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_FIFO_COUNT[6]));
    defparam \MISC.genblk4.data_cnt_r_res1_i6 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i6 .SRMODE = "ASYNC";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_0__I_0_4_lut (.A(wr_addr_r[0]), 
            .B(wr_addr_p1_r[0]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[0]));
    defparam wr_addr_r_0__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i5  (.D(\MISC.diff_w [5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_FIFO_COUNT[5]));
    defparam \MISC.genblk4.data_cnt_r_res1_i5 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i5 .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i4  (.D(\MISC.diff_w [4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_FIFO_COUNT[4]));
    defparam \MISC.genblk4.data_cnt_r_res1_i4 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i4 .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i3  (.D(\MISC.diff_w [3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_FIFO_COUNT[3]));
    defparam \MISC.genblk4.data_cnt_r_res1_i3 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i3 .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i2  (.D(\MISC.diff_w [2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_FIFO_COUNT[2]));
    defparam \MISC.genblk4.data_cnt_r_res1_i2 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i2 .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i1  (.D(\MISC.diff_w [1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_FIFO_COUNT[1]));
    defparam \MISC.genblk4.data_cnt_r_res1_i1 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i7  (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.rd_flag_addr_p1_r [7]));
    defparam \MISC.rd_flag_addr_p1_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i6  (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.rd_flag_addr_p1_r [6]));
    defparam \MISC.rd_flag_addr_p1_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i5  (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.rd_flag_addr_p1_r [5]));
    defparam \MISC.rd_flag_addr_p1_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i4  (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.rd_flag_addr_p1_r [4]));
    defparam \MISC.rd_flag_addr_p1_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i3  (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.rd_flag_addr_p1_r [3]));
    defparam \MISC.rd_flag_addr_p1_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i2  (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.rd_flag_addr_p1_r [2]));
    defparam \MISC.rd_flag_addr_p1_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i1  (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.rd_flag_addr_p1_r [1]));
    defparam \MISC.rd_flag_addr_p1_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i7  (.D(rd_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.rd_flag_addr_r [7]));
    defparam \MISC.rd_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i6  (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.rd_flag_addr_r [6]));
    defparam \MISC.rd_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i5  (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.rd_flag_addr_r [5]));
    defparam \MISC.rd_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i4  (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.rd_flag_addr_r [4]));
    defparam \MISC.rd_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i3  (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.rd_flag_addr_r [3]));
    defparam \MISC.rd_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i2  (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.rd_flag_addr_r [2]));
    defparam \MISC.rd_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i1  (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.rd_flag_addr_r [1]));
    defparam \MISC.rd_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i7  (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.wr_flag_addr_p1_r [7]));
    defparam \MISC.wr_flag_addr_p1_r_i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i6  (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.wr_flag_addr_p1_r [6]));
    defparam \MISC.wr_flag_addr_p1_r_i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i5  (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.wr_flag_addr_p1_r [5]));
    defparam \MISC.wr_flag_addr_p1_r_i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i4  (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.wr_flag_addr_p1_r [4]));
    defparam \MISC.wr_flag_addr_p1_r_i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i3  (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.wr_flag_addr_p1_r [3]));
    defparam \MISC.wr_flag_addr_p1_r_i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i2  (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.wr_flag_addr_p1_r [2]));
    defparam \MISC.wr_flag_addr_p1_r_i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i1  (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.wr_flag_addr_p1_r [1]));
    defparam \MISC.wr_flag_addr_p1_r_i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i7  (.D(wr_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.wr_flag_addr_r [7]));
    defparam \MISC.wr_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i6  (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.wr_flag_addr_r [6]));
    defparam \MISC.wr_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i5  (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.wr_flag_addr_r [5]));
    defparam \MISC.wr_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i4  (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.wr_flag_addr_r [4]));
    defparam \MISC.wr_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i3  (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.wr_flag_addr_r [3]));
    defparam \MISC.wr_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i2  (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.wr_flag_addr_r [2]));
    defparam \MISC.wr_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i1  (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.wr_flag_addr_r [1]));
    defparam \MISC.wr_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i6 (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(rd_cmpaddr_r[6]));
    defparam rd_cmpaddr_r_i6.REGSET = "RESET";
    defparam rd_cmpaddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i5 (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(rd_cmpaddr_r[5]));
    defparam rd_cmpaddr_r_i5.REGSET = "RESET";
    defparam rd_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i4 (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(rd_cmpaddr_r[4]));
    defparam rd_cmpaddr_r_i4.REGSET = "RESET";
    defparam rd_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i3 (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(rd_cmpaddr_r[3]));
    defparam rd_cmpaddr_r_i3.REGSET = "RESET";
    defparam rd_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i2 (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(rd_cmpaddr_r[2]));
    defparam rd_cmpaddr_r_i2.REGSET = "RESET";
    defparam rd_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(rd_cmpaddr_r[1]));
    defparam rd_cmpaddr_r_i1.REGSET = "RESET";
    defparam rd_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i7 (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(rd_addr_p1cmp_r[7]));
    defparam rd_addr_p1cmp_r_i7.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i6 (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(rd_addr_p1cmp_r[6]));
    defparam rd_addr_p1cmp_r_i6.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i5 (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(rd_addr_p1cmp_r[5]));
    defparam rd_addr_p1cmp_r_i5.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i4 (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(rd_addr_p1cmp_r[4]));
    defparam rd_addr_p1cmp_r_i4.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i3 (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(rd_addr_p1cmp_r[3]));
    defparam rd_addr_p1cmp_r_i3.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(rd_addr_p1cmp_r[2]));
    defparam rd_addr_p1cmp_r_i2.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i1 (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(rd_addr_p1cmp_r[1]));
    defparam rd_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i7 (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(rd_addr_p1_r[7]));
    defparam rd_addr_p1_r_i7.REGSET = "RESET";
    defparam rd_addr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i6 (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(rd_addr_p1_r[6]));
    defparam rd_addr_p1_r_i6.REGSET = "RESET";
    defparam rd_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i5 (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(rd_addr_p1_r[5]));
    defparam rd_addr_p1_r_i5.REGSET = "RESET";
    defparam rd_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i4 (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(rd_addr_p1_r[4]));
    defparam rd_addr_p1_r_i4.REGSET = "RESET";
    defparam rd_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i3 (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(rd_addr_p1_r[3]));
    defparam rd_addr_p1_r_i3.REGSET = "RESET";
    defparam rd_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(rd_addr_p1_r[2]));
    defparam rd_addr_p1_r_i2.REGSET = "RESET";
    defparam rd_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i1 (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(rd_addr_p1_r[1]));
    defparam rd_addr_p1_r_i1.REGSET = "RESET";
    defparam rd_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i7 (.D(rd_addr_p1_r[7]), 
            .SP(rd_addr_nxt_w_0__N_391), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(rd_addr_r[7]));
    defparam rd_addr_r_i7.REGSET = "RESET";
    defparam rd_addr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i6 (.D(rd_addr_p1_r[6]), 
            .SP(rd_addr_nxt_w_0__N_391), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(rd_addr_r[6]));
    defparam rd_addr_r_i6.REGSET = "RESET";
    defparam rd_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i5 (.D(rd_addr_p1_r[5]), 
            .SP(rd_addr_nxt_w_0__N_391), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(rd_addr_r[5]));
    defparam rd_addr_r_i5.REGSET = "RESET";
    defparam rd_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i4 (.D(rd_addr_p1_r[4]), 
            .SP(rd_addr_nxt_w_0__N_391), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(rd_addr_r[4]));
    defparam rd_addr_r_i4.REGSET = "RESET";
    defparam rd_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i3 (.D(rd_addr_p1_r[3]), 
            .SP(rd_addr_nxt_w_0__N_391), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(rd_addr_r[3]));
    defparam rd_addr_r_i3.REGSET = "RESET";
    defparam rd_addr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i2 (.D(rd_addr_p1_r[2]), 
            .SP(rd_addr_nxt_w_0__N_391), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(rd_addr_r[2]));
    defparam rd_addr_r_i2.REGSET = "RESET";
    defparam rd_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i1 (.D(rd_addr_p1_r[1]), 
            .SP(rd_addr_nxt_w_0__N_391), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(rd_addr_r[1]));
    defparam rd_addr_r_i1.REGSET = "RESET";
    defparam rd_addr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i6 (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(wr_cmpaddr_p1_r[6]));
    defparam wr_cmpaddr_p1_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i5 (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(wr_cmpaddr_p1_r[5]));
    defparam wr_cmpaddr_p1_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i4 (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(wr_cmpaddr_p1_r[4]));
    defparam wr_cmpaddr_p1_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i3 (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(wr_cmpaddr_p1_r[3]));
    defparam wr_cmpaddr_p1_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(wr_cmpaddr_p1_r[2]));
    defparam wr_cmpaddr_p1_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i1 (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(wr_cmpaddr_p1_r[1]));
    defparam wr_cmpaddr_p1_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i6 (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(wr_cmpaddr_r[6]));
    defparam wr_cmpaddr_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i5 (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(wr_cmpaddr_r[5]));
    defparam wr_cmpaddr_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i4 (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(wr_cmpaddr_r[4]));
    defparam wr_cmpaddr_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i3 (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(wr_cmpaddr_r[3]));
    defparam wr_cmpaddr_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i2 (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(wr_cmpaddr_r[2]));
    defparam wr_cmpaddr_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i1 (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(wr_cmpaddr_r[1]));
    defparam wr_cmpaddr_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i7 (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(wr_addr_p1_r[7]));
    defparam wr_addr_p1_r_i7.REGSET = "RESET";
    defparam wr_addr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i6 (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(wr_addr_p1_r[6]));
    defparam wr_addr_p1_r_i6.REGSET = "RESET";
    defparam wr_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i5 (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(wr_addr_p1_r[5]));
    defparam wr_addr_p1_r_i5.REGSET = "RESET";
    defparam wr_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i4 (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(wr_addr_p1_r[4]));
    defparam wr_addr_p1_r_i4.REGSET = "RESET";
    defparam wr_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i3 (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(wr_addr_p1_r[3]));
    defparam wr_addr_p1_r_i3.REGSET = "RESET";
    defparam wr_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(wr_addr_p1_r[2]));
    defparam wr_addr_p1_r_i2.REGSET = "RESET";
    defparam wr_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i1 (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(wr_addr_p1_r[1]));
    defparam wr_addr_p1_r_i1.REGSET = "RESET";
    defparam wr_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i7 (.D(wr_addr_p1_r[7]), 
            .SP(wr_addr_nxt_w_0__N_383), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(wr_addr_r[7]));
    defparam wr_addr_r_i7.REGSET = "RESET";
    defparam wr_addr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i6 (.D(wr_addr_p1_r[6]), 
            .SP(wr_addr_nxt_w_0__N_383), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(wr_addr_r[6]));
    defparam wr_addr_r_i6.REGSET = "RESET";
    defparam wr_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i5 (.D(wr_addr_p1_r[5]), 
            .SP(wr_addr_nxt_w_0__N_383), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(wr_addr_r[5]));
    defparam wr_addr_r_i5.REGSET = "RESET";
    defparam wr_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i4 (.D(wr_addr_p1_r[4]), 
            .SP(wr_addr_nxt_w_0__N_383), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(wr_addr_r[4]));
    defparam wr_addr_r_i4.REGSET = "RESET";
    defparam wr_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i3 (.D(wr_addr_p1_r[3]), 
            .SP(wr_addr_nxt_w_0__N_383), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(wr_addr_r[3]));
    defparam wr_addr_r_i3.REGSET = "RESET";
    defparam wr_addr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i2 (.D(wr_addr_p1_r[2]), 
            .SP(wr_addr_nxt_w_0__N_383), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(wr_addr_r[2]));
    defparam wr_addr_r_i2.REGSET = "RESET";
    defparam wr_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i1 (.D(wr_addr_p1_r[1]), 
            .SP(wr_addr_nxt_w_0__N_383), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(wr_addr_r[1]));
    defparam wr_addr_r_i1.REGSET = "RESET";
    defparam wr_addr_r_i1.SRMODE = "ASYNC";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (C+!(D))))", lineinfo="@0(2792[46],2792[60])" *) LUT4 i1_3_lut_4_lut (.A(int_FIFO_RE), 
            .B(\MISC.empty_flag_r ), .C(\MISC.full_flag_r ), .D(o_FIFO_WE), 
            .Z(n6034));
    defparam i1_3_lut_4_lut.INIT = "0x0d00";
    (* lut_function="(!((B+!(C+!(D)))+!A))", lineinfo="@0(2792[46],2792[60])" *) LUT4 i2_3_lut_4_lut (.A(int_FIFO_RE), 
            .B(\MISC.empty_flag_r ), .C(\MISC.full_flag_r ), .D(o_FIFO_WE), 
            .Z(n1758));
    defparam i2_3_lut_4_lut.INIT = "0x2022";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i0 (.D(wr_addr_p1_r[0]), 
            .SP(wr_addr_nxt_w_0__N_383), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(wr_addr_r[0]));
    defparam wr_addr_r_i0.REGSET = "RESET";
    defparam wr_addr_r_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule
