

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Mon Apr 05 00:32:43 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _LATDbits	set	3980
    48  0000                     _PORTBbits	set	3969
    49  0000                     _TRISDbits	set	3989
    50  0000                     _TRISBbits	set	3987
    51                           
    52                           ; #config settings
    53                           
    54                           	psect	cinit
    55  007F7C                     __pcinit:
    56                           	callstack 0
    57  007F7C                     start_initialization:
    58                           	callstack 0
    59  007F7C                     __initialization:
    60                           	callstack 0
    61  007F7C                     end_of_initialization:
    62                           	callstack 0
    63  007F7C                     __end_of__initialization:
    64                           	callstack 0
    65  007F7C  0100               	movlb	0
    66  007F7E  EFC1  F03F         	goto	_main	;jump to C main() function
    67                           
    68                           	psect	cstackCOMRAM
    69  000000                     __pcstackCOMRAM:
    70                           	callstack 0
    71  000000                     
    72                           ; 1 bytes @ 0x0
    73 ;;
    74 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    75 ;;
    76 ;; *************** function _main *****************
    77 ;; Defined at:
    78 ;;		line 10 in file "main.c"
    79 ;; Parameters:    Size  Location     Type
    80 ;;		None
    81 ;; Auto vars:     Size  Location     Type
    82 ;;		None
    83 ;; Return value:  Size  Location     Type
    84 ;;                  1    wreg      void 
    85 ;; Registers used:
    86 ;;		None
    87 ;; Tracked objects:
    88 ;;		On entry : 0/0
    89 ;;		On exit  : 0/0
    90 ;;		Unchanged: 0/0
    91 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    92 ;;      Params:         0       0       0       0       0       0       0       0       0
    93 ;;      Locals:         0       0       0       0       0       0       0       0       0
    94 ;;      Temps:          0       0       0       0       0       0       0       0       0
    95 ;;      Totals:         0       0       0       0       0       0       0       0       0
    96 ;;Total ram usage:        0 bytes
    97 ;; This function calls:
    98 ;;		Nothing
    99 ;; This function is called by:
   100 ;;		Startup code after reset
   101 ;; This function uses a non-reentrant model
   102 ;;
   103                           
   104                           	psect	text0
   105  007F82                     __ptext0:
   106                           	callstack 0
   107  007F82                     _main:
   108                           	callstack 31
   109  007F82                     
   110                           ;main.c: 11:     TRISBbits.RB0 = 1;
   111  007F82  8093               	bsf	147,0,c	;volatile
   112                           
   113                           ;main.c: 12:     TRISBbits.RB1 = 1;
   114  007F84  8293               	bsf	147,1,c	;volatile
   115                           
   116                           ;main.c: 13:     TRISDbits.RD0 = 0;
   117  007F86  9095               	bcf	149,0,c	;volatile
   118                           
   119                           ;main.c: 14:     TRISDbits.RD1 = 0;
   120  007F88  9295               	bcf	149,1,c	;volatile
   121                           
   122                           ;main.c: 15:     TRISDbits.RD2 = 0;
   123  007F8A  9495               	bcf	149,2,c	;volatile
   124  007F8C                     l13:
   125                           
   126                           ;main.c: 17:         if(PORTBbits.RB0 && PORTBbits.RB1){
   127  007F8C  A081               	btfss	129,0,c	;volatile
   128  007F8E  EFCB  F03F         	goto	u11
   129  007F92  EFCD  F03F         	goto	u10
   130  007F96                     u11:
   131  007F96  EFD7  F03F         	goto	l14
   132  007F9A                     u10:
   133  007F9A  A281               	btfss	129,1,c	;volatile
   134  007F9C  EFD2  F03F         	goto	u21
   135  007FA0  EFD4  F03F         	goto	u20
   136  007FA4                     u21:
   137  007FA4  EFD7  F03F         	goto	l14
   138  007FA8                     u20:
   139  007FA8                     
   140                           ;main.c: 18:             LATDbits.LATD0 = 1;
   141  007FA8  808C               	bsf	140,0,c	;volatile
   142                           
   143                           ;main.c: 19:         }
   144  007FAA  EFC6  F03F         	goto	l13
   145  007FAE                     l14:
   146  007FAE  B081               	btfsc	129,0,c	;volatile
   147  007FB0  EFDC  F03F         	goto	u31
   148  007FB4  EFDE  F03F         	goto	u30
   149  007FB8                     u31:
   150  007FB8  EFE8  F03F         	goto	l16
   151  007FBC                     u30:
   152  007FBC  A281               	btfss	129,1,c	;volatile
   153  007FBE  EFE3  F03F         	goto	u41
   154  007FC2  EFE5  F03F         	goto	u40
   155  007FC6                     u41:
   156  007FC6  EFE8  F03F         	goto	l16
   157  007FCA                     u40:
   158  007FCA                     
   159                           ;main.c: 21:             LATDbits.LATD1 = 1;
   160  007FCA  828C               	bsf	140,1,c	;volatile
   161                           
   162                           ;main.c: 22:         }
   163  007FCC  EFC6  F03F         	goto	l13
   164  007FD0                     l16:
   165  007FD0  A081               	btfss	129,0,c	;volatile
   166  007FD2  EFED  F03F         	goto	u51
   167  007FD6  EFEF  F03F         	goto	u50
   168  007FDA                     u51:
   169  007FDA  EFF9  F03F         	goto	l18
   170  007FDE                     u50:
   171  007FDE  B281               	btfsc	129,1,c	;volatile
   172  007FE0  EFF4  F03F         	goto	u61
   173  007FE4  EFF6  F03F         	goto	u60
   174  007FE8                     u61:
   175  007FE8  EFF9  F03F         	goto	l18
   176  007FEC                     u60:
   177  007FEC                     
   178                           ;main.c: 24:             LATDbits.LATD2 = 1;
   179  007FEC  848C               	bsf	140,2,c	;volatile
   180                           
   181                           ;main.c: 25:         }
   182  007FEE  EFC6  F03F         	goto	l13
   183  007FF2                     l18:
   184                           
   185                           ;main.c: 27:             LATDbits.LATD0 = 0;
   186  007FF2  908C               	bcf	140,0,c	;volatile
   187                           
   188                           ;main.c: 28:             LATDbits.LATD1 = 0;
   189  007FF4  928C               	bcf	140,1,c	;volatile
   190                           
   191                           ;main.c: 29:             LATDbits.LATD2 = 0;
   192  007FF6  948C               	bcf	140,2,c	;volatile
   193  007FF8  EFC6  F03F         	goto	l13
   194  007FFC  EF00  F000         	goto	start
   195  008000                     __end_of_main:
   196                           	callstack 0
   197  0000                     
   198                           	psect	rparam
   199  0000                     
   200                           	psect	idloc
   201                           
   202                           ;Config register IDLOC0 @ 0x200000
   203                           ;	unspecified, using default values
   204  200000                     	org	2097152
   205  200000  FF                 	db	255
   206                           
   207                           ;Config register IDLOC1 @ 0x200001
   208                           ;	unspecified, using default values
   209  200001                     	org	2097153
   210  200001  FF                 	db	255
   211                           
   212                           ;Config register IDLOC2 @ 0x200002
   213                           ;	unspecified, using default values
   214  200002                     	org	2097154
   215  200002  FF                 	db	255
   216                           
   217                           ;Config register IDLOC3 @ 0x200003
   218                           ;	unspecified, using default values
   219  200003                     	org	2097155
   220  200003  FF                 	db	255
   221                           
   222                           ;Config register IDLOC4 @ 0x200004
   223                           ;	unspecified, using default values
   224  200004                     	org	2097156
   225  200004  FF                 	db	255
   226                           
   227                           ;Config register IDLOC5 @ 0x200005
   228                           ;	unspecified, using default values
   229  200005                     	org	2097157
   230  200005  FF                 	db	255
   231                           
   232                           ;Config register IDLOC6 @ 0x200006
   233                           ;	unspecified, using default values
   234  200006                     	org	2097158
   235  200006  FF                 	db	255
   236                           
   237                           ;Config register IDLOC7 @ 0x200007
   238                           ;	unspecified, using default values
   239  200007                     	org	2097159
   240  200007  FF                 	db	255
   241                           
   242                           	psect	config
   243                           
   244                           ;Config register CONFIG1L @ 0x300000
   245                           ;	PLL Prescaler Selection bits
   246                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   247                           ;	System Clock Postscaler Selection bits
   248                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   249                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   250                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   251  300000                     	org	3145728
   252  300000  00                 	db	0
   253                           
   254                           ;Config register CONFIG1H @ 0x300001
   255                           ;	Oscillator Selection bits
   256                           ;	FOSC = HS, HS oscillator (HS)
   257                           ;	Fail-Safe Clock Monitor Enable bit
   258                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   259                           ;	Internal/External Oscillator Switchover bit
   260                           ;	IESO = ON, Oscillator Switchover mode enabled
   261  300001                     	org	3145729
   262  300001  8C                 	db	140
   263                           
   264                           ;Config register CONFIG2L @ 0x300002
   265                           ;	Power-up Timer Enable bit
   266                           ;	PWRT = ON, PWRT enabled
   267                           ;	Brown-out Reset Enable bits
   268                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   269                           ;	Brown-out Reset Voltage bits
   270                           ;	BORV = 3, Minimum setting 2.05V
   271                           ;	USB Voltage Regulator Enable bit
   272                           ;	VREGEN = OFF, USB voltage regulator disabled
   273  300002                     	org	3145730
   274  300002  18                 	db	24
   275                           
   276                           ;Config register CONFIG2H @ 0x300003
   277                           ;	Watchdog Timer Enable bit
   278                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   279                           ;	Watchdog Timer Postscale Select bits
   280                           ;	WDTPS = 32768, 1:32768
   281  300003                     	org	3145731
   282  300003  1E                 	db	30
   283                           
   284                           ; Padding undefined space
   285  300004                     	org	3145732
   286  300004  FF                 	db	255
   287                           
   288                           ;Config register CONFIG3H @ 0x300005
   289                           ;	CCP2 MUX bit
   290                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   291                           ;	PORTB A/D Enable bit
   292                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   293                           ;	Low-Power Timer 1 Oscillator Enable bit
   294                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   295                           ;	MCLR Pin Enable bit
   296                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   297  300005                     	org	3145733
   298  300005  81                 	db	129
   299                           
   300                           ;Config register CONFIG4L @ 0x300006
   301                           ;	Stack Full/Underflow Reset Enable bit
   302                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   303                           ;	Single-Supply ICSP Enable bit
   304                           ;	LVP = OFF, Single-Supply ICSP disabled
   305                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   306                           ;	ICPRT = OFF, ICPORT disabled
   307                           ;	Extended Instruction Set Enable bit
   308                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   309                           ;	Background Debugger Enable bit
   310                           ;	DEBUG = 0x1, unprogrammed default
   311  300006                     	org	3145734
   312  300006  80                 	db	128
   313                           
   314                           ; Padding undefined space
   315  300007                     	org	3145735
   316  300007  FF                 	db	255
   317                           
   318                           ;Config register CONFIG5L @ 0x300008
   319                           ;	Code Protection bit
   320                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   321                           ;	Code Protection bit
   322                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   323                           ;	Code Protection bit
   324                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   325                           ;	Code Protection bit
   326                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   327  300008                     	org	3145736
   328  300008  0F                 	db	15
   329                           
   330                           ;Config register CONFIG5H @ 0x300009
   331                           ;	Boot Block Code Protection bit
   332                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   333                           ;	Data EEPROM Code Protection bit
   334                           ;	CPD = OFF, Data EEPROM is not code-protected
   335  300009                     	org	3145737
   336  300009  C0                 	db	192
   337                           
   338                           ;Config register CONFIG6L @ 0x30000A
   339                           ;	Write Protection bit
   340                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   341                           ;	Write Protection bit
   342                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   343                           ;	Write Protection bit
   344                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   345                           ;	Write Protection bit
   346                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   347  30000A                     	org	3145738
   348  30000A  0F                 	db	15
   349                           
   350                           ;Config register CONFIG6H @ 0x30000B
   351                           ;	Configuration Register Write Protection bit
   352                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   353                           ;	Boot Block Write Protection bit
   354                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   355                           ;	Data EEPROM Write Protection bit
   356                           ;	WRTD = OFF, Data EEPROM is not write-protected
   357  30000B                     	org	3145739
   358  30000B  E0                 	db	224
   359                           
   360                           ;Config register CONFIG7L @ 0x30000C
   361                           ;	Table Read Protection bit
   362                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   363                           ;	Table Read Protection bit
   364                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   365                           ;	Table Read Protection bit
   366                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   367                           ;	Table Read Protection bit
   368                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   369  30000C                     	org	3145740
   370  30000C  0F                 	db	15
   371                           
   372                           ;Config register CONFIG7H @ 0x30000D
   373                           ;	Boot Block Table Read Protection bit
   374                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   375  30000D                     	org	3145741
   376  30000D  40                 	db	64
   377                           tosu	equ	0xFFF
   378                           tosh	equ	0xFFE
   379                           tosl	equ	0xFFD
   380                           stkptr	equ	0xFFC
   381                           pclatu	equ	0xFFB
   382                           pclath	equ	0xFFA
   383                           pcl	equ	0xFF9
   384                           tblptru	equ	0xFF8
   385                           tblptrh	equ	0xFF7
   386                           tblptrl	equ	0xFF6
   387                           tablat	equ	0xFF5
   388                           prodh	equ	0xFF4
   389                           prodl	equ	0xFF3
   390                           indf0	equ	0xFEF
   391                           postinc0	equ	0xFEE
   392                           postdec0	equ	0xFED
   393                           preinc0	equ	0xFEC
   394                           plusw0	equ	0xFEB
   395                           fsr0h	equ	0xFEA
   396                           fsr0l	equ	0xFE9
   397                           wreg	equ	0xFE8
   398                           indf1	equ	0xFE7
   399                           postinc1	equ	0xFE6
   400                           postdec1	equ	0xFE5
   401                           preinc1	equ	0xFE4
   402                           plusw1	equ	0xFE3
   403                           fsr1h	equ	0xFE2
   404                           fsr1l	equ	0xFE1
   405                           bsr	equ	0xFE0
   406                           indf2	equ	0xFDF
   407                           postinc2	equ	0xFDE
   408                           postdec2	equ	0xFDD
   409                           preinc2	equ	0xFDC
   410                           plusw2	equ	0xFDB
   411                           fsr2h	equ	0xFDA
   412                           fsr2l	equ	0xFD9
   413                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Mon Apr 05 00:32:43 2021

                     l13 7F8C                       l14 7FAE                       l16 7FD0  
                     l18 7FF2                       u10 7F9A                       u11 7F96  
                     u20 7FA8                       u21 7FA4                       u30 7FBC  
                     u31 7FB8                       u40 7FCA                       u41 7FC6  
                     u50 7FDE                       u51 7FDA                       u60 7FEC  
                     u61 7FE8                      l700 7F9A                      l710 7FEC  
                    l702 7FA8                      l704 7FBC                      l706 7FCA  
                    l708 7FDE                      l698 7F82                     _main 7F82  
                   start 0000             ___param_bank 000000                    ?_main 0000  
        __initialization 7F7C             __end_of_main 8000                   ??_main 0000  
          __activetblptr 000000                   isa$std 000001               __accesstop 0060  
__end_of__initialization 7F7C            ___rparam_used 000001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7F7C  
                __ramtop 0800                  __ptext0 7F82     end_of_initialization 7F7C  
              _PORTBbits 000F81                _TRISBbits 000F93                _TRISDbits 000F95  
    start_initialization 7F7C                 _LATDbits 000F8C                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 007E                 isa$xinst 000000  
