[
  "What is the primary function of a Multiplexer (MUX) in digital logic circuits?",
  "In the context of synchronous digital circuit timing, what does the 'setup time' of a flip-flop primarily refer to?",
  "Which architectural technique allows a processor to execute instructions out of their program order, speculatively executing operations before their control dependencies are resolved, and requires a rollback mechanism in case of mis-speculation?",
  "In modern System-on-Chip (SoC) designs, what is the primary purpose of Dynamic Voltage and Frequency Scaling (DVFS)?",
  "In semiconductor manufacturing, what is the primary goal of \"Yield Enhancement\" techniques?",
  "What does CMOS stand for in the context of digital integrated circuits?",
  "As technology nodes shrink, which electrical phenomenon becomes increasingly prominent in on-chip interconnects, causing significant signal delay and power consumption, often modeled as an RC network?",
  "In modern out-of-order processors, which architectural component is primarily responsible for reordering instructions to ensure they commit in program order, handle precise exceptions, and buffer results until commitment?",
  "In the context of leakage power reduction at advanced technology nodes, which technique involves dynamically adjusting the threshold voltage (Vt) of transistors by varying the substrate bias (body bias) to reduce subthreshold leakage currents?",
  "What is the primary purpose of 'Register-Transfer Level (RTL)' design in the digital IC design flow?",
  "In digital logic design, what is the primary function of a decoder circuit?",
  "In synchronous digital IC design, why is careful handling of Clock Domain Crossing (CDC) signals crucial for circuit correctness?",
  "What is the fundamental difference in how Static Random-Access Memory (SRAM) and Dynamic Random-Access Memory (DRAM) typically store a single bit of data?",
  "In a modern pipelined CPU architecture, what is the primary purpose of operand forwarding (also known as bypassing)?",
  "What is the primary role of Direct Memory Access (DMA) in a computer system?",
  "In the final stages of digital integrated circuit physical design, which verification step compares the extracted netlist from the physical layout against the original gate-level or RTL netlist to ensure functional equivalence?",
  "What is the primary characteristic of *memory-mapped I/O* in computer architecture, distinguishing it from isolated I/O?",
  "Which widely adopted Design-for-Testability (DFT) technique involves converting most sequential elements (e.g., flip-flops) into a shift register during test mode to allow for serial loading and unloading of internal state, thereby improving fault coverage?",
  "In a multiprocessor system, which concept defines the rules for how memory operations (reads and writes) from different processors are observed by other processors, establishing an ordering beyond just ensuring data values are consistent?",
  "What combinational logic circuit is primarily responsible for performing arithmetic addition of two binary numbers, along with a carry-in, and producing a sum and a carry-out?",
  "What is the primary role of a clock signal in a synchronous digital circuit?",
  "In digital IC design, what is the primary concern addressed by 'IR drop analysis'?",
  "In a computer system, what is the primary function of a Memory Management Unit (MMU)?",
  "In the physical verification phase of digital IC design, what is the primary objective of 'Layout Versus Schematic (LVS)'?",
  "In the context of multi-core processors, which advanced architectural paradigm aims to simplify concurrent programming by allowing multiple operations on shared data to execute speculatively and commit atomically, often relying on hardware support for conflict detection and rollback?",
  "What is the primary purpose of the Register File in a CPU's datapath?",
  "Which of the following best describes the relationship between a processor's Instruction Set Architecture (ISA) and its Microarchitecture?",
  "In the physical design phase of an integrated circuit, what is the primary objective of Design Rule Checking (DRC)?",
  "Which advanced power management technique involves dynamically shutting off the power supply to inactive functional blocks or entire power domains within an SoC to significantly reduce static (leakage) power consumption, often requiring power switches and isolation cells?",
  "According to Flynn's Taxonomy, which architectural classification describes a system where multiple processing elements execute the *same instruction* on *different data streams* simultaneously?",
  "What is the primary purpose of a cache memory in a computer system?",
  "In the digital IC design flow, which step is primarily responsible for transforming a Register-Transfer Level (RTL) description into an optimized gate-level netlist using a technology-specific standard cell library?",
  "In large-scale multiprocessor systems, what is the primary motivation for adopting a Non-Uniform Memory Access (NUMA) architecture?",
  "In synchronous digital circuit timing analysis, what is the 'critical path'?",
  "In the context of Application-Specific Integrated Circuit (ASIC) design, what is a \"standard cell\"?",
  "What is the defining characteristic of an Application-Specific Integrated Circuit (ASIC)?",
  "In cache memory systems, which write policy updates both the cache and main memory simultaneously upon a write operation?",
  "In a pipelined processor, what type of hazard occurs when a later instruction tries to read a register value that an earlier instruction has not yet written back to the register file?",
  "What is the primary impact of 'Negative Bias Temperature Instability (NBTI)' on PMOS transistors in modern semiconductor devices?",
  "In a System-on-Chip (SoC) design, what is the primary advantage of using a Network-on-Chip (NoC) architecture compared to a traditional bus-based interconnect for complex multi-core systems?",
  "In the context of digital IC verification, what is the primary purpose of a testbench?",
  "In a typical pipelined CPU, what is the primary consequence of a 'branch misprediction'?",
  "In the physical implementation of digital integrated circuits, what is the primary purpose of 'filler cells' (also known as decap cells or tap cells)?",
  "In synchronous digital IC design, what is the primary goal of performing 'Static Timing Analysis (STA)'?",
  "In modern CPU architecture, what does 'Amdahl's Law' primarily describe?",
  "In the digital IC design flow, what is the primary purpose of the 'Clock Tree Synthesis (CTS)' step?",
  "Which architectural concept is primarily characterized by having separate memory spaces and buses for instructions and data, allowing for simultaneous fetching of instructions and data access?",
  "In a typical CPU pipeline, which stage is primarily responsible for reading the instruction from the program counter and fetching it from the instruction memory?",
  "What type of parallelism focuses on executing multiple independent instructions from a single instruction stream simultaneously within a single processor core, often employing techniques like pipelining and superscalar execution?",
  "In semiconductor fabrication, what is the primary function of Chemical Mechanical Planarization (CMP)?"
]