

================================================================
== Vivado HLS Report for 'eCpri_header_config'
================================================================
* Date:           Fri Apr  9 10:12:34 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        eCpri_header
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvd1760-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.20|     2.004|        0.40|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_src_state_load = load i2* @data_src_state, align 1" [eCpri_header/eCpri_header_with_8PCID.cpp:36]   --->   Operation 3 'load' 'data_src_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%count_load = load i32* @count, align 4" [eCpri_header/eCpri_header_with_8PCID.cpp:52]   --->   Operation 4 'load' 'count_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.65ns)   --->   "switch i2 %data_src_state_load, label %._crit_edge483 [
    i2 0, label %0
    i2 1, label %2
    i2 -2, label %5
    i2 -1, label %6
  ]" [eCpri_header/eCpri_header_with_8PCID.cpp:38]   --->   Operation 5 'switch' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 6 [1/1] (0.64ns)   --->   "store i2 1, i2* @data_src_state, align 1" [eCpri_header/eCpri_header_with_8PCID.cpp:101]   --->   Operation 6 'store' <Predicate = (data_src_state_load == 3)> <Delay = 0.64>
ST_1 : Operation 7 [1/1] (0.60ns)   --->   "br label %._crit_edge483" [eCpri_header/eCpri_header_with_8PCID.cpp:102]   --->   Operation 7 'br' <Predicate = (data_src_state_load == 3)> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.64ns)   --->   "store i2 -1, i2* @data_src_state, align 1" [eCpri_header/eCpri_header_with_8PCID.cpp:95]   --->   Operation 8 'store' <Predicate = (data_src_state_load == 2)> <Delay = 0.64>
ST_1 : Operation 9 [1/1] (0.60ns)   --->   "br label %._crit_edge483" [eCpri_header/eCpri_header_with_8PCID.cpp:96]   --->   Operation 9 'br' <Predicate = (data_src_state_load == 2)> <Delay = 0.60>
ST_1 : Operation 10 [1/1] (0.95ns)   --->   "%add_ln52 = add nsw i32 %count_load, 1" [eCpri_header/eCpri_header_with_8PCID.cpp:52]   --->   Operation 10 'add' 'add_ln52' <Predicate = (data_src_state_load == 1)> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.05ns)   --->   "%icmp_ln879 = icmp eq i32 %add_ln52, 10" [eCpri_header/eCpri_header_with_8PCID.cpp:53]   --->   Operation 11 'icmp' 'icmp_ln879' <Predicate = (data_src_state_load == 1)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %3, label %4" [eCpri_header/eCpri_header_with_8PCID.cpp:53]   --->   Operation 12 'br' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.64ns)   --->   "store i2 1, i2* @data_src_state, align 1" [eCpri_header/eCpri_header_with_8PCID.cpp:79]   --->   Operation 13 'store' <Predicate = (data_src_state_load == 1 & !icmp_ln879)> <Delay = 0.64>
ST_1 : Operation 14 [1/1] (0.60ns)   --->   "br label %._crit_edge483" [eCpri_header/eCpri_header_with_8PCID.cpp:81]   --->   Operation 14 'br' <Predicate = (data_src_state_load == 1 & !icmp_ln879)> <Delay = 0.60>
ST_1 : Operation 15 [1/1] (0.64ns)   --->   "store i2 -2, i2* @data_src_state, align 1" [eCpri_header/eCpri_header_with_8PCID.cpp:57]   --->   Operation 15 'store' <Predicate = (data_src_state_load == 1 & icmp_ln879)> <Delay = 0.64>
ST_1 : Operation 16 [1/1] (0.60ns)   --->   "br label %._crit_edge483" [eCpri_header/eCpri_header_with_8PCID.cpp:59]   --->   Operation 16 'br' <Predicate = (data_src_state_load == 1 & icmp_ln879)> <Delay = 0.60>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i16P(i16* %eCPRI_PCID_config_V_PCID_conf_V, i32 1)" [eCpri_header/eCpri_header_with_8PCID.cpp:41]   --->   Operation 17 'nbreadreq' 'tmp' <Predicate = (data_src_state_load == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 18 [1/1] (0.60ns)   --->   "br i1 %tmp, label %1, label %._crit_edge483" [eCpri_header/eCpri_header_with_8PCID.cpp:41]   --->   Operation 18 'br' <Predicate = (data_src_state_load == 0)> <Delay = 0.60>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_PCID_conf_V = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %eCPRI_PCID_config_V_PCID_conf_V)" [eCpri_header/eCpri_header_with_8PCID.cpp:44]   --->   Operation 19 'read' 'tmp_PCID_conf_V' <Predicate = (data_src_state_load == 0 & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 20 [1/1] (0.64ns)   --->   "store i2 1, i2* @data_src_state, align 1" [eCpri_header/eCpri_header_with_8PCID.cpp:47]   --->   Operation 20 'store' <Predicate = (data_src_state_load == 0 & tmp)> <Delay = 0.64>
ST_1 : Operation 21 [1/1] (0.60ns)   --->   "br label %._crit_edge483" [eCpri_header/eCpri_header_with_8PCID.cpp:48]   --->   Operation 21 'br' <Predicate = (data_src_state_load == 0 & tmp)> <Delay = 0.60>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%count_flag_1 = phi i1 [ false, %codeRepl ], [ true, %6 ], [ false, %5 ], [ true, %3 ], [ true, %4 ], [ true, %1 ], [ false, %0 ]"   --->   Operation 22 'phi' 'count_flag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%count_new_1 = phi i32 [ undef, %codeRepl ], [ 0, %6 ], [ undef, %5 ], [ 0, %3 ], [ %add_ln52, %4 ], [ 0, %1 ], [ 0, %0 ]" [eCpri_header/eCpri_header_with_8PCID.cpp:52]   --->   Operation 23 'phi' 'count_new_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %count_flag_1, label %mergeST, label %._crit_edge483.new"   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "store i32 %count_new_1, i32* @count, align 4" [eCpri_header/eCpri_header_with_8PCID.cpp:43]   --->   Operation 25 'store' <Predicate = (count_flag_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.60>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %eCPRI_PCID_config_V_PCID_conf_V), !map !94"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %eCPRI_data_out_V_data_V), !map !98"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_out), !map !102"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %PAYLOAD_VALUE), !map !106"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @eCpri_header_config_s) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %eCPRI_data_out_V_data_V, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [eCpri_header/eCpri_header_with_8PCID.cpp:11]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %eCPRI_PCID_config_V_PCID_conf_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [eCpri_header/eCpri_header_with_8PCID.cpp:13]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [eCpri_header/eCpri_header_with_8PCID.cpp:15]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %state_out, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [eCpri_header/eCpri_header_with_8PCID.cpp:16]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %PAYLOAD_VALUE, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [eCpri_header/eCpri_header_with_8PCID.cpp:17]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [eCpri_header/eCpri_header_with_8PCID.cpp:18]   --->   Operation 36 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i2* @data_src_state, i32 1, [1 x i8]* @p_str) nounwind" [eCpri_header/eCpri_header_with_8PCID.cpp:34]   --->   Operation 37 'specreset' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i2 %data_src_state_load to i8" [eCpri_header/eCpri_header_with_8PCID.cpp:36]   --->   Operation 38 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %state_out, i8 %zext_ln36)" [eCpri_header/eCpri_header_with_8PCID.cpp:36]   --->   Operation 39 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%pcid_config_value_V_s = load i16* @pcid_config_value_V, align 2" [eCpri_header/eCpri_header_with_8PCID.cpp:73]   --->   Operation 40 'load' 'pcid_config_value_V_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%start_pcid_config_va_1 = load i16* @start_pcid_config_va, align 2" [eCpri_header/eCpri_header_with_8PCID.cpp:100]   --->   Operation 41 'load' 'start_pcid_config_va_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.60ns)   --->   "store i16 %start_pcid_config_va_1, i16* @pcid_config_value_V, align 2" [eCpri_header/eCpri_header_with_8PCID.cpp:100]   --->   Operation 42 'store' <Predicate = (data_src_state_load == 3)> <Delay = 0.60>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %PAYLOAD_VALUE, i16 144)" [eCpri_header/eCpri_header_with_8PCID.cpp:84]   --->   Operation 43 'write' <Predicate = (data_src_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i32(i16 256, i16 %pcid_config_value_V_s, i32 9437185)" [eCpri_header/eCpri_header_with_8PCID.cpp:91]   --->   Operation 44 'bitconcatenate' 'p_Result_1' <Predicate = (data_src_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %eCPRI_data_out_V_data_V, i64 %p_Result_1)" [eCpri_header/eCpri_header_with_8PCID.cpp:93]   --->   Operation 45 'write' <Predicate = (data_src_state_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %PAYLOAD_VALUE, i16 1440)" [eCpri_header/eCpri_header_with_8PCID.cpp:68]   --->   Operation 46 'write' <Predicate = (data_src_state_load == 1 & !icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i32(i16 256, i16 %pcid_config_value_V_s, i32 94371841)" [eCpri_header/eCpri_header_with_8PCID.cpp:75]   --->   Operation 47 'bitconcatenate' 'p_Result_s' <Predicate = (data_src_state_load == 1 & !icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %eCPRI_data_out_V_data_V, i64 %p_Result_s)" [eCpri_header/eCpri_header_with_8PCID.cpp:78]   --->   Operation 48 'write' <Predicate = (data_src_state_load == 1 & !icmp_ln879)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 49 [1/1] (0.60ns)   --->   "store i16 %tmp_PCID_conf_V, i16* @pcid_config_value_V, align 2" [eCpri_header/eCpri_header_with_8PCID.cpp:45]   --->   Operation 49 'store' <Predicate = (data_src_state_load == 0 & tmp)> <Delay = 0.60>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "store i16 %tmp_PCID_conf_V, i16* @start_pcid_config_va, align 2" [eCpri_header/eCpri_header_with_8PCID.cpp:46]   --->   Operation 50 'store' <Predicate = (data_src_state_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br label %._crit_edge483.new"   --->   Operation 51 'br' <Predicate = (count_flag_1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "ret void" [eCpri_header/eCpri_header_with_8PCID.cpp:104]   --->   Operation 52 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ eCPRI_PCID_config_V_PCID_conf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ eCPRI_data_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ state_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ PAYLOAD_VALUE]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_src_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pcid_config_value_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ start_pcid_config_va]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_src_state_load    (load          ) [ 011]
count_load             (load          ) [ 000]
switch_ln38            (switch        ) [ 000]
store_ln101            (store         ) [ 000]
br_ln102               (br            ) [ 000]
store_ln95             (store         ) [ 000]
br_ln96                (br            ) [ 000]
add_ln52               (add           ) [ 000]
icmp_ln879             (icmp          ) [ 011]
br_ln53                (br            ) [ 000]
store_ln79             (store         ) [ 000]
br_ln81                (br            ) [ 000]
store_ln57             (store         ) [ 000]
br_ln59                (br            ) [ 000]
tmp                    (nbreadreq     ) [ 011]
br_ln41                (br            ) [ 000]
tmp_PCID_conf_V        (read          ) [ 011]
store_ln47             (store         ) [ 000]
br_ln48                (br            ) [ 000]
count_flag_1           (phi           ) [ 011]
count_new_1            (phi           ) [ 000]
br_ln0                 (br            ) [ 000]
store_ln43             (store         ) [ 000]
specbitsmap_ln0        (specbitsmap   ) [ 000]
specbitsmap_ln0        (specbitsmap   ) [ 000]
specbitsmap_ln0        (specbitsmap   ) [ 000]
specbitsmap_ln0        (specbitsmap   ) [ 000]
spectopmodule_ln0      (spectopmodule ) [ 000]
specinterface_ln11     (specinterface ) [ 000]
specinterface_ln13     (specinterface ) [ 000]
specinterface_ln15     (specinterface ) [ 000]
specinterface_ln16     (specinterface ) [ 000]
specinterface_ln17     (specinterface ) [ 000]
specpipeline_ln18      (specpipeline  ) [ 000]
specreset_ln34         (specreset     ) [ 000]
zext_ln36              (zext          ) [ 000]
write_ln36             (write         ) [ 000]
pcid_config_value_V_s  (load          ) [ 000]
start_pcid_config_va_1 (load          ) [ 000]
store_ln100            (store         ) [ 000]
write_ln84             (write         ) [ 000]
p_Result_1             (bitconcatenate) [ 000]
write_ln93             (write         ) [ 000]
write_ln68             (write         ) [ 000]
p_Result_s             (bitconcatenate) [ 000]
write_ln78             (write         ) [ 000]
store_ln45             (store         ) [ 000]
store_ln46             (store         ) [ 000]
br_ln0                 (br            ) [ 000]
ret_ln104              (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="eCPRI_PCID_config_V_PCID_conf_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eCPRI_PCID_config_V_PCID_conf_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="eCPRI_data_out_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eCPRI_data_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="PAYLOAD_VALUE">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PAYLOAD_VALUE"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_src_state">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_src_state"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="count">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pcid_config_value_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pcid_config_value_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="start_pcid_config_va">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_pcid_config_va"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i16P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="eCpri_header_config_s"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i8P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i16P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_nbreadreq_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_PCID_conf_V_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_PCID_conf_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln36_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="0" index="2" bw="2" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="0"/>
<pin id="104" dir="0" index="2" bw="12" slack="0"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln84/2 write_ln68/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_write_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="0"/>
<pin id="112" dir="0" index="2" bw="64" slack="0"/>
<pin id="113" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln78/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="count_flag_1_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="count_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="count_flag_1_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="4" bw="1" slack="0"/>
<pin id="126" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="6" bw="1" slack="0"/>
<pin id="128" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="8" bw="1" slack="0"/>
<pin id="130" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="10" bw="1" slack="0"/>
<pin id="132" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="12" bw="1" slack="0"/>
<pin id="134" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="14" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_flag_1/1 "/>
</bind>
</comp>

<comp id="144" class="1005" name="count_new_1_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="count_new_1 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="count_new_1_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="4" bw="1" slack="0"/>
<pin id="153" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="6" bw="1" slack="0"/>
<pin id="155" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="8" bw="32" slack="0"/>
<pin id="157" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="10" bw="1" slack="0"/>
<pin id="159" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="12" bw="1" slack="0"/>
<pin id="161" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="14" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_new_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="2" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 store_ln79/1 store_ln47/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="data_src_state_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="0"/>
<pin id="177" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_src_state_load/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="count_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln95_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="2" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln52_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln879_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="5" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln57_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="0" index="1" bw="2" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln43_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln36_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="1"/>
<pin id="216" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="pcid_config_value_V_s_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcid_config_value_V_s/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="start_pcid_config_va_1_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="start_pcid_config_va_1/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln100_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_Result_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="10" slack="0"/>
<pin id="235" dir="0" index="2" bw="16" slack="0"/>
<pin id="236" dir="0" index="3" bw="25" slack="0"/>
<pin id="237" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_Result_s_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="0" index="1" bw="10" slack="0"/>
<pin id="246" dir="0" index="2" bw="16" slack="0"/>
<pin id="247" dir="0" index="3" bw="28" slack="0"/>
<pin id="248" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln45_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="1"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln46_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="1"/>
<pin id="261" dir="0" index="1" bw="16" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="264" class="1005" name="data_src_state_load_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="1"/>
<pin id="266" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="data_src_state_load "/>
</bind>
</comp>

<comp id="269" class="1005" name="icmp_ln879_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="273" class="1005" name="tmp_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="277" class="1005" name="tmp_PCID_conf_V_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="1"/>
<pin id="279" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_PCID_conf_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="62" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="64" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="66" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="114"><net_src comp="74" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="76" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="120" pin=4"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="120" pin=6"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="120" pin=8"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="120" pin=10"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="120" pin=12"/></net>

<net id="143"><net_src comp="120" pin="14"/><net_sink comp="117" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="147" pin=4"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="147" pin=6"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="147" pin=10"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="147" pin=12"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="179" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="189" pin="2"/><net_sink comp="147" pin=8"/></net>

<net id="200"><net_src comp="189" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="20" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="147" pin="14"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="10" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="214" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="68" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="70" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="218" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="72" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="242"><net_src comp="232" pin="4"/><net_sink comp="109" pin=2"/></net>

<net id="249"><net_src comp="68" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="70" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="218" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="78" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="253"><net_src comp="243" pin="4"/><net_sink comp="109" pin=2"/></net>

<net id="258"><net_src comp="12" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="175" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="272"><net_src comp="196" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="80" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="88" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="259" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: eCPRI_data_out_V_data_V | {2 }
	Port: state_out | {2 }
	Port: PAYLOAD_VALUE | {2 }
	Port: data_src_state | {1 }
	Port: count | {1 }
	Port: pcid_config_value_V | {2 }
	Port: start_pcid_config_va | {2 }
 - Input state : 
	Port: eCpri_header_config : eCPRI_PCID_config_V_PCID_conf_V | {1 }
	Port: eCpri_header_config : data_src_state | {1 }
	Port: eCpri_header_config : count | {1 }
	Port: eCpri_header_config : pcid_config_value_V | {2 }
	Port: eCpri_header_config : start_pcid_config_va | {2 }
  - Chain level:
	State 1
		switch_ln38 : 1
		add_ln52 : 1
		icmp_ln879 : 2
		br_ln53 : 3
		count_flag_1 : 1
		count_new_1 : 1
		br_ln0 : 2
		store_ln43 : 2
	State 2
		write_ln36 : 1
		store_ln100 : 1
		p_Result_1 : 1
		write_ln93 : 2
		p_Result_s : 1
		write_ln78 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln52_fu_189      |    0    |    39   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln879_fu_196     |    0    |    20   |
|----------|----------------------------|---------|---------|
| nbreadreq|     tmp_nbreadreq_fu_80    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   read   | tmp_PCID_conf_V_read_fu_88 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   write_ln36_write_fu_94   |    0    |    0    |
|   write  |      grp_write_fu_101      |    0    |    0    |
|          |      grp_write_fu_109      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln36_fu_214      |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|      p_Result_1_fu_232     |    0    |    0    |
|          |      p_Result_s_fu_243     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    59   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    count_flag_1_reg_117   |    1   |
|    count_new_1_reg_144    |   32   |
|data_src_state_load_reg_264|    2   |
|     icmp_ln879_reg_269    |    1   |
|  tmp_PCID_conf_V_reg_277  |   16   |
|        tmp_reg_273        |    1   |
+---------------------------+--------+
|           Total           |   53   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_101 |  p2  |   2  |  12  |   24   |
| grp_write_fu_109 |  p2  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   152  ||   1.21  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   59   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   53   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   53   |   68   |
+-----------+--------+--------+--------+
