// Seed: 1631435376
module module_0 ();
  reg [-1 : -1] id_1;
  always @* for (id_1 = id_1; id_1; id_1 <<= 1) id_1 <= 1;
  localparam id_2 = 1;
  assign (supply1, weak0) id_1 = 1'b0;
  wor id_3;
  assign id_3 = ~id_1;
  assign id_3 = -1;
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd52,
    parameter id_1 = 32'd99,
    parameter id_2 = 32'd79,
    parameter id_4 = 32'd50,
    parameter id_7 = 32'd68
) (
    input  uwire _id_0,
    input  wire  _id_1
    , _id_4,
    output wor   _id_2
);
  wire [id_1 : ""] id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic [-1 : {  ~&  id_4  ,  id_0  ,  id_1  }  |  -  id_2] id_6;
  wire _id_7 = id_4;
  assign id_5 = id_5;
  uwire [(  id_7  ) : -1] id_8;
  assign id_8 = 1;
endmodule
