<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/user/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/cranelift-codegen-0.95.1/src/isa/x64/encoding/evex.rs`."><title>evex.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../../../static.files/rustdoc-6c3ea77c.css"><meta name="rustdoc-vars" data-root-path="../../../../../" data-static-root-path="../../../../../static.files/" data-current-crate="cranelift_codegen" data-themes="" data-resource-suffix="" data-rustdoc-version="1.86.0 (05f9846f8 2025-03-31)" data-channel="1.86.0" data-search-js="search-581efc7a.js" data-settings-js="settings-6dad6058.js" ><script src="../../../../../static.files/storage-3a5871a4.js"></script><script defer src="../../../../../static.files/src-script-b8d3f215.js"></script><script defer src="../../../../../src-files.js"></script><script defer src="../../../../../static.files/main-4d63596a.js"></script><noscript><link rel="stylesheet" href="../../../../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">cranelift_codegen/isa/x64/encoding/</div>evex.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! Encodes EVEX instructions. These instructions are those added by the AVX-512 extensions. The
<a href=#2 id=2 data-nosnippet>2</a>//! EVEX encoding requires a 4-byte prefix:
<a href=#3 id=3 data-nosnippet>3</a>//!
<a href=#4 id=4 data-nosnippet>4</a>//! Byte 0:  0x62
<a href=#5 id=5 data-nosnippet>5</a>//!         ┌───┬───┬───┬───┬───┬───┬───┬───┐
<a href=#6 id=6 data-nosnippet>6</a>//! Byte 1: │ R │ X │ B │ R'│ 0 │ 0 │ m │ m │
<a href=#7 id=7 data-nosnippet>7</a>//!         ├───┼───┼───┼───┼───┼───┼───┼───┤
<a href=#8 id=8 data-nosnippet>8</a>//! Byte 2: │ W │ v │ v │ v │ v │ 1 │ p │ p │
<a href=#9 id=9 data-nosnippet>9</a>//!         ├───┼───┼───┼───┼───┼───┼───┼───┤
<a href=#10 id=10 data-nosnippet>10</a>//! Byte 3: │ z │ L'│ L │ b │ V'│ a │ a │ a │
<a href=#11 id=11 data-nosnippet>11</a>//!         └───┴───┴───┴───┴───┴───┴───┴───┘
<a href=#12 id=12 data-nosnippet>12</a>//!
<a href=#13 id=13 data-nosnippet>13</a>//! The prefix is then followeded by the opcode byte, the ModR/M byte, and other optional suffixes
<a href=#14 id=14 data-nosnippet>14</a>//! (e.g. SIB byte, displacements, immediates) based on the instruction (see section 2.6, Intel
<a href=#15 id=15 data-nosnippet>15</a>//! Software Development Manual, volume 2A).
<a href=#16 id=16 data-nosnippet>16</a></span><span class="kw">use </span><span class="kw">super</span>::rex::{encode_modrm, LegacyPrefixes, OpcodeMap};
<a href=#17 id=17 data-nosnippet>17</a><span class="kw">use </span><span class="kw">super</span>::ByteSink;
<a href=#18 id=18 data-nosnippet>18</a><span class="kw">use </span>core::ops::RangeInclusive;
<a href=#19 id=19 data-nosnippet>19</a>
<a href=#20 id=20 data-nosnippet>20</a><span class="doccomment">/// Constructs an EVEX-encoded instruction using a builder pattern. This approach makes it visually
<a href=#21 id=21 data-nosnippet>21</a>/// easier to transform something the manual's syntax, `EVEX.256.66.0F38.W1 1F /r` to code:
<a href=#22 id=22 data-nosnippet>22</a>/// `EvexInstruction::new().length(...).prefix(...).map(...).w(true).opcode(0x1F).reg(...).rm(...)`.
<a href=#23 id=23 data-nosnippet>23</a></span><span class="kw">pub struct </span>EvexInstruction {
<a href=#24 id=24 data-nosnippet>24</a>    bits: u32,
<a href=#25 id=25 data-nosnippet>25</a>    opcode: u8,
<a href=#26 id=26 data-nosnippet>26</a>    reg: Register,
<a href=#27 id=27 data-nosnippet>27</a>    rm: Register,
<a href=#28 id=28 data-nosnippet>28</a>}
<a href=#29 id=29 data-nosnippet>29</a>
<a href=#30 id=30 data-nosnippet>30</a><span class="doccomment">/// Because some of the bit flags in the EVEX prefix are reversed and users of `EvexInstruction` may
<a href=#31 id=31 data-nosnippet>31</a>/// choose to skip setting fields, here we set some sane defaults. Note that:
<a href=#32 id=32 data-nosnippet>32</a>/// - the first byte is always `0x62` but you will notice it at the end of the default `bits` value
<a href=#33 id=33 data-nosnippet>33</a>///   implemented--remember the little-endian order
<a href=#34 id=34 data-nosnippet>34</a>/// - some bits are always set to certain values: bits 10-11 to 0, bit 18 to 1
<a href=#35 id=35 data-nosnippet>35</a>/// - the other bits set correspond to reversed bits: R, X, B, R' (byte 1), vvvv (byte 2), V' (byte
<a href=#36 id=36 data-nosnippet>36</a>///   3).
<a href=#37 id=37 data-nosnippet>37</a>///
<a href=#38 id=38 data-nosnippet>38</a>/// See the `default_emission` test for what these defaults are equivalent to (e.g. using RAX,
<a href=#39 id=39 data-nosnippet>39</a>/// unsetting the W bit, etc.)
<a href=#40 id=40 data-nosnippet>40</a></span><span class="kw">impl </span>Default <span class="kw">for </span>EvexInstruction {
<a href=#41 id=41 data-nosnippet>41</a>    <span class="kw">fn </span>default() -&gt; <span class="self">Self </span>{
<a href=#42 id=42 data-nosnippet>42</a>        <span class="self">Self </span>{
<a href=#43 id=43 data-nosnippet>43</a>            bits: <span class="number">0x08_7C_F0_62</span>,
<a href=#44 id=44 data-nosnippet>44</a>            opcode: <span class="number">0</span>,
<a href=#45 id=45 data-nosnippet>45</a>            reg: Register::default(),
<a href=#46 id=46 data-nosnippet>46</a>            rm: Register::default(),
<a href=#47 id=47 data-nosnippet>47</a>        }
<a href=#48 id=48 data-nosnippet>48</a>    }
<a href=#49 id=49 data-nosnippet>49</a>}
<a href=#50 id=50 data-nosnippet>50</a>
<a href=#51 id=51 data-nosnippet>51</a><span class="attr">#[allow(non_upper_case_globals)] </span><span class="comment">// This makes it easier to match the bit range names to the manual's names.
<a href=#52 id=52 data-nosnippet>52</a></span><span class="kw">impl </span>EvexInstruction {
<a href=#53 id=53 data-nosnippet>53</a>    <span class="doccomment">/// Construct a default EVEX instruction.
<a href=#54 id=54 data-nosnippet>54</a>    </span><span class="kw">pub fn </span>new() -&gt; <span class="self">Self </span>{
<a href=#55 id=55 data-nosnippet>55</a>        <span class="self">Self</span>::default()
<a href=#56 id=56 data-nosnippet>56</a>    }
<a href=#57 id=57 data-nosnippet>57</a>
<a href=#58 id=58 data-nosnippet>58</a>    <span class="doccomment">/// Set the length of the instruction . Note that there are sets of instructions (i.e. rounding,
<a href=#59 id=59 data-nosnippet>59</a>    /// memory broadcast) that modify the same underlying bits--at some point (TODO) we can add a
<a href=#60 id=60 data-nosnippet>60</a>    /// way to set those context bits and verify that both are not used (e.g. rounding AND length).
<a href=#61 id=61 data-nosnippet>61</a>    /// For now, this method is very convenient.
<a href=#62 id=62 data-nosnippet>62</a>    </span><span class="attr">#[inline(always)]
<a href=#63 id=63 data-nosnippet>63</a>    </span><span class="kw">pub fn </span>length(<span class="kw-2">mut </span><span class="self">self</span>, length: EvexVectorLength) -&gt; <span class="self">Self </span>{
<a href=#64 id=64 data-nosnippet>64</a>        <span class="self">self</span>.write(<span class="self">Self</span>::LL, EvexContext::Other { length }.bits() <span class="kw">as </span>u32);
<a href=#65 id=65 data-nosnippet>65</a>        <span class="self">self
<a href=#66 id=66 data-nosnippet>66</a>    </span>}
<a href=#67 id=67 data-nosnippet>67</a>
<a href=#68 id=68 data-nosnippet>68</a>    <span class="doccomment">/// Set the legacy prefix byte of the instruction: None | 66 | F0 | F2 | F3. EVEX instructions
<a href=#69 id=69 data-nosnippet>69</a>    /// pack these into the prefix, not as separate bytes.
<a href=#70 id=70 data-nosnippet>70</a>    </span><span class="attr">#[inline(always)]
<a href=#71 id=71 data-nosnippet>71</a>    </span><span class="kw">pub fn </span>prefix(<span class="kw-2">mut </span><span class="self">self</span>, prefix: LegacyPrefixes) -&gt; <span class="self">Self </span>{
<a href=#72 id=72 data-nosnippet>72</a>        <span class="self">self</span>.write(<span class="self">Self</span>::pp, prefix.bits() <span class="kw">as </span>u32);
<a href=#73 id=73 data-nosnippet>73</a>        <span class="self">self
<a href=#74 id=74 data-nosnippet>74</a>    </span>}
<a href=#75 id=75 data-nosnippet>75</a>
<a href=#76 id=76 data-nosnippet>76</a>    <span class="doccomment">/// Set the opcode map byte of the instruction: None | 0F | 0F38 | 0F3A. EVEX instructions pack
<a href=#77 id=77 data-nosnippet>77</a>    /// these into the prefix, not as separate bytes.
<a href=#78 id=78 data-nosnippet>78</a>    </span><span class="attr">#[inline(always)]
<a href=#79 id=79 data-nosnippet>79</a>    </span><span class="kw">pub fn </span>map(<span class="kw-2">mut </span><span class="self">self</span>, map: OpcodeMap) -&gt; <span class="self">Self </span>{
<a href=#80 id=80 data-nosnippet>80</a>        <span class="self">self</span>.write(<span class="self">Self</span>::mm, map.bits() <span class="kw">as </span>u32);
<a href=#81 id=81 data-nosnippet>81</a>        <span class="self">self
<a href=#82 id=82 data-nosnippet>82</a>    </span>}
<a href=#83 id=83 data-nosnippet>83</a>
<a href=#84 id=84 data-nosnippet>84</a>    <span class="doccomment">/// Set the W bit, typically used to indicate an instruction using 64 bits of an operand (e.g.
<a href=#85 id=85 data-nosnippet>85</a>    /// 64 bit lanes). EVEX packs this bit in the EVEX prefix; previous encodings used the REX
<a href=#86 id=86 data-nosnippet>86</a>    /// prefix.
<a href=#87 id=87 data-nosnippet>87</a>    </span><span class="attr">#[inline(always)]
<a href=#88 id=88 data-nosnippet>88</a>    </span><span class="kw">pub fn </span>w(<span class="kw-2">mut </span><span class="self">self</span>, w: bool) -&gt; <span class="self">Self </span>{
<a href=#89 id=89 data-nosnippet>89</a>        <span class="self">self</span>.write(<span class="self">Self</span>::W, w <span class="kw">as </span>u32);
<a href=#90 id=90 data-nosnippet>90</a>        <span class="self">self
<a href=#91 id=91 data-nosnippet>91</a>    </span>}
<a href=#92 id=92 data-nosnippet>92</a>
<a href=#93 id=93 data-nosnippet>93</a>    <span class="doccomment">/// Set the instruction opcode byte.
<a href=#94 id=94 data-nosnippet>94</a>    </span><span class="attr">#[inline(always)]
<a href=#95 id=95 data-nosnippet>95</a>    </span><span class="kw">pub fn </span>opcode(<span class="kw-2">mut </span><span class="self">self</span>, opcode: u8) -&gt; <span class="self">Self </span>{
<a href=#96 id=96 data-nosnippet>96</a>        <span class="self">self</span>.opcode = opcode;
<a href=#97 id=97 data-nosnippet>97</a>        <span class="self">self
<a href=#98 id=98 data-nosnippet>98</a>    </span>}
<a href=#99 id=99 data-nosnippet>99</a>
<a href=#100 id=100 data-nosnippet>100</a>    <span class="doccomment">/// Set the register to use for the `reg` bits; many instructions use this as the write operand.
<a href=#101 id=101 data-nosnippet>101</a>    /// Setting this affects both the ModRM byte (`reg` section) and the EVEX prefix (the extension
<a href=#102 id=102 data-nosnippet>102</a>    /// bits for register encodings &gt; 8).
<a href=#103 id=103 data-nosnippet>103</a>    </span><span class="attr">#[inline(always)]
<a href=#104 id=104 data-nosnippet>104</a>    </span><span class="kw">pub fn </span>reg(<span class="kw-2">mut </span><span class="self">self</span>, reg: <span class="kw">impl </span>Into&lt;Register&gt;) -&gt; <span class="self">Self </span>{
<a href=#105 id=105 data-nosnippet>105</a>        <span class="self">self</span>.reg = reg.into();
<a href=#106 id=106 data-nosnippet>106</a>        <span class="kw">let </span>r = !(<span class="self">self</span>.reg.<span class="number">0 </span>&gt;&gt; <span class="number">3</span>) &amp; <span class="number">1</span>;
<a href=#107 id=107 data-nosnippet>107</a>        <span class="kw">let </span>r_ = !(<span class="self">self</span>.reg.<span class="number">0 </span>&gt;&gt; <span class="number">4</span>) &amp; <span class="number">1</span>;
<a href=#108 id=108 data-nosnippet>108</a>        <span class="self">self</span>.write(<span class="self">Self</span>::R, r <span class="kw">as </span>u32);
<a href=#109 id=109 data-nosnippet>109</a>        <span class="self">self</span>.write(<span class="self">Self</span>::R_, r_ <span class="kw">as </span>u32);
<a href=#110 id=110 data-nosnippet>110</a>        <span class="self">self
<a href=#111 id=111 data-nosnippet>111</a>    </span>}
<a href=#112 id=112 data-nosnippet>112</a>
<a href=#113 id=113 data-nosnippet>113</a>    <span class="doccomment">/// Set the mask to use. See section 2.6 in the Intel Software Developer's Manual, volume 2A for
<a href=#114 id=114 data-nosnippet>114</a>    /// more details.
<a href=#115 id=115 data-nosnippet>115</a>    </span><span class="attr">#[allow(dead_code)]
<a href=#116 id=116 data-nosnippet>116</a>    #[inline(always)]
<a href=#117 id=117 data-nosnippet>117</a>    </span><span class="kw">pub fn </span>mask(<span class="kw-2">mut </span><span class="self">self</span>, mask: EvexMasking) -&gt; <span class="self">Self </span>{
<a href=#118 id=118 data-nosnippet>118</a>        <span class="self">self</span>.write(<span class="self">Self</span>::aaa, mask.aaa_bits() <span class="kw">as </span>u32);
<a href=#119 id=119 data-nosnippet>119</a>        <span class="self">self</span>.write(<span class="self">Self</span>::z, mask.z_bit() <span class="kw">as </span>u32);
<a href=#120 id=120 data-nosnippet>120</a>        <span class="self">self
<a href=#121 id=121 data-nosnippet>121</a>    </span>}
<a href=#122 id=122 data-nosnippet>122</a>
<a href=#123 id=123 data-nosnippet>123</a>    <span class="doccomment">/// Set the `vvvvv` register; some instructions allow using this as a second, non-destructive
<a href=#124 id=124 data-nosnippet>124</a>    /// source register in 3-operand instructions (e.g. 2 read, 1 write).
<a href=#125 id=125 data-nosnippet>125</a>    </span><span class="attr">#[allow(dead_code)]
<a href=#126 id=126 data-nosnippet>126</a>    #[inline(always)]
<a href=#127 id=127 data-nosnippet>127</a>    </span><span class="kw">pub fn </span>vvvvv(<span class="kw-2">mut </span><span class="self">self</span>, reg: <span class="kw">impl </span>Into&lt;Register&gt;) -&gt; <span class="self">Self </span>{
<a href=#128 id=128 data-nosnippet>128</a>        <span class="kw">let </span>reg = reg.into();
<a href=#129 id=129 data-nosnippet>129</a>        <span class="self">self</span>.write(<span class="self">Self</span>::vvvv, !(reg.<span class="number">0 </span><span class="kw">as </span>u32) &amp; <span class="number">0b1111</span>);
<a href=#130 id=130 data-nosnippet>130</a>        <span class="self">self</span>.write(<span class="self">Self</span>::V_, !(reg.<span class="number">0 </span><span class="kw">as </span>u32 &gt;&gt; <span class="number">4</span>) &amp; <span class="number">0b1</span>);
<a href=#131 id=131 data-nosnippet>131</a>        <span class="self">self
<a href=#132 id=132 data-nosnippet>132</a>    </span>}
<a href=#133 id=133 data-nosnippet>133</a>
<a href=#134 id=134 data-nosnippet>134</a>    <span class="doccomment">/// Set the register to use for the `rm` bits; many instructions use this as the "read from
<a href=#135 id=135 data-nosnippet>135</a>    /// register/memory" operand. Currently this does not support memory addressing (TODO).Setting
<a href=#136 id=136 data-nosnippet>136</a>    /// this affects both the ModRM byte (`rm` section) and the EVEX prefix (the extension bits for
<a href=#137 id=137 data-nosnippet>137</a>    /// register encodings &gt; 8).
<a href=#138 id=138 data-nosnippet>138</a>    </span><span class="attr">#[inline(always)]
<a href=#139 id=139 data-nosnippet>139</a>    </span><span class="kw">pub fn </span>rm(<span class="kw-2">mut </span><span class="self">self</span>, reg: <span class="kw">impl </span>Into&lt;Register&gt;) -&gt; <span class="self">Self </span>{
<a href=#140 id=140 data-nosnippet>140</a>        <span class="self">self</span>.rm = reg.into();
<a href=#141 id=141 data-nosnippet>141</a>        <span class="kw">let </span>b = !(<span class="self">self</span>.rm.<span class="number">0 </span>&gt;&gt; <span class="number">3</span>) &amp; <span class="number">1</span>;
<a href=#142 id=142 data-nosnippet>142</a>        <span class="kw">let </span>x = !(<span class="self">self</span>.rm.<span class="number">0 </span>&gt;&gt; <span class="number">4</span>) &amp; <span class="number">1</span>;
<a href=#143 id=143 data-nosnippet>143</a>        <span class="self">self</span>.write(<span class="self">Self</span>::X, x <span class="kw">as </span>u32);
<a href=#144 id=144 data-nosnippet>144</a>        <span class="self">self</span>.write(<span class="self">Self</span>::B, b <span class="kw">as </span>u32);
<a href=#145 id=145 data-nosnippet>145</a>        <span class="self">self
<a href=#146 id=146 data-nosnippet>146</a>    </span>}
<a href=#147 id=147 data-nosnippet>147</a>
<a href=#148 id=148 data-nosnippet>148</a>    <span class="doccomment">/// Emit the EVEX-encoded instruction to the code sink:
<a href=#149 id=149 data-nosnippet>149</a>    /// - first, the 4-byte EVEX prefix;
<a href=#150 id=150 data-nosnippet>150</a>    /// - then, the opcode byte;
<a href=#151 id=151 data-nosnippet>151</a>    /// - finally, the ModR/M byte.
<a href=#152 id=152 data-nosnippet>152</a>    ///
<a href=#153 id=153 data-nosnippet>153</a>    /// Eventually this method should support encodings of more than just the reg-reg addressing mode (TODO).
<a href=#154 id=154 data-nosnippet>154</a>    </span><span class="kw">pub fn </span>encode&lt;CS: ByteSink + <span class="question-mark">?</span>Sized&gt;(<span class="kw-2">&amp;</span><span class="self">self</span>, sink: <span class="kw-2">&amp;mut </span>CS) {
<a href=#155 id=155 data-nosnippet>155</a>        sink.put4(<span class="self">self</span>.bits);
<a href=#156 id=156 data-nosnippet>156</a>        sink.put1(<span class="self">self</span>.opcode);
<a href=#157 id=157 data-nosnippet>157</a>        sink.put1(encode_modrm(<span class="number">3</span>, <span class="self">self</span>.reg.<span class="number">0 </span>&amp; <span class="number">7</span>, <span class="self">self</span>.rm.<span class="number">0 </span>&amp; <span class="number">7</span>));
<a href=#158 id=158 data-nosnippet>158</a>    }
<a href=#159 id=159 data-nosnippet>159</a>
<a href=#160 id=160 data-nosnippet>160</a>    <span class="comment">// In order to simplify the encoding of the various bit ranges in the prefix, we specify those
<a href=#161 id=161 data-nosnippet>161</a>    // ranges according to the table below (extracted from the Intel Software Development Manual,
<a href=#162 id=162 data-nosnippet>162</a>    // volume 2A). Remember that, because we pack the 4-byte prefix into a little-endian `u32`, this
<a href=#163 id=163 data-nosnippet>163</a>    // chart should be read from right-to-left, top-to-bottom. Note also that we start ranges at bit
<a href=#164 id=164 data-nosnippet>164</a>    // 8, leaving bits 0-7 for the mandatory `0x62`.
<a href=#165 id=165 data-nosnippet>165</a>    //         ┌───┬───┬───┬───┬───┬───┬───┬───┐
<a href=#166 id=166 data-nosnippet>166</a>    // Byte 1: │ R │ X │ B │ R'│ 0 │ 0 │ m │ m │
<a href=#167 id=167 data-nosnippet>167</a>    //         ├───┼───┼───┼───┼───┼───┼───┼───┤
<a href=#168 id=168 data-nosnippet>168</a>    // Byte 2: │ W │ v │ v │ v │ v │ 1 │ p │ p │
<a href=#169 id=169 data-nosnippet>169</a>    //         ├───┼───┼───┼───┼───┼───┼───┼───┤
<a href=#170 id=170 data-nosnippet>170</a>    // Byte 3: │ z │ L'│ L │ b │ V'│ a │ a │ a │
<a href=#171 id=171 data-nosnippet>171</a>    //         └───┴───┴───┴───┴───┴───┴───┴───┘
<a href=#172 id=172 data-nosnippet>172</a>
<a href=#173 id=173 data-nosnippet>173</a>    // Byte 1:
<a href=#174 id=174 data-nosnippet>174</a>    </span><span class="kw">const </span>mm: RangeInclusive&lt;u8&gt; = <span class="number">8</span>..=<span class="number">9</span>;
<a href=#175 id=175 data-nosnippet>175</a>    <span class="kw">const </span>R_: RangeInclusive&lt;u8&gt; = <span class="number">12</span>..=<span class="number">12</span>;
<a href=#176 id=176 data-nosnippet>176</a>    <span class="kw">const </span>B: RangeInclusive&lt;u8&gt; = <span class="number">13</span>..=<span class="number">13</span>;
<a href=#177 id=177 data-nosnippet>177</a>    <span class="kw">const </span>X: RangeInclusive&lt;u8&gt; = <span class="number">14</span>..=<span class="number">14</span>;
<a href=#178 id=178 data-nosnippet>178</a>    <span class="kw">const </span>R: RangeInclusive&lt;u8&gt; = <span class="number">15</span>..=<span class="number">15</span>;
<a href=#179 id=179 data-nosnippet>179</a>
<a href=#180 id=180 data-nosnippet>180</a>    <span class="comment">// Byte 2:
<a href=#181 id=181 data-nosnippet>181</a>    </span><span class="kw">const </span>pp: RangeInclusive&lt;u8&gt; = <span class="number">16</span>..=<span class="number">17</span>;
<a href=#182 id=182 data-nosnippet>182</a>    <span class="kw">const </span>vvvv: RangeInclusive&lt;u8&gt; = <span class="number">19</span>..=<span class="number">22</span>;
<a href=#183 id=183 data-nosnippet>183</a>    <span class="kw">const </span>W: RangeInclusive&lt;u8&gt; = <span class="number">23</span>..=<span class="number">23</span>;
<a href=#184 id=184 data-nosnippet>184</a>
<a href=#185 id=185 data-nosnippet>185</a>    <span class="comment">// Byte 3:
<a href=#186 id=186 data-nosnippet>186</a>    </span><span class="kw">const </span>aaa: RangeInclusive&lt;u8&gt; = <span class="number">24</span>..=<span class="number">26</span>;
<a href=#187 id=187 data-nosnippet>187</a>    <span class="kw">const </span>V_: RangeInclusive&lt;u8&gt; = <span class="number">27</span>..=<span class="number">27</span>;
<a href=#188 id=188 data-nosnippet>188</a>    <span class="attr">#[allow(dead_code)] </span><span class="comment">// Will be used once broadcast and rounding controls are exposed.
<a href=#189 id=189 data-nosnippet>189</a>    </span><span class="kw">const </span>b: RangeInclusive&lt;u8&gt; = <span class="number">28</span>..=<span class="number">28</span>;
<a href=#190 id=190 data-nosnippet>190</a>    <span class="kw">const </span>LL: RangeInclusive&lt;u8&gt; = <span class="number">29</span>..=<span class="number">30</span>;
<a href=#191 id=191 data-nosnippet>191</a>    <span class="kw">const </span>z: RangeInclusive&lt;u8&gt; = <span class="number">31</span>..=<span class="number">31</span>;
<a href=#192 id=192 data-nosnippet>192</a>
<a href=#193 id=193 data-nosnippet>193</a>    <span class="comment">// A convenience method for writing the `value` bits to the given range in `self.bits`.
<a href=#194 id=194 data-nosnippet>194</a>    </span><span class="attr">#[inline]
<a href=#195 id=195 data-nosnippet>195</a>    </span><span class="kw">fn </span>write(<span class="kw-2">&amp;mut </span><span class="self">self</span>, range: RangeInclusive&lt;u8&gt;, value: u32) {
<a href=#196 id=196 data-nosnippet>196</a>        <span class="macro">assert!</span>(ExactSizeIterator::len(<span class="kw-2">&amp;</span>range) &gt; <span class="number">0</span>);
<a href=#197 id=197 data-nosnippet>197</a>        <span class="kw">let </span>size = range.end() - range.start() + <span class="number">1</span>; <span class="comment">// Calculate the number of bits in the range.
<a href=#198 id=198 data-nosnippet>198</a>        </span><span class="kw">let </span>mask: u32 = (<span class="number">1 </span>&lt;&lt; size) - <span class="number">1</span>; <span class="comment">// Generate a bit mask.
<a href=#199 id=199 data-nosnippet>199</a>        </span><span class="macro">debug_assert!</span>(
<a href=#200 id=200 data-nosnippet>200</a>            value &lt;= mask,
<a href=#201 id=201 data-nosnippet>201</a>            <span class="string">"The written value should have fewer than {} bits."</span>,
<a href=#202 id=202 data-nosnippet>202</a>            size
<a href=#203 id=203 data-nosnippet>203</a>        );
<a href=#204 id=204 data-nosnippet>204</a>        <span class="kw">let </span>mask_complement = !(mask &lt;&lt; <span class="kw-2">*</span>range.start()); <span class="comment">// Create the bitwise complement for the clear mask.
<a href=#205 id=205 data-nosnippet>205</a>        </span><span class="self">self</span>.bits &amp;= mask_complement; <span class="comment">// Clear the bits in `range`; otherwise the OR below may allow previously-set bits to slip through.
<a href=#206 id=206 data-nosnippet>206</a>        </span><span class="kw">let </span>value = value &lt;&lt; <span class="kw-2">*</span>range.start(); <span class="comment">// Place the value in the correct location (assumes `value &lt;= mask`).
<a href=#207 id=207 data-nosnippet>207</a>        </span><span class="self">self</span>.bits |= value; <span class="comment">// Modify the bits in `range`.
<a href=#208 id=208 data-nosnippet>208</a>    </span>}
<a href=#209 id=209 data-nosnippet>209</a>}
<a href=#210 id=210 data-nosnippet>210</a>
<a href=#211 id=211 data-nosnippet>211</a><span class="doccomment">/// Describe the register index to use. This wrapper is a type-safe way to pass
<a href=#212 id=212 data-nosnippet>212</a>/// around the registers defined in `inst/regs.rs`.
<a href=#213 id=213 data-nosnippet>213</a></span><span class="attr">#[derive(Copy, Clone, Default)]
<a href=#214 id=214 data-nosnippet>214</a></span><span class="kw">pub struct </span>Register(u8);
<a href=#215 id=215 data-nosnippet>215</a><span class="kw">impl </span>From&lt;u8&gt; <span class="kw">for </span>Register {
<a href=#216 id=216 data-nosnippet>216</a>    <span class="kw">fn </span>from(reg: u8) -&gt; <span class="self">Self </span>{
<a href=#217 id=217 data-nosnippet>217</a>        <span class="macro">debug_assert!</span>(reg &lt; <span class="number">16</span>);
<a href=#218 id=218 data-nosnippet>218</a>        <span class="self">Self</span>(reg)
<a href=#219 id=219 data-nosnippet>219</a>    }
<a href=#220 id=220 data-nosnippet>220</a>}
<a href=#221 id=221 data-nosnippet>221</a><span class="kw">impl </span>Into&lt;u8&gt; <span class="kw">for </span>Register {
<a href=#222 id=222 data-nosnippet>222</a>    <span class="kw">fn </span>into(<span class="self">self</span>) -&gt; u8 {
<a href=#223 id=223 data-nosnippet>223</a>        <span class="self">self</span>.<span class="number">0
<a href=#224 id=224 data-nosnippet>224</a>    </span>}
<a href=#225 id=225 data-nosnippet>225</a>}
<a href=#226 id=226 data-nosnippet>226</a>
<a href=#227 id=227 data-nosnippet>227</a><span class="doccomment">/// Defines the EVEX context for the `L'`, `L`, and `b` bits (bits 6:4 of EVEX P2 byte). Table 2-36 in
<a href=#228 id=228 data-nosnippet>228</a>/// section 2.6.10 (Intel Software Development Manual, volume 2A) describes how these bits can be
<a href=#229 id=229 data-nosnippet>229</a>/// used together for certain classes of instructions; i.e., special care should be taken to ensure
<a href=#230 id=230 data-nosnippet>230</a>/// that instructions use an applicable correct `EvexContext`. Table 2-39 contains cases where
<a href=#231 id=231 data-nosnippet>231</a>/// opcodes can result in an #UD.
<a href=#232 id=232 data-nosnippet>232</a></span><span class="attr">#[allow(dead_code, missing_docs)] </span><span class="comment">// Rounding and broadcast modes are not yet used.
<a href=#233 id=233 data-nosnippet>233</a></span><span class="kw">pub enum </span>EvexContext {
<a href=#234 id=234 data-nosnippet>234</a>    RoundingRegToRegFP {
<a href=#235 id=235 data-nosnippet>235</a>        rc: EvexRoundingControl,
<a href=#236 id=236 data-nosnippet>236</a>    },
<a href=#237 id=237 data-nosnippet>237</a>    NoRoundingFP {
<a href=#238 id=238 data-nosnippet>238</a>        sae: bool,
<a href=#239 id=239 data-nosnippet>239</a>        length: EvexVectorLength,
<a href=#240 id=240 data-nosnippet>240</a>    },
<a href=#241 id=241 data-nosnippet>241</a>    MemoryOp {
<a href=#242 id=242 data-nosnippet>242</a>        broadcast: bool,
<a href=#243 id=243 data-nosnippet>243</a>        length: EvexVectorLength,
<a href=#244 id=244 data-nosnippet>244</a>    },
<a href=#245 id=245 data-nosnippet>245</a>    Other {
<a href=#246 id=246 data-nosnippet>246</a>        length: EvexVectorLength,
<a href=#247 id=247 data-nosnippet>247</a>    },
<a href=#248 id=248 data-nosnippet>248</a>}
<a href=#249 id=249 data-nosnippet>249</a>
<a href=#250 id=250 data-nosnippet>250</a><span class="kw">impl </span>Default <span class="kw">for </span>EvexContext {
<a href=#251 id=251 data-nosnippet>251</a>    <span class="kw">fn </span>default() -&gt; <span class="self">Self </span>{
<a href=#252 id=252 data-nosnippet>252</a>        <span class="self">Self</span>::Other {
<a href=#253 id=253 data-nosnippet>253</a>            length: EvexVectorLength::default(),
<a href=#254 id=254 data-nosnippet>254</a>        }
<a href=#255 id=255 data-nosnippet>255</a>    }
<a href=#256 id=256 data-nosnippet>256</a>}
<a href=#257 id=257 data-nosnippet>257</a>
<a href=#258 id=258 data-nosnippet>258</a><span class="kw">impl </span>EvexContext {
<a href=#259 id=259 data-nosnippet>259</a>    <span class="doccomment">/// Encode the `L'`, `L`, and `b` bits (bits 6:4 of EVEX P2 byte) for merging with the P2 byte.
<a href=#260 id=260 data-nosnippet>260</a>    </span><span class="kw">pub fn </span>bits(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
<a href=#261 id=261 data-nosnippet>261</a>        <span class="kw">match </span><span class="self">self </span>{
<a href=#262 id=262 data-nosnippet>262</a>            <span class="self">Self</span>::RoundingRegToRegFP { rc } =&gt; <span class="number">0b001 </span>| rc.bits() &lt;&lt; <span class="number">1</span>,
<a href=#263 id=263 data-nosnippet>263</a>            <span class="self">Self</span>::NoRoundingFP { sae, length } =&gt; (<span class="kw-2">*</span>sae <span class="kw">as </span>u8) | length.bits() &lt;&lt; <span class="number">1</span>,
<a href=#264 id=264 data-nosnippet>264</a>            <span class="self">Self</span>::MemoryOp { broadcast, length } =&gt; (<span class="kw-2">*</span>broadcast <span class="kw">as </span>u8) | length.bits() &lt;&lt; <span class="number">1</span>,
<a href=#265 id=265 data-nosnippet>265</a>            <span class="self">Self</span>::Other { length } =&gt; length.bits() &lt;&lt; <span class="number">1</span>,
<a href=#266 id=266 data-nosnippet>266</a>        }
<a href=#267 id=267 data-nosnippet>267</a>    }
<a href=#268 id=268 data-nosnippet>268</a>}
<a href=#269 id=269 data-nosnippet>269</a>
<a href=#270 id=270 data-nosnippet>270</a><span class="doccomment">/// The EVEX format allows choosing a vector length in the `L'` and `L` bits; see `EvexContext`.
<a href=#271 id=271 data-nosnippet>271</a></span><span class="attr">#[allow(dead_code, missing_docs)] </span><span class="comment">// Wider-length vectors are not yet used.
<a href=#272 id=272 data-nosnippet>272</a></span><span class="kw">pub enum </span>EvexVectorLength {
<a href=#273 id=273 data-nosnippet>273</a>    V128,
<a href=#274 id=274 data-nosnippet>274</a>    V256,
<a href=#275 id=275 data-nosnippet>275</a>    V512,
<a href=#276 id=276 data-nosnippet>276</a>}
<a href=#277 id=277 data-nosnippet>277</a>
<a href=#278 id=278 data-nosnippet>278</a><span class="kw">impl </span>EvexVectorLength {
<a href=#279 id=279 data-nosnippet>279</a>    <span class="doccomment">/// Encode the `L'` and `L` bits for merging with the P2 byte.
<a href=#280 id=280 data-nosnippet>280</a>    </span><span class="kw">fn </span>bits(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
<a href=#281 id=281 data-nosnippet>281</a>        <span class="kw">match </span><span class="self">self </span>{
<a href=#282 id=282 data-nosnippet>282</a>            <span class="self">Self</span>::V128 =&gt; <span class="number">0b00</span>,
<a href=#283 id=283 data-nosnippet>283</a>            <span class="self">Self</span>::V256 =&gt; <span class="number">0b01</span>,
<a href=#284 id=284 data-nosnippet>284</a>            <span class="self">Self</span>::V512 =&gt; <span class="number">0b10</span>,
<a href=#285 id=285 data-nosnippet>285</a>            <span class="comment">// 0b11 is reserved (#UD).
<a href=#286 id=286 data-nosnippet>286</a>        </span>}
<a href=#287 id=287 data-nosnippet>287</a>    }
<a href=#288 id=288 data-nosnippet>288</a>}
<a href=#289 id=289 data-nosnippet>289</a>
<a href=#290 id=290 data-nosnippet>290</a><span class="kw">impl </span>Default <span class="kw">for </span>EvexVectorLength {
<a href=#291 id=291 data-nosnippet>291</a>    <span class="kw">fn </span>default() -&gt; <span class="self">Self </span>{
<a href=#292 id=292 data-nosnippet>292</a>        <span class="self">Self</span>::V128
<a href=#293 id=293 data-nosnippet>293</a>    }
<a href=#294 id=294 data-nosnippet>294</a>}
<a href=#295 id=295 data-nosnippet>295</a>
<a href=#296 id=296 data-nosnippet>296</a><span class="doccomment">/// The EVEX format allows defining rounding control in the `L'` and `L` bits; see `EvexContext`.
<a href=#297 id=297 data-nosnippet>297</a></span><span class="attr">#[allow(dead_code, missing_docs)] </span><span class="comment">// Rounding controls are not yet used.
<a href=#298 id=298 data-nosnippet>298</a></span><span class="kw">pub enum </span>EvexRoundingControl {
<a href=#299 id=299 data-nosnippet>299</a>    RNE,
<a href=#300 id=300 data-nosnippet>300</a>    RD,
<a href=#301 id=301 data-nosnippet>301</a>    RU,
<a href=#302 id=302 data-nosnippet>302</a>    RZ,
<a href=#303 id=303 data-nosnippet>303</a>}
<a href=#304 id=304 data-nosnippet>304</a>
<a href=#305 id=305 data-nosnippet>305</a><span class="kw">impl </span>EvexRoundingControl {
<a href=#306 id=306 data-nosnippet>306</a>    <span class="doccomment">/// Encode the `L'` and `L` bits for merging with the P2 byte.
<a href=#307 id=307 data-nosnippet>307</a>    </span><span class="kw">fn </span>bits(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
<a href=#308 id=308 data-nosnippet>308</a>        <span class="kw">match </span><span class="self">self </span>{
<a href=#309 id=309 data-nosnippet>309</a>            <span class="self">Self</span>::RNE =&gt; <span class="number">0b00</span>,
<a href=#310 id=310 data-nosnippet>310</a>            <span class="self">Self</span>::RD =&gt; <span class="number">0b01</span>,
<a href=#311 id=311 data-nosnippet>311</a>            <span class="self">Self</span>::RU =&gt; <span class="number">0b10</span>,
<a href=#312 id=312 data-nosnippet>312</a>            <span class="self">Self</span>::RZ =&gt; <span class="number">0b11</span>,
<a href=#313 id=313 data-nosnippet>313</a>        }
<a href=#314 id=314 data-nosnippet>314</a>    }
<a href=#315 id=315 data-nosnippet>315</a>}
<a href=#316 id=316 data-nosnippet>316</a>
<a href=#317 id=317 data-nosnippet>317</a><span class="doccomment">/// Defines the EVEX masking behavior; masking support is described in section 2.6.4 of the Intel
<a href=#318 id=318 data-nosnippet>318</a>/// Software Development Manual, volume 2A.
<a href=#319 id=319 data-nosnippet>319</a></span><span class="attr">#[allow(dead_code, missing_docs)] </span><span class="comment">// Masking is not yet used.
<a href=#320 id=320 data-nosnippet>320</a></span><span class="kw">pub enum </span>EvexMasking {
<a href=#321 id=321 data-nosnippet>321</a>    <span class="prelude-val">None</span>,
<a href=#322 id=322 data-nosnippet>322</a>    Merging { k: u8 },
<a href=#323 id=323 data-nosnippet>323</a>    Zeroing { k: u8 },
<a href=#324 id=324 data-nosnippet>324</a>}
<a href=#325 id=325 data-nosnippet>325</a>
<a href=#326 id=326 data-nosnippet>326</a><span class="kw">impl </span>Default <span class="kw">for </span>EvexMasking {
<a href=#327 id=327 data-nosnippet>327</a>    <span class="kw">fn </span>default() -&gt; <span class="self">Self </span>{
<a href=#328 id=328 data-nosnippet>328</a>        EvexMasking::None
<a href=#329 id=329 data-nosnippet>329</a>    }
<a href=#330 id=330 data-nosnippet>330</a>}
<a href=#331 id=331 data-nosnippet>331</a>
<a href=#332 id=332 data-nosnippet>332</a><span class="kw">impl </span>EvexMasking {
<a href=#333 id=333 data-nosnippet>333</a>    <span class="doccomment">/// Encode the `z` bit for merging with the P2 byte.
<a href=#334 id=334 data-nosnippet>334</a>    </span><span class="kw">pub fn </span>z_bit(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
<a href=#335 id=335 data-nosnippet>335</a>        <span class="kw">match </span><span class="self">self </span>{
<a href=#336 id=336 data-nosnippet>336</a>            <span class="self">Self</span>::None | <span class="self">Self</span>::Merging { .. } =&gt; <span class="number">0</span>,
<a href=#337 id=337 data-nosnippet>337</a>            <span class="self">Self</span>::Zeroing { .. } =&gt; <span class="number">1</span>,
<a href=#338 id=338 data-nosnippet>338</a>        }
<a href=#339 id=339 data-nosnippet>339</a>    }
<a href=#340 id=340 data-nosnippet>340</a>
<a href=#341 id=341 data-nosnippet>341</a>    <span class="doccomment">/// Encode the `aaa` bits for merging with the P2 byte.
<a href=#342 id=342 data-nosnippet>342</a>    </span><span class="kw">pub fn </span>aaa_bits(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
<a href=#343 id=343 data-nosnippet>343</a>        <span class="kw">match </span><span class="self">self </span>{
<a href=#344 id=344 data-nosnippet>344</a>            <span class="self">Self</span>::None =&gt; <span class="number">0b000</span>,
<a href=#345 id=345 data-nosnippet>345</a>            <span class="self">Self</span>::Merging { k } | <span class="self">Self</span>::Zeroing { k } =&gt; {
<a href=#346 id=346 data-nosnippet>346</a>                <span class="macro">debug_assert!</span>(<span class="kw-2">*</span>k &lt;= <span class="number">7</span>);
<a href=#347 id=347 data-nosnippet>347</a>                <span class="kw-2">*</span>k
<a href=#348 id=348 data-nosnippet>348</a>            }
<a href=#349 id=349 data-nosnippet>349</a>        }
<a href=#350 id=350 data-nosnippet>350</a>    }
<a href=#351 id=351 data-nosnippet>351</a>}
<a href=#352 id=352 data-nosnippet>352</a>
<a href=#353 id=353 data-nosnippet>353</a><span class="attr">#[cfg(test)]
<a href=#354 id=354 data-nosnippet>354</a></span><span class="kw">mod </span>tests {
<a href=#355 id=355 data-nosnippet>355</a>    <span class="kw">use super</span>::<span class="kw-2">*</span>;
<a href=#356 id=356 data-nosnippet>356</a>    <span class="kw">use </span><span class="kw">crate</span>::isa::x64::inst::regs;
<a href=#357 id=357 data-nosnippet>357</a>    <span class="kw">use </span>std::vec::Vec;
<a href=#358 id=358 data-nosnippet>358</a>
<a href=#359 id=359 data-nosnippet>359</a>    <span class="comment">// As a sanity test, we verify that the output of `xed-asmparse-main 'vpabsq xmm0{k0},
<a href=#360 id=360 data-nosnippet>360</a>    // xmm1'` matches this EVEX encoding machinery.
<a href=#361 id=361 data-nosnippet>361</a>    </span><span class="attr">#[test]
<a href=#362 id=362 data-nosnippet>362</a>    </span><span class="kw">fn </span>vpabsq() {
<a href=#363 id=363 data-nosnippet>363</a>        <span class="kw">let </span>dst = regs::xmm0();
<a href=#364 id=364 data-nosnippet>364</a>        <span class="kw">let </span>src = regs::xmm1();
<a href=#365 id=365 data-nosnippet>365</a>        <span class="kw">let </span><span class="kw-2">mut </span>sink0 = Vec::new();
<a href=#366 id=366 data-nosnippet>366</a>
<a href=#367 id=367 data-nosnippet>367</a>        EvexInstruction::new()
<a href=#368 id=368 data-nosnippet>368</a>            .prefix(LegacyPrefixes::_66)
<a href=#369 id=369 data-nosnippet>369</a>            .map(OpcodeMap::_0F38)
<a href=#370 id=370 data-nosnippet>370</a>            .w(<span class="bool-val">true</span>)
<a href=#371 id=371 data-nosnippet>371</a>            .opcode(<span class="number">0x1F</span>)
<a href=#372 id=372 data-nosnippet>372</a>            .reg(dst.to_real_reg().unwrap().hw_enc())
<a href=#373 id=373 data-nosnippet>373</a>            .rm(src.to_real_reg().unwrap().hw_enc())
<a href=#374 id=374 data-nosnippet>374</a>            .length(EvexVectorLength::V128)
<a href=#375 id=375 data-nosnippet>375</a>            .encode(<span class="kw-2">&amp;mut </span>sink0);
<a href=#376 id=376 data-nosnippet>376</a>
<a href=#377 id=377 data-nosnippet>377</a>        <span class="macro">assert_eq!</span>(sink0, <span class="macro">vec!</span>[<span class="number">0x62</span>, <span class="number">0xf2</span>, <span class="number">0xfd</span>, <span class="number">0x08</span>, <span class="number">0x1f</span>, <span class="number">0xc1</span>]);
<a href=#378 id=378 data-nosnippet>378</a>    }
<a href=#379 id=379 data-nosnippet>379</a>
<a href=#380 id=380 data-nosnippet>380</a>    <span class="doccomment">/// Verify that the defaults are equivalent to an instruction with a `0x00` opcode using the
<a href=#381 id=381 data-nosnippet>381</a>    /// "0" register (i.e. `rax`), with sane defaults for the various configurable parameters. This
<a href=#382 id=382 data-nosnippet>382</a>    /// test is more interesting than it may appear because some of the parameters have flipped-bit
<a href=#383 id=383 data-nosnippet>383</a>    /// representations (e.g. `vvvvv`) so emitting 0s as a default will not work.
<a href=#384 id=384 data-nosnippet>384</a>    </span><span class="attr">#[test]
<a href=#385 id=385 data-nosnippet>385</a>    </span><span class="kw">fn </span>default_emission() {
<a href=#386 id=386 data-nosnippet>386</a>        <span class="kw">let </span><span class="kw-2">mut </span>sink0 = Vec::new();
<a href=#387 id=387 data-nosnippet>387</a>        EvexInstruction::new().encode(<span class="kw-2">&amp;mut </span>sink0);
<a href=#388 id=388 data-nosnippet>388</a>
<a href=#389 id=389 data-nosnippet>389</a>        <span class="kw">let </span><span class="kw-2">mut </span>sink1 = Vec::new();
<a href=#390 id=390 data-nosnippet>390</a>        EvexInstruction::new()
<a href=#391 id=391 data-nosnippet>391</a>            .length(EvexVectorLength::V128)
<a href=#392 id=392 data-nosnippet>392</a>            .prefix(LegacyPrefixes::None)
<a href=#393 id=393 data-nosnippet>393</a>            .map(OpcodeMap::None)
<a href=#394 id=394 data-nosnippet>394</a>            .w(<span class="bool-val">false</span>)
<a href=#395 id=395 data-nosnippet>395</a>            .opcode(<span class="number">0x00</span>)
<a href=#396 id=396 data-nosnippet>396</a>            .reg(regs::rax().to_real_reg().unwrap().hw_enc())
<a href=#397 id=397 data-nosnippet>397</a>            .rm(regs::rax().to_real_reg().unwrap().hw_enc())
<a href=#398 id=398 data-nosnippet>398</a>            .mask(EvexMasking::None)
<a href=#399 id=399 data-nosnippet>399</a>            .encode(<span class="kw-2">&amp;mut </span>sink1);
<a href=#400 id=400 data-nosnippet>400</a>
<a href=#401 id=401 data-nosnippet>401</a>        <span class="macro">assert_eq!</span>(sink0, sink1);
<a href=#402 id=402 data-nosnippet>402</a>    }
<a href=#403 id=403 data-nosnippet>403</a>}</code></pre></div></section></main></body></html>