==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xcku115-flva1517-2-e'
INFO: [HLS 200-10] Analyzing design file '../hlsSources/srcs/ethernet_bridge.cpp' ...
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&to_app' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&from_eth' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&from_app' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&to_eth' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 351.625 ; gain = 0.156 ; free physical = 11566 ; free virtual = 58052
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 351.625 ; gain = 0.156 ; free physical = 11574 ; free virtual = 58060
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 352.066 ; gain = 0.598 ; free physical = 11561 ; free virtual = 58047
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'reverseEndian64_data' into 'eth_to_app' (../hlsSources/srcs/ethernet_bridge.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'reverseEndian64_keep' into 'eth_to_app' (../hlsSources/srcs/ethernet_bridge.cpp:100) automatically.
INFO: [XFORM 203-602] Inlining function 'reverseEndian64_keep' into 'app_to_eth' (../hlsSources/srcs/ethernet_bridge.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'reverseEndian64_data' into 'app_to_eth' (../hlsSources/srcs/ethernet_bridge.cpp:172) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 479.984 ; gain = 128.516 ; free physical = 11554 ; free virtual = 58039
INFO: [XFORM 203-1101] Packing variable 'to_app.V' (../hlsSources/srcs/ethernet_bridge.cpp:200) into a 81-bit variable.
INFO: [XFORM 203-1101] Packing variable 'from_eth.V' (../hlsSources/srcs/ethernet_bridge.cpp:201) into a 73-bit variable.
INFO: [XFORM 203-1101] Packing variable 'from_app.V' (../hlsSources/srcs/ethernet_bridge.cpp:202) into a 81-bit variable.
INFO: [XFORM 203-1101] Packing variable 'to_eth.V' (../hlsSources/srcs/ethernet_bridge.cpp:203) into a 73-bit variable.
INFO: [XFORM 203-602] Inlining function 'reverseEndian64_data' into 'eth_to_app' (../hlsSources/srcs/ethernet_bridge.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'reverseEndian64_keep' into 'eth_to_app' (../hlsSources/srcs/ethernet_bridge.cpp:100) automatically.
INFO: [XFORM 203-602] Inlining function 'reverseEndian64_keep' into 'app_to_eth' (../hlsSources/srcs/ethernet_bridge.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'reverseEndian64_data' into 'app_to_eth' (../hlsSources/srcs/ethernet_bridge.cpp:172) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ethernet_bridge', detected/extracted 3 process function(s): 
	 'ethernet_bridge.entry117'
	 'eth_to_app'
	 'app_to_eth'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 479.984 ; gain = 128.516 ; free physical = 11523 ; free virtual = 58009
WARNING: [XFORM 203-631] Renaming function 'ethernet_bridge.entry117' to 'ethernet_bridge.entr' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 479.984 ; gain = 128.516 ; free physical = 11502 ; free virtual = 57988
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ethernet_bridge' ...
WARNING: [SYN 201-103] Legalizing function name 'ethernet_bridge.entr' to 'ethernet_bridge_entr'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ethernet_bridge_entr'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.98 seconds; current allocated memory: 123.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 123.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth_to_app'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'eth_to_app'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (4.3302ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	fifo read on port 'mac_address_V' (1.75 ns)
	'icmp' operation ('tmp_i', ../hlsSources/srcs/ethernet_bridge.cpp:78) (1.39 ns)
	'select' operation ('storemerge1_cast_i_c', ../hlsSources/srcs/ethernet_bridge.cpp:78) (0.19 ns)
	'store' operation (../hlsSources/srcs/ethernet_bridge.cpp:79) of variable 'storemerge1_cast_i_c', ../hlsSources/srcs/ethernet_bridge.cpp:78 on static variable 'state_V_1' (1 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 123.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 124.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'app_to_eth'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'app_to_eth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 124.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 124.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ethernet_bridge'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 124.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 125.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ethernet_bridge_entr'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ethernet_bridge_entr'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 125.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth_to_app'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dest_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'app_packet_out_last_s' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth_to_app'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 125.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'app_to_eth'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'eth_dst_src_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'app_packet_in_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'app_packet_in_last_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dest_mac_address_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'app_packet_in_tkeep_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'app_packet_in_tdest_s' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'app_to_eth'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 127.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ethernet_bridge'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_bridge/to_app_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_bridge/from_eth_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_bridge/from_app_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_bridge/to_eth_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_bridge/mac_addr_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_bridge/mac_table_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ethernet_bridge' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ethernet_bridge'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 128.929 MB.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w48_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w48_d2_A' using Shift Registers.
INFO: [IMPL 213-200] Port 'from_app_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'from_app_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'from_app_V.tdest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'from_app_V.tkeep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'from_eth_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'from_eth_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'from_eth_V.tkeep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'to_app_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'to_app_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'to_app_V.tdest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'to_app_V.tkeep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'to_eth_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'to_eth_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'to_eth_V.tkeep' is mapped to 'TKEEP' by default.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 543.469 ; gain = 192.000 ; free physical = 11491 ; free virtual = 57977
INFO: [SYSC 207-301] Generating SystemC RTL for ethernet_bridge.
INFO: [VHDL 208-304] Generating VHDL RTL for ethernet_bridge.
INFO: [VLOG 209-307] Generating Verilog RTL for ethernet_bridge.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-200] Port 'from_app_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'from_app_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'from_app_V.tdest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'from_app_V.tkeep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'from_eth_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'from_eth_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'from_eth_V.tkeep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'to_app_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'to_app_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'to_app_V.tdest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'to_app_V.tkeep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'to_eth_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'to_eth_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'to_eth_V.tkeep' is mapped to 'TKEEP' by default.
INFO: [HLS 200-10] Opening project '/home/tarafdar/workDir/galapagos/hlsIP_adm-8k5/eth_dest_filter'.
INFO: [HLS 200-10] Adding design file '../hlsSources/srcs/eth_dest_filter.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/tarafdar/workDir/galapagos/hlsIP_adm-8k5/eth_dest_filter/solution1'.
