// Generated by CIRCT e2b32a42e
module CGA_TRAP_TBUF(	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:2:3
  input        FETCHN,	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:2:31
               INDN,	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:2:48
               INTRQN,	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:2:63
               PANN,	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:2:80
  input  [1:0] PCR_1_0,	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:2:95
  input  [6:0] PT_15_9,	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:2:113
  input        VACCN,	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:2:131
               WRITEN,	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:2:147
  output       IFETCH,	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:2:165
               IFETCHN,	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:2:182
               IIND,	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:2:200
               IINDN,	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:2:215
               INTRQ,	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:2:231
  output [1:0] IPCR_1_0,	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:2:247
               IPCR_1_0_N,	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:2:266
  output [6:0] IPT_15_9,	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:2:287
               IPT_15_9_N,	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:2:306
  output       IWRITE,	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:2:327
               IWRITEN,	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:2:344
               PAN,	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:2:362
               VACC	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:2:376
);

  wire [6:0] _GEN_3 = ~PT_15_9;	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:8:10
  assign IFETCH = ~FETCHN;	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:17:10, :25:5
  assign IFETCHN = FETCHN;	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:25:5
  assign IIND = ~INDN;	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:18:11, :25:5
  assign IINDN = INDN;	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:25:5
  assign INTRQ = ~INTRQN;	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:19:11, :25:5
  assign IPCR_1_0 = PCR_1_0;	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:25:5
  assign IPCR_1_0_N = ~PCR_1_0;	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:20:11, :25:5
  assign IPT_15_9 = {~(_GEN_3[6]), 1'h0, ~(_GEN_3[4]), 2'h0, ~(_GEN_3[1]), ~(_GEN_3[0])};	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:3:14, :7:14, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:10, :15:10, :16:10, :24:11, :25:5
  assign IPT_15_9_N = _GEN_3;	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:8:10, :25:5
  assign IWRITE = ~WRITEN;	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:21:11, :25:5
  assign IWRITEN = WRITEN;	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:25:5
  assign PAN = ~PANN;	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:22:11, :25:5
  assign VACC = ~VACCN;	// 37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v.cleaned.mlir:23:11, :25:5
endmodule

