#Timing report of worst 28 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 12.955    12.955
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.393    14.348
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.t_frag.XA1[0] (T_FRAG)                       2.289    16.637
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.392    18.029
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                   0.000    18.029
data arrival time                                                                                        18.029

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 12.955    12.955
clock uncertainty                                                                               0.000    12.955
cell hold time                                                                                  0.571    13.526
data required time                                                                                       13.526
---------------------------------------------------------------------------------------------------------------
data required time                                                                                      -13.526
data arrival time                                                                                        18.029
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               4.503


#Path 2
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                    13.022    13.022
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.393    14.415
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             2.758    17.173
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.987    18.160
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                       3.023    21.183
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                        0.909    22.092
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                      0.000    22.092
data arrival time                                                                                          22.092

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                    13.886    13.886
clock uncertainty                                                                                 0.000    13.886
cell hold time                                                                                    0.571    14.457
data required time                                                                                         14.457
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -14.457
data arrival time                                                                                          22.092
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 7.635


#Path 3
Startpoint: delay_dff_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                              12.068    12.068
delay_dff_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    13.461
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    15.883
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    16.857
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XSL[0] (T_FRAG)                                 2.551    19.408
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                  1.041    20.449
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                                0.000    20.449
data arrival time                                                                                                    20.449

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                              12.068    12.068
clock uncertainty                                                                                           0.000    12.068
cell hold time                                                                                              0.571    12.639
data required time                                                                                                   12.639
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -12.639
data arrival time                                                                                                    20.449
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           7.810


#Path 4
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                    13.022    13.022
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.393    14.415
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             2.758    17.173
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.987    18.160
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                       3.363    21.523
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                        0.909    22.432
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                      0.000    22.432
data arrival time                                                                                          22.432

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                    13.990    13.990
clock uncertainty                                                                                 0.000    13.990
cell hold time                                                                                    0.571    14.561
data required time                                                                                         14.561
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -14.561
data arrival time                                                                                          22.432
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 7.871


#Path 5
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                     13.022    13.022
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.393    14.415
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              2.758    17.173
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.987    18.160
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.t_frag.XAB[0] (T_FRAG)                       4.025    22.184
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.t_frag.XZ[0] (T_FRAG)                        0.909    23.094
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                      0.000    23.094
data arrival time                                                                                           23.094

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                    14.623    14.623
clock uncertainty                                                                                  0.000    14.623
cell hold time                                                                                     0.571    15.194
data required time                                                                                          15.194
------------------------------------------------------------------------------------------------------------------
data required time                                                                                         -15.194
data arrival time                                                                                           23.094
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  7.900


#Path 6
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                              12.902    12.902
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    14.295
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    16.717
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    17.692
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.t_frag.XA1[0] (T_FRAG)                                 2.383    20.075
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.t_frag.XZ[0] (T_FRAG)                                  1.392    21.467
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                                0.000    21.467
data arrival time                                                                                                     21.467

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                              12.902    12.902
clock uncertainty                                                                                            0.000    12.902
cell hold time                                                                                               0.571    13.473
data required time                                                                                                    13.473
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -13.473
data arrival time                                                                                                     21.467
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            7.993


#Path 7
Startpoint: delay_dff_Q_13.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                              11.319    11.319
delay_dff_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    12.712
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    15.134
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    16.109
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XA1[0] (T_FRAG)                                 2.383    18.492
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                  1.392    19.884
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                                0.000    19.884
data arrival time                                                                                                     19.884

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                              11.319    11.319
clock uncertainty                                                                                            0.000    11.319
cell hold time                                                                                               0.571    11.890
data required time                                                                                                    11.890
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -11.890
data arrival time                                                                                                     19.884
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            7.993


#Path 8
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                              13.963    13.963
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    15.356
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    17.778
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    18.752
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.t_frag.XA1[0] (T_FRAG)                                 2.383    21.136
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.t_frag.XZ[0] (T_FRAG)                                  1.392    22.527
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                                0.000    22.527
data arrival time                                                                                                     22.527

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                              13.963    13.963
clock uncertainty                                                                                            0.000    13.963
cell hold time                                                                                               0.571    14.534
data required time                                                                                                    14.534
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -14.534
data arrival time                                                                                                     22.527
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            7.993


#Path 9
Startpoint: delay_dff_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                              12.845    12.845
delay_dff_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    14.237
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    16.659
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    17.634
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XA1[0] (T_FRAG)                                 2.383    20.017
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                  1.392    21.409
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                                0.000    21.409
data arrival time                                                                                                    21.409

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                              12.845    12.845
clock uncertainty                                                                                           0.000    12.845
cell hold time                                                                                              0.571    13.415
data required time                                                                                                   13.415
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -13.415
data arrival time                                                                                                    21.409
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           7.993


#Path 10
Startpoint: delay_dff_Q_22.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                              13.044    13.044
delay_dff_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    14.437
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    16.859
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    17.834
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.t_frag.XA1[0] (T_FRAG)                                 2.383    20.217
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.t_frag.XZ[0] (T_FRAG)                                  1.392    21.609
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                                0.000    21.609
data arrival time                                                                                                     21.609

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                              13.044    13.044
clock uncertainty                                                                                            0.000    13.044
cell hold time                                                                                               0.571    13.615
data required time                                                                                                    13.615
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -13.615
data arrival time                                                                                                     21.609
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            7.993


#Path 11
Startpoint: delay_dff_Q_18.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                              12.161    12.161
delay_dff_Q_18.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    13.554
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    15.976
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    16.951
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.t_frag.XA1[0] (T_FRAG)                                 2.407    19.357
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                                  1.392    20.749
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                                0.000    20.749
data arrival time                                                                                                     20.749

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                              12.161    12.161
clock uncertainty                                                                                            0.000    12.161
cell hold time                                                                                               0.571    12.732
data required time                                                                                                    12.732
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -12.732
data arrival time                                                                                                     20.749
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            8.017


#Path 12
Startpoint: delay_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                              12.997    12.997
delay_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    14.389
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    16.811
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    17.786
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XA1[0] (T_FRAG)                                 2.407    20.193
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                                  1.392    21.584
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                                0.000    21.584
data arrival time                                                                                                     21.584

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                              12.997    12.997
clock uncertainty                                                                                            0.000    12.997
cell hold time                                                                                               0.571    13.568
data required time                                                                                                    13.568
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -13.568
data arrival time                                                                                                     21.584
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            8.017


#Path 13
Startpoint: delay_dff_Q_19.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                              14.844    14.844
delay_dff_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    16.237
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    18.659
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    19.634
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.t_frag.XA1[0] (T_FRAG)                                 2.407    22.040
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                                  1.392    23.432
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                                0.000    23.432
data arrival time                                                                                                     23.432

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                              14.844    14.844
clock uncertainty                                                                                            0.000    14.844
cell hold time                                                                                               0.571    15.415
data required time                                                                                                    15.415
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -15.415
data arrival time                                                                                                     23.432
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            8.017


#Path 14
Startpoint: delay_dff_Q_12.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                              12.040    12.040
delay_dff_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    13.433
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       2.233    15.666
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    16.999
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XA1[0] (T_FRAG)                                 2.383    19.382
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                  1.392    20.774
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                                0.000    20.774
data arrival time                                                                                                     20.774

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                              12.040    12.040
clock uncertainty                                                                                            0.000    12.040
cell hold time                                                                                               0.571    12.611
data required time                                                                                                    12.611
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -12.611
data arrival time                                                                                                     20.774
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            8.163


#Path 15
Startpoint: delay_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                              13.825    13.825
delay_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    15.217
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       2.233    17.451
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    18.784
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XA1[0] (T_FRAG)                                 2.383    21.167
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                  1.392    22.559
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                                0.000    22.559
data arrival time                                                                                                    22.559

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                              13.825    13.825
clock uncertainty                                                                                           0.000    13.825
cell hold time                                                                                              0.571    14.396
data required time                                                                                                   14.396
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -14.396
data arrival time                                                                                                    22.559
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           8.163


#Path 16
Startpoint: delay_dff_Q_17.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                              12.189    12.189
delay_dff_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    13.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       2.233    15.815
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    17.148
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.t_frag.XA1[0] (T_FRAG)                                 2.407    19.554
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                                  1.392    20.946
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                                0.000    20.946
data arrival time                                                                                                     20.946

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                              12.189    12.189
clock uncertainty                                                                                            0.000    12.189
cell hold time                                                                                               0.571    12.760
data required time                                                                                                    12.760
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -12.760
data arrival time                                                                                                     20.946
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            8.187


#Path 17
Startpoint: delay_dff_Q_20.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                              13.146    13.146
delay_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    14.539
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       2.266    16.804
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.365    18.170
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.t_frag.XA1[0] (T_FRAG)                                 2.383    20.553
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.t_frag.XZ[0] (T_FRAG)                                  1.392    21.945
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                                0.000    21.945
data arrival time                                                                                                     21.945

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                              13.146    13.146
clock uncertainty                                                                                            0.000    13.146
cell hold time                                                                                               0.571    13.717
data required time                                                                                                    13.717
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -13.717
data arrival time                                                                                                     21.945
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            8.228


#Path 18
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                    13.022    13.022
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.393    14.415
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             2.758    17.173
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.987    18.160
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                       3.171    21.331
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                        0.909    22.240
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                     0.000    22.240
data arrival time                                                                                          22.240

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                   13.040    13.040
clock uncertainty                                                                                 0.000    13.040
cell hold time                                                                                    0.571    13.611
data required time                                                                                         13.611
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -13.611
data arrival time                                                                                          22.240
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 8.629


#Path 19
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                    13.022    13.022
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.393    14.415
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             2.758    17.173
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.987    18.160
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                       4.206    22.365
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                        0.909    23.275
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                      0.000    23.275
data arrival time                                                                                          23.275

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                    13.841    13.841
clock uncertainty                                                                                 0.000    13.841
cell hold time                                                                                    0.571    14.412
data required time                                                                                         14.412
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -14.412
data arrival time                                                                                          23.275
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 8.863


#Path 20
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                               0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                         13.022    13.022
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                         1.393    14.415
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.758    17.173
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.987    18.160
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.t_frag.XAB[0] (T_FRAG)                       3.490    21.650
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                        0.909    22.559
delay_dff_Q_2.QD[0] (Q_FRAG)                                                           0.000    22.559
data arrival time                                                                               22.559

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                               0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                         13.022    13.022
clock uncertainty                                                                      0.000    13.022
cell hold time                                                                         0.571    13.593
data required time                                                                              13.593
------------------------------------------------------------------------------------------------------
data required time                                                                             -13.593
data arrival time                                                                               22.559
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      8.966


#Path 21
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                              12.955    12.955
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    14.348
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.267    16.615
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.467
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.t_frag.XA1[0] (T_FRAG)                                 3.048    20.515
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.t_frag.XZ[0] (T_FRAG)                                  1.392    21.907
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                                0.000    21.907
data arrival time                                                                                                     21.907

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                              12.072    12.072
clock uncertainty                                                                                            0.000    12.072
cell hold time                                                                                               0.571    12.643
data required time                                                                                                    12.643
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -12.643
data arrival time                                                                                                     21.907
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            9.263


#Path 22
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                     13.022    13.022
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.393    14.415
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              2.758    17.173
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.987    18.160
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.t_frag.XAB[0] (T_FRAG)                       3.984    22.143
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                        0.909    23.053
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                      0.000    23.053
data arrival time                                                                                           23.053

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                    12.964    12.964
clock uncertainty                                                                                  0.000    12.964
cell hold time                                                                                     0.571    13.535
data required time                                                                                          13.535
------------------------------------------------------------------------------------------------------------------
data required time                                                                                         -13.535
data arrival time                                                                                           23.053
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  9.517


#Path 23
Startpoint: delay_dff_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                              12.068    12.068
delay_dff_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    13.461
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       3.736    17.197
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    18.238
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XSL[0] (T_FRAG)                                 3.742    21.980
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                  1.041    23.021
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                                0.000    23.021
data arrival time                                                                                                    23.021

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                              12.930    12.930
clock uncertainty                                                                                           0.000    12.930
cell hold time                                                                                              0.571    13.501
data required time                                                                                                   13.501
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -13.501
data arrival time                                                                                                    23.021
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           9.521


#Path 24
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              13.022    13.022
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.415
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                       2.758    17.173
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.987    18.160
led_dffe_Q_EN_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 3.448    21.608
led_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  0.852    22.460
led_dffe_Q.QEN[0] (Q_FRAG)                                                  2.898    25.359
data arrival time                                                                    25.359

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                 16.068    16.068
clock uncertainty                                                           0.000    16.068
cell hold time                                                             -0.394    15.674
data required time                                                                   15.674
-------------------------------------------------------------------------------------------
data required time                                                                  -15.674
data arrival time                                                                    25.359
-------------------------------------------------------------------------------------------
slack (MET)                                                                           9.685


#Path 25
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                     13.022    13.022
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.393    14.415
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              2.758    17.173
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.987    18.160
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XAB[0] (T_FRAG)                       5.311    23.471
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                        0.909    24.380
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                      0.000    24.380
data arrival time                                                                                           24.380

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                    13.958    13.958
clock uncertainty                                                                                  0.000    13.958
cell hold time                                                                                     0.571    14.529
data required time                                                                                          14.529
------------------------------------------------------------------------------------------------------------------
data required time                                                                                         -14.529
data arrival time                                                                                           24.380
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  9.851


#Path 26
Startpoint: delay_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                             10.468    10.468
delay_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.393    11.861
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT4_O.c_frag.BB2[0] (C_FRAG)                       3.036    14.897
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.378    16.275
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XA1[0] (T_FRAG)                                 3.454    19.729
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                  1.392    21.121
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                               0.000    21.121
data arrival time                                                                                                    21.121

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                             10.468    10.468
clock uncertainty                                                                                           0.000    10.468
cell hold time                                                                                              0.571    11.039
data required time                                                                                                   11.039
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -11.039
data arrival time                                                                                                    21.121
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          10.082


#Path 27
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      16.068    16.068
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.461
led_LUT1_I0.f_frag.FS[0] (F_FRAG)                                5.252    22.713
led_LUT1_I0.f_frag.FZ[0] (F_FRAG)                                0.698    23.411
led_dffe_Q.QD[0] (Q_FRAG)                                        6.204    29.615
data arrival time                                                         29.615

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      16.068    16.068
clock uncertainty                                                0.000    16.068
cell hold time                                                   0.571    16.639
data required time                                                        16.639
--------------------------------------------------------------------------------
data required time                                                       -16.639
data arrival time                                                         29.615
--------------------------------------------------------------------------------
slack (MET)                                                               12.976


#Path 28
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:redled.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                      16.068    16.068
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.393    17.461
$iopadmap$helloworldfpga.redled.O_DAT[0] (BIDIR_CELL)                            8.235    25.695
$iopadmap$helloworldfpga.redled.O_PAD_$out[0] (BIDIR_CELL)                       9.726    35.421
out:redled.outpad[0] (.output)                                                   0.000    35.421
data arrival time                                                                         35.421

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                        -0.000
data arrival time                                                                         35.421
------------------------------------------------------------------------------------------------
slack (MET)                                                                               35.421


#End of timing report
