                         Lattice Mapping Report File
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.1.0.43.3
Mapped on: Sat Dec  2 14:11:51 2023

Design Information
------------------

Command line:   map -i FinalProject_impl_1_syn.udb -pdc
     C:/Users/erober10/Documents/GitHub/JumboDash/device_constraint.pdc -o
     FinalProject_impl_1_map.udb -mp FinalProject_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers:  95 out of  5280 (2%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           268 out of  5280 (5%)
      Number of logic LUT4s:             148
      Number of inserted feedthru LUT4s:  14
      Number of ripple logic:             53 (106 LUT4s)
   Number of IO sites used:   20 out of 39 (51%)
      Number of IO sites used for general PIO: 20
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 20 out of 36 (56%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 20 out of 39 (51%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  6
      Net vga_clk: 23 loads, 23 rising, 0 falling (Driver: Pin
     mypll_1.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net VSYNC_c: 5 loads, 5 rising, 0 falling (Driver: Pin vga_1.row_8__I_0/Z)
      Net jump1.slowClk: 19 loads, 19 rising, 0 falling (Driver: Pin
     jump1.slowClk_I_0/Q)
      Net fpga_clk_c: 1 loads, 1 rising, 0 falling (Driver: Port fpga_clk)
      Net controlClk_c: 8 loads, 8 rising, 0 falling (Driver: Pin
     controller1.controlClk_c_I_0/Z)
      Net controller1.clk: 9 loads, 9 rising, 0 falling (Driver: Pin
     controller1.osc/CLKHF)
   Number of Clock Enables:  2
      Net row_0__N_37: 6 loads, 6 SLICEs
      Net ledController_pad[0].vcc: 1 loads, 0 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
   Number of LSRs:  5
      Net col_0__N_58: 6 loads, 6 SLICEs
      Net row_0__N_38: 6 loads, 6 SLICEs
      Net jump1.cube_bot_4__N_70: 4 loads, 4 SLICEs
      Net jump1.lastPosition_0__N_158: 7 loads, 7 SLICEs
      Net jump1.lastPosition_2__N_156: 3 loads, 3 SLICEs
   Top 10 highest fanout non-clock nets:
      Net ledController_pad[0].vcc: 26 loads
      Net cube_bot[2]: 13 loads
      Net cube_bot[3]: 13 loads
      Net cube_bot[1]: 12 loads
      Net cube_bot[6]: 12 loads
      Net cube_bot[4]: 11 loads
      Net cube_bot[5]: 11 loads
      Net cube_bot[7]: 11 loads
      Net cube_bot[8]: 11 loads
      Net cube_bot[9]: 11 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| controllerIn        | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| fpga_clk            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ledController[0]    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ledController[1]    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ledController[2]    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ledController[3]    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ledController[4]    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ledController[5]    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ledController[6]    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ledController[7]    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| controlClk          | OUTPUT    |           |       |       |           |

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+
| controlLatch        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[4]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[5]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| VSYNC               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| HSYNC               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            mypll_1/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      fpga_clk_c
  Output Clock(CoreA):                          NONE
  Output Clock(GlobalA):               NODE     vga_clk
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE     mypll_1.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE     mypll_1.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             66
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

                                    Page 3






OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            controller1/osc
  Power UP:                            NODE     ledController_pad[0].vcc
  Enable Signal:                       NODE     ledController_pad[0].vcc
  OSC Output:                          NODE     controller1.clk
  DIV Setting:                                  00

ASIC Components
---------------

Instance Name: mypll_1/lscc_pll_inst/u_PLL_B
         Type: PLL
Instance Name: controller1/osc
         Type: HFOSC

Constraint Summary
------------------

   Total number of constraints: 22
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 60 MB





























                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
