{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542893329531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542893329531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 07:28:48 2018 " "Processing started: Thu Nov 22 07:28:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542893329531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542893329531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSD_elevador5 -c DSD_elevador5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSD_elevador5 -c DSD_elevador5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542893329531 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542893331062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es201917el.vhd 2 1 " "Found 2 design units, including 1 entities, in source file es201917el.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ES201917EL-comportamiento " "Found design unit 1: ES201917EL-comportamiento" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542893334078 ""} { "Info" "ISGN_ENTITY_NAME" "1 ES201917EL " "Found entity 1: ES201917EL" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542893334078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542893334078 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ES201917EL " "Elaborating entity \"ES201917EL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542893334500 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_buz ES201917EL.vhd(105) " "VHDL Process Statement warning at ES201917EL.vhd(105): signal \"cont_buz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542893334657 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_13 ES201917EL.vhd(107) " "VHDL Process Statement warning at ES201917EL.vhd(107): signal \"a_13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542893334657 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_14 ES201917EL.vhd(109) " "VHDL Process Statement warning at ES201917EL.vhd(109): signal \"b_14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542893334657 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d_15 ES201917EL.vhd(111) " "VHDL Process Statement warning at ES201917EL.vhd(111): signal \"d_15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542893334657 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_16 ES201917EL.vhd(113) " "VHDL Process Statement warning at ES201917EL.vhd(113): signal \"c_16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542893334657 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edo_pres ES201917EL.vhd(127) " "VHDL Process Statement warning at ES201917EL.vhd(127): signal \"edo_pres\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542893334657 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_b ES201917EL.vhd(135) " "VHDL Process Statement warning at ES201917EL.vhd(135): signal \"clk_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542893334657 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_b ES201917EL.vhd(136) " "VHDL Process Statement warning at ES201917EL.vhd(136): signal \"clk_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542893334657 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_b ES201917EL.vhd(137) " "VHDL Process Statement warning at ES201917EL.vhd(137): signal \"clk_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542893334657 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_b ES201917EL.vhd(138) " "VHDL Process Statement warning at ES201917EL.vhd(138): signal \"clk_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542893334657 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_b ES201917EL.vhd(178) " "VHDL Process Statement warning at ES201917EL.vhd(178): signal \"clk_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542893334657 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_b ES201917EL.vhd(226) " "VHDL Process Statement warning at ES201917EL.vhd(226): signal \"clk_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542893334657 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_b ES201917EL.vhd(242) " "VHDL Process Statement warning at ES201917EL.vhd(242): signal \"clk_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542893334657 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_b ES201917EL.vhd(270) " "VHDL Process Statement warning at ES201917EL.vhd(270): signal \"clk_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542893334657 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_b ES201917EL.vhd(290) " "VHDL Process Statement warning at ES201917EL.vhd(290): signal \"clk_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542893334657 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_b ES201917EL.vhd(304) " "VHDL Process Statement warning at ES201917EL.vhd(304): signal \"clk_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542893334657 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_b ES201917EL.vhd(355) " "VHDL Process Statement warning at ES201917EL.vhd(355): signal \"clk_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542893334657 "|ES201917EL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_ena ES201917EL.vhd(125) " "VHDL Process Statement warning at ES201917EL.vhd(125): inferring latch(es) for signal or variable \"B_ena\", which holds its previous value in one or more paths through the process" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542893334657 "|ES201917EL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SUBIR ES201917EL.vhd(125) " "VHDL Process Statement warning at ES201917EL.vhd(125): inferring latch(es) for signal or variable \"SUBIR\", which holds its previous value in one or more paths through the process" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542893334657 "|ES201917EL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BAJAR ES201917EL.vhd(125) " "VHDL Process Statement warning at ES201917EL.vhd(125): inferring latch(es) for signal or variable \"BAJAR\", which holds its previous value in one or more paths through the process" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542893334657 "|ES201917EL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BAJAR ES201917EL.vhd(125) " "Inferred latch for \"BAJAR\" at ES201917EL.vhd(125)" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542893334657 "|ES201917EL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUBIR ES201917EL.vhd(125) " "Inferred latch for \"SUBIR\" at ES201917EL.vhd(125)" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542893334657 "|ES201917EL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_ena ES201917EL.vhd(125) " "Inferred latch for \"B_ena\" at ES201917EL.vhd(125)" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542893334657 "|ES201917EL"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q1\[0\] " "Inserted always-enabled tri-state buffer between \"Q1\[0\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q1\[1\] " "Inserted always-enabled tri-state buffer between \"Q1\[1\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q1\[2\] " "Inserted always-enabled tri-state buffer between \"Q1\[2\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q2\[0\] " "Inserted always-enabled tri-state buffer between \"Q2\[0\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q2\[1\] " "Inserted always-enabled tri-state buffer between \"Q2\[1\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q2\[2\] " "Inserted always-enabled tri-state buffer between \"Q2\[2\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[0\] " "Inserted always-enabled tri-state buffer between \"Q3\[0\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[1\] " "Inserted always-enabled tri-state buffer between \"Q3\[1\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[2\] " "Inserted always-enabled tri-state buffer between \"Q3\[2\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[3\] " "Inserted always-enabled tri-state buffer between \"Q3\[3\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[4\] " "Inserted always-enabled tri-state buffer between \"Q3\[4\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[5\] " "Inserted always-enabled tri-state buffer between \"Q3\[5\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[6\] " "Inserted always-enabled tri-state buffer between \"Q3\[6\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[7\] " "Inserted always-enabled tri-state buffer between \"Q3\[7\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[8\] " "Inserted always-enabled tri-state buffer between \"Q3\[8\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[9\] " "Inserted always-enabled tri-state buffer between \"Q3\[9\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[10\] " "Inserted always-enabled tri-state buffer between \"Q3\[10\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542893337032 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1542893337032 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q1\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q1\[0\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q1\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q1\[1\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q1\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q1\[2\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q2\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q2\[0\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q2\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q2\[1\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q2\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q2\[2\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[0\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[1\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[2\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[3\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[4\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[5\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[6\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[7\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[8\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[9\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542893337032 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[10\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542893337032 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1542893337032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SUBIR\$latch " "Latch SUBIR\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA edo_pres.SP2 " "Ports D and ENA on the latch are fed by the same signal edo_pres.SP2" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542893337064 ""}  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 125 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542893337064 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Q1\[0\]~synth " "Node \"Q1\[0\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542893337407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q1\[1\]~synth " "Node \"Q1\[1\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542893337407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q1\[2\]~synth " "Node \"Q1\[2\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542893337407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q2\[0\]~synth " "Node \"Q2\[0\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542893337407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q2\[1\]~synth " "Node \"Q2\[1\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542893337407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q2\[2\]~synth " "Node \"Q2\[2\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542893337407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[0\]~synth " "Node \"Q3\[0\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542893337407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[1\]~synth " "Node \"Q3\[1\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542893337407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[2\]~synth " "Node \"Q3\[2\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542893337407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[3\]~synth " "Node \"Q3\[3\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542893337407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[4\]~synth " "Node \"Q3\[4\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542893337407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[5\]~synth " "Node \"Q3\[5\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542893337407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[6\]~synth " "Node \"Q3\[6\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542893337407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[7\]~synth " "Node \"Q3\[7\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542893337407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[8\]~synth " "Node \"Q3\[8\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542893337407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[9\]~synth " "Node \"Q3\[9\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542893337407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[10\]~synth " "Node \"Q3\[10\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542893337407 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1542893337407 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1542893338501 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "281 " "Implemented 281 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542893338845 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542893338845 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1542893338845 ""} { "Info" "ICUT_CUT_TM_LCELLS" "232 " "Implemented 232 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542893338845 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542893338845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542893340752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 07:29:00 2018 " "Processing ended: Thu Nov 22 07:29:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542893340752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542893340752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542893340752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542893340752 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542893343283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542893343283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 07:29:02 2018 " "Processing started: Thu Nov 22 07:29:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542893343283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542893343283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DSD_elevador5 -c DSD_elevador5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DSD_elevador5 -c DSD_elevador5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542893343283 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1542893343752 ""}
{ "Info" "0" "" "Project  = DSD_elevador5" {  } {  } 0 0 "Project  = DSD_elevador5" 0 0 "Fitter" 0 0 1542893343799 ""}
{ "Info" "0" "" "Revision = DSD_elevador5" {  } {  } 0 0 "Revision = DSD_elevador5" 0 0 "Fitter" 0 0 1542893343799 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1542893344142 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DSD_elevador5 EPM240T100C5 " "Selected device EPM240T100C5 for design \"DSD_elevador5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542893344205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542893344395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542893344395 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542893346739 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542893346926 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542893348473 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542893348473 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542893348473 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542893348473 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542893348473 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542893348473 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 49 " "No exact pin location assignment(s) for 17 pins of 49 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1\[0\] " "Pin Q1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q1[0] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542893348786 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1\[1\] " "Pin Q1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q1[1] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542893348786 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1\[2\] " "Pin Q1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q1[2] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542893348786 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2\[0\] " "Pin Q2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q2[0] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542893348786 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2\[1\] " "Pin Q2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q2[1] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542893348786 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2\[2\] " "Pin Q2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q2[2] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542893348786 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[0\] " "Pin Q3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[0] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542893348786 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[1\] " "Pin Q3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[1] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542893348786 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[2\] " "Pin Q3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[2] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542893348786 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[3\] " "Pin Q3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[3] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542893348786 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[4\] " "Pin Q3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[4] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542893348786 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[5\] " "Pin Q3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[5] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542893348786 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[6\] " "Pin Q3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[6] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542893348786 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[7\] " "Pin Q3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[7] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542893348786 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[8\] " "Pin Q3\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[8] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542893348786 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[9\] " "Pin Q3\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[9] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542893348786 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[10\] " "Pin Q3\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[10] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542893348786 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1542893348786 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1542893349473 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DSD_elevador5.sdc " "Synopsys Design Constraints File file not found: 'DSD_elevador5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542893349489 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542893349489 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1542893349583 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1542893349583 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542893349598 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542893349598 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     divi\[19\] " "   1.000     divi\[19\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542893349598 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     divi\[23\] " "   1.000     divi\[23\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542893349598 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divi_mat\[10\] " "   1.000 divi_mat\[10\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542893349598 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 edo_pres.BP1 " "   1.000 edo_pres.BP1" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542893349598 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        reloj " "   1.000        reloj" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542893349598 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000    sensor_P2 " "   1.000    sensor_P2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542893349598 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1542893349598 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542893349708 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542893349708 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1542893349771 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "reloj Global clock in PIN 64 " "Automatically promoted signal \"reloj\" to use Global clock in PIN 64" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 12 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1542893349880 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "divi_mat\[10\] Global clock " "Automatically promoted some destinations of signal \"divi_mat\[10\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "divi_mat\[10\] " "Destination \"divi_mat\[10\]\" may be non-global or may not use global clock" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 52 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1542893349880 ""}  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 52 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1542893349880 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "divi\[23\] Global clock " "Automatically promoted some destinations of signal \"divi\[23\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "divi\[23\] " "Destination \"divi\[23\]\" may be non-global or may not use global clock" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1542893349880 ""}  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 37 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1542893349880 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "divi\[19\] Global clock " "Automatically promoted some destinations of signal \"divi\[19\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "divi\[19\] " "Destination \"divi\[19\]\" may be non-global or may not use global clock" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1542893349880 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Selector2~1 " "Destination \"Selector2~1\" may be non-global or may not use global clock" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 127 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1542893349880 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Selector3~1 " "Destination \"Selector3~1\" may be non-global or may not use global clock" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 127 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1542893349880 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Selector4~1 " "Destination \"Selector4~1\" may be non-global or may not use global clock" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 127 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1542893349880 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Selector5~1 " "Destination \"Selector5~1\" may be non-global or may not use global clock" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 127 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1542893349880 ""}  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 37 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1542893349880 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1542893349880 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1542893349927 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1542893350005 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1542893350005 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1542893350021 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1542893350036 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1542893350036 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542893350036 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 0 0 17 " "Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 17 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1542893350067 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1542893350067 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1542893350067 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 11 27 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542893350067 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 21 21 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542893350067 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1542893350067 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1542893350067 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542893350271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542893351552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542893352146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542893352302 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542893353537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542893353537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542893353599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+01 ns 1.5% " "2e+01 ns of routing delay (approximately 1.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1542893354130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "20 " "Router estimated average interconnect usage is 20% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 11 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1542893354193 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542893354193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542893354583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1542893354583 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542893354583 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1542893354677 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542893354693 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "17 " "Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q1\[0\] a permanently enabled " "Pin Q1\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q1[0] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542893354787 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q1\[1\] a permanently enabled " "Pin Q1\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q1[1] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542893354787 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q1\[2\] a permanently enabled " "Pin Q1\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q1[2] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542893354787 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q2\[0\] a permanently enabled " "Pin Q2\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q2[0] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542893354787 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q2\[1\] a permanently enabled " "Pin Q2\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q2[1] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542893354787 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q2\[2\] a permanently enabled " "Pin Q2\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q2[2] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542893354787 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q3\[0\] a permanently enabled " "Pin Q3\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[0] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542893354787 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q3\[1\] a permanently enabled " "Pin Q3\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[1] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542893354787 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q3\[2\] a permanently enabled " "Pin Q3\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[2] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542893354787 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q3\[3\] a permanently enabled " "Pin Q3\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[3] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542893354787 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q3\[4\] a permanently enabled " "Pin Q3\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[4] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542893354787 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q3\[5\] a permanently enabled " "Pin Q3\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[5] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542893354787 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q3\[6\] a permanently enabled " "Pin Q3\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[6] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542893354787 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q3\[7\] a permanently enabled " "Pin Q3\[7\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[7] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542893354787 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q3\[8\] a permanently enabled " "Pin Q3\[8\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[8] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542893354787 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q3\[9\] a permanently enabled " "Pin Q3\[9\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[9] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542893354787 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q3\[10\] a permanently enabled " "Pin Q3\[10\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[10] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542893354787 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1542893354787 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1542893354787 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/output_files/DSD_elevador5.fit.smsg " "Generated suppressed messages file C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/output_files/DSD_elevador5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542893355130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542893355287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 07:29:15 2018 " "Processing ended: Thu Nov 22 07:29:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542893355287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542893355287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542893355287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542893355287 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1542893357709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542893357725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 07:29:17 2018 " "Processing started: Thu Nov 22 07:29:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542893357725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1542893357725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DSD_elevador5 -c DSD_elevador5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DSD_elevador5 -c DSD_elevador5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1542893357725 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1542893358928 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1542893358959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4539 " "Peak virtual memory: 4539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542893359577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 07:29:19 2018 " "Processing ended: Thu Nov 22 07:29:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542893359577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542893359577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542893359577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1542893359577 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1542893360640 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1542893362156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542893362156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 07:29:20 2018 " "Processing started: Thu Nov 22 07:29:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542893362156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542893362156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DSD_elevador5 -c DSD_elevador5 " "Command: quartus_sta DSD_elevador5 -c DSD_elevador5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542893362156 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1542893362484 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542893362781 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542893362906 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542893362906 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1542893363015 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1542893363453 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1542893363562 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DSD_elevador5.sdc " "Synopsys Design Constraints File file not found: 'DSD_elevador5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1542893363640 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1542893363640 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reloj reloj " "create_clock -period 1.000 -name reloj reloj" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363640 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divi\[19\] divi\[19\] " "create_clock -period 1.000 -name divi\[19\] divi\[19\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363640 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sensor_P2 sensor_P2 " "create_clock -period 1.000 -name sensor_P2 sensor_P2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363640 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divi\[23\] divi\[23\] " "create_clock -period 1.000 -name divi\[23\] divi\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363640 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divi_mat\[10\] divi_mat\[10\] " "create_clock -period 1.000 -name divi_mat\[10\] divi_mat\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363640 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name edo_pres.BP1 edo_pres.BP1 " "create_clock -period 1.000 -name edo_pres.BP1 edo_pres.BP1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363640 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363640 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1542893363656 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542893363734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.240 " "Worst-case setup slack is -6.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.240       -94.640 divi_mat\[10\]  " "   -6.240       -94.640 divi_mat\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.664      -102.799 reloj  " "   -5.664      -102.799 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.782        -8.974 sensor_P2  " "   -4.782        -8.974 sensor_P2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.566        -4.566 edo_pres.BP1  " "   -4.566        -4.566 edo_pres.BP1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.075       -45.050 divi\[23\]  " "   -4.075       -45.050 divi\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.706        -4.692 divi\[19\]  " "   -1.706        -4.692 divi\[19\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542893363750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.895 " "Worst-case hold slack is -3.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.895        -3.895 sensor_P2  " "   -3.895        -3.895 sensor_P2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.709        -9.310 divi\[23\]  " "   -3.709        -9.310 divi\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.194        -7.661 reloj  " "   -2.194        -7.661 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.667         0.000 divi\[19\]  " "    1.667         0.000 divi\[19\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.678         0.000 divi_mat\[10\]  " "    1.678         0.000 divi_mat\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.207         0.000 edo_pres.BP1  " "    3.207         0.000 edo_pres.BP1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542893363765 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542893363906 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542893363921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 reloj  " "   -2.289        -2.289 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 sensor_P2  " "   -2.289        -2.289 sensor_P2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 divi\[19\]  " "    0.234         0.000 divi\[19\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 divi\[23\]  " "    0.234         0.000 divi\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 divi_mat\[10\]  " "    0.234         0.000 divi_mat\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 edo_pres.BP1  " "    0.500         0.000 edo_pres.BP1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542893363937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542893363937 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1542893364375 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542893364640 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542893364640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4541 " "Peak virtual memory: 4541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542893364859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 07:29:24 2018 " "Processing ended: Thu Nov 22 07:29:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542893364859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542893364859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542893364859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542893364859 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542893366766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542893366766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 07:29:26 2018 " "Processing started: Thu Nov 22 07:29:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542893366766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542893366766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DSD_elevador5 -c DSD_elevador5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DSD_elevador5 -c DSD_elevador5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542893366766 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSD_elevador5.vo C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/simulation/modelsim/ simulation " "Generated file DSD_elevador5.vo in folder \"C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1542893367828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4523 " "Peak virtual memory: 4523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542893367937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 07:29:27 2018 " "Processing ended: Thu Nov 22 07:29:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542893367937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542893367937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542893367937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542893367937 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Quartus II Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542893368687 ""}
