Adding this in case this helps someone set up the Verilog core on an FPGA.
I am mostly targetting the Nexys A7 100T, and this is what the project is set up for.

Maybe the constraints file or similar will be useful.
