
---------- Begin Simulation Statistics ----------
final_tick                               516806607500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47317                       # Simulator instruction rate (inst/s)
host_mem_usage                                 670948                       # Number of bytes of host memory used
host_op_rate                                    87448                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2113.40                       # Real time elapsed on the host
host_tick_rate                              244538251                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184812628                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.516807                       # Number of seconds simulated
sim_ticks                                516806607500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184812628                       # Number of ops (including micro ops) committed
system.cpu.cpi                              10.336132                       # CPI: cycles per instruction
system.cpu.discardedOps                          3819                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       811399186                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.096748                       # IPC: instructions per cycle
system.cpu.numCycles                       1033613215                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                98417144     53.25%     53.25% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114667      0.06%     53.31% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       5      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                2      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::MemRead                1305605      0.71%     54.02% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84975205     45.98%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184812628                       # Class of committed instruction
system.cpu.tickCycles                       222214029                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5267739                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10568681                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5300088                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          581                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10601125                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            581                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10731399                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10723540                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1280                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10724090                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10722938                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.989258                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2616                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             124                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  5                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              119                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           82                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     75599549                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75599549                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75599578                       # number of overall hits
system.cpu.dcache.overall_hits::total        75599578                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10597878                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10597878                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10597895                       # number of overall misses
system.cpu.dcache.overall_misses::total      10597895                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 882749583000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 882749583000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 882749583000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 882749583000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86197427                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86197427                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86197473                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86197473                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.122949                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.122949                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.122949                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.122949                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83294.937251                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83294.937251                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83294.803638                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83294.803638                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5299598                       # number of writebacks
system.cpu.dcache.writebacks::total           5299598                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5297611                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5297611                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5297611                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5297611                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5300267                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5300267                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5300281                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5300281                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 434865624500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 434865624500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 434866922000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 434866922000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061490                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061490                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061490                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061490                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82045.984570                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82045.984570                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82046.012655                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82046.012655                       # average overall mshr miss latency
system.cpu.dcache.replacements                5299771                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1266397                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1266397                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          220                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           220                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16947500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16947500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1266617                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1266617                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000174                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000174                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77034.090909                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77034.090909                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          210                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          210                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15773000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15773000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75109.523810                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75109.523810                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     74333152                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74333152                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10597658                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10597658                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 882732635500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 882732635500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84930810                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84930810                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83295.067221                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83295.067221                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5297601                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5297601                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5300057                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5300057                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 434849851500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 434849851500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82046.259408                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82046.259408                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           46                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           46                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.369565                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.369565                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1297500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1297500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.304348                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.304348                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 92678.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92678.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       203000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       203000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.040000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.040000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       101500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       101500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       201000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       201000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.040000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       100500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       100500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 516806607500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.924828                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            80899959                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5300283                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.263328                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.924828                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999853                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999853                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          411                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         177695429                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        177695429                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 516806607500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 516806607500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 516806607500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45696446                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            1306948                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169193                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32462384                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32462384                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32462384                       # number of overall hits
system.cpu.icache.overall_hits::total        32462384                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          754                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            754                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          754                       # number of overall misses
system.cpu.icache.overall_misses::total           754                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     59807000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59807000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     59807000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59807000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32463138                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32463138                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32463138                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32463138                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000023                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000023                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000023                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000023                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79319.628647                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79319.628647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79319.628647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79319.628647                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          317                       # number of writebacks
system.cpu.icache.writebacks::total               317                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          754                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          754                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          754                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          754                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     59053000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     59053000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     59053000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     59053000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78319.628647                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78319.628647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78319.628647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78319.628647                       # average overall mshr miss latency
system.cpu.icache.replacements                    317                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32462384                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32462384                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          754                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           754                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     59807000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59807000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32463138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32463138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79319.628647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79319.628647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          754                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          754                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     59053000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     59053000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78319.628647                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78319.628647                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 516806607500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           384.599203                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32463138                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               754                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          43054.559682                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   384.599203                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.751170                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.751170                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          437                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64927030                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64927030                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 516806607500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 516806607500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 516806607500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 516806607500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184812628                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   34                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   57                       # number of demand (read+write) hits
system.l2.demand_hits::total                       91                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  34                       # number of overall hits
system.l2.overall_hits::.cpu.data                  57                       # number of overall hits
system.l2.overall_hits::total                      91                       # number of overall hits
system.l2.demand_misses::.cpu.inst                720                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5300226                       # number of demand (read+write) misses
system.l2.demand_misses::total                5300946                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               720                       # number of overall misses
system.l2.overall_misses::.cpu.data           5300226                       # number of overall misses
system.l2.overall_misses::total               5300946                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     57556500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 426916074000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     426973630500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     57556500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 426916074000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    426973630500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              754                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5300283                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5301037                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             754                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5300283                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5301037                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.954907                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999989                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999983                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.954907                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999989                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999983                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79939.583333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80546.768006                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80546.685535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79939.583333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80546.768006                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80546.685535                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5267302                       # number of writebacks
system.l2.writebacks::total                   5267302                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           720                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5300224                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5300944                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          720                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5300224                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5300944                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     50356500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 373913699500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 373964056000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     50356500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 373913699500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 373964056000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.954907                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999982                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.954907                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999982                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69939.583333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70546.773023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70546.690552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69939.583333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70546.773023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70546.690552                       # average overall mshr miss latency
system.l2.replacements                        5268318                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5299598                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5299598                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5299598                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5299598                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          312                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              312                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          312                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          312                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                21                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    21                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5300036                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5300036                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 426899543500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  426899543500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5300057                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5300057                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80546.536571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80546.536571                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5300036                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5300036                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 373899183500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 373899183500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70546.536571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70546.536571                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          720                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              720                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     57556500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57556500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.954907                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.954907                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79939.583333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79939.583333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          720                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          720                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     50356500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50356500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.954907                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.954907                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69939.583333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69939.583333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            36                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                36                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     16530500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     16530500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.840708                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.840708                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87002.631579                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87002.631579                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          188                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          188                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     14516000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     14516000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.831858                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.831858                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77212.765957                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77212.765957                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 516806607500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32543.798689                       # Cycle average of tags in use
system.l2.tags.total_refs                    10601096                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5301086                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999797                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.802816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         5.527414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32537.468460                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.992965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993158                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          928                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9264                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        22475                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  90109870                       # Number of tag accesses
system.l2.tags.data_accesses                 90109870                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 516806607500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5267302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5300224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000870086500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       329155                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       329155                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15661730                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4948061                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5300944                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5267302                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5300944                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5267302                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5300944                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5267302                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5300099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 326784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 329156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 329157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 329160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 329157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 329158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 329171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 329167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 331748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 329158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 329158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 329157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 329158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 329155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 329158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 329155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       329155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.104668                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.006017                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.725809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       329154    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        329155                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       329155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.002209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.084910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328890     99.92%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              263      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        329155                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               339260416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            337107328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    656.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    652.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  516806591000                       # Total gap between requests
system.mem_ctrls.avgGap                      48901.83                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        46080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    339214336                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    337105472                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 89162.946702456786                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 656366097.254281044006                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 652285530.230957865715                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          720                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5300224                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5267302                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     20860000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 157854719500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 12651255361250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28972.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29782.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2401847.35                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        46080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    339214336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     339260416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        46080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        46080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    337107328                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    337107328                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          720                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5300224                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5300944                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5267302                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5267302                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        89163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    656366097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        656455260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        89163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        89163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    652289122                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       652289122                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    652289122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        89163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    656366097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1308744382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5300944                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5267273                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       331302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       331365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       331154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       331272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       331429                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       331547                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       331405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       331336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       331379                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       331357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       331213                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       331263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       331193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       331162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       331271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       331296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       329206                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       329198                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       329070                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       329161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       329332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       329420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       329318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       329264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       329274                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       329261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       329124                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       329088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       329088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       329089                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       329166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       329214                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             58482879500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26504720000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       157875579500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11032.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29782.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4868411                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4892188                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.84                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.88                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       807616                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   837.483557                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   713.937850                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   311.156751                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        32360      4.01%      4.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        43578      5.40%      9.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        30517      3.78%     13.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        30571      3.79%     16.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        40674      5.04%     22.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        26955      3.34%     25.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        26087      3.23%     28.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        50236      6.22%     34.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       526638     65.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       807616                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             339260416                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          337105472                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              656.455260                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              652.285530                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.22                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 516806607500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2883460440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1532587980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18926783400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13749318180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 40796115360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 123898573830                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  94118096160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  295904935350                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   572.564149                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 240841596250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  17257240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 258707771250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2882932080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1532314740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18921956760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13745846880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 40796115360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 123864168060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  94147069440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  295890403320                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   572.536030                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 240919218250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  17257240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 258630149250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 516806607500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                908                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5267302                       # Transaction distribution
system.membus.trans_dist::CleanEvict              435                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5300036                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5300036                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           908                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     15869625                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               15869625                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    676367744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               676367744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5300944                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5300944    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5300944                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 516806607500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         31660739000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27882026500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               980                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10566900                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          317                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1189                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5300057                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5300057                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           754                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          226                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1825                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15900337                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              15902162                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        68544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    678392384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              678460928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5268318                       # Total snoops (count)
system.tol2bus.snoopTraffic                 337107328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10569355                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000058                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007584                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10568747     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    608      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10569355                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 516806607500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        10600477500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1131000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7950425498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
