
---------- Begin Simulation Statistics ----------
final_tick                               1406527286500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 474154                       # Simulator instruction rate (inst/s)
host_mem_usage                                4533052                       # Number of bytes of host memory used
host_op_rate                                   803365                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2741.72                       # Real time elapsed on the host
host_tick_rate                               94726476                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    2202605322                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.259714                       # Number of seconds simulated
sim_ticks                                259713759750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1755626                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3510757                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           14                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      8295649                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     85024924                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     29674091                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     51350432                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     21676341                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      92461054                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2630886                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      4789257                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       260215482                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      226793148                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      8296049                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         39490398                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     23125002                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts    333142013                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    421666923                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    469891466                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.897371                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.992393                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    337780576     71.88%     71.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     54004231     11.49%     83.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17389836      3.70%     87.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     19188863      4.08%     91.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     10055536      2.14%     93.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      2950775      0.63%     93.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2436133      0.52%     94.45% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2960514      0.63%     95.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     23125002      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    469891466                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1582586                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       421288661                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            79739106                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       378161      0.09%      0.09% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    318830200     75.61%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           65      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          135      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     79739106     18.91%     94.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     22719256      5.39%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    421666923                       # Class of committed instruction
system.switch_cpus_1.commit.refs            102458362                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           421666923                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     2.077710                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.077710                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    337297695                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    874642895                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       50409800                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       100233087                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      8322851                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     23153729                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         115622461                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1247417                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          30114018                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              362641                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          92461054                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        64035469                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           441736630                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      1880624                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            579124291                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          398                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         8155                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      16645702                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.178006                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     69349145                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     32304977                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.114928                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    519417179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.848552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.123652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      364079467     70.09%     70.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        8717998      1.68%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       13041642      2.51%     74.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        9071158      1.75%     76.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        8501580      1.64%     77.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       14135950      2.72%     80.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        6841926      1.32%     81.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        7802255      1.50%     83.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       87225203     16.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    519417179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          122811                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          79089                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 10340                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      9948149                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       52307034                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.207547                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          148982807                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         30111021                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      77249085                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    142218052                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       711542                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     44378885                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    754686859                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    118871786                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     20147838                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    627232940                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       626141                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     50256262                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      8322851                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     51456059                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1076780                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8280332                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        43920                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        33689                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        53525                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     62478942                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     21659628                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        33689                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      8885477                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1062672                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       705933573                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           610810091                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.666420                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       470448228                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.175929                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            614810549                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      978770892                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     530124325                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.481299                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.481299                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      1628682      0.25%      0.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    489069643     75.55%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult           84      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          138      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         6381      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       105619      0.02%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        40216      0.01%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    124789694     19.28%     95.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     31740321      4.90%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    647380778                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        152218                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       308122                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses        85054                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       817154                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           6359290                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.009823                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       4515559     71.01%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            2      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1813928     28.52%     99.53% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        29801      0.47%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    651959168                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1821743012                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    610725037                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1086921194                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        754686859                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       647380778                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined    333019922                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1513109                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined    477372210                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    519417179                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.246360                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.990292                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    320428186     61.69%     61.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     47902898      9.22%     70.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     39700582      7.64%     78.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     29820736      5.74%     84.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     27099495      5.22%     89.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     22809365      4.39%     93.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     17842547      3.44%     97.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      9392539      1.81%     99.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      4420831      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    519417179                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.246335                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          64035972                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 517                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     21024878                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     13779410                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    142218052                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     44378885                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     268473178                       # number of misc regfile reads
system.switch_cpus_1.numCycles              519427519                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     201775602                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    530265430                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     34934886                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       62374432                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     21279712                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      4768411                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2142465343                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    831586469                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1007130661                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       109230494                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     76025401                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      8322851                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    137713784                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      476865220                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2265583                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1379042004                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       109326082                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1201575400                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1559848249                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    83                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4650709                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       365459                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9168919                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         365459                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      4009038                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       558829                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      7987351                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         558829                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            1220359                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       573787                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1181783                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               56                       # Transaction distribution
system.membus.trans_dist::ReadExReq            534772                       # Transaction distribution
system.membus.trans_dist::ReadExResp           534772                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1220359                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      5265888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      5265888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5265888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    149050752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    149050752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               149050752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1755187                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1755187    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1755187                       # Request fanout histogram
system.membus.reqLayer2.occupancy          6318275500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9535550250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1406527286500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1406527286500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1406527286500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1406527286500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1406527286500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1406527286500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1406527286500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3702913                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1573995                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          176                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4129302                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          132499                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         132499                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           815297                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          815297                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3702913                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     13819100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13819628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    349804928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              349827456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1185263                       # Total snoops (count)
system.tol2bus.snoopTraffic                  40084928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5835972                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.062622                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.242281                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5470513     93.74%     93.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 365459      6.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5835972                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5532303500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6843300500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            264000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1406527286500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           18                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       539879                       # number of demand (read+write) hits
system.l2.demand_hits::total                   539897                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           18                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       539879                       # number of overall hits
system.l2.overall_hits::total                  539897                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          158                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      3978155                       # number of demand (read+write) misses
system.l2.demand_misses::total                3978313                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          158                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      3978155                       # number of overall misses
system.l2.overall_misses::total               3978313                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     14917000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 248184731000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     248199648000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     14917000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 248184731000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    248199648000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          176                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      4518034                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4518210                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          176                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      4518034                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4518210                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.897727                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.880506                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.880506                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.897727                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.880506                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.880506                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 94411.392405                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 62386.893170                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62388.165034                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 94411.392405                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 62386.893170                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62388.165034                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              626315                       # number of writebacks
system.l2.writebacks::total                    626315                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      3978155                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3978313                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      3978155                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3978313                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     13337000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 208403181000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 208416518000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     13337000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 208403181000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 208416518000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.897727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.880506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.880506                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.897727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.880506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.880506                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 84411.392405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 52386.893170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 52388.165034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 84411.392405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 52386.893170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 52388.165034                       # average overall mshr miss latency
system.l2.replacements                         626473                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       947668                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           947668                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       947668                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       947668                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          176                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              176                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          176                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          176                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3352264                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3352264                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       102198                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               102198                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data        30301                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              30301                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       132499                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           132499                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.228689                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.228689                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data        30301                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         30301                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    502447500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    502447500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.228689                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.228689                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16581.878486                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16581.878486                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       219223                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                219223                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       596074                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              596074                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  59114121500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   59114121500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       815297                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            815297                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.731113                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.731113                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 99172.454259                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99172.454259                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       596074                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         596074                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  53153381500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  53153381500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.731113                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.731113                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 89172.454259                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89172.454259                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       320656                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             320674                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          158                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      3382081                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3382239                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     14917000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 189070609500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 189085526500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          176                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3702737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3702913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.897727                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.913400                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.913400                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 94411.392405                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 55903.631374                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 55905.430249                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          158                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      3382081                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3382239                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     13337000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 155249799500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 155263136500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.897727                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.913400                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.913400                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 84411.392405                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 45903.631374                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 45905.430249                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1406527286500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4064.902899                       # Cycle average of tags in use
system.l2.tags.total_refs                     1813160                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    951932                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.904716                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4064.902899                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.992408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992408                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4020                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3743                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.981445                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  74299196                       # Number of tag accesses
system.l2.tags.data_accesses                 74299196                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1406527286500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      2223182                       # number of demand (read+write) hits
system.l3.demand_hits::total                  2223182                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      2223182                       # number of overall hits
system.l3.overall_hits::total                 2223182                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          158                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      1754973                       # number of demand (read+write) misses
system.l3.demand_misses::total                1755131                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          158                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      1754973                       # number of overall misses
system.l3.overall_misses::total               1755131                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     12388500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 156575640500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     156588029000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     12388500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 156575640500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    156588029000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          158                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      3978155                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              3978313                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          158                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      3978155                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             3978313                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.441152                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.441175                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.441152                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.441175                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 78408.227848                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 89218.261762                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 89217.288624                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 78408.227848                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 89218.261762                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 89217.288624                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              573787                       # number of writebacks
system.l3.writebacks::total                    573787                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          158                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      1754973                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1755131                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          158                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      1754973                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1755131                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     10808500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 139025910500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 139036719000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     10808500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 139025910500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 139036719000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.441152                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.441175                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.441152                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.441175                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 68408.227848                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 79218.261762                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 79217.288624                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 68408.227848                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 79218.261762                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 79217.288624                       # average overall mshr miss latency
system.l3.replacements                        2292682                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       626315                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           626315                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       626315                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       626315                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks        21705                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         21705                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data        30245                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                30245                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data           56                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 56                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data        30301                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            30301                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.001848                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.001848                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data           56                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            56                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      1068500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total      1068500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.001848                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.001848                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19080.357143                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19080.357143                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        61302                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 61302                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       534772                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              534772                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  48807548500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   48807548500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       596074                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            596074                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.897157                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.897157                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 91267.958120                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 91267.958120                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       534772                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         534772                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  43459828500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  43459828500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.897157                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.897157                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 81267.958120                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 81267.958120                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      2161880                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            2161880                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          158                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data      1220201                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total          1220359                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     12388500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 107768092000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 107780480500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          158                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      3382081                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        3382239                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.360784                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.360814                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 78408.227848                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 88319.950566                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 88318.667294                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          158                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data      1220201                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total      1220359                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     10808500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  95566082000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  95576890500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.360784                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.360814                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 68408.227848                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 78319.950566                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 78318.667294                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1406527286500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l3.tags.total_refs                     8019744                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   2300874                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.485521                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     643.482555                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data         0.056115                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data    31.121166                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.842646                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data  7516.497519                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.078550                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.000007                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.003799                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000103                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.917541                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         4036                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         4002                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 130090298                       # Number of tag accesses
system.l3.tags.data_accesses                130090298                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1406527286500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           3382239                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1200102                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         5071317                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           30301                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          30301                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           596074                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          596074                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       3382239                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     11995965                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    294696192                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         2292682                       # Total snoops (count)
system.tol3bus.snoopTraffic                  36722368                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          6301296                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.088685                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.284288                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                5742467     91.13%     91.13% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 558829      8.87%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            6301296                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         4619990500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        5982620000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.3                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1406527286500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        10112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    112318272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          112328384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        10112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         10112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     36722368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        36722368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1754973                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1755131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       573787                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             573787                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        38935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    432469470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             432508405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        38935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            38935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      141395543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            141395543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      141395543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        38935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    432469470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            573903948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    573787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1753782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.025109900500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34215                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34215                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4000216                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             540376                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1755131                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     573787                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1755131                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   573787                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1191                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            101179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            105735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            114267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            114727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            109681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            108744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            110483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            112640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            109191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            106956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           111741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           113003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           105070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           108736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           111923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           109864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             35527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             36877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             36310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             35762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             36037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             35586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             36492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            36934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            36898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            34107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            35197                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  33682252500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8769700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             66568627500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19203.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37953.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   801122                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  123076                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                21.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1755131                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               573787                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1277136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  321315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  121306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   34182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  35506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  35709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  36010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  36421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  34644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  34717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  34767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  34341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1403514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    106.143272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.406480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   122.383500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1033474     73.63%     73.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       280817     20.01%     93.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        41411      2.95%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        16215      1.16%     97.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9894      0.70%     98.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5041      0.36%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3301      0.24%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2557      0.18%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10804      0.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1403514                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.262312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    267.965136                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        34098     99.66%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           86      0.25%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           21      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34215                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.769604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.731250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.163151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22710     66.37%     66.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1107      3.24%     69.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6542     19.12%     88.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3419      9.99%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              364      1.06%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               47      0.14%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34215                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              112252160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   76224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36721408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               112328384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             36722368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       432.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       141.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    432.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    141.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  259718049500                       # Total gap between requests
system.mem_ctrls.avgGap                     111518.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        10112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    112242048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36721408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 38935.172359499913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 432175977.537901699543                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 141391846.297816336155                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          158                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1754973                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       573787                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      4321500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  66564306000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6175941961250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     27351.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     37928.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10763474.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    39.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4949376600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2630656050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6258095760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1482145920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20501317200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      92011918260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      22246363200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       150079872990                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        577.866468                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  57021157500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8672300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 194020302250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5071713360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2695679580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6265035840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1512943920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20501317200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      93568706820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20935383360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       150550780080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        579.679645                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  53596836750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8672300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 197444623000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1406527286500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1358099164                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67511478                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     64035064                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1489645706                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1358099164                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67511478                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     64035064                       # number of overall hits
system.cpu.icache.overall_hits::total      1489645706                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2033                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          405                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2438                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2033                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          405                       # number of overall misses
system.cpu.icache.overall_misses::total          2438                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     28133000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28133000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     28133000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28133000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358101197                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67511478                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     64035469                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1489648144                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358101197                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67511478                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     64035469                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1489648144                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 69464.197531                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11539.376538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 69464.197531                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11539.376538                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1697                       # number of writebacks
system.cpu.icache.writebacks::total              1697                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          229                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          229                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          229                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          229                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          176                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          176                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          176                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          176                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     15375000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     15375000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     15375000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     15375000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 87357.954545                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87357.954545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 87357.954545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87357.954545                       # average overall mshr miss latency
system.cpu.icache.replacements                   1697                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1358099164                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67511478                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     64035064                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1489645706                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2033                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          405                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2438                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     28133000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28133000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358101197                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67511478                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     64035469                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1489648144                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 69464.197531                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11539.376538                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          229                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          229                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          176                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          176                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     15375000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     15375000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 87357.954545                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87357.954545                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1406527286500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.993733                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1489647915                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2209                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          674353.967859                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.687809                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     6.305925                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.012316                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       11917187361                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      11917187361                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1406527286500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1406527286500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1406527286500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1406527286500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1406527286500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1406527286500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1406527286500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    418700667                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     20885051                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    122789114                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        562374832                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    418700667                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     20885051                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    122789114                       # number of overall hits
system.cpu.dcache.overall_hits::total       562374832                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     15094671                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       595144                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      7147779                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       22837594                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     15094671                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       595144                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      7147779                       # number of overall misses
system.cpu.dcache.overall_misses::total      22837594                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  32296464000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 412678206646                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 444974670646                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  32296464000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 412678206646                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 444974670646                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    433795338                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21480195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    129936893                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    585212426                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    433795338                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21480195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    129936893                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    585212426                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034797                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.027707                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.055010                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039024                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034797                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.027707                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.055010                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039024                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 54266.637990                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 57735.165937                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19484.306037                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 54266.637990                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 57735.165937                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19484.306037                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     38451087                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          171                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1204980                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.910145                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    34.200000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5576087                       # number of writebacks
system.cpu.dcache.writebacks::total           5576087                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2497254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2497254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2497254                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2497254                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       595144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      4650525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5245669                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       595144                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      4650525                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5245669                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  31701320000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 262593458646                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 294294778646                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  31701320000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 262593458646                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 294294778646                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.027707                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.035791                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008964                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.027707                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.035791                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008964                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 53266.637990                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 56465.336418                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56102.430147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 53266.637990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 56465.336418                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56102.430147                       # average overall mshr miss latency
system.cpu.dcache.replacements               18711657                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    311146590                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17715663                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    101014658                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       429876911                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10609375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       451998                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6199983                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17261356                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  22375825000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 347200748000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 369576573000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    321755965                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18167661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    107214641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    447138267                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032973                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.024879                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.057828                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038604                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49504.256656                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 56000.274194                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21410.633846                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2497246                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2497246                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       451998                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3702737                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4154735                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  21923827000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 198063796000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 219987623000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.024879                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.034536                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009292                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 48504.256656                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 53491.186655                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52948.653284                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    107554077                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3169388                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     21774456                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      132497921                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4485296                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       143146                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       947796                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5576238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9920639000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  65477458646                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  75398097646                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112039373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3312534                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     22722252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    138074159                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.043213                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.041712                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 69304.339625                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 69083.915364                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13521.319866                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       143146                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       947788                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1090934                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   9777493000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  64529662646                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  74307155646                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.043213                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.041712                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007901                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 68304.339625                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 68084.490040                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68113.337421                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1406527286500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995793                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           582843548                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18712169                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.147835                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   373.615018                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    43.847101                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    94.533674                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.729717                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.085639                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.184636                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2359561873                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2359561873                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1406527286500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1026110805500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 380416481000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
