   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"tim_ts_dev.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.__NVIC_DisableIRQ,"ax",%progbits
  19              		.align	1
  20              		.p2align 4,,15
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	__NVIC_DisableIRQ:
  26              	.LFB110:
  27              		.file 1 "C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include/core_cm7.
   1:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**************************************************************************//**
   2:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  * @file     core_cm7.h
   3:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  * @brief    CMSIS Cortex-M7 Core Peripheral Access Layer Header File
   4:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  * @version  V5.1.6
   5:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  * @date     04. June 2021
   6:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  ******************************************************************************/
   7:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /*
   8:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  *
  10:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  *
  12:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  * not use this file except in compliance with the License.
  14:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  * You may obtain a copy of the License at
  15:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  *
  16:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  *
  18:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  * See the License for the specific language governing permissions and
  22:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  * limitations under the License.
  23:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
  24:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
  25:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #if   defined ( __ICCARM__ )
  26:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #elif defined (__clang__)
  28:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #pragma clang system_header   /* treat file as system include file */
  29:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #endif
  30:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
  31:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #ifndef __CORE_CM7_H_GENERIC
  32:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define __CORE_CM7_H_GENERIC
  33:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
  34:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #include <stdint.h>
  35:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
  36:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #ifdef __cplusplus
  37:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  extern "C" {
  38:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #endif
  39:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
  40:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
  41:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
  44:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****      Function definitions in header files are used to allow 'inlining'.
  46:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
  47:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****      Unions are used for effective representation of core registers.
  49:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
  50:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****      Function-like macros are used to allow more efficient code.
  52:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
  53:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
  54:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
  55:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /*******************************************************************************
  56:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  *                 CMSIS definitions
  57:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  ******************************************************************************/
  58:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
  59:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \ingroup Cortex_M7
  60:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   @{
  61:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
  62:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
  63:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #include "cmsis_version.h"
  64:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
  65:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* CMSIS CM7 definitions */
  66:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define __CM7_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:1
  67:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define __CM7_CMSIS_VERSION_SUB   ( __CM_CMSIS_VERSION_SUB)                  /*!< \deprecated [15:0
  68:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN << 16U) | \
  69:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****                                     __CM7_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS
  70:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
  71:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define __CORTEX_M                (7U)                                       /*!< Cortex-M Core */
  72:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
  73:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** */
  76:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #if defined ( __CC_ARM )
  77:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #if defined __TARGET_FPU_VFP
  78:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****       #define __FPU_USED       1U
  80:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #else
  81:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****       #define __FPU_USED       0U
  83:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #endif
  84:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #else
  85:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #define __FPU_USED         0U
  86:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #endif
  87:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
  88:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #if defined __ARM_FP
  90:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****       #define __FPU_USED       1U
  92:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #else
  93:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****       #define __FPU_USED       0U
  95:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #endif
  96:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #else
  97:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #define __FPU_USED         0U
  98:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #endif
  99:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 100:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #elif defined ( __GNUC__ )
 101:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****       #define __FPU_USED       1U
 104:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #else
 105:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****       #define __FPU_USED       0U
 107:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #endif
 108:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #else
 109:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #define __FPU_USED         0U
 110:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #endif
 111:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 112:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #elif defined ( __ICCARM__ )
 113:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #if defined __ARMVFP__
 114:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****       #define __FPU_USED       1U
 116:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #else
 117:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****       #define __FPU_USED       0U
 119:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #endif
 120:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #else
 121:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #define __FPU_USED         0U
 122:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #endif
 123:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 124:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #elif defined ( __TI_ARM__ )
 125:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #if defined __TI_VFP_SUPPORT__
 126:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****       #define __FPU_USED       1U
 128:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #else
 129:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****       #define __FPU_USED       0U
 131:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #endif
 132:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #else
 133:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #define __FPU_USED         0U
 134:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #endif
 135:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 136:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #elif defined ( __TASKING__ )
 137:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #if defined __FPU_VFP__
 138:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****       #define __FPU_USED       1U
 140:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #else
 141:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****       #define __FPU_USED       0U
 143:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #endif
 144:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #else
 145:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #define __FPU_USED         0U
 146:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #endif
 147:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 148:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #elif defined ( __CSMC__ )
 149:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #if ( __CSMC__ & 0x400U)
 150:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****       #define __FPU_USED       1U
 152:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #else
 153:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****       #define __FPU_USED       0U
 155:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #endif
 156:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #else
 157:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #define __FPU_USED         0U
 158:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #endif
 159:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 160:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #endif
 161:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 162:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 164:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 165:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #ifdef __cplusplus
 166:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** }
 167:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #endif
 168:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 169:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #endif /* __CORE_CM7_H_GENERIC */
 170:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 171:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #ifndef __CMSIS_GENERIC
 172:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 173:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #ifndef __CORE_CM7_H_DEPENDANT
 174:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define __CORE_CM7_H_DEPENDANT
 175:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 176:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #ifdef __cplusplus
 177:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  extern "C" {
 178:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #endif
 179:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 180:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* check device defines and use defaults */
 181:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #if defined __CHECK_DEVICE_DEFINES
 182:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #ifndef __CM7_REV
 183:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #define __CM7_REV               0x0000U
 184:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #warning "__CM7_REV not defined in device header file; using default!"
 185:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #endif
 186:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 187:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #ifndef __FPU_PRESENT
 188:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #define __FPU_PRESENT             0U
 189:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #endif
 191:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 192:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #ifndef __MPU_PRESENT
 193:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #define __MPU_PRESENT             0U
 194:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #endif
 196:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 197:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #ifndef __ICACHE_PRESENT
 198:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #define __ICACHE_PRESENT          0U
 199:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 200:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #endif
 201:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 202:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #ifndef __DCACHE_PRESENT
 203:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #define __DCACHE_PRESENT          0U
 204:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 205:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #endif
 206:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 207:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #ifndef __DTCM_PRESENT
 208:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #define __DTCM_PRESENT            0U
 209:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #warning "__DTCM_PRESENT        not defined in device header file; using default!"
 210:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #endif
 211:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 212:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #ifndef __VTOR_PRESENT
 213:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #define __VTOR_PRESENT             1U
 214:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 215:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #endif
 216:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 217:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #ifndef __NVIC_PRIO_BITS
 218:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #define __NVIC_PRIO_BITS          3U
 219:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 220:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #endif
 221:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 222:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #ifndef __Vendor_SysTickConfig
 223:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #define __Vendor_SysTickConfig    0U
 224:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 225:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #endif
 226:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #endif
 227:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 228:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* IO definitions (access restrictions to peripheral registers) */
 229:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
 230:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 231:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 232:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     <strong>IO Type Qualifiers</strong> are used
 233:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     \li to specify the access to peripheral variables.
 234:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     \li for automatic generation of peripheral register debug information.
 235:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** */
 236:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #ifdef __cplusplus
 237:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 238:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #else
 239:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 240:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #endif
 241:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 242:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 243:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 244:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* following defines should be used for structure members */
 245:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 246:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 247:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 248:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 249:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /*@} end of group Cortex_M7 */
 250:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 251:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 252:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 253:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /*******************************************************************************
 254:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  *                 Register Abstraction
 255:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   Core Register contain:
 256:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   - Core Register
 257:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   - Core NVIC Register
 258:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   - Core SCB Register
 259:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   - Core SysTick Register
 260:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   - Core Debug Register
 261:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   - Core MPU Register
 262:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   - Core FPU Register
 263:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  ******************************************************************************/
 264:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
 265:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 266:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 267:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** */
 268:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 269:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
 270:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \ingroup    CMSIS_core_register
 271:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 272:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief      Core Register type definitions.
 273:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   @{
 274:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
 275:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 276:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
 277:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 278:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
 279:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** typedef union
 280:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** {
 281:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   struct
 282:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   {
 283:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 284:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 285:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 286:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 287:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 288:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 289:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 290:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 291:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 292:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 293:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** } APSR_Type;
 294:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 295:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* APSR Register Definitions */
 296:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 297:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 298:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 299:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 300:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 301:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 302:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 303:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 304:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 305:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 306:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 307:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 308:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 309:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 310:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 311:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 312:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 313:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 314:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 315:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
 316:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 317:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
 318:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** typedef union
 319:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** {
 320:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   struct
 321:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   {
 322:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 323:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 324:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 325:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 326:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** } IPSR_Type;
 327:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 328:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* IPSR Register Definitions */
 329:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 330:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 331:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 332:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 333:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
 334:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 335:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
 336:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** typedef union
 337:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** {
 338:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   struct
 339:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   {
 340:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 341:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 342:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 343:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 344:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 345:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 346:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 347:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 348:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 349:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 350:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 351:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 352:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 353:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 354:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** } xPSR_Type;
 355:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 356:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* xPSR Register Definitions */
 357:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 358:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 359:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 360:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 361:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 362:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 363:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 364:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 365:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 366:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 367:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 368:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 369:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 370:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 371:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 372:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 373:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 374:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 375:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 376:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 377:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 378:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 379:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 380:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 381:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 382:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 383:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 384:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 385:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 386:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 387:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 388:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
 389:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief  Union type to access the Control Registers (CONTROL).
 390:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
 391:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** typedef union
 392:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** {
 393:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   struct
 394:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   {
 395:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 396:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 397:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 398:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 399:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 400:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 401:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** } CONTROL_Type;
 402:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 403:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* CONTROL Register Definitions */
 404:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 405:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 406:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 407:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 408:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 409:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 410:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 411:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 412:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 413:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /*@} end of group CMSIS_CORE */
 414:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 415:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 416:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
 417:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \ingroup    CMSIS_core_register
 418:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 419:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief      Type definitions for the NVIC Registers
 420:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   @{
 421:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
 422:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 423:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
 424:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 425:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
 426:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** typedef struct
 427:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** {
 428:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 429:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED0[24U];
 430:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 431:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED1[24U];
 432:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 433:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED2[24U];
 434:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 435:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED3[24U];
 436:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 437:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED4[56U];
 438:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 439:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED5[644U];
 440:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 441:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** }  NVIC_Type;
 442:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 443:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* Software Triggered Interrupt Register Definitions */
 444:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 445:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 446:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 447:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /*@} end of group CMSIS_NVIC */
 448:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 449:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 450:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
 451:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \ingroup  CMSIS_core_register
 452:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 453:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief    Type definitions for the System Control Block Registers
 454:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   @{
 455:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
 456:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 457:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
 458:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief  Structure type to access the System Control Block (SCB).
 459:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
 460:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** typedef struct
 461:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** {
 462:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 463:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 464:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 465:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 466:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 467:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 468:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 469:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 470:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 471:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 472:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 473:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 474:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 475:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 476:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 477:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 478:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 479:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t ID_MFR[4U];             /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 480:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t ID_ISAR[5U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 481:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED0[1U];
 482:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 483:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 484:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 485:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 486:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 487:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED3[93U];
 488:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 489:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED4[15U];
 490:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 491:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 492:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 493:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED5[1U];
 494:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 495:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED6[1U];
 496:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 497:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 498:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 499:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 500:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 501:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 502:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 503:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 504:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __OM  uint32_t BPIALL;                 /*!< Offset: 0x278 ( /W)  Branch Predictor Invalidate All 
 505:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED7[5U];
 506:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memo
 507:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Cont
 508:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
 509:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
 510:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
 511:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED8[1U];
 512:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Regis
 513:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** } SCB_Type;
 514:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 515:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* SCB CPUID Register Definitions */
 516:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 517:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 518:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 519:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 520:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 521:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 522:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 523:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 524:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 525:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 526:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 527:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 528:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 529:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 530:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 531:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* SCB Interrupt Control State Register Definitions */
 532:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 533:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 534:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 535:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 536:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 537:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 538:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 539:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 540:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 541:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 542:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 543:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 544:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 545:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 546:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 547:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 548:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 549:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 550:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 551:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 552:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 553:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 554:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 555:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 556:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 557:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 558:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 559:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 560:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 561:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 562:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* SCB Vector Table Offset Register Definitions */
 563:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 564:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 565:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 566:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 567:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 568:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 569:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 570:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 571:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 572:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 573:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 574:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 575:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 576:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 577:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 578:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 579:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 580:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 581:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 582:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 583:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 584:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 585:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 586:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 587:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 588:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* SCB System Control Register Definitions */
 589:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 590:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 591:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 592:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 593:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 594:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 595:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 596:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 597:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 598:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* SCB Configuration Control Register Definitions */
 599:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCR_BP_Pos                      18U                                           /*!< SCB 
 600:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 601:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 602:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCR_IC_Pos                      17U                                           /*!< SCB 
 603:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 604:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 605:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCR_DC_Pos                      16U                                           /*!< SCB 
 606:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 607:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 608:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 609:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 610:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 611:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 612:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 613:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 614:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 615:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 616:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 617:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 618:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 619:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 620:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 621:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 622:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 623:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 624:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 625:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 626:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* SCB System Handler Control and State Register Definitions */
 627:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 628:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 629:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 630:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 631:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 632:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 633:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 634:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 635:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 636:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 637:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 638:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 639:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 640:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 641:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 642:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 643:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 644:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 645:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 646:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 647:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 648:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 649:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 650:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 651:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 652:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 653:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 654:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 655:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 656:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 657:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 658:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 659:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 660:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 661:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 662:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 663:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 664:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 665:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 666:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 667:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 668:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 669:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* SCB Configurable Fault Status Register Definitions */
 670:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 671:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 672:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 673:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 674:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 675:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 676:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 677:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 678:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 679:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 680:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB 
 681:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 682:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 683:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB 
 684:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 685:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 686:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB 
 687:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 688:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 689:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB 
 690:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 691:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 692:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB 
 693:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 694:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 695:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB 
 696:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 697:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 698:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 699:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 700:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 701:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 702:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 703:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 704:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 705:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 706:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 707:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 708:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 709:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 710:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 711:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 712:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 713:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 714:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 715:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 716:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 717:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 718:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 719:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 720:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 721:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 722:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 723:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 724:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 725:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 726:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 727:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 728:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 729:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 730:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 731:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 732:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 733:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 734:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 735:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 736:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 737:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 738:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 739:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* SCB Hard Fault Status Register Definitions */
 740:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 741:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 742:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 743:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 744:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 745:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 746:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 747:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 748:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 749:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* SCB Debug Fault Status Register Definitions */
 750:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 751:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 752:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 753:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 754:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 755:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 756:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 757:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 758:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 759:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 760:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 761:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 762:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 763:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 764:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 765:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* SCB Cache Level ID Register Definitions */
 766:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 767:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 768:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 769:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 770:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 771:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 772:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* SCB Cache Type Register Definitions */
 773:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 774:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 775:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 776:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 777:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 778:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 779:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 780:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 781:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 782:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 783:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 784:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 785:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 786:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 787:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 788:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* SCB Cache Size ID Register Definitions */
 789:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 790:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 791:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 792:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 793:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 794:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 795:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 796:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 797:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 798:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 799:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
 800:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 801:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 802:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 803:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 804:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 805:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 806:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 807:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 808:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 809:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 810:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* SCB Cache Size Selection Register Definitions */
 811:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 812:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 813:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 814:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 815:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 816:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 817:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* SCB Software Triggered Interrupt Register Definitions */
 818:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 819:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 820:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 821:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* SCB D-Cache Invalidate by Set-way Register Definitions */
 822:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 823:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 824:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 825:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 826:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 827:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 828:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* SCB D-Cache Clean by Set-way Register Definitions */
 829:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 830:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 831:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 832:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 833:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 834:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 835:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 836:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
 837:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
 838:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 839:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
 840:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
 841:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 842:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* Instruction Tightly-Coupled Memory Control Register Definitions */
 843:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB 
 844:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB 
 845:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 846:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB 
 847:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB 
 848:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 849:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB 
 850:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB 
 851:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 852:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB 
 853:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB 
 854:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 855:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* Data Tightly-Coupled Memory Control Register Definitions */
 856:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB 
 857:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB 
 858:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 859:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB 
 860:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB
 861:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 862:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB 
 863:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB 
 864:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 865:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB 
 866:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB 
 867:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 868:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* AHBP Control Register Definitions */
 869:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB 
 870:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB 
 871:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 872:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB 
 873:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB 
 874:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 875:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* L1 Cache Control Register Definitions */
 876:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB 
 877:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB 
 878:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 879:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CACR_ECCEN_Pos                  1U                                            /*!< \dep
 880:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< \dep
 881:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 882:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CACR_ECCDIS_Pos                 1U                                            /*!< SCB 
 883:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CACR_ECCDIS_Msk                (1UL << SCB_CACR_ECCDIS_Pos)                   /*!< SCB 
 884:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 885:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB 
 886:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB 
 887:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 888:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* AHBS Control Register Definitions */
 889:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB 
 890:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBSCR_INITCOUNT_Pos)           /*!< SCB 
 891:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 892:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB 
 893:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBSCR_TPRI_Pos)               /*!< SCB 
 894:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 895:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB 
 896:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBSCR_CTL_Pos*/)                /*!< SCB 
 897:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 898:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* Auxiliary Bus Fault Status Register Definitions */
 899:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB 
 900:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB 
 901:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 902:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB 
 903:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB 
 904:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 905:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB 
 906:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB 
 907:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 908:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB 
 909:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB 
 910:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 911:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB 
 912:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB 
 913:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 914:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB 
 915:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB 
 916:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 917:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /*@} end of group CMSIS_SCB */
 918:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 919:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 920:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
 921:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \ingroup  CMSIS_core_register
 922:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 923:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 924:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   @{
 925:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
 926:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 927:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
 928:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 929:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
 930:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** typedef struct
 931:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** {
 932:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED0[1U];
 933:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 934:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 935:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** } SCnSCB_Type;
 936:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 937:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* Interrupt Controller Type Register Definitions */
 938:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 939:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 940:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 941:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* Auxiliary Control Register Definitions */
 942:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB_ACTLR_DISDYNADD_Pos         26U                                         /*!< ACTLR: 
 943:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB_ACTLR_DISDYNADD_Msk         (1UL << SCnSCB_ACTLR_DISDYNADD_Pos)         /*!< ACTLR: 
 944:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 945:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB_ACTLR_DISISSCH1_Pos         21U                                         /*!< ACTLR: 
 946:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB_ACTLR_DISISSCH1_Msk         (0x1FUL << SCnSCB_ACTLR_DISISSCH1_Pos)      /*!< ACTLR: 
 947:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 948:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB_ACTLR_DISDI_Pos             16U                                         /*!< ACTLR: 
 949:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB_ACTLR_DISDI_Msk             (0x1FUL << SCnSCB_ACTLR_DISDI_Pos)          /*!< ACTLR: 
 950:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 951:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Pos     15U                                         /*!< ACTLR: 
 952:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Msk     (1UL << SCnSCB_ACTLR_DISCRITAXIRUR_Pos)     /*!< ACTLR: 
 953:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 954:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB_ACTLR_DISBTACALLOC_Pos      14U                                         /*!< ACTLR: 
 955:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB_ACTLR_DISBTACALLOC_Msk      (1UL << SCnSCB_ACTLR_DISBTACALLOC_Pos)      /*!< ACTLR: 
 956:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 957:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB_ACTLR_DISBTACREAD_Pos       13U                                         /*!< ACTLR: 
 958:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB_ACTLR_DISBTACREAD_Msk       (1UL << SCnSCB_ACTLR_DISBTACREAD_Pos)       /*!< ACTLR: 
 959:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 960:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Pos    12U                                         /*!< ACTLR: 
 961:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Msk    (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)    /*!< ACTLR: 
 962:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 963:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Pos         11U                                         /*!< ACTLR: 
 964:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Msk         (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)         /*!< ACTLR: 
 965:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 966:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Pos         10U                                         /*!< ACTLR: 
 967:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Msk         (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)         /*!< ACTLR: 
 968:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 969:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 970:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 971:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 972:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 973:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 974:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 975:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /*@} end of group CMSIS_SCnotSCB */
 976:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 977:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 978:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
 979:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \ingroup  CMSIS_core_register
 980:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 981:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief    Type definitions for the System Timer Registers.
 982:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   @{
 983:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
 984:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 985:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
 986:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief  Structure type to access the System Timer (SysTick).
 987:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
 988:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** typedef struct
 989:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** {
 990:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 991:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 992:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 993:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 994:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** } SysTick_Type;
 995:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
 996:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* SysTick Control / Status Register Definitions */
 997:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 998:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 999:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1000:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
1001:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
1002:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1003:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
1004:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
1005:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1006:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
1007:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
1008:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1009:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* SysTick Reload Register Definitions */
1010:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
1011:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
1012:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1013:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* SysTick Current Register Definitions */
1014:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
1015:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
1016:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1017:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* SysTick Calibration Register Definitions */
1018:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
1019:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
1020:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1021:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
1022:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
1023:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1024:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
1025:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
1026:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1027:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /*@} end of group CMSIS_SysTick */
1028:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1029:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1030:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
1031:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \ingroup  CMSIS_core_register
1032:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1033:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1034:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   @{
1035:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
1036:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1037:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
1038:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1039:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
1040:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** typedef struct
1041:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** {
1042:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __OM  union
1043:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   {
1044:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
1045:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
1046:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
1047:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
1048:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED0[864U];
1049:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
1050:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED1[15U];
1051:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
1052:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED2[15U];
1053:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
1054:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED3[32U];
1055:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED4[43U];
1056:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
1057:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
1058:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED5[6U];
1059:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
1060:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
1061:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
1062:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
1063:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
1064:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
1065:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
1066:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
1067:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
1068:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
1069:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
1070:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
1071:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** } ITM_Type;
1072:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1073:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* ITM Trace Privilege Register Definitions */
1074:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1075:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
1076:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1077:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* ITM Trace Control Register Definitions */
1078:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1079:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1080:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1081:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
1082:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
1083:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1084:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1085:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1086:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1087:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
1088:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
1089:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1090:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1091:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1092:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1093:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1094:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1095:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1096:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1097:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1098:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1099:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1100:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1101:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1102:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1103:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1104:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1105:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* ITM Lock Status Register Definitions */
1106:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
1107:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
1108:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1109:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
1110:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
1111:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1112:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
1113:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
1114:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1115:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /*@}*/ /* end of group CMSIS_ITM */
1116:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1117:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1118:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
1119:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \ingroup  CMSIS_core_register
1120:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1121:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1122:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   @{
1123:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
1124:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1125:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
1126:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
1127:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
1128:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** typedef struct
1129:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** {
1130:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1131:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1132:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1133:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1134:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1135:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1136:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1137:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1138:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1139:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
1140:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1141:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED0[1U];
1142:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1143:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
1144:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1145:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED1[1U];
1146:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1147:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
1148:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1149:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED2[1U];
1150:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1151:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
1152:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1153:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED3[981U];
1154:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 (  W)  Lock Access Register */
1155:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
1156:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** } DWT_Type;
1157:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1158:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* DWT Control Register Definitions */
1159:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1160:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1161:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1162:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1163:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
1164:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1165:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1166:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
1167:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1168:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1169:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
1170:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1171:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1172:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
1173:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1174:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1175:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
1176:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1177:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1178:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
1179:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1180:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1181:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
1182:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1183:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1184:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
1185:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1186:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1187:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
1188:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1189:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1190:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
1191:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1192:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1193:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
1194:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1195:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1196:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
1197:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1198:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1199:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1200:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1201:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1202:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
1203:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1204:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1205:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1206:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1207:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1208:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1209:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1210:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1211:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
1212:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1213:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* DWT CPI Count Register Definitions */
1214:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1215:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1216:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1217:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* DWT Exception Overhead Count Register Definitions */
1218:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1219:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1220:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1221:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* DWT Sleep Count Register Definitions */
1222:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1223:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1224:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1225:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* DWT LSU Count Register Definitions */
1226:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1227:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1228:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1229:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* DWT Folded-instruction Count Register Definitions */
1230:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1231:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1232:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1233:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* DWT Comparator Mask Register Definitions */
1234:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1235:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1236:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1237:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* DWT Comparator Function Register Definitions */
1238:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1239:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1240:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1241:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1242:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1243:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1244:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1245:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1246:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1247:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1248:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1249:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1250:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1251:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1252:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1253:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1254:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1255:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1256:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1257:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1258:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1259:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1260:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1261:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1262:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1263:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1264:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1265:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /*@}*/ /* end of group CMSIS_DWT */
1266:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1267:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1268:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
1269:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \ingroup  CMSIS_core_register
1270:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1271:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1272:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   @{
1273:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
1274:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1275:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
1276:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1277:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
1278:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** typedef struct
1279:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** {
1280:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1281:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1282:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED0[2U];
1283:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1284:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED1[55U];
1285:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1286:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED2[131U];
1287:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1288:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1289:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1290:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED3[759U];
1291:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1292:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1293:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1294:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED4[1U];
1295:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1296:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1297:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1298:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED5[39U];
1299:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1300:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1301:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED7[8U];
1302:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1303:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1304:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** } TPI_Type;
1305:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1306:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1307:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1308:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1309:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1310:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* TPI Selected Pin Protocol Register Definitions */
1311:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1312:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1313:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1314:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* TPI Formatter and Flush Status Register Definitions */
1315:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1316:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1317:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1318:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1319:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1320:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1321:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1322:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1323:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1324:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1325:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1326:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1327:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* TPI Formatter and Flush Control Register Definitions */
1328:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1329:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1330:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1331:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1332:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1333:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1334:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* TPI TRIGGER Register Definitions */
1335:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1336:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1337:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1338:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1339:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1340:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1341:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1342:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1343:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1344:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1345:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1346:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1347:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1348:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1349:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1350:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1351:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1352:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1353:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1354:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1355:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1356:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1357:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1358:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1359:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1360:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* TPI ITATBCTR2 Register Definitions */
1361:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1362:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1363:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1364:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1365:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1366:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1367:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1368:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1369:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1370:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1371:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1372:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1373:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1374:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1375:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1376:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1377:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1378:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1379:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1380:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1381:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1382:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1383:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1384:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1385:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1386:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1387:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1388:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1389:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* TPI ITATBCTR0 Register Definitions */
1390:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1391:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1392:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1393:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1394:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1395:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1396:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* TPI Integration Mode Control Register Definitions */
1397:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1398:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1399:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1400:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* TPI DEVID Register Definitions */
1401:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1402:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1403:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1404:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1405:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1406:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1407:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1408:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1409:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1410:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1411:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1412:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1413:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1414:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1415:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1416:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1417:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1418:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1419:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* TPI DEVTYPE Register Definitions */
1420:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1421:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1422:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1423:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1424:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1425:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1426:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /*@}*/ /* end of group CMSIS_TPI */
1427:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1428:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1429:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1430:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
1431:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \ingroup  CMSIS_core_register
1432:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1433:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1434:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   @{
1435:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
1436:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1437:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
1438:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1439:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
1440:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** typedef struct
1441:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** {
1442:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1443:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1444:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1445:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1446:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1447:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1448:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1449:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1450:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1451:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1452:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1453:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** } MPU_Type;
1454:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1455:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_TYPE_RALIASES                  4U
1456:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1457:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* MPU Type Register Definitions */
1458:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1459:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1460:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1461:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1462:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1463:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1464:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1465:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1466:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1467:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* MPU Control Register Definitions */
1468:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1469:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1470:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1471:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1472:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1473:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1474:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1475:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1476:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1477:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* MPU Region Number Register Definitions */
1478:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1479:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1480:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1481:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* MPU Region Base Address Register Definitions */
1482:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1483:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1484:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1485:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1486:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1487:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1488:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1489:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1490:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1491:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* MPU Region Attribute and Size Register Definitions */
1492:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1493:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1494:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1495:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1496:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1497:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1498:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1499:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1500:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1501:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1502:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1503:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1504:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1505:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1506:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1507:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1508:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1509:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1510:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1511:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1512:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1513:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1514:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1515:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1516:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1517:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1518:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1519:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1520:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1521:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1522:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /*@} end of group CMSIS_MPU */
1523:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1524:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1525:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1526:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
1527:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \ingroup  CMSIS_core_register
1528:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1529:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1530:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   @{
1531:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
1532:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1533:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
1534:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1535:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
1536:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** typedef struct
1537:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** {
1538:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****         uint32_t RESERVED0[1U];
1539:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1540:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1541:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1542:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1543:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1544:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1545:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** } FPU_Type;
1546:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1547:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* Floating-Point Context Control Register Definitions */
1548:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1549:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1550:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1551:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1552:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1553:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1554:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1555:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1556:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1557:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1558:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1559:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1560:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1561:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1562:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1563:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1564:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1565:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1566:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1567:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1568:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1569:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1570:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1571:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1572:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1573:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1574:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1575:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* Floating-Point Context Address Register Definitions */
1576:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1577:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1578:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1579:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* Floating-Point Default Status Control Register Definitions */
1580:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1581:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1582:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1583:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1584:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1585:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1586:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1587:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1588:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1589:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1590:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1591:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1592:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* Media and FP Feature Register 0 Definitions */
1593:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1594:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1595:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1596:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1597:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1598:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1599:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1600:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1601:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1602:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1603:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1604:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1605:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1606:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1607:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1608:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1609:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1610:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1611:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1612:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1613:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1614:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1615:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1616:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1617:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* Media and FP Feature Register 1 Definitions */
1618:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1619:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1620:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1621:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1622:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1623:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1624:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1625:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1626:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1627:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1628:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1629:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1630:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* Media and FP Feature Register 2 Definitions */
1631:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1632:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1633:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1634:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1635:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /*@} end of group CMSIS_FPU */
1636:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1637:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1638:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
1639:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \ingroup  CMSIS_core_register
1640:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1641:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief    Type definitions for the Core Debug Registers
1642:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   @{
1643:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
1644:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1645:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
1646:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1647:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
1648:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** typedef struct
1649:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** {
1650:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1651:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1652:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1653:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1654:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** } CoreDebug_Type;
1655:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1656:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* Debug Halting Control and Status Register Definitions */
1657:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1658:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1659:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1660:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1661:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1662:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1663:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1664:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1665:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1666:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1667:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1668:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1669:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1670:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1671:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1672:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1673:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1674:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1675:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1676:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1677:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1678:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1679:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1680:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1681:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1682:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1683:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1684:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1685:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1686:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1687:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1688:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1689:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1690:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1691:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1692:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1693:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* Debug Core Register Selector Register Definitions */
1694:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1695:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1696:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1697:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1698:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1699:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1700:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* Debug Exception and Monitor Control Register Definitions */
1701:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1702:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1703:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1704:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1705:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1706:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1707:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1708:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1709:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1710:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1711:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1712:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1713:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1714:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1715:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1716:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1717:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1718:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1719:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1720:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1721:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1722:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1723:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1724:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1725:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1726:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1727:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1728:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1729:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1730:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1731:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1732:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1733:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1734:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1735:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1736:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1737:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1738:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1739:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1740:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /*@} end of group CMSIS_CoreDebug */
1741:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1742:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1743:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
1744:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \ingroup    CMSIS_core_register
1745:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1746:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1747:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   @{
1748:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
1749:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1750:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
1751:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1752:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \param[in] field  Name of the register bit field.
1753:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1754:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \return           Masked and shifted value.
1755:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** */
1756:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1757:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1758:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
1759:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1760:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \param[in] field  Name of the register bit field.
1761:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1762:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \return           Masked and shifted bit field value.
1763:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** */
1764:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1765:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1766:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /*@} end of group CMSIS_core_bitfield */
1767:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1768:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1769:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
1770:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \ingroup    CMSIS_core_register
1771:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \defgroup   CMSIS_core_base     Core Definitions
1772:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief      Definitions for base addresses, unions, and structures.
1773:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   @{
1774:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
1775:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1776:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* Memory mapping of Core Hardware */
1777:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1778:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1779:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1780:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1781:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1782:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1783:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1784:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1785:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1786:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1787:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1788:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1789:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1790:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1791:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1792:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1793:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1794:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1795:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1796:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1797:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1798:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #endif
1799:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1800:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1801:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1802:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1803:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /*@} */
1804:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1805:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1806:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1807:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /*******************************************************************************
1808:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  *                Hardware Abstraction Layer
1809:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   Core Function Interface contains:
1810:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   - Core NVIC Functions
1811:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   - Core SysTick Functions
1812:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   - Core Debug Functions
1813:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   - Core Register Access Functions
1814:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  ******************************************************************************/
1815:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
1816:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1817:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** */
1818:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1819:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1820:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1821:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* ##########################   NVIC functions  #################################### */
1822:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
1823:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
1824:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1825:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1826:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   @{
1827:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
1828:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1829:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #ifdef CMSIS_NVIC_VIRTUAL
1830:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1831:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1832:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #endif
1833:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1834:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #else
1835:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1836:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1837:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1838:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1839:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1840:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1841:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1842:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1843:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #define NVIC_GetActive              __NVIC_GetActive
1844:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1845:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1846:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1847:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1848:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1849:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1850:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1851:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1852:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #endif
1853:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1854:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #else
1855:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #define NVIC_SetVector              __NVIC_SetVector
1856:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   #define NVIC_GetVector              __NVIC_GetVector
1857:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1858:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1859:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define NVIC_USER_IRQ_OFFSET          16
1860:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1861:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1862:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1863:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1864:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1865:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1866:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1867:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1868:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1869:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1870:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1871:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
1872:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief   Set Priority Grouping
1873:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \details Sets the priority grouping field using the required unlock sequence.
1874:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1875:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****            Only values from 0..7 are used.
1876:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****            In case of a conflict between priority grouping and available
1877:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1878:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \param [in]      PriorityGroup  Priority grouping field.
1879:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
1880:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1881:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** {
1882:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   uint32_t reg_value;
1883:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1884:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1885:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1886:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1887:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   reg_value  =  (reg_value                                   |
1888:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1889:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1890:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   SCB->AIRCR =  reg_value;
1891:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** }
1892:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1893:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1894:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
1895:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief   Get Priority Grouping
1896:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1897:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1898:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
1899:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1900:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** {
1901:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1902:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** }
1903:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1904:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1905:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
1906:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief   Enable Interrupt
1907:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1908:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1909:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \note    IRQn must not be negative.
1910:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
1911:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1912:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** {
1913:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1914:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   {
1915:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     __COMPILER_BARRIER();
1916:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1917:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     __COMPILER_BARRIER();
1918:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   }
1919:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** }
1920:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1921:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1922:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
1923:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief   Get Interrupt Enable status
1924:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1925:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1926:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \return             0  Interrupt is not enabled.
1927:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \return             1  Interrupt is enabled.
1928:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \note    IRQn must not be negative.
1929:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
1930:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1931:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** {
1932:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1933:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   {
1934:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1935:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   }
1936:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   else
1937:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   {
1938:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     return(0U);
1939:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   }
1940:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** }
1941:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1942:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** 
1943:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** /**
1944:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \brief   Disable Interrupt
1945:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1946:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1947:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   \note    IRQn must not be negative.
1948:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****  */
1949:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1950:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** {
  28              		.loc 1 1950 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              		.cfi_def_cfa_offset 8
  35 0002 0346     		mov	r3, r0
  36 0004 ADF80630 		strh	r3, [sp, #6]	@ movhi
1951:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
  37              		.loc 1 1951 6
  38 0008 BDF90630 		ldrsh	r3, [sp, #6]
  39 000c 002B     		cmp	r3, #0
  40 000e 13DB     		blt	.L3
1952:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   {
1953:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  41              		.loc 1 1953 81
  42 0010 BDF80630 		ldrh	r3, [sp, #6]
  43 0014 03F01F02 		and	r2, r3, #31
  44              		.loc 1 1953 9
  45 0018 0949     		ldr	r1, .L4
  46              		.loc 1 1953 18
  47 001a BDF90630 		ldrsh	r3, [sp, #6]
  48              		.loc 1 1953 34
  49 001e 5B09     		lsrs	r3, r3, #5
  50              		.loc 1 1953 45
  51 0020 0120     		movs	r0, #1
  52 0022 00FA02F2 		lsl	r2, r0, r2
  53              		.loc 1 1953 43
  54 0026 2033     		adds	r3, r3, #32
  55 0028 41F82320 		str	r2, [r1, r3, lsl #2]
  56              	.LBB18:
  57              	.LBB19:
  58              		.file 2 "C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include/cmsis_gcc
   1:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  * @version  V5.4.1
   5:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  * @date     27. May 2021
   6:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** /*
   8:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  *
  10:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  *
  12:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  *
  16:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  *
  18:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  * limitations under the License.
  23:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  */
  24:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
  25:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
  28:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
  34:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef __has_builtin
  36:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  38:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
  39:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __ASM
  41:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #define __ASM                                  __asm
  42:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  43:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __INLINE
  44:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #define __INLINE                               inline
  45:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  46:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  49:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  52:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  55:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __USED
  56:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  58:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __WEAK
  59:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  61:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __PACKED
  62:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  64:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  67:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  70:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  78:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  86:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  94:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 102:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 110:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __ALIGNED
 111:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 113:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __RESTRICT
 114:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 116:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 119:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 120:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 122:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 124:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** /**
 125:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****            in the used linker script.
 129:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 130:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  */
 131:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** {
 133:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 135:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   typedef struct {
 136:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****     uint32_t const* src;
 137:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****     uint32_t* dest;
 138:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****     uint32_t  wlen;
 139:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   } __copy_table_t;
 140:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 141:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   typedef struct {
 142:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****     uint32_t* dest;
 143:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****     uint32_t  wlen;
 144:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   } __zero_table_t;
 145:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 146:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 151:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****     }
 155:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   }
 156:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 157:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****     }
 161:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   }
 162:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 163:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   _start();
 164:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** }
 165:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 166:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 168:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 169:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 172:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 173:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 176:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 177:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 180:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 181:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 184:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 185:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 189:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 190:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 193:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 194:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 197:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 198:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 199:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** }
 202:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 203:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 204:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 205:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   Access to dedicated instructions
 208:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   @{
 209:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** */
 210:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 211:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #else
 219:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 223:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 224:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** /**
 225:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   No Operation
 226:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  */
 228:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 230:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** /**
 231:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  */
 234:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 236:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 237:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** /**
 238:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Wait For Event
 239:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  */
 242:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 244:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 245:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** /**
 246:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Send Event
 247:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  */
 249:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 251:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 252:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** /**
 253:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****            after the instruction has been completed.
 257:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  */
 258:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** {
 260:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** }
 262:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 263:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
 264:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** /**
 265:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****  */
 269:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** {
 271:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  59              		.loc 2 271 3
  60              		.syntax unified
  61              	@ 271 "C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include/cmsis_gcc.h"
  62 002c BFF34F8F 		dsb 0xF
  63              	@ 0 "" 2
 272:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** }
  64              		.loc 2 272 1
  65              		.thumb
  66              		.syntax unified
  67 0030 00BF     		nop
  68              	.LBE19:
  69              	.LBE18:
  70              	.LBB20:
  71              	.LBB21:
 260:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** }
  72              		.loc 2 260 3
  73              		.syntax unified
  74              	@ 260 "C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include/cmsis_gcc.h"
  75 0032 BFF36F8F 		isb 0xF
  76              	@ 0 "" 2
 261:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\cmsis_gcc.h **** 
  77              		.loc 2 261 1
  78              		.thumb
  79              		.syntax unified
  80 0036 00BF     		nop
  81              	.L3:
  82              	.LBE21:
  83              	.LBE20:
1954:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     __DSB();
1955:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****     __ISB();
1956:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h ****   }
1957:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/CMSIS/Core/Include\core_cm7.h **** }
  84              		.loc 1 1957 1
  85 0038 00BF     		nop
  86 003a 02B0     		add	sp, sp, #8
  87              		.cfi_def_cfa_offset 0
  88              		@ sp needed
  89 003c 7047     		bx	lr
  90              	.L5:
  91 003e 00BF     		.align	2
  92              	.L4:
  93 0040 00E100E0 		.word	-536813312
  94              		.cfi_endproc
  95              	.LFE110:
  97              		.section	.text.irq_disable,"ax",%progbits
  98              		.align	1
  99              		.p2align 4,,15
 100              		.syntax unified
 101              		.thumb
 102              		.thumb_func
 104              	irq_disable:
 105              	.LFB439:
 106              		.file 3 "C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1/irq.h"
   1:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /****************************************************************************
   2:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  *
   3:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * Copyright (c) 2022 STMicroelectronics - All Rights Reserved
   4:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  *
   5:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * License terms: STMicroelectronics Proprietary in accordance with licensing
   6:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * terms SLA0098 at www.st.com.
   7:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  *
   8:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * THIS SOFTWARE IS DISTRIBUTED "AS IS," AND ALL WARRANTIES ARE DISCLAIMED,
   9:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * INCLUDING MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
  10:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  *
  11:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  *****************************************************************************/
  12:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /**
  13:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @file    irq.h
  14:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @brief   IRQ module header file.
  15:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  *
  16:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @addtogroup PLATFORM
  17:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @addtogroup IRQ
  18:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @ingroup PLATFORM
  19:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @{
  20:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  */
  21:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
  22:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #ifndef _IRQ_H_
  23:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #define _IRQ_H_
  24:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
  25:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #include <platform.h>
  26:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #include <core_cm7.h>
  27:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #include <typedefs.h>
  28:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
  29:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /*===========================================================================*/
  30:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /* Module constants.                                                         */
  31:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /*===========================================================================*/
  32:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
  33:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /**
  34:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @name    Interrupt priorities
  35:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @{
  36:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  */
  37:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #define IRQ_PRIORITY_0                      0U
  38:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #define IRQ_PRIORITY_1                      1U
  39:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #define IRQ_PRIORITY_2                      2U
  40:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #define IRQ_PRIORITY_3                      3U
  41:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #define IRQ_PRIORITY_4                      4U
  42:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #define IRQ_PRIORITY_5                      5U
  43:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #define IRQ_PRIORITY_6                      6U
  44:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #define IRQ_PRIORITY_7                      7U
  45:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #define IRQ_PRIORITY_8                      8U
  46:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #define IRQ_PRIORITY_9                      9U
  47:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #define IRQ_PRIORITY_10                     10U
  48:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #define IRQ_PRIORITY_11                     11U
  49:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #define IRQ_PRIORITY_12                     12U
  50:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #define IRQ_PRIORITY_13                     13U
  51:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #define IRQ_PRIORITY_14                     14U
  52:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #define IRQ_PRIORITY_15                     15U
  53:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /** @} */
  54:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
  55:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /**
  56:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @brief   Minimum interrupt priority.
  57:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  */
  58:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #define IRQ_MIN_PRIORITY                    IRQ_PRIORITY_15
  59:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
  60:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /**
  61:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @brief   Maximum interrupt priority.
  62:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  */
  63:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #define IRQ_MAX_PRIORITY                    IRQ_PRIORITY_0
  64:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
  65:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /*===========================================================================*/
  66:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /* Module pre-compile time settings.                                         */
  67:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /*===========================================================================*/
  68:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
  69:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /*===========================================================================*/
  70:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /* Derived constants and error checks.                                       */
  71:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /*===========================================================================*/
  72:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
  73:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /*===========================================================================*/
  74:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /* Module data structures and types.                                         */
  75:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /*===========================================================================*/
  76:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
  77:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /*===========================================================================*/
  78:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /* Module macros.                                                            */
  79:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /*===========================================================================*/
  80:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
  81:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /**
  82:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @brief   IRQ prologue code.
  83:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @details This macro must be inserted at the start of all IRQ handlers.
  84:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  */
  85:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #define IRQ_PROLOGUE()
  86:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
  87:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /**
  88:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @brief   IRQ epilogue code.
  89:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @details This macro must be inserted at the end of all IRQ handlers.
  90:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  */
  91:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #define IRQ_EPILOGUE()
  92:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
  93:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /**
  94:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @brief   IRQ handler function declaration.
  95:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @details This macro hides the details of an ISR function declaration.
  96:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  *
  97:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @param[in] id        a vector name as defined in @p vectors.s
  98:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  */
  99:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #define IRQ_HANDLER(id) void id(void)
 100:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
 101:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /**
 102:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @brief   IRQ handler function declaration.
 103:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @note    IRQ handler is executed from ITCM.
 104:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @details This macro hides the details of an ISR function declaration.
 105:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  *
 106:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @param[in] id        a vector name as defined in @p vectors.s
 107:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  */
 108:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #define IRQ_HANDLER_ITCM(id) void __attribute__((section(".itcm"))) id(void)
 109:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
 110:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /**
 111:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @brief   Checks if a IRQ priority is valid.
 112:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  *
 113:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @param[in] prio      IRQ priority
 114:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @retval              The function result.
 115:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @retval false        invalid priority.
 116:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @retval true         correct priority.
 117:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  */
 118:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #define IRQ_IS_VALID_PRIORITY(prio) ((uint32_t)(prio) <= IRQ_PRIORITY_15)
 119:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
 120:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /*===========================================================================*/
 121:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /* External declarations.                                                    */
 122:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /*===========================================================================*/
 123:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
 124:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /*===========================================================================*/
 125:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /* Module inline functions.                                                  */
 126:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /*===========================================================================*/
 127:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
 128:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #ifdef __cplusplus
 129:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** extern "C" {
 130:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** #endif
 131:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
 132:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /**
 133:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @brief   Disables all interrupts
 134:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @note    Disables all interrupts by clearing the I-bit in the CPSR register.
 135:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  *
 136:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @api
 137:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  */
 138:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** __STATIC_INLINE void irq_disable_all(void) {
 139:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
 140:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****     __disable_irq();
 141:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** }
 142:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
 143:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /**
 144:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @brief   Enables all interrupts
 145:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @note    Enables all interrupts by setting the I-bit in the CPSR register.
 146:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  *
 147:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @api
 148:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  */
 149:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** __STATIC_INLINE void irq_enable_all(void) {
 150:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
 151:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****     __enable_irq();
 152:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** }
 153:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  
 154:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /**
 155:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @brief   Enables specific interrupt.
 156:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @note    Enables interrupt related to the interrupt identifier.
 157:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  *
 158:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @param[out] id       interrupt identifier
 159:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  *
 160:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @api
 161:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  */
 162:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** __STATIC_INLINE void irq_enable(IRQn_Type id) {
 163:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
 164:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****     NVIC_EnableIRQ(id);
 165:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** }
 166:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
 167:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** /**
 168:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @brief   Disables specific interrupt.
 169:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @note    Disables interrupt related to the interrupt identifier.
 170:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  *
 171:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @param[out] id       interrupt identifier
 172:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  *
 173:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  * @api
 174:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****  */
 175:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** __STATIC_INLINE void irq_disable(IRQn_Type id) {
 107              		.loc 3 175 48
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 8
 110              		@ frame_needed = 0, uses_anonymous_args = 0
 111 0000 00B5     		push	{lr}
 112              		.cfi_def_cfa_offset 4
 113              		.cfi_offset 14, -4
 114 0002 83B0     		sub	sp, sp, #12
 115              		.cfi_def_cfa_offset 16
 116 0004 0346     		mov	r3, r0
 117 0006 ADF80630 		strh	r3, [sp, #6]	@ movhi
 176:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** 
 177:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h ****     NVIC_DisableIRQ(id);
 118              		.loc 3 177 5
 119 000a BDF90630 		ldrsh	r3, [sp, #6]
 120 000e 1846     		mov	r0, r3
 121 0010 FFF7FEFF 		bl	__NVIC_DisableIRQ
 178:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/IRQ/include/sr5e1\irq.h **** }
 122              		.loc 3 178 1
 123 0014 00BF     		nop
 124 0016 03B0     		add	sp, sp, #12
 125              		.cfi_def_cfa_offset 4
 126              		@ sp needed
 127 0018 5DF804FB 		ldr	pc, [sp], #4
 128              		.cfi_endproc
 129              	.LFE439:
 131              		.section	.text.tim_ts_dev_get_reg_ptr,"ax",%progbits
 132              		.align	1
 133              		.p2align 4,,15
 134              		.global	tim_ts_dev_get_reg_ptr
 135              		.syntax unified
 136              		.thumb
 137              		.thumb_func
 139              	tim_ts_dev_get_reg_ptr:
 140              	.LFB456:
 141              		.file 4 "C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1/tim_t
   1:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /****************************************************************************
   2:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  *
   3:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * Copyright (c) 2023 STMicroelectronics - All Rights Reserved
   4:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  *
   5:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * License terms: STMicroelectronics Proprietary in accordance with licensing
   6:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * terms SLA0098 at www.st.com.
   7:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  *
   8:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * THIS SOFTWARE IS DISTRIBUTED "AS IS," AND ALL WARRANTIES ARE DISCLAIMED,
   9:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * INCLUDING MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
  10:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  *
  11:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  *****************************************************************************/
  12:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /**
  13:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @file    tim_ts_dev.c
  14:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @brief   TIM_TS device specific source file.
  15:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  *
  16:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @addtogroup DRIVERS
  17:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @addtogroup TIMERS
  18:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @ingroup DRIVERS
  19:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @addtogroup TIM_TS
  20:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @ingroup TIMERS
  21:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @{
  22:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  */
  23:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
  24:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** #include <tim_ts.h>
  25:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** #include <tim_ts_private.h>
  26:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** #include <dma.h>
  27:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** #include <clock.h>
  28:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** #include <irq.h>
  29:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** #include <platform.h>
  30:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
  31:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /*===========================================================================*/
  32:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /* Module local definitions.                                                 */
  33:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /*===========================================================================*/
  34:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
  35:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /*===========================================================================*/
  36:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /* Module exported variables.                                                */
  37:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /*===========================================================================*/
  38:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
  39:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /*===========================================================================*/
  40:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /* Module local types.                                                       */
  41:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /*===========================================================================*/
  42:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
  43:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /*===========================================================================*/
  44:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /* Module local variables.                                                   */
  45:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /*===========================================================================*/
  46:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
  47:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /*===========================================================================*/
  48:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /* Module local functions.                                                   */
  49:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /*===========================================================================*/
  50:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
  51:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /*===========================================================================*/
  52:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /* Module exported functions.                                                */
  53:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /*===========================================================================*/
  54:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
  55:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /**
  56:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @brief   Returns pointer to the TIM_TS register block.
  57:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  *
  58:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @param[in] tdp       pointer to a @p tim_ts_driver_t structure
  59:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @return              pointer to the TIM register block.
  60:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  *
  61:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @notapi
  62:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  */
  63:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** TIM_TypeDef *tim_ts_dev_get_reg_ptr(tim_ts_driver_t *tdp) {
 142              		.loc 4 63 59
 143              		.cfi_startproc
 144              		@ args = 0, pretend = 0, frame = 8
 145              		@ frame_needed = 0, uses_anonymous_args = 0
 146              		@ link register save eliminated.
 147 0000 82B0     		sub	sp, sp, #8
 148              		.cfi_def_cfa_offset 8
 149 0002 0190     		str	r0, [sp, #4]
  64:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
  65:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****     (void)tdp;
  66:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
  67:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****     return TIM_TS;
 150              		.loc 4 67 12
 151 0004 014B     		ldr	r3, .L9
  68:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** }
 152              		.loc 4 68 1
 153 0006 1846     		mov	r0, r3
 154 0008 02B0     		add	sp, sp, #8
 155              		.cfi_def_cfa_offset 0
 156              		@ sp needed
 157 000a 7047     		bx	lr
 158              	.L10:
 159              		.align	2
 160              	.L9:
 161 000c 004C0040 		.word	1073761280
 162              		.cfi_endproc
 163              	.LFE456:
 165              		.section	.text.tim_ts_dev_get_clock,"ax",%progbits
 166              		.align	1
 167              		.p2align 4,,15
 168              		.global	tim_ts_dev_get_clock
 169              		.syntax unified
 170              		.thumb
 171              		.thumb_func
 173              	tim_ts_dev_get_clock:
 174              	.LFB457:
  69:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
  70:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /**
  71:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @brief   Returns value of TIM_TS clock.
  72:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  *
  73:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @param[in] tdp       pointer to a @p tim_ts_driver_t structure
  74:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @return              TIM_TS clock.
  75:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  *
  76:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @notapi
  77:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  */
  78:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** uint32_t tim_ts_dev_get_clock(tim_ts_driver_t *tdp) {
 175              		.loc 4 78 53
 176              		.cfi_startproc
 177              		@ args = 0, pretend = 0, frame = 8
 178              		@ frame_needed = 0, uses_anonymous_args = 0
 179              		@ link register save eliminated.
 180 0000 82B0     		sub	sp, sp, #8
 181              		.cfi_def_cfa_offset 8
 182 0002 0190     		str	r0, [sp, #4]
  79:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
  80:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****     (void)tdp;
  81:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
  82:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****     return CLOCK_TIMTSCLK;
 183              		.loc 4 82 12
 184 0004 014B     		ldr	r3, .L13
  83:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** }
 185              		.loc 4 83 1
 186 0006 1846     		mov	r0, r3
 187 0008 02B0     		add	sp, sp, #8
 188              		.cfi_def_cfa_offset 0
 189              		@ sp needed
 190 000a 7047     		bx	lr
 191              	.L14:
 192              		.align	2
 193              	.L13:
 194 000c 80D1F008 		.word	150000000
 195              		.cfi_endproc
 196              	.LFE457:
 198              		.section	.text.tim_ts_dev_clock_enable,"ax",%progbits
 199              		.align	1
 200              		.p2align 4,,15
 201              		.global	tim_ts_dev_clock_enable
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 206              	tim_ts_dev_clock_enable:
 207              	.LFB458:
  84:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
  85:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /**
  86:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @brief   Enables TIM_TS clock.
  87:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  *
  88:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @param[in] tdp       pointer to a @p tim_ts_driver_t structure
  89:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  *
  90:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @notapi
  91:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  */
  92:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** void tim_ts_dev_clock_enable(tim_ts_driver_t *tdp) {
 208              		.loc 4 92 52
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 16
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		@ link register save eliminated.
 213 0000 84B0     		sub	sp, sp, #16
 214              		.cfi_def_cfa_offset 16
 215 0002 0190     		str	r0, [sp, #4]
 216 0004 0123     		movs	r3, #1
 217 0006 8DF80F30 		strb	r3, [sp, #15]
 218 000a 9DF80F30 		ldrb	r3, [sp, #15]
 219 000e 8DF80E30 		strb	r3, [sp, #14]
 220 0012 4FF40023 		mov	r3, #524288
 221 0016 0293     		str	r3, [sp, #8]
 222              	.LBB22:
 223              	.LBB23:
 224              	.LBB24:
 225              	.LBB25:
 226              		.file 5 "src-gen/sr5e1/clock.h"
   1:src-gen/sr5e1/clock.h **** /****************************************************************************
   2:src-gen/sr5e1/clock.h ****  *
   3:src-gen/sr5e1/clock.h ****  * Copyright (c) 2022 STMicroelectronics - All Rights Reserved
   4:src-gen/sr5e1/clock.h ****  *
   5:src-gen/sr5e1/clock.h ****  * License terms: STMicroelectronics Proprietary in accordance with licensing
   6:src-gen/sr5e1/clock.h ****  * terms SLA0098 at www.st.com.
   7:src-gen/sr5e1/clock.h ****  *
   8:src-gen/sr5e1/clock.h ****  * THIS SOFTWARE IS DISTRIBUTED "AS IS," AND ALL WARRANTIES ARE DISCLAIMED,
   9:src-gen/sr5e1/clock.h ****  * INCLUDING MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
  10:src-gen/sr5e1/clock.h ****  *
  11:src-gen/sr5e1/clock.h ****  *****************************************************************************/
  12:src-gen/sr5e1/clock.h **** /**
  13:src-gen/sr5e1/clock.h ****  * @file    clock.h
  14:src-gen/sr5e1/clock.h ****  * @brief   SR5E1 clock subsystem header file.
  15:src-gen/sr5e1/clock.h ****  *
  16:src-gen/sr5e1/clock.h ****  * @addtogroup PLATFORM
  17:src-gen/sr5e1/clock.h ****  * @addtogroup CLOCK
  18:src-gen/sr5e1/clock.h ****  * @ingroup PLATFORM
  19:src-gen/sr5e1/clock.h ****  * @{
  20:src-gen/sr5e1/clock.h ****  */
  21:src-gen/sr5e1/clock.h **** 
  22:src-gen/sr5e1/clock.h **** #ifndef _CLOCK_H_
  23:src-gen/sr5e1/clock.h **** #define _CLOCK_H_
  24:src-gen/sr5e1/clock.h **** 
  25:src-gen/sr5e1/clock.h **** #include <clock_cfg.h>
  26:src-gen/sr5e1/clock.h **** #include <platform.h>
  27:src-gen/sr5e1/clock.h **** #include <typedefs.h>
  28:src-gen/sr5e1/clock.h **** 
  29:src-gen/sr5e1/clock.h **** /*===========================================================================*/
  30:src-gen/sr5e1/clock.h **** /* Module constants.                                                         */
  31:src-gen/sr5e1/clock.h **** /*===========================================================================*/
  32:src-gen/sr5e1/clock.h **** 
  33:src-gen/sr5e1/clock.h **** /**
  34:src-gen/sr5e1/clock.h ****  * @name    RCC CFGR register
  35:src-gen/sr5e1/clock.h ****  * @{
  36:src-gen/sr5e1/clock.h ****  */
  37:src-gen/sr5e1/clock.h **** #define CLOCK_SW_MASK               (3UL << 0U)
  38:src-gen/sr5e1/clock.h **** #define CLOCK_SW_IRCOSC             (4UL << 0U) /* Internal 16 MHz   */
  39:src-gen/sr5e1/clock.h **** #define CLOCK_SW_XOSC               (5UL << 0U) /* External 4-40 MHz */
  40:src-gen/sr5e1/clock.h **** #define CLOCK_SW_PLL0PHI            (6UL << 0U)
  41:src-gen/sr5e1/clock.h **** #define CLOCK_SW_PLL1PHI            (7UL << 0U)
  42:src-gen/sr5e1/clock.h **** 
  43:src-gen/sr5e1/clock.h **** #define CLOCK_SYSPRE_MASK           (511UL << 8U)
  44:src-gen/sr5e1/clock.h **** #define CLOCK_SYSPRE_FIELD(n)       (((uint32_t)(n)) << 8U)
  45:src-gen/sr5e1/clock.h **** 
  46:src-gen/sr5e1/clock.h **** #define CLOCK_MCOSEL_MASK           (15UL << 20U)
  47:src-gen/sr5e1/clock.h **** #define CLOCK_MCOSEL_NOCLOCK        (0UL << 20U)
  48:src-gen/sr5e1/clock.h **** #define CLOCK_MCOSEL_LSI            (8UL << 20U)
  49:src-gen/sr5e1/clock.h **** #define CLOCK_MCOSEL_IRCOSC         (9UL << 20U)
  50:src-gen/sr5e1/clock.h **** #define CLOCK_MCOSEL_XOSC           (10UL << 20U)
  51:src-gen/sr5e1/clock.h **** #define CLOCK_MCOSEL_PLL0PHI        (11UL << 20U)
  52:src-gen/sr5e1/clock.h **** #define CLOCK_MCOSEL_PLL1PHI        (12UL << 20U)
  53:src-gen/sr5e1/clock.h **** 
  54:src-gen/sr5e1/clock.h **** #define CLOCK_MCOPRE_MASK           (63UL << 24U)
  55:src-gen/sr5e1/clock.h **** #define CLOCK_MCOPRE_FIELD(n)       (((uint32_t)(n)) << 24U)
  56:src-gen/sr5e1/clock.h **** /** @} */
  57:src-gen/sr5e1/clock.h **** 
  58:src-gen/sr5e1/clock.h **** /**
  59:src-gen/sr5e1/clock.h ****  * @name    RCC PLLCFGR register
  60:src-gen/sr5e1/clock.h ****  * @{
  61:src-gen/sr5e1/clock.h ****  */
  62:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0SRC_MASK          (3UL << 0U)
  63:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0SRC_NOCLOCK       (0UL << 0U)
  64:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0SRC_IRCOSC        (2UL << 0U)
  65:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0SRC_XOSC          (3UL << 0U)
  66:src-gen/sr5e1/clock.h **** 
  67:src-gen/sr5e1/clock.h **** #define CLOCK_PLL1SRC_MASK          (3UL << 8U)
  68:src-gen/sr5e1/clock.h **** #define CLOCK_PLL1SRC_NOCLOCK       (0UL << 8U)
  69:src-gen/sr5e1/clock.h **** #define CLOCK_PLL1SRC_PLL0PHI1      (2UL << 8U)
  70:src-gen/sr5e1/clock.h **** #define CLOCK_PLL1SRC_XOSC          (3UL << 8U)
  71:src-gen/sr5e1/clock.h **** /** @} */
  72:src-gen/sr5e1/clock.h **** 
  73:src-gen/sr5e1/clock.h **** /**
  74:src-gen/sr5e1/clock.h ****  * @name    RCC CCIPR1 register
  75:src-gen/sr5e1/clock.h ****  * @{
  76:src-gen/sr5e1/clock.h ****  */
  77:src-gen/sr5e1/clock.h **** #define CLOCK_UARTSEL_MASK          (7UL << 0U)
  78:src-gen/sr5e1/clock.h **** #define CLOCK_UARTSEL_NOCLOCK       (0UL << 0U)
  79:src-gen/sr5e1/clock.h **** #define CLOCK_UARTSEL_IRCOSC        (4UL << 0U)
  80:src-gen/sr5e1/clock.h **** #define CLOCK_UARTSEL_XOSC          (5UL << 0U)
  81:src-gen/sr5e1/clock.h **** #define CLOCK_UARTSEL_PLL0PHI       (6UL << 0U)
  82:src-gen/sr5e1/clock.h **** #define CLOCK_UARTSEL_LSI           (7UL << 0U)
  83:src-gen/sr5e1/clock.h **** 
  84:src-gen/sr5e1/clock.h **** #define CLOCK_I2CSEL_MASK           (7UL << 4U)
  85:src-gen/sr5e1/clock.h **** #define CLOCK_I2CSEL_NOCLOCK        (0UL << 4U)
  86:src-gen/sr5e1/clock.h **** #define CLOCK_I2CSEL_IRCOSC         (4UL << 4U)
  87:src-gen/sr5e1/clock.h **** #define CLOCK_I2CSEL_XOSC           (5UL << 4U)
  88:src-gen/sr5e1/clock.h **** #define CLOCK_I2CSEL_PLL0PHI        (6UL << 4U)
  89:src-gen/sr5e1/clock.h **** 
  90:src-gen/sr5e1/clock.h **** #define CLOCK_SPISEL_MASK           (7UL << 8U)
  91:src-gen/sr5e1/clock.h **** #define CLOCK_SPISEL_NOCLOCK        (0UL << 8U)
  92:src-gen/sr5e1/clock.h **** #define CLOCK_SPISEL_IRCOSC         (4UL << 8U)
  93:src-gen/sr5e1/clock.h **** #define CLOCK_SPISEL_XOSC           (5UL << 8U)
  94:src-gen/sr5e1/clock.h **** #define CLOCK_SPISEL_PLL0PHI        (6UL << 8U)
  95:src-gen/sr5e1/clock.h **** #define CLOCK_SPISEL_I2S_CKIN       (7UL << 8U)
  96:src-gen/sr5e1/clock.h **** 
  97:src-gen/sr5e1/clock.h **** #define CLOCK_FDCANSEL_MASK         (7UL << 12U)
  98:src-gen/sr5e1/clock.h **** #define CLOCK_FDCANSEL_NOCLOCK      (0UL << 12U)
  99:src-gen/sr5e1/clock.h **** #define CLOCK_FDCANSEL_XOSC         (4UL << 12U)
 100:src-gen/sr5e1/clock.h **** #define CLOCK_FDCANSEL_PLL0PHI      (5UL << 12U)
 101:src-gen/sr5e1/clock.h **** 
 102:src-gen/sr5e1/clock.h **** #define CLOCK_ADCSEL_MASK           (7UL << 16U)
 103:src-gen/sr5e1/clock.h **** #define CLOCK_ADCSEL_NOCLOCK        (0UL << 16U)
 104:src-gen/sr5e1/clock.h **** #define CLOCK_ADCSEL_XOSC           (4UL << 16U)
 105:src-gen/sr5e1/clock.h **** #define CLOCK_ADCSEL_PLL0PHI        (5UL << 16U)
 106:src-gen/sr5e1/clock.h **** #define CLOCK_ADCSEL_PLL1PHI        (6UL << 16U)
 107:src-gen/sr5e1/clock.h **** 
 108:src-gen/sr5e1/clock.h **** #define CLOCK_SDADCSEL_MASK         (7UL << 20U)
 109:src-gen/sr5e1/clock.h **** #define CLOCK_SDADCSEL_NOCLOCK      (0UL << 20U)
 110:src-gen/sr5e1/clock.h **** #define CLOCK_SDADCSEL_XOSC         (4UL << 20U)
 111:src-gen/sr5e1/clock.h **** #define CLOCK_SDADCSEL_PLL0PHI      (5UL << 20U)
 112:src-gen/sr5e1/clock.h **** #define CLOCK_SDADCSEL_PLL1PHI      (6UL << 20U)
 113:src-gen/sr5e1/clock.h **** /** @} */
 114:src-gen/sr5e1/clock.h **** 
 115:src-gen/sr5e1/clock.h **** /**
 116:src-gen/sr5e1/clock.h ****  * @name    RCC CCIPR2 register
 117:src-gen/sr5e1/clock.h ****  * @{
 118:src-gen/sr5e1/clock.h ****  */
 119:src-gen/sr5e1/clock.h **** #define CLOCK_UARTPRE_MASK          (31U << 0U)
 120:src-gen/sr5e1/clock.h **** #define CLOCK_UARTPRE_FIELD(n)      (((uint32_t)(n)) << 0U)
 121:src-gen/sr5e1/clock.h **** 
 122:src-gen/sr5e1/clock.h **** #define CLOCK_I2CPRE_MASK           (31U << 5U)
 123:src-gen/sr5e1/clock.h **** #define CLOCK_I2CPRE_FIELD(n)       (((uint32_t)(n)) << 5U)
 124:src-gen/sr5e1/clock.h **** 
 125:src-gen/sr5e1/clock.h **** #define CLOCK_SPIPRE_MASK           (31U << 10U)
 126:src-gen/sr5e1/clock.h **** #define CLOCK_SPIPRE_FIELD(n)       (((uint32_t)(n)) << 10U)
 127:src-gen/sr5e1/clock.h **** 
 128:src-gen/sr5e1/clock.h **** #define CLOCK_FDCANPRE_MASK         (31U << 15U)
 129:src-gen/sr5e1/clock.h **** #define CLOCK_FDCANPRE_FIELD(n)     (((uint32_t)(n)) << 15U)
 130:src-gen/sr5e1/clock.h **** 
 131:src-gen/sr5e1/clock.h **** #define CLOCK_ADCPRE_MASK           (63U << 20U)
 132:src-gen/sr5e1/clock.h **** #define CLOCK_ADCPRE_FIELD(n)       (((uint32_t)(n)) << 20U)
 133:src-gen/sr5e1/clock.h **** 
 134:src-gen/sr5e1/clock.h **** #define CLOCK_SDADCPRE_MASK         (63U << 26U)
 135:src-gen/sr5e1/clock.h **** #define CLOCK_SDADCPRE_FIELD(n)     (((uint32_t)(n)) << 26U)
 136:src-gen/sr5e1/clock.h **** /** @} */
 137:src-gen/sr5e1/clock.h **** 
 138:src-gen/sr5e1/clock.h **** /**
 139:src-gen/sr5e1/clock.h ****  * @name    RCC LSCFGR register
 140:src-gen/sr5e1/clock.h ****  * @{
 141:src-gen/sr5e1/clock.h ****  */
 142:src-gen/sr5e1/clock.h **** #define CLOCK_RTCSEL_MASK           (3UL << 9U)
 143:src-gen/sr5e1/clock.h **** #define CLOCK_RTCSEL_NOCLOCK        (0UL << 9U)
 144:src-gen/sr5e1/clock.h **** #define CLOCK_RTCSEL_LSI            (2UL << 9U)  /* LSI after LSIPRE prescaler division */
 145:src-gen/sr5e1/clock.h **** #define CLOCK_RTCSEL_XOSC           (3UL << 9U)  /* XOSC divided by 32 */
 146:src-gen/sr5e1/clock.h **** 
 147:src-gen/sr5e1/clock.h **** #define CLOCK_LSIPRE_MASK           (31UL << 0U)
 148:src-gen/sr5e1/clock.h **** #define CLOCK_LSIPRE_FIELD(n)       (((uint32_t)(n)) << 0U)
 149:src-gen/sr5e1/clock.h **** /** @} */
 150:src-gen/sr5e1/clock.h **** 
 151:src-gen/sr5e1/clock.h **** /**
 152:src-gen/sr5e1/clock.h ****  * @name    PLLDIG PLL0DV register
 153:src-gen/sr5e1/clock.h ****  * @{
 154:src-gen/sr5e1/clock.h ****  */
 155:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0MFD_MASK          (127UL << 0U)
 156:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0MFD_FIELD(n)      (((uint32_t)(n)) << 0U)
 157:src-gen/sr5e1/clock.h **** 
 158:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0PREDIV_MASK       (7UL << 12U)
 159:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0PREDIV_FIELD(n)   (((uint32_t)(n)) << 12U)
 160:src-gen/sr5e1/clock.h **** 
 161:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0RFDPHI_MASK       (63UL << 16U)
 162:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0RFDPHI_FIELD(n)   (((uint32_t)(n)) << 16U)
 163:src-gen/sr5e1/clock.h **** 
 164:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0RFDPHI1_MASK      (15UL << 27U)
 165:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0RFDPHI1_FIELD(n)  (((uint32_t)(n)) << 27U)
 166:src-gen/sr5e1/clock.h **** /** @} */
 167:src-gen/sr5e1/clock.h **** 
 168:src-gen/sr5e1/clock.h **** /**
 169:src-gen/sr5e1/clock.h ****  * @name    PLLDIG PLL1DV register
 170:src-gen/sr5e1/clock.h ****  * @{
 171:src-gen/sr5e1/clock.h ****  */
 172:src-gen/sr5e1/clock.h **** #define CLOCK_PLL1MFD_MASK          (127UL << 0U)
 173:src-gen/sr5e1/clock.h **** #define CLOCK_PLL1MFD_FIELD(n)      (((uint32_t)(n)) << 0U)
 174:src-gen/sr5e1/clock.h **** 
 175:src-gen/sr5e1/clock.h **** #define CLOCK_PLL1RFDPHI_MASK       (63U << 16U)
 176:src-gen/sr5e1/clock.h **** #define CLOCK_PLL1RFDPHI_FIELD(n)   (((uint32_t)(n)) << 16U)
 177:src-gen/sr5e1/clock.h **** /** @} */
 178:src-gen/sr5e1/clock.h **** 
 179:src-gen/sr5e1/clock.h **** /**
 180:src-gen/sr5e1/clock.h ****  * @name    NVMPC PFCR1 register
 181:src-gen/sr5e1/clock.h ****  * @{
 182:src-gen/sr5e1/clock.h ****  */
 183:src-gen/sr5e1/clock.h **** 
 184:src-gen/sr5e1/clock.h **** #define CLOCK_NVMCCBFEN_MASK        (1UL << 0U)
 185:src-gen/sr5e1/clock.h **** #define CLOCK_NVMCCBFEN_FIELD(n)    (((uint32_t)(n)) << 0U)
 186:src-gen/sr5e1/clock.h **** 
 187:src-gen/sr5e1/clock.h **** #define CLOCK_NVMDCBFEN_MASK        (1UL << 1U)
 188:src-gen/sr5e1/clock.h **** #define CLOCK_NVMDCBFEN_FIELD(n)    ((n) << 1U)
 189:src-gen/sr5e1/clock.h **** 
 190:src-gen/sr5e1/clock.h **** #define CLOCK_NVMRWSC_MASK          (1FUL << 8U)
 191:src-gen/sr5e1/clock.h **** #define CLOCK_NVMRWSC_FIELD(n)      (((uint32_t)(n)) << 8U)
 192:src-gen/sr5e1/clock.h **** 
 193:src-gen/sr5e1/clock.h **** #define CLOCK_NVMAPC_MASK           (7UL << 13U)
 194:src-gen/sr5e1/clock.h **** #define CLOCK_NVMAPC_FIELD(n)       (((uint32_t)(n)) << 13U)
 195:src-gen/sr5e1/clock.h **** /** @} */
 196:src-gen/sr5e1/clock.h **** 
 197:src-gen/sr5e1/clock.h **** /**
 198:src-gen/sr5e1/clock.h ****  * @name    Internal oscillators
 199:src-gen/sr5e1/clock.h ****  * @{
 200:src-gen/sr5e1/clock.h ****  */
 201:src-gen/sr5e1/clock.h **** #define CLOCK_IRCOSCCLK             16000000UL
 202:src-gen/sr5e1/clock.h **** #define CLOCK_LSICLK                1000000UL
 203:src-gen/sr5e1/clock.h **** /** @} */
 204:src-gen/sr5e1/clock.h **** 
 205:src-gen/sr5e1/clock.h **** /*===========================================================================*/
 206:src-gen/sr5e1/clock.h **** /* Module pre-compile time settings.                                         */
 207:src-gen/sr5e1/clock.h **** /*===========================================================================*/
 208:src-gen/sr5e1/clock.h **** 
 209:src-gen/sr5e1/clock.h **** /*===========================================================================*/
 210:src-gen/sr5e1/clock.h **** /* Derived constants and error checks.                                       */
 211:src-gen/sr5e1/clock.h **** /*===========================================================================*/
 212:src-gen/sr5e1/clock.h **** 
 213:src-gen/sr5e1/clock.h **** /* Configuration file checks.*/
 214:src-gen/sr5e1/clock.h **** #if !defined(SR5E1xxx_CLOCKCONF)
 215:src-gen/sr5e1/clock.h **** #error "SR5E1xxx_CLOCKCONF not defined in clock_cfg.h"
 216:src-gen/sr5e1/clock.h **** #endif
 217:src-gen/sr5e1/clock.h **** 
 218:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_SMP_MODE) || defined(__DOXYGEN__)
 219:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_SMP_MODE not defined in clock_cfg.h"
 220:src-gen/sr5e1/clock.h **** #endif
 221:src-gen/sr5e1/clock.h **** 
 222:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_XOSC_ENABLED) || defined(__DOXYGEN__)
 223:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_XOSC_ENABLED not defined in clock_cfg.h"
 224:src-gen/sr5e1/clock.h **** #endif
 225:src-gen/sr5e1/clock.h **** 
 226:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_LSI_ENABLED) || defined(__DOXYGEN__)
 227:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_LSI_ENABLED not defined in clock_cfg.h"
 228:src-gen/sr5e1/clock.h **** #endif
 229:src-gen/sr5e1/clock.h **** 
 230:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_XOSCCLK)
 231:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_XOSCCLK not defined in clock_cfg.h"
 232:src-gen/sr5e1/clock.h **** #endif
 233:src-gen/sr5e1/clock.h **** 
 234:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_XOSC_BYPASS)
 235:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_XOSC_BYPASS not defined in clock_cfg.h"
 236:src-gen/sr5e1/clock.h **** #endif
 237:src-gen/sr5e1/clock.h **** 
 238:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_PLL0SRC) || defined(__DOXYGEN__)
 239:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_PLL0SRC not defined in clock_cfg.h"
 240:src-gen/sr5e1/clock.h **** #endif
 241:src-gen/sr5e1/clock.h **** 
 242:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_PLL0MFD_VALUE) || defined(__DOXYGEN__)
 243:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_PLL0MFD_VALUE not defined in clock_cfg.h"
 244:src-gen/sr5e1/clock.h **** #endif
 245:src-gen/sr5e1/clock.h **** 
 246:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_PLL0PREDIV_VALUE) || defined(__DOXYGEN__)
 247:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_PLL0PREDIV_VALUE not defined in clock_cfg.h"
 248:src-gen/sr5e1/clock.h **** #endif
 249:src-gen/sr5e1/clock.h **** 
 250:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_PLL0RFDPHI_VALUE) || defined(__DOXYGEN__)
 251:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_PLL0RFDPHI_VALUE not defined in clock_cfg.h"
 252:src-gen/sr5e1/clock.h **** #endif
 253:src-gen/sr5e1/clock.h **** 
 254:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_PLL0RFDPHI1_VALUE) || defined(__DOXYGEN__)
 255:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_PLL0RFDPHI1_VALUE not defined in clock_cfg.h"
 256:src-gen/sr5e1/clock.h **** #endif
 257:src-gen/sr5e1/clock.h **** 
 258:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_PLL1SRC) || defined(__DOXYGEN__)
 259:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_PLL1SRC not defined in clock_cfg.h"
 260:src-gen/sr5e1/clock.h **** #endif
 261:src-gen/sr5e1/clock.h **** 
 262:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_PLL1MFD_VALUE) || defined(__DOXYGEN__)
 263:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_PLL1MFD_VALUE not defined in clock_cfg.h"
 264:src-gen/sr5e1/clock.h **** #endif
 265:src-gen/sr5e1/clock.h **** 
 266:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_PLL1RFDPHI_VALUE) || defined(__DOXYGEN__)
 267:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_PLL1RFDPHI_VALUE not defined in clock_cfg.h"
 268:src-gen/sr5e1/clock.h **** #endif
 269:src-gen/sr5e1/clock.h **** 
 270:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_SW) || defined(__DOXYGEN__)
 271:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_SW not defined in clock_cfg.h"
 272:src-gen/sr5e1/clock.h **** #endif
 273:src-gen/sr5e1/clock.h **** 
 274:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_SYSPRE_VALUE) || defined(__DOXYGEN__)
 275:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_SYSPRE_VALUE not defined in clock_cfg.h"
 276:src-gen/sr5e1/clock.h **** #endif
 277:src-gen/sr5e1/clock.h **** 
 278:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_UARTSEL) || defined(__DOXYGEN__)
 279:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_UARTSEL not defined in clock_cfg.h"
 280:src-gen/sr5e1/clock.h **** #endif
 281:src-gen/sr5e1/clock.h **** 
 282:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_I2CSEL) || defined(__DOXYGEN__)
 283:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_I2CSEL not defined in clock_cfg.h"
 284:src-gen/sr5e1/clock.h **** #endif
 285:src-gen/sr5e1/clock.h **** 
 286:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_SPISEL) || defined(__DOXYGEN__)
 287:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_SPISEL not defined in clock_cfg.h"
 288:src-gen/sr5e1/clock.h **** #endif
 289:src-gen/sr5e1/clock.h **** 
 290:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_FDCANSEL) || defined(__DOXYGEN__)
 291:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_FDCANSEL not defined in clock_cfg.h"
 292:src-gen/sr5e1/clock.h **** #endif
 293:src-gen/sr5e1/clock.h **** 
 294:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_ADCSEL) || defined(__DOXYGEN__)
 295:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_ADCSEL not defined in clock_cfg.h"
 296:src-gen/sr5e1/clock.h **** #endif
 297:src-gen/sr5e1/clock.h **** 
 298:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_SDADCSEL) || defined(__DOXYGEN__)
 299:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_SDADCSEL not defined in clock_cfg.h"
 300:src-gen/sr5e1/clock.h **** #endif
 301:src-gen/sr5e1/clock.h **** 
 302:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_MCOSEL) || defined(__DOXYGEN__)
 303:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_MCOSEL not defined in clock_cfg.h"
 304:src-gen/sr5e1/clock.h **** #endif
 305:src-gen/sr5e1/clock.h **** 
 306:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_RTCSEL) || defined(__DOXYGEN__)
 307:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_RTCSEL not defined in clock_cfg.h"
 308:src-gen/sr5e1/clock.h **** #endif
 309:src-gen/sr5e1/clock.h **** 
 310:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_UARTPRE_VALUE) || defined(__DOXYGEN__)
 311:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_UARTPRE_VALUE not defined in clock_cfg.h"
 312:src-gen/sr5e1/clock.h **** #endif
 313:src-gen/sr5e1/clock.h **** 
 314:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_I2CPRE_VALUE) || defined(__DOXYGEN__)
 315:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_I2CPRE_VALUE not defined in clock_cfg.h"
 316:src-gen/sr5e1/clock.h **** #endif
 317:src-gen/sr5e1/clock.h **** 
 318:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_SPIPRE_VALUE) || defined(__DOXYGEN__)
 319:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_SPIPRE_VALUE not defined in clock_cfg.h"
 320:src-gen/sr5e1/clock.h **** #endif
 321:src-gen/sr5e1/clock.h **** 
 322:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_FDCANPRE_VALUE) || defined(__DOXYGEN__)
 323:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_FDCANPRE_VALUE not defined in clock_cfg.h"
 324:src-gen/sr5e1/clock.h **** #endif
 325:src-gen/sr5e1/clock.h **** 
 326:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_ADCPRE_VALUE) || defined(__DOXYGEN__)
 327:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_ADCPRE_VALUE not defined in clock_cfg.h"
 328:src-gen/sr5e1/clock.h **** #endif
 329:src-gen/sr5e1/clock.h **** 
 330:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_SDADCPRE_VALUE) || defined(__DOXYGEN__)
 331:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_SDADCPRE_VALUE not defined in clock_cfg.h"
 332:src-gen/sr5e1/clock.h **** #endif
 333:src-gen/sr5e1/clock.h **** 
 334:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_MCOPRE_VALUE) || defined(__DOXYGEN__)
 335:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_MCOPRE_VALUE not defined in clock_cfg.h"
 336:src-gen/sr5e1/clock.h **** #endif
 337:src-gen/sr5e1/clock.h **** 
 338:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_LSIPRE_VALUE) || defined(__DOXYGEN__)
 339:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_LSIPRE_VALUE not defined in clock_cfg.h"
 340:src-gen/sr5e1/clock.h **** #endif
 341:src-gen/sr5e1/clock.h **** 
 342:src-gen/sr5e1/clock.h **** /* If SPISEL = I2S_CKIN, the value of I2S clock on the CKIN pin must be
 343:src-gen/sr5e1/clock.h ****    specified in the clock configuration file.*/
 344:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_SPISEL == CLOCK_SPISEL_I2S_CKIN)
 345:src-gen/sr5e1/clock.h **** #if !defined(CLOCK_CFG_I2S_CKIN) || defined(__DOXYGEN__)
 346:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_I2S_CKIN not defined in clock_cfg.h"
 347:src-gen/sr5e1/clock.h **** #endif
 348:src-gen/sr5e1/clock.h **** #endif
 349:src-gen/sr5e1/clock.h **** 
 350:src-gen/sr5e1/clock.h **** /* Clock Limits */
 351:src-gen/sr5e1/clock.h **** #define CLOCK_SYSCLK_MAX            300000000UL
 352:src-gen/sr5e1/clock.h **** 
 353:src-gen/sr5e1/clock.h **** #define CLOCK_XOSCCLK_MAX           40000000UL
 354:src-gen/sr5e1/clock.h **** #define CLOCK_XOSCCLK_BYP_MAX       100000000UL
 355:src-gen/sr5e1/clock.h **** #define CLOCK_XOSCCLK_MIN           4000000UL
 356:src-gen/sr5e1/clock.h **** #define CLOCK_XOSCCLK_BYP_MIN       4000000UL
 357:src-gen/sr5e1/clock.h **** 
 358:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0IN_MAX            56000000UL
 359:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0IN_MIN            8000000UL
 360:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0PFD_MAX           20000000UL
 361:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0PFD_MIN           8000000UL
 362:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0VCO_MAX           1400000000UL
 363:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0VCO_MIN           600000000UL
 364:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0PHI_MAX           700000000UL
 365:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0PHI_MIN           4762000UL
 366:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0PHI1_MAX          175000000UL
 367:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0PHI1_MIN          20000000UL
 368:src-gen/sr5e1/clock.h **** #define CLOCK_PLL1IN_MAX            87500000UL
 369:src-gen/sr5e1/clock.h **** #define CLOCK_PLL1IN_MIN            37500000UL
 370:src-gen/sr5e1/clock.h **** #define CLOCK_PLL1VCO_MAX           1400000000UL
 371:src-gen/sr5e1/clock.h **** #define CLOCK_PLL1VCO_MIN           600000000UL
 372:src-gen/sr5e1/clock.h **** #define CLOCK_PLL1PHI_MAX           700000000UL
 373:src-gen/sr5e1/clock.h **** #define CLOCK_PLL1PHI_MIN           4762000UL
 374:src-gen/sr5e1/clock.h **** 
 375:src-gen/sr5e1/clock.h **** #define CLOCK_UARTCLK_MAX           100000000UL
 376:src-gen/sr5e1/clock.h **** #define CLOCK_I2CCLK_MAX            100000000UL
 377:src-gen/sr5e1/clock.h **** #define CLOCK_SPICLK_MS_SPI1_4_MAX  50000000UL
 378:src-gen/sr5e1/clock.h **** #define CLOCK_SPICLK_MS_SPI2_3_MAX  37500000UL
 379:src-gen/sr5e1/clock.h **** #define CLOCK_SPICLK_SL_MAX         50000000UL
 380:src-gen/sr5e1/clock.h **** #define CLOCK_I2SCLK_MAX            100000000UL
 381:src-gen/sr5e1/clock.h **** #define CLOCK_FDCANCLK_MAX          80000000UL
 382:src-gen/sr5e1/clock.h **** #define CLOCK_ADCCLK_MAX            40000000UL
 383:src-gen/sr5e1/clock.h **** #define CLOCK_SDADCCLK_MAX          16000000UL
 384:src-gen/sr5e1/clock.h **** 
 385:src-gen/sr5e1/clock.h **** /*Checks on XOSC.*/
 386:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_XOSC_ENABLED
 387:src-gen/sr5e1/clock.h **** 
 388:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_XOSCCLK == 0U
 389:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_XOSCCLK is zero in clock_cfg.h"
 390:src-gen/sr5e1/clock.h **** #else /* CLOCK_CFG_XOSCCLK != 0 */
 391:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_XOSC_BYPASS
 392:src-gen/sr5e1/clock.h **** 
 393:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_XOSCCLK < CLOCK_XOSCCLK_BYP_MIN) ||                          \
 394:src-gen/sr5e1/clock.h ****     (CLOCK_CFG_XOSCCLK > CLOCK_XOSCCLK_BYP_MAX)
 395:src-gen/sr5e1/clock.h **** #error "out of limits  CLOCK_XOSCCLK value"
 396:src-gen/sr5e1/clock.h **** #endif
 397:src-gen/sr5e1/clock.h **** 
 398:src-gen/sr5e1/clock.h **** #else /* !CLOCK_CFG_XOSC_BYPASS */
 399:src-gen/sr5e1/clock.h **** 
 400:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_XOSCCLK < CLOCK_XOSCCLK_MIN) ||                              \
 401:src-gen/sr5e1/clock.h ****     (CLOCK_CFG_XOSCCLK > CLOCK_XOSCCLK_MAX)
 402:src-gen/sr5e1/clock.h **** #error "out of limits  CLOCK_XOSCCLK value"
 403:src-gen/sr5e1/clock.h **** #endif
 404:src-gen/sr5e1/clock.h **** 
 405:src-gen/sr5e1/clock.h **** #endif /* !CLOCK_CFG_XOSC_BYPASS */
 406:src-gen/sr5e1/clock.h **** #endif /* CLOCK_CFG_XOSCCLK != 0 */
 407:src-gen/sr5e1/clock.h **** 
 408:src-gen/sr5e1/clock.h **** #else /* !CLOCK_CFG_XOSC_ENABLED */
 409:src-gen/sr5e1/clock.h **** 
 410:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SW == CLOCK_SW_XOSC
 411:src-gen/sr5e1/clock.h **** #error "CLOCK_SW requires XOSC"
 412:src-gen/sr5e1/clock.h **** #endif
 413:src-gen/sr5e1/clock.h **** 
 414:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL0PHI) &&                                   \
 415:src-gen/sr5e1/clock.h ****     (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)
 416:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_SW or CLOCK_CFG_PLL0SRC require XOSC"
 417:src-gen/sr5e1/clock.h **** #endif
 418:src-gen/sr5e1/clock.h **** 
 419:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL1PHI) &&                                   \
 420:src-gen/sr5e1/clock.h ****     (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC)
 421:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_SW or CLOCK_CFG_PLL1SRC require XOSC"
 422:src-gen/sr5e1/clock.h **** #endif
 423:src-gen/sr5e1/clock.h **** 
 424:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL1PHI) &&                                   \
 425:src-gen/sr5e1/clock.h ****     (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_PLL0PHI1) &&                        \
 426:src-gen/sr5e1/clock.h ****     (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)
 427:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_SW or CLOCK_CFG_PLL1SRC require XOSC"
 428:src-gen/sr5e1/clock.h **** #endif
 429:src-gen/sr5e1/clock.h **** 
 430:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_XOSC) ||                              \
 431:src-gen/sr5e1/clock.h ****     ((CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL0PHI) &&                          \
 432:src-gen/sr5e1/clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)) ||                          \
 433:src-gen/sr5e1/clock.h ****     ((CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL1PHI) &&                          \
 434:src-gen/sr5e1/clock.h ****      (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC)) 
 435:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_MCOSEL requires XOSC"
 436:src-gen/sr5e1/clock.h **** #endif
 437:src-gen/sr5e1/clock.h **** 
 438:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_XOSC) ||                            \
 439:src-gen/sr5e1/clock.h ****     ((CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_PLL0PHI) &&                        \
 440:src-gen/sr5e1/clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC))
 441:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_UARTSEL requires XOSC"
 442:src-gen/sr5e1/clock.h **** #endif
 443:src-gen/sr5e1/clock.h **** 
 444:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_XOSC) ||                              \
 445:src-gen/sr5e1/clock.h ****     ((CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_PLL0PHI) &&                          \
 446:src-gen/sr5e1/clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC))
 447:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_I2CSEL requires XOSC"
 448:src-gen/sr5e1/clock.h **** #endif
 449:src-gen/sr5e1/clock.h **** 
 450:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_SPISEL == CLOCK_SPISEL_XOSC) ||                              \
 451:src-gen/sr5e1/clock.h ****     ((CLOCK_CFG_SPISEL == CLOCK_SPISEL_PLL0PHI) &&                          \
 452:src-gen/sr5e1/clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC))
 453:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_SPISEL requires XOSC"
 454:src-gen/sr5e1/clock.h **** #endif
 455:src-gen/sr5e1/clock.h **** 
 456:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_XOSC) ||                          \
 457:src-gen/sr5e1/clock.h ****     ((CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_PLL0PHI) &&                      \
 458:src-gen/sr5e1/clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC))
 459:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_FDCANSEL requires XOSC"
 460:src-gen/sr5e1/clock.h **** #endif
 461:src-gen/sr5e1/clock.h **** 
 462:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_XOSC) ||                              \
 463:src-gen/sr5e1/clock.h ****     ((CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL0PHI) &&                          \
 464:src-gen/sr5e1/clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)) ||                          \
 465:src-gen/sr5e1/clock.h ****     ((CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL1PHI) &&                          \
 466:src-gen/sr5e1/clock.h ****      (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC)) 
 467:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_ADCSEL requires XOSC"
 468:src-gen/sr5e1/clock.h **** #endif
 469:src-gen/sr5e1/clock.h **** 
 470:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_XOSC) ||                          \
 471:src-gen/sr5e1/clock.h ****     ((CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL0PHI) &&                      \
 472:src-gen/sr5e1/clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)) ||                          \
 473:src-gen/sr5e1/clock.h ****     ((CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL1PHI) &&                      \
 474:src-gen/sr5e1/clock.h ****      (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC)) 
 475:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_SDADCSEL requires XOSC"
 476:src-gen/sr5e1/clock.h **** #endif
 477:src-gen/sr5e1/clock.h **** 
 478:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_XOSC
 479:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_RTCSEL requires XOSC"
 480:src-gen/sr5e1/clock.h **** #endif
 481:src-gen/sr5e1/clock.h **** 
 482:src-gen/sr5e1/clock.h **** #endif /* CLOCK_CFG_XOSC_ENABLED */
 483:src-gen/sr5e1/clock.h **** 
 484:src-gen/sr5e1/clock.h **** /*
 485:src-gen/sr5e1/clock.h ****  * LSI related checks.
 486:src-gen/sr5e1/clock.h ****  */
 487:src-gen/sr5e1/clock.h **** #if !CLOCK_CFG_LSI_ENABLED
 488:src-gen/sr5e1/clock.h **** 
 489:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_LSI
 490:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_UARTSEL requires LSI"
 491:src-gen/sr5e1/clock.h **** #endif
 492:src-gen/sr5e1/clock.h **** 
 493:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_LSI
 494:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_MCOSEL requires LSI"
 495:src-gen/sr5e1/clock.h **** #endif
 496:src-gen/sr5e1/clock.h **** 
 497:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_LSI
 498:src-gen/sr5e1/clock.h **** #error "CLOCK_CFG_RTCSEL requires LSI"
 499:src-gen/sr5e1/clock.h **** #endif
 500:src-gen/sr5e1/clock.h **** 
 501:src-gen/sr5e1/clock.h **** #endif /* !CLOCK_CFG_LSI_ENABLED */
 502:src-gen/sr5e1/clock.h **** 
 503:src-gen/sr5e1/clock.h **** /* PLL0 enable check.*/
 504:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL0PHI) ||                                   \
 505:src-gen/sr5e1/clock.h ****     (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_PLL0PHI1) ||                        \
 506:src-gen/sr5e1/clock.h ****     (CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL0PHI) ||                           \
 507:src-gen/sr5e1/clock.h ****     (CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_PLL0PHI) ||                         \
 508:src-gen/sr5e1/clock.h ****     (CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_PLL0PHI) ||                           \
 509:src-gen/sr5e1/clock.h ****     (CLOCK_CFG_SPISEL == CLOCK_SPISEL_PLL0PHI) ||                           \
 510:src-gen/sr5e1/clock.h ****     (CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_PLL0PHI) ||                       \
 511:src-gen/sr5e1/clock.h ****     (CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL0PHI) ||                           \
 512:src-gen/sr5e1/clock.h ****     (CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL0PHI)
 513:src-gen/sr5e1/clock.h **** #define CLOCK_ACTIVATE_PLL0         TRUE
 514:src-gen/sr5e1/clock.h **** #else
 515:src-gen/sr5e1/clock.h **** #define CLOCK_ACTIVATE_PLL0         FALSE
 516:src-gen/sr5e1/clock.h **** #endif
 517:src-gen/sr5e1/clock.h **** 
 518:src-gen/sr5e1/clock.h **** /* PLL0 fields.*/
 519:src-gen/sr5e1/clock.h **** #if !((CLOCK_CFG_PLL0MFD_VALUE >= 8U) && (CLOCK_CFG_PLL0MFD_VALUE <= 127U))
 520:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_PLL0MFD_VALUE value in clock_cfg.h"
 521:src-gen/sr5e1/clock.h **** #endif
 522:src-gen/sr5e1/clock.h **** 
 523:src-gen/sr5e1/clock.h **** #if !((CLOCK_CFG_PLL0PREDIV_VALUE >= 0U) && (CLOCK_CFG_PLL0PREDIV_VALUE <= 7U))
 524:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_PLL0PREDIV_VALUE value in clock_cfg.h"
 525:src-gen/sr5e1/clock.h **** #endif
 526:src-gen/sr5e1/clock.h **** 
 527:src-gen/sr5e1/clock.h **** #if !((CLOCK_CFG_PLL0RFDPHI_VALUE >= 1U) && (CLOCK_CFG_PLL0RFDPHI_VALUE <= 63U))
 528:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_PLL0RFDPHI_VALUE value in clock_cfg.h"
 529:src-gen/sr5e1/clock.h **** #endif
 530:src-gen/sr5e1/clock.h **** 
 531:src-gen/sr5e1/clock.h **** #if !((CLOCK_CFG_PLL0RFDPHI1_VALUE >= 4U) && (CLOCK_CFG_PLL0RFDPHI1_VALUE <= 15U))
 532:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_PLL0RFDPHI1_VALUE value in clock_cfg.h"
 533:src-gen/sr5e1/clock.h **** #endif
 534:src-gen/sr5e1/clock.h **** 
 535:src-gen/sr5e1/clock.h **** /* PLL0 input clock.*/
 536:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC) || defined(__DOXYGEN__)
 537:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0IN                CLOCK_CFG_XOSCCLK
 538:src-gen/sr5e1/clock.h **** 
 539:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_IRCOSC
 540:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0IN                CLOCK_IRCOSCCLK
 541:src-gen/sr5e1/clock.h **** 
 542:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_NOCLOCK
 543:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0IN                0U
 544:src-gen/sr5e1/clock.h **** 
 545:src-gen/sr5e1/clock.h **** #else
 546:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_PLL0SRC value in clock_cfg.h"
 547:src-gen/sr5e1/clock.h **** #endif
 548:src-gen/sr5e1/clock.h **** 
 549:src-gen/sr5e1/clock.h **** #if (CLOCK_PLL0IN == 0U) && (CLOCK_ACTIVATE_PLL0 == TRUE)
 550:src-gen/sr5e1/clock.h **** #error "no PLL input clock"
 551:src-gen/sr5e1/clock.h **** #endif
 552:src-gen/sr5e1/clock.h **** 
 553:src-gen/sr5e1/clock.h **** #if ((CLOCK_PLL0IN != 0U) && (CLOCK_ACTIVATE_PLL0 == TRUE)) &&              \
 554:src-gen/sr5e1/clock.h ****     ((CLOCK_PLL0IN < CLOCK_PLL0IN_MIN) || (CLOCK_PLL0IN > CLOCK_PLL0IN_MAX))
 555:src-gen/sr5e1/clock.h **** #error "out of limits CLOCK_PLL0IN value"
 556:src-gen/sr5e1/clock.h **** #endif
 557:src-gen/sr5e1/clock.h **** 
 558:src-gen/sr5e1/clock.h **** /* PLL0 PFD clock.*/
 559:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_PLL0PREDIV_VALUE == 0U)
 560:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0PFD               0U
 561:src-gen/sr5e1/clock.h **** #else
 562:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0PFD                                                       \
 563:src-gen/sr5e1/clock.h ****   (CLOCK_PLL0IN / CLOCK_CFG_PLL0PREDIV_VALUE)
 564:src-gen/sr5e1/clock.h **** #endif
 565:src-gen/sr5e1/clock.h **** 
 566:src-gen/sr5e1/clock.h **** #if (CLOCK_PLL0PFD != 0U) && (CLOCK_ACTIVATE_PLL0 == TRUE) &&               \
 567:src-gen/sr5e1/clock.h ****     ((CLOCK_PLL0PFD < CLOCK_PLL0PFD_MIN) || (CLOCK_PLL0PFD > CLOCK_PLL0PFD_MAX))
 568:src-gen/sr5e1/clock.h **** #error "out of limits CLOCK_PLL0PFD value"
 569:src-gen/sr5e1/clock.h **** #endif
 570:src-gen/sr5e1/clock.h **** 
 571:src-gen/sr5e1/clock.h **** /* PLL0 VCO clock.*/
 572:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0VCO                                                       \
 573:src-gen/sr5e1/clock.h ****   (2U * CLOCK_CFG_PLL0MFD_VALUE * CLOCK_PLL0PFD)
 574:src-gen/sr5e1/clock.h **** 
 575:src-gen/sr5e1/clock.h **** #if (CLOCK_PLL0VCO != 0U) && (CLOCK_ACTIVATE_PLL0 == TRUE) &&               \
 576:src-gen/sr5e1/clock.h ****     ((CLOCK_PLL0VCO < CLOCK_PLL0VCO_MIN) || (CLOCK_PLL0VCO > CLOCK_PLL0VCO_MAX))
 577:src-gen/sr5e1/clock.h **** #error "out of limits CLOCK_PLL0VCO value"
 578:src-gen/sr5e1/clock.h **** #endif
 579:src-gen/sr5e1/clock.h **** 
 580:src-gen/sr5e1/clock.h **** /* PLL0 output clocks.*/
 581:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0PHI                                                       \
 582:src-gen/sr5e1/clock.h ****   ((CLOCK_PLL0VCO / CLOCK_CFG_PLL0RFDPHI_VALUE) / 2U)
 583:src-gen/sr5e1/clock.h **** 
 584:src-gen/sr5e1/clock.h **** #if (CLOCK_ACTIVATE_PLL0 == TRUE) &&                                        \
 585:src-gen/sr5e1/clock.h ****     ((CLOCK_PLL0PHI < CLOCK_PLL0PHI_MIN) || (CLOCK_PLL0PHI > CLOCK_PLL0PHI_MAX))
 586:src-gen/sr5e1/clock.h **** #error "out of limits CLOCK_PLL0PHI value"
 587:src-gen/sr5e1/clock.h **** #endif
 588:src-gen/sr5e1/clock.h **** 
 589:src-gen/sr5e1/clock.h **** #define CLOCK_PLL0PHI1                                                      \
 590:src-gen/sr5e1/clock.h ****   ((CLOCK_PLL0VCO / CLOCK_CFG_PLL0RFDPHI1_VALUE) / 2U)
 591:src-gen/sr5e1/clock.h **** 
 592:src-gen/sr5e1/clock.h **** #if (CLOCK_ACTIVATE_PLL0 == TRUE) &&                                        \
 593:src-gen/sr5e1/clock.h ****     ((CLOCK_PLL0PHI1 < CLOCK_PLL0PHI1_MIN) || (CLOCK_PLL0PHI1 > CLOCK_PLL0PHI1_MAX))
 594:src-gen/sr5e1/clock.h **** #error "out of limits CLOCK_PLL0PHI1 value"
 595:src-gen/sr5e1/clock.h **** #endif
 596:src-gen/sr5e1/clock.h **** 
 597:src-gen/sr5e1/clock.h **** /* PLL1 enable check.*/
 598:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL1PHI) ||                                   \
 599:src-gen/sr5e1/clock.h ****     (CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL1PHI) ||                           \
 600:src-gen/sr5e1/clock.h ****     (CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL1PHI) ||                           \
 601:src-gen/sr5e1/clock.h ****     (CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL1PHI)
 602:src-gen/sr5e1/clock.h **** #define CLOCK_ACTIVATE_PLL1         TRUE
 603:src-gen/sr5e1/clock.h **** #else
 604:src-gen/sr5e1/clock.h **** #define CLOCK_ACTIVATE_PLL1         FALSE
 605:src-gen/sr5e1/clock.h **** #endif
 606:src-gen/sr5e1/clock.h **** 
 607:src-gen/sr5e1/clock.h **** /* PLL1 fields.*/
 608:src-gen/sr5e1/clock.h **** #if !((CLOCK_CFG_PLL1MFD_VALUE >= 16U) && (CLOCK_CFG_PLL1MFD_VALUE <= 34U))
 609:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_PLL1MFD_VALUE value in clock_cfg.h"
 610:src-gen/sr5e1/clock.h **** #endif
 611:src-gen/sr5e1/clock.h **** 
 612:src-gen/sr5e1/clock.h **** #if !((CLOCK_CFG_PLL1RFDPHI_VALUE >= 1U) && (CLOCK_CFG_PLL1RFDPHI_VALUE <= 63U))
 613:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_PLL1RFDPHI_VALUE value in clock_cfg.h"
 614:src-gen/sr5e1/clock.h **** #endif
 615:src-gen/sr5e1/clock.h **** 
 616:src-gen/sr5e1/clock.h **** /* PLL1 input clock.*/
 617:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_PLL0PHI1) || defined(__DOXYGEN__)
 618:src-gen/sr5e1/clock.h **** #define CLOCK_PLL1IN                CLOCK_PLL0PHI1
 619:src-gen/sr5e1/clock.h **** 
 620:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC
 621:src-gen/sr5e1/clock.h **** #define CLOCK_PLL1IN                CLOCK_CFG_XOSCCLK
 622:src-gen/sr5e1/clock.h **** 
 623:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_NOCLOCK
 624:src-gen/sr5e1/clock.h **** #define CLOCK_PLL1IN                0U
 625:src-gen/sr5e1/clock.h **** 
 626:src-gen/sr5e1/clock.h **** #else
 627:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_PLL1SRC value in clock_cfg.h"
 628:src-gen/sr5e1/clock.h **** #endif
 629:src-gen/sr5e1/clock.h **** 
 630:src-gen/sr5e1/clock.h **** #if (CLOCK_PLL1IN == 0U && CLOCK_ACTIVATE_PLL1 == TRUE)
 631:src-gen/sr5e1/clock.h **** #error "no PLL input clock"
 632:src-gen/sr5e1/clock.h **** #endif
 633:src-gen/sr5e1/clock.h **** 
 634:src-gen/sr5e1/clock.h **** #if ((CLOCK_PLL1IN != 0U) && (CLOCK_ACTIVATE_PLL1 == TRUE)) &&              \
 635:src-gen/sr5e1/clock.h ****     ((CLOCK_PLL1IN < CLOCK_PLL1IN_MIN) || (CLOCK_PLL1IN > CLOCK_PLL1IN_MAX))
 636:src-gen/sr5e1/clock.h **** #error "out of limits CLOCK_PLL1IN value"
 637:src-gen/sr5e1/clock.h **** #endif
 638:src-gen/sr5e1/clock.h **** 
 639:src-gen/sr5e1/clock.h **** /* PLL1 VCO clock.*/
 640:src-gen/sr5e1/clock.h **** #define CLOCK_PLL1VCO                                                       \
 641:src-gen/sr5e1/clock.h ****   (CLOCK_PLL1IN * CLOCK_CFG_PLL1MFD_VALUE)
 642:src-gen/sr5e1/clock.h **** 
 643:src-gen/sr5e1/clock.h **** #if (CLOCK_ACTIVATE_PLL1 == TRUE) &&                                        \
 644:src-gen/sr5e1/clock.h ****     ((CLOCK_PLL1VCO < CLOCK_PLL1VCO_MIN) || (CLOCK_PLL1VCO > CLOCK_PLL1VCO_MAX))
 645:src-gen/sr5e1/clock.h **** #error "out of limits CLOCK_PLL1VCO value"
 646:src-gen/sr5e1/clock.h **** #endif
 647:src-gen/sr5e1/clock.h **** 
 648:src-gen/sr5e1/clock.h **** /* PLL1 output clock.*/
 649:src-gen/sr5e1/clock.h **** #define CLOCK_PLL1PHI                                                       \
 650:src-gen/sr5e1/clock.h ****   ((CLOCK_PLL1VCO / CLOCK_CFG_PLL1RFDPHI_VALUE) / 2U)
 651:src-gen/sr5e1/clock.h **** 
 652:src-gen/sr5e1/clock.h **** #if (CLOCK_ACTIVATE_PLL1 == TRUE) &&                                        \
 653:src-gen/sr5e1/clock.h ****     ((CLOCK_PLL1PHI < CLOCK_PLL1PHI_MIN) || (CLOCK_PLL1PHI > CLOCK_PLL1PHI_MAX))
 654:src-gen/sr5e1/clock.h **** #error "out of limits CLOCK_PLL1PHI value"
 655:src-gen/sr5e1/clock.h **** #endif
 656:src-gen/sr5e1/clock.h **** 
 657:src-gen/sr5e1/clock.h **** /* SYSCLK source.*/
 658:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_IRCOSC) || defined(__DOXYGEN__)
 659:src-gen/sr5e1/clock.h **** #define CLOCK_SYSCLK                CLOCK_IRCOSCCLK
 660:src-gen/sr5e1/clock.h **** 
 661:src-gen/sr5e1/clock.h **** #elif (CLOCK_CFG_SW == CLOCK_SW_XOSC)
 662:src-gen/sr5e1/clock.h **** #define CLOCK_SYSCLK                CLOCK_CFG_XOSCCLK
 663:src-gen/sr5e1/clock.h **** 
 664:src-gen/sr5e1/clock.h **** #elif (CLOCK_CFG_SW == CLOCK_SW_PLL0PHI)
 665:src-gen/sr5e1/clock.h **** #define CLOCK_SYSCLK                CLOCK_PLL0PHI
 666:src-gen/sr5e1/clock.h **** 
 667:src-gen/sr5e1/clock.h **** #elif (CLOCK_CFG_SW == CLOCK_SW_PLL1PHI)
 668:src-gen/sr5e1/clock.h **** #define CLOCK_SYSCLK                CLOCK_PLL1PHI
 669:src-gen/sr5e1/clock.h **** 
 670:src-gen/sr5e1/clock.h **** #else
 671:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_SW value in clock_cfg.h"
 672:src-gen/sr5e1/clock.h **** #endif
 673:src-gen/sr5e1/clock.h **** 
 674:src-gen/sr5e1/clock.h **** /* SYSCLK check.*/
 675:src-gen/sr5e1/clock.h **** #if CLOCK_SYSCLK > CLOCK_SYSCLK_MAX
 676:src-gen/sr5e1/clock.h **** #error "out of limits CLOCK_SYSCLK value"
 677:src-gen/sr5e1/clock.h **** #endif
 678:src-gen/sr5e1/clock.h **** 
 679:src-gen/sr5e1/clock.h **** /* SYSCLKDIV source.*/
 680:src-gen/sr5e1/clock.h **** #if ((CLOCK_CFG_SYSPRE_VALUE >= 0U) && (CLOCK_CFG_SYSPRE_VALUE <= 511U))
 681:src-gen/sr5e1/clock.h **** #define CLOCK_SYSCLKDIV             (CLOCK_SYSCLK / (CLOCK_CFG_SYSPRE_VALUE + 1U))
 682:src-gen/sr5e1/clock.h **** #else
 683:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_SYSPRE_VALUE value in clock_cfg.h"
 684:src-gen/sr5e1/clock.h **** #endif
 685:src-gen/sr5e1/clock.h **** 
 686:src-gen/sr5e1/clock.h **** /* APB1 frequency.*/
 687:src-gen/sr5e1/clock.h **** #define CLOCK_PCLK1                 (CLOCK_SYSCLKDIV / 4U)
 688:src-gen/sr5e1/clock.h **** 
 689:src-gen/sr5e1/clock.h **** /* APB2 frequency.*/
 690:src-gen/sr5e1/clock.h **** #define CLOCK_PCLK2                 (CLOCK_SYSCLKDIV / 2U)
 691:src-gen/sr5e1/clock.h **** 
 692:src-gen/sr5e1/clock.h **** /**
 693:src-gen/sr5e1/clock.h ****  * @brief   TIM clock.
 694:src-gen/sr5e1/clock.h ****  */
 695:src-gen/sr5e1/clock.h **** #define CLOCK_TIMCLK1               (CLOCK_PCLK2 * 2U)
 696:src-gen/sr5e1/clock.h **** #define CLOCK_TIMCLK2               (CLOCK_PCLK1 * 2U)
 697:src-gen/sr5e1/clock.h **** #define CLOCK_TIMCLK3               (CLOCK_PCLK1 * 2U)
 698:src-gen/sr5e1/clock.h **** #define CLOCK_TIMCLK4               (CLOCK_PCLK2 * 2U)
 699:src-gen/sr5e1/clock.h **** #define CLOCK_TIMCLK5               (CLOCK_PCLK2 * 2U)
 700:src-gen/sr5e1/clock.h **** #define CLOCK_TIMCLK6               (CLOCK_PCLK1 * 2U)
 701:src-gen/sr5e1/clock.h **** #define CLOCK_TIMCLK7               (CLOCK_PCLK1 * 2U)
 702:src-gen/sr5e1/clock.h **** #define CLOCK_TIMCLK8               (CLOCK_PCLK2 * 2U)
 703:src-gen/sr5e1/clock.h **** #define CLOCK_TIMCLK15              (CLOCK_PCLK2 * 2U)
 704:src-gen/sr5e1/clock.h **** #define CLOCK_TIMCLK16              (CLOCK_PCLK2 * 2U)
 705:src-gen/sr5e1/clock.h **** #define CLOCK_TIMTSCLK              (CLOCK_PCLK1 * 2U)
 706:src-gen/sr5e1/clock.h **** 
 707:src-gen/sr5e1/clock.h **** /**
 708:src-gen/sr5e1/clock.h ****  * @brief   MCO divider clock frequency.
 709:src-gen/sr5e1/clock.h ****  */
 710:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_NOCLOCK) || defined(__DOXYGEN__)
 711:src-gen/sr5e1/clock.h **** #define CLOCK_MCODIVCLK             0U
 712:src-gen/sr5e1/clock.h **** 
 713:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_LSI
 714:src-gen/sr5e1/clock.h **** #define CLOCK_MCODIVCLK             CLOCK_LSICLK
 715:src-gen/sr5e1/clock.h **** 
 716:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_IRCOSC
 717:src-gen/sr5e1/clock.h **** #define CLOCK_MCODIVCLK             CLOCK_IRCOSCCLK
 718:src-gen/sr5e1/clock.h **** 
 719:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_XOSC
 720:src-gen/sr5e1/clock.h **** #define CLOCK_MCODIVCLK             CLOCK_CFG_XOSCCLK
 721:src-gen/sr5e1/clock.h **** 
 722:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL0PHI
 723:src-gen/sr5e1/clock.h **** #define CLOCK_MCODIVCLK             CLOCK_PLL0PHI
 724:src-gen/sr5e1/clock.h **** 
 725:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL1PHI
 726:src-gen/sr5e1/clock.h **** #define CLOCK_MCODIVCLK             CLOCK_PLL1PHI
 727:src-gen/sr5e1/clock.h **** 
 728:src-gen/sr5e1/clock.h **** #else
 729:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_MCOSEL value in clock_cfg.h"
 730:src-gen/sr5e1/clock.h **** #endif
 731:src-gen/sr5e1/clock.h **** 
 732:src-gen/sr5e1/clock.h **** /**
 733:src-gen/sr5e1/clock.h ****  * @brief   MCO output pin clock frequency.
 734:src-gen/sr5e1/clock.h ****  */
 735:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_MCOPRE_VALUE == 0U)
 736:src-gen/sr5e1/clock.h **** #define CLOCK_MCOCLK                CLOCK_MCODIVCLK
 737:src-gen/sr5e1/clock.h **** #elif ((CLOCK_CFG_MCOPRE_VALUE > 0U) && (CLOCK_CFG_MCOPRE_VALUE <= 63U))
 738:src-gen/sr5e1/clock.h **** #define CLOCK_MCOCLK                (CLOCK_MCODIVCLK / (2U * CLOCK_CFG_MCOPRE_VALUE))
 739:src-gen/sr5e1/clock.h **** #else
 740:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_MCOPRE_VALUE value in clock_cfg.h"
 741:src-gen/sr5e1/clock.h **** #endif
 742:src-gen/sr5e1/clock.h **** 
 743:src-gen/sr5e1/clock.h **** /**
 744:src-gen/sr5e1/clock.h ****  * @brief   RTC clock.
 745:src-gen/sr5e1/clock.h ****  */
 746:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_LSIPRE_VALUE == 0U)
 747:src-gen/sr5e1/clock.h **** #define CLOCK_LSIDIVCLK             CLOCK_LSICLK
 748:src-gen/sr5e1/clock.h **** #elif ((CLOCK_CFG_LSIPRE_VALUE > 0U) && (CLOCK_CFG_LSIPRE_VALUE <= 31U))
 749:src-gen/sr5e1/clock.h **** #define CLOCK_LSIDIVCLK             (CLOCK_LSICLK / (2U * CLOCK_CFG_LSIPRE_VALUE))
 750:src-gen/sr5e1/clock.h **** #else
 751:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_LSIPRE_VALUE value in clock_cfg.h"
 752:src-gen/sr5e1/clock.h **** #endif
 753:src-gen/sr5e1/clock.h **** 
 754:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_NOCLOCK) || defined(__DOXYGEN__)
 755:src-gen/sr5e1/clock.h **** #define CLOCK_RTCSELCLK             0U
 756:src-gen/sr5e1/clock.h **** 
 757:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_LSI
 758:src-gen/sr5e1/clock.h **** #define CLOCK_RTCSELCLK             CLOCK_LSIDIVCLK
 759:src-gen/sr5e1/clock.h **** 
 760:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_XOSC
 761:src-gen/sr5e1/clock.h **** #define CLOCK_RTCSELCLK             CLOCK_CFG_XOSCCLK
 762:src-gen/sr5e1/clock.h **** 
 763:src-gen/sr5e1/clock.h **** #else
 764:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_RTCSEL value in clock_cfg.h"
 765:src-gen/sr5e1/clock.h **** #endif
 766:src-gen/sr5e1/clock.h **** 
 767:src-gen/sr5e1/clock.h **** /**
 768:src-gen/sr5e1/clock.h ****  * @brief   UART clock.
 769:src-gen/sr5e1/clock.h ****  */
 770:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_NOCLOCK) || defined(__DOXYGEN__)
 771:src-gen/sr5e1/clock.h **** #define CLOCK_UARTSELCLK            0U
 772:src-gen/sr5e1/clock.h **** 
 773:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_IRCOSC
 774:src-gen/sr5e1/clock.h **** #define CLOCK_UARTSELCLK            CLOCK_IRCOSCCLK
 775:src-gen/sr5e1/clock.h **** 
 776:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_XOSC
 777:src-gen/sr5e1/clock.h **** #define CLOCK_UARTSELCLK            CLOCK_CFG_XOSCCLK
 778:src-gen/sr5e1/clock.h **** 
 779:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_PLL0PHI
 780:src-gen/sr5e1/clock.h **** #define CLOCK_UARTSELCLK            CLOCK_PLL0PHI
 781:src-gen/sr5e1/clock.h **** 
 782:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_LSI
 783:src-gen/sr5e1/clock.h **** #define CLOCK_UARTSELCLK            CLOCK_LSICLK
 784:src-gen/sr5e1/clock.h **** 
 785:src-gen/sr5e1/clock.h **** #else
 786:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_UARTSEL value in clock_cfg.h"
 787:src-gen/sr5e1/clock.h **** #endif
 788:src-gen/sr5e1/clock.h **** 
 789:src-gen/sr5e1/clock.h **** #if ((CLOCK_CFG_UARTPRE_VALUE >= 0U) && (CLOCK_CFG_UARTPRE_VALUE <= 31U))
 790:src-gen/sr5e1/clock.h **** #define CLOCK_UARTCLK               (CLOCK_UARTSELCLK / (CLOCK_CFG_UARTPRE_VALUE + 1U))
 791:src-gen/sr5e1/clock.h **** #else
 792:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_UARTPRE_VALUE value in clock_cfg.h"
 793:src-gen/sr5e1/clock.h **** #endif
 794:src-gen/sr5e1/clock.h **** 
 795:src-gen/sr5e1/clock.h **** #if CLOCK_UARTCLK > CLOCK_UARTCLK_MAX
 796:src-gen/sr5e1/clock.h **** #error "out of limits CLOCK_UARTCLK value"
 797:src-gen/sr5e1/clock.h **** #endif
 798:src-gen/sr5e1/clock.h **** 
 799:src-gen/sr5e1/clock.h **** #define CLOCK_UART1CLK              CLOCK_UARTCLK
 800:src-gen/sr5e1/clock.h **** #define CLOCK_UART2CLK              CLOCK_UARTCLK
 801:src-gen/sr5e1/clock.h **** #define CLOCK_UART3CLK              CLOCK_UARTCLK
 802:src-gen/sr5e1/clock.h **** 
 803:src-gen/sr5e1/clock.h **** /**
 804:src-gen/sr5e1/clock.h ****  * @brief   I2C clock.
 805:src-gen/sr5e1/clock.h ****  */
 806:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_NOCLOCK) || defined(__DOXYGEN__)
 807:src-gen/sr5e1/clock.h **** #define CLOCK_I2CSELCLK             0U
 808:src-gen/sr5e1/clock.h **** 
 809:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_IRCOSC
 810:src-gen/sr5e1/clock.h **** #define CLOCK_I2CSELCLK             CLOCK_IRCOSCCLK
 811:src-gen/sr5e1/clock.h **** 
 812:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_XOSC
 813:src-gen/sr5e1/clock.h **** #define CLOCK_I2CSELCLK             CLOCK_CFG_XOSCCLK
 814:src-gen/sr5e1/clock.h **** 
 815:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_PLL0PHI
 816:src-gen/sr5e1/clock.h **** #define CLOCK_I2CSELCLK             CLOCK_PLL0PHI
 817:src-gen/sr5e1/clock.h **** 
 818:src-gen/sr5e1/clock.h **** #else
 819:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_I2CSEL value in clock_cfg.h"
 820:src-gen/sr5e1/clock.h **** #endif
 821:src-gen/sr5e1/clock.h **** 
 822:src-gen/sr5e1/clock.h **** #if ((CLOCK_CFG_I2CPRE_VALUE >= 0U) && (CLOCK_CFG_I2CPRE_VALUE <= 31U))
 823:src-gen/sr5e1/clock.h **** #define CLOCK_I2CCLK                (CLOCK_I2CSELCLK / (CLOCK_CFG_I2CPRE_VALUE + 1U))
 824:src-gen/sr5e1/clock.h **** #else
 825:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_I2CPRE_VALUE value in clock_cfg.h"
 826:src-gen/sr5e1/clock.h **** #endif
 827:src-gen/sr5e1/clock.h **** 
 828:src-gen/sr5e1/clock.h **** #if CLOCK_I2CCLK > CLOCK_I2CCLK_MAX
 829:src-gen/sr5e1/clock.h **** #error "out of limits CLOCK_I2CCLK value"
 830:src-gen/sr5e1/clock.h **** #endif
 831:src-gen/sr5e1/clock.h **** 
 832:src-gen/sr5e1/clock.h **** /**
 833:src-gen/sr5e1/clock.h ****  * @brief   SPI/I2S clock.
 834:src-gen/sr5e1/clock.h ****  */
 835:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_SPISEL == CLOCK_SPISEL_NOCLOCK) || defined(__DOXYGEN__)
 836:src-gen/sr5e1/clock.h **** #define CLOCK_SPISELCLK             0U
 837:src-gen/sr5e1/clock.h **** 
 838:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_SPISEL == CLOCK_SPISEL_IRCOSC
 839:src-gen/sr5e1/clock.h **** #define CLOCK_SPISELCLK             CLOCK_IRCOSCCLK
 840:src-gen/sr5e1/clock.h **** 
 841:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_SPISEL == CLOCK_SPISEL_XOSC
 842:src-gen/sr5e1/clock.h **** #define CLOCK_SPISELCLK             CLOCK_CFG_XOSCCLK
 843:src-gen/sr5e1/clock.h **** 
 844:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_SPISEL == CLOCK_SPISEL_PLL0PHI
 845:src-gen/sr5e1/clock.h **** #define CLOCK_SPISELCLK             CLOCK_PLL0PHI
 846:src-gen/sr5e1/clock.h **** 
 847:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_SPISEL == CLOCK_SPISEL_I2S_CKIN
 848:src-gen/sr5e1/clock.h **** #define CLOCK_SPISELCLK             CLOCK_CFG_I2S_CKIN
 849:src-gen/sr5e1/clock.h **** 
 850:src-gen/sr5e1/clock.h **** #else
 851:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_SPISEL value in clock_cfg.h"
 852:src-gen/sr5e1/clock.h **** #endif
 853:src-gen/sr5e1/clock.h **** 
 854:src-gen/sr5e1/clock.h **** #if ((CLOCK_CFG_SPIPRE_VALUE >= 0U) && (CLOCK_CFG_SPIPRE_VALUE <= 31U))
 855:src-gen/sr5e1/clock.h **** #define CLOCK_SPICLK                (CLOCK_SPISELCLK / (CLOCK_CFG_SPIPRE_VALUE + 1U))
 856:src-gen/sr5e1/clock.h **** #else
 857:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_SPIPRE_VALUE value in clock_cfg.h"
 858:src-gen/sr5e1/clock.h **** #endif
 859:src-gen/sr5e1/clock.h **** 
 860:src-gen/sr5e1/clock.h **** #define CLOCK_SPI1CLK               CLOCK_PCLK2
 861:src-gen/sr5e1/clock.h **** #define CLOCK_SPI2CLK               CLOCK_PCLK1
 862:src-gen/sr5e1/clock.h **** #define CLOCK_SPI3CLK               CLOCK_PCLK1
 863:src-gen/sr5e1/clock.h **** #define CLOCK_SPI4CLK               CLOCK_PCLK2
 864:src-gen/sr5e1/clock.h **** #define CLOCK_I2S2CLK               CLOCK_SPICLK
 865:src-gen/sr5e1/clock.h **** #define CLOCK_I2S3CLK               CLOCK_SPICLK
 866:src-gen/sr5e1/clock.h **** 
 867:src-gen/sr5e1/clock.h **** /**
 868:src-gen/sr5e1/clock.h ****  * @brief   FDCAN clock.
 869:src-gen/sr5e1/clock.h ****  */
 870:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_NOCLOCK) || defined(__DOXYGEN__)
 871:src-gen/sr5e1/clock.h **** #define CLOCK_FDCANSELCLK           0U
 872:src-gen/sr5e1/clock.h **** 
 873:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_XOSC
 874:src-gen/sr5e1/clock.h **** #define CLOCK_FDCANSELCLK           CLOCK_CFG_XOSCCLK
 875:src-gen/sr5e1/clock.h **** 
 876:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_PLL0PHI
 877:src-gen/sr5e1/clock.h **** #define CLOCK_FDCANSELCLK           CLOCK_PLL0PHI
 878:src-gen/sr5e1/clock.h **** 
 879:src-gen/sr5e1/clock.h **** #else
 880:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_FDCANSEL value in clock_cfg.h"
 881:src-gen/sr5e1/clock.h **** #endif
 882:src-gen/sr5e1/clock.h **** 
 883:src-gen/sr5e1/clock.h **** #if ((CLOCK_CFG_FDCANPRE_VALUE >= 0U) && (CLOCK_CFG_FDCANPRE_VALUE <= 31U))
 884:src-gen/sr5e1/clock.h **** #define CLOCK_FDCANCLK              (CLOCK_FDCANSELCLK / (CLOCK_CFG_FDCANPRE_VALUE + 1U))
 885:src-gen/sr5e1/clock.h **** #else
 886:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_FDCANPRE_VALUE value in clock_cfg.h"
 887:src-gen/sr5e1/clock.h **** #endif
 888:src-gen/sr5e1/clock.h **** 
 889:src-gen/sr5e1/clock.h **** #if CLOCK_FDCANCLK > CLOCK_FDCANCLK_MAX
 890:src-gen/sr5e1/clock.h **** #error "out of limits CLOCK_FDCANCLK value"
 891:src-gen/sr5e1/clock.h **** #endif
 892:src-gen/sr5e1/clock.h **** 
 893:src-gen/sr5e1/clock.h **** /**
 894:src-gen/sr5e1/clock.h ****  * @brief   ADC clock.
 895:src-gen/sr5e1/clock.h ****  */
 896:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_NOCLOCK) || defined(__DOXYGEN__)
 897:src-gen/sr5e1/clock.h **** #define CLOCK_ADCSELCLK             0U
 898:src-gen/sr5e1/clock.h **** 
 899:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_XOSC
 900:src-gen/sr5e1/clock.h **** #define CLOCK_ADCSELCLK             CLOCK_CFG_XOSCCLK
 901:src-gen/sr5e1/clock.h **** 
 902:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL0PHI
 903:src-gen/sr5e1/clock.h **** #define CLOCK_ADCSELCLK             CLOCK_PLL0PHI
 904:src-gen/sr5e1/clock.h **** 
 905:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL1PHI
 906:src-gen/sr5e1/clock.h **** #define CLOCK_ADCSELCLK             CLOCK_PLL1PHI
 907:src-gen/sr5e1/clock.h **** 
 908:src-gen/sr5e1/clock.h **** #else
 909:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_ADCSEL value in clock_cfg.h"
 910:src-gen/sr5e1/clock.h **** #endif
 911:src-gen/sr5e1/clock.h **** /* The range of values of ADCPRE must be verified */
 912:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_ADCPRE_VALUE == 0U)
 913:src-gen/sr5e1/clock.h **** #define CLOCK_ADCCLK                CLOCK_ADCSELCLK
 914:src-gen/sr5e1/clock.h **** #elif ((CLOCK_CFG_ADCPRE_VALUE > 0U) && (CLOCK_CFG_ADCPRE_VALUE <= 63U))
 915:src-gen/sr5e1/clock.h **** #define CLOCK_ADCCLK                (CLOCK_ADCSELCLK / (2U * CLOCK_CFG_ADCPRE_VALUE))
 916:src-gen/sr5e1/clock.h **** #else
 917:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_ADCPRE_VALUE value in clock_cfg.h"
 918:src-gen/sr5e1/clock.h **** #endif
 919:src-gen/sr5e1/clock.h **** 
 920:src-gen/sr5e1/clock.h **** #if CLOCK_ADCCLK > CLOCK_ADCCLK_MAX
 921:src-gen/sr5e1/clock.h **** #error "out of limits CLOCK_ADCCLK value"
 922:src-gen/sr5e1/clock.h **** #endif
 923:src-gen/sr5e1/clock.h **** 
 924:src-gen/sr5e1/clock.h **** #define CLOCK_ADC12CLK              CLOCK_ADCCLK
 925:src-gen/sr5e1/clock.h **** #define CLOCK_ADC345CLK             CLOCK_ADCCLK
 926:src-gen/sr5e1/clock.h **** 
 927:src-gen/sr5e1/clock.h **** /**
 928:src-gen/sr5e1/clock.h ****  * @brief   SDADC clock.
 929:src-gen/sr5e1/clock.h ****  */
 930:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_NOCLOCK) || defined(__DOXYGEN__)
 931:src-gen/sr5e1/clock.h **** #define CLOCK_SDADCSELCLK           0U
 932:src-gen/sr5e1/clock.h **** 
 933:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_XOSC
 934:src-gen/sr5e1/clock.h **** #define CLOCK_SDADCSELCLK           CLOCK_CFG_XOSCCLK
 935:src-gen/sr5e1/clock.h **** 
 936:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL0PHI
 937:src-gen/sr5e1/clock.h **** #define CLOCK_SDADCSELCLK           CLOCK_PLL0PHI
 938:src-gen/sr5e1/clock.h **** 
 939:src-gen/sr5e1/clock.h **** #elif CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL1PHI
 940:src-gen/sr5e1/clock.h **** #define CLOCK_SDADCSELCLK           CLOCK_PLL1PHI
 941:src-gen/sr5e1/clock.h **** 
 942:src-gen/sr5e1/clock.h **** #else
 943:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_SDADCSEL value in clock_cfg.h"
 944:src-gen/sr5e1/clock.h **** #endif
 945:src-gen/sr5e1/clock.h **** /* The range of values of SDADCPRE must be verified */
 946:src-gen/sr5e1/clock.h **** #if (CLOCK_CFG_SDADCPRE_VALUE == 0U)
 947:src-gen/sr5e1/clock.h **** #define CLOCK_SDADCCLK              CLOCK_SDADCSELCLK
 948:src-gen/sr5e1/clock.h **** #elif ((CLOCK_CFG_SDADCPRE_VALUE > 0U) && (CLOCK_CFG_SDADCPRE_VALUE <= 63U))
 949:src-gen/sr5e1/clock.h **** #define CLOCK_SDADCCLK              (CLOCK_SDADCSELCLK / (2U * CLOCK_CFG_SDADCPRE_VALUE))
 950:src-gen/sr5e1/clock.h **** #else
 951:src-gen/sr5e1/clock.h **** #error "invalid CLOCK_CFG_SDADCPRE_VALUE value in clock_cfg.h"
 952:src-gen/sr5e1/clock.h **** #endif
 953:src-gen/sr5e1/clock.h **** 
 954:src-gen/sr5e1/clock.h **** #if CLOCK_SDADCCLK > CLOCK_SDADCCLK_MAX
 955:src-gen/sr5e1/clock.h **** #error "out of limits CLOCK_SDADCCLK value"
 956:src-gen/sr5e1/clock.h **** #endif
 957:src-gen/sr5e1/clock.h **** 
 958:src-gen/sr5e1/clock.h **** /* Flash wait state (APC = 0) settings.*/
 959:src-gen/sr5e1/clock.h **** #if (CLOCK_SYSCLKDIV <= 136000000UL) || defined(__DOXYGEN__)
 960:src-gen/sr5e1/clock.h **** #define CLOCK_NVMRWSC_VALUE         3U /* 0 < core frequency < 136MHz  */
 961:src-gen/sr5e1/clock.h **** 
 962:src-gen/sr5e1/clock.h **** #elif (CLOCK_SYSCLKDIV <= 170000000UL)
 963:src-gen/sr5e1/clock.h **** #define CLOCK_NVMRWSC_VALUE         4U /* 136MHz < core_freq <= 170MHz */
 964:src-gen/sr5e1/clock.h **** 
 965:src-gen/sr5e1/clock.h **** #elif (CLOCK_SYSCLKDIV <= 204000000UL)
 966:src-gen/sr5e1/clock.h **** #define CLOCK_NVMRWSC_VALUE         5U /* 170MHz < core_freq <= 204MHz */
 967:src-gen/sr5e1/clock.h **** 
 968:src-gen/sr5e1/clock.h **** #elif (CLOCK_SYSCLKDIV <= 238000000UL)
 969:src-gen/sr5e1/clock.h **** #define CLOCK_NVMRWSC_VALUE         6U /* 204MHz < core_freq <= 238MHz */
 970:src-gen/sr5e1/clock.h **** 
 971:src-gen/sr5e1/clock.h **** #elif (CLOCK_SYSCLKDIV <= 273000000UL)
 972:src-gen/sr5e1/clock.h **** #define CLOCK_NVMRWSC_VALUE         7U /* 238MHz < core_freq <= 273MHz */
 973:src-gen/sr5e1/clock.h **** 
 974:src-gen/sr5e1/clock.h **** #else
 975:src-gen/sr5e1/clock.h **** #define CLOCK_NVMRWSC_VALUE         8U /* 273MHz < core_freq <= 307MHz */
 976:src-gen/sr5e1/clock.h **** 
 977:src-gen/sr5e1/clock.h **** #endif
 978:src-gen/sr5e1/clock.h **** 
 979:src-gen/sr5e1/clock.h **** /*===========================================================================*/
 980:src-gen/sr5e1/clock.h **** /* Module data structures and types.                                         */
 981:src-gen/sr5e1/clock.h **** /*===========================================================================*/
 982:src-gen/sr5e1/clock.h **** 
 983:src-gen/sr5e1/clock.h **** /*===========================================================================*/
 984:src-gen/sr5e1/clock.h **** /* Module macros.                                                            */
 985:src-gen/sr5e1/clock.h **** /*===========================================================================*/
 986:src-gen/sr5e1/clock.h **** 
 987:src-gen/sr5e1/clock.h **** /*===========================================================================*/
 988:src-gen/sr5e1/clock.h **** /* External declarations.                                                    */
 989:src-gen/sr5e1/clock.h **** /*===========================================================================*/
 990:src-gen/sr5e1/clock.h **** 
 991:src-gen/sr5e1/clock.h **** /**
 992:src-gen/sr5e1/clock.h ****  * @brief   CMSIS system core clock variable.
 993:src-gen/sr5e1/clock.h ****  */
 994:src-gen/sr5e1/clock.h **** extern uint32_t SystemCoreClock;
 995:src-gen/sr5e1/clock.h **** 
 996:src-gen/sr5e1/clock.h **** #ifdef __cplusplus
 997:src-gen/sr5e1/clock.h **** extern "C" {
 998:src-gen/sr5e1/clock.h **** #endif
 999:src-gen/sr5e1/clock.h **** 
1000:src-gen/sr5e1/clock.h **** /**
1001:src-gen/sr5e1/clock.h ****  * @brief   Initializes clock
1002:src-gen/sr5e1/clock.h ****  *
1003:src-gen/sr5e1/clock.h ****  * @api
1004:src-gen/sr5e1/clock.h ****  */
1005:src-gen/sr5e1/clock.h **** void clock_init(void);
1006:src-gen/sr5e1/clock.h **** 
1007:src-gen/sr5e1/clock.h **** #ifdef __cplusplus
1008:src-gen/sr5e1/clock.h **** }
1009:src-gen/sr5e1/clock.h **** #endif
1010:src-gen/sr5e1/clock.h **** 
1011:src-gen/sr5e1/clock.h **** /*===========================================================================*/
1012:src-gen/sr5e1/clock.h **** /* Module inline functions.                                                  */
1013:src-gen/sr5e1/clock.h **** /*===========================================================================*/
1014:src-gen/sr5e1/clock.h **** 
1015:src-gen/sr5e1/clock.h **** /**
1016:src-gen/sr5e1/clock.h ****  * @brief   Enables AHB1 peripherals clock [Low Word]
1017:src-gen/sr5e1/clock.h ****  *
1018:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1019:src-gen/sr5e1/clock.h ****  *                      sleep mode)
1020:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral clock to be enabled
1021:src-gen/sr5e1/clock.h ****  * @return              value of register AHB1LENR after the update
1022:src-gen/sr5e1/clock.h ****  *
1023:src-gen/sr5e1/clock.h ****  * @api
1024:src-gen/sr5e1/clock.h ****  */
1025:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_AHB1L(bool smode, uint32_t m) {
1026:src-gen/sr5e1/clock.h **** 
1027:src-gen/sr5e1/clock.h ****     RCC->AHB1LENR |= m;
1028:src-gen/sr5e1/clock.h ****     if (smode) {
1029:src-gen/sr5e1/clock.h ****         RCC->C1_AHB1LSMENR |= m;
1030:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1031:src-gen/sr5e1/clock.h ****         RCC->C2_AHB1LSMENR |= m;
1032:src-gen/sr5e1/clock.h **** #endif
1033:src-gen/sr5e1/clock.h ****     }
1034:src-gen/sr5e1/clock.h ****     else {
1035:src-gen/sr5e1/clock.h ****         RCC->C1_AHB1LSMENR &= ~m;
1036:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1037:src-gen/sr5e1/clock.h ****         RCC->C2_AHB1LSMENR &= ~m;
1038:src-gen/sr5e1/clock.h **** #endif
1039:src-gen/sr5e1/clock.h ****     }
1040:src-gen/sr5e1/clock.h **** 
1041:src-gen/sr5e1/clock.h ****     return RCC->AHB1LENR;
1042:src-gen/sr5e1/clock.h **** }
1043:src-gen/sr5e1/clock.h **** 
1044:src-gen/sr5e1/clock.h **** /**
1045:src-gen/sr5e1/clock.h ****  * @brief   Disables AHB1 peripherals clock [Low Word]
1046:src-gen/sr5e1/clock.h ****  *
1047:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral clock to be disabled
1048:src-gen/sr5e1/clock.h ****  * @return              value of register AHB1LENR after the update
1049:src-gen/sr5e1/clock.h ****  *
1050:src-gen/sr5e1/clock.h ****  * @api
1051:src-gen/sr5e1/clock.h ****  */
1052:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_AHB1L(uint32_t m) {
1053:src-gen/sr5e1/clock.h **** 
1054:src-gen/sr5e1/clock.h ****     RCC->AHB1LENR &= ~m;
1055:src-gen/sr5e1/clock.h ****     RCC->C1_AHB1LSMENR &= ~m;
1056:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1057:src-gen/sr5e1/clock.h ****     RCC->C2_AHB1LSMENR &= ~m;
1058:src-gen/sr5e1/clock.h **** #endif
1059:src-gen/sr5e1/clock.h **** 
1060:src-gen/sr5e1/clock.h ****     return RCC->AHB1LENR;
1061:src-gen/sr5e1/clock.h **** }
1062:src-gen/sr5e1/clock.h **** 
1063:src-gen/sr5e1/clock.h **** /**
1064:src-gen/sr5e1/clock.h ****  * @brief   Checks if AHB1 peripheral clock [Low Word] is enabled
1065:src-gen/sr5e1/clock.h ****  *
1066:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral clock to be checked
1067:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
1068:src-gen/sr5e1/clock.h ****  *
1069:src-gen/sr5e1/clock.h ****  * @api
1070:src-gen/sr5e1/clock.h ****  */
1071:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_AHB1L(uint32_t m) {
1072:src-gen/sr5e1/clock.h **** 
1073:src-gen/sr5e1/clock.h ****     return (((RCC->AHB1LENR & m) == m) ? true : false);
1074:src-gen/sr5e1/clock.h **** }
1075:src-gen/sr5e1/clock.h **** 
1076:src-gen/sr5e1/clock.h **** /**
1077:src-gen/sr5e1/clock.h ****  * @brief   Resets AHB1 peripherals [Low Word]
1078:src-gen/sr5e1/clock.h ****  *
1079:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral to reset
1080:src-gen/sr5e1/clock.h ****  *
1081:src-gen/sr5e1/clock.h ****  * @api
1082:src-gen/sr5e1/clock.h ****  */
1083:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_AHB1L(uint32_t m) {
1084:src-gen/sr5e1/clock.h **** 
1085:src-gen/sr5e1/clock.h ****     RCC->AHB1LRSTR |= m;
1086:src-gen/sr5e1/clock.h ****     RCC->AHB1LRSTR &= ~m;
1087:src-gen/sr5e1/clock.h ****     (void)RCC->AHB1LRSTR;
1088:src-gen/sr5e1/clock.h **** }
1089:src-gen/sr5e1/clock.h **** 
1090:src-gen/sr5e1/clock.h **** /**
1091:src-gen/sr5e1/clock.h ****  * @brief   Enables AHB1 peripherals clock [High Word]
1092:src-gen/sr5e1/clock.h ****  *
1093:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1094:src-gen/sr5e1/clock.h ****  *                      sleep mode)
1095:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral clock to be enabled
1096:src-gen/sr5e1/clock.h ****  * @return              value of register AHB1HENR after the update
1097:src-gen/sr5e1/clock.h ****  *
1098:src-gen/sr5e1/clock.h ****  * @api
1099:src-gen/sr5e1/clock.h ****  */
1100:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_AHB1H(bool smode, uint32_t m) {
1101:src-gen/sr5e1/clock.h **** 
1102:src-gen/sr5e1/clock.h ****     RCC->AHB1HENR |= m;
1103:src-gen/sr5e1/clock.h ****     if (smode) {
1104:src-gen/sr5e1/clock.h ****         RCC->C1_AHB1HSMENR |= m;
1105:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1106:src-gen/sr5e1/clock.h ****         RCC->C2_AHB1HSMENR |= m;
1107:src-gen/sr5e1/clock.h **** #endif
1108:src-gen/sr5e1/clock.h ****     }
1109:src-gen/sr5e1/clock.h ****     else {
1110:src-gen/sr5e1/clock.h ****         RCC->C1_AHB1HSMENR &= ~m;
1111:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1112:src-gen/sr5e1/clock.h ****         RCC->C2_AHB1HSMENR &= ~m;
1113:src-gen/sr5e1/clock.h **** #endif
1114:src-gen/sr5e1/clock.h ****     }
1115:src-gen/sr5e1/clock.h **** 
1116:src-gen/sr5e1/clock.h ****     return RCC->AHB1HENR;
1117:src-gen/sr5e1/clock.h **** }
1118:src-gen/sr5e1/clock.h **** 
1119:src-gen/sr5e1/clock.h **** /**
1120:src-gen/sr5e1/clock.h ****  * @brief   Disables AHB1 peripherals clock [High Word]
1121:src-gen/sr5e1/clock.h ****  *
1122:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral clock to be disabled
1123:src-gen/sr5e1/clock.h ****  * @return              value of register AHB1HENR after the update
1124:src-gen/sr5e1/clock.h ****  *
1125:src-gen/sr5e1/clock.h ****  * @api
1126:src-gen/sr5e1/clock.h ****  */
1127:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_AHB1H(uint32_t m) {
1128:src-gen/sr5e1/clock.h **** 
1129:src-gen/sr5e1/clock.h ****     RCC->AHB1HENR &= ~m;
1130:src-gen/sr5e1/clock.h ****     RCC->C1_AHB1HSMENR &= ~m;
1131:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1132:src-gen/sr5e1/clock.h ****     RCC->C2_AHB1HSMENR &= ~m;
1133:src-gen/sr5e1/clock.h **** #endif
1134:src-gen/sr5e1/clock.h **** 
1135:src-gen/sr5e1/clock.h ****     return RCC->AHB1HENR;
1136:src-gen/sr5e1/clock.h **** }
1137:src-gen/sr5e1/clock.h **** 
1138:src-gen/sr5e1/clock.h **** /**
1139:src-gen/sr5e1/clock.h ****  * @brief   Checks if AHB1 peripheral clock [High Word] is enabled
1140:src-gen/sr5e1/clock.h ****  *
1141:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral clock to be checked
1142:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
1143:src-gen/sr5e1/clock.h ****  *
1144:src-gen/sr5e1/clock.h ****  * @api
1145:src-gen/sr5e1/clock.h ****  */
1146:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_AHB1H(uint32_t m) {
1147:src-gen/sr5e1/clock.h **** 
1148:src-gen/sr5e1/clock.h ****     return (((RCC->AHB1HENR & m) == m) ? true : false);
1149:src-gen/sr5e1/clock.h **** }
1150:src-gen/sr5e1/clock.h **** 
1151:src-gen/sr5e1/clock.h **** /**
1152:src-gen/sr5e1/clock.h ****  * @brief   Resets AHB1 peripherals [High Word]
1153:src-gen/sr5e1/clock.h ****  *
1154:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral to reset
1155:src-gen/sr5e1/clock.h ****  *
1156:src-gen/sr5e1/clock.h ****  * @api
1157:src-gen/sr5e1/clock.h ****  */
1158:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_AHB1H(uint32_t m) {
1159:src-gen/sr5e1/clock.h **** 
1160:src-gen/sr5e1/clock.h ****     RCC->AHB1HRSTR |= m;
1161:src-gen/sr5e1/clock.h ****     RCC->AHB1HRSTR &= ~m;
1162:src-gen/sr5e1/clock.h ****     (void)RCC->AHB1HRSTR;
1163:src-gen/sr5e1/clock.h **** }
1164:src-gen/sr5e1/clock.h **** 
1165:src-gen/sr5e1/clock.h **** /**
1166:src-gen/sr5e1/clock.h ****  * @brief   Enables AHB2 peripherals clock [Low Word]
1167:src-gen/sr5e1/clock.h ****  *
1168:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1169:src-gen/sr5e1/clock.h ****  *                      sleep mode)
1170:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral clock to be enabled
1171:src-gen/sr5e1/clock.h ****  * @return              value of register AHB2LENR after the update
1172:src-gen/sr5e1/clock.h ****  *
1173:src-gen/sr5e1/clock.h ****  * @api
1174:src-gen/sr5e1/clock.h ****  */
1175:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_AHB2L(bool smode, uint32_t m) {
1176:src-gen/sr5e1/clock.h **** 
1177:src-gen/sr5e1/clock.h ****     RCC->AHB2LENR |= m;
1178:src-gen/sr5e1/clock.h ****     if (smode) {
1179:src-gen/sr5e1/clock.h ****         RCC->C1_AHB2LSMENR |= m;
1180:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1181:src-gen/sr5e1/clock.h ****         RCC->C2_AHB2LSMENR |= m;
1182:src-gen/sr5e1/clock.h **** #endif
1183:src-gen/sr5e1/clock.h ****     }
1184:src-gen/sr5e1/clock.h ****     else {
1185:src-gen/sr5e1/clock.h ****         RCC->C1_AHB2LSMENR &= ~m;
1186:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1187:src-gen/sr5e1/clock.h ****         RCC->C2_AHB2LSMENR &= ~m;
1188:src-gen/sr5e1/clock.h **** #endif
1189:src-gen/sr5e1/clock.h ****     }
1190:src-gen/sr5e1/clock.h **** 
1191:src-gen/sr5e1/clock.h ****     return RCC->AHB2LENR;
1192:src-gen/sr5e1/clock.h **** }
1193:src-gen/sr5e1/clock.h **** 
1194:src-gen/sr5e1/clock.h **** /**
1195:src-gen/sr5e1/clock.h ****  * @brief   Disables AHB2 peripherals clock [Low Word]
1196:src-gen/sr5e1/clock.h ****  *
1197:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral clock to be disabled
1198:src-gen/sr5e1/clock.h ****  * @return              value of register AHB2LENR after the update
1199:src-gen/sr5e1/clock.h ****  *
1200:src-gen/sr5e1/clock.h ****  * @api
1201:src-gen/sr5e1/clock.h ****  */
1202:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_AHB2L(uint32_t m) {
1203:src-gen/sr5e1/clock.h **** 
1204:src-gen/sr5e1/clock.h ****     RCC->AHB2LENR &= ~m;
1205:src-gen/sr5e1/clock.h ****     RCC->C1_AHB2LSMENR &= ~m;
1206:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1207:src-gen/sr5e1/clock.h ****     RCC->C2_AHB2LSMENR &= ~m;
1208:src-gen/sr5e1/clock.h **** #endif
1209:src-gen/sr5e1/clock.h **** 
1210:src-gen/sr5e1/clock.h ****     return RCC->AHB2LENR;
1211:src-gen/sr5e1/clock.h **** }
1212:src-gen/sr5e1/clock.h **** 
1213:src-gen/sr5e1/clock.h **** /**
1214:src-gen/sr5e1/clock.h ****  * @brief   Checks if AHB2 peripheral clock [Low Word] is enabled
1215:src-gen/sr5e1/clock.h ****  *
1216:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral clock to be checked
1217:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
1218:src-gen/sr5e1/clock.h ****  *
1219:src-gen/sr5e1/clock.h ****  * @api
1220:src-gen/sr5e1/clock.h ****  */
1221:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_AHB2L(uint32_t m) {
1222:src-gen/sr5e1/clock.h **** 
1223:src-gen/sr5e1/clock.h ****     return (((RCC->AHB2LENR & m) == m) ? true : false);
1224:src-gen/sr5e1/clock.h **** }
1225:src-gen/sr5e1/clock.h **** 
1226:src-gen/sr5e1/clock.h **** /**
1227:src-gen/sr5e1/clock.h ****  * @brief   Resets AHB2 peripherals [Low Word]
1228:src-gen/sr5e1/clock.h ****  *
1229:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral to reset
1230:src-gen/sr5e1/clock.h ****  *
1231:src-gen/sr5e1/clock.h ****  * @api
1232:src-gen/sr5e1/clock.h ****  */
1233:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_AHB2L(uint32_t m) {
1234:src-gen/sr5e1/clock.h **** 
1235:src-gen/sr5e1/clock.h ****     RCC->AHB2LRSTR |= m;
1236:src-gen/sr5e1/clock.h ****     RCC->AHB2LRSTR &= ~m;
1237:src-gen/sr5e1/clock.h ****     (void)RCC->AHB2LRSTR;
1238:src-gen/sr5e1/clock.h **** }
1239:src-gen/sr5e1/clock.h **** 
1240:src-gen/sr5e1/clock.h **** /**
1241:src-gen/sr5e1/clock.h ****  * @brief   Enables AHB2 peripherals clock [High Word]
1242:src-gen/sr5e1/clock.h ****  *
1243:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1244:src-gen/sr5e1/clock.h ****  *                      sleep mode)
1245:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral clock to be enabled
1246:src-gen/sr5e1/clock.h ****  * @return              value of register AHB2HENR after the update
1247:src-gen/sr5e1/clock.h ****  *
1248:src-gen/sr5e1/clock.h ****  * @api
1249:src-gen/sr5e1/clock.h ****  */
1250:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_AHB2H(bool smode, uint32_t m) {
1251:src-gen/sr5e1/clock.h **** 
1252:src-gen/sr5e1/clock.h ****     RCC->AHB2HENR |= m;
1253:src-gen/sr5e1/clock.h ****     if (smode) {
1254:src-gen/sr5e1/clock.h ****         RCC->C1_AHB2HSMENR |= m;
1255:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1256:src-gen/sr5e1/clock.h ****         RCC->C2_AHB2HSMENR |= m;
1257:src-gen/sr5e1/clock.h **** #endif
1258:src-gen/sr5e1/clock.h ****     }
1259:src-gen/sr5e1/clock.h ****     else {
1260:src-gen/sr5e1/clock.h ****         RCC->C1_AHB2HSMENR &= ~m;
1261:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1262:src-gen/sr5e1/clock.h ****         RCC->C2_AHB2HSMENR &= ~m;
1263:src-gen/sr5e1/clock.h **** #endif
1264:src-gen/sr5e1/clock.h ****     }
1265:src-gen/sr5e1/clock.h **** 
1266:src-gen/sr5e1/clock.h ****     return RCC->AHB2HENR;
1267:src-gen/sr5e1/clock.h **** }
1268:src-gen/sr5e1/clock.h **** 
1269:src-gen/sr5e1/clock.h **** /**
1270:src-gen/sr5e1/clock.h ****  * @brief   Disables AHB2 peripherals clock [High Word]
1271:src-gen/sr5e1/clock.h ****  *
1272:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral clock to be disabled
1273:src-gen/sr5e1/clock.h ****  * @return              value of register AHB2HENR after the update
1274:src-gen/sr5e1/clock.h ****  *
1275:src-gen/sr5e1/clock.h ****  * @api
1276:src-gen/sr5e1/clock.h ****  */
1277:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_AHB2H(uint32_t m) {
1278:src-gen/sr5e1/clock.h **** 
1279:src-gen/sr5e1/clock.h ****     RCC->AHB2HENR &= ~m;
1280:src-gen/sr5e1/clock.h ****     RCC->C1_AHB2HSMENR &= ~m;
1281:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1282:src-gen/sr5e1/clock.h ****     RCC->C2_AHB2HSMENR &= ~m;
1283:src-gen/sr5e1/clock.h **** #endif
1284:src-gen/sr5e1/clock.h **** 
1285:src-gen/sr5e1/clock.h ****     return RCC->AHB2HENR;
1286:src-gen/sr5e1/clock.h **** }
1287:src-gen/sr5e1/clock.h **** 
1288:src-gen/sr5e1/clock.h **** /**
1289:src-gen/sr5e1/clock.h ****  * @brief   Checks if AHB2 peripheral clock [High Word] is enabled
1290:src-gen/sr5e1/clock.h ****  *
1291:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral clock to be checked
1292:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
1293:src-gen/sr5e1/clock.h ****  *
1294:src-gen/sr5e1/clock.h ****  * @api
1295:src-gen/sr5e1/clock.h ****  */
1296:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_AHB2H(uint32_t m) {
1297:src-gen/sr5e1/clock.h **** 
1298:src-gen/sr5e1/clock.h ****     return (((RCC->AHB2HENR & m) == m) ? true : false);
1299:src-gen/sr5e1/clock.h **** }
1300:src-gen/sr5e1/clock.h **** 
1301:src-gen/sr5e1/clock.h **** /**
1302:src-gen/sr5e1/clock.h ****  * @brief   Resets AHB2 peripherals [High Word]
1303:src-gen/sr5e1/clock.h ****  *
1304:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral to reset
1305:src-gen/sr5e1/clock.h ****  *
1306:src-gen/sr5e1/clock.h ****  * @api
1307:src-gen/sr5e1/clock.h ****  */
1308:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_AHB2H(uint32_t m) {
1309:src-gen/sr5e1/clock.h **** 
1310:src-gen/sr5e1/clock.h ****     RCC->AHB2HRSTR |= m;
1311:src-gen/sr5e1/clock.h ****     RCC->AHB2HRSTR &= ~m;
1312:src-gen/sr5e1/clock.h ****     (void)RCC->AHB2HRSTR;
1313:src-gen/sr5e1/clock.h **** }
1314:src-gen/sr5e1/clock.h **** 
1315:src-gen/sr5e1/clock.h **** /**
1316:src-gen/sr5e1/clock.h ****  * @brief   Enables APB1 peripherals clock [Low Word]
1317:src-gen/sr5e1/clock.h ****  *
1318:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1319:src-gen/sr5e1/clock.h ****  *                      sleep mode)
1320:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral clock to be enabled
1321:src-gen/sr5e1/clock.h ****  * @return              value of register APB1LENR after the update
1322:src-gen/sr5e1/clock.h ****  *
1323:src-gen/sr5e1/clock.h ****  * @api
1324:src-gen/sr5e1/clock.h ****  */
1325:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_APB1L(bool smode, uint32_t m) {
1326:src-gen/sr5e1/clock.h **** 
1327:src-gen/sr5e1/clock.h ****     RCC->APB1LENR |= m;
 227              		.loc 5 1327 19
 228 0018 4FF08843 		mov	r3, #1140850688
 229 001c D3F88020 		ldr	r2, [r3, #128]
 230 0020 4FF08841 		mov	r1, #1140850688
 231 0024 029B     		ldr	r3, [sp, #8]
 232 0026 1343     		orrs	r3, r3, r2
 233 0028 C1F88030 		str	r3, [r1, #128]
1328:src-gen/sr5e1/clock.h ****     if (smode) {
 234              		.loc 5 1328 8
 235 002c 9DF80E30 		ldrb	r3, [sp, #14]	@ zero_extendqisi2
 236 0030 002B     		cmp	r3, #0
 237 0032 14D0     		beq	.L16
1329:src-gen/sr5e1/clock.h ****         RCC->C1_APB1LSMENR |= m;
 238              		.loc 5 1329 28
 239 0034 4FF08843 		mov	r3, #1140850688
 240 0038 D3F8A020 		ldr	r2, [r3, #160]
 241 003c 4FF08841 		mov	r1, #1140850688
 242 0040 029B     		ldr	r3, [sp, #8]
 243 0042 1343     		orrs	r3, r3, r2
 244 0044 C1F8A030 		str	r3, [r1, #160]
1330:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1331:src-gen/sr5e1/clock.h ****         RCC->C2_APB1LSMENR |= m;
 245              		.loc 5 1331 28
 246 0048 4FF08843 		mov	r3, #1140850688
 247 004c D3F8C020 		ldr	r2, [r3, #192]
 248 0050 4FF08841 		mov	r1, #1140850688
 249 0054 029B     		ldr	r3, [sp, #8]
 250 0056 1343     		orrs	r3, r3, r2
 251 0058 C1F8C030 		str	r3, [r1, #192]
 252 005c 15E0     		b	.L17
 253              	.L16:
1332:src-gen/sr5e1/clock.h **** #endif
1333:src-gen/sr5e1/clock.h ****     }
1334:src-gen/sr5e1/clock.h ****     else {
1335:src-gen/sr5e1/clock.h ****         RCC->C1_APB1LSMENR &= ~m;
 254              		.loc 5 1335 28
 255 005e 4FF08843 		mov	r3, #1140850688
 256 0062 D3F8A020 		ldr	r2, [r3, #160]
 257              		.loc 5 1335 31
 258 0066 029B     		ldr	r3, [sp, #8]
 259 0068 DB43     		mvns	r3, r3
 260              		.loc 5 1335 28
 261 006a 4FF08841 		mov	r1, #1140850688
 262 006e 1340     		ands	r3, r3, r2
 263 0070 C1F8A030 		str	r3, [r1, #160]
1336:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1337:src-gen/sr5e1/clock.h ****         RCC->C2_APB1LSMENR &= ~m;
 264              		.loc 5 1337 28
 265 0074 4FF08843 		mov	r3, #1140850688
 266 0078 D3F8C020 		ldr	r2, [r3, #192]
 267              		.loc 5 1337 31
 268 007c 029B     		ldr	r3, [sp, #8]
 269 007e DB43     		mvns	r3, r3
 270              		.loc 5 1337 28
 271 0080 4FF08841 		mov	r1, #1140850688
 272 0084 1340     		ands	r3, r3, r2
 273 0086 C1F8C030 		str	r3, [r1, #192]
 274              	.L17:
1338:src-gen/sr5e1/clock.h **** #endif
1339:src-gen/sr5e1/clock.h ****     }
1340:src-gen/sr5e1/clock.h **** 
1341:src-gen/sr5e1/clock.h ****     return RCC->APB1LENR;
 275              		.loc 5 1341 15
 276 008a 4FF08843 		mov	r3, #1140850688
 277 008e D3F88030 		ldr	r3, [r3, #128]
 278              	.LBE25:
 279              	.LBE24:
1342:src-gen/sr5e1/clock.h **** }
1343:src-gen/sr5e1/clock.h **** 
1344:src-gen/sr5e1/clock.h **** /**
1345:src-gen/sr5e1/clock.h ****  * @brief   Disables APB1 peripherals clock [Low Word]
1346:src-gen/sr5e1/clock.h ****  *
1347:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral clock to be disabled
1348:src-gen/sr5e1/clock.h ****  * @return              value of register APB1LENR after the update
1349:src-gen/sr5e1/clock.h ****  *
1350:src-gen/sr5e1/clock.h ****  * @api
1351:src-gen/sr5e1/clock.h ****  */
1352:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_APB1L(uint32_t m) {
1353:src-gen/sr5e1/clock.h **** 
1354:src-gen/sr5e1/clock.h ****     RCC->APB1LENR &= ~m;
1355:src-gen/sr5e1/clock.h ****     RCC->C1_APB1LSMENR &= ~m;
1356:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1357:src-gen/sr5e1/clock.h ****     RCC->C2_APB1LSMENR &= ~m;
1358:src-gen/sr5e1/clock.h **** #endif
1359:src-gen/sr5e1/clock.h **** 
1360:src-gen/sr5e1/clock.h ****     return RCC->APB1LENR;
1361:src-gen/sr5e1/clock.h **** }
1362:src-gen/sr5e1/clock.h **** 
1363:src-gen/sr5e1/clock.h **** /**
1364:src-gen/sr5e1/clock.h ****  * @brief   Checks if APB1 peripheral clock [Low Word] is enabled
1365:src-gen/sr5e1/clock.h ****  *
1366:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral clock to be checked
1367:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
1368:src-gen/sr5e1/clock.h ****  *
1369:src-gen/sr5e1/clock.h ****  * @api
1370:src-gen/sr5e1/clock.h ****  */
1371:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_APB1L(uint32_t m) {
1372:src-gen/sr5e1/clock.h **** 
1373:src-gen/sr5e1/clock.h ****     return (((RCC->APB1LENR & m) == m) ? true : false);
1374:src-gen/sr5e1/clock.h **** }
1375:src-gen/sr5e1/clock.h **** 
1376:src-gen/sr5e1/clock.h **** /**
1377:src-gen/sr5e1/clock.h ****  * @brief   Resets APB1 peripherals [Low Word]
1378:src-gen/sr5e1/clock.h ****  *
1379:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral to reset
1380:src-gen/sr5e1/clock.h ****  *
1381:src-gen/sr5e1/clock.h ****  * @api
1382:src-gen/sr5e1/clock.h ****  */
1383:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_APB1L(uint32_t m) {
1384:src-gen/sr5e1/clock.h **** 
1385:src-gen/sr5e1/clock.h ****     RCC->APB1LRSTR |= m;
1386:src-gen/sr5e1/clock.h ****     RCC->APB1LRSTR &= ~m;
1387:src-gen/sr5e1/clock.h ****     (void)RCC->APB1LRSTR;
1388:src-gen/sr5e1/clock.h **** }
1389:src-gen/sr5e1/clock.h **** 
1390:src-gen/sr5e1/clock.h **** /**
1391:src-gen/sr5e1/clock.h ****  * @brief   Enables APB2 peripherals clock [Low Word]
1392:src-gen/sr5e1/clock.h ****  *
1393:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1394:src-gen/sr5e1/clock.h ****  *                      sleep mode)
1395:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral clock to be enabled
1396:src-gen/sr5e1/clock.h ****  * @return              value of register APB2LENR after the update
1397:src-gen/sr5e1/clock.h ****  *
1398:src-gen/sr5e1/clock.h ****  * @api
1399:src-gen/sr5e1/clock.h ****  */
1400:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_APB2L(bool smode, uint32_t m) {
1401:src-gen/sr5e1/clock.h **** 
1402:src-gen/sr5e1/clock.h ****     RCC->APB2LENR |= m;
1403:src-gen/sr5e1/clock.h ****     if (smode) {
1404:src-gen/sr5e1/clock.h ****         RCC->C1_APB2LSMENR |= m;
1405:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1406:src-gen/sr5e1/clock.h ****         RCC->C2_APB2LSMENR |= m;
1407:src-gen/sr5e1/clock.h **** #endif
1408:src-gen/sr5e1/clock.h ****     }
1409:src-gen/sr5e1/clock.h ****     else {
1410:src-gen/sr5e1/clock.h ****         RCC->C1_APB2LSMENR &= ~m;
1411:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1412:src-gen/sr5e1/clock.h ****         RCC->C2_APB2LSMENR &= ~m;
1413:src-gen/sr5e1/clock.h **** #endif
1414:src-gen/sr5e1/clock.h ****     }
1415:src-gen/sr5e1/clock.h **** 
1416:src-gen/sr5e1/clock.h ****     return RCC->APB2LENR;
1417:src-gen/sr5e1/clock.h **** }
1418:src-gen/sr5e1/clock.h **** 
1419:src-gen/sr5e1/clock.h **** /**
1420:src-gen/sr5e1/clock.h ****  * @brief   Disables APB2 peripherals clock [Low Word]
1421:src-gen/sr5e1/clock.h ****  *
1422:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral clock to be disabled
1423:src-gen/sr5e1/clock.h ****  * @return              value of register APB2LENR after the update
1424:src-gen/sr5e1/clock.h ****  *
1425:src-gen/sr5e1/clock.h ****  * @api
1426:src-gen/sr5e1/clock.h ****  */
1427:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_APB2L(uint32_t m) {
1428:src-gen/sr5e1/clock.h **** 
1429:src-gen/sr5e1/clock.h ****     RCC->APB2LENR &= ~m;
1430:src-gen/sr5e1/clock.h ****     RCC->C1_APB2LSMENR &= ~m;
1431:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1432:src-gen/sr5e1/clock.h ****     RCC->C2_APB2LSMENR &= ~m;
1433:src-gen/sr5e1/clock.h **** #endif
1434:src-gen/sr5e1/clock.h **** 
1435:src-gen/sr5e1/clock.h ****     return RCC->APB2LENR;
1436:src-gen/sr5e1/clock.h **** }
1437:src-gen/sr5e1/clock.h **** 
1438:src-gen/sr5e1/clock.h **** /**
1439:src-gen/sr5e1/clock.h ****  * @brief   Checks if APB2 peripheral clock [Low Word] is enabled
1440:src-gen/sr5e1/clock.h ****  *
1441:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral clock to be checked
1442:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
1443:src-gen/sr5e1/clock.h ****  *
1444:src-gen/sr5e1/clock.h ****  * @api
1445:src-gen/sr5e1/clock.h ****  */
1446:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_APB2L(uint32_t m) {
1447:src-gen/sr5e1/clock.h **** 
1448:src-gen/sr5e1/clock.h ****     return (((RCC->APB2LENR & m) == m) ? true : false);
1449:src-gen/sr5e1/clock.h **** }
1450:src-gen/sr5e1/clock.h **** 
1451:src-gen/sr5e1/clock.h **** /**
1452:src-gen/sr5e1/clock.h ****  * @brief   Resets APB2 peripherals [Low Word]
1453:src-gen/sr5e1/clock.h ****  *
1454:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral to reset
1455:src-gen/sr5e1/clock.h ****  *
1456:src-gen/sr5e1/clock.h ****  * @api
1457:src-gen/sr5e1/clock.h ****  */
1458:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_APB2L(uint32_t m) {
1459:src-gen/sr5e1/clock.h **** 
1460:src-gen/sr5e1/clock.h ****     RCC->APB2LRSTR |= m;
1461:src-gen/sr5e1/clock.h ****     RCC->APB2LRSTR &= ~m;
1462:src-gen/sr5e1/clock.h ****     (void)RCC->APB2LRSTR;
1463:src-gen/sr5e1/clock.h **** }
1464:src-gen/sr5e1/clock.h **** 
1465:src-gen/sr5e1/clock.h **** /**
1466:src-gen/sr5e1/clock.h ****  * @brief   Enables APB2 peripherals clock [High Word]
1467:src-gen/sr5e1/clock.h ****  *
1468:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1469:src-gen/sr5e1/clock.h ****  *                      sleep mode)
1470:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral clock to be enabled
1471:src-gen/sr5e1/clock.h ****  * @return              value of register APB2HENR after the update
1472:src-gen/sr5e1/clock.h ****  *
1473:src-gen/sr5e1/clock.h ****  * @api
1474:src-gen/sr5e1/clock.h ****  */
1475:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_APB2H(bool smode, uint32_t m) {
1476:src-gen/sr5e1/clock.h **** 
1477:src-gen/sr5e1/clock.h ****     RCC->APB2HENR |= m;
1478:src-gen/sr5e1/clock.h ****     if (smode) {
1479:src-gen/sr5e1/clock.h ****         RCC->C1_APB2HSMENR |= m;
1480:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1481:src-gen/sr5e1/clock.h ****         RCC->C2_APB2HSMENR |= m;
1482:src-gen/sr5e1/clock.h **** #endif
1483:src-gen/sr5e1/clock.h ****     }
1484:src-gen/sr5e1/clock.h ****     else {
1485:src-gen/sr5e1/clock.h ****         RCC->C1_APB2HSMENR &= ~m;
1486:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1487:src-gen/sr5e1/clock.h ****         RCC->C2_APB2HSMENR &= ~m;
1488:src-gen/sr5e1/clock.h **** #endif
1489:src-gen/sr5e1/clock.h ****     }
1490:src-gen/sr5e1/clock.h **** 
1491:src-gen/sr5e1/clock.h ****     return RCC->APB2HENR;
1492:src-gen/sr5e1/clock.h **** }
1493:src-gen/sr5e1/clock.h **** 
1494:src-gen/sr5e1/clock.h **** /**
1495:src-gen/sr5e1/clock.h ****  * @brief   Disables APB2 peripherals clock [High Word]
1496:src-gen/sr5e1/clock.h ****  *
1497:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral clock to be disabled
1498:src-gen/sr5e1/clock.h ****  * @return              value of register APB2HENR after the update
1499:src-gen/sr5e1/clock.h ****  *
1500:src-gen/sr5e1/clock.h ****  * @api
1501:src-gen/sr5e1/clock.h ****  */
1502:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_APB2H(uint32_t m) {
1503:src-gen/sr5e1/clock.h **** 
1504:src-gen/sr5e1/clock.h ****     RCC->APB2HENR &= ~m;
1505:src-gen/sr5e1/clock.h ****     RCC->C1_APB2HSMENR &= ~m;
1506:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1507:src-gen/sr5e1/clock.h ****     RCC->C2_APB2HSMENR &= ~m;
1508:src-gen/sr5e1/clock.h **** #endif
1509:src-gen/sr5e1/clock.h **** 
1510:src-gen/sr5e1/clock.h ****     return RCC->APB2HENR;
1511:src-gen/sr5e1/clock.h **** }
1512:src-gen/sr5e1/clock.h **** 
1513:src-gen/sr5e1/clock.h **** /**
1514:src-gen/sr5e1/clock.h ****  * @brief   Checks if APB2 peripheral clock [High Word] is enabled
1515:src-gen/sr5e1/clock.h ****  *
1516:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral clock to be checked
1517:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
1518:src-gen/sr5e1/clock.h ****  *
1519:src-gen/sr5e1/clock.h ****  * @api
1520:src-gen/sr5e1/clock.h ****  */
1521:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_APB2H(uint32_t m) {
1522:src-gen/sr5e1/clock.h **** 
1523:src-gen/sr5e1/clock.h ****     return (((RCC->APB2HENR & m) == m) ? true : false);
1524:src-gen/sr5e1/clock.h **** }
1525:src-gen/sr5e1/clock.h **** 
1526:src-gen/sr5e1/clock.h **** /**
1527:src-gen/sr5e1/clock.h ****  * @brief   Resets APB2 peripherals [High Word]
1528:src-gen/sr5e1/clock.h ****  *
1529:src-gen/sr5e1/clock.h ****  * @param[in] m         peripheral to reset
1530:src-gen/sr5e1/clock.h ****  *
1531:src-gen/sr5e1/clock.h ****  * @api
1532:src-gen/sr5e1/clock.h ****  */
1533:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_APB2H(uint32_t m) {
1534:src-gen/sr5e1/clock.h **** 
1535:src-gen/sr5e1/clock.h ****     RCC->APB2HRSTR |= m;
1536:src-gen/sr5e1/clock.h ****     RCC->APB2HRSTR &= ~m;
1537:src-gen/sr5e1/clock.h ****     (void)RCC->APB2HRSTR;
1538:src-gen/sr5e1/clock.h **** }
1539:src-gen/sr5e1/clock.h **** 
1540:src-gen/sr5e1/clock.h **** /**
1541:src-gen/sr5e1/clock.h ****  * @brief   Enables CMU clock
1542:src-gen/sr5e1/clock.h ****  *
1543:src-gen/sr5e1/clock.h ****  * @param[in] m         CMU clock to be enabled
1544:src-gen/sr5e1/clock.h ****  * @return              value of register CMUR after the update
1545:src-gen/sr5e1/clock.h ****  *
1546:src-gen/sr5e1/clock.h ****  * @api
1547:src-gen/sr5e1/clock.h ****  */
1548:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_CMU(uint32_t m) {
1549:src-gen/sr5e1/clock.h **** 
1550:src-gen/sr5e1/clock.h ****     RCC->CMUR |= m;
1551:src-gen/sr5e1/clock.h **** 
1552:src-gen/sr5e1/clock.h ****     return RCC->CMUR;
1553:src-gen/sr5e1/clock.h **** }
1554:src-gen/sr5e1/clock.h **** 
1555:src-gen/sr5e1/clock.h **** /**
1556:src-gen/sr5e1/clock.h ****  * @brief   Disables CMU clock
1557:src-gen/sr5e1/clock.h ****  *
1558:src-gen/sr5e1/clock.h ****  * @param[in] m         CMU clock to be disabled
1559:src-gen/sr5e1/clock.h ****  * @return              value of register CMUR after the update
1560:src-gen/sr5e1/clock.h ****  *
1561:src-gen/sr5e1/clock.h ****  * @api
1562:src-gen/sr5e1/clock.h ****  */
1563:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_CMU(uint32_t m) {
1564:src-gen/sr5e1/clock.h **** 
1565:src-gen/sr5e1/clock.h ****     RCC->CMUR &= ~m;
1566:src-gen/sr5e1/clock.h **** 
1567:src-gen/sr5e1/clock.h ****     return RCC->CMUR;
1568:src-gen/sr5e1/clock.h **** }
1569:src-gen/sr5e1/clock.h **** 
1570:src-gen/sr5e1/clock.h **** /**
1571:src-gen/sr5e1/clock.h ****  * @brief   Checks if CMU clock is enabled
1572:src-gen/sr5e1/clock.h ****  *
1573:src-gen/sr5e1/clock.h ****  * @param[in] m         CMU clock to be checked
1574:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
1575:src-gen/sr5e1/clock.h ****  *
1576:src-gen/sr5e1/clock.h ****  * @api
1577:src-gen/sr5e1/clock.h ****  */
1578:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_CMU(uint32_t m) {
1579:src-gen/sr5e1/clock.h **** 
1580:src-gen/sr5e1/clock.h ****     return (((RCC->CMUR & m) == m) ? true : false);
1581:src-gen/sr5e1/clock.h **** }
1582:src-gen/sr5e1/clock.h **** 
1583:src-gen/sr5e1/clock.h **** /**
1584:src-gen/sr5e1/clock.h ****  * @brief   Resets CMU
1585:src-gen/sr5e1/clock.h ****  *
1586:src-gen/sr5e1/clock.h ****  * @param[in] m         CMU to reset
1587:src-gen/sr5e1/clock.h ****  *
1588:src-gen/sr5e1/clock.h ****  * @api
1589:src-gen/sr5e1/clock.h ****  */
1590:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_CMU(uint32_t m) {
1591:src-gen/sr5e1/clock.h **** 
1592:src-gen/sr5e1/clock.h ****     RCC->CMUR |= m;
1593:src-gen/sr5e1/clock.h ****     (void)RCC->CMUR;
1594:src-gen/sr5e1/clock.h **** }
1595:src-gen/sr5e1/clock.h **** 
1596:src-gen/sr5e1/clock.h **** /**
1597:src-gen/sr5e1/clock.h ****  * @brief   Enables DMA1 clock
1598:src-gen/sr5e1/clock.h ****  *
1599:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1600:src-gen/sr5e1/clock.h ****  *                      sleep mode)
1601:src-gen/sr5e1/clock.h ****  *
1602:src-gen/sr5e1/clock.h ****  * @api
1603:src-gen/sr5e1/clock.h ****  */
1604:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_DMA1(bool smode) {
1605:src-gen/sr5e1/clock.h **** 
1606:src-gen/sr5e1/clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_DMA1);
1607:src-gen/sr5e1/clock.h **** }
1608:src-gen/sr5e1/clock.h **** 
1609:src-gen/sr5e1/clock.h **** /**
1610:src-gen/sr5e1/clock.h ****  * @brief   Disables DMA1 clock
1611:src-gen/sr5e1/clock.h ****  *
1612:src-gen/sr5e1/clock.h ****  * @api
1613:src-gen/sr5e1/clock.h ****  */
1614:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_DMA1(void) {
1615:src-gen/sr5e1/clock.h **** 
1616:src-gen/sr5e1/clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_DMA1);
1617:src-gen/sr5e1/clock.h **** }
1618:src-gen/sr5e1/clock.h **** 
1619:src-gen/sr5e1/clock.h **** /**
1620:src-gen/sr5e1/clock.h ****  * @brief   Checks if DMA1 clock is enabled
1621:src-gen/sr5e1/clock.h ****  *
1622:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
1623:src-gen/sr5e1/clock.h ****  *
1624:src-gen/sr5e1/clock.h ****  * @api
1625:src-gen/sr5e1/clock.h ****  */
1626:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_DMA1(void) {
1627:src-gen/sr5e1/clock.h **** 
1628:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_DMA1);
1629:src-gen/sr5e1/clock.h **** }
1630:src-gen/sr5e1/clock.h **** 
1631:src-gen/sr5e1/clock.h **** /**
1632:src-gen/sr5e1/clock.h ****  * @brief   Resets DMA1
1633:src-gen/sr5e1/clock.h ****  *
1634:src-gen/sr5e1/clock.h ****  * @api
1635:src-gen/sr5e1/clock.h ****  */
1636:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_DMA1(void) {
1637:src-gen/sr5e1/clock.h **** 
1638:src-gen/sr5e1/clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_DMA1);
1639:src-gen/sr5e1/clock.h **** }
1640:src-gen/sr5e1/clock.h **** 
1641:src-gen/sr5e1/clock.h **** /**
1642:src-gen/sr5e1/clock.h ****  * @brief   Enables DMA2 clock
1643:src-gen/sr5e1/clock.h ****  *
1644:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1645:src-gen/sr5e1/clock.h ****  *                      sleep mode)
1646:src-gen/sr5e1/clock.h ****  *
1647:src-gen/sr5e1/clock.h ****  * @api
1648:src-gen/sr5e1/clock.h ****  */
1649:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_DMA2(bool smode) {
1650:src-gen/sr5e1/clock.h **** 
1651:src-gen/sr5e1/clock.h ****     clock_enable_AHB1L(smode, RCC_AHB1LENR_DMA2);
1652:src-gen/sr5e1/clock.h **** }
1653:src-gen/sr5e1/clock.h **** 
1654:src-gen/sr5e1/clock.h **** /**
1655:src-gen/sr5e1/clock.h ****  * @brief   Disables DMA2 clock
1656:src-gen/sr5e1/clock.h ****  *
1657:src-gen/sr5e1/clock.h ****  * @api
1658:src-gen/sr5e1/clock.h ****  */
1659:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_DMA2(void) {
1660:src-gen/sr5e1/clock.h **** 
1661:src-gen/sr5e1/clock.h ****     clock_disable_AHB1L(RCC_AHB1LENR_DMA2);
1662:src-gen/sr5e1/clock.h **** }
1663:src-gen/sr5e1/clock.h **** 
1664:src-gen/sr5e1/clock.h **** /**
1665:src-gen/sr5e1/clock.h ****  * @brief   Checks if DMA2 clock is enabled
1666:src-gen/sr5e1/clock.h ****  *
1667:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
1668:src-gen/sr5e1/clock.h ****  *
1669:src-gen/sr5e1/clock.h ****  * @api
1670:src-gen/sr5e1/clock.h ****  */
1671:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_DMA2(void) {
1672:src-gen/sr5e1/clock.h **** 
1673:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB1L(RCC_AHB1LENR_DMA2);
1674:src-gen/sr5e1/clock.h **** }
1675:src-gen/sr5e1/clock.h **** 
1676:src-gen/sr5e1/clock.h **** /**
1677:src-gen/sr5e1/clock.h ****  * @brief   Resets DMA2
1678:src-gen/sr5e1/clock.h ****  *
1679:src-gen/sr5e1/clock.h ****  * @api
1680:src-gen/sr5e1/clock.h ****  */
1681:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_DMA2(void) {
1682:src-gen/sr5e1/clock.h **** 
1683:src-gen/sr5e1/clock.h ****     clock_reset_AHB1L(RCC_AHB1LRSTR_DMA2);
1684:src-gen/sr5e1/clock.h **** }
1685:src-gen/sr5e1/clock.h **** 
1686:src-gen/sr5e1/clock.h **** /**
1687:src-gen/sr5e1/clock.h ****  * @brief   Enables DMAMUX1 clock
1688:src-gen/sr5e1/clock.h ****  *
1689:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1690:src-gen/sr5e1/clock.h ****  *                      sleep mode)
1691:src-gen/sr5e1/clock.h ****  *
1692:src-gen/sr5e1/clock.h ****  * @api
1693:src-gen/sr5e1/clock.h ****  */
1694:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_DMAMUX1(bool smode) {
1695:src-gen/sr5e1/clock.h **** 
1696:src-gen/sr5e1/clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_DMAMUX1);
1697:src-gen/sr5e1/clock.h **** }
1698:src-gen/sr5e1/clock.h **** 
1699:src-gen/sr5e1/clock.h **** /**
1700:src-gen/sr5e1/clock.h ****  * @brief   Disables DMAMUX1 clock
1701:src-gen/sr5e1/clock.h ****  *
1702:src-gen/sr5e1/clock.h ****  * @api
1703:src-gen/sr5e1/clock.h ****  */
1704:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_DMAMUX1(void) {
1705:src-gen/sr5e1/clock.h **** 
1706:src-gen/sr5e1/clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_DMAMUX1);
1707:src-gen/sr5e1/clock.h **** }
1708:src-gen/sr5e1/clock.h **** 
1709:src-gen/sr5e1/clock.h **** /**
1710:src-gen/sr5e1/clock.h ****  * @brief   Checks if DMAMUX1 clock is enabled
1711:src-gen/sr5e1/clock.h ****  *
1712:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
1713:src-gen/sr5e1/clock.h ****  *
1714:src-gen/sr5e1/clock.h ****  * @api
1715:src-gen/sr5e1/clock.h ****  */
1716:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_DMAMUX1(void) {
1717:src-gen/sr5e1/clock.h **** 
1718:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_DMAMUX1);
1719:src-gen/sr5e1/clock.h **** }
1720:src-gen/sr5e1/clock.h **** 
1721:src-gen/sr5e1/clock.h **** /**
1722:src-gen/sr5e1/clock.h ****  * @brief   Resets DMAMUX1
1723:src-gen/sr5e1/clock.h ****  *
1724:src-gen/sr5e1/clock.h ****  * @api
1725:src-gen/sr5e1/clock.h ****  */
1726:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_DMAMUX1(void) {
1727:src-gen/sr5e1/clock.h **** 
1728:src-gen/sr5e1/clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_DMAMUX1);
1729:src-gen/sr5e1/clock.h **** }
1730:src-gen/sr5e1/clock.h **** 
1731:src-gen/sr5e1/clock.h **** /**
1732:src-gen/sr5e1/clock.h ****  * @brief   Enables CORDIC clock
1733:src-gen/sr5e1/clock.h ****  *
1734:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1735:src-gen/sr5e1/clock.h ****  *                      sleep mode)
1736:src-gen/sr5e1/clock.h ****  *
1737:src-gen/sr5e1/clock.h ****  * @api
1738:src-gen/sr5e1/clock.h ****  */
1739:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_CORDIC(bool smode) {
1740:src-gen/sr5e1/clock.h **** 
1741:src-gen/sr5e1/clock.h ****     clock_enable_AHB1L(smode, RCC_AHB1LENR_CORDIC);
1742:src-gen/sr5e1/clock.h **** }
1743:src-gen/sr5e1/clock.h **** 
1744:src-gen/sr5e1/clock.h **** /**
1745:src-gen/sr5e1/clock.h ****  * @brief   Disables CORDIC clock
1746:src-gen/sr5e1/clock.h ****  *
1747:src-gen/sr5e1/clock.h ****  * @api
1748:src-gen/sr5e1/clock.h ****  */
1749:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_CORDIC(void) {
1750:src-gen/sr5e1/clock.h **** 
1751:src-gen/sr5e1/clock.h ****     clock_disable_AHB1L(RCC_AHB1LENR_CORDIC);
1752:src-gen/sr5e1/clock.h **** }
1753:src-gen/sr5e1/clock.h **** 
1754:src-gen/sr5e1/clock.h **** /**
1755:src-gen/sr5e1/clock.h ****  * @brief   Checks if CORDIC clock is enabled
1756:src-gen/sr5e1/clock.h ****  *
1757:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
1758:src-gen/sr5e1/clock.h ****  *
1759:src-gen/sr5e1/clock.h ****  * @api
1760:src-gen/sr5e1/clock.h ****  */
1761:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_CORDIC(void) {
1762:src-gen/sr5e1/clock.h **** 
1763:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB1L(RCC_AHB1LENR_CORDIC);
1764:src-gen/sr5e1/clock.h **** }
1765:src-gen/sr5e1/clock.h **** 
1766:src-gen/sr5e1/clock.h **** /**
1767:src-gen/sr5e1/clock.h ****  * @brief   Resets CORDIC
1768:src-gen/sr5e1/clock.h ****  *
1769:src-gen/sr5e1/clock.h ****  * @api
1770:src-gen/sr5e1/clock.h ****  */
1771:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_CORDIC(void) {
1772:src-gen/sr5e1/clock.h **** 
1773:src-gen/sr5e1/clock.h ****     clock_reset_AHB1L(RCC_AHB1LRSTR_CORDIC);
1774:src-gen/sr5e1/clock.h **** }
1775:src-gen/sr5e1/clock.h **** 
1776:src-gen/sr5e1/clock.h **** /**
1777:src-gen/sr5e1/clock.h ****  * @brief   Enables CRC clock
1778:src-gen/sr5e1/clock.h ****  *
1779:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1780:src-gen/sr5e1/clock.h ****  *                      sleep mode)
1781:src-gen/sr5e1/clock.h ****  *
1782:src-gen/sr5e1/clock.h ****  * @api
1783:src-gen/sr5e1/clock.h ****  */
1784:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_CRC(bool smode) {
1785:src-gen/sr5e1/clock.h **** 
1786:src-gen/sr5e1/clock.h ****     clock_enable_AHB1L(smode, RCC_AHB1LENR_CRC);
1787:src-gen/sr5e1/clock.h **** }
1788:src-gen/sr5e1/clock.h **** 
1789:src-gen/sr5e1/clock.h **** /**
1790:src-gen/sr5e1/clock.h ****  * @brief   Disables CRC clock
1791:src-gen/sr5e1/clock.h ****  *
1792:src-gen/sr5e1/clock.h ****  * @api
1793:src-gen/sr5e1/clock.h ****  */
1794:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_CRC(void) {
1795:src-gen/sr5e1/clock.h **** 
1796:src-gen/sr5e1/clock.h ****     clock_disable_AHB1L(RCC_AHB1LENR_CRC);
1797:src-gen/sr5e1/clock.h **** }
1798:src-gen/sr5e1/clock.h **** 
1799:src-gen/sr5e1/clock.h **** /**
1800:src-gen/sr5e1/clock.h ****  * @brief   Checks if CRC clock is enabled
1801:src-gen/sr5e1/clock.h ****  *
1802:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
1803:src-gen/sr5e1/clock.h ****  *
1804:src-gen/sr5e1/clock.h ****  * @api
1805:src-gen/sr5e1/clock.h ****  */
1806:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_CRC(void) {
1807:src-gen/sr5e1/clock.h **** 
1808:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB1L(RCC_AHB1LENR_CRC);
1809:src-gen/sr5e1/clock.h **** }
1810:src-gen/sr5e1/clock.h **** 
1811:src-gen/sr5e1/clock.h **** /**
1812:src-gen/sr5e1/clock.h ****  * @brief   Resets CRC
1813:src-gen/sr5e1/clock.h ****  *
1814:src-gen/sr5e1/clock.h ****  * @api
1815:src-gen/sr5e1/clock.h ****  */
1816:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_CRC(void) {
1817:src-gen/sr5e1/clock.h **** 
1818:src-gen/sr5e1/clock.h ****     clock_reset_AHB1L(RCC_AHB1LRSTR_CRC);
1819:src-gen/sr5e1/clock.h **** }
1820:src-gen/sr5e1/clock.h **** 
1821:src-gen/sr5e1/clock.h **** /**
1822:src-gen/sr5e1/clock.h ****  * @brief   Enables HSEM clock
1823:src-gen/sr5e1/clock.h ****  *
1824:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1825:src-gen/sr5e1/clock.h ****  *                      sleep mode)
1826:src-gen/sr5e1/clock.h ****  *
1827:src-gen/sr5e1/clock.h ****  * @api
1828:src-gen/sr5e1/clock.h ****  */
1829:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_HSEM(bool smode) {
1830:src-gen/sr5e1/clock.h **** 
1831:src-gen/sr5e1/clock.h ****     clock_enable_AHB1L(smode, RCC_AHB1LENR_HSEM);
1832:src-gen/sr5e1/clock.h **** }
1833:src-gen/sr5e1/clock.h **** 
1834:src-gen/sr5e1/clock.h **** /**
1835:src-gen/sr5e1/clock.h ****  * @brief   Disables HSEM clock
1836:src-gen/sr5e1/clock.h ****  *
1837:src-gen/sr5e1/clock.h ****  * @api
1838:src-gen/sr5e1/clock.h ****  */
1839:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_HSEM(void) {
1840:src-gen/sr5e1/clock.h **** 
1841:src-gen/sr5e1/clock.h ****     clock_disable_AHB1L(RCC_AHB1LENR_HSEM);
1842:src-gen/sr5e1/clock.h **** }
1843:src-gen/sr5e1/clock.h **** 
1844:src-gen/sr5e1/clock.h **** /**
1845:src-gen/sr5e1/clock.h ****  * @brief   Checks if HSEM clock is enabled
1846:src-gen/sr5e1/clock.h ****  *
1847:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
1848:src-gen/sr5e1/clock.h ****  *
1849:src-gen/sr5e1/clock.h ****  * @api
1850:src-gen/sr5e1/clock.h ****  */
1851:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_HSEM(void) {
1852:src-gen/sr5e1/clock.h **** 
1853:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB1L(RCC_AHB1LENR_HSEM);
1854:src-gen/sr5e1/clock.h **** }
1855:src-gen/sr5e1/clock.h **** 
1856:src-gen/sr5e1/clock.h **** /**
1857:src-gen/sr5e1/clock.h ****  * @brief   Resets HSEM
1858:src-gen/sr5e1/clock.h ****  *
1859:src-gen/sr5e1/clock.h ****  * @api
1860:src-gen/sr5e1/clock.h ****  */
1861:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_HSEM(void) {
1862:src-gen/sr5e1/clock.h **** 
1863:src-gen/sr5e1/clock.h ****     clock_reset_AHB1L(RCC_AHB1LRSTR_HSEM);
1864:src-gen/sr5e1/clock.h **** }
1865:src-gen/sr5e1/clock.h **** 
1866:src-gen/sr5e1/clock.h **** /**
1867:src-gen/sr5e1/clock.h ****  * @brief   Enables ADC12 clock
1868:src-gen/sr5e1/clock.h ****  *
1869:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1870:src-gen/sr5e1/clock.h ****  *                      sleep mode)
1871:src-gen/sr5e1/clock.h ****  *
1872:src-gen/sr5e1/clock.h ****  * @api
1873:src-gen/sr5e1/clock.h ****  */
1874:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_ADC12(bool smode) {
1875:src-gen/sr5e1/clock.h **** 
1876:src-gen/sr5e1/clock.h ****     clock_enable_AHB2H(smode, RCC_AHB2HENR_ADC1_ADC2);
1877:src-gen/sr5e1/clock.h **** }
1878:src-gen/sr5e1/clock.h **** 
1879:src-gen/sr5e1/clock.h **** /**
1880:src-gen/sr5e1/clock.h ****  * @brief   Disables ADC12 clock
1881:src-gen/sr5e1/clock.h ****  *
1882:src-gen/sr5e1/clock.h ****  * @api
1883:src-gen/sr5e1/clock.h ****  */
1884:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_ADC12(void) {
1885:src-gen/sr5e1/clock.h **** 
1886:src-gen/sr5e1/clock.h ****     clock_disable_AHB2H(RCC_AHB2HENR_ADC1_ADC2);
1887:src-gen/sr5e1/clock.h **** }
1888:src-gen/sr5e1/clock.h **** 
1889:src-gen/sr5e1/clock.h **** /**
1890:src-gen/sr5e1/clock.h ****  * @brief   Checks if ADC12 clock is enabled
1891:src-gen/sr5e1/clock.h ****  *
1892:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
1893:src-gen/sr5e1/clock.h ****  *
1894:src-gen/sr5e1/clock.h ****  * @api
1895:src-gen/sr5e1/clock.h ****  */
1896:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_ADC12(void) {
1897:src-gen/sr5e1/clock.h **** 
1898:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB2H(RCC_AHB2HENR_ADC1_ADC2);
1899:src-gen/sr5e1/clock.h **** }
1900:src-gen/sr5e1/clock.h **** 
1901:src-gen/sr5e1/clock.h **** /**
1902:src-gen/sr5e1/clock.h ****  * @brief   Resets ADC12
1903:src-gen/sr5e1/clock.h ****  *
1904:src-gen/sr5e1/clock.h ****  * @api
1905:src-gen/sr5e1/clock.h ****  */
1906:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_ADC12(void) {
1907:src-gen/sr5e1/clock.h **** 
1908:src-gen/sr5e1/clock.h ****     clock_reset_AHB2H(RCC_AHB2HRSTR_ADC1_ADC2);
1909:src-gen/sr5e1/clock.h **** }
1910:src-gen/sr5e1/clock.h **** 
1911:src-gen/sr5e1/clock.h **** /**
1912:src-gen/sr5e1/clock.h ****  * @brief   Enables ADC345 clock
1913:src-gen/sr5e1/clock.h ****  *
1914:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1915:src-gen/sr5e1/clock.h ****  *                      sleep mode)
1916:src-gen/sr5e1/clock.h ****  *
1917:src-gen/sr5e1/clock.h ****  * @api
1918:src-gen/sr5e1/clock.h ****  */
1919:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_ADC345(bool smode) {
1920:src-gen/sr5e1/clock.h **** 
1921:src-gen/sr5e1/clock.h ****     clock_enable_AHB1H(smode, RCC_AHB1HENR_ADC3_ADC4_ADC5);
1922:src-gen/sr5e1/clock.h **** }
1923:src-gen/sr5e1/clock.h **** 
1924:src-gen/sr5e1/clock.h **** /**
1925:src-gen/sr5e1/clock.h ****  * @brief   Disables ADC345 clock
1926:src-gen/sr5e1/clock.h ****  *
1927:src-gen/sr5e1/clock.h ****  * @api
1928:src-gen/sr5e1/clock.h ****  */
1929:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_ADC345(void) {
1930:src-gen/sr5e1/clock.h **** 
1931:src-gen/sr5e1/clock.h ****     clock_disable_AHB1H(RCC_AHB1HENR_ADC3_ADC4_ADC5);
1932:src-gen/sr5e1/clock.h **** }
1933:src-gen/sr5e1/clock.h **** 
1934:src-gen/sr5e1/clock.h **** /**
1935:src-gen/sr5e1/clock.h ****  * @brief   Checks if ADC345 clock is enabled
1936:src-gen/sr5e1/clock.h ****  *
1937:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
1938:src-gen/sr5e1/clock.h ****  *
1939:src-gen/sr5e1/clock.h ****  * @api
1940:src-gen/sr5e1/clock.h ****  */
1941:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_ADC345(void) {
1942:src-gen/sr5e1/clock.h **** 
1943:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB1H(RCC_AHB1HENR_ADC3_ADC4_ADC5);
1944:src-gen/sr5e1/clock.h **** }
1945:src-gen/sr5e1/clock.h **** 
1946:src-gen/sr5e1/clock.h **** /**
1947:src-gen/sr5e1/clock.h ****  * @brief   Resets ADC345
1948:src-gen/sr5e1/clock.h ****  *
1949:src-gen/sr5e1/clock.h ****  * @api
1950:src-gen/sr5e1/clock.h ****  */
1951:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_ADC345(void) {
1952:src-gen/sr5e1/clock.h **** 
1953:src-gen/sr5e1/clock.h ****     clock_reset_AHB1H(RCC_AHB1HRSTR_ADC3_ADC4_ADC5);
1954:src-gen/sr5e1/clock.h **** }
1955:src-gen/sr5e1/clock.h **** 
1956:src-gen/sr5e1/clock.h **** /**
1957:src-gen/sr5e1/clock.h ****  * @brief   Enables GPIOA clock
1958:src-gen/sr5e1/clock.h ****  *
1959:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1960:src-gen/sr5e1/clock.h ****  *                      sleep mode)
1961:src-gen/sr5e1/clock.h ****  *
1962:src-gen/sr5e1/clock.h ****  * @api
1963:src-gen/sr5e1/clock.h ****  */
1964:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOA(bool smode) {
1965:src-gen/sr5e1/clock.h **** 
1966:src-gen/sr5e1/clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOA);
1967:src-gen/sr5e1/clock.h **** }
1968:src-gen/sr5e1/clock.h **** 
1969:src-gen/sr5e1/clock.h **** /**
1970:src-gen/sr5e1/clock.h ****  * @brief   Disables GPIOA clock
1971:src-gen/sr5e1/clock.h ****  *
1972:src-gen/sr5e1/clock.h ****  * @api
1973:src-gen/sr5e1/clock.h ****  */
1974:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOA(void) {
1975:src-gen/sr5e1/clock.h **** 
1976:src-gen/sr5e1/clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOA);
1977:src-gen/sr5e1/clock.h **** }
1978:src-gen/sr5e1/clock.h **** 
1979:src-gen/sr5e1/clock.h **** /**
1980:src-gen/sr5e1/clock.h ****  * @brief   Checks if GPIOA clock is enabled
1981:src-gen/sr5e1/clock.h ****  *
1982:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
1983:src-gen/sr5e1/clock.h ****  *
1984:src-gen/sr5e1/clock.h ****  * @api
1985:src-gen/sr5e1/clock.h ****  */
1986:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOA(void) {
1987:src-gen/sr5e1/clock.h **** 
1988:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOA);
1989:src-gen/sr5e1/clock.h **** }
1990:src-gen/sr5e1/clock.h **** 
1991:src-gen/sr5e1/clock.h **** /**
1992:src-gen/sr5e1/clock.h ****  * @brief   Resets GPIOA
1993:src-gen/sr5e1/clock.h ****  *
1994:src-gen/sr5e1/clock.h ****  * @api
1995:src-gen/sr5e1/clock.h ****  */
1996:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOA(void) {
1997:src-gen/sr5e1/clock.h **** 
1998:src-gen/sr5e1/clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOA);
1999:src-gen/sr5e1/clock.h **** }
2000:src-gen/sr5e1/clock.h **** 
2001:src-gen/sr5e1/clock.h **** /**
2002:src-gen/sr5e1/clock.h ****  * @brief   Enables GPIOB clock
2003:src-gen/sr5e1/clock.h ****  *
2004:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2005:src-gen/sr5e1/clock.h ****  *                      sleep mode)
2006:src-gen/sr5e1/clock.h ****  *
2007:src-gen/sr5e1/clock.h ****  * @api
2008:src-gen/sr5e1/clock.h ****  */
2009:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOB(bool smode) {
2010:src-gen/sr5e1/clock.h **** 
2011:src-gen/sr5e1/clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOB);
2012:src-gen/sr5e1/clock.h **** }
2013:src-gen/sr5e1/clock.h **** 
2014:src-gen/sr5e1/clock.h **** /**
2015:src-gen/sr5e1/clock.h ****  * @brief   Disables GPIOB clock
2016:src-gen/sr5e1/clock.h ****  *
2017:src-gen/sr5e1/clock.h ****  * @api
2018:src-gen/sr5e1/clock.h ****  */
2019:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOB(void) {
2020:src-gen/sr5e1/clock.h **** 
2021:src-gen/sr5e1/clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOB);
2022:src-gen/sr5e1/clock.h **** }
2023:src-gen/sr5e1/clock.h **** 
2024:src-gen/sr5e1/clock.h **** /**
2025:src-gen/sr5e1/clock.h ****  * @brief   Checks if GPIOB clock is enabled
2026:src-gen/sr5e1/clock.h ****  *
2027:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
2028:src-gen/sr5e1/clock.h ****  *
2029:src-gen/sr5e1/clock.h ****  * @api
2030:src-gen/sr5e1/clock.h ****  */
2031:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOB(void) {
2032:src-gen/sr5e1/clock.h **** 
2033:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOB);
2034:src-gen/sr5e1/clock.h **** }
2035:src-gen/sr5e1/clock.h **** 
2036:src-gen/sr5e1/clock.h **** /**
2037:src-gen/sr5e1/clock.h ****  * @brief   Resets GPIOB
2038:src-gen/sr5e1/clock.h ****  *
2039:src-gen/sr5e1/clock.h ****  * @api
2040:src-gen/sr5e1/clock.h ****  */
2041:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOB(void) {
2042:src-gen/sr5e1/clock.h **** 
2043:src-gen/sr5e1/clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOB);
2044:src-gen/sr5e1/clock.h **** }
2045:src-gen/sr5e1/clock.h **** 
2046:src-gen/sr5e1/clock.h **** /**
2047:src-gen/sr5e1/clock.h ****  * @brief   Enables GPIOC clock
2048:src-gen/sr5e1/clock.h ****  *
2049:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2050:src-gen/sr5e1/clock.h ****  *                      sleep mode)
2051:src-gen/sr5e1/clock.h ****  *
2052:src-gen/sr5e1/clock.h ****  * @api
2053:src-gen/sr5e1/clock.h ****  */
2054:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOC(bool smode) {
2055:src-gen/sr5e1/clock.h **** 
2056:src-gen/sr5e1/clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOC);
2057:src-gen/sr5e1/clock.h **** }
2058:src-gen/sr5e1/clock.h **** 
2059:src-gen/sr5e1/clock.h **** /**
2060:src-gen/sr5e1/clock.h ****  * @brief   Disables GPIOC clock
2061:src-gen/sr5e1/clock.h ****  *
2062:src-gen/sr5e1/clock.h ****  * @api
2063:src-gen/sr5e1/clock.h ****  */
2064:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOC(void) {
2065:src-gen/sr5e1/clock.h **** 
2066:src-gen/sr5e1/clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOC);
2067:src-gen/sr5e1/clock.h **** }
2068:src-gen/sr5e1/clock.h **** 
2069:src-gen/sr5e1/clock.h **** /**
2070:src-gen/sr5e1/clock.h ****  * @brief   Checks if GPIOC clock is enabled
2071:src-gen/sr5e1/clock.h ****  *
2072:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
2073:src-gen/sr5e1/clock.h ****  *
2074:src-gen/sr5e1/clock.h ****  * @api
2075:src-gen/sr5e1/clock.h ****  */
2076:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOC(void) {
2077:src-gen/sr5e1/clock.h **** 
2078:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOC);
2079:src-gen/sr5e1/clock.h **** }
2080:src-gen/sr5e1/clock.h **** 
2081:src-gen/sr5e1/clock.h **** /**
2082:src-gen/sr5e1/clock.h ****  * @brief   Resets GPIOC
2083:src-gen/sr5e1/clock.h ****  *
2084:src-gen/sr5e1/clock.h ****  * @api
2085:src-gen/sr5e1/clock.h ****  */
2086:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOC(void) {
2087:src-gen/sr5e1/clock.h **** 
2088:src-gen/sr5e1/clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOC);
2089:src-gen/sr5e1/clock.h **** }
2090:src-gen/sr5e1/clock.h **** 
2091:src-gen/sr5e1/clock.h **** /**
2092:src-gen/sr5e1/clock.h ****  * @brief   Enables GPIOD clock
2093:src-gen/sr5e1/clock.h ****  *
2094:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2095:src-gen/sr5e1/clock.h ****  *                      sleep mode)
2096:src-gen/sr5e1/clock.h ****  *
2097:src-gen/sr5e1/clock.h ****  * @api
2098:src-gen/sr5e1/clock.h ****  */
2099:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOD(bool smode) {
2100:src-gen/sr5e1/clock.h **** 
2101:src-gen/sr5e1/clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOD);
2102:src-gen/sr5e1/clock.h **** }
2103:src-gen/sr5e1/clock.h **** 
2104:src-gen/sr5e1/clock.h **** /**
2105:src-gen/sr5e1/clock.h ****  * @brief   Disables GPIOD clock
2106:src-gen/sr5e1/clock.h ****  *
2107:src-gen/sr5e1/clock.h ****  * @api
2108:src-gen/sr5e1/clock.h ****  */
2109:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOD(void) {
2110:src-gen/sr5e1/clock.h **** 
2111:src-gen/sr5e1/clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOD);
2112:src-gen/sr5e1/clock.h **** }
2113:src-gen/sr5e1/clock.h **** 
2114:src-gen/sr5e1/clock.h **** /**
2115:src-gen/sr5e1/clock.h ****  * @brief   Checks if GPIOD clock is enabled
2116:src-gen/sr5e1/clock.h ****  *
2117:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
2118:src-gen/sr5e1/clock.h ****  *
2119:src-gen/sr5e1/clock.h ****  * @api
2120:src-gen/sr5e1/clock.h ****  */
2121:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOD(void) {
2122:src-gen/sr5e1/clock.h **** 
2123:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOD);
2124:src-gen/sr5e1/clock.h **** }
2125:src-gen/sr5e1/clock.h ****  
2126:src-gen/sr5e1/clock.h **** /**
2127:src-gen/sr5e1/clock.h ****  * @brief   Resets GPIOD
2128:src-gen/sr5e1/clock.h ****  *
2129:src-gen/sr5e1/clock.h ****  * @api
2130:src-gen/sr5e1/clock.h ****  */
2131:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOD(void) {
2132:src-gen/sr5e1/clock.h **** 
2133:src-gen/sr5e1/clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOD);
2134:src-gen/sr5e1/clock.h **** }
2135:src-gen/sr5e1/clock.h **** 
2136:src-gen/sr5e1/clock.h **** /**
2137:src-gen/sr5e1/clock.h ****  * @brief   Enables GPIOE clock
2138:src-gen/sr5e1/clock.h ****  *
2139:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2140:src-gen/sr5e1/clock.h ****  *                      sleep mode)
2141:src-gen/sr5e1/clock.h ****  *
2142:src-gen/sr5e1/clock.h ****  * @api
2143:src-gen/sr5e1/clock.h ****  */
2144:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOE(bool smode) {
2145:src-gen/sr5e1/clock.h **** 
2146:src-gen/sr5e1/clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOE);
2147:src-gen/sr5e1/clock.h **** }
2148:src-gen/sr5e1/clock.h **** 
2149:src-gen/sr5e1/clock.h **** /**
2150:src-gen/sr5e1/clock.h ****  * @brief   Disables GPIOE clock
2151:src-gen/sr5e1/clock.h ****  *
2152:src-gen/sr5e1/clock.h ****  * @api
2153:src-gen/sr5e1/clock.h ****  */
2154:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOE(void) {
2155:src-gen/sr5e1/clock.h **** 
2156:src-gen/sr5e1/clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOE);
2157:src-gen/sr5e1/clock.h **** }
2158:src-gen/sr5e1/clock.h **** 
2159:src-gen/sr5e1/clock.h **** /**
2160:src-gen/sr5e1/clock.h ****  * @brief   Checks if GPIOE clock is enabled
2161:src-gen/sr5e1/clock.h ****  *
2162:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
2163:src-gen/sr5e1/clock.h ****  *
2164:src-gen/sr5e1/clock.h ****  * @api
2165:src-gen/sr5e1/clock.h ****  */
2166:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOE(void) {
2167:src-gen/sr5e1/clock.h **** 
2168:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOE);
2169:src-gen/sr5e1/clock.h **** }
2170:src-gen/sr5e1/clock.h **** 
2171:src-gen/sr5e1/clock.h **** /**
2172:src-gen/sr5e1/clock.h ****  * @brief   Resets GPIOE
2173:src-gen/sr5e1/clock.h ****  *
2174:src-gen/sr5e1/clock.h ****  * @api
2175:src-gen/sr5e1/clock.h ****  */
2176:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOE(void) {
2177:src-gen/sr5e1/clock.h **** 
2178:src-gen/sr5e1/clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOE);
2179:src-gen/sr5e1/clock.h **** }
2180:src-gen/sr5e1/clock.h **** 
2181:src-gen/sr5e1/clock.h **** /**
2182:src-gen/sr5e1/clock.h ****  * @brief   Enables GPIOF clock
2183:src-gen/sr5e1/clock.h ****  *
2184:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2185:src-gen/sr5e1/clock.h ****  *                      sleep mode)
2186:src-gen/sr5e1/clock.h ****  *
2187:src-gen/sr5e1/clock.h ****  * @api
2188:src-gen/sr5e1/clock.h ****  */
2189:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOF(bool smode) {
2190:src-gen/sr5e1/clock.h **** 
2191:src-gen/sr5e1/clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOF);
2192:src-gen/sr5e1/clock.h **** }
2193:src-gen/sr5e1/clock.h **** 
2194:src-gen/sr5e1/clock.h **** /**
2195:src-gen/sr5e1/clock.h ****  * @brief   Disables GPIOF clock
2196:src-gen/sr5e1/clock.h ****  *
2197:src-gen/sr5e1/clock.h ****  * @api
2198:src-gen/sr5e1/clock.h ****  */
2199:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOF(void) {
2200:src-gen/sr5e1/clock.h **** 
2201:src-gen/sr5e1/clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOF);
2202:src-gen/sr5e1/clock.h **** }
2203:src-gen/sr5e1/clock.h **** 
2204:src-gen/sr5e1/clock.h **** /**
2205:src-gen/sr5e1/clock.h ****  * @brief   Checks if GPIOF clock is enabled
2206:src-gen/sr5e1/clock.h ****  *
2207:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
2208:src-gen/sr5e1/clock.h ****  *
2209:src-gen/sr5e1/clock.h ****  * @api
2210:src-gen/sr5e1/clock.h ****  */
2211:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOF(void) {
2212:src-gen/sr5e1/clock.h **** 
2213:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOF);
2214:src-gen/sr5e1/clock.h **** }
2215:src-gen/sr5e1/clock.h **** 
2216:src-gen/sr5e1/clock.h **** /**
2217:src-gen/sr5e1/clock.h ****  * @brief   Resets GPIOF
2218:src-gen/sr5e1/clock.h ****  *
2219:src-gen/sr5e1/clock.h ****  * @api
2220:src-gen/sr5e1/clock.h ****  */
2221:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOF(void) {
2222:src-gen/sr5e1/clock.h **** 
2223:src-gen/sr5e1/clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOF);
2224:src-gen/sr5e1/clock.h **** }
2225:src-gen/sr5e1/clock.h **** 
2226:src-gen/sr5e1/clock.h **** /**
2227:src-gen/sr5e1/clock.h ****  * @brief   Enables GPIOG clock
2228:src-gen/sr5e1/clock.h ****  *
2229:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2230:src-gen/sr5e1/clock.h ****  *                      sleep mode)
2231:src-gen/sr5e1/clock.h ****  *
2232:src-gen/sr5e1/clock.h ****  * @api
2233:src-gen/sr5e1/clock.h ****  */
2234:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOG(bool smode) {
2235:src-gen/sr5e1/clock.h **** 
2236:src-gen/sr5e1/clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOG);
2237:src-gen/sr5e1/clock.h **** }
2238:src-gen/sr5e1/clock.h **** 
2239:src-gen/sr5e1/clock.h **** /**
2240:src-gen/sr5e1/clock.h ****  * @brief   Disables GPIOG clock
2241:src-gen/sr5e1/clock.h ****  *
2242:src-gen/sr5e1/clock.h ****  * @api
2243:src-gen/sr5e1/clock.h ****  */
2244:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOG(void) {
2245:src-gen/sr5e1/clock.h **** 
2246:src-gen/sr5e1/clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOG);
2247:src-gen/sr5e1/clock.h **** }
2248:src-gen/sr5e1/clock.h **** 
2249:src-gen/sr5e1/clock.h **** /**
2250:src-gen/sr5e1/clock.h ****  * @brief   Checks if GPIOG clock is enabled
2251:src-gen/sr5e1/clock.h ****  *
2252:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
2253:src-gen/sr5e1/clock.h ****  *
2254:src-gen/sr5e1/clock.h ****  * @api
2255:src-gen/sr5e1/clock.h ****  */
2256:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOG(void) {
2257:src-gen/sr5e1/clock.h **** 
2258:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOG);
2259:src-gen/sr5e1/clock.h **** }
2260:src-gen/sr5e1/clock.h **** 
2261:src-gen/sr5e1/clock.h **** /**
2262:src-gen/sr5e1/clock.h ****  * @brief   Resets GPIOG
2263:src-gen/sr5e1/clock.h ****  *
2264:src-gen/sr5e1/clock.h ****  * @api
2265:src-gen/sr5e1/clock.h ****  */
2266:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOG(void) {
2267:src-gen/sr5e1/clock.h **** 
2268:src-gen/sr5e1/clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOG);
2269:src-gen/sr5e1/clock.h **** }
2270:src-gen/sr5e1/clock.h **** 
2271:src-gen/sr5e1/clock.h **** /**
2272:src-gen/sr5e1/clock.h ****  * @brief   Enables GPIOH clock
2273:src-gen/sr5e1/clock.h ****  *
2274:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2275:src-gen/sr5e1/clock.h ****  *                      sleep mode)
2276:src-gen/sr5e1/clock.h ****  *
2277:src-gen/sr5e1/clock.h ****  * @api
2278:src-gen/sr5e1/clock.h ****  */
2279:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOH(bool smode) {
2280:src-gen/sr5e1/clock.h **** 
2281:src-gen/sr5e1/clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOH);
2282:src-gen/sr5e1/clock.h **** }
2283:src-gen/sr5e1/clock.h **** 
2284:src-gen/sr5e1/clock.h **** /**
2285:src-gen/sr5e1/clock.h ****  * @brief   Disables GPIOH clock
2286:src-gen/sr5e1/clock.h ****  *
2287:src-gen/sr5e1/clock.h ****  * @api
2288:src-gen/sr5e1/clock.h ****  */
2289:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOH(void) {
2290:src-gen/sr5e1/clock.h **** 
2291:src-gen/sr5e1/clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOH);
2292:src-gen/sr5e1/clock.h **** }
2293:src-gen/sr5e1/clock.h **** 
2294:src-gen/sr5e1/clock.h **** /**
2295:src-gen/sr5e1/clock.h ****  * @brief   Checks if GPIOH clock is enabled
2296:src-gen/sr5e1/clock.h ****  *
2297:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
2298:src-gen/sr5e1/clock.h ****  *
2299:src-gen/sr5e1/clock.h ****  * @api
2300:src-gen/sr5e1/clock.h ****  */
2301:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOH(void) {
2302:src-gen/sr5e1/clock.h **** 
2303:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOH);
2304:src-gen/sr5e1/clock.h **** }
2305:src-gen/sr5e1/clock.h **** 
2306:src-gen/sr5e1/clock.h **** /**
2307:src-gen/sr5e1/clock.h ****  * @brief   Resets GPIOH
2308:src-gen/sr5e1/clock.h ****  *
2309:src-gen/sr5e1/clock.h ****  * @api
2310:src-gen/sr5e1/clock.h ****  */
2311:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOH(void) {
2312:src-gen/sr5e1/clock.h **** 
2313:src-gen/sr5e1/clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOH);
2314:src-gen/sr5e1/clock.h **** }
2315:src-gen/sr5e1/clock.h **** 
2316:src-gen/sr5e1/clock.h **** /**
2317:src-gen/sr5e1/clock.h ****  * @brief   Enables GPIOI clock
2318:src-gen/sr5e1/clock.h ****  *
2319:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2320:src-gen/sr5e1/clock.h ****  *                      sleep mode)
2321:src-gen/sr5e1/clock.h ****  *
2322:src-gen/sr5e1/clock.h ****  * @api
2323:src-gen/sr5e1/clock.h ****  */
2324:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOI(bool smode) {
2325:src-gen/sr5e1/clock.h **** 
2326:src-gen/sr5e1/clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOI);
2327:src-gen/sr5e1/clock.h **** }
2328:src-gen/sr5e1/clock.h **** 
2329:src-gen/sr5e1/clock.h **** /**
2330:src-gen/sr5e1/clock.h ****  * @brief   Disables GPIOI clock
2331:src-gen/sr5e1/clock.h ****  *
2332:src-gen/sr5e1/clock.h ****  * @api
2333:src-gen/sr5e1/clock.h ****  */
2334:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOI(void) {
2335:src-gen/sr5e1/clock.h **** 
2336:src-gen/sr5e1/clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOI);
2337:src-gen/sr5e1/clock.h **** }
2338:src-gen/sr5e1/clock.h **** 
2339:src-gen/sr5e1/clock.h **** /**
2340:src-gen/sr5e1/clock.h ****  * @brief   Checks if GPIOI clock is enabled
2341:src-gen/sr5e1/clock.h ****  *
2342:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
2343:src-gen/sr5e1/clock.h ****  *
2344:src-gen/sr5e1/clock.h ****  * @api
2345:src-gen/sr5e1/clock.h ****  */
2346:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOI(void) {
2347:src-gen/sr5e1/clock.h **** 
2348:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOI);
2349:src-gen/sr5e1/clock.h **** }
2350:src-gen/sr5e1/clock.h **** 
2351:src-gen/sr5e1/clock.h **** /**
2352:src-gen/sr5e1/clock.h ****  * @brief   Resets GPIOI
2353:src-gen/sr5e1/clock.h ****  *
2354:src-gen/sr5e1/clock.h ****  * @api
2355:src-gen/sr5e1/clock.h ****  */
2356:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOI(void) {
2357:src-gen/sr5e1/clock.h **** 
2358:src-gen/sr5e1/clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOI);
2359:src-gen/sr5e1/clock.h **** }
2360:src-gen/sr5e1/clock.h **** 
2361:src-gen/sr5e1/clock.h **** /**
2362:src-gen/sr5e1/clock.h ****  * @brief   Enables BDAC1 clock
2363:src-gen/sr5e1/clock.h ****  *
2364:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2365:src-gen/sr5e1/clock.h ****  *                      sleep mode)
2366:src-gen/sr5e1/clock.h ****  *
2367:src-gen/sr5e1/clock.h ****  * @api
2368:src-gen/sr5e1/clock.h ****  */
2369:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_BDAC1(bool smode) {
2370:src-gen/sr5e1/clock.h **** 
2371:src-gen/sr5e1/clock.h ****     clock_enable_AHB2H(smode, RCC_AHB2HENR_BDAC1);
2372:src-gen/sr5e1/clock.h **** }
2373:src-gen/sr5e1/clock.h **** 
2374:src-gen/sr5e1/clock.h **** /**
2375:src-gen/sr5e1/clock.h ****  * @brief   Disables BDAC1 clock
2376:src-gen/sr5e1/clock.h ****  *
2377:src-gen/sr5e1/clock.h ****  * @api
2378:src-gen/sr5e1/clock.h ****  */
2379:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_BDAC1(void) {
2380:src-gen/sr5e1/clock.h **** 
2381:src-gen/sr5e1/clock.h ****     clock_disable_AHB2H(RCC_AHB2HENR_BDAC1);
2382:src-gen/sr5e1/clock.h **** }
2383:src-gen/sr5e1/clock.h **** 
2384:src-gen/sr5e1/clock.h **** /**
2385:src-gen/sr5e1/clock.h ****  * @brief   Checks if BDAC1 clock is enabled
2386:src-gen/sr5e1/clock.h ****  *
2387:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
2388:src-gen/sr5e1/clock.h ****  *
2389:src-gen/sr5e1/clock.h ****  * @api
2390:src-gen/sr5e1/clock.h ****  */
2391:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_BDAC1(void) {
2392:src-gen/sr5e1/clock.h **** 
2393:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB2H(RCC_AHB2HENR_BDAC1);
2394:src-gen/sr5e1/clock.h **** }
2395:src-gen/sr5e1/clock.h **** 
2396:src-gen/sr5e1/clock.h **** /**
2397:src-gen/sr5e1/clock.h ****  * @brief   Resets BDAC1
2398:src-gen/sr5e1/clock.h ****  *
2399:src-gen/sr5e1/clock.h ****  * @api
2400:src-gen/sr5e1/clock.h ****  */
2401:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_BDAC1(void) {
2402:src-gen/sr5e1/clock.h **** 
2403:src-gen/sr5e1/clock.h ****     clock_reset_AHB2H(RCC_AHB2HRSTR_BDAC1);
2404:src-gen/sr5e1/clock.h **** }
2405:src-gen/sr5e1/clock.h **** 
2406:src-gen/sr5e1/clock.h **** /**
2407:src-gen/sr5e1/clock.h ****  * @brief   Enables DAC1 clock
2408:src-gen/sr5e1/clock.h ****  *
2409:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2410:src-gen/sr5e1/clock.h ****  *                      sleep mode)
2411:src-gen/sr5e1/clock.h ****  *
2412:src-gen/sr5e1/clock.h ****  * @api
2413:src-gen/sr5e1/clock.h ****  */
2414:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_DAC1(bool smode) {
2415:src-gen/sr5e1/clock.h **** 
2416:src-gen/sr5e1/clock.h ****     clock_enable_AHB2H(smode, RCC_AHB2HENR_DAC1);
2417:src-gen/sr5e1/clock.h **** }
2418:src-gen/sr5e1/clock.h **** 
2419:src-gen/sr5e1/clock.h **** /**
2420:src-gen/sr5e1/clock.h ****  * @brief   Disables DAC1 clock
2421:src-gen/sr5e1/clock.h ****  *
2422:src-gen/sr5e1/clock.h ****  * @api
2423:src-gen/sr5e1/clock.h ****  */
2424:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_DAC1(void) {
2425:src-gen/sr5e1/clock.h **** 
2426:src-gen/sr5e1/clock.h ****     clock_disable_AHB2H(RCC_AHB2HENR_DAC1);
2427:src-gen/sr5e1/clock.h **** }
2428:src-gen/sr5e1/clock.h **** 
2429:src-gen/sr5e1/clock.h **** /**
2430:src-gen/sr5e1/clock.h ****  * @brief   Checks if DAC1 clock is enabled
2431:src-gen/sr5e1/clock.h ****  *
2432:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
2433:src-gen/sr5e1/clock.h ****  *
2434:src-gen/sr5e1/clock.h ****  * @api
2435:src-gen/sr5e1/clock.h ****  */
2436:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_DAC1(void) {
2437:src-gen/sr5e1/clock.h **** 
2438:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB2H(RCC_AHB2HENR_DAC1);
2439:src-gen/sr5e1/clock.h **** }
2440:src-gen/sr5e1/clock.h **** 
2441:src-gen/sr5e1/clock.h **** /**
2442:src-gen/sr5e1/clock.h ****  * @brief   Resets DAC1
2443:src-gen/sr5e1/clock.h ****  *
2444:src-gen/sr5e1/clock.h ****  * @api
2445:src-gen/sr5e1/clock.h ****  */
2446:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_DAC1(void) {
2447:src-gen/sr5e1/clock.h **** 
2448:src-gen/sr5e1/clock.h ****     clock_reset_AHB2H(RCC_AHB2HRSTR_DAC1);
2449:src-gen/sr5e1/clock.h **** }
2450:src-gen/sr5e1/clock.h **** 
2451:src-gen/sr5e1/clock.h **** /**
2452:src-gen/sr5e1/clock.h ****  * @brief   Enables DAC2 clock
2453:src-gen/sr5e1/clock.h ****  *
2454:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2455:src-gen/sr5e1/clock.h ****  *                      sleep mode)
2456:src-gen/sr5e1/clock.h ****  *
2457:src-gen/sr5e1/clock.h ****  * @api
2458:src-gen/sr5e1/clock.h ****  */
2459:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_DAC2(bool smode) {
2460:src-gen/sr5e1/clock.h **** 
2461:src-gen/sr5e1/clock.h ****     clock_enable_AHB2H(smode, RCC_AHB2HENR_DAC2);
2462:src-gen/sr5e1/clock.h **** }
2463:src-gen/sr5e1/clock.h **** 
2464:src-gen/sr5e1/clock.h **** /**
2465:src-gen/sr5e1/clock.h ****  * @brief   Disables DAC2 clock
2466:src-gen/sr5e1/clock.h ****  *
2467:src-gen/sr5e1/clock.h ****  * @api
2468:src-gen/sr5e1/clock.h ****  */
2469:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_DAC2(void) {
2470:src-gen/sr5e1/clock.h **** 
2471:src-gen/sr5e1/clock.h ****     clock_disable_AHB2H(RCC_AHB2HENR_DAC2);
2472:src-gen/sr5e1/clock.h **** }
2473:src-gen/sr5e1/clock.h **** 
2474:src-gen/sr5e1/clock.h **** /**
2475:src-gen/sr5e1/clock.h ****  * @brief   Checks if DAC2 clock is enabled
2476:src-gen/sr5e1/clock.h ****  *
2477:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
2478:src-gen/sr5e1/clock.h ****  *
2479:src-gen/sr5e1/clock.h ****  * @api
2480:src-gen/sr5e1/clock.h ****  */
2481:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_DAC2(void) {
2482:src-gen/sr5e1/clock.h **** 
2483:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB2H(RCC_AHB2HENR_DAC2);
2484:src-gen/sr5e1/clock.h **** }
2485:src-gen/sr5e1/clock.h **** 
2486:src-gen/sr5e1/clock.h **** /**
2487:src-gen/sr5e1/clock.h ****  * @brief   Resets DAC2
2488:src-gen/sr5e1/clock.h ****  *
2489:src-gen/sr5e1/clock.h ****  * @api
2490:src-gen/sr5e1/clock.h ****  */
2491:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_DAC2(void) {
2492:src-gen/sr5e1/clock.h **** 
2493:src-gen/sr5e1/clock.h ****     clock_reset_AHB2H(RCC_AHB2HRSTR_DAC2);
2494:src-gen/sr5e1/clock.h **** }
2495:src-gen/sr5e1/clock.h **** 
2496:src-gen/sr5e1/clock.h **** /**
2497:src-gen/sr5e1/clock.h ****  * @brief   Enables DAC3 clock
2498:src-gen/sr5e1/clock.h ****  *
2499:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2500:src-gen/sr5e1/clock.h ****  *                      sleep mode)
2501:src-gen/sr5e1/clock.h ****  *
2502:src-gen/sr5e1/clock.h ****  * @api
2503:src-gen/sr5e1/clock.h ****  */
2504:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_DAC3(bool smode) {
2505:src-gen/sr5e1/clock.h **** 
2506:src-gen/sr5e1/clock.h ****     clock_enable_AHB1H(smode, RCC_AHB1HENR_DAC3);
2507:src-gen/sr5e1/clock.h **** }
2508:src-gen/sr5e1/clock.h **** 
2509:src-gen/sr5e1/clock.h **** /**
2510:src-gen/sr5e1/clock.h ****  * @brief   Disables DAC3 clock
2511:src-gen/sr5e1/clock.h ****  *
2512:src-gen/sr5e1/clock.h ****  * @api
2513:src-gen/sr5e1/clock.h ****  */
2514:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_DAC3(void) {
2515:src-gen/sr5e1/clock.h **** 
2516:src-gen/sr5e1/clock.h ****     clock_disable_AHB1H(RCC_AHB1HENR_DAC3);
2517:src-gen/sr5e1/clock.h **** }
2518:src-gen/sr5e1/clock.h **** 
2519:src-gen/sr5e1/clock.h **** /**
2520:src-gen/sr5e1/clock.h ****  * @brief   Checks if DAC3 clock is enabled
2521:src-gen/sr5e1/clock.h ****  *
2522:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
2523:src-gen/sr5e1/clock.h ****  *
2524:src-gen/sr5e1/clock.h ****  * @api
2525:src-gen/sr5e1/clock.h ****  */
2526:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_DAC3(void) {
2527:src-gen/sr5e1/clock.h **** 
2528:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB1H(RCC_AHB1HENR_DAC3);
2529:src-gen/sr5e1/clock.h **** }
2530:src-gen/sr5e1/clock.h **** 
2531:src-gen/sr5e1/clock.h **** /**
2532:src-gen/sr5e1/clock.h ****  * @brief   Resets DAC3
2533:src-gen/sr5e1/clock.h ****  *
2534:src-gen/sr5e1/clock.h ****  * @api
2535:src-gen/sr5e1/clock.h ****  */
2536:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_DAC3(void) {
2537:src-gen/sr5e1/clock.h **** 
2538:src-gen/sr5e1/clock.h ****     clock_reset_AHB1H(RCC_AHB1HRSTR_DAC3);
2539:src-gen/sr5e1/clock.h **** }
2540:src-gen/sr5e1/clock.h **** 
2541:src-gen/sr5e1/clock.h **** /**
2542:src-gen/sr5e1/clock.h ****  * @brief   Enables DAC4 clock
2543:src-gen/sr5e1/clock.h ****  *
2544:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2545:src-gen/sr5e1/clock.h ****  *                      sleep mode)
2546:src-gen/sr5e1/clock.h ****  *
2547:src-gen/sr5e1/clock.h ****  * @api
2548:src-gen/sr5e1/clock.h ****  */
2549:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_DAC4(bool smode) {
2550:src-gen/sr5e1/clock.h **** 
2551:src-gen/sr5e1/clock.h ****     clock_enable_AHB1H(smode, RCC_AHB1HENR_DAC4);
2552:src-gen/sr5e1/clock.h **** }
2553:src-gen/sr5e1/clock.h **** 
2554:src-gen/sr5e1/clock.h **** /**
2555:src-gen/sr5e1/clock.h ****  * @brief   Disables DAC4 clock
2556:src-gen/sr5e1/clock.h ****  *
2557:src-gen/sr5e1/clock.h ****  * @api
2558:src-gen/sr5e1/clock.h ****  */
2559:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_DAC4(void) {
2560:src-gen/sr5e1/clock.h **** 
2561:src-gen/sr5e1/clock.h ****     clock_disable_AHB1H(RCC_AHB1HENR_DAC4);
2562:src-gen/sr5e1/clock.h **** }
2563:src-gen/sr5e1/clock.h **** 
2564:src-gen/sr5e1/clock.h **** /**
2565:src-gen/sr5e1/clock.h ****  * @brief   Checks if DAC4 clock is enabled
2566:src-gen/sr5e1/clock.h ****  *
2567:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
2568:src-gen/sr5e1/clock.h ****  *
2569:src-gen/sr5e1/clock.h ****  * @api
2570:src-gen/sr5e1/clock.h ****  */
2571:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_DAC4(void) {
2572:src-gen/sr5e1/clock.h **** 
2573:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB1H(RCC_AHB1HENR_DAC4);
2574:src-gen/sr5e1/clock.h **** }
2575:src-gen/sr5e1/clock.h **** 
2576:src-gen/sr5e1/clock.h **** /**
2577:src-gen/sr5e1/clock.h ****  * @brief   Resets DAC4
2578:src-gen/sr5e1/clock.h ****  *
2579:src-gen/sr5e1/clock.h ****  * @api
2580:src-gen/sr5e1/clock.h ****  */
2581:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_DAC4(void) {
2582:src-gen/sr5e1/clock.h **** 
2583:src-gen/sr5e1/clock.h ****     clock_reset_AHB1H(RCC_AHB1HRSTR_DAC4);
2584:src-gen/sr5e1/clock.h **** }
2585:src-gen/sr5e1/clock.h **** 
2586:src-gen/sr5e1/clock.h **** /**
2587:src-gen/sr5e1/clock.h ****  * @brief   Enables COMP1 clock
2588:src-gen/sr5e1/clock.h ****  *
2589:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2590:src-gen/sr5e1/clock.h ****  *                      sleep mode)
2591:src-gen/sr5e1/clock.h ****  *
2592:src-gen/sr5e1/clock.h ****  * @api
2593:src-gen/sr5e1/clock.h ****  */
2594:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_COMP1(bool smode) {
2595:src-gen/sr5e1/clock.h **** 
2596:src-gen/sr5e1/clock.h ****     clock_enable_AHB2H(smode, RCC_AHB2HENR_COMP1_DIG);
2597:src-gen/sr5e1/clock.h **** }
2598:src-gen/sr5e1/clock.h **** 
2599:src-gen/sr5e1/clock.h **** /**
2600:src-gen/sr5e1/clock.h ****  * @brief   Disables COMP1 clock
2601:src-gen/sr5e1/clock.h ****  *
2602:src-gen/sr5e1/clock.h ****  * @api
2603:src-gen/sr5e1/clock.h ****  */
2604:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_COMP1(void) {
2605:src-gen/sr5e1/clock.h **** 
2606:src-gen/sr5e1/clock.h ****     clock_disable_AHB2H(RCC_AHB2HENR_COMP1_DIG);
2607:src-gen/sr5e1/clock.h **** }
2608:src-gen/sr5e1/clock.h **** 
2609:src-gen/sr5e1/clock.h **** /**
2610:src-gen/sr5e1/clock.h ****  * @brief   Checks if COMP1 clock is enabled
2611:src-gen/sr5e1/clock.h ****  *
2612:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
2613:src-gen/sr5e1/clock.h ****  *
2614:src-gen/sr5e1/clock.h ****  * @api
2615:src-gen/sr5e1/clock.h ****  */
2616:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_COMP1(void) {
2617:src-gen/sr5e1/clock.h **** 
2618:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB2H(RCC_AHB2HENR_COMP1_DIG);
2619:src-gen/sr5e1/clock.h **** }
2620:src-gen/sr5e1/clock.h **** 
2621:src-gen/sr5e1/clock.h **** /**
2622:src-gen/sr5e1/clock.h ****  * @brief   Resets COMP1
2623:src-gen/sr5e1/clock.h ****  *
2624:src-gen/sr5e1/clock.h ****  * @api
2625:src-gen/sr5e1/clock.h ****  */
2626:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_COMP1(void) {
2627:src-gen/sr5e1/clock.h **** 
2628:src-gen/sr5e1/clock.h ****     clock_reset_AHB2H(RCC_AHB2HRSTR_COMP1_DIG);
2629:src-gen/sr5e1/clock.h **** }
2630:src-gen/sr5e1/clock.h **** 
2631:src-gen/sr5e1/clock.h **** /**
2632:src-gen/sr5e1/clock.h ****  * @brief   Enables COMP2 clock
2633:src-gen/sr5e1/clock.h ****  *
2634:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2635:src-gen/sr5e1/clock.h ****  *                      sleep mode)
2636:src-gen/sr5e1/clock.h ****  *
2637:src-gen/sr5e1/clock.h ****  * @api
2638:src-gen/sr5e1/clock.h ****  */
2639:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_COMP2(bool smode) {
2640:src-gen/sr5e1/clock.h **** 
2641:src-gen/sr5e1/clock.h ****     clock_enable_AHB1H(smode, RCC_AHB1HENR_COMP2_DIG);
2642:src-gen/sr5e1/clock.h **** }
2643:src-gen/sr5e1/clock.h **** 
2644:src-gen/sr5e1/clock.h **** /**
2645:src-gen/sr5e1/clock.h ****  * @brief   Disables COMP2 clock
2646:src-gen/sr5e1/clock.h ****  *
2647:src-gen/sr5e1/clock.h ****  * @api
2648:src-gen/sr5e1/clock.h ****  */
2649:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_COMP2(void) {
2650:src-gen/sr5e1/clock.h **** 
2651:src-gen/sr5e1/clock.h ****     clock_disable_AHB1H(RCC_AHB1HENR_COMP2_DIG);
2652:src-gen/sr5e1/clock.h **** }
2653:src-gen/sr5e1/clock.h **** 
2654:src-gen/sr5e1/clock.h **** /**
2655:src-gen/sr5e1/clock.h ****  * @brief   Checks if COMP2 clock is enabled
2656:src-gen/sr5e1/clock.h ****  *
2657:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
2658:src-gen/sr5e1/clock.h ****  *
2659:src-gen/sr5e1/clock.h ****  * @api
2660:src-gen/sr5e1/clock.h ****  */
2661:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_COMP2(void) {
2662:src-gen/sr5e1/clock.h **** 
2663:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB1H(RCC_AHB1HENR_COMP2_DIG);
2664:src-gen/sr5e1/clock.h **** }
2665:src-gen/sr5e1/clock.h **** 
2666:src-gen/sr5e1/clock.h **** /**
2667:src-gen/sr5e1/clock.h ****  * @brief   Resets COMP2
2668:src-gen/sr5e1/clock.h ****  *
2669:src-gen/sr5e1/clock.h ****  * @api
2670:src-gen/sr5e1/clock.h ****  */
2671:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_COMP2(void) {
2672:src-gen/sr5e1/clock.h **** 
2673:src-gen/sr5e1/clock.h ****     clock_reset_AHB1H(RCC_AHB1HRSTR_COMP2_DIG);
2674:src-gen/sr5e1/clock.h **** }
2675:src-gen/sr5e1/clock.h **** 
2676:src-gen/sr5e1/clock.h **** /**
2677:src-gen/sr5e1/clock.h ****  * @brief   Enables HRTIM1 clock
2678:src-gen/sr5e1/clock.h ****  *
2679:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2680:src-gen/sr5e1/clock.h ****  *                      sleep mode)
2681:src-gen/sr5e1/clock.h ****  *
2682:src-gen/sr5e1/clock.h ****  * @api
2683:src-gen/sr5e1/clock.h ****  */
2684:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_HRTIM1(bool smode) {
2685:src-gen/sr5e1/clock.h **** 
2686:src-gen/sr5e1/clock.h ****     clock_enable_AHB1H(smode, RCC_AHB1HENR_HRTIMER1);
2687:src-gen/sr5e1/clock.h **** }
2688:src-gen/sr5e1/clock.h **** 
2689:src-gen/sr5e1/clock.h **** /**
2690:src-gen/sr5e1/clock.h ****  * @brief   Disables HRTIM1 clock
2691:src-gen/sr5e1/clock.h ****  *
2692:src-gen/sr5e1/clock.h ****  * @api
2693:src-gen/sr5e1/clock.h ****  */
2694:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_HRTIM1(void) {
2695:src-gen/sr5e1/clock.h **** 
2696:src-gen/sr5e1/clock.h ****     clock_disable_AHB1H(RCC_AHB1HENR_HRTIMER1);
2697:src-gen/sr5e1/clock.h **** }
2698:src-gen/sr5e1/clock.h **** 
2699:src-gen/sr5e1/clock.h **** /**
2700:src-gen/sr5e1/clock.h ****  * @brief   Checks if HRTIM1 clock is enabled
2701:src-gen/sr5e1/clock.h ****  *
2702:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
2703:src-gen/sr5e1/clock.h ****  *
2704:src-gen/sr5e1/clock.h ****  * @api
2705:src-gen/sr5e1/clock.h ****  */
2706:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_HRTIM1(void) {
2707:src-gen/sr5e1/clock.h **** 
2708:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB1H(RCC_AHB1HENR_HRTIMER1);
2709:src-gen/sr5e1/clock.h **** }
2710:src-gen/sr5e1/clock.h **** 
2711:src-gen/sr5e1/clock.h **** /**
2712:src-gen/sr5e1/clock.h ****  * @brief   Resets HRTIM1
2713:src-gen/sr5e1/clock.h ****  *
2714:src-gen/sr5e1/clock.h ****  * @api
2715:src-gen/sr5e1/clock.h ****  */
2716:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_HRTIM1(void) {
2717:src-gen/sr5e1/clock.h **** 
2718:src-gen/sr5e1/clock.h ****     clock_reset_AHB1H(RCC_AHB1HRSTR_HRTIMER1);
2719:src-gen/sr5e1/clock.h **** }
2720:src-gen/sr5e1/clock.h **** 
2721:src-gen/sr5e1/clock.h **** /**
2722:src-gen/sr5e1/clock.h ****  * @brief   Enables HRTIM2 clock
2723:src-gen/sr5e1/clock.h ****  *
2724:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2725:src-gen/sr5e1/clock.h ****  *                      sleep mode)
2726:src-gen/sr5e1/clock.h ****  *
2727:src-gen/sr5e1/clock.h ****  * @api
2728:src-gen/sr5e1/clock.h ****  */
2729:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_HRTIM2(bool smode) {
2730:src-gen/sr5e1/clock.h **** 
2731:src-gen/sr5e1/clock.h ****     clock_enable_AHB1H(smode, RCC_AHB1HENR_HRTIMER2);
2732:src-gen/sr5e1/clock.h **** }
2733:src-gen/sr5e1/clock.h **** 
2734:src-gen/sr5e1/clock.h **** /**
2735:src-gen/sr5e1/clock.h ****  * @brief   Disables HRTIM2 clock
2736:src-gen/sr5e1/clock.h ****  *
2737:src-gen/sr5e1/clock.h ****  * @api
2738:src-gen/sr5e1/clock.h ****  */
2739:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_HRTIM2(void) {
2740:src-gen/sr5e1/clock.h **** 
2741:src-gen/sr5e1/clock.h ****     clock_disable_AHB1H(RCC_AHB1HENR_HRTIMER2);
2742:src-gen/sr5e1/clock.h **** }
2743:src-gen/sr5e1/clock.h **** 
2744:src-gen/sr5e1/clock.h **** /**
2745:src-gen/sr5e1/clock.h ****  * @brief   Checks if HRTIM2 clock is enabled
2746:src-gen/sr5e1/clock.h ****  *
2747:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
2748:src-gen/sr5e1/clock.h ****  *
2749:src-gen/sr5e1/clock.h ****  * @api
2750:src-gen/sr5e1/clock.h ****  */
2751:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_HRTIM2(void) {
2752:src-gen/sr5e1/clock.h **** 
2753:src-gen/sr5e1/clock.h ****     return is_clock_enable_AHB1H(RCC_AHB1HENR_HRTIMER2);
2754:src-gen/sr5e1/clock.h **** }
2755:src-gen/sr5e1/clock.h **** 
2756:src-gen/sr5e1/clock.h **** /**
2757:src-gen/sr5e1/clock.h ****  * @brief   Resets HRTIM2
2758:src-gen/sr5e1/clock.h ****  *
2759:src-gen/sr5e1/clock.h ****  * @api
2760:src-gen/sr5e1/clock.h ****  */
2761:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_HRTIM2(void) {
2762:src-gen/sr5e1/clock.h **** 
2763:src-gen/sr5e1/clock.h ****     clock_reset_AHB1H(RCC_AHB1HRSTR_HRTIMER2);
2764:src-gen/sr5e1/clock.h **** }
2765:src-gen/sr5e1/clock.h **** 
2766:src-gen/sr5e1/clock.h **** /**
2767:src-gen/sr5e1/clock.h ****  * @brief   Enables WWDG1 clock
2768:src-gen/sr5e1/clock.h ****  *
2769:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2770:src-gen/sr5e1/clock.h ****  *                      sleep mode)
2771:src-gen/sr5e1/clock.h ****  *
2772:src-gen/sr5e1/clock.h ****  * @api
2773:src-gen/sr5e1/clock.h ****  */
2774:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_WWDG1(bool smode) {
2775:src-gen/sr5e1/clock.h **** 
2776:src-gen/sr5e1/clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_WWDG1);
2777:src-gen/sr5e1/clock.h **** }
2778:src-gen/sr5e1/clock.h **** 
2779:src-gen/sr5e1/clock.h **** /**
2780:src-gen/sr5e1/clock.h ****  * @brief   Disables WWDG1 clock
2781:src-gen/sr5e1/clock.h ****  *
2782:src-gen/sr5e1/clock.h ****  * @api
2783:src-gen/sr5e1/clock.h ****  */
2784:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_WWDG1(void) {
2785:src-gen/sr5e1/clock.h **** 
2786:src-gen/sr5e1/clock.h ****     clock_disable_APB1L(RCC_APB1LENR_WWDG1);
2787:src-gen/sr5e1/clock.h **** }
2788:src-gen/sr5e1/clock.h **** 
2789:src-gen/sr5e1/clock.h **** /**
2790:src-gen/sr5e1/clock.h ****  * @brief   Checks if WWDG1 clock is enabled
2791:src-gen/sr5e1/clock.h ****  *
2792:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
2793:src-gen/sr5e1/clock.h ****  *
2794:src-gen/sr5e1/clock.h ****  * @api
2795:src-gen/sr5e1/clock.h ****  */
2796:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_WWDG1(void) {
2797:src-gen/sr5e1/clock.h **** 
2798:src-gen/sr5e1/clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_WWDG1);
2799:src-gen/sr5e1/clock.h **** }
2800:src-gen/sr5e1/clock.h **** 
2801:src-gen/sr5e1/clock.h **** /**
2802:src-gen/sr5e1/clock.h ****  * @brief   Resets WWDG1
2803:src-gen/sr5e1/clock.h ****  *
2804:src-gen/sr5e1/clock.h ****  * @api
2805:src-gen/sr5e1/clock.h ****  */
2806:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_WWDG1(void) {
2807:src-gen/sr5e1/clock.h **** 
2808:src-gen/sr5e1/clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_WWDG1);
2809:src-gen/sr5e1/clock.h **** }
2810:src-gen/sr5e1/clock.h **** 
2811:src-gen/sr5e1/clock.h **** /**
2812:src-gen/sr5e1/clock.h ****  * @brief   Enables WWDG2 clock
2813:src-gen/sr5e1/clock.h ****  *
2814:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2815:src-gen/sr5e1/clock.h ****  *                      sleep mode)
2816:src-gen/sr5e1/clock.h ****  *
2817:src-gen/sr5e1/clock.h ****  * @api
2818:src-gen/sr5e1/clock.h ****  */
2819:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_WWDG2(bool smode) {
2820:src-gen/sr5e1/clock.h **** 
2821:src-gen/sr5e1/clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_WWDG2);
2822:src-gen/sr5e1/clock.h **** }
2823:src-gen/sr5e1/clock.h **** 
2824:src-gen/sr5e1/clock.h **** /**
2825:src-gen/sr5e1/clock.h ****  * @brief   Disables WWDG2 clock
2826:src-gen/sr5e1/clock.h ****  *
2827:src-gen/sr5e1/clock.h ****  * @api
2828:src-gen/sr5e1/clock.h ****  */
2829:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_WWDG2(void) {
2830:src-gen/sr5e1/clock.h **** 
2831:src-gen/sr5e1/clock.h ****     clock_disable_APB1L(RCC_APB1LENR_WWDG2);
2832:src-gen/sr5e1/clock.h **** }
2833:src-gen/sr5e1/clock.h **** 
2834:src-gen/sr5e1/clock.h **** /**
2835:src-gen/sr5e1/clock.h ****  * @brief   Checks if WWDG2 clock is enabled
2836:src-gen/sr5e1/clock.h ****  *
2837:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
2838:src-gen/sr5e1/clock.h ****  *
2839:src-gen/sr5e1/clock.h ****  * @api
2840:src-gen/sr5e1/clock.h ****  */
2841:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_WWDG2(void) {
2842:src-gen/sr5e1/clock.h **** 
2843:src-gen/sr5e1/clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_WWDG2);
2844:src-gen/sr5e1/clock.h **** }
2845:src-gen/sr5e1/clock.h **** 
2846:src-gen/sr5e1/clock.h **** /**
2847:src-gen/sr5e1/clock.h ****  * @brief   Resets WWDG2
2848:src-gen/sr5e1/clock.h ****  *
2849:src-gen/sr5e1/clock.h ****  * @api
2850:src-gen/sr5e1/clock.h ****  */
2851:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_WWDG2(void) {
2852:src-gen/sr5e1/clock.h **** 
2853:src-gen/sr5e1/clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_WWDG2);
2854:src-gen/sr5e1/clock.h **** }
2855:src-gen/sr5e1/clock.h **** 
2856:src-gen/sr5e1/clock.h **** /**
2857:src-gen/sr5e1/clock.h ****  * @brief   Enables IWDG1 clock
2858:src-gen/sr5e1/clock.h ****  *
2859:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2860:src-gen/sr5e1/clock.h ****  *                      sleep mode)
2861:src-gen/sr5e1/clock.h ****  *
2862:src-gen/sr5e1/clock.h ****  * @api
2863:src-gen/sr5e1/clock.h ****  */
2864:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_IWDG1(bool smode) {
2865:src-gen/sr5e1/clock.h **** 
2866:src-gen/sr5e1/clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_IWDG1);
2867:src-gen/sr5e1/clock.h **** }
2868:src-gen/sr5e1/clock.h **** 
2869:src-gen/sr5e1/clock.h **** /**
2870:src-gen/sr5e1/clock.h ****  * @brief   Disables IWDG1 clock
2871:src-gen/sr5e1/clock.h ****  *
2872:src-gen/sr5e1/clock.h ****  * @api
2873:src-gen/sr5e1/clock.h ****  */
2874:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_IWDG1(void) {
2875:src-gen/sr5e1/clock.h **** 
2876:src-gen/sr5e1/clock.h ****     clock_disable_APB1L(RCC_APB1LENR_IWDG1);
2877:src-gen/sr5e1/clock.h **** }
2878:src-gen/sr5e1/clock.h **** 
2879:src-gen/sr5e1/clock.h **** /**
2880:src-gen/sr5e1/clock.h ****  * @brief   Checks if IWDG1 clock is enabled
2881:src-gen/sr5e1/clock.h ****  *
2882:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
2883:src-gen/sr5e1/clock.h ****  *
2884:src-gen/sr5e1/clock.h ****  * @api
2885:src-gen/sr5e1/clock.h ****  */
2886:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_IWDG1(void) {
2887:src-gen/sr5e1/clock.h **** 
2888:src-gen/sr5e1/clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_IWDG1);
2889:src-gen/sr5e1/clock.h **** }
2890:src-gen/sr5e1/clock.h **** 
2891:src-gen/sr5e1/clock.h **** /**
2892:src-gen/sr5e1/clock.h ****  * @brief   Resets IWDG1
2893:src-gen/sr5e1/clock.h ****  *
2894:src-gen/sr5e1/clock.h ****  * @api
2895:src-gen/sr5e1/clock.h ****  */
2896:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_IWDG1(void) {
2897:src-gen/sr5e1/clock.h **** 
2898:src-gen/sr5e1/clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_IWDG1);
2899:src-gen/sr5e1/clock.h **** }
2900:src-gen/sr5e1/clock.h **** 
2901:src-gen/sr5e1/clock.h **** /**
2902:src-gen/sr5e1/clock.h ****  * @brief   Enables IWDG2 clock
2903:src-gen/sr5e1/clock.h ****  *
2904:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2905:src-gen/sr5e1/clock.h ****  *                      sleep mode)
2906:src-gen/sr5e1/clock.h ****  *
2907:src-gen/sr5e1/clock.h ****  * @api
2908:src-gen/sr5e1/clock.h ****  */
2909:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_IWDG2(bool smode) {
2910:src-gen/sr5e1/clock.h **** 
2911:src-gen/sr5e1/clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_IWDG2);
2912:src-gen/sr5e1/clock.h **** }
2913:src-gen/sr5e1/clock.h **** 
2914:src-gen/sr5e1/clock.h **** /**
2915:src-gen/sr5e1/clock.h ****  * @brief   Disables IWDG2 clock
2916:src-gen/sr5e1/clock.h ****  *
2917:src-gen/sr5e1/clock.h ****  * @api
2918:src-gen/sr5e1/clock.h ****  */
2919:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_IWDG2(void) {
2920:src-gen/sr5e1/clock.h **** 
2921:src-gen/sr5e1/clock.h ****     clock_disable_APB1L(RCC_APB1LENR_IWDG2);
2922:src-gen/sr5e1/clock.h **** }
2923:src-gen/sr5e1/clock.h **** 
2924:src-gen/sr5e1/clock.h **** /**
2925:src-gen/sr5e1/clock.h ****  * @brief   Checks if IWDG2 clock is enabled
2926:src-gen/sr5e1/clock.h ****  *
2927:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
2928:src-gen/sr5e1/clock.h ****  *
2929:src-gen/sr5e1/clock.h ****  * @api
2930:src-gen/sr5e1/clock.h ****  */
2931:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_IWDG2(void) {
2932:src-gen/sr5e1/clock.h **** 
2933:src-gen/sr5e1/clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_IWDG2);
2934:src-gen/sr5e1/clock.h **** }
2935:src-gen/sr5e1/clock.h **** 
2936:src-gen/sr5e1/clock.h **** /**
2937:src-gen/sr5e1/clock.h ****  * @brief   Resets IWDG2
2938:src-gen/sr5e1/clock.h ****  *
2939:src-gen/sr5e1/clock.h ****  * @api
2940:src-gen/sr5e1/clock.h ****  */
2941:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_IWDG2(void) {
2942:src-gen/sr5e1/clock.h **** 
2943:src-gen/sr5e1/clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_IWDG2);
2944:src-gen/sr5e1/clock.h **** }
2945:src-gen/sr5e1/clock.h **** 
2946:src-gen/sr5e1/clock.h **** /**
2947:src-gen/sr5e1/clock.h ****  * @brief   Enables RTC clock
2948:src-gen/sr5e1/clock.h ****  *
2949:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2950:src-gen/sr5e1/clock.h ****  *                      sleep mode)
2951:src-gen/sr5e1/clock.h ****  *
2952:src-gen/sr5e1/clock.h ****  * @api
2953:src-gen/sr5e1/clock.h ****  */
2954:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_RTC(bool smode) {
2955:src-gen/sr5e1/clock.h **** 
2956:src-gen/sr5e1/clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_RTC);
2957:src-gen/sr5e1/clock.h **** }
2958:src-gen/sr5e1/clock.h **** 
2959:src-gen/sr5e1/clock.h **** /**
2960:src-gen/sr5e1/clock.h ****  * @brief   Disables RTC clock
2961:src-gen/sr5e1/clock.h ****  *
2962:src-gen/sr5e1/clock.h ****  * @api
2963:src-gen/sr5e1/clock.h ****  */
2964:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_RTC(void) {
2965:src-gen/sr5e1/clock.h **** 
2966:src-gen/sr5e1/clock.h ****     clock_disable_APB1L(RCC_APB1LENR_RTC);
2967:src-gen/sr5e1/clock.h **** }
2968:src-gen/sr5e1/clock.h **** 
2969:src-gen/sr5e1/clock.h **** /**
2970:src-gen/sr5e1/clock.h ****  * @brief   Checks if RTC clock is enabled
2971:src-gen/sr5e1/clock.h ****  *
2972:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
2973:src-gen/sr5e1/clock.h ****  *
2974:src-gen/sr5e1/clock.h ****  * @api
2975:src-gen/sr5e1/clock.h ****  */
2976:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_RTC(void) {
2977:src-gen/sr5e1/clock.h **** 
2978:src-gen/sr5e1/clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_RTC);
2979:src-gen/sr5e1/clock.h **** }
2980:src-gen/sr5e1/clock.h **** 
2981:src-gen/sr5e1/clock.h **** /**
2982:src-gen/sr5e1/clock.h ****  * @brief   Resets RTC
2983:src-gen/sr5e1/clock.h ****  *
2984:src-gen/sr5e1/clock.h ****  * @api
2985:src-gen/sr5e1/clock.h ****  */
2986:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_RTC(void) {
2987:src-gen/sr5e1/clock.h **** 
2988:src-gen/sr5e1/clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_RTC);
2989:src-gen/sr5e1/clock.h **** }
2990:src-gen/sr5e1/clock.h **** 
2991:src-gen/sr5e1/clock.h **** /**
2992:src-gen/sr5e1/clock.h ****  * @brief   Enables I2C1 clock
2993:src-gen/sr5e1/clock.h ****  *
2994:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2995:src-gen/sr5e1/clock.h ****  *                      sleep mode)
2996:src-gen/sr5e1/clock.h ****  *
2997:src-gen/sr5e1/clock.h ****  * @api
2998:src-gen/sr5e1/clock.h ****  */
2999:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_I2C1(bool smode) {
3000:src-gen/sr5e1/clock.h **** 
3001:src-gen/sr5e1/clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_I2C1);
3002:src-gen/sr5e1/clock.h **** }
3003:src-gen/sr5e1/clock.h **** 
3004:src-gen/sr5e1/clock.h **** /**
3005:src-gen/sr5e1/clock.h ****  * @brief   Disables I2C1 clock
3006:src-gen/sr5e1/clock.h ****  *
3007:src-gen/sr5e1/clock.h ****  * @api
3008:src-gen/sr5e1/clock.h ****  */
3009:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_I2C1(void) {
3010:src-gen/sr5e1/clock.h **** 
3011:src-gen/sr5e1/clock.h ****     clock_disable_APB1L(RCC_APB1LENR_I2C1);
3012:src-gen/sr5e1/clock.h **** }
3013:src-gen/sr5e1/clock.h **** 
3014:src-gen/sr5e1/clock.h **** /**
3015:src-gen/sr5e1/clock.h ****  * @brief   Checks if I2C1 clock is enabled
3016:src-gen/sr5e1/clock.h ****  *
3017:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
3018:src-gen/sr5e1/clock.h ****  *
3019:src-gen/sr5e1/clock.h ****  * @api
3020:src-gen/sr5e1/clock.h ****  */
3021:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_I2C1(void) {
3022:src-gen/sr5e1/clock.h **** 
3023:src-gen/sr5e1/clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_I2C1);
3024:src-gen/sr5e1/clock.h **** }
3025:src-gen/sr5e1/clock.h **** 
3026:src-gen/sr5e1/clock.h **** /**
3027:src-gen/sr5e1/clock.h ****  * @brief   Enables I2C2 clock
3028:src-gen/sr5e1/clock.h ****  *
3029:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3030:src-gen/sr5e1/clock.h ****  *                      sleep mode)
3031:src-gen/sr5e1/clock.h ****  *
3032:src-gen/sr5e1/clock.h ****  * @api
3033:src-gen/sr5e1/clock.h ****  */
3034:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_I2C2(bool smode) {
3035:src-gen/sr5e1/clock.h **** 
3036:src-gen/sr5e1/clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_I2C2);
3037:src-gen/sr5e1/clock.h **** }
3038:src-gen/sr5e1/clock.h **** 
3039:src-gen/sr5e1/clock.h **** /**
3040:src-gen/sr5e1/clock.h ****  * @brief   Disables I2C2 clock
3041:src-gen/sr5e1/clock.h ****  *
3042:src-gen/sr5e1/clock.h ****  * @api
3043:src-gen/sr5e1/clock.h ****  */
3044:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_I2C2(void) {
3045:src-gen/sr5e1/clock.h **** 
3046:src-gen/sr5e1/clock.h ****     clock_disable_APB1L(RCC_APB1LENR_I2C2);
3047:src-gen/sr5e1/clock.h **** }
3048:src-gen/sr5e1/clock.h **** 
3049:src-gen/sr5e1/clock.h **** /**
3050:src-gen/sr5e1/clock.h ****  * @brief   Checks if I2C2 clock is enabled
3051:src-gen/sr5e1/clock.h ****  *
3052:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
3053:src-gen/sr5e1/clock.h ****  *
3054:src-gen/sr5e1/clock.h ****  * @api
3055:src-gen/sr5e1/clock.h ****  */
3056:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_I2C2(void) {
3057:src-gen/sr5e1/clock.h **** 
3058:src-gen/sr5e1/clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_I2C2);
3059:src-gen/sr5e1/clock.h **** }
3060:src-gen/sr5e1/clock.h **** 
3061:src-gen/sr5e1/clock.h **** /**
3062:src-gen/sr5e1/clock.h ****  * @brief   Enables SPI1 clock
3063:src-gen/sr5e1/clock.h ****  *
3064:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3065:src-gen/sr5e1/clock.h ****  *                      sleep mode)
3066:src-gen/sr5e1/clock.h ****  *
3067:src-gen/sr5e1/clock.h ****  * @api
3068:src-gen/sr5e1/clock.h ****  */
3069:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_SPI1(bool smode) {
3070:src-gen/sr5e1/clock.h **** 
3071:src-gen/sr5e1/clock.h ****     clock_enable_APB2L(smode, RCC_APB2LENR_SPI1);
3072:src-gen/sr5e1/clock.h **** }
3073:src-gen/sr5e1/clock.h **** 
3074:src-gen/sr5e1/clock.h **** /**
3075:src-gen/sr5e1/clock.h ****  * @brief   Disables SPI1 clock
3076:src-gen/sr5e1/clock.h ****  *
3077:src-gen/sr5e1/clock.h ****  * @api
3078:src-gen/sr5e1/clock.h ****  */
3079:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_SPI1(void) {
3080:src-gen/sr5e1/clock.h **** 
3081:src-gen/sr5e1/clock.h ****     clock_disable_APB2L(RCC_APB2LENR_SPI1);
3082:src-gen/sr5e1/clock.h **** }
3083:src-gen/sr5e1/clock.h **** 
3084:src-gen/sr5e1/clock.h **** /**
3085:src-gen/sr5e1/clock.h ****  * @brief   Checks if SPI1 clock is enabled
3086:src-gen/sr5e1/clock.h ****  *
3087:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
3088:src-gen/sr5e1/clock.h ****  *
3089:src-gen/sr5e1/clock.h ****  * @api
3090:src-gen/sr5e1/clock.h ****  */
3091:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_SPI1(void) {
3092:src-gen/sr5e1/clock.h **** 
3093:src-gen/sr5e1/clock.h ****     return is_clock_enable_APB2L(RCC_APB2LENR_SPI1);
3094:src-gen/sr5e1/clock.h **** }
3095:src-gen/sr5e1/clock.h **** 
3096:src-gen/sr5e1/clock.h **** /**
3097:src-gen/sr5e1/clock.h ****  * @brief   Resets SPI1
3098:src-gen/sr5e1/clock.h ****  *
3099:src-gen/sr5e1/clock.h ****  * @api
3100:src-gen/sr5e1/clock.h ****  */
3101:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_SPI1(void) {
3102:src-gen/sr5e1/clock.h **** 
3103:src-gen/sr5e1/clock.h ****     clock_reset_APB2L(RCC_APB2LRSTR_SPI1);
3104:src-gen/sr5e1/clock.h **** }
3105:src-gen/sr5e1/clock.h **** 
3106:src-gen/sr5e1/clock.h **** /**
3107:src-gen/sr5e1/clock.h ****  * @brief   Enables SPI2 clock
3108:src-gen/sr5e1/clock.h ****  *
3109:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3110:src-gen/sr5e1/clock.h ****  *                      sleep mode)
3111:src-gen/sr5e1/clock.h ****  *
3112:src-gen/sr5e1/clock.h ****  * @api
3113:src-gen/sr5e1/clock.h ****  */
3114:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_SPI2(bool smode) {
3115:src-gen/sr5e1/clock.h **** 
3116:src-gen/sr5e1/clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_SPI2);
3117:src-gen/sr5e1/clock.h **** }
3118:src-gen/sr5e1/clock.h **** 
3119:src-gen/sr5e1/clock.h **** /**
3120:src-gen/sr5e1/clock.h ****  * @brief   Disables SPI2 clock
3121:src-gen/sr5e1/clock.h ****  *
3122:src-gen/sr5e1/clock.h ****  * @api
3123:src-gen/sr5e1/clock.h ****  */
3124:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_SPI2(void) {
3125:src-gen/sr5e1/clock.h **** 
3126:src-gen/sr5e1/clock.h ****     clock_disable_APB1L(RCC_APB1LENR_SPI2);
3127:src-gen/sr5e1/clock.h **** }
3128:src-gen/sr5e1/clock.h **** 
3129:src-gen/sr5e1/clock.h **** /**
3130:src-gen/sr5e1/clock.h ****  * @brief   Checks if SPI2 clock is enabled
3131:src-gen/sr5e1/clock.h ****  *
3132:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
3133:src-gen/sr5e1/clock.h ****  *
3134:src-gen/sr5e1/clock.h ****  * @api
3135:src-gen/sr5e1/clock.h ****  */
3136:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_SPI2(void) {
3137:src-gen/sr5e1/clock.h **** 
3138:src-gen/sr5e1/clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_SPI2);
3139:src-gen/sr5e1/clock.h **** }
3140:src-gen/sr5e1/clock.h **** 
3141:src-gen/sr5e1/clock.h **** /**
3142:src-gen/sr5e1/clock.h ****  * @brief   Resets SPI2
3143:src-gen/sr5e1/clock.h ****  *
3144:src-gen/sr5e1/clock.h ****  * @api
3145:src-gen/sr5e1/clock.h ****  */
3146:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_SPI2(void) {
3147:src-gen/sr5e1/clock.h **** 
3148:src-gen/sr5e1/clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_SPI2);
3149:src-gen/sr5e1/clock.h **** }
3150:src-gen/sr5e1/clock.h **** 
3151:src-gen/sr5e1/clock.h **** /**
3152:src-gen/sr5e1/clock.h ****  * @brief   Enables SPI3 clock
3153:src-gen/sr5e1/clock.h ****  *
3154:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3155:src-gen/sr5e1/clock.h ****  *                      sleep mode)
3156:src-gen/sr5e1/clock.h ****  *
3157:src-gen/sr5e1/clock.h ****  * @api
3158:src-gen/sr5e1/clock.h ****  */
3159:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_SPI3(bool smode) {
3160:src-gen/sr5e1/clock.h **** 
3161:src-gen/sr5e1/clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_SPI3);
3162:src-gen/sr5e1/clock.h **** }
3163:src-gen/sr5e1/clock.h **** 
3164:src-gen/sr5e1/clock.h **** /**
3165:src-gen/sr5e1/clock.h ****  * @brief   Disables SPI3 clock
3166:src-gen/sr5e1/clock.h ****  *
3167:src-gen/sr5e1/clock.h ****  * @api
3168:src-gen/sr5e1/clock.h ****  */
3169:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_SPI3(void) {
3170:src-gen/sr5e1/clock.h **** 
3171:src-gen/sr5e1/clock.h ****     clock_disable_APB1L(RCC_APB1LENR_SPI3);
3172:src-gen/sr5e1/clock.h **** }
3173:src-gen/sr5e1/clock.h **** 
3174:src-gen/sr5e1/clock.h **** /**
3175:src-gen/sr5e1/clock.h ****  * @brief   Checks if SPI3 clock is enabled
3176:src-gen/sr5e1/clock.h ****  *
3177:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
3178:src-gen/sr5e1/clock.h ****  *
3179:src-gen/sr5e1/clock.h ****  * @api
3180:src-gen/sr5e1/clock.h ****  */
3181:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_SPI3(void) {
3182:src-gen/sr5e1/clock.h **** 
3183:src-gen/sr5e1/clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_SPI3);
3184:src-gen/sr5e1/clock.h **** }
3185:src-gen/sr5e1/clock.h **** 
3186:src-gen/sr5e1/clock.h **** /**
3187:src-gen/sr5e1/clock.h ****  * @brief   Resets SPI3
3188:src-gen/sr5e1/clock.h ****  *
3189:src-gen/sr5e1/clock.h ****  * @api
3190:src-gen/sr5e1/clock.h ****  */
3191:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_SPI3(void) {
3192:src-gen/sr5e1/clock.h **** 
3193:src-gen/sr5e1/clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_SPI3);
3194:src-gen/sr5e1/clock.h **** }
3195:src-gen/sr5e1/clock.h **** 
3196:src-gen/sr5e1/clock.h **** /**
3197:src-gen/sr5e1/clock.h ****  * @brief   Enables SPI4 clock
3198:src-gen/sr5e1/clock.h ****  *
3199:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3200:src-gen/sr5e1/clock.h ****  *                      sleep mode)
3201:src-gen/sr5e1/clock.h ****  *
3202:src-gen/sr5e1/clock.h ****  * @api
3203:src-gen/sr5e1/clock.h ****  */
3204:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_SPI4(bool smode) {
3205:src-gen/sr5e1/clock.h **** 
3206:src-gen/sr5e1/clock.h ****     clock_enable_APB2L(smode, RCC_APB2LENR_SPI4);
3207:src-gen/sr5e1/clock.h **** }
3208:src-gen/sr5e1/clock.h **** 
3209:src-gen/sr5e1/clock.h **** /**
3210:src-gen/sr5e1/clock.h ****  * @brief   Disables SPI4 clock
3211:src-gen/sr5e1/clock.h ****  *
3212:src-gen/sr5e1/clock.h ****  * @api
3213:src-gen/sr5e1/clock.h ****  */
3214:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_SPI4(void) {
3215:src-gen/sr5e1/clock.h **** 
3216:src-gen/sr5e1/clock.h ****     clock_disable_APB2L(RCC_APB2LENR_SPI4);
3217:src-gen/sr5e1/clock.h **** }
3218:src-gen/sr5e1/clock.h **** 
3219:src-gen/sr5e1/clock.h **** /**
3220:src-gen/sr5e1/clock.h ****  * @brief   Checks if SPI4 clock is enabled
3221:src-gen/sr5e1/clock.h ****  *
3222:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
3223:src-gen/sr5e1/clock.h ****  *
3224:src-gen/sr5e1/clock.h ****  * @api
3225:src-gen/sr5e1/clock.h ****  */
3226:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_SPI4(void) {
3227:src-gen/sr5e1/clock.h **** 
3228:src-gen/sr5e1/clock.h ****     return is_clock_enable_APB2L(RCC_APB2LENR_SPI4);
3229:src-gen/sr5e1/clock.h **** }
3230:src-gen/sr5e1/clock.h **** 
3231:src-gen/sr5e1/clock.h **** /**
3232:src-gen/sr5e1/clock.h ****  * @brief   Resets SPI4
3233:src-gen/sr5e1/clock.h ****  *
3234:src-gen/sr5e1/clock.h ****  * @api
3235:src-gen/sr5e1/clock.h ****  */
3236:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_SPI4(void) {
3237:src-gen/sr5e1/clock.h **** 
3238:src-gen/sr5e1/clock.h ****     clock_reset_APB2L(RCC_APB2LRSTR_SPI4);
3239:src-gen/sr5e1/clock.h **** }
3240:src-gen/sr5e1/clock.h **** 
3241:src-gen/sr5e1/clock.h **** /**
3242:src-gen/sr5e1/clock.h ****  * @brief   Enables SMPU clock
3243:src-gen/sr5e1/clock.h ****  *
3244:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3245:src-gen/sr5e1/clock.h ****  *                      sleep mode)
3246:src-gen/sr5e1/clock.h ****  *
3247:src-gen/sr5e1/clock.h ****  * @api
3248:src-gen/sr5e1/clock.h ****  */
3249:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_SMPU(bool smode) {
3250:src-gen/sr5e1/clock.h **** 
3251:src-gen/sr5e1/clock.h ****     clock_enable_APB2L(smode, RCC_APB2LENR_SMPU);
3252:src-gen/sr5e1/clock.h **** }
3253:src-gen/sr5e1/clock.h **** 
3254:src-gen/sr5e1/clock.h **** /**
3255:src-gen/sr5e1/clock.h ****  * @brief   Disables SMPU clock
3256:src-gen/sr5e1/clock.h ****  *
3257:src-gen/sr5e1/clock.h ****  * @api
3258:src-gen/sr5e1/clock.h ****  */
3259:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_SMPU(void) {
3260:src-gen/sr5e1/clock.h **** 
3261:src-gen/sr5e1/clock.h ****     clock_disable_APB2L(RCC_APB2LENR_SMPU);
3262:src-gen/sr5e1/clock.h **** }
3263:src-gen/sr5e1/clock.h **** 
3264:src-gen/sr5e1/clock.h **** /**
3265:src-gen/sr5e1/clock.h ****  * @brief   Checks if SMPU clock is enabled
3266:src-gen/sr5e1/clock.h ****  *
3267:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
3268:src-gen/sr5e1/clock.h ****  *
3269:src-gen/sr5e1/clock.h ****  * @api
3270:src-gen/sr5e1/clock.h ****  */
3271:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_SMPU(void) {
3272:src-gen/sr5e1/clock.h **** 
3273:src-gen/sr5e1/clock.h ****     return is_clock_enable_APB2L(RCC_APB2LENR_SMPU);
3274:src-gen/sr5e1/clock.h **** }
3275:src-gen/sr5e1/clock.h **** 
3276:src-gen/sr5e1/clock.h **** /**
3277:src-gen/sr5e1/clock.h ****  * @brief   Resets SMPU
3278:src-gen/sr5e1/clock.h ****  *
3279:src-gen/sr5e1/clock.h ****  * @api
3280:src-gen/sr5e1/clock.h ****  */
3281:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_SMPU(void) {
3282:src-gen/sr5e1/clock.h **** 
3283:src-gen/sr5e1/clock.h ****     clock_reset_APB2L(RCC_APB2LRSTR_SMPU);
3284:src-gen/sr5e1/clock.h **** }
3285:src-gen/sr5e1/clock.h **** 
3286:src-gen/sr5e1/clock.h **** /**
3287:src-gen/sr5e1/clock.h ****  * @brief   Enables TIM1 clock
3288:src-gen/sr5e1/clock.h ****  *
3289:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3290:src-gen/sr5e1/clock.h ****  *                      sleep mode)
3291:src-gen/sr5e1/clock.h ****  *
3292:src-gen/sr5e1/clock.h ****  * @api
3293:src-gen/sr5e1/clock.h ****  */
3294:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_TIM1(bool smode) {
3295:src-gen/sr5e1/clock.h **** 
3296:src-gen/sr5e1/clock.h ****     clock_enable_APB2L(smode, RCC_APB2LENR_TIM1_PWM);
3297:src-gen/sr5e1/clock.h **** }
3298:src-gen/sr5e1/clock.h **** 
3299:src-gen/sr5e1/clock.h **** /**
3300:src-gen/sr5e1/clock.h ****  * @brief   Disables TIM1 clock
3301:src-gen/sr5e1/clock.h ****  *
3302:src-gen/sr5e1/clock.h ****  * @api
3303:src-gen/sr5e1/clock.h ****  */
3304:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_TIM1(void) {
3305:src-gen/sr5e1/clock.h **** 
3306:src-gen/sr5e1/clock.h ****     clock_disable_APB2L(RCC_APB2LENR_TIM1_PWM);
3307:src-gen/sr5e1/clock.h **** }
3308:src-gen/sr5e1/clock.h **** 
3309:src-gen/sr5e1/clock.h **** /**
3310:src-gen/sr5e1/clock.h ****  * @brief   Checks if TIM1 clock is enabled
3311:src-gen/sr5e1/clock.h ****  *
3312:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
3313:src-gen/sr5e1/clock.h ****  *
3314:src-gen/sr5e1/clock.h ****  * @api
3315:src-gen/sr5e1/clock.h ****  */
3316:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_TIM1(void) {
3317:src-gen/sr5e1/clock.h **** 
3318:src-gen/sr5e1/clock.h ****     return is_clock_enable_APB2L(RCC_APB2LENR_TIM1_PWM);
3319:src-gen/sr5e1/clock.h **** }
3320:src-gen/sr5e1/clock.h **** 
3321:src-gen/sr5e1/clock.h **** /**
3322:src-gen/sr5e1/clock.h ****  * @brief   Resets TIM1
3323:src-gen/sr5e1/clock.h ****  *
3324:src-gen/sr5e1/clock.h ****  * @api
3325:src-gen/sr5e1/clock.h ****  */
3326:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_TIM1(void) {
3327:src-gen/sr5e1/clock.h **** 
3328:src-gen/sr5e1/clock.h ****     clock_reset_APB2L(RCC_APB2LRSTR_TIM1_PWM);
3329:src-gen/sr5e1/clock.h **** }
3330:src-gen/sr5e1/clock.h **** 
3331:src-gen/sr5e1/clock.h **** /**
3332:src-gen/sr5e1/clock.h ****  * @brief   Enables TIM2 clock
3333:src-gen/sr5e1/clock.h ****  *
3334:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3335:src-gen/sr5e1/clock.h ****  *                      sleep mode)
3336:src-gen/sr5e1/clock.h ****  *
3337:src-gen/sr5e1/clock.h ****  * @api
3338:src-gen/sr5e1/clock.h ****  */
3339:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_TIM2(bool smode) {
3340:src-gen/sr5e1/clock.h **** 
3341:src-gen/sr5e1/clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_TIM2);
3342:src-gen/sr5e1/clock.h **** }
3343:src-gen/sr5e1/clock.h **** 
3344:src-gen/sr5e1/clock.h **** /**
3345:src-gen/sr5e1/clock.h ****  * @brief   Disables TIM2 clock
3346:src-gen/sr5e1/clock.h ****  *
3347:src-gen/sr5e1/clock.h ****  * @api
3348:src-gen/sr5e1/clock.h ****  */
3349:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_TIM2(void) {
3350:src-gen/sr5e1/clock.h **** 
3351:src-gen/sr5e1/clock.h ****     clock_disable_APB1L(RCC_APB1LENR_TIM2);
3352:src-gen/sr5e1/clock.h **** }
3353:src-gen/sr5e1/clock.h **** 
3354:src-gen/sr5e1/clock.h **** /**
3355:src-gen/sr5e1/clock.h ****  * @brief   Checks if TIM2 clock is enabled
3356:src-gen/sr5e1/clock.h ****  *
3357:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
3358:src-gen/sr5e1/clock.h ****  *
3359:src-gen/sr5e1/clock.h ****  * @api
3360:src-gen/sr5e1/clock.h ****  */
3361:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_TIM2(void) {
3362:src-gen/sr5e1/clock.h **** 
3363:src-gen/sr5e1/clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_TIM2);
3364:src-gen/sr5e1/clock.h **** }
3365:src-gen/sr5e1/clock.h **** 
3366:src-gen/sr5e1/clock.h **** /**
3367:src-gen/sr5e1/clock.h ****  * @brief   Resets TIM2
3368:src-gen/sr5e1/clock.h ****  *
3369:src-gen/sr5e1/clock.h ****  * @api
3370:src-gen/sr5e1/clock.h ****  */
3371:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_TIM2(void) {
3372:src-gen/sr5e1/clock.h **** 
3373:src-gen/sr5e1/clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_TIM2);
3374:src-gen/sr5e1/clock.h **** }
3375:src-gen/sr5e1/clock.h **** 
3376:src-gen/sr5e1/clock.h **** /**
3377:src-gen/sr5e1/clock.h ****  * @brief   Enables TIM3 clock
3378:src-gen/sr5e1/clock.h ****  *
3379:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3380:src-gen/sr5e1/clock.h ****  *                      sleep mode)
3381:src-gen/sr5e1/clock.h ****  *
3382:src-gen/sr5e1/clock.h ****  * @api
3383:src-gen/sr5e1/clock.h ****  */
3384:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_TIM3(bool smode) {
3385:src-gen/sr5e1/clock.h **** 
3386:src-gen/sr5e1/clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_TIM3);
3387:src-gen/sr5e1/clock.h **** }
3388:src-gen/sr5e1/clock.h **** 
3389:src-gen/sr5e1/clock.h **** /**
3390:src-gen/sr5e1/clock.h ****  * @brief   Disables TIM3 clock
3391:src-gen/sr5e1/clock.h ****  *
3392:src-gen/sr5e1/clock.h ****  * @api
3393:src-gen/sr5e1/clock.h ****  */
3394:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_TIM3(void) {
3395:src-gen/sr5e1/clock.h **** 
3396:src-gen/sr5e1/clock.h ****     clock_disable_APB1L(RCC_APB1LENR_TIM3);
3397:src-gen/sr5e1/clock.h **** }
3398:src-gen/sr5e1/clock.h **** 
3399:src-gen/sr5e1/clock.h **** /**
3400:src-gen/sr5e1/clock.h ****  * @brief   Checks if TIM3 clock is enabled
3401:src-gen/sr5e1/clock.h ****  *
3402:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
3403:src-gen/sr5e1/clock.h ****  *
3404:src-gen/sr5e1/clock.h ****  * @api
3405:src-gen/sr5e1/clock.h ****  */
3406:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_TIM3(void) {
3407:src-gen/sr5e1/clock.h **** 
3408:src-gen/sr5e1/clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_TIM3);
3409:src-gen/sr5e1/clock.h **** }
3410:src-gen/sr5e1/clock.h **** 
3411:src-gen/sr5e1/clock.h **** /**
3412:src-gen/sr5e1/clock.h ****  * @brief   Resets TIM3
3413:src-gen/sr5e1/clock.h ****  *
3414:src-gen/sr5e1/clock.h ****  * @api
3415:src-gen/sr5e1/clock.h ****  */
3416:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_TIM3(void) {
3417:src-gen/sr5e1/clock.h **** 
3418:src-gen/sr5e1/clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_TIM3);
3419:src-gen/sr5e1/clock.h **** }
3420:src-gen/sr5e1/clock.h **** 
3421:src-gen/sr5e1/clock.h **** /**
3422:src-gen/sr5e1/clock.h ****  * @brief   Enables TIM4 clock
3423:src-gen/sr5e1/clock.h ****  *
3424:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3425:src-gen/sr5e1/clock.h ****  *                      sleep mode)
3426:src-gen/sr5e1/clock.h ****  *
3427:src-gen/sr5e1/clock.h ****  * @api
3428:src-gen/sr5e1/clock.h ****  */
3429:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_TIM4(bool smode) {
3430:src-gen/sr5e1/clock.h **** 
3431:src-gen/sr5e1/clock.h ****     clock_enable_APB2L(smode, RCC_APB2LENR_TIM4);
3432:src-gen/sr5e1/clock.h **** }
3433:src-gen/sr5e1/clock.h **** 
3434:src-gen/sr5e1/clock.h **** /**
3435:src-gen/sr5e1/clock.h ****  * @brief   Disables TIM4 clock
3436:src-gen/sr5e1/clock.h ****  *
3437:src-gen/sr5e1/clock.h ****  * @api
3438:src-gen/sr5e1/clock.h ****  */
3439:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_TIM4(void) {
3440:src-gen/sr5e1/clock.h **** 
3441:src-gen/sr5e1/clock.h ****     clock_disable_APB2L(RCC_APB2LENR_TIM4);
3442:src-gen/sr5e1/clock.h **** }
3443:src-gen/sr5e1/clock.h **** 
3444:src-gen/sr5e1/clock.h **** /**
3445:src-gen/sr5e1/clock.h ****  * @brief   Checks if TIM4 clock is enabled
3446:src-gen/sr5e1/clock.h ****  *
3447:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
3448:src-gen/sr5e1/clock.h ****  *
3449:src-gen/sr5e1/clock.h ****  * @api
3450:src-gen/sr5e1/clock.h ****  */
3451:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_TIM4(void) {
3452:src-gen/sr5e1/clock.h **** 
3453:src-gen/sr5e1/clock.h ****     return is_clock_enable_APB2L(RCC_APB2LENR_TIM4);
3454:src-gen/sr5e1/clock.h **** }
3455:src-gen/sr5e1/clock.h **** 
3456:src-gen/sr5e1/clock.h **** /**
3457:src-gen/sr5e1/clock.h ****  * @brief   Resets TIM4
3458:src-gen/sr5e1/clock.h ****  *
3459:src-gen/sr5e1/clock.h ****  * @api
3460:src-gen/sr5e1/clock.h ****  */
3461:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_TIM4(void) {
3462:src-gen/sr5e1/clock.h **** 
3463:src-gen/sr5e1/clock.h ****     clock_reset_APB2L(RCC_APB2LRSTR_TIM4);
3464:src-gen/sr5e1/clock.h **** }
3465:src-gen/sr5e1/clock.h **** 
3466:src-gen/sr5e1/clock.h **** /**
3467:src-gen/sr5e1/clock.h ****  * @brief   Enables TIM5 clock
3468:src-gen/sr5e1/clock.h ****  *
3469:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3470:src-gen/sr5e1/clock.h ****  *                      sleep mode)
3471:src-gen/sr5e1/clock.h ****  *
3472:src-gen/sr5e1/clock.h ****  * @api
3473:src-gen/sr5e1/clock.h ****  */
3474:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_TIM5(bool smode) {
3475:src-gen/sr5e1/clock.h **** 
3476:src-gen/sr5e1/clock.h ****     clock_enable_APB2L(smode, RCC_APB2LENR_TIM5);
3477:src-gen/sr5e1/clock.h **** }
3478:src-gen/sr5e1/clock.h **** 
3479:src-gen/sr5e1/clock.h **** /**
3480:src-gen/sr5e1/clock.h ****  * @brief   Disables TIM5 clock
3481:src-gen/sr5e1/clock.h ****  *
3482:src-gen/sr5e1/clock.h ****  * @api
3483:src-gen/sr5e1/clock.h ****  */
3484:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_TIM5(void) {
3485:src-gen/sr5e1/clock.h **** 
3486:src-gen/sr5e1/clock.h ****     clock_disable_APB2L(RCC_APB2LENR_TIM5);
3487:src-gen/sr5e1/clock.h **** }
3488:src-gen/sr5e1/clock.h **** 
3489:src-gen/sr5e1/clock.h **** /**
3490:src-gen/sr5e1/clock.h ****  * @brief   Checks if TIM5 clock is enabled
3491:src-gen/sr5e1/clock.h ****  *
3492:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
3493:src-gen/sr5e1/clock.h ****  *
3494:src-gen/sr5e1/clock.h ****  * @api
3495:src-gen/sr5e1/clock.h ****  */
3496:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_TIM5(void) {
3497:src-gen/sr5e1/clock.h **** 
3498:src-gen/sr5e1/clock.h ****     return is_clock_enable_APB2L(RCC_APB2LENR_TIM5);
3499:src-gen/sr5e1/clock.h **** }
3500:src-gen/sr5e1/clock.h **** 
3501:src-gen/sr5e1/clock.h **** /**
3502:src-gen/sr5e1/clock.h ****  * @brief   Resets TIM5
3503:src-gen/sr5e1/clock.h ****  *
3504:src-gen/sr5e1/clock.h ****  * @api
3505:src-gen/sr5e1/clock.h ****  */
3506:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_TIM5(void) {
3507:src-gen/sr5e1/clock.h **** 
3508:src-gen/sr5e1/clock.h ****     clock_reset_APB2L(RCC_APB2LRSTR_TIM5);
3509:src-gen/sr5e1/clock.h **** }
3510:src-gen/sr5e1/clock.h **** 
3511:src-gen/sr5e1/clock.h **** /**
3512:src-gen/sr5e1/clock.h ****  * @brief   Enables TIM6 clock
3513:src-gen/sr5e1/clock.h ****  *
3514:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3515:src-gen/sr5e1/clock.h ****  *                      sleep mode)
3516:src-gen/sr5e1/clock.h ****  *
3517:src-gen/sr5e1/clock.h ****  * @api
3518:src-gen/sr5e1/clock.h ****  */
3519:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_TIM6(bool smode) {
3520:src-gen/sr5e1/clock.h **** 
3521:src-gen/sr5e1/clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_TIM6);
3522:src-gen/sr5e1/clock.h **** }
3523:src-gen/sr5e1/clock.h **** 
3524:src-gen/sr5e1/clock.h **** /**
3525:src-gen/sr5e1/clock.h ****  * @brief   Disables TIM6 clock
3526:src-gen/sr5e1/clock.h ****  *
3527:src-gen/sr5e1/clock.h ****  * @api
3528:src-gen/sr5e1/clock.h ****  */
3529:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_TIM6(void) {
3530:src-gen/sr5e1/clock.h **** 
3531:src-gen/sr5e1/clock.h ****     clock_disable_APB1L(RCC_APB1LENR_TIM6);
3532:src-gen/sr5e1/clock.h **** }
3533:src-gen/sr5e1/clock.h **** 
3534:src-gen/sr5e1/clock.h **** /**
3535:src-gen/sr5e1/clock.h ****  * @brief   Checks if TIM6 clock is enabled
3536:src-gen/sr5e1/clock.h ****  *
3537:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
3538:src-gen/sr5e1/clock.h ****  *
3539:src-gen/sr5e1/clock.h ****  * @api
3540:src-gen/sr5e1/clock.h ****  */
3541:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_TIM6(void) {
3542:src-gen/sr5e1/clock.h **** 
3543:src-gen/sr5e1/clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_TIM6);
3544:src-gen/sr5e1/clock.h **** }
3545:src-gen/sr5e1/clock.h **** 
3546:src-gen/sr5e1/clock.h **** /**
3547:src-gen/sr5e1/clock.h ****  * @brief   Resets TIM6
3548:src-gen/sr5e1/clock.h ****  *
3549:src-gen/sr5e1/clock.h ****  * @api
3550:src-gen/sr5e1/clock.h ****  */
3551:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_TIM6(void) {
3552:src-gen/sr5e1/clock.h **** 
3553:src-gen/sr5e1/clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_TIM6);
3554:src-gen/sr5e1/clock.h **** }
3555:src-gen/sr5e1/clock.h **** 
3556:src-gen/sr5e1/clock.h **** /**
3557:src-gen/sr5e1/clock.h ****  * @brief   Enables TIM7 clock
3558:src-gen/sr5e1/clock.h ****  *
3559:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3560:src-gen/sr5e1/clock.h ****  *                      sleep mode)
3561:src-gen/sr5e1/clock.h ****  *
3562:src-gen/sr5e1/clock.h ****  * @api
3563:src-gen/sr5e1/clock.h ****  */
3564:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_TIM7(bool smode) {
3565:src-gen/sr5e1/clock.h **** 
3566:src-gen/sr5e1/clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_TIM7);
3567:src-gen/sr5e1/clock.h **** }
3568:src-gen/sr5e1/clock.h **** 
3569:src-gen/sr5e1/clock.h **** /**
3570:src-gen/sr5e1/clock.h ****  * @brief   Disables TIM7 clock
3571:src-gen/sr5e1/clock.h ****  *
3572:src-gen/sr5e1/clock.h ****  * @api
3573:src-gen/sr5e1/clock.h ****  */
3574:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_TIM7(void) {
3575:src-gen/sr5e1/clock.h **** 
3576:src-gen/sr5e1/clock.h ****     clock_disable_APB1L(RCC_APB1LENR_TIM7);
3577:src-gen/sr5e1/clock.h **** }
3578:src-gen/sr5e1/clock.h **** 
3579:src-gen/sr5e1/clock.h **** /**
3580:src-gen/sr5e1/clock.h ****  * @brief   Checks if TIM7 clock is enabled
3581:src-gen/sr5e1/clock.h ****  *
3582:src-gen/sr5e1/clock.h ****  * @return              true if the clock is enabled, false otherwise
3583:src-gen/sr5e1/clock.h ****  *
3584:src-gen/sr5e1/clock.h ****  * @api
3585:src-gen/sr5e1/clock.h ****  */
3586:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_TIM7(void) {
3587:src-gen/sr5e1/clock.h **** 
3588:src-gen/sr5e1/clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_TIM7);
3589:src-gen/sr5e1/clock.h **** }
3590:src-gen/sr5e1/clock.h **** 
3591:src-gen/sr5e1/clock.h **** /**
3592:src-gen/sr5e1/clock.h ****  * @brief   Resets TIM7
3593:src-gen/sr5e1/clock.h ****  *
3594:src-gen/sr5e1/clock.h ****  * @api
3595:src-gen/sr5e1/clock.h ****  */
3596:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_reset_TIM7(void) {
3597:src-gen/sr5e1/clock.h **** 
3598:src-gen/sr5e1/clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_TIM7);
3599:src-gen/sr5e1/clock.h **** }
3600:src-gen/sr5e1/clock.h **** 
3601:src-gen/sr5e1/clock.h **** /**
3602:src-gen/sr5e1/clock.h ****  * @brief   Enables TIM_TS clock
3603:src-gen/sr5e1/clock.h ****  *
3604:src-gen/sr5e1/clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3605:src-gen/sr5e1/clock.h ****  *                      sleep mode)
3606:src-gen/sr5e1/clock.h ****  *
3607:src-gen/sr5e1/clock.h ****  * @api
3608:src-gen/sr5e1/clock.h ****  */
3609:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_enable_TIM_TS(bool smode) {
3610:src-gen/sr5e1/clock.h **** 
3611:src-gen/sr5e1/clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_TIM_TS);
3612:src-gen/sr5e1/clock.h **** }
 280              		.loc 5 3612 1
 281 0092 00BF     		nop
 282              	.LBE23:
 283              	.LBE22:
  93:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
  94:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****     (void)tdp;
  95:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
  96:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****     clock_enable_TIM_TS(true);
  97:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** }
 284              		.loc 4 97 1
 285 0094 00BF     		nop
 286 0096 04B0     		add	sp, sp, #16
 287              		.cfi_def_cfa_offset 0
 288              		@ sp needed
 289 0098 7047     		bx	lr
 290              		.cfi_endproc
 291              	.LFE458:
 293 009a 00BF     		.section	.text.tim_ts_dev_clock_disable,"ax",%progbits
 294              		.align	1
 295              		.p2align 4,,15
 296              		.global	tim_ts_dev_clock_disable
 297              		.syntax unified
 298              		.thumb
 299              		.thumb_func
 301              	tim_ts_dev_clock_disable:
 302              	.LFB459:
  98:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
  99:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /**
 100:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @brief   Disables TIM_TS clock.
 101:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  *
 102:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @param[in] tdp       pointer to a @p tim_ts_driver_t structure
 103:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  *
 104:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @notapi
 105:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  */
 106:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** void tim_ts_dev_clock_disable(tim_ts_driver_t *tdp) {
 303              		.loc 4 106 53
 304              		.cfi_startproc
 305              		@ args = 0, pretend = 0, frame = 16
 306              		@ frame_needed = 0, uses_anonymous_args = 0
 307              		@ link register save eliminated.
 308 0000 84B0     		sub	sp, sp, #16
 309              		.cfi_def_cfa_offset 16
 310 0002 0190     		str	r0, [sp, #4]
 311 0004 4FF40023 		mov	r3, #524288
 312 0008 0393     		str	r3, [sp, #12]
 313              	.LBB26:
 314              	.LBB27:
 315              	.LBB28:
 316              	.LBB29:
1354:src-gen/sr5e1/clock.h ****     RCC->C1_APB1LSMENR &= ~m;
 317              		.loc 5 1354 19
 318 000a 4FF08843 		mov	r3, #1140850688
 319 000e D3F88020 		ldr	r2, [r3, #128]
1354:src-gen/sr5e1/clock.h ****     RCC->C1_APB1LSMENR &= ~m;
 320              		.loc 5 1354 22
 321 0012 039B     		ldr	r3, [sp, #12]
 322 0014 DB43     		mvns	r3, r3
1354:src-gen/sr5e1/clock.h ****     RCC->C1_APB1LSMENR &= ~m;
 323              		.loc 5 1354 19
 324 0016 4FF08841 		mov	r1, #1140850688
 325 001a 1340     		ands	r3, r3, r2
 326 001c C1F88030 		str	r3, [r1, #128]
1355:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 327              		.loc 5 1355 24
 328 0020 4FF08843 		mov	r3, #1140850688
 329 0024 D3F8A020 		ldr	r2, [r3, #160]
1355:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 330              		.loc 5 1355 27
 331 0028 039B     		ldr	r3, [sp, #12]
 332 002a DB43     		mvns	r3, r3
1355:src-gen/sr5e1/clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 333              		.loc 5 1355 24
 334 002c 4FF08841 		mov	r1, #1140850688
 335 0030 1340     		ands	r3, r3, r2
 336 0032 C1F8A030 		str	r3, [r1, #160]
1357:src-gen/sr5e1/clock.h **** #endif
 337              		.loc 5 1357 24
 338 0036 4FF08843 		mov	r3, #1140850688
 339 003a D3F8C020 		ldr	r2, [r3, #192]
1357:src-gen/sr5e1/clock.h **** #endif
 340              		.loc 5 1357 27
 341 003e 039B     		ldr	r3, [sp, #12]
 342 0040 DB43     		mvns	r3, r3
1357:src-gen/sr5e1/clock.h **** #endif
 343              		.loc 5 1357 24
 344 0042 4FF08841 		mov	r1, #1140850688
 345 0046 1340     		ands	r3, r3, r2
 346 0048 C1F8C030 		str	r3, [r1, #192]
1360:src-gen/sr5e1/clock.h **** }
 347              		.loc 5 1360 15
 348 004c 4FF08843 		mov	r3, #1140850688
 349 0050 D3F88030 		ldr	r3, [r3, #128]
 350              	.LBE29:
 351              	.LBE28:
3613:src-gen/sr5e1/clock.h **** 
3614:src-gen/sr5e1/clock.h **** /**
3615:src-gen/sr5e1/clock.h ****  * @brief   Disables TIM_TS clock
3616:src-gen/sr5e1/clock.h ****  *
3617:src-gen/sr5e1/clock.h ****  * @api
3618:src-gen/sr5e1/clock.h ****  */
3619:src-gen/sr5e1/clock.h **** __STATIC_FORCEINLINE void clock_disable_TIM_TS(void) {
3620:src-gen/sr5e1/clock.h **** 
3621:src-gen/sr5e1/clock.h ****     clock_disable_APB1L(RCC_APB1LENR_TIM_TS);
3622:src-gen/sr5e1/clock.h **** }
 352              		.loc 5 3622 1
 353 0054 00BF     		nop
 354              	.LBE27:
 355              	.LBE26:
 107:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
 108:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****     (void)tdp;
 109:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
 110:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****     clock_disable_TIM_TS();
 111:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** }
 356              		.loc 4 111 1
 357 0056 00BF     		nop
 358 0058 04B0     		add	sp, sp, #16
 359              		.cfi_def_cfa_offset 0
 360              		@ sp needed
 361 005a 7047     		bx	lr
 362              		.cfi_endproc
 363              	.LFE459:
 365              		.section	.text.tim_ts_dev_get_vector,"ax",%progbits
 366              		.align	1
 367              		.p2align 4,,15
 368              		.global	tim_ts_dev_get_vector
 369              		.syntax unified
 370              		.thumb
 371              		.thumb_func
 373              	tim_ts_dev_get_vector:
 374              	.LFB460:
 112:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
 113:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /**
 114:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @brief   Gets the TIM_TS interrupt vector.
 115:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  *
 116:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @param[in] tdp       pointer to a @p tim_ts_driver_t structure
 117:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @return              interrupt vector.
 118:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  *
 119:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @notapi
 120:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  */
 121:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** IRQn_Type tim_ts_dev_get_vector(tim_ts_driver_t *tdp) {
 375              		.loc 4 121 55
 376              		.cfi_startproc
 377              		@ args = 0, pretend = 0, frame = 8
 378              		@ frame_needed = 0, uses_anonymous_args = 0
 379              		@ link register save eliminated.
 380 0000 82B0     		sub	sp, sp, #8
 381              		.cfi_def_cfa_offset 8
 382 0002 0190     		str	r0, [sp, #4]
 122:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
 123:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****     (void)tdp;
 124:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
 125:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****     return IRQ_TIM_TS_VECTOR;
 383              		.loc 4 125 12
 384 0004 3223     		movs	r3, #50
 126:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** }
 385              		.loc 4 126 1
 386 0006 1846     		mov	r0, r3
 387 0008 02B0     		add	sp, sp, #8
 388              		.cfi_def_cfa_offset 0
 389              		@ sp needed
 390 000a 7047     		bx	lr
 391              		.cfi_endproc
 392              	.LFE460:
 394              		.section	.text.tim_ts_dev_disable_irq,"ax",%progbits
 395              		.align	1
 396              		.p2align 4,,15
 397              		.global	tim_ts_dev_disable_irq
 398              		.syntax unified
 399              		.thumb
 400              		.thumb_func
 402              	tim_ts_dev_disable_irq:
 403              	.LFB461:
 127:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
 128:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /**
 129:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @brief   Disables TIM_TS interrupts.
 130:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  *
 131:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @param[in] tdp       pointer to a @p tim_ts_driver_t structure
 132:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  *
 133:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @notapi
 134:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  */
 135:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** void tim_ts_dev_disable_irq(tim_ts_driver_t *tdp) {
 404              		.loc 4 135 51
 405              		.cfi_startproc
 406              		@ args = 0, pretend = 0, frame = 8
 407              		@ frame_needed = 0, uses_anonymous_args = 0
 408 0000 00B5     		push	{lr}
 409              		.cfi_def_cfa_offset 4
 410              		.cfi_offset 14, -4
 411 0002 83B0     		sub	sp, sp, #12
 412              		.cfi_def_cfa_offset 16
 413 0004 0190     		str	r0, [sp, #4]
 136:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
 137:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****     (void)tdp;
 138:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
 139:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****     irq_disable(IRQ_TIM_TS_VECTOR);
 414              		.loc 4 139 5
 415 0006 3220     		movs	r0, #50
 416 0008 FFF7FEFF 		bl	irq_disable
 140:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** }
 417              		.loc 4 140 1
 418 000c 00BF     		nop
 419 000e 03B0     		add	sp, sp, #12
 420              		.cfi_def_cfa_offset 4
 421              		@ sp needed
 422 0010 5DF804FB 		ldr	pc, [sp], #4
 423              		.cfi_endproc
 424              	.LFE461:
 426              		.section	.text.Vector108,"ax",%progbits
 427              		.align	1
 428              		.p2align 4,,15
 429              		.global	Vector108
 430              		.syntax unified
 431              		.thumb
 432              		.thumb_func
 434              	Vector108:
 435              	.LFB462:
 141:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
 142:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** /**
 143:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @brief   TIM_TS Break interrupt handler.
 144:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  *
 145:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  * @isr
 146:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****  */
 147:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** IRQ_HANDLER(IRQ_TIM_TS_HANDLER) {
 436              		.loc 4 147 33
 437              		.cfi_startproc
 438              		@ args = 0, pretend = 0, frame = 0
 439              		@ frame_needed = 0, uses_anonymous_args = 0
 440 0000 08B5     		push	{r3, lr}
 441              		.cfi_def_cfa_offset 8
 442              		.cfi_offset 3, -8
 443              		.cfi_offset 14, -4
 148:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
 149:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****     IRQ_PROLOGUE();
 150:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
 151:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****     __tim_ts_serve_interrupt(&DRV_TIM_TS);
 444              		.loc 4 151 5
 445 0002 0248     		ldr	r0, .L25
 446 0004 FFF7FEFF 		bl	__tim_ts_serve_interrupt
 152:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** 
 153:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c ****     IRQ_EPILOGUE();
 154:C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/src/sr5e1\tim_ts_dev.c **** }
 447              		.loc 4 154 1
 448 0008 00BF     		nop
 449 000a 08BD     		pop	{r3, pc}
 450              	.L26:
 451              		.align	2
 452              	.L25:
 453 000c 00000000 		.word	DRV_TIM_TS
 454              		.cfi_endproc
 455              	.LFE462:
 457              		.text
 458              	.Letext0:
 459              		.file 6 "C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/MCU/include/sr5e1/sr5e1xx.h"
 460              		.file 7 "c:\\stellarstudio-7.0\\sdks\\tools-1.4.0\\toolchain\\arm\\mingw64_nt\\10.3-2021.10\\arm-n
 461              		.file 8 "c:\\stellarstudio-7.0\\sdks\\tools-1.4.0\\toolchain\\arm\\mingw64_nt\\10.3-2021.10\\arm-n
 462              		.file 9 "C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/MCU/include/sr5e1/SR5E1_RCC.
 463              		.file 10 "C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Platform/MCU/include/sr5e1/SR5E1_TIM
 464              		.file 11 "C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/include/tim_ts
 465              		.file 12 "C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/include/tim_ts
 466              		.file 13 "C:/StellarStudio-7.0/SDKS/StellarESDK-1.7.0/Modules/Drivers/Timers/TIM_TS/include/sr5e1/
DEFINED SYMBOLS
                            *ABS*:00000000 tim_ts_dev.c
C:\Users\EVERYO~1\AppData\Local\Temp\cckxPAoA.s:19     .text.__NVIC_DisableIRQ:00000000 $t
C:\Users\EVERYO~1\AppData\Local\Temp\cckxPAoA.s:25     .text.__NVIC_DisableIRQ:00000000 __NVIC_DisableIRQ
C:\Users\EVERYO~1\AppData\Local\Temp\cckxPAoA.s:93     .text.__NVIC_DisableIRQ:00000040 $d
C:\Users\EVERYO~1\AppData\Local\Temp\cckxPAoA.s:98     .text.irq_disable:00000000 $t
C:\Users\EVERYO~1\AppData\Local\Temp\cckxPAoA.s:104    .text.irq_disable:00000000 irq_disable
C:\Users\EVERYO~1\AppData\Local\Temp\cckxPAoA.s:132    .text.tim_ts_dev_get_reg_ptr:00000000 $t
C:\Users\EVERYO~1\AppData\Local\Temp\cckxPAoA.s:139    .text.tim_ts_dev_get_reg_ptr:00000000 tim_ts_dev_get_reg_ptr
C:\Users\EVERYO~1\AppData\Local\Temp\cckxPAoA.s:161    .text.tim_ts_dev_get_reg_ptr:0000000c $d
C:\Users\EVERYO~1\AppData\Local\Temp\cckxPAoA.s:166    .text.tim_ts_dev_get_clock:00000000 $t
C:\Users\EVERYO~1\AppData\Local\Temp\cckxPAoA.s:173    .text.tim_ts_dev_get_clock:00000000 tim_ts_dev_get_clock
C:\Users\EVERYO~1\AppData\Local\Temp\cckxPAoA.s:194    .text.tim_ts_dev_get_clock:0000000c $d
C:\Users\EVERYO~1\AppData\Local\Temp\cckxPAoA.s:199    .text.tim_ts_dev_clock_enable:00000000 $t
C:\Users\EVERYO~1\AppData\Local\Temp\cckxPAoA.s:206    .text.tim_ts_dev_clock_enable:00000000 tim_ts_dev_clock_enable
C:\Users\EVERYO~1\AppData\Local\Temp\cckxPAoA.s:294    .text.tim_ts_dev_clock_disable:00000000 $t
C:\Users\EVERYO~1\AppData\Local\Temp\cckxPAoA.s:301    .text.tim_ts_dev_clock_disable:00000000 tim_ts_dev_clock_disable
C:\Users\EVERYO~1\AppData\Local\Temp\cckxPAoA.s:366    .text.tim_ts_dev_get_vector:00000000 $t
C:\Users\EVERYO~1\AppData\Local\Temp\cckxPAoA.s:373    .text.tim_ts_dev_get_vector:00000000 tim_ts_dev_get_vector
C:\Users\EVERYO~1\AppData\Local\Temp\cckxPAoA.s:395    .text.tim_ts_dev_disable_irq:00000000 $t
C:\Users\EVERYO~1\AppData\Local\Temp\cckxPAoA.s:402    .text.tim_ts_dev_disable_irq:00000000 tim_ts_dev_disable_irq
C:\Users\EVERYO~1\AppData\Local\Temp\cckxPAoA.s:427    .text.Vector108:00000000 $t
C:\Users\EVERYO~1\AppData\Local\Temp\cckxPAoA.s:434    .text.Vector108:00000000 Vector108
C:\Users\EVERYO~1\AppData\Local\Temp\cckxPAoA.s:453    .text.Vector108:0000000c $d
                           .group:00000000 wm4.0.1ea29c7543256e0887205fa7f8c557c8
                           .group:00000000 wm4.dmamux.h.25.337aea179f6dbcc87c52aae26d38f76e
                           .group:00000000 wm4.clock_cfg.h.24.0aed3cee9ecce947225a304181294191
                           .group:00000000 wm4.sr5e1xx.h.22.e5c808533cc52ed19fb0830cd7d98924
                           .group:00000000 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c
                           .group:00000000 wm4.features.h.33.5bd1eea2d80518b50f7af0b5ce6750e0
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.32.0f826810625204eca22a19868bdc7586
                           .group:00000000 wm4.core_cm7.h.66.8ab2de36917d6fcae18019067fda13e0
                           .group:00000000 wm4.cmsis_gcc.h.26.498d0ad17a45fc9ef20fdc01caf02259
                           .group:00000000 wm4.core_cm7.h.174.43edb295ecdaadad738f48ba6011ffad
                           .group:00000000 wm4.mpu_armv7.h.32.83326921a797fa9d6f70449916b4b839
                           .group:00000000 wm4.cachel1_armv7.h.32.abd77761a989e008b0c60891114a33c7
                           .group:00000000 wm4.SR5E1_ADC.h.14.21608e6aff125ba995dd767d6d8dc311
                           .group:00000000 wm4.SR5E1_CEM.h.14.01fe5742c8f1ae35b1f3af05932f702e
                           .group:00000000 wm4.SR5E1_CMU.h.14.2617b38b159abe38028862394531e06d
                           .group:00000000 wm4.SR5E1_COMP.h.14.4b6fdfe4f5f7fd9bedf3a99b98bdf4cd
                           .group:00000000 wm4.SR5E1_CORDIC.h.14.354fbf7c9eaf6963d38eaa25cf28ffe8
                           .group:00000000 wm4.SR5E1_CRC.h.14.c64d0f7767671ddb92e9ead0a1162100
                           .group:00000000 wm4.SR5E1_DAC.h.14.8c26a0ff04b0cfeb55306cc3f22187b8
                           .group:00000000 wm4.SR5E1_DBGMCU.h.14.427df893d53a8044654f017ba01c25ed
                           .group:00000000 wm4.SR5E1_DMA.h.14.a7f9a92f844b40a86965798c2e64240b
                           .group:00000000 wm4.SR5E1_DMAMUX.h.14.471b3b4dfd4d41515f1df49493698866
                           .group:00000000 wm4.SR5E1_EXTI.h.14.a325ea3fe89cd84894660551c33241ea
                           .group:00000000 wm4.SR5E1_FCCU.h.14.0ebf0f0f36e079d28613ad2c80e17e23
                           .group:00000000 wm4.SR5E1_FDCAN.h.14.ac57101fad5dbc798bfb93f34c899de7
                           .group:00000000 wm4.SR5E1_FLASH_REG_ITF.h.14.d23d1d44923f9b20b8c8fdb51d66aefd
                           .group:00000000 wm4.SR5E1_GPIO.h.14.1c84071e130d7c64b62470ab0e18a1f1
                           .group:00000000 wm4.SR5E1_HRTIM.h.24.03932387d2522e6bd5c772a4edaf2f5d
                           .group:00000000 wm4.SR5E1_HSEM.h.14.cbe70eee519f01b16452c3f8c99d8df1
                           .group:00000000 wm4.SR5E1_I2C.h.14.350ba3e0f4fd57828457efa80135c36c
                           .group:00000000 wm4.SR5E1_IMA.h.14.62b7088985ab2b7ce9b030a02daa1f7d
                           .group:00000000 wm4.SR5E1_IWDG.h.14.20b7c5f05cf7ae94464c360d7af3660d
                           .group:00000000 wm4.SR5E1_MEMU.h.14.04bad7ae4c52ce334a4fc900aad2ae5b
                           .group:00000000 wm4.SR5E1_NVM_CTRL.h.14.5f442617f0628d4f16258f211c614ef9
                           .group:00000000 wm4.SR5E1_PLLDIG.h.14.bd87a8e6917eee17dae2f312c8e5fa53
                           .group:00000000 wm4.SR5E1_PMC_DIG.h.14.54173b566c6656344766ec4ef46c9281
                           .group:00000000 wm4.SR5E1_RCC.h.14.56734803c71534de286e793a53649740
                           .group:00000000 wm4.SR5E1_RTC.h.14.47037cbc7d8175dbf2be1dc0bb955e3f
                           .group:00000000 wm4.SR5E1_SD_ADC.h.14.552b97d0b8f3c1fd4df6d8964b2f1a80
                           .group:00000000 wm4.SR5E1_SMPU.h.14.8ce5bb6d5d7c579cd725f492f46e9085
                           .group:00000000 wm4.SR5E1_SPI.h.14.42d52112e540f85ade4d9135f8b87d72
                           .group:00000000 wm4.SR5E1_SSCM.h.14.8e6a2ad0ce5fca422fc3d69939b6125b
                           .group:00000000 wm4.SR5E1_SYSCFG.h.14.02b969490118ce4069914b5e94f7ca65
                           .group:00000000 wm4.SR5E1_TDM.h.14.a40ed7928cad243a57fd233fccf01ad2
                           .group:00000000 wm4.SR5E1_TIM.h.14.f17572f4c16f3f152b8164ad25c34f5b
                           .group:00000000 wm4.SR5E1_UART.h.14.eec3ab82b02b3bdb3de500483675b83f
                           .group:00000000 wm4.SR5E1_WWDG.h.14.59b45efc70e442cc6ef03702aad4ad88
                           .group:00000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:00000000 wm4.stddef.h.39.27677723d43e5b5a7afdf8d798429f1d
                           .group:00000000 wm4.typedefs.h.36.07fe3956b4e751037cfee70edcd0b397
                           .group:00000000 wm4.irq_numbers.h.38.6294b95aed1bf7b3a2cda0eed8ce8f57
                           .group:00000000 wm4.regs.h.23.2ac145b4f57126d16daed5fbd86d99c6
                           .group:00000000 wm4.clock.h.37.80236c5607fdd9eb9275e5111a4191c3
                           .group:00000000 wm4.irq.h.37.78714f25754c8b09d1428599101f6cc7
                           .group:00000000 wm4.dma.h.40.f77dd217a06ceba13a3cfdd4102a73c1

UNDEFINED SYMBOLS
__tim_ts_serve_interrupt
DRV_TIM_TS
