{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09407,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.0973,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0059253,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00303178,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00117271,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00303178,
	"finish__design__instance__count__class:fill_cell": 3508,
	"finish__design__instance__area__class:fill_cell": 17855.8,
	"finish__design__instance__count__class:tap_cell": 248,
	"finish__design__instance__area__class:tap_cell": 65.968,
	"finish__design__instance__count__class:buffer": 55,
	"finish__design__instance__area__class:buffer": 66.766,
	"finish__design__instance__count__class:clock_buffer": 17,
	"finish__design__instance__area__class:clock_buffer": 22.61,
	"finish__design__instance__count__class:timing_repair_buffer": 96,
	"finish__design__instance__area__class:timing_repair_buffer": 76.608,
	"finish__design__instance__count__class:inverter": 38,
	"finish__design__instance__area__class:inverter": 21.014,
	"finish__design__instance__count__class:clock_inverter": 15,
	"finish__design__instance__area__class:clock_inverter": 15.96,
	"finish__design__instance__count__class:sequential_cell": 130,
	"finish__design__instance__area__class:sequential_cell": 588.924,
	"finish__design__instance__count__class:multi_input_combinational_cell": 458,
	"finish__design__instance__area__class:multi_input_combinational_cell": 668.192,
	"finish__design__instance__count": 4565,
	"finish__design__instance__area": 19381.8,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.847706,
	"finish__clock__skew__setup": 0.00306187,
	"finish__clock__skew__hold": 0.00306187,
	"finish__timing__drv__max_slew_limit": 0.685551,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.818741,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000873781,
	"finish__power__switching__total": 0.000422855,
	"finish__power__leakage__total": 3.2505e-05,
	"finish__power__total": 0.00132914,
	"finish__design__io": 98,
	"finish__design__die__area": 22500,
	"finish__design__core__area": 19381.8,
	"finish__design__instance__count": 1057,
	"finish__design__instance__area": 1526.04,
	"finish__design__instance__count__stdcell": 1057,
	"finish__design__instance__area__stdcell": 1526.04,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0787357,
	"finish__design__instance__utilization__stdcell": 0.0787357,
	"finish__design__rows": 99,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 99,
	"finish__design__sites": 72864,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 72864,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}