Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov  8 17:06:00 2023
| Host         : lwj running 64-bit major release  (build 9200)
| Command      : report_methodology -file DispNumber_sch_methodology_drc_routed.rpt -pb DispNumber_sch_methodology_drc_routed.pb -rpx DispNumber_sch_methodology_drc_routed.rpx
| Design       : DispNumber_sch
| Device       : xc7k160tffg676-2L
| Speed File   : -2L
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

