<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_unary_minus.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_unary_minus.v</a>
time_elapsed: 0.004s
ram usage: 9492 KB
</pre>
<pre class="log">

--------------
Odin has decided you MAY fail ... :

WARNING (1)::ARG_ERROR Permissive flag is ON. Undefined behaviour may occur

PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_unary_minus.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_unary_minus.v</a>::23 error in parsing: (syntax error, unexpected vSIGNED, expecting vSYMBOL_ID or &#39;#&#39;)
logic signed [7:0] data_in;
PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_unary_minus.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_unary_minus.v</a>::25 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting &#39;(&#39;)
logic clk = 1&#39;b0;
PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_unary_minus.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_unary_minus.v</a>::29 error in parsing: (syntax error, unexpected vDELAY_ID)
always #10 clk = ~clk;
PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_unary_minus.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_unary_minus.v</a>::32 error in parsing: (syntax error, unexpected vDELAY_ID)
    #5;
PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_unary_minus.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_unary_minus.v</a>::41 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
    data_in = 33;
PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_unary_minus.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_unary_minus.v</a>::50 error in parsing: (syntax error, unexpected vEND)
end
ERROR (8)::NETLIST_ERROR Could not find a top level module

Assertion failed()@[/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/odin_ii_1580476960979/work/ODIN_II/SRC/netlist_create_from_ast.cpp]find_top_module::295 
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_unary_minus.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_unary_minus.v</a> to parse list
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)

</pre>
</body>