

================================================================
== Vitis HLS Report for 'feedforward_burst_Pipeline_1'
================================================================
* Date:           Sun Jun 15 01:02:47 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      787|      787|  7.870 us|  7.870 us|  785|  785|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      785|      785|         3|          1|          1|   784|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      68|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      68|     75|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_fu_92_p2             |         +|   0|  0|  13|          10|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |exitcond2814_fu_86_p2      |      icmp|   0|  0|  13|          10|           9|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  30|          22|          13|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index3_load  |   9|          2|   10|         20|
    |gmem_blk_n_R                       |   9|          2|    1|          2|
    |loop_index3_fu_46                  |   9|          2|   10|         20|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  45|         10|   23|         46|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |gmem_addr_read_reg_134                     |  32|   0|   32|          0|
    |loop_index3_fu_46                          |  10|   0|   10|          0|
    |loop_index3_load_reg_125                   |  10|   0|   10|          0|
    |loop_index3_load_reg_125_pp0_iter1_reg     |  10|   0|   10|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  68|   0|   68|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-----------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_1|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|   32|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|   32|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|    9|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                          gmem|       pointer|
|sext_ln204             |   in|   62|     ap_none|                    sext_ln204|        scalar|
|X0_input_address0      |  out|   10|   ap_memory|                      X0_input|         array|
|X0_input_ce0           |  out|    1|   ap_memory|                      X0_input|         array|
|X0_input_we0           |  out|    1|   ap_memory|                      X0_input|         array|
|X0_input_d0            |  out|   32|   ap_memory|                      X0_input|         array|
+-----------------------+-----+-----+------------+------------------------------+--------------+

