// Generated by VerilogToXML 1.4.6 (with --define-file option) at 2012-06-13 19:25:27
`define FPGA_ICE 
`define RL78_BBUSE 
`define Mnormal               1
`define Mstandby              2
`define Mtest                 3
`define Mthrough              4
`define Munknown              5
`define Mplldelayscannormal   6 
`define Mplldelayscanstandby  7 
`define Mscantest             8 
`define Mundefine             9
