
*** Running vivado
    with args -log hdmi_axi_dma_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_axi_dma_2_0.tcl


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source hdmi_axi_dma_2_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP hdmi_axi_dma_2_0, cache-ID = c965fc745654e61f.
INFO: [Common 17-206] Exiting Vivado at Tue Mar 19 01:59:59 2024...
