# Verilog

https://www.youtube.com/watch?v=2IReMT_zjK8

## Verilog Modelling Styles

Can be done in three different abstractions:

1. Gate level [less abstract]
2. Dataflow level [more abstract]
3. Behavioral level [even more abstract]

## Combinational Logic vs Sequential Logic

### Combinational Logic

Output is a function of the input
![alt text](Verilog/image.png)
**2 to 1 multiplexer**

1. **Gate level**
   Describes the actual gate and how they are connected
   ![alt text](Verilog/image-1.png)

2. **Dataflow level**
   Describes the flow of data in the circuit
   ![alt text](Verilog/image-2.png)

3. **Behavioral level**
   describes the behavior, rather than what the circuit is
   ![alt text](image-3.png)

### Sequential Logic

Requires:

1. memory
2. state
