# do clock_generator_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /home/sebsikora/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/sebsikora/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ms_jk_ff
# -- Compiling architecture gates of ms_jk_ff
# vcom -93 -work work {/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity NOT_gate
# -- Compiling architecture rtl of NOT_gate
# -- Compiling entity NAND_3_gate
# -- Compiling architecture rtl of NAND_3_gate
# -- Compiling entity NAND_gate
# -- Compiling architecture rtl of NAND_gate
# -- Compiling entity AND_gate
# -- Compiling architecture rtl of AND_gate
# -- Compiling entity AND_3_gate
# -- Compiling architecture rtl of AND_3_gate
# -- Compiling entity OR_5_gate
# -- Compiling architecture rtl of OR_5_gate
# -- Compiling entity OR_4_gate
# -- Compiling architecture rtl of OR_4_gate
# -- Compiling entity OR_3_gate
# -- Compiling architecture rtl of OR_3_gate
# -- Compiling entity OR_gate
# -- Compiling architecture rtl of OR_gate
# -- Compiling entity XOR_gate
# -- Compiling architecture rtl of XOR_gate
# vcom -93 -work work {/home/sebsikora/altera/projects/pdp-8/clock_generator/clock_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_generator
# -- Compiling architecture rtl of clock_generator
# 
vsim -voptargs=+acc work.clock_generator
# vsim -voptargs=+acc work.clock_generator 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.clock_generator(rtl)
# Loading work.and_3_gate(rtl)
# Loading work.and_gate(rtl)
# Loading work.or_gate(rtl)
# Loading work.ms_jk_ff(gates)
# Loading work.nand_3_gate(rtl)
# Loading work.nand_gate(rtl)
do /home/sebsikora/altera/projects/pdp-8/clock_generator/simulation/modelsim/wave2.do
# .main_pane.wave.interior.cs.body.pw.wf
# 0
run -all
restart
wave modify -driver freeze -pattern constant -value 1 -starttime 2600ns -endtime 2800ns Edit:/clock_generator/START
run -all
restart
run -all
restart
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/sebsikora/altera/projects/pdp-8/clock_generator/simulation/modelsim/wave3.do
wave editwrite -file /home/sebsikora/altera/projects/pdp-8/clock_generator/simulation/modelsim/wave3.do -append
