

================================================================
== Vivado HLS Report for 'classify'
================================================================
* Date:           Sat Oct 26 22:26:25 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mlp
* Solution:       area_optimized
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.996|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   22|   22|   22|   22|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- argmax  |   20|   20|         2|          -|          -|    10|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      92|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      70|
|Register         |        -|      -|      63|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      63|     162|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |network_digit_fu_81_p2     |     +    |      0|  0|  13|           4|           1|
    |tmp_16_fu_92_p2            |   icmp   |      0|  0|  18|          18|          18|
    |tmp_fu_75_p2               |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |max_V_2_fu_101_p3          |  select  |      0|  0|  18|           1|          18|
    |network_digit_1_fu_109_p3  |  select  |      0|  0|  32|           1|          32|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  92|          29|          74|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |activated_L2_V_address0     |  13|          3|    4|         12|
    |ap_NS_fsm                   |  21|          5|    1|          5|
    |ap_done                     |   9|          2|    1|          2|
    |k_reg_64                    |   9|          2|    4|          8|
    |p_0_reg_42                  |   9|          2|   18|         36|
    |result_write_assign_reg_52  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  70|         16|   60|        127|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   4|   0|    4|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |k_reg_64                    |   4|   0|    4|          0|
    |network_digit_reg_130       |   4|   0|    4|          0|
    |p_0_reg_42                  |  18|   0|   18|          0|
    |result_write_assign_reg_52  |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  63|   0|   63|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |    classify    | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |    classify    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |    classify    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |    classify    | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |    classify    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |    classify    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |    classify    | return value |
|ap_return                | out |   32| ap_ctrl_hs |    classify    | return value |
|activated_L2_V_address0  | out |    4|  ap_memory | activated_L2_V |     array    |
|activated_L2_V_ce0       | out |    1|  ap_memory | activated_L2_V |     array    |
|activated_L2_V_q0        |  in |   18|  ap_memory | activated_L2_V |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp)
4 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%activated_L2_V_addr = getelementptr [10 x i18]* %activated_L2_V, i64 0, i64 0"   --->   Operation 5 'getelementptr' 'activated_L2_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (1.14ns)   --->   "%max_V = load i18* %activated_L2_V_addr, align 4" [../src/mlp.cpp:31]   --->   Operation 6 'load' 'max_V' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>

State 2 <SV = 1> <Delay = 1.14>
ST_2 : Operation 7 [1/2] (1.14ns)   --->   "%max_V = load i18* %activated_L2_V_addr, align 4" [../src/mlp.cpp:31]   --->   Operation 7 'load' 'max_V' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_2 : Operation 8 [1/1] (0.87ns)   --->   "br label %1" [../src/mlp.cpp:35]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.87>

State 3 <SV = 2> <Delay = 1.14>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%p_0 = phi i18 [ %max_V, %0 ], [ %max_V_2, %_ifconv ]"   --->   Operation 9 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%result_write_assign = phi i32 [ 1, %0 ], [ %network_digit_1, %_ifconv ]" [../src/mlp.cpp:37]   --->   Operation 10 'phi' 'result_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%k = phi i4 [ 0, %0 ], [ %network_digit, %_ifconv ]"   --->   Operation 11 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.86ns)   --->   "%tmp = icmp eq i4 %k, -6" [../src/mlp.cpp:35]   --->   Operation 12 'icmp' 'tmp' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (1.01ns)   --->   "%network_digit = add i4 %k, 1" [../src/mlp.cpp:40]   --->   Operation 14 'add' 'network_digit' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %_ifconv" [../src/mlp.cpp:35]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = zext i4 %k to i64" [../src/mlp.cpp:37]   --->   Operation 16 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%activated_L2_V_addr_1 = getelementptr [10 x i18]* %activated_L2_V, i64 0, i64 %tmp_s" [../src/mlp.cpp:37]   --->   Operation 17 'getelementptr' 'activated_L2_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (1.14ns)   --->   "%max_V_1 = load i18* %activated_L2_V_addr_1, align 4" [../src/mlp.cpp:37]   --->   Operation 18 'load' 'max_V_1' <Predicate = (!tmp)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "ret i32 %result_write_assign" [../src/mlp.cpp:45]   --->   Operation 19 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.99>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str1) nounwind" [../src/mlp.cpp:36]   --->   Operation 20 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/2] (1.14ns)   --->   "%max_V_1 = load i18* %activated_L2_V_addr_1, align 4" [../src/mlp.cpp:37]   --->   Operation 21 'load' 'max_V_1' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_4 : Operation 22 [1/1] (1.28ns)   --->   "%tmp_16 = icmp sgt i18 %max_V_1, %p_0" [../src/mlp.cpp:37]   --->   Operation 22 'icmp' 'tmp_16' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%network_digit_2_cast = zext i4 %network_digit to i32" [../src/mlp.cpp:40]   --->   Operation 23 'zext' 'network_digit_2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.56ns)   --->   "%max_V_2 = select i1 %tmp_16, i18 %max_V_1, i18 %p_0" [../src/mlp.cpp:37]   --->   Operation 24 'select' 'max_V_2' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.49ns)   --->   "%network_digit_1 = select i1 %tmp_16, i32 %network_digit_2_cast, i32 %result_write_assign" [../src/mlp.cpp:37]   --->   Operation 25 'select' 'network_digit_1' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "br label %1" [../src/mlp.cpp:35]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ activated_L2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
activated_L2_V_addr   (getelementptr    ) [ 00100]
max_V                 (load             ) [ 00111]
StgValue_8            (br               ) [ 00111]
p_0                   (phi              ) [ 00011]
result_write_assign   (phi              ) [ 00011]
k                     (phi              ) [ 00010]
tmp                   (icmp             ) [ 00011]
empty                 (speclooptripcount) [ 00000]
network_digit         (add              ) [ 00111]
StgValue_15           (br               ) [ 00000]
tmp_s                 (zext             ) [ 00000]
activated_L2_V_addr_1 (getelementptr    ) [ 00001]
StgValue_19           (ret              ) [ 00000]
StgValue_20           (specloopname     ) [ 00000]
max_V_1               (load             ) [ 00000]
tmp_16                (icmp             ) [ 00000]
network_digit_2_cast  (zext             ) [ 00000]
max_V_2               (select           ) [ 00111]
network_digit_1       (select           ) [ 00111]
StgValue_26           (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="activated_L2_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activated_L2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="activated_L2_V_addr_gep_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="18" slack="0"/>
<pin id="22" dir="0" index="1" bw="1" slack="0"/>
<pin id="23" dir="0" index="2" bw="1" slack="0"/>
<pin id="24" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activated_L2_V_addr/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="grp_access_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="4" slack="0"/>
<pin id="30" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="31" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="32" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_V/1 max_V_1/3 "/>
</bind>
</comp>

<comp id="34" class="1004" name="activated_L2_V_addr_1_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="18" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="4" slack="0"/>
<pin id="38" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activated_L2_V_addr_1/3 "/>
</bind>
</comp>

<comp id="42" class="1005" name="p_0_reg_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="18" slack="1"/>
<pin id="44" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="45" class="1004" name="p_0_phi_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="18" slack="1"/>
<pin id="47" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="48" dir="0" index="2" bw="18" slack="1"/>
<pin id="49" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="50" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="52" class="1005" name="result_write_assign_reg_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="1"/>
<pin id="54" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_write_assign (phireg) "/>
</bind>
</comp>

<comp id="56" class="1004" name="result_write_assign_phi_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="1"/>
<pin id="58" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="32" slack="1"/>
<pin id="60" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_write_assign/3 "/>
</bind>
</comp>

<comp id="64" class="1005" name="k_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4" slack="1"/>
<pin id="66" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="68" class="1004" name="k_phi_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="1"/>
<pin id="70" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="4" slack="0"/>
<pin id="72" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="tmp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="4" slack="0"/>
<pin id="77" dir="0" index="1" bw="4" slack="0"/>
<pin id="78" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="network_digit_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="network_digit/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp_s_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_16_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="18" slack="0"/>
<pin id="94" dir="0" index="1" bw="18" slack="1"/>
<pin id="95" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="network_digit_2_cast_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="1"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="network_digit_2_cast/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="max_V_2_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="18" slack="0"/>
<pin id="104" dir="0" index="2" bw="18" slack="1"/>
<pin id="105" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_V_2/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="network_digit_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="32" slack="1"/>
<pin id="113" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="network_digit_1/4 "/>
</bind>
</comp>

<comp id="117" class="1005" name="activated_L2_V_addr_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="1"/>
<pin id="119" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="activated_L2_V_addr "/>
</bind>
</comp>

<comp id="122" class="1005" name="max_V_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="18" slack="1"/>
<pin id="124" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="max_V "/>
</bind>
</comp>

<comp id="130" class="1005" name="network_digit_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="network_digit "/>
</bind>
</comp>

<comp id="136" class="1005" name="activated_L2_V_addr_1_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="1"/>
<pin id="138" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="activated_L2_V_addr_1 "/>
</bind>
</comp>

<comp id="141" class="1005" name="max_V_2_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="18" slack="1"/>
<pin id="143" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="max_V_2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="network_digit_1_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="network_digit_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="25"><net_src comp="0" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="26"><net_src comp="2" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="27"><net_src comp="2" pin="0"/><net_sink comp="20" pin=2"/></net>

<net id="33"><net_src comp="20" pin="3"/><net_sink comp="28" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="41"><net_src comp="34" pin="3"/><net_sink comp="28" pin=0"/></net>

<net id="51"><net_src comp="45" pin="4"/><net_sink comp="42" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="62"><net_src comp="52" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="56" pin="4"/><net_sink comp="52" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="64" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="68" pin="4"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="68" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="90"><net_src comp="68" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="96"><net_src comp="28" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="42" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="106"><net_src comp="92" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="28" pin="3"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="42" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="114"><net_src comp="92" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="98" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="52" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="120"><net_src comp="20" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="28" pin=0"/></net>

<net id="125"><net_src comp="28" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="133"><net_src comp="81" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="139"><net_src comp="34" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="28" pin=0"/></net>

<net id="144"><net_src comp="101" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="149"><net_src comp="109" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="56" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: classify : activated_L2_V | {1 2 3 4 }
  - Chain level:
	State 1
		max_V : 1
	State 2
	State 3
		tmp : 1
		network_digit : 1
		StgValue_15 : 2
		tmp_s : 1
		activated_L2_V_addr_1 : 2
		max_V_1 : 3
		StgValue_19 : 1
	State 4
		tmp_16 : 1
		max_V_2 : 2
		network_digit_1 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|  select  |       max_V_2_fu_101       |    0    |    18   |
|          |   network_digit_1_fu_109   |    0    |    32   |
|----------|----------------------------|---------|---------|
|   icmp   |          tmp_fu_75         |    0    |    9    |
|          |        tmp_16_fu_92        |    0    |    18   |
|----------|----------------------------|---------|---------|
|    add   |     network_digit_fu_81    |    0    |    13   |
|----------|----------------------------|---------|---------|
|   zext   |         tmp_s_fu_87        |    0    |    0    |
|          | network_digit_2_cast_fu_98 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    90   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|activated_L2_V_addr_1_reg_136|    4   |
| activated_L2_V_addr_reg_117 |    4   |
|           k_reg_64          |    4   |
|       max_V_2_reg_141       |   18   |
|        max_V_reg_122        |   18   |
|   network_digit_1_reg_146   |   32   |
|    network_digit_reg_130    |    4   |
|          p_0_reg_42         |   18   |
|  result_write_assign_reg_52 |   32   |
+-----------------------------+--------+
|            Total            |   134  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_28      |  p0  |   4  |   4  |   16   ||    17   |
| result_write_assign_reg_52 |  p0  |   2  |  32  |   64   ||    9    |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   80   || 1.81514 ||    26   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   90   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   26   |
|  Register |    -   |   134  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   134  |   116  |
+-----------+--------+--------+--------+
