<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/alwynster/git/fpgamiddlewareproject/Simulate_Logic_FixedPoint_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="common" />
            <top_module name="numeric_std" />
            <top_module name="simulate_logic_fixedpoint" />
            <top_module name="std_logic_1164" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="5" />
   <wvobject fp_name="/simulate_logic_fixedpoint/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/simulate_logic_fixedpoint/fixed_point" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">fixed_point[2:0]</obj_property>
      <obj_property name="ObjectShortName">fixed_point[2:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/simulate_logic_fixedpoint/std_logic_vec" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">std_logic_vec[2:0]</obj_property>
      <obj_property name="ObjectShortName">std_logic_vec[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simulate_logic_fixedpoint/sim_busy" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">sim_busy</obj_property>
      <obj_property name="ObjectShortName">sim_busy</obj_property>
   </wvobject>
   <wvobject fp_name="/simulate_logic_fixedpoint/clock_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clock_period</obj_property>
      <obj_property name="ObjectShortName">clock_period</obj_property>
   </wvobject>
</wave_config>
