// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module lenet_hls_exp_32_32_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [8:0] x;
output  [7:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [7:0] exp_x_msb_1_table_address0;
wire   [67:0] exp_x_msb_1_table_q0;
wire   [0:0] tmp_fu_77_p3;
reg   [0:0] tmp_reg_225;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln542_fu_131_p2;
reg   [0:0] icmp_ln542_reg_230;
wire   [0:0] or_ln542_2_fu_143_p2;
reg   [0:0] or_ln542_2_reg_235;
wire   [63:0] zext_ln897_fu_159_p1;
wire    ap_block_pp0_stage0;
reg    exp_x_msb_1_table_ce0_local;
wire   [0:0] tmp_16_fu_89_p3;
wire   [0:0] tmp_17_fu_103_p3;
wire   [0:0] tmp_18_fu_117_p3;
wire   [5:0] x_l_int_fu_85_p1;
wire   [0:0] overf_fu_97_p2;
wire   [0:0] xor_ln538_1_fu_125_p2;
wire   [0:0] or_ln542_1_fu_137_p2;
wire   [0:0] xor_ln538_fu_111_p2;
wire   [4:0] trunc_ln524_fu_73_p1;
wire   [7:0] x_msb_ind_1_fu_149_p4;
wire   [0:0] y_fu_168_p2;
wire   [0:0] or_ln542_fu_164_p2;
wire   [63:0] select_ln530_fu_173_p3;
wire   [63:0] y_1_fu_181_p4;
wire   [63:0] y_2_fu_191_p3;
wire   [0:0] overf_1_fu_199_p3;
wire   [7:0] trunc_ln_fu_207_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

lenet_hls_exp_32_32_s_exp_x_msb_1_table_ROM_AUTO_1R #(
    .DataWidth( 68 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
exp_x_msb_1_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_x_msb_1_table_address0),
    .ce0(exp_x_msb_1_table_ce0_local),
    .q0(exp_x_msb_1_table_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln542_reg_230 <= icmp_ln542_fu_131_p2;
        or_ln542_2_reg_235 <= or_ln542_2_fu_143_p2;
        tmp_reg_225 <= x[32'd8];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_msb_1_table_ce0_local = 1'b1;
    end else begin
        exp_x_msb_1_table_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = ((overf_1_fu_199_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln_fu_207_p4);

assign exp_x_msb_1_table_address0 = zext_ln897_fu_159_p1;

assign icmp_ln542_fu_131_p2 = (($signed(x_l_int_fu_85_p1) > $signed(6'd22)) ? 1'b1 : 1'b0);

assign or_ln542_1_fu_137_p2 = (xor_ln538_1_fu_125_p2 | overf_fu_97_p2);

assign or_ln542_2_fu_143_p2 = (xor_ln538_fu_111_p2 | or_ln542_1_fu_137_p2);

assign or_ln542_fu_164_p2 = (or_ln542_2_reg_235 | icmp_ln542_reg_230);

assign overf_1_fu_199_p3 = y_2_fu_191_p3[32'd63];

assign overf_fu_97_p2 = (tmp_fu_77_p3 ^ tmp_16_fu_89_p3);

assign select_ln530_fu_173_p3 = ((y_fu_168_p2[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign tmp_16_fu_89_p3 = x[32'd5];

assign tmp_17_fu_103_p3 = x[32'd6];

assign tmp_18_fu_117_p3 = x[32'd7];

assign tmp_fu_77_p3 = x[32'd8];

assign trunc_ln524_fu_73_p1 = x[4:0];

assign trunc_ln_fu_207_p4 = {{y_2_fu_191_p3[39:32]}};

assign x_l_int_fu_85_p1 = x[5:0];

assign x_msb_ind_1_fu_149_p4 = {{{tmp_fu_77_p3}, {trunc_ln524_fu_73_p1}}, {2'd0}};

assign xor_ln538_1_fu_125_p2 = (tmp_fu_77_p3 ^ tmp_18_fu_117_p3);

assign xor_ln538_fu_111_p2 = (tmp_fu_77_p3 ^ tmp_17_fu_103_p3);

assign y_1_fu_181_p4 = {{exp_x_msb_1_table_q0[67:4]}};

assign y_2_fu_191_p3 = ((or_ln542_fu_164_p2[0:0] == 1'b1) ? select_ln530_fu_173_p3 : y_1_fu_181_p4);

assign y_fu_168_p2 = (tmp_reg_225 ^ 1'd1);

assign zext_ln897_fu_159_p1 = x_msb_ind_1_fu_149_p4;

endmodule //lenet_hls_exp_32_32_s
