<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN">
<HTML>
 <HEAD>
   <TITLE> [Mono-dev] Building Mono on Linux/Alpha
   </TITLE>
   <LINK REL="Index" HREF="index.html" >
   <LINK REL="made" HREF="mailto:mono-devel-list%40lists.ximian.com?Subject=%5BMono-dev%5D%20Building%20Mono%20on%20Linux/Alpha&In-Reply-To=44FDE0CA.2030900%40solvo.ru">
   <META NAME="robots" CONTENT="index,nofollow">
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="020334.html">
   <LINK REL="Next"  HREF="020364.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Mono-dev] Building Mono on Linux/Alpha</H1>
    <B>Sergey Tikhonov</B> 
    <A HREF="mailto:mono-devel-list%40lists.ximian.com?Subject=%5BMono-dev%5D%20Building%20Mono%20on%20Linux/Alpha&In-Reply-To=44FDE0CA.2030900%40solvo.ru"
       TITLE="[Mono-dev] Building Mono on Linux/Alpha">tsv at solvo.ru
       </A><BR>
    <I>Thu Sep  7 07:29:21 EDT 2006</I>
    <P><UL>
        <LI>Previous message: <A HREF="020334.html">[Mono-dev] Building Mono on Linux/Alpha
</A></li>
        <LI>Next message: <A HREF="020364.html">[Mono-dev] Building Mono on Linux/Alpha
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#20363">[ date ]</a>
              <a href="thread.html#20363">[ thread ]</a>
              <a href="subject.html#20363">[ subject ]</a>
              <a href="author.html#20363">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Hello,

I have some questions about mono_local_regalloc. Is it possible to tell 
its logic right now not to reuse the same
physical register in the same instruction? Alpha has &quot;a lot&quot; of 
registers and experience some penalty if the same
register is used in the same or next instruction when results of 
previous instruction are not needed for next. For example:
1. op_loadmembase dest_reg1,  offset1(basereg)
2. op_storemembase  src_reg (= dest_reg1), offset2(basereg)
3. op_loadmembase dest_reg1,  offset3(basereg)
4. op_storemembase  src_reg (= dest_reg1), offset4(basereg)

I would like for 3rd and 4th instruction the different temp 
(dest_reg1/src_reg1) to be used.
The better schedulling will be if the instructions are arranged in 
following sequence - 1,3,2,4, but I am not asking for that. :)

Another question: is the &quot;reg: OP_LCONV_TO_I4 (reg)&quot; operation correctly 
expected to be implemented by OP_LSHR_IMM (long right shift) opcode? The 
next unsigned version uses OP_ISHR_UN_IMM (integer shift).

Thank you,
PS: My failed tests down to 7 and most of them pinvokes with valuetypes 
(pinvoke with simple types work).

-- 
Sergey Tikhonov

Solvo Ltd.
Saint-Petersburg, Russia
<A HREF="http://lists.ximian.com/mailman/listinfo/mono-devel-list">tsv at solvo.ru</A>


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="020334.html">[Mono-dev] Building Mono on Linux/Alpha
</A></li>
	<LI>Next message: <A HREF="020364.html">[Mono-dev] Building Mono on Linux/Alpha
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#20363">[ date ]</a>
              <a href="thread.html#20363">[ thread ]</a>
              <a href="subject.html#20363">[ subject ]</a>
              <a href="author.html#20363">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="http://lists.ximian.com/mailman/listinfo/mono-devel-list">More information about the Mono-devel-list
mailing list</a><br>
</body></html>
