-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_11_ROM_AUmb6 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_11_ROM_AUmb6 is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "10111101011110100101100010101001", 1 => "00111011000011001101011011111010", 2 => "00111101110010001100010011001000", 3 => "10111101010000111100010110010000", 
    4 => "00111101001110001101101100111000", 5 => "00111100111010100001100101100000", 6 => "10111011000001000101000110101100", 7 => "00111011000011001011011111010010", 
    8 => "00111100110111010101000100110100", 9 => "00111100101010000011000100100010", 10 => "10111101010110110101110100000110", 11 => "10111101001111011100110110100100", 
    12 => "10111101101010100001100010100000", 13 => "10111101011001111001110011011111", 14 => "00111011100100000000111100010010", 15 => "00111101101010001010110010010001", 
    16 => "00111011111110001010011100010000", 17 => "00111101011001111111101001101100", 18 => "00111100110000000011111100001001", 19 => "00111001100010111101111100111010", 
    20 => "10111101100001101010010110001111", 21 => "00111100010110100010110101001011", 22 => "00111100100100011101101111110011", 23 => "00111101101110111100101101111001", 
    24 => "00111101100011001101000010110111", 25 => "00111101101000001001101001001110", 26 => "00111101000010110110100001100011", 27 => "10111100011110100011001111111000", 
    28 => "00111101001101100111111000100001", 29 => "00111101000110001011111010100110", 30 => "00111101110100000001111110111010", 31 => "10111101000001011011110001111110", 
    32 => "10111100100010011010100100111110", 33 => "10111101000100101111101101001111", 34 => "00111101001000001010011000101001", 35 => "00111011001100101101000001110111", 
    36 => "00111100000001001010111111000010", 37 => "10111100100011011101110100100110", 38 => "00111101000010000001101001001010", 39 => "00111101110111011001010010010000", 
    40 => "00111101100011111001100110011010", 41 => "10111101100101111101111111110101", 42 => "10111100101011101000001100000010", 43 => "10111101001110000010111110011000", 
    44 => "00111101110100011000111000010001", 45 => "00111101001100011111101011111000", 46 => "10111100110011111101111101000010", 47 => "10111101100011010101001101100010", 
    48 => "10111100011001100100110011110111", 49 => "10111101100000111110101101001011", 50 => "10111101110001100100111111101100", 51 => "00111100101110111000001100001000", 
    52 => "10111101110101100100100101101011", 53 => "10111101100000101110000100000101", 54 => "00111101100000010001101110100100", 55 => "00111100011111111100101010011100", 
    56 => "00111101101010011101010100110111", 57 => "10111011000101000110011001001111", 58 => "00111100001011111101100101000001", 59 => "10111011110001111100110001011111", 
    60 => "10111101001010010011000001111100", 61 => "00111101100010001111000001110100", 62 => "00111101010100011000001000111111", 63 => "00111100101111001010011010101100", 
    64 => "10111100010001011011000010110000", 65 => "10111100011010110110010011000010", 66 => "00111100001010110100110001111000", 67 => "00111101100000010010010100011010", 
    68 => "00111101001010101010111010110001", 69 => "10111011001100000001001001001010", 70 => "10111010111010001001000010111010", 71 => "10111101000000110011000101101011", 
    72 => "00111011001001100101011001011011", 73 => "00111100100111001000001001011111", 74 => "10111101001001110000000111110100", 75 => "00111010001100000111010101011010", 
    76 => "00111101000101001010011000011001", 77 => "00111011111100010111111011111010", 78 => "00111101000110001001110100111101", 79 => "00111101100000100000010010010000", 
    80 => "00111100101010001011111010010000", 81 => "10111101010110000111001010100001", 82 => "00111100000100100010010010110100", 83 => "00111101001100100011101000110100", 
    84 => "10111101100011000011101100111011", 85 => "10111101111010100001000000001011", 86 => "10111101110111000001100010100111", 87 => "00111101001011110000000001111000", 
    88 => "10111011101110111110101101100110", 89 => "00111011000101111000111001011100", 90 => "00111011110010011101100010010111", 91 => "00111100101110001110110000001110", 
    92 => "10111100101111110100110110111101", 93 => "00111101011111110100011001010001", 94 => "00111100111100011100111101000011", 95 => "10111101100101010011000111100011", 
    96 => "00111100001010111011111011010110", 97 => "10111100110100111000010010000110", 98 => "00111011100010101001001010000100", 99 => "00111100111010011010111001111000");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

