
module top_module(
    input clk,
    input reset,
    output reg [4:0] q
);

always @(posedge clk or posedge reset) begin
    if (reset) begin
        q <= 5'b00001;  // Reset the LFSR to 1 (binary 00001)
    end else begin
        // Feedback is generated by XORing the bits at positions 5 and 3
        q <= {q[3:0], q[4] ^ q[2]};
    end
end

endmodule
