=====
SETUP
3.516
7.375
10.891
phy1200_tx_clk_ibuf
0.000
0.683
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
0.926
1.158
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pause_s28
3.143
3.698
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s7
4.364
4.934
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.107
5.624
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.285
6.612
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6
7.375
=====
SETUP
3.516
7.375
10.891
phy1200_tx_clk_ibuf
0.000
0.683
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
0.926
1.158
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pause_s28
3.143
3.698
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s7
4.364
4.934
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.107
5.624
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.285
6.612
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8
7.375
=====
SETUP
3.699
7.192
10.891
phy1200_tx_clk_ibuf
0.000
0.683
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
0.926
1.158
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pause_s28
3.143
3.698
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s7
4.364
4.934
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.107
5.624
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.285
6.612
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
7.192
=====
SETUP
3.731
7.160
10.891
phy1200_tx_clk_ibuf
0.000
0.683
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
0.926
1.158
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pause_s28
3.143
3.698
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s7
4.364
4.934
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.107
5.624
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.285
6.612
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4
7.160
=====
SETUP
3.731
7.160
10.891
phy1200_tx_clk_ibuf
0.000
0.683
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
0.926
1.158
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pause_s28
3.143
3.698
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s7
4.364
4.934
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.107
5.624
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.285
6.612
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12
7.160
=====
SETUP
3.731
7.160
10.891
phy1200_tx_clk_ibuf
0.000
0.683
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
0.926
1.158
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pause_s28
3.143
3.698
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s7
4.364
4.934
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.107
5.624
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.285
6.612
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14
7.160
=====
SETUP
3.735
7.156
10.891
phy1200_tx_clk_ibuf
0.000
0.683
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
0.926
1.158
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pause_s28
3.143
3.698
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s7
4.364
4.934
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.107
5.624
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.285
6.612
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2
7.156
=====
SETUP
3.918
6.973
10.891
phy1200_tx_clk_ibuf
0.000
0.683
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
0.926
1.158
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
3.143
3.698
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
4.149
4.704
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s32
5.393
5.846
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1279_s0
6.511
6.973
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt_s0
6.973
=====
SETUP
3.946
6.944
10.891
phy1200_tx_clk_ibuf
0.000
0.683
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
0.926
1.158
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pause_s28
3.143
3.698
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s7
4.364
4.934
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.107
5.624
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.285
6.612
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16
6.944
=====
SETUP
3.979
6.912
10.891
phy1100_tx_clk_ibuf
0.000
0.683
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
0.926
1.158
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s37
3.475
3.846
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
3.851
4.406
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
4.823
5.372
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
5.548
6.118
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4
6.912
=====
SETUP
3.979
6.912
10.891
phy1100_tx_clk_ibuf
0.000
0.683
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
0.926
1.158
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s37
3.475
3.846
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
3.851
4.406
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
4.823
5.372
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
5.548
6.118
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
6.912
=====
SETUP
4.214
6.677
10.891
phy1100_tx_clk_ibuf
0.000
0.683
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
0.926
1.158
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
3.470
3.841
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
4.289
4.742
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s32
5.160
5.613
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1279_s0
6.107
6.677
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt_s0
6.677
=====
SETUP
4.226
6.664
10.891
phy1100_tx_clk_ibuf
0.000
0.683
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
0.926
1.158
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s37
3.475
3.846
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
3.851
4.406
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
4.823
5.372
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
5.548
6.118
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12
6.664
=====
SETUP
4.234
6.656
10.891
phy1200_tx_clk_ibuf
0.000
0.683
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
0.926
1.158
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pause_s28
3.143
3.698
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s7
4.364
4.934
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.107
5.624
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_back_off_s18
6.285
6.656
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0
6.656
=====
SETUP
4.237
6.654
10.891
phy1200_tx_clk_ibuf
0.000
0.683
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_0_s1
0.926
1.158
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1750_s2
2.723
3.185
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n228_s9
3.362
3.733
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n230_s5
4.548
5.097
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n230_s2
5.098
5.615
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n230_s1
6.105
6.654
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_2_s1
6.654
=====
SETUP
4.252
6.639
10.891
phy1200_tx_clk_ibuf
0.000
0.683
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
0.926
1.158
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
3.143
3.698
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
4.149
4.704
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s32
5.393
5.846
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2
6.639
=====
SETUP
4.338
6.552
10.891
phy1100_tx_clk_ibuf
0.000
0.683
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_2_s1
0.926
1.158
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1749_s2
2.908
3.463
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1743_s2
3.724
4.241
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1741_s3
4.493
5.048
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1739_s2
5.718
6.180
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n896_s1
6.181
6.552
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_13_s1
6.552
=====
SETUP
4.339
6.552
10.891
phy1100_tx_clk_ibuf
0.000
0.683
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
0.926
1.158
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1473_s6
3.470
3.841
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1473_s5
4.088
4.605
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1473_s4
5.261
5.810
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1473_s7
5.982
6.552
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_0_s1
6.552
=====
SETUP
4.401
6.490
10.891
phy1200_tx_clk_ibuf
0.000
0.683
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
0.926
1.158
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1466_s8
1.864
2.419
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_s3
2.837
3.392
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s4
4.086
4.641
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s3
5.565
6.027
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s2
6.028
6.490
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_12_s1
6.490
=====
SETUP
4.410
6.481
10.891
phy1100_tx_clk_ibuf
0.000
0.683
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
0.926
1.158
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s37
3.475
3.846
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
3.851
4.406
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
4.823
5.372
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
5.548
6.118
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6
6.481
=====
SETUP
4.410
6.481
10.891
phy1100_tx_clk_ibuf
0.000
0.683
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
0.926
1.158
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s37
3.475
3.846
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
3.851
4.406
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
4.823
5.372
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
5.548
6.118
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8
6.481
=====
SETUP
4.410
6.481
10.891
phy1100_tx_clk_ibuf
0.000
0.683
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
0.926
1.158
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s37
3.475
3.846
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
3.851
4.406
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
4.823
5.372
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
5.548
6.118
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2
6.481
=====
SETUP
4.414
6.477
10.891
phy1100_tx_clk_ibuf
0.000
0.683
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
0.926
1.158
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s37
3.475
3.846
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
3.851
4.406
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
4.823
5.372
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
5.548
6.118
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14
6.477
=====
SETUP
4.414
6.477
10.891
phy1100_tx_clk_ibuf
0.000
0.683
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
0.926
1.158
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s37
3.475
3.846
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
3.851
4.406
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
4.823
5.372
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
5.548
6.118
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16
6.477
=====
SETUP
4.489
6.401
10.891
phy1100_tx_clk_ibuf
0.000
0.683
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
0.926
1.158
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
3.470
3.841
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
4.289
4.742
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s32
5.160
5.613
mac1100/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2
6.401
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n378_s4
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3
1.296
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n377_s2
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1
1.296
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_tx_er_s3
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1534_s3
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_tx_er_s3
1.296
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_0_s3
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1514_s3
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_0_s3
1.296
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1513_s3
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3
1.296
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1512_s3
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3
1.296
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_7_s4
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1507_s3
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_7_s4
1.296
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_2_s3
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n316_s3
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_2_s3
1.296
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_3_s3
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n315_s3
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_3_s3
1.296
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_4_s3
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n314_s3
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_4_s3
1.296
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_5_s3
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n313_s3
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_5_s3
1.296
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_7_s3
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n311_s3
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_7_s3
1.296
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_9_s3
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n309_s3
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_9_s3
1.296
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_11_s3
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n307_s3
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_11_s3
1.296
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_14_s3
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n304_s3
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_14_s3
1.296
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_16_s3
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n302_s3
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_16_s3
1.296
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_17_s3
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n301_s3
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_17_s3
1.296
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_19_s3
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n299_s3
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_19_s3
1.296
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_20_s3
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n298_s3
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_20_s3
1.296
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_22_s3
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n296_s3
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_22_s3
1.296
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_27_s3
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n291_s3
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_27_s3
1.296
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_28_s3
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n290_s3
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_28_s3
1.296
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_31_s3
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n287_s3
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_31_s3
1.296
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_32_s3
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n286_s3
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_32_s3
1.296
=====
HOLD
0.425
1.296
0.871
phy1200_tx_clk_ibuf
0.000
0.675
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_34_s3
0.860
1.062
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n284_s3
1.064
1.296
mac1200/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_34_s3
1.296
