// Seed: 212285076
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    output id_3,
    input id_4,
    input id_5,
    input logic id_6,
    output logic id_7,
    wor id_12,
    input id_8,
    input id_9,
    input id_10,
    output logic id_11
);
  type_20 id_13 (
      .id_0(1),
      .id_1(id_12[1 : 1]),
      .id_2(id_11 - id_11)
  );
  logic id_14;
  assign id_3[1] = 1;
endmodule
