#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jun 25 23:51:26 2021
# Process ID: 10808
# Current directory: /home/shrubbroom/Code/VLSI/wujian100_open/fpga/vivado
# Command line: vivado
# Log file: /home/shrubbroom/Code/VLSI/wujian100_open/fpga/vivado/vivado.log
# Journal file: /home/shrubbroom/Code/VLSI/wujian100_open/fpga/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/shrubbroom/Code/VLSI/CHORD/FPGA/fpga/vivado/CHORD_wujian100_open/CHORD_wujian100_open.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 7274.891 ; gain = 43.051 ; free physical = 6680 ; free virtual = 28928
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/shrubbroom/Code/VLSI/CHORD/FPGA/soc/chord_top.v] -no_script -reset -force -quiet
remove_files  /home/shrubbroom/Code/VLSI/CHORD/FPGA/soc/chord_top.v
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {/home/shrubbroom/Code/VLSI/wujian100_open/soc/ahb_lite_cordic.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/bus_top.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/core_top.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/interface_input.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/chord_top.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/fifo.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/ex_top.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/pipeline.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/interface_output.v}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jun 26 00:03:17 2021] Launched synth_1...
Run output will be captured here: /home/shrubbroom/Code/VLSI/CHORD/FPGA/fpga/vivado/CHORD_wujian100_open/CHORD_wujian100_open.runs/synth_1/runme.log
[Sat Jun 26 00:03:17 2021] Launched impl_1...
Run output will be captured here: /home/shrubbroom/Code/VLSI/CHORD/FPGA/fpga/vivado/CHORD_wujian100_open/CHORD_wujian100_open.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.39 . Memory (MB): peak = 7433.426 ; gain = 0.000 ; free physical = 5226 ; free virtual = 27981
INFO: [Netlist 29-17] Analyzing 3646 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8019.320 ; gain = 51.070 ; free physical = 4527 ; free virtual = 27273
Restored from archive | CPU: 3.200000 secs | Memory: 61.605881 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8019.320 ; gain = 51.070 ; free physical = 4527 ; free virtual = 27273
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 8019.320 ; gain = 0.000 ; free physical = 4539 ; free virtual = 27278
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 69 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 51 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances

open_run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 8230.566 ; gain = 797.141 ; free physical = 4450 ; free virtual = 27189
open_report: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 8315.777 ; gain = 44.734 ; free physical = 4248 ; free virtual = 26987
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
create_project wujian100_vallina /home/shrubbroom/Code/VLSI/wujian100_open_vallina/fpga/vivado/wujian100_vallina -part xc7a200tfbg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
add_files -norecurse -scan_for_includes {/home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/E902_20191018.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/matrix.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/tim6.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/tim5.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/smu_top.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/tim.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/tim7.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/tim2.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/tim1.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/tim4.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/tim3.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/ls_sub_top.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/wdt.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/clkgen.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/fpga/wujian100_open_fpga_top.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/params/apb1_params.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/common.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/dummy.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/sms.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/params/apb0_params.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/params/wdt_params.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/core_top.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/ahb_matrix_top.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/params/timers_params.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/rtc.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/pdu_top.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/pwm.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/apb1_sub_top.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/dmac.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/gpio0.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/apb1.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/apb0.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/sim_lib/fpga_spram.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/sim_lib/PAD_OSC_IO.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/sim_lib/fpga_byte_spram.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/usi1.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/aou_top.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/usi0.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/sim_lib/STD_CELL.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/apb0_sub_top.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/sim_lib/PAD_DIG_IO.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/retu_top.v}
add_files -fileset constrs_1 -norecurse {/home/shrubbroom/Code/VLSI/wujian100_open_vallina/fpga/xdc/EB034A10.xdc /home/shrubbroom/Code/VLSI/wujian100_open_vallina/fpga/xdc/wujian100_open_timing.xdc}
update_compile_order -fileset sources_1
set_property file_type {Verilog Header} [get_files  /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/params/apb0_params.v]
set_property file_type {Verilog Header} [get_files  /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/params/apb1_params.v]
update_compile_order -fileset sources_1
set_property file_type {Verilog Header} [get_files  /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/params/timers_params.v]
set_property file_type {Verilog Header} [get_files  /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/params/wdt_params.v]
set_property source_mgmt_mode DisplayOnly [current_project]
reorder_files -before /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/E902_20191018.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/fpga/wujian100_open_fpga_top.v
launch_runs impl_1 -jobs 8
[Sat Jun 26 00:44:17 2021] Launched synth_1...
Run output will be captured here: /home/shrubbroom/Code/VLSI/wujian100_open_vallina/fpga/vivado/wujian100_vallina/wujian100_vallina.runs/synth_1/runme.log
[Sat Jun 26 00:44:17 2021] Launched impl_1...
Run output will be captured here: /home/shrubbroom/Code/VLSI/wujian100_open_vallina/fpga/vivado/wujian100_vallina/wujian100_vallina.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 8529.469 ; gain = 0.000 ; free physical = 5877 ; free virtual = 26708
INFO: [Netlist 29-17] Analyzing 1798 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8848.570 ; gain = 29.070 ; free physical = 5620 ; free virtual = 26450
Restored from archive | CPU: 2.260000 secs | Memory: 46.313148 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8848.570 ; gain = 29.070 ; free physical = 5620 ; free virtual = 26450
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8848.570 ; gain = 0.000 ; free physical = 5622 ; free virtual = 26453
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 69 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 51 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 9007.223 ; gain = 477.754 ; free physical = 5534 ; free virtual = 26362
current_project CHORD_wujian100_open
current_project wujian100_vallina
current_project CHORD_wujian100_open
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 9143.938 ; gain = 69.023 ; free physical = 5340 ; free virtual = 26203
current_project wujian100_vallina
report_utilization -name utilization_1
