// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_HH_
#define _conv_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "pad_8_49_0_10.h"
#include "test_hadd_16ns_16eOg.h"
#include "test_hmul_16ns_16fYi.h"
#include "conv_layerconv2_0hbi.h"
#include "conv_layerconv2_0ibs.h"
#include "conv_input_after_jbC.h"

namespace ap_rtl {

struct conv : public sc_module {
    // Port declarations 14
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<15> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<13> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;
    sc_in< sc_lv<16> > output_r_q0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    conv(sc_module_name name);
    SC_HAS_PROCESS(conv);

    ~conv();

    sc_trace_file* mVcdFile;

    conv_layerconv2_0hbi* layerconv2_0_weight_U;
    conv_layerconv2_0ibs* layerconv2_0_bias_U;
    conv_input_after_jbC* input_after_padding_U;
    pad_8_49_0_10* grp_pad_8_49_0_10_fu_283;
    test_hadd_16ns_16eOg<1,2,16,16,16>* test_hadd_16ns_16eOg_U18;
    test_hmul_16ns_16fYi<1,2,16,16,16>* test_hmul_16ns_16fYi_U19;
    sc_signal< sc_lv<18> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > layerconv2_0_weight_address0;
    sc_signal< sc_logic > layerconv2_0_weight_ce0;
    sc_signal< sc_lv<16> > layerconv2_0_weight_q0;
    sc_signal< sc_lv<4> > layerconv2_0_bias_address0;
    sc_signal< sc_logic > layerconv2_0_bias_ce0;
    sc_signal< sc_lv<16> > layerconv2_0_bias_q0;
    sc_signal< sc_lv<4> > i_fu_310_p2;
    sc_signal< sc_lv<4> > i_reg_740;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<8> > zext_ln51_fu_324_p1;
    sc_signal< sc_lv<8> > zext_ln51_reg_745;
    sc_signal< sc_lv<1> > icmp_ln31_fu_304_p2;
    sc_signal< sc_lv<11> > sext_ln51_fu_350_p1;
    sc_signal< sc_lv<11> > sext_ln51_reg_750;
    sc_signal< sc_lv<5> > x_fu_360_p2;
    sc_signal< sc_lv<5> > x_reg_758;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<6> > shl_ln_fu_366_p3;
    sc_signal< sc_lv<6> > shl_ln_reg_763;
    sc_signal< sc_lv<1> > icmp_ln34_fu_354_p2;
    sc_signal< sc_lv<14> > sub_ln51_1_fu_403_p2;
    sc_signal< sc_lv<14> > sub_ln51_1_reg_768;
    sc_signal< sc_lv<5> > y_4_fu_415_p2;
    sc_signal< sc_lv<5> > y_4_reg_776;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<6> > shl_ln47_1_fu_421_p3;
    sc_signal< sc_lv<6> > shl_ln47_1_reg_781;
    sc_signal< sc_lv<1> > icmp_ln36_fu_409_p2;
    sc_signal< sc_lv<9> > add_ln39_fu_429_p2;
    sc_signal< sc_lv<9> > add_ln39_reg_786;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<4> > j_fu_441_p2;
    sc_signal< sc_lv<4> > j_reg_794;
    sc_signal< sc_lv<64> > sub_ln47_fu_472_p2;
    sc_signal< sc_lv<64> > sub_ln47_reg_799;
    sc_signal< sc_lv<1> > icmp_ln39_fu_435_p2;
    sc_signal< sc_lv<2> > i1_fu_502_p2;
    sc_signal< sc_lv<2> > i1_reg_807;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<15> > mul_ln47_fu_527_p2;
    sc_signal< sc_lv<15> > mul_ln47_reg_812;
    sc_signal< sc_lv<1> > icmp_ln41_fu_496_p2;
    sc_signal< sc_lv<11> > sub_ln47_7_fu_558_p2;
    sc_signal< sc_lv<11> > sub_ln47_7_reg_817;
    sc_signal< sc_lv<2> > j1_fu_574_p2;
    sc_signal< sc_lv<2> > j1_reg_825;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > icmp_ln44_fu_568_p2;
    sc_signal< sc_lv<16> > input_after_padding_q0;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<16> > grp_fu_298_p2;
    sc_signal< sc_lv<16> > tmp_4_reg_850;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<16> > grp_fu_291_p2;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<4> > i_4_fu_619_p2;
    sc_signal< sc_lv<4> > i_4_reg_863;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<1> > icmp_ln55_fu_613_p2;
    sc_signal< sc_lv<11> > sext_ln63_fu_660_p1;
    sc_signal< sc_lv<11> > sext_ln63_reg_873;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<16> > layerconv2_0_bias_lo_reg_878;
    sc_signal< sc_lv<5> > x_4_fu_670_p2;
    sc_signal< sc_lv<5> > x_4_reg_886;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<14> > sub_ln63_1_fu_705_p2;
    sc_signal< sc_lv<14> > sub_ln63_1_reg_891;
    sc_signal< sc_lv<1> > icmp_ln57_fu_664_p2;
    sc_signal< sc_lv<5> > y_fu_717_p2;
    sc_signal< sc_lv<5> > y_reg_899;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<13> > output_addr_reg_904;
    sc_signal< sc_lv<1> > icmp_ln60_fu_711_p2;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<15> > input_after_padding_address0;
    sc_signal< sc_logic > input_after_padding_ce0;
    sc_signal< sc_logic > input_after_padding_we0;
    sc_signal< sc_logic > grp_pad_8_49_0_10_fu_283_ap_start;
    sc_signal< sc_logic > grp_pad_8_49_0_10_fu_283_ap_done;
    sc_signal< sc_logic > grp_pad_8_49_0_10_fu_283_ap_idle;
    sc_signal< sc_logic > grp_pad_8_49_0_10_fu_283_ap_ready;
    sc_signal< sc_lv<15> > grp_pad_8_49_0_10_fu_283_input_r_address0;
    sc_signal< sc_logic > grp_pad_8_49_0_10_fu_283_input_r_ce0;
    sc_signal< sc_lv<15> > grp_pad_8_49_0_10_fu_283_output_r_address0;
    sc_signal< sc_logic > grp_pad_8_49_0_10_fu_283_output_r_ce0;
    sc_signal< sc_logic > grp_pad_8_49_0_10_fu_283_output_r_we0;
    sc_signal< sc_lv<16> > grp_pad_8_49_0_10_fu_283_output_r_d0;
    sc_signal< sc_lv<4> > i_0_reg_133;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<5> > x_0_reg_144;
    sc_signal< sc_lv<5> > y_0_reg_155;
    sc_signal< sc_lv<4> > j_0_reg_167;
    sc_signal< sc_lv<16> > convsum_0_reg_178;
    sc_signal< sc_lv<9> > phi_mul_reg_191;
    sc_signal< sc_lv<16> > convsum_1_reg_203;
    sc_signal< sc_lv<2> > i1_0_reg_215;
    sc_signal< sc_lv<16> > convsum_2_reg_226;
    sc_signal< sc_lv<2> > j1_0_reg_238;
    sc_signal< sc_lv<4> > i2_0_reg_249;
    sc_signal< sc_lv<5> > x3_0_reg_261;
    sc_signal< sc_lv<5> > y4_0_reg_272;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > grp_pad_8_49_0_10_fu_283_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln51_11_fu_487_p1;
    sc_signal< sc_lv<64> > zext_ln47_24_fu_594_p1;
    sc_signal< sc_lv<64> > zext_ln47_26_fu_608_p1;
    sc_signal< sc_lv<64> > zext_ln63_fu_625_p1;
    sc_signal< sc_lv<64> > zext_ln63_13_fu_732_p1;
    sc_signal< sc_lv<16> > grp_fu_291_p0;
    sc_signal< sc_lv<16> > grp_fu_291_p1;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<7> > tmp_s_fu_316_p3;
    sc_signal< sc_lv<9> > tmp_5_fu_332_p3;
    sc_signal< sc_lv<10> > zext_ln51_8_fu_340_p1;
    sc_signal< sc_lv<10> > zext_ln51_7_fu_328_p1;
    sc_signal< sc_lv<10> > sub_ln51_fu_344_p2;
    sc_signal< sc_lv<11> > zext_ln51_9_fu_374_p1;
    sc_signal< sc_lv<11> > add_ln51_fu_378_p2;
    sc_signal< sc_lv<9> > trunc_ln51_fu_383_p1;
    sc_signal< sc_lv<14> > p_shl2_cast_fu_387_p3;
    sc_signal< sc_lv<14> > p_shl3_cast_fu_395_p3;
    sc_signal< sc_lv<8> > zext_ln47_fu_447_p1;
    sc_signal< sc_lv<8> > add_ln47_12_fu_451_p2;
    sc_signal< sc_lv<10> > tmp_8_fu_460_p3;
    sc_signal< sc_lv<64> > zext_ln47_20_fu_468_p1;
    sc_signal< sc_lv<64> > zext_ln47_19_fu_456_p1;
    sc_signal< sc_lv<14> > zext_ln51_10_fu_478_p1;
    sc_signal< sc_lv<14> > add_ln51_3_fu_482_p2;
    sc_signal< sc_lv<6> > zext_ln41_fu_492_p1;
    sc_signal< sc_lv<6> > add_ln47_fu_508_p2;
    sc_signal< sc_lv<9> > zext_ln47_21_fu_513_p1;
    sc_signal< sc_lv<9> > add_ln47_13_fu_517_p2;
    sc_signal< sc_lv<9> > mul_ln47_fu_527_p1;
    sc_signal< sc_lv<64> > zext_ln47_3_fu_533_p1;
    sc_signal< sc_lv<64> > add_ln47_14_fu_537_p2;
    sc_signal< sc_lv<9> > trunc_ln47_4_fu_546_p1;
    sc_signal< sc_lv<11> > p_shl5_cast_fu_550_p3;
    sc_signal< sc_lv<11> > trunc_ln47_fu_542_p1;
    sc_signal< sc_lv<6> > zext_ln44_fu_564_p1;
    sc_signal< sc_lv<6> > add_ln47_1_fu_580_p2;
    sc_signal< sc_lv<15> > zext_ln47_23_fu_585_p1;
    sc_signal< sc_lv<15> > add_ln47_15_fu_589_p2;
    sc_signal< sc_lv<11> > zext_ln47_25_fu_599_p1;
    sc_signal< sc_lv<11> > add_ln47_16_fu_603_p2;
    sc_signal< sc_lv<9> > tmp_6_fu_630_p3;
    sc_signal< sc_lv<7> > tmp_7_fu_642_p3;
    sc_signal< sc_lv<10> > zext_ln63_9_fu_638_p1;
    sc_signal< sc_lv<10> > zext_ln63_10_fu_650_p1;
    sc_signal< sc_lv<10> > sub_ln63_fu_654_p2;
    sc_signal< sc_lv<11> > zext_ln63_11_fu_676_p1;
    sc_signal< sc_lv<11> > add_ln63_fu_680_p2;
    sc_signal< sc_lv<9> > trunc_ln63_fu_685_p1;
    sc_signal< sc_lv<14> > p_shl8_cast_fu_689_p3;
    sc_signal< sc_lv<14> > p_shl9_cast_fu_697_p3;
    sc_signal< sc_lv<14> > zext_ln63_12_fu_723_p1;
    sc_signal< sc_lv<14> > add_ln63_3_fu_727_p2;
    sc_signal< sc_lv<18> > ap_NS_fsm;
    sc_signal< sc_lv<15> > mul_ln47_fu_527_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<18> ap_ST_fsm_state1;
    static const sc_lv<18> ap_ST_fsm_state2;
    static const sc_lv<18> ap_ST_fsm_state3;
    static const sc_lv<18> ap_ST_fsm_state4;
    static const sc_lv<18> ap_ST_fsm_state5;
    static const sc_lv<18> ap_ST_fsm_state6;
    static const sc_lv<18> ap_ST_fsm_state7;
    static const sc_lv<18> ap_ST_fsm_state8;
    static const sc_lv<18> ap_ST_fsm_state9;
    static const sc_lv<18> ap_ST_fsm_state10;
    static const sc_lv<18> ap_ST_fsm_state11;
    static const sc_lv<18> ap_ST_fsm_state12;
    static const sc_lv<18> ap_ST_fsm_state13;
    static const sc_lv<18> ap_ST_fsm_state14;
    static const sc_lv<18> ap_ST_fsm_state15;
    static const sc_lv<18> ap_ST_fsm_state16;
    static const sc_lv<18> ap_ST_fsm_state17;
    static const sc_lv<18> ap_ST_fsm_state18;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<5> ap_const_lv5_18;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<9> ap_const_lv9_31;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<15> ap_const_lv15_31;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln39_fu_429_p2();
    void thread_add_ln47_12_fu_451_p2();
    void thread_add_ln47_13_fu_517_p2();
    void thread_add_ln47_14_fu_537_p2();
    void thread_add_ln47_15_fu_589_p2();
    void thread_add_ln47_16_fu_603_p2();
    void thread_add_ln47_1_fu_580_p2();
    void thread_add_ln47_fu_508_p2();
    void thread_add_ln51_3_fu_482_p2();
    void thread_add_ln51_fu_378_p2();
    void thread_add_ln63_3_fu_727_p2();
    void thread_add_ln63_fu_680_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_grp_fu_291_p0();
    void thread_grp_fu_291_p1();
    void thread_grp_pad_8_49_0_10_fu_283_ap_start();
    void thread_i1_fu_502_p2();
    void thread_i_4_fu_619_p2();
    void thread_i_fu_310_p2();
    void thread_icmp_ln31_fu_304_p2();
    void thread_icmp_ln34_fu_354_p2();
    void thread_icmp_ln36_fu_409_p2();
    void thread_icmp_ln39_fu_435_p2();
    void thread_icmp_ln41_fu_496_p2();
    void thread_icmp_ln44_fu_568_p2();
    void thread_icmp_ln55_fu_613_p2();
    void thread_icmp_ln57_fu_664_p2();
    void thread_icmp_ln60_fu_711_p2();
    void thread_input_after_padding_address0();
    void thread_input_after_padding_ce0();
    void thread_input_after_padding_we0();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_j1_fu_574_p2();
    void thread_j_fu_441_p2();
    void thread_layerconv2_0_bias_address0();
    void thread_layerconv2_0_bias_ce0();
    void thread_layerconv2_0_weight_address0();
    void thread_layerconv2_0_weight_ce0();
    void thread_mul_ln47_fu_527_p1();
    void thread_mul_ln47_fu_527_p10();
    void thread_mul_ln47_fu_527_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_p_shl2_cast_fu_387_p3();
    void thread_p_shl3_cast_fu_395_p3();
    void thread_p_shl5_cast_fu_550_p3();
    void thread_p_shl8_cast_fu_689_p3();
    void thread_p_shl9_cast_fu_697_p3();
    void thread_sext_ln51_fu_350_p1();
    void thread_sext_ln63_fu_660_p1();
    void thread_shl_ln47_1_fu_421_p3();
    void thread_shl_ln_fu_366_p3();
    void thread_sub_ln47_7_fu_558_p2();
    void thread_sub_ln47_fu_472_p2();
    void thread_sub_ln51_1_fu_403_p2();
    void thread_sub_ln51_fu_344_p2();
    void thread_sub_ln63_1_fu_705_p2();
    void thread_sub_ln63_fu_654_p2();
    void thread_tmp_5_fu_332_p3();
    void thread_tmp_6_fu_630_p3();
    void thread_tmp_7_fu_642_p3();
    void thread_tmp_8_fu_460_p3();
    void thread_tmp_s_fu_316_p3();
    void thread_trunc_ln47_4_fu_546_p1();
    void thread_trunc_ln47_fu_542_p1();
    void thread_trunc_ln51_fu_383_p1();
    void thread_trunc_ln63_fu_685_p1();
    void thread_x_4_fu_670_p2();
    void thread_x_fu_360_p2();
    void thread_y_4_fu_415_p2();
    void thread_y_fu_717_p2();
    void thread_zext_ln41_fu_492_p1();
    void thread_zext_ln44_fu_564_p1();
    void thread_zext_ln47_19_fu_456_p1();
    void thread_zext_ln47_20_fu_468_p1();
    void thread_zext_ln47_21_fu_513_p1();
    void thread_zext_ln47_23_fu_585_p1();
    void thread_zext_ln47_24_fu_594_p1();
    void thread_zext_ln47_25_fu_599_p1();
    void thread_zext_ln47_26_fu_608_p1();
    void thread_zext_ln47_3_fu_533_p1();
    void thread_zext_ln47_fu_447_p1();
    void thread_zext_ln51_10_fu_478_p1();
    void thread_zext_ln51_11_fu_487_p1();
    void thread_zext_ln51_7_fu_328_p1();
    void thread_zext_ln51_8_fu_340_p1();
    void thread_zext_ln51_9_fu_374_p1();
    void thread_zext_ln51_fu_324_p1();
    void thread_zext_ln63_10_fu_650_p1();
    void thread_zext_ln63_11_fu_676_p1();
    void thread_zext_ln63_12_fu_723_p1();
    void thread_zext_ln63_13_fu_732_p1();
    void thread_zext_ln63_9_fu_638_p1();
    void thread_zext_ln63_fu_625_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
