<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.15">
  <compounddef id="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink" kind="struct" language="C++" prot="public">
    <compoundname>stadls::vx::detail::InitGenerator::HighspeedLink</compoundname>
    <includes refid="init__generator_8h" local="no">init_generator.h</includes>
      <sectiondef kind="public-type">
      <memberdef kind="typedef" id="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink_1a174cc8265e55d5d92b23d11e7cdb53e3" prot="public" static="no">
        <type>halco::common::typed_array&lt; haldls::vx::PhyConfigChip, halco::hicann_dls::vx::PhyConfigChipOnDLS &gt;</type>
        <definition>typedef halco::common:: typed_array&lt;haldls::vx::PhyConfigChip, halco::hicann_dls::vx::PhyConfigChipOnDLS&gt; stadls::vx::detail::InitGenerator::HighspeedLink::phy_configs_chip_type</definition>
        <argsstring></argsstring>
        <name>phy_configs_chip_type</name>
        <briefdescription>
<para>Highspeed-link PHY settings for the chip side. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/stadls/vx/init_generator.h" line="80" column="1" bodyfile="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/stadls/vx/init_generator.h" bodystart="80" bodyend="-1"/>
      </memberdef>
      <memberdef kind="typedef" id="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink_1a0a1a42537abc152008aa1bddd480d7a8" prot="public" static="no">
        <type>halco::common::typed_array&lt; haldls::vx::PhyConfigFPGA, halco::hicann_dls::vx::PhyConfigFPGAOnDLS &gt;</type>
        <definition>typedef halco::common:: typed_array&lt;haldls::vx::PhyConfigFPGA, halco::hicann_dls::vx::PhyConfigFPGAOnDLS&gt; stadls::vx::detail::InitGenerator::HighspeedLink::phy_configs_fpga_type</definition>
        <argsstring></argsstring>
        <name>phy_configs_fpga_type</name>
        <briefdescription>
<para>Highspeed-link PHY settings for the FPGA side. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/stadls/vx/init_generator.h" line="74" column="1" bodyfile="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/stadls/vx/init_generator.h" bodystart="74" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="public-attrib">
      <memberdef kind="variable" id="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink_1a23d88c88f425f4c20c6636b3c67d95fd" prot="public" static="no" mutable="no">
        <type>haldls::vx::CommonPhyConfigChip</type>
        <definition>haldls::vx::CommonPhyConfigChip stadls::vx::detail::InitGenerator::HighspeedLink::common_phy_config_chip</definition>
        <argsstring></argsstring>
        <name>common_phy_config_chip</name>
        <briefdescription>
<para>Highspeed-link PHY enable values for the chip side. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/stadls/vx/init_generator.h" line="69" column="1" bodyfile="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/stadls/vx/init_generator.h" bodystart="69" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink_1a5899b08d6053ebec8572ca2996f3ffba" prot="public" static="no" mutable="no">
        <type>haldls::vx::CommonPhyConfigFPGA</type>
        <definition>haldls::vx::CommonPhyConfigFPGA stadls::vx::detail::InitGenerator::HighspeedLink::common_phy_config_fpga</definition>
        <argsstring></argsstring>
        <name>common_phy_config_fpga</name>
        <briefdescription>
<para>Highspeed-link PHY enable values for the FPGA side. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/stadls/vx/init_generator.h" line="66" column="1" bodyfile="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/stadls/vx/init_generator.h" bodystart="66" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink_1a2d6d7e5f21c4a0b0483700308cdc6958" prot="public" static="no" mutable="no">
        <type>bool</type>
        <definition>bool stadls::vx::detail::InitGenerator::HighspeedLink::enable_systime</definition>
        <argsstring></argsstring>
        <name>enable_systime</name>
        <briefdescription>
<para>Enable systime synchronization. </para>
        </briefdescription>
        <detaileddescription>
<para><simplesect kind="note"><para>Disabling this discards all systime related configuration, i.e. setting the SystimeSyncBase and initiating the time hand-shake between the chip and the FPGA. This leads to no time annotation being present in the response stream. </para>
</simplesect>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/stadls/vx/init_generator.h" line="92" column="1" bodyfile="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/stadls/vx/init_generator.h" bodystart="92" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink_1a21b45dd59670c75466ae422fdba4a80f" prot="public" static="no" mutable="no">
        <type><ref refid="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink_1a174cc8265e55d5d92b23d11e7cdb53e3" kindref="member">phy_configs_chip_type</ref></type>
        <definition>phy_configs_chip_type stadls::vx::detail::InitGenerator::HighspeedLink::phy_configs_chip</definition>
        <argsstring></argsstring>
        <name>phy_configs_chip</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/stadls/vx/init_generator.h" line="81" column="1" bodyfile="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/stadls/vx/init_generator.h" bodystart="81" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink_1ae0a786f9659ed6b42b6613ae44caa261" prot="public" static="no" mutable="no">
        <type><ref refid="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink_1a0a1a42537abc152008aa1bddd480d7a8" kindref="member">phy_configs_fpga_type</ref></type>
        <definition>phy_configs_fpga_type stadls::vx::detail::InitGenerator::HighspeedLink::phy_configs_fpga</definition>
        <argsstring></argsstring>
        <name>phy_configs_fpga</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/stadls/vx/init_generator.h" line="75" column="1" bodyfile="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/stadls/vx/init_generator.h" bodystart="75" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink_1a190e7ba06ceea93639e7ad9a733208f1" prot="public" static="no" mutable="no">
        <type>haldls::vx::SystimeSyncBase</type>
        <definition>haldls::vx::SystimeSyncBase stadls::vx::detail::InitGenerator::HighspeedLink::systime_sync_base</definition>
        <argsstring></argsstring>
        <name>systime_sync_base</name>
        <briefdescription>
<para>Systime synchronization base value. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/stadls/vx/init_generator.h" line="84" column="1" bodyfile="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/stadls/vx/init_generator.h" bodystart="84" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="public-func">
      <memberdef kind="function" id="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink_1afe7c3c1f44627fda0f0ebcb14732fbd8" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type></type>
        <definition>stadls::vx::detail::InitGenerator::HighspeedLink::HighspeedLink</definition>
        <argsstring>() SYMBOL_VISIBLE</argsstring>
        <name>HighspeedLink</name>
        <briefdescription>
<para>Default constructor. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/stadls/vx/init_generator.h" line="63" column="1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/stadls/vx/init_generator.h" line="61" column="1" bodyfile="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/stadls/vx/init_generator.h" bodystart="60" bodyend="94"/>
    <listofallmembers>
      <member refid="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink_1a23d88c88f425f4c20c6636b3c67d95fd" prot="public" virt="non-virtual"><scope>stadls::vx::detail::InitGenerator::HighspeedLink</scope><name>common_phy_config_chip</name></member>
      <member refid="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink_1a5899b08d6053ebec8572ca2996f3ffba" prot="public" virt="non-virtual"><scope>stadls::vx::detail::InitGenerator::HighspeedLink</scope><name>common_phy_config_fpga</name></member>
      <member refid="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink_1a2d6d7e5f21c4a0b0483700308cdc6958" prot="public" virt="non-virtual"><scope>stadls::vx::detail::InitGenerator::HighspeedLink</scope><name>enable_systime</name></member>
      <member refid="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink_1afe7c3c1f44627fda0f0ebcb14732fbd8" prot="public" virt="non-virtual"><scope>stadls::vx::detail::InitGenerator::HighspeedLink</scope><name>HighspeedLink</name></member>
      <member refid="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink_1a21b45dd59670c75466ae422fdba4a80f" prot="public" virt="non-virtual"><scope>stadls::vx::detail::InitGenerator::HighspeedLink</scope><name>phy_configs_chip</name></member>
      <member refid="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink_1a174cc8265e55d5d92b23d11e7cdb53e3" prot="public" virt="non-virtual"><scope>stadls::vx::detail::InitGenerator::HighspeedLink</scope><name>phy_configs_chip_type</name></member>
      <member refid="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink_1ae0a786f9659ed6b42b6613ae44caa261" prot="public" virt="non-virtual"><scope>stadls::vx::detail::InitGenerator::HighspeedLink</scope><name>phy_configs_fpga</name></member>
      <member refid="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink_1a0a1a42537abc152008aa1bddd480d7a8" prot="public" virt="non-virtual"><scope>stadls::vx::detail::InitGenerator::HighspeedLink</scope><name>phy_configs_fpga_type</name></member>
      <member refid="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink_1a190e7ba06ceea93639e7ad9a733208f1" prot="public" virt="non-virtual"><scope>stadls::vx::detail::InitGenerator::HighspeedLink</scope><name>systime_sync_base</name></member>
    </listofallmembers>
  </compounddef>
</doxygen>
