

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Tue Oct 18 19:36:38 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        Brutal_matrix_multiplication
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.742 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16389|    16389| 0.164 ms | 0.164 ms |  16389|  16389|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- row_col  |    16387|    16387|        20|         16|          1|  1024|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      6|       0|   1102|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    496|    -|
|Register         |        -|      -|     680|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      6|     680|   1598|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_766_p2            |     *    |      3|  0|  20|          32|          32|
    |grp_fu_772_p2            |     *    |      3|  0|  20|          32|          32|
    |AB_d0                    |     +    |      0|  0|  32|          32|          32|
    |add_ln11_fu_824_p2       |     +    |      0|  0|  13|          11|           1|
    |add_ln17_12_fu_1472_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln17_13_fu_1477_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln17_14_fu_1483_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln17_17_fu_1532_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln17_21_fu_1631_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln17_24_fu_1641_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln17_28_fu_1646_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln17_29_fu_1668_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln17_31_fu_895_p2    |     +    |      0|  0|  15|           7|           6|
    |add_ln17_32_fu_945_p2    |     +    |      0|  0|  15|           8|           7|
    |add_ln17_33_fu_992_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln17_34_fu_1041_p2   |     +    |      0|  0|  15|           9|           8|
    |add_ln17_35_fu_1088_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln17_36_fu_1278_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln17_37_fu_1324_p2   |     +    |      0|  0|  14|          10|           9|
    |add_ln17_38_fu_1181_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln17_39_fu_1370_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln17_40_fu_1416_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln17_41_fu_1462_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln17_42_fu_1620_p2   |     +    |      0|  0|  13|          11|          10|
    |add_ln17_6_fu_1192_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln19_fu_1657_p2      |     +    |      0|  0|  12|          12|          12|
    |grp_fu_786_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_792_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_802_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_808_p2            |     +    |      0|  0|  32|          32|          32|
    |i_fu_830_p2              |     +    |      0|  0|  15|           6|           1|
    |j_fu_1636_p2             |     +    |      0|  0|  15|           6|           1|
    |icmp_ln11_fu_818_p2      |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln12_fu_836_p2      |   icmp   |      0|  0|  11|           6|           7|
    |or_ln17_10_fu_1256_p2    |    or    |      0|  0|  11|          11|           4|
    |or_ln17_11_fu_1098_p2    |    or    |      0|  0|  11|          11|           4|
    |or_ln17_12_fu_1112_p2    |    or    |      0|  0|  11|          11|           4|
    |or_ln17_13_fu_1288_p2    |    or    |      0|  0|  11|          11|           4|
    |or_ln17_14_fu_1302_p2    |    or    |      0|  0|  11|          11|           4|
    |or_ln17_15_fu_1142_p2    |    or    |      0|  0|  11|          11|           5|
    |or_ln17_16_fu_1156_p2    |    or    |      0|  0|  11|          11|           5|
    |or_ln17_17_fu_1334_p2    |    or    |      0|  0|  11|          11|           5|
    |or_ln17_18_fu_1348_p2    |    or    |      0|  0|  11|          11|           5|
    |or_ln17_19_fu_1380_p2    |    or    |      0|  0|  11|          11|           5|
    |or_ln17_1_fu_906_p2      |    or    |      0|  0|  11|          11|           2|
    |or_ln17_20_fu_1394_p2    |    or    |      0|  0|  11|          11|           5|
    |or_ln17_21_fu_1426_p2    |    or    |      0|  0|  11|          11|           5|
    |or_ln17_22_fu_1440_p2    |    or    |      0|  0|  11|          11|           5|
    |or_ln17_23_fu_1198_p2    |    or    |      0|  0|  11|          11|           5|
    |or_ln17_24_fu_1212_p2    |    or    |      0|  0|  11|          11|           5|
    |or_ln17_25_fu_1488_p2    |    or    |      0|  0|  11|          11|           5|
    |or_ln17_26_fu_1502_p2    |    or    |      0|  0|  11|          11|           5|
    |or_ln17_27_fu_1537_p2    |    or    |      0|  0|  11|          11|           5|
    |or_ln17_28_fu_1551_p2    |    or    |      0|  0|  11|          11|           5|
    |or_ln17_29_fu_1581_p2    |    or    |      0|  0|  11|          11|           5|
    |or_ln17_2_fu_920_p2      |    or    |      0|  0|  11|          11|           2|
    |or_ln17_30_fu_1595_p2    |    or    |      0|  0|  11|          11|           5|
    |or_ln17_3_fu_956_p2      |    or    |      0|  0|  11|          11|           3|
    |or_ln17_4_fu_970_p2      |    or    |      0|  0|  11|          11|           3|
    |or_ln17_5_fu_1002_p2     |    or    |      0|  0|  11|          11|           3|
    |or_ln17_6_fu_1016_p2     |    or    |      0|  0|  11|          11|           3|
    |or_ln17_7_fu_1052_p2     |    or    |      0|  0|  11|          11|           4|
    |or_ln17_8_fu_1066_p2     |    or    |      0|  0|  11|          11|           4|
    |or_ln17_9_fu_1242_p2     |    or    |      0|  0|  11|          11|           4|
    |or_ln17_fu_871_p2        |    or    |      0|  0|  11|          11|           1|
    |select_ln17_1_fu_850_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln17_fu_842_p3    |  select  |      0|  0|   6|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      6|  0|1102|        1019|         790|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |A_address0                               |  85|         17|   10|        170|
    |A_address1                               |  85|         17|   10|        170|
    |B_address0                               |  85|         17|   10|        170|
    |B_address1                               |  85|         17|   10|        170|
    |ap_NS_fsm                                |  93|         19|    1|         19|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_732_p4             |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten_phi_fu_721_p4  |   9|          2|   11|         22|
    |ap_phi_mux_j_0_phi_fu_743_p4             |   9|          2|    6|         12|
    |i_0_reg_728                              |   9|          2|    6|         12|
    |indvar_flatten_reg_717                   |   9|          2|   11|         22|
    |j_0_reg_739                              |   9|          2|    6|         12|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 496|        101|   88|        793|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln11_reg_1682                   |  11|   0|   11|          0|
    |add_ln17_10_reg_1972                |  32|   0|   32|          0|
    |add_ln17_14_reg_2067                |  32|   0|   32|          0|
    |add_ln17_15_reg_1997                |  32|   0|   32|          0|
    |add_ln17_17_reg_2092                |  32|   0|   32|          0|
    |add_ln17_21_reg_2137                |  32|   0|   32|          0|
    |add_ln17_22_reg_2022                |  32|   0|   32|          0|
    |add_ln17_24_reg_2147                |  32|   0|   32|          0|
    |add_ln17_28_reg_2152                |  32|   0|   32|          0|
    |add_ln17_33_reg_1812                |   8|   0|    8|          0|
    |add_ln17_35_reg_1864                |   9|   0|    9|          0|
    |add_ln17_36_reg_1962                |   9|   0|    9|          0|
    |add_ln17_6_reg_1922                 |  32|   0|   32|          0|
    |ap_CS_fsm                           |  18|   0|   18|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |i_0_reg_728                         |   6|   0|    6|          0|
    |icmp_ln11_reg_1678                  |   1|   0|    1|          0|
    |icmp_ln11_reg_1678_pp0_iter1_reg    |   1|   0|    1|          0|
    |indvar_flatten_reg_717              |  11|   0|   11|          0|
    |j_0_reg_739                         |   6|   0|    6|          0|
    |j_reg_2142                          |   6|   0|    6|          0|
    |reg_750                             |  32|   0|   32|          0|
    |reg_754                             |  32|   0|   32|          0|
    |reg_758                             |  32|   0|   32|          0|
    |reg_762                             |  32|   0|   32|          0|
    |reg_778                             |  32|   0|   32|          0|
    |reg_782                             |  32|   0|   32|          0|
    |reg_798                             |  32|   0|   32|          0|
    |reg_814                             |  32|   0|   32|          0|
    |select_ln17_1_reg_1712              |   6|   0|    6|          0|
    |select_ln17_reg_1687                |   6|   0|    6|          0|
    |select_ln17_reg_1687_pp0_iter1_reg  |   6|   0|    6|          0|
    |tmp_reg_1717                        |   6|   0|   11|          5|
    |tmp_reg_1717_pp0_iter1_reg          |   6|   0|   11|          5|
    |zext_ln17_5_reg_1904                |   6|   0|   10|          4|
    |zext_ln17_6_reg_1782                |   6|   0|    8|          2|
    |zext_ln17_7_reg_1833                |   6|   0|    9|          3|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 680|   0|  699|         19|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start     |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|A_address0   | out |   10|  ap_memory |       A      |     array    |
|A_ce0        | out |    1|  ap_memory |       A      |     array    |
|A_q0         |  in |   32|  ap_memory |       A      |     array    |
|A_address1   | out |   10|  ap_memory |       A      |     array    |
|A_ce1        | out |    1|  ap_memory |       A      |     array    |
|A_q1         |  in |   32|  ap_memory |       A      |     array    |
|B_address0   | out |   10|  ap_memory |       B      |     array    |
|B_ce0        | out |    1|  ap_memory |       B      |     array    |
|B_q0         |  in |   32|  ap_memory |       B      |     array    |
|B_address1   | out |   10|  ap_memory |       B      |     array    |
|B_ce1        | out |    1|  ap_memory |       B      |     array    |
|B_q1         |  in |   32|  ap_memory |       B      |     array    |
|AB_address0  | out |   10|  ap_memory |      AB      |     array    |
|AB_ce0       | out |    1|  ap_memory |      AB      |     array    |
|AB_we0       | out |    1|  ap_memory |      AB      |     array    |
|AB_d0        | out |   32|  ap_memory |      AB      |     array    |
+-------------+-----+-----+------------+--------------+--------------+

