{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711043692506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711043692508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 12:54:49 2024 " "Processing started: Thu Mar 21 12:54:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711043692508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043692508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ArkIProcessor -c ArkIProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off ArkIProcessor -c ArkIProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043692508 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1711043693998 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "16 6 " "Parallel compilation is enabled for 16 processors, but there are only 6 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1711043693999 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "VHDL/Testbench/CounterTestProtocol.vhd " "Can't analyze file -- file VHDL/Testbench/CounterTestProtocol.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711043702459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/arkicore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/arkicore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArkICore-ArkICoreArch " "Found design unit 1: ArkICore-ArkICoreArch" {  } { { "VHDL/ArkICore.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/ArkICore.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703018 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArkICore " "Found entity 1: ArkICore" {  } { { "VHDL/ArkICore.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/ArkICore.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/memory/coretestprotocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/memory/coretestprotocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CoreTestProtocol-CoreTestProtocolArch " "Found design unit 1: CoreTestProtocol-CoreTestProtocolArch" {  } { { "VHDL/Testbench/Memory/CoreTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/Memory/CoreTestProtocol.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703027 ""} { "Info" "ISGN_ENTITY_NAME" "1 CoreTestProtocol " "Found entity 1: CoreTestProtocol" {  } { { "VHDL/Testbench/Memory/CoreTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/Memory/CoreTestProtocol.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/memory/testentity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/memory/testentity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestEntity-MainArch " "Found design unit 1: TestEntity-MainArch" {  } { { "VHDL/Testbench/Memory/TestEntity.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/Memory/TestEntity.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703034 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestEntity " "Found entity 1: TestEntity" {  } { { "VHDL/Testbench/Memory/TestEntity.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/Memory/TestEntity.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/memory/mainmemorytestbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/memory/mainmemorytestbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainMemoryTestbench-TbArch " "Found design unit 1: MainMemoryTestbench-TbArch" {  } { { "VHDL/Testbench/Memory/MainMemoryTestbench.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/Memory/MainMemoryTestbench.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703041 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainMemoryTestbench " "Found entity 1: MainMemoryTestbench" {  } { { "VHDL/Testbench/Memory/MainMemoryTestbench.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/Memory/MainMemoryTestbench.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/blocktest/s9pipelineregistertestprotocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/blocktest/s9pipelineregistertestprotocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S9PipelineRegisterTestProtocol-S9PipelineRegisterTestProtocolArch " "Found design unit 1: S9PipelineRegisterTestProtocol-S9PipelineRegisterTestProtocolArch" {  } { { "VHDL/Testbench/BlockTest/S9PipelineRegisterTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S9PipelineRegisterTestProtocol.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703048 ""} { "Info" "ISGN_ENTITY_NAME" "1 S9PipelineRegisterTestProtocol " "Found entity 1: S9PipelineRegisterTestProtocol" {  } { { "VHDL/Testbench/BlockTest/S9PipelineRegisterTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S9PipelineRegisterTestProtocol.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/blocktest/s8dfutestprotocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/blocktest/s8dfutestprotocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S8DfuTestProtocol-S8DfuTestProtocolArch " "Found design unit 1: S8DfuTestProtocol-S8DfuTestProtocolArch" {  } { { "VHDL/Testbench/BlockTest/S8DfuTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S8DfuTestProtocol.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703056 ""} { "Info" "ISGN_ENTITY_NAME" "1 S8DfuTestProtocol " "Found entity 1: S8DfuTestProtocol" {  } { { "VHDL/Testbench/BlockTest/S8DfuTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S8DfuTestProtocol.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/blocktest/s7bputestprotocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/blocktest/s7bputestprotocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S7BpuTestProtocol-S7BpuTestProtocolArch " "Found design unit 1: S7BpuTestProtocol-S7BpuTestProtocolArch" {  } { { "VHDL/Testbench/BlockTest/S7BpuTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S7BpuTestProtocol.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703064 ""} { "Info" "ISGN_ENTITY_NAME" "1 S7BpuTestProtocol " "Found entity 1: S7BpuTestProtocol" {  } { { "VHDL/Testbench/BlockTest/S7BpuTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S7BpuTestProtocol.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/blocktest/s7bpufsmtestprotocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/blocktest/s7bpufsmtestprotocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S7BpuFsmTestProtocol-S7BpuFsmTestProtocolArch " "Found design unit 1: S7BpuFsmTestProtocol-S7BpuFsmTestProtocolArch" {  } { { "VHDL/Testbench/BlockTest/S7BpuFsmTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S7BpuFsmTestProtocol.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703071 ""} { "Info" "ISGN_ENTITY_NAME" "1 S7BpuFsmTestProtocol " "Found entity 1: S7BpuFsmTestProtocol" {  } { { "VHDL/Testbench/BlockTest/S7BpuFsmTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S7BpuFsmTestProtocol.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/blocktest/s6microprogrammemorytestprotocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/blocktest/s6microprogrammemorytestprotocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S6MicroProgramMemoryTestProtocol-S6MicroProgramMemoryTestProtocolArch " "Found design unit 1: S6MicroProgramMemoryTestProtocol-S6MicroProgramMemoryTestProtocolArch" {  } { { "VHDL/Testbench/BlockTest/S6MicroProgramMemoryTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S6MicroProgramMemoryTestProtocol.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703079 ""} { "Info" "ISGN_ENTITY_NAME" "1 S6MicroProgramMemoryTestProtocol " "Found entity 1: S6MicroProgramMemoryTestProtocol" {  } { { "VHDL/Testbench/BlockTest/S6MicroProgramMemoryTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S6MicroProgramMemoryTestProtocol.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/blocktest/s6controlunittestprotocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/blocktest/s6controlunittestprotocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S6ControlUnitTestProtocol-S6ControlUnitTestProtocolArch " "Found design unit 1: S6ControlUnitTestProtocol-S6ControlUnitTestProtocolArch" {  } { { "VHDL/Testbench/BlockTest/S6ControlUnitTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S6ControlUnitTestProtocol.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703087 ""} { "Info" "ISGN_ENTITY_NAME" "1 S6ControlUnitTestProtocol " "Found entity 1: S6ControlUnitTestProtocol" {  } { { "VHDL/Testbench/BlockTest/S6ControlUnitTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S6ControlUnitTestProtocol.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/blocktest/s6controlfsmtestprotocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/blocktest/s6controlfsmtestprotocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S6ControlFsmTestProtocol-S6ControlFsmTestProtocolArch " "Found design unit 1: S6ControlFsmTestProtocol-S6ControlFsmTestProtocolArch" {  } { { "VHDL/Testbench/BlockTest/S6ControlFsmTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S6ControlFsmTestProtocol.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703093 ""} { "Info" "ISGN_ENTITY_NAME" "1 S6ControlFsmTestProtocol " "Found entity 1: S6ControlFsmTestProtocol" {  } { { "VHDL/Testbench/BlockTest/S6ControlFsmTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S6ControlFsmTestProtocol.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/blocktest/s5wbtestprotocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/blocktest/s5wbtestprotocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S5WbTestProtocol-S5WbTestProtocolArch " "Found design unit 1: S5WbTestProtocol-S5WbTestProtocolArch" {  } { { "VHDL/Testbench/BlockTest/S5WbTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S5WbTestProtocol.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703099 ""} { "Info" "ISGN_ENTITY_NAME" "1 S5WbTestProtocol " "Found entity 1: S5WbTestProtocol" {  } { { "VHDL/Testbench/BlockTest/S5WbTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S5WbTestProtocol.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/blocktest/s3shiftertestprotocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/blocktest/s3shiftertestprotocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S3ShifterTestProtocol-S3ShifterTestProtocolArch " "Found design unit 1: S3ShifterTestProtocol-S3ShifterTestProtocolArch" {  } { { "VHDL/Testbench/BlockTest/S3ShifterTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S3ShifterTestProtocol.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703106 ""} { "Info" "ISGN_ENTITY_NAME" "1 S3ShifterTestProtocol " "Found entity 1: S3ShifterTestProtocol" {  } { { "VHDL/Testbench/BlockTest/S3ShifterTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S3ShifterTestProtocol.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/blocktest/s3multiplicationtestprotocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/blocktest/s3multiplicationtestprotocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S3MultiplicationTestProtocol-S3MultiplicationTestProtocolArch " "Found design unit 1: S3MultiplicationTestProtocol-S3MultiplicationTestProtocolArch" {  } { { "VHDL/Testbench/BlockTest/S3MultiplicationTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S3MultiplicationTestProtocol.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703112 ""} { "Info" "ISGN_ENTITY_NAME" "1 S3MultiplicationTestProtocol " "Found entity 1: S3MultiplicationTestProtocol" {  } { { "VHDL/Testbench/BlockTest/S3MultiplicationTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S3MultiplicationTestProtocol.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/blocktest/s3alutestprotocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/blocktest/s3alutestprotocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S3AluTestProtocol-S3AluTestProtocolArch " "Found design unit 1: S3AluTestProtocol-S3AluTestProtocolArch" {  } { { "VHDL/Testbench/BlockTest/S3AluTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S3AluTestProtocol.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703119 ""} { "Info" "ISGN_ENTITY_NAME" "1 S3AluTestProtocol " "Found entity 1: S3AluTestProtocol" {  } { { "VHDL/Testbench/BlockTest/S3AluTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S3AluTestProtocol.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/blocktest/s3addertestprotocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/blocktest/s3addertestprotocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S3AdderTestProtocol-S3AdderTestProtocolArch " "Found design unit 1: S3AdderTestProtocol-S3AdderTestProtocolArch" {  } { { "VHDL/Testbench/BlockTest/S3AdderTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S3AdderTestProtocol.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703126 ""} { "Info" "ISGN_ENTITY_NAME" "1 S3AdderTestProtocol " "Found entity 1: S3AdderTestProtocol" {  } { { "VHDL/Testbench/BlockTest/S3AdderTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S3AdderTestProtocol.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/blocktest/s3addersubtractortestprotocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/blocktest/s3addersubtractortestprotocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S3AdderSubtractorTestProtocol-S3AdderSubtractorTestProtocolArch " "Found design unit 1: S3AdderSubtractorTestProtocol-S3AdderSubtractorTestProtocolArch" {  } { { "VHDL/Testbench/BlockTest/S3AdderSubtractorTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S3AdderSubtractorTestProtocol.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703133 ""} { "Info" "ISGN_ENTITY_NAME" "1 S3AdderSubtractorTestProtocol " "Found entity 1: S3AdderSubtractorTestProtocol" {  } { { "VHDL/Testbench/BlockTest/S3AdderSubtractorTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S3AdderSubtractorTestProtocol.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/blocktest/s2registerreadstagetestprotocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/blocktest/s2registerreadstagetestprotocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S2RegisterReadStageTestProtocol-S2RegisterReadStageTestProtocolArch " "Found design unit 1: S2RegisterReadStageTestProtocol-S2RegisterReadStageTestProtocolArch" {  } { { "VHDL/Testbench/BlockTest/S2RegisterReadStageTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S2RegisterReadStageTestProtocol.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703140 ""} { "Info" "ISGN_ENTITY_NAME" "1 S2RegisterReadStageTestProtocol " "Found entity 1: S2RegisterReadStageTestProtocol" {  } { { "VHDL/Testbench/BlockTest/S2RegisterReadStageTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S2RegisterReadStageTestProtocol.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/blocktest/s2gprtestprotocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/blocktest/s2gprtestprotocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S2GprTestProtocol-S2GprTestProtocolArch " "Found design unit 1: S2GprTestProtocol-S2GprTestProtocolArch" {  } { { "VHDL/Testbench/BlockTest/S2GprTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S2GprTestProtocol.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703146 ""} { "Info" "ISGN_ENTITY_NAME" "1 S2GprTestProtocol " "Found entity 1: S2GprTestProtocol" {  } { { "VHDL/Testbench/BlockTest/S2GprTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S2GprTestProtocol.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/blocktest/s2csrtestprotocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/blocktest/s2csrtestprotocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S2CsrTestProtocol-S2CsrTestProtocolArch " "Found design unit 1: S2CsrTestProtocol-S2CsrTestProtocolArch" {  } { { "VHDL/Testbench/BlockTest/S2CsrTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S2CsrTestProtocol.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703153 ""} { "Info" "ISGN_ENTITY_NAME" "1 S2CsrTestProtocol " "Found entity 1: S2CsrTestProtocol" {  } { { "VHDL/Testbench/BlockTest/S2CsrTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S2CsrTestProtocol.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/blocktest/s2comparatortestprotocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/blocktest/s2comparatortestprotocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S2ComparatorTestProtocol-S2ComparatorTestProtocolArch " "Found design unit 1: S2ComparatorTestProtocol-S2ComparatorTestProtocolArch" {  } { { "VHDL/Testbench/BlockTest/S2ComparatorTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S2ComparatorTestProtocol.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703159 ""} { "Info" "ISGN_ENTITY_NAME" "1 S2ComparatorTestProtocol " "Found entity 1: S2ComparatorTestProtocol" {  } { { "VHDL/Testbench/BlockTest/S2ComparatorTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S2ComparatorTestProtocol.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/blocktest/s1pctestprotocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/blocktest/s1pctestprotocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S1PcTestProtocol-S1PcTestProtocolArch " "Found design unit 1: S1PcTestProtocol-S1PcTestProtocolArch" {  } { { "VHDL/Testbench/BlockTest/S1PcTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S1PcTestProtocol.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703166 ""} { "Info" "ISGN_ENTITY_NAME" "1 S1PcTestProtocol " "Found entity 1: S1PcTestProtocol" {  } { { "VHDL/Testbench/BlockTest/S1PcTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S1PcTestProtocol.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/blocktest/s1decodestagetestprotocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/blocktest/s1decodestagetestprotocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S1DecodeStageTestProtocol-S1DecodeStageTestProtocolArch " "Found design unit 1: S1DecodeStageTestProtocol-S1DecodeStageTestProtocolArch" {  } { { "VHDL/Testbench/BlockTest/S1DecodeStageTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S1DecodeStageTestProtocol.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703173 ""} { "Info" "ISGN_ENTITY_NAME" "1 S1DecodeStageTestProtocol " "Found entity 1: S1DecodeStageTestProtocol" {  } { { "VHDL/Testbench/BlockTest/S1DecodeStageTestProtocol.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/S1DecodeStageTestProtocol.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/blocktest/pipelineregisters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/blocktest/pipelineregisters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipelineRegisters-MainArchitecture " "Found design unit 1: PipelineRegisters-MainArchitecture" {  } { { "VHDL/Testbench/BlockTest/PipelineRegisters.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/PipelineRegisters.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703179 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipelineRegisters " "Found entity 1: PipelineRegisters" {  } { { "VHDL/Testbench/BlockTest/PipelineRegisters.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/BlockTest/PipelineRegisters.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/2-cache/selectlesser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/2-cache/selectlesser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelectLesser-SelectLesserArch " "Found design unit 1: SelectLesser-SelectLesserArch" {  } { { "VHDL/2-Cache/SelectLesser.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/SelectLesser.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703186 ""} { "Info" "ISGN_ENTITY_NAME" "1 SelectLesser " "Found entity 1: SelectLesser" {  } { { "VHDL/2-Cache/SelectLesser.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/SelectLesser.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/2-cache/linearratecounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/2-cache/linearratecounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LinearRateCounter-MainArch " "Found design unit 1: LinearRateCounter-MainArch" {  } { { "VHDL/2-Cache/LinearRateCounter.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/LinearRateCounter.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703192 ""} { "Info" "ISGN_ENTITY_NAME" "1 LinearRateCounter " "Found entity 1: LinearRateCounter" {  } { { "VHDL/2-Cache/LinearRateCounter.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/LinearRateCounter.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/2-cache/instructionmemoryslice.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/2-cache/instructionmemoryslice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionMemorySlice-MainArch " "Found design unit 1: InstructionMemorySlice-MainArch" {  } { { "VHDL/2-Cache/InstructionMemorySlice.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionMemorySlice.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703198 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemorySlice " "Found entity 1: InstructionMemorySlice" {  } { { "VHDL/2-Cache/InstructionMemorySlice.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionMemorySlice.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/2-cache/instructioncache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/2-cache/instructioncache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionCache-MainArch " "Found design unit 1: InstructionCache-MainArch" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703205 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionCache " "Found entity 1: InstructionCache" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/2-cache/grallimcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/2-cache/grallimcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GralLimCounter-MainArch " "Found design unit 1: GralLimCounter-MainArch" {  } { { "VHDL/2-Cache/GralLimCounter.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/GralLimCounter.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703211 ""} { "Info" "ISGN_ENTITY_NAME" "1 GralLimCounter " "Found entity 1: GralLimCounter" {  } { { "VHDL/2-Cache/GralLimCounter.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/GralLimCounter.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/2-cache/datamemoryslice.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/2-cache/datamemoryslice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemorySlice-MainArch " "Found design unit 1: DataMemorySlice-MainArch" {  } { { "VHDL/2-Cache/DataMemorySlice.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataMemorySlice.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703217 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemorySlice " "Found entity 1: DataMemorySlice" {  } { { "VHDL/2-Cache/DataMemorySlice.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataMemorySlice.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/2-cache/datacache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/2-cache/datacache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataCache-MainArch " "Found design unit 1: DataCache-MainArch" {  } { { "VHDL/2-Cache/DataCache.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703223 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataCache " "Found entity 1: DataCache" {  } { { "VHDL/2-Cache/DataCache.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/2-cache/cacheoutputdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/2-cache/cacheoutputdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CacheOutputDecoder-MainArch " "Found design unit 1: CacheOutputDecoder-MainArch" {  } { { "VHDL/2-Cache/CacheOutputDecoder.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/CacheOutputDecoder.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703230 ""} { "Info" "ISGN_ENTITY_NAME" "1 CacheOutputDecoder " "Found entity 1: CacheOutputDecoder" {  } { { "VHDL/2-Cache/CacheOutputDecoder.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/CacheOutputDecoder.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/2-cache/cachememory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/2-cache/cachememory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CacheMemory-MainArch " "Found design unit 1: CacheMemory-MainArch" {  } { { "VHDL/2-Cache/CacheMemory.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/CacheMemory.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703237 ""} { "Info" "ISGN_ENTITY_NAME" "1 CacheMemory " "Found entity 1: CacheMemory" {  } { { "VHDL/2-Cache/CacheMemory.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/CacheMemory.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/2-cache/addressreplacementcontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/2-cache/addressreplacementcontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddressReplacementControlUnit-MainArch " "Found design unit 1: AddressReplacementControlUnit-MainArch" {  } { { "VHDL/2-Cache/AddressReplacementControlUnit.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/AddressReplacementControlUnit.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703244 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddressReplacementControlUnit " "Found entity 1: AddressReplacementControlUnit" {  } { { "VHDL/2-Cache/AddressReplacementControlUnit.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/AddressReplacementControlUnit.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/2-cache/addressmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/2-cache/addressmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddressMemory-MainArch " "Found design unit 1: AddressMemory-MainArch" {  } { { "VHDL/2-Cache/AddressMemory.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/AddressMemory.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703251 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddressMemory " "Found entity 1: AddressMemory" {  } { { "VHDL/2-Cache/AddressMemory.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/AddressMemory.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/cacheandperipheraladdresssolver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/cacheandperipheraladdresssolver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CacheAndPeripheralAddressSolver-MainArchitecture " "Found design unit 1: CacheAndPeripheralAddressSolver-MainArchitecture" {  } { { "VHDL/1-Core/CacheAndPeripheralAddressSolver.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/CacheAndPeripheralAddressSolver.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703257 ""} { "Info" "ISGN_ENTITY_NAME" "1 CacheAndPeripheralAddressSolver " "Found entity 1: CacheAndPeripheralAddressSolver" {  } { { "VHDL/1-Core/CacheAndPeripheralAddressSolver.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/CacheAndPeripheralAddressSolver.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/riscvcore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/riscvcore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RiscVCore-MainArchitecture " "Found design unit 1: RiscVCore-MainArchitecture" {  } { { "VHDL/1-Core/RiscVCore.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/RiscVCore.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703264 ""} { "Info" "ISGN_ENTITY_NAME" "1 RiscVCore " "Found entity 1: RiscVCore" {  } { { "VHDL/1-Core/RiscVCore.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/RiscVCore.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/9-otherblocks/localclockmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/9-otherblocks/localclockmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LocalClockModule-MainArch " "Found design unit 1: LocalClockModule-MainArch" {  } { { "VHDL/1-Core/9-OtherBlocks/LocalClockModule.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/9-OtherBlocks/LocalClockModule.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703269 ""} { "Info" "ISGN_ENTITY_NAME" "1 LocalClockModule " "Found entity 1: LocalClockModule" {  } { { "VHDL/1-Core/9-OtherBlocks/LocalClockModule.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/9-OtherBlocks/LocalClockModule.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/9-otherblocks/gralcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/9-otherblocks/gralcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GralCounter-MainArch " "Found design unit 1: GralCounter-MainArch" {  } { { "VHDL/1-Core/9-OtherBlocks/GralCounter.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/9-OtherBlocks/GralCounter.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703276 ""} { "Info" "ISGN_ENTITY_NAME" "1 GralCounter " "Found entity 1: GralCounter" {  } { { "VHDL/1-Core/9-OtherBlocks/GralCounter.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/9-OtherBlocks/GralCounter.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/8-dataforwardingunit/dataforwardingunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/8-dataforwardingunit/dataforwardingunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataForwardingUnit-MainArch " "Found design unit 1: DataForwardingUnit-MainArch" {  } { { "VHDL/1-Core/8-DataForwardingUnit/DataForwardingUnit.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/8-DataForwardingUnit/DataForwardingUnit.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703283 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataForwardingUnit " "Found entity 1: DataForwardingUnit" {  } { { "VHDL/1-Core/8-DataForwardingUnit/DataForwardingUnit.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/8-DataForwardingUnit/DataForwardingUnit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/7-branchpredictionunit/branchpredictionunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/7-branchpredictionunit/branchpredictionunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BranchPredictionUnit-MainArch " "Found design unit 1: BranchPredictionUnit-MainArch" {  } { { "VHDL/1-Core/7-BranchPredictionUnit/BranchPredictionUnit.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/7-BranchPredictionUnit/BranchPredictionUnit.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703289 ""} { "Info" "ISGN_ENTITY_NAME" "1 BranchPredictionUnit " "Found entity 1: BranchPredictionUnit" {  } { { "VHDL/1-Core/7-BranchPredictionUnit/BranchPredictionUnit.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/7-BranchPredictionUnit/BranchPredictionUnit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/7-branchpredictionunit/bpufinitestatemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/7-branchpredictionunit/bpufinitestatemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BpuFiniteStateMachine-MainArch " "Found design unit 1: BpuFiniteStateMachine-MainArch" {  } { { "VHDL/1-Core/7-BranchPredictionUnit/BpuFiniteStateMachine.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/7-BranchPredictionUnit/BpuFiniteStateMachine.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703296 ""} { "Info" "ISGN_ENTITY_NAME" "1 BpuFiniteStateMachine " "Found entity 1: BpuFiniteStateMachine" {  } { { "VHDL/1-Core/7-BranchPredictionUnit/BpuFiniteStateMachine.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/7-BranchPredictionUnit/BpuFiniteStateMachine.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/6-controlunit/microprogrammemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/6-controlunit/microprogrammemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MicroProgramMemory-MainArch " "Found design unit 1: MicroProgramMemory-MainArch" {  } { { "VHDL/1-Core/6-ControlUnit/MicroProgramMemory.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/6-ControlUnit/MicroProgramMemory.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703304 ""} { "Info" "ISGN_ENTITY_NAME" "1 MicroProgramMemory " "Found entity 1: MicroProgramMemory" {  } { { "VHDL/1-Core/6-ControlUnit/MicroProgramMemory.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/6-ControlUnit/MicroProgramMemory.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/6-controlunit/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/6-controlunit/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-MainArch " "Found design unit 1: ControlUnit-MainArch" {  } { { "VHDL/1-Core/6-ControlUnit/ControlUnit.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/6-ControlUnit/ControlUnit.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703310 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "VHDL/1-Core/6-ControlUnit/ControlUnit.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/6-ControlUnit/ControlUnit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/6-controlunit/controlfinitestatemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/6-controlunit/controlfinitestatemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlFiniteStateMachine-FsmArch " "Found design unit 1: ControlFiniteStateMachine-FsmArch" {  } { { "VHDL/1-Core/6-ControlUnit/ControlFiniteStateMachine.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/6-ControlUnit/ControlFiniteStateMachine.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703318 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlFiniteStateMachine " "Found entity 1: ControlFiniteStateMachine" {  } { { "VHDL/1-Core/6-ControlUnit/ControlFiniteStateMachine.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/6-ControlUnit/ControlFiniteStateMachine.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/5-writebackstage/writebackstage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/5-writebackstage/writebackstage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WriteBackStage-MainArchitecture " "Found design unit 1: WriteBackStage-MainArchitecture" {  } { { "VHDL/1-Core/5-WriteBackStage/WriteBackStage.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/5-WriteBackStage/WriteBackStage.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703324 ""} { "Info" "ISGN_ENTITY_NAME" "1 WriteBackStage " "Found entity 1: WriteBackStage" {  } { { "VHDL/1-Core/5-WriteBackStage/WriteBackStage.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/5-WriteBackStage/WriteBackStage.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/5-writebackstage/writebackselectionblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/5-writebackstage/writebackselectionblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WriteBackSelectionBlock-MainArch " "Found design unit 1: WriteBackSelectionBlock-MainArch" {  } { { "VHDL/1-Core/5-WriteBackStage/WriteBackSelectionBlock.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/5-WriteBackStage/WriteBackSelectionBlock.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703330 ""} { "Info" "ISGN_ENTITY_NAME" "1 WriteBackSelectionBlock " "Found entity 1: WriteBackSelectionBlock" {  } { { "VHDL/1-Core/5-WriteBackStage/WriteBackSelectionBlock.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/5-WriteBackStage/WriteBackSelectionBlock.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/4-memorystage/memorystagetowritebackstage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/4-memorystage/memorystagetowritebackstage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryStageToWriteBackStage-MainArch " "Found design unit 1: MemoryStageToWriteBackStage-MainArch" {  } { { "VHDL/1-Core/4-MemoryStage/MemoryStageToWriteBackStage.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/4-MemoryStage/MemoryStageToWriteBackStage.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703337 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryStageToWriteBackStage " "Found entity 1: MemoryStageToWriteBackStage" {  } { { "VHDL/1-Core/4-MemoryStage/MemoryStageToWriteBackStage.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/4-MemoryStage/MemoryStageToWriteBackStage.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/4-memorystage/memorystage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/4-memorystage/memorystage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryStage-MainArchitecture " "Found design unit 1: MemoryStage-MainArchitecture" {  } { { "VHDL/1-Core/4-MemoryStage/MemoryStage.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/4-MemoryStage/MemoryStage.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703345 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryStage " "Found entity 1: MemoryStage" {  } { { "VHDL/1-Core/4-MemoryStage/MemoryStage.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/4-MemoryStage/MemoryStage.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/4-memorystage/memorydataregisterandmemoryaddressregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/4-memorystage/memorydataregisterandmemoryaddressregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryDataRegisterAndMemoryAddressRegister-MainArch " "Found design unit 1: MemoryDataRegisterAndMemoryAddressRegister-MainArch" {  } { { "VHDL/1-Core/4-MemoryStage/MemoryDataRegisterAndMemoryAddressRegister.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/4-MemoryStage/MemoryDataRegisterAndMemoryAddressRegister.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703353 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryDataRegisterAndMemoryAddressRegister " "Found entity 1: MemoryDataRegisterAndMemoryAddressRegister" {  } { { "VHDL/1-Core/4-MemoryStage/MemoryDataRegisterAndMemoryAddressRegister.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/4-MemoryStage/MemoryDataRegisterAndMemoryAddressRegister.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/3-alustage/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/3-alustage/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-MainArch " "Found design unit 1: Shifter-MainArch" {  } { { "VHDL/1-Core/3-AluStage/Shifter.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/Shifter.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703362 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "VHDL/1-Core/3-AluStage/Shifter.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/Shifter.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/3-alustage/partialproduct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/3-alustage/partialproduct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PartialProduct-MainArch " "Found design unit 1: PartialProduct-MainArch" {  } { { "VHDL/1-Core/3-AluStage/PartialProduct.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/PartialProduct.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703368 ""} { "Info" "ISGN_ENTITY_NAME" "1 PartialProduct " "Found entity 1: PartialProduct" {  } { { "VHDL/1-Core/3-AluStage/PartialProduct.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/PartialProduct.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/3-alustage/multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/3-alustage/multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-FullCombinatory " "Found design unit 1: Multiplier-FullCombinatory" {  } { { "VHDL/1-Core/3-AluStage/Multiplier.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/Multiplier.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703375 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "VHDL/1-Core/3-AluStage/Multiplier.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/Multiplier.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/3-alustage/fulladderhalfadder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/1-core/3-alustage/fulladderhalfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdderHalfAdder-FullAdder " "Found design unit 1: FullAdderHalfAdder-FullAdder" {  } { { "VHDL/1-Core/3-AluStage/FullAdderHalfAdder.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/FullAdderHalfAdder.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703381 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FullAdderHalfAdder-HalfAdder " "Found design unit 2: FullAdderHalfAdder-HalfAdder" {  } { { "VHDL/1-Core/3-AluStage/FullAdderHalfAdder.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/FullAdderHalfAdder.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703381 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdderHalfAdder " "Found entity 1: FullAdderHalfAdder" {  } { { "VHDL/1-Core/3-AluStage/FullAdderHalfAdder.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/FullAdderHalfAdder.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/3-alustage/arithmeticlogicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/3-alustage/arithmeticlogicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticLogicUnit-MainArch " "Found design unit 1: ArithmeticLogicUnit-MainArch" {  } { { "VHDL/1-Core/3-AluStage/ArithmeticLogicUnit.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/ArithmeticLogicUnit.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703388 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticLogicUnit " "Found entity 1: ArithmeticLogicUnit" {  } { { "VHDL/1-Core/3-AluStage/ArithmeticLogicUnit.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/ArithmeticLogicUnit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/3-alustage/alustagetomemorystage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/3-alustage/alustagetomemorystage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AluStageToMemoryStage-MainArch " "Found design unit 1: AluStageToMemoryStage-MainArch" {  } { { "VHDL/1-Core/3-AluStage/AluStageToMemoryStage.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/AluStageToMemoryStage.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703395 ""} { "Info" "ISGN_ENTITY_NAME" "1 AluStageToMemoryStage " "Found entity 1: AluStageToMemoryStage" {  } { { "VHDL/1-Core/3-AluStage/AluStageToMemoryStage.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/AluStageToMemoryStage.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/3-alustage/alustage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/3-alustage/alustage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AluStage-MainArchitecture " "Found design unit 1: AluStage-MainArchitecture" {  } { { "VHDL/1-Core/3-AluStage/AluStage.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/AluStage.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703401 ""} { "Info" "ISGN_ENTITY_NAME" "1 AluStage " "Found entity 1: AluStage" {  } { { "VHDL/1-Core/3-AluStage/AluStage.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/AluStage.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/3-alustage/addersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/3-alustage/addersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderSubtractor-MainArch " "Found design unit 1: AdderSubtractor-MainArch" {  } { { "VHDL/1-Core/3-AluStage/AdderSubtractor.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/AdderSubtractor.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703407 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor " "Found entity 1: AdderSubtractor" {  } { { "VHDL/1-Core/3-AluStage/AdderSubtractor.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/AdderSubtractor.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/3-alustage/adder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/1-core/3-alustage/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-RippleCarry " "Found design unit 1: Adder-RippleCarry" {  } { { "VHDL/1-Core/3-AluStage/Adder.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/Adder.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703414 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Adder-CarryLookAhead " "Found design unit 2: Adder-CarryLookAhead" {  } { { "VHDL/1-Core/3-AluStage/Adder.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/Adder.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703414 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "VHDL/1-Core/3-AluStage/Adder.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/Adder.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/2-registerreadstage/registerstagetoalustage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/2-registerreadstage/registerstagetoalustage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterStageToAluStage-MainArch " "Found design unit 1: RegisterStageToAluStage-MainArch" {  } { { "VHDL/1-Core/2-RegisterReadStage/RegisterStageToAluStage.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/RegisterStageToAluStage.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703420 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterStageToAluStage " "Found entity 1: RegisterStageToAluStage" {  } { { "VHDL/1-Core/2-RegisterReadStage/RegisterStageToAluStage.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/RegisterStageToAluStage.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/2-registerreadstage/registerreadstage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/2-registerreadstage/registerreadstage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterReadStage-MainArchitecture " "Found design unit 1: RegisterReadStage-MainArchitecture" {  } { { "VHDL/1-Core/2-RegisterReadStage/RegisterReadStage.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/RegisterReadStage.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703427 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterReadStage " "Found entity 1: RegisterReadStage" {  } { { "VHDL/1-Core/2-RegisterReadStage/RegisterReadStage.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/RegisterReadStage.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/2-registerreadstage/generalpurposeregisters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/2-registerreadstage/generalpurposeregisters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GeneralPurposeRegisters-MainArch " "Found design unit 1: GeneralPurposeRegisters-MainArch" {  } { { "VHDL/1-Core/2-RegisterReadStage/GeneralPurposeRegisters.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/GeneralPurposeRegisters.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703433 ""} { "Info" "ISGN_ENTITY_NAME" "1 GeneralPurposeRegisters " "Found entity 1: GeneralPurposeRegisters" {  } { { "VHDL/1-Core/2-RegisterReadStage/GeneralPurposeRegisters.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/GeneralPurposeRegisters.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/2-registerreadstage/controlandstatusregisters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/2-registerreadstage/controlandstatusregisters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlAndStatusRegisters-MainArch " "Found design unit 1: ControlAndStatusRegisters-MainArch" {  } { { "VHDL/1-Core/2-RegisterReadStage/ControlAndStatusRegisters.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/ControlAndStatusRegisters.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703440 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlAndStatusRegisters " "Found entity 1: ControlAndStatusRegisters" {  } { { "VHDL/1-Core/2-RegisterReadStage/ControlAndStatusRegisters.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/ControlAndStatusRegisters.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/2-registerreadstage/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/2-registerreadstage/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator-MainArch " "Found design unit 1: Comparator-MainArch" {  } { { "VHDL/1-Core/2-RegisterReadStage/Comparator.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/Comparator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703447 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "VHDL/1-Core/2-RegisterReadStage/Comparator.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/Comparator.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/1-decodestage/programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/1-decodestage/programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-MainArch " "Found design unit 1: ProgramCounter-MainArch" {  } { { "VHDL/1-Core/1-DecodeStage/ProgramCounter.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/ProgramCounter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703454 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "VHDL/1-Core/1-DecodeStage/ProgramCounter.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/ProgramCounter.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/1-decodestage/instructionregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/1-decodestage/instructionregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionRegister-MainArch " "Found design unit 1: InstructionRegister-MainArch" {  } { { "VHDL/1-Core/1-DecodeStage/InstructionRegister.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/InstructionRegister.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703462 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister " "Found entity 1: InstructionRegister" {  } { { "VHDL/1-Core/1-DecodeStage/InstructionRegister.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/InstructionRegister.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/1-decodestage/immediateselectionblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/1-decodestage/immediateselectionblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ImmediateSelectionBlock-MainArch " "Found design unit 1: ImmediateSelectionBlock-MainArch" {  } { { "VHDL/1-Core/1-DecodeStage/ImmediateSelectionBlock.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/ImmediateSelectionBlock.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703468 ""} { "Info" "ISGN_ENTITY_NAME" "1 ImmediateSelectionBlock " "Found entity 1: ImmediateSelectionBlock" {  } { { "VHDL/1-Core/1-DecodeStage/ImmediateSelectionBlock.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/ImmediateSelectionBlock.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/1-decodestage/decodestagetoregisterstage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/1-decodestage/decodestagetoregisterstage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodeStageToRegisterStage-MainArch " "Found design unit 1: DecodeStageToRegisterStage-MainArch" {  } { { "VHDL/1-Core/1-DecodeStage/DecodeStageToRegisterStage.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/DecodeStageToRegisterStage.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703475 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodeStageToRegisterStage " "Found entity 1: DecodeStageToRegisterStage" {  } { { "VHDL/1-Core/1-DecodeStage/DecodeStageToRegisterStage.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/DecodeStageToRegisterStage.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/1-decodestage/decodestage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/1-decodestage/decodestage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodeStage-MainArchitecture " "Found design unit 1: DecodeStage-MainArchitecture" {  } { { "VHDL/1-Core/1-DecodeStage/DecodeStage.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/DecodeStage.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703482 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodeStage " "Found entity 1: DecodeStage" {  } { { "VHDL/1-Core/1-DecodeStage/DecodeStage.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/DecodeStage.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/0-packages/cachepackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vhdl/0-packages/cachepackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CachePackage " "Found design unit 1: CachePackage" {  } { { "VHDL/0-Packages/CachePackage.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/0-Packages/CachePackage.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703489 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CachePackage-body " "Found design unit 2: CachePackage-body" {  } { { "VHDL/0-Packages/CachePackage.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/0-Packages/CachePackage.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/0-packages/basicpackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vhdl/0-packages/basicpackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BasicPackage " "Found design unit 1: BasicPackage" {  } { { "VHDL/0-Packages/BasicPackage.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/0-Packages/BasicPackage.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703495 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 BasicPackage-body " "Found design unit 2: BasicPackage-body" {  } { { "VHDL/0-Packages/BasicPackage.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/0-Packages/BasicPackage.vhd" 315 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/0-packages/alupackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vhdl/0-packages/alupackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AluPackage " "Found design unit 1: AluPackage" {  } { { "VHDL/0-Packages/AluPackage.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/0-Packages/AluPackage.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703501 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 AluPackage-body " "Found design unit 2: AluPackage-body" {  } { { "VHDL/0-Packages/AluPackage.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/0-Packages/AluPackage.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711043703501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043703501 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TestEntity " "Elaborating entity \"TestEntity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711043704680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MainMemoryTestbench MainMemoryTestbench:Memory A:tbarch " "Elaborating entity \"MainMemoryTestbench\" using architecture \"A:tbarch\" for hierarchy \"MainMemoryTestbench:Memory\"" {  } { { "VHDL/Testbench/Memory/TestEntity.vhd" "Memory" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/Memory/TestEntity.vhd" 61 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043705211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ArkICore ArkICore:ArkI A:arkicorearch " "Elaborating entity \"ArkICore\" using architecture \"A:arkicorearch\" for hierarchy \"ArkICore:ArkI\"" {  } { { "VHDL/Testbench/Memory/TestEntity.vhd" "ArkI" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/Memory/TestEntity.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043705713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RiscVCore ArkICore:ArkI\|RiscVCore:ArkI A:mainarchitecture " "Elaborating entity \"RiscVCore\" using architecture \"A:mainarchitecture\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\"" {  } { { "VHDL/ArkICore.vhd" "ArkI" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/ArkICore.vhd" 77 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043706238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DecodeStage ArkICore:ArkI\|RiscVCore:ArkI\|DecodeStage:DS A:mainarchitecture " "Elaborating entity \"DecodeStage\" using architecture \"A:mainarchitecture\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|DecodeStage:DS\"" {  } { { "VHDL/1-Core/RiscVCore.vhd" "DS" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/RiscVCore.vhd" 135 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043706723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionRegister ArkICore:ArkI\|RiscVCore:ArkI\|DecodeStage:DS\|InstructionRegister:IR A:mainarch " "Elaborating entity \"InstructionRegister\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|DecodeStage:DS\|InstructionRegister:IR\"" {  } { { "VHDL/1-Core/1-DecodeStage/DecodeStage.vhd" "IR" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/DecodeStage.vhd" 88 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043707322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ImmediateSelectionBlock ArkICore:ArkI\|RiscVCore:ArkI\|DecodeStage:DS\|ImmediateSelectionBlock:ISB A:mainarch " "Elaborating entity \"ImmediateSelectionBlock\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|DecodeStage:DS\|ImmediateSelectionBlock:ISB\"" {  } { { "VHDL/1-Core/1-DecodeStage/DecodeStage.vhd" "ISB" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/DecodeStage.vhd" 98 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043707770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ProgramCounter ArkICore:ArkI\|RiscVCore:ArkI\|DecodeStage:DS\|ProgramCounter:PCR A:mainarch " "Elaborating entity \"ProgramCounter\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|DecodeStage:DS\|ProgramCounter:PCR\"" {  } { { "VHDL/1-Core/1-DecodeStage/DecodeStage.vhd" "PCR" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/DecodeStage.vhd" 108 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043708223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Adder ArkICore:ArkI\|RiscVCore:ArkI\|DecodeStage:DS\|ProgramCounter:PCR\|Adder:ImmAdder A:carrylookahead " "Elaborating entity \"Adder\" using architecture \"A:carrylookahead\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|DecodeStage:DS\|ProgramCounter:PCR\|Adder:ImmAdder\"" {  } { { "VHDL/1-Core/1-DecodeStage/ProgramCounter.vhd" "ImmAdder" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/ProgramCounter.vhd" 204 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043708680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FullAdderHalfAdder ArkICore:ArkI\|RiscVCore:ArkI\|DecodeStage:DS\|ProgramCounter:PCR\|Adder:ImmAdder\|FullAdderHalfAdder:\\AdderGenerator:0:FA A:fulladder " "Elaborating entity \"FullAdderHalfAdder\" using architecture \"A:fulladder\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|DecodeStage:DS\|ProgramCounter:PCR\|Adder:ImmAdder\|FullAdderHalfAdder:\\AdderGenerator:0:FA\"" {  } { { "VHDL/1-Core/3-AluStage/Adder.vhd" "\\AdderGenerator:0:FA" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/Adder.vhd" 109 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043709127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DecodeStageToRegisterStage ArkICore:ArkI\|RiscVCore:ArkI\|DecodeStage:DS\|DecodeStageToRegisterStage:DsRs A:mainarch " "Elaborating entity \"DecodeStageToRegisterStage\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|DecodeStage:DS\|DecodeStageToRegisterStage:DsRs\"" {  } { { "VHDL/1-Core/1-DecodeStage/DecodeStage.vhd" "DsRs" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/DecodeStage.vhd" 126 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043709719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegisterReadStage ArkICore:ArkI\|RiscVCore:ArkI\|RegisterReadStage:RRS A:mainarchitecture " "Elaborating entity \"RegisterReadStage\" using architecture \"A:mainarchitecture\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|RegisterReadStage:RRS\"" {  } { { "VHDL/1-Core/RiscVCore.vhd" "RRS" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/RiscVCore.vhd" 156 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043710119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "GeneralPurposeRegisters ArkICore:ArkI\|RiscVCore:ArkI\|RegisterReadStage:RRS\|GeneralPurposeRegisters:GPR A:mainarch " "Elaborating entity \"GeneralPurposeRegisters\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|RegisterReadStage:RRS\|GeneralPurposeRegisters:GPR\"" {  } { { "VHDL/1-Core/2-RegisterReadStage/RegisterReadStage.vhd" "GPR" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/RegisterReadStage.vhd" 96 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043710506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Comparator ArkICore:ArkI\|RiscVCore:ArkI\|RegisterReadStage:RRS\|Comparator:Cmp A:mainarch " "Elaborating entity \"Comparator\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|RegisterReadStage:RRS\|Comparator:Cmp\"" {  } { { "VHDL/1-Core/2-RegisterReadStage/RegisterReadStage.vhd" "Cmp" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/RegisterReadStage.vhd" 111 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043711595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ControlAndStatusRegisters ArkICore:ArkI\|RiscVCore:ArkI\|RegisterReadStage:RRS\|ControlAndStatusRegisters:CSR A:mainarch " "Elaborating entity \"ControlAndStatusRegisters\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|RegisterReadStage:RRS\|ControlAndStatusRegisters:CSR\"" {  } { { "VHDL/1-Core/2-RegisterReadStage/RegisterReadStage.vhd" "CSR" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/RegisterReadStage.vhd" 117 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043711978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegisterStageToAluStage ArkICore:ArkI\|RiscVCore:ArkI\|RegisterReadStage:RRS\|RegisterStageToAluStage:RsAs A:mainarch " "Elaborating entity \"RegisterStageToAluStage\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|RegisterReadStage:RRS\|RegisterStageToAluStage:RsAs\"" {  } { { "VHDL/1-Core/2-RegisterReadStage/RegisterReadStage.vhd" "RsAs" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/RegisterReadStage.vhd" 140 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043712480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AluStage ArkICore:ArkI\|RiscVCore:ArkI\|AluStage:AS A:mainarchitecture " "Elaborating entity \"AluStage\" using architecture \"A:mainarchitecture\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|AluStage:AS\"" {  } { { "VHDL/1-Core/RiscVCore.vhd" "AS" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/RiscVCore.vhd" 184 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043712897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ArithmeticLogicUnit ArkICore:ArkI\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU A:mainarch " "Elaborating entity \"ArithmeticLogicUnit\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\"" {  } { { "VHDL/1-Core/3-AluStage/AluStage.vhd" "ALU" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/AluStage.vhd" 89 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043713307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Shifter ArkICore:ArkI\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|Shifter:Shft A:mainarch " "Elaborating entity \"Shifter\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|Shifter:Shft\"" {  } { { "VHDL/1-Core/3-AluStage/ArithmeticLogicUnit.vhd" "Shft" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/ArithmeticLogicUnit.vhd" 142 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043713869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Multiplier ArkICore:ArkI\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|Multiplier:Mult A:fullcombinatory " "Elaborating entity \"Multiplier\" using architecture \"A:fullcombinatory\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|Multiplier:Mult\"" {  } { { "VHDL/1-Core/3-AluStage/ArithmeticLogicUnit.vhd" "Mult" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/ArithmeticLogicUnit.vhd" 149 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043714560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PartialProduct ArkICore:ArkI\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|Multiplier:Mult\|PartialProduct:PartProd A:mainarch " "Elaborating entity \"PartialProduct\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|Multiplier:Mult\|PartialProduct:PartProd\"" {  } { { "VHDL/1-Core/3-AluStage/Multiplier.vhd" "PartProd" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/Multiplier.vhd" 136 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043715251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Adder ArkICore:ArkI\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|Multiplier:Mult\|Adder:\\FirstSumLayer:0:AdderA A:carrylookahead " "Elaborating entity \"Adder\" using architecture \"A:carrylookahead\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|Multiplier:Mult\|Adder:\\FirstSumLayer:0:AdderA\"" {  } { { "VHDL/1-Core/3-AluStage/Multiplier.vhd" "\\FirstSumLayer:0:AdderA" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/Multiplier.vhd" 330 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043715690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FullAdderHalfAdder ArkICore:ArkI\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|Multiplier:Mult\|FullAdderHalfAdder:\\FirstExtraSumLayer:0:ExtraA A:halfadder " "Elaborating entity \"FullAdderHalfAdder\" using architecture \"A:halfadder\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|Multiplier:Mult\|FullAdderHalfAdder:\\FirstExtraSumLayer:0:ExtraA\"" {  } { { "VHDL/1-Core/3-AluStage/Multiplier.vhd" "\\FirstExtraSumLayer:0:ExtraA" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/Multiplier.vhd" 412 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043721530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Adder ArkICore:ArkI\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|Multiplier:Mult\|Adder:\\SecondExtraLayer:0:ExtraB A:carrylookahead " "Elaborating entity \"Adder\" using architecture \"A:carrylookahead\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|Multiplier:Mult\|Adder:\\SecondExtraLayer:0:ExtraB\"" {  } { { "VHDL/1-Core/3-AluStage/Multiplier.vhd" "\\SecondExtraLayer:0:ExtraB" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/Multiplier.vhd" 424 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043723041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AdderSubtractor ArkICore:ArkI\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|AdderSubtractor:AddSub A:mainarch " "Elaborating entity \"AdderSubtractor\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|AdderSubtractor:AddSub\"" {  } { { "VHDL/1-Core/3-AluStage/ArithmeticLogicUnit.vhd" "AddSub" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/ArithmeticLogicUnit.vhd" 157 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043725322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AluStageToMemoryStage ArkICore:ArkI\|RiscVCore:ArkI\|AluStage:AS\|AluStageToMemoryStage:AsMs A:mainarch " "Elaborating entity \"AluStageToMemoryStage\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|AluStage:AS\|AluStageToMemoryStage:AsMs\"" {  } { { "VHDL/1-Core/3-AluStage/AluStage.vhd" "AsMs" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/AluStage.vhd" 104 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043726029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MemoryStage ArkICore:ArkI\|RiscVCore:ArkI\|MemoryStage:MS A:mainarchitecture " "Elaborating entity \"MemoryStage\" using architecture \"A:mainarchitecture\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|MemoryStage:MS\"" {  } { { "VHDL/1-Core/RiscVCore.vhd" "MS" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/RiscVCore.vhd" 202 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043726449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MemoryDataRegisterAndMemoryAddressRegister ArkICore:ArkI\|RiscVCore:ArkI\|MemoryStage:MS\|MemoryDataRegisterAndMemoryAddressRegister:MdrMar A:mainarch " "Elaborating entity \"MemoryDataRegisterAndMemoryAddressRegister\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|MemoryStage:MS\|MemoryDataRegisterAndMemoryAddressRegister:MdrMar\"" {  } { { "VHDL/1-Core/4-MemoryStage/MemoryStage.vhd" "MdrMar" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/4-MemoryStage/MemoryStage.vhd" 84 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043726857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MemoryStageToWriteBackStage ArkICore:ArkI\|RiscVCore:ArkI\|MemoryStage:MS\|MemoryStageToWriteBackStage:MsWs A:mainarch " "Elaborating entity \"MemoryStageToWriteBackStage\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|MemoryStage:MS\|MemoryStageToWriteBackStage:MsWs\"" {  } { { "VHDL/1-Core/4-MemoryStage/MemoryStage.vhd" "MsWs" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/4-MemoryStage/MemoryStage.vhd" 98 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043727306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "WriteBackStage ArkICore:ArkI\|RiscVCore:ArkI\|WriteBackStage:WBS A:mainarchitecture " "Elaborating entity \"WriteBackStage\" using architecture \"A:mainarchitecture\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|WriteBackStage:WBS\"" {  } { { "VHDL/1-Core/RiscVCore.vhd" "WBS" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/RiscVCore.vhd" 220 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043727776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "WriteBackSelectionBlock ArkICore:ArkI\|RiscVCore:ArkI\|WriteBackStage:WBS\|WriteBackSelectionBlock:WbSelB A:mainarch " "Elaborating entity \"WriteBackSelectionBlock\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|WriteBackStage:WBS\|WriteBackSelectionBlock:WbSelB\"" {  } { { "VHDL/1-Core/5-WriteBackStage/WriteBackStage.vhd" "WbSelB" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/5-WriteBackStage/WriteBackStage.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043728218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ControlUnit ArkICore:ArkI\|RiscVCore:ArkI\|ControlUnit:Ctrl A:mainarch " "Elaborating entity \"ControlUnit\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|ControlUnit:Ctrl\"" {  } { { "VHDL/1-Core/RiscVCore.vhd" "Ctrl" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/RiscVCore.vhd" 228 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043728648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MicroProgramMemory ArkICore:ArkI\|RiscVCore:ArkI\|ControlUnit:Ctrl\|MicroProgramMemory:uPM A:mainarch " "Elaborating entity \"MicroProgramMemory\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|ControlUnit:Ctrl\|MicroProgramMemory:uPM\"" {  } { { "VHDL/1-Core/6-ControlUnit/ControlUnit.vhd" "uPM" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/6-ControlUnit/ControlUnit.vhd" 87 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043729073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ControlFiniteStateMachine ArkICore:ArkI\|RiscVCore:ArkI\|ControlUnit:Ctrl\|ControlFiniteStateMachine:CtrlFsm A:fsmarch " "Elaborating entity \"ControlFiniteStateMachine\" using architecture \"A:fsmarch\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|ControlUnit:Ctrl\|ControlFiniteStateMachine:CtrlFsm\"" {  } { { "VHDL/1-Core/6-ControlUnit/ControlUnit.vhd" "CtrlFsm" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/6-ControlUnit/ControlUnit.vhd" 116 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043729523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "GralCounter ArkICore:ArkI\|RiscVCore:ArkI\|ControlUnit:Ctrl\|ControlFiniteStateMachine:CtrlFsm\|GralCounter:CounterBlock A:mainarch " "Elaborating entity \"GralCounter\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|ControlUnit:Ctrl\|ControlFiniteStateMachine:CtrlFsm\|GralCounter:CounterBlock\"" {  } { { "VHDL/1-Core/6-ControlUnit/ControlFiniteStateMachine.vhd" "CounterBlock" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/6-ControlUnit/ControlFiniteStateMachine.vhd" 139 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043729955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BranchPredictionUnit ArkICore:ArkI\|RiscVCore:ArkI\|BranchPredictionUnit:BPU A:mainarch " "Elaborating entity \"BranchPredictionUnit\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|BranchPredictionUnit:BPU\"" {  } { { "VHDL/1-Core/RiscVCore.vhd" "BPU" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/RiscVCore.vhd" 253 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043730426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BpuFiniteStateMachine ArkICore:ArkI\|RiscVCore:ArkI\|BranchPredictionUnit:BPU\|BpuFiniteStateMachine:BpuFSM A:mainarch " "Elaborating entity \"BpuFiniteStateMachine\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|BranchPredictionUnit:BPU\|BpuFiniteStateMachine:BpuFSM\"" {  } { { "VHDL/1-Core/7-BranchPredictionUnit/BranchPredictionUnit.vhd" "BpuFSM" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/7-BranchPredictionUnit/BranchPredictionUnit.vhd" 275 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043730828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataForwardingUnit ArkICore:ArkI\|RiscVCore:ArkI\|DataForwardingUnit:DFU A:mainarch " "Elaborating entity \"DataForwardingUnit\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|DataForwardingUnit:DFU\"" {  } { { "VHDL/1-Core/RiscVCore.vhd" "DFU" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/RiscVCore.vhd" 269 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043731289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "LocalClockModule ArkICore:ArkI\|RiscVCore:ArkI\|LocalClockModule:LCM A:mainarch " "Elaborating entity \"LocalClockModule\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|RiscVCore:ArkI\|LocalClockModule:LCM\"" {  } { { "VHDL/1-Core/RiscVCore.vhd" "LCM" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/RiscVCore.vhd" 284 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043731747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CacheMemory ArkICore:ArkI\|CacheMemory:Cache A:mainarch " "Elaborating entity \"CacheMemory\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\"" {  } { { "VHDL/ArkICore.vhd" "Cache" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/ArkICore.vhd" 93 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043732178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AddressReplacementControlUnit ArkICore:ArkI\|CacheMemory:Cache\|AddressReplacementControlUnit:Arcu A:mainarch " "Elaborating entity \"AddressReplacementControlUnit\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|AddressReplacementControlUnit:Arcu\"" {  } { { "VHDL/2-Cache/CacheMemory.vhd" "Arcu" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/CacheMemory.vhd" 93 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043733049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "GralLimCounter ArkICore:ArkI\|CacheMemory:Cache\|AddressReplacementControlUnit:Arcu\|GralLimCounter:FieldCounter A:mainarch " "Elaborating entity \"GralLimCounter\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|AddressReplacementControlUnit:Arcu\|GralLimCounter:FieldCounter\"" {  } { { "VHDL/2-Cache/AddressReplacementControlUnit.vhd" "FieldCounter" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/AddressReplacementControlUnit.vhd" 87 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043733505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionCache ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache A:mainarch " "Elaborating entity \"InstructionCache\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\"" {  } { { "VHDL/2-Cache/CacheMemory.vhd" "InsCache" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/CacheMemory.vhd" 107 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043733944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SelectLesser ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|SelectLesser:GetMinRating A:selectlesserarch " "Elaborating entity \"SelectLesser\" using architecture \"A:selectlesserarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|SelectLesser:GetMinRating\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "GetMinRating" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 78 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043734394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CacheOutputDecoder ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|CacheOutputDecoder:Decoder A:mainarch " "Elaborating entity \"CacheOutputDecoder\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|CacheOutputDecoder:Decoder\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "Decoder" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 84 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043734824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:0:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:0:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:0:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043735261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AddressMemory ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:0:SliceN\|AddressMemory:AddressMem A:mainarch " "Elaborating entity \"AddressMemory\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:0:SliceN\|AddressMemory:AddressMem\"" {  } { { "VHDL/2-Cache/InstructionMemorySlice.vhd" "AddressMem" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionMemorySlice.vhd" 69 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043735769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "LinearRateCounter ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:0:SliceN\|LinearRateCounter:RatingCounter A:mainarch " "Elaborating entity \"LinearRateCounter\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:0:SliceN\|LinearRateCounter:RatingCounter\"" {  } { { "VHDL/2-Cache/InstructionMemorySlice.vhd" "RatingCounter" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionMemorySlice.vhd" 134 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043736227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AdderSubtractor ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:0:SliceN\|LinearRateCounter:RatingCounter\|AdderSubtractor:SumNextCount A:mainarch " "Elaborating entity \"AdderSubtractor\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:0:SliceN\|LinearRateCounter:RatingCounter\|AdderSubtractor:SumNextCount\"" {  } { { "VHDL/2-Cache/LinearRateCounter.vhd" "SumNextCount" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/LinearRateCounter.vhd" 83 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043736717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Adder ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:0:SliceN\|LinearRateCounter:RatingCounter\|AdderSubtractor:SumNextCount\|Adder:Add A:carrylookahead " "Elaborating entity \"Adder\" using architecture \"A:carrylookahead\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:0:SliceN\|LinearRateCounter:RatingCounter\|AdderSubtractor:SumNextCount\|Adder:Add\"" {  } { { "VHDL/1-Core/3-AluStage/AdderSubtractor.vhd" "Add" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/AdderSubtractor.vhd" 61 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043737213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:1:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:1:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:1:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043737671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:2:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:2:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:2:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043738236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:3:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:3:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:3:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043738747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:4:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:4:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:4:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043739265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:5:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:5:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:5:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043739787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:6:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:6:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:6:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043740642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:7:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:7:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:7:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043741112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:8:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:8:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:8:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043741710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:9:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:9:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:9:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043742299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:10:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:10:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:10:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043742874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:11:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:11:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:11:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043743390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:12:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:12:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:12:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043743902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:13:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:13:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:13:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043744464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:14:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:14:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:14:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043744900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:15:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:15:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:15:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043745447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataCache ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache A:mainarch " "Elaborating entity \"DataCache\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\"" {  } { { "VHDL/2-Cache/CacheMemory.vhd" "DatCache" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/CacheMemory.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043745922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:0:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:0:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:0:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 110 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043746502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:1:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:1:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:1:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 110 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043747026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:2:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:2:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:2:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 110 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043747606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:3:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:3:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:3:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 110 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043748297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:4:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:4:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:4:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 110 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043748763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:5:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:5:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:5:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 110 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043749519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:6:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:6:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:6:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 110 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043750014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:7:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:7:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:7:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 110 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043750501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:8:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:8:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:8:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 110 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043751089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:9:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:9:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:9:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 110 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043751633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:10:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:10:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:10:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 110 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043752126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:11:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:11:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:11:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 110 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043752655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:12:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:12:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:12:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 110 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043753227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:13:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:13:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:13:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 110 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043753678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:14:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:14:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:14:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 110 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043754241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:15:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:15:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:15:SliceN" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 110 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043755023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CacheAndPeripheralAddressSolver ArkICore:ArkI\|CacheAndPeripheralAddressSolver:AddressSolver A:mainarchitecture " "Elaborating entity \"CacheAndPeripheralAddressSolver\" using architecture \"A:mainarchitecture\" for hierarchy \"ArkICore:ArkI\|CacheAndPeripheralAddressSolver:AddressSolver\"" {  } { { "VHDL/ArkICore.vhd" "AddressSolver" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/ArkICore.vhd" 109 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043755535 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 3 1711043781932 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 7 1711043781932 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 11 1711043781979 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 12 1711043781994 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 6 1711043782026 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 5 1711043782026 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 0 1711043782026 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 9 1711043782056 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 4 1711043782071 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 1 1711043782102 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 15 1711043782102 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 10 1711043782134 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 13 1711043782137 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 8 1711043782134 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 2 1711043782135 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 14 1711043782135 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 4 1711043796811 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 6 1711043796827 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 1 1711043796906 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 14 1711043796937 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 0 1711043796953 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 3 1711043796970 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 11 1711043796970 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 8 1711043797032 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 5 1711043797032 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 10 1711043797048 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 13 1711043797064 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 2 1711043797064 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 12 1711043796986 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 7 1711043797080 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 9 1711043797079 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 15 1711043797081 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PerWrData\[8\] GND " "Pin \"PerWrData\[8\]\" is stuck at GND" {  } { { "VHDL/Testbench/Memory/TestEntity.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/Memory/TestEntity.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711043808743 "|TestEntity|PerWrData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PerWrData\[9\] GND " "Pin \"PerWrData\[9\]\" is stuck at GND" {  } { { "VHDL/Testbench/Memory/TestEntity.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/Memory/TestEntity.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711043808743 "|TestEntity|PerWrData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PerWrData\[10\] GND " "Pin \"PerWrData\[10\]\" is stuck at GND" {  } { { "VHDL/Testbench/Memory/TestEntity.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/Memory/TestEntity.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711043808743 "|TestEntity|PerWrData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PerWrData\[11\] GND " "Pin \"PerWrData\[11\]\" is stuck at GND" {  } { { "VHDL/Testbench/Memory/TestEntity.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/Memory/TestEntity.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711043808743 "|TestEntity|PerWrData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PerWrData\[12\] GND " "Pin \"PerWrData\[12\]\" is stuck at GND" {  } { { "VHDL/Testbench/Memory/TestEntity.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/Memory/TestEntity.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711043808743 "|TestEntity|PerWrData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PerWrData\[13\] GND " "Pin \"PerWrData\[13\]\" is stuck at GND" {  } { { "VHDL/Testbench/Memory/TestEntity.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/Memory/TestEntity.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711043808743 "|TestEntity|PerWrData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PerWrData\[14\] GND " "Pin \"PerWrData\[14\]\" is stuck at GND" {  } { { "VHDL/Testbench/Memory/TestEntity.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/Memory/TestEntity.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711043808743 "|TestEntity|PerWrData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PerWrData\[15\] GND " "Pin \"PerWrData\[15\]\" is stuck at GND" {  } { { "VHDL/Testbench/Memory/TestEntity.vhd" "" { Text "C:/Users/User/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/Memory/TestEntity.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711043808743 "|TestEntity|PerWrData[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711043808743 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711043824408 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "213 " "213 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711043900355 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711043902766 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711043902766 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33425 " "Implemented 33425 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711043905021 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711043905021 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33317 " "Implemented 33317 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711043905021 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711043905021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5596 " "Peak virtual memory: 5596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711043905109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 12:58:25 2024 " "Processing ended: Thu Mar 21 12:58:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711043905109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:36 " "Elapsed time: 00:03:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711043905109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:18 " "Total CPU time (on all processors): 00:04:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711043905109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711043905109 ""}
