$date
	Mon Aug  1 00:35:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module bitwise_tb $end
$var wire 3 ! t_z [2:0] $end
$var wire 1 " t_o $end
$var reg 3 # t_x [2:0] $end
$var reg 3 $ t_y [2:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 $
b11 #
0"
b0 !
$end
#10
1"
b101 !
b101 $
b111 #
#20
0"
b0 !
b1 $
b0 #
#30
1"
b11 !
b11 $
b11 #
#40
