# lab3_7segshift
Repo for a VHDL 7-segment Display Controller on a Xilinx Zedboard

The report file (EN525 Lab 3.docx) provides a top level explanation. The block diagram file (lab3_bd.pdf) provides a detailed block diagram view. All code files are also attached since they are difficult to view in the MS Word format, utilization report also attached (and elaborated in the report file).
