$date
	Thu Sep 20 21:37:31 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testDecoder $end
$var reg 1 ! enable $end
$upscope $end
$scope module testDecoder $end
$var reg 1 " addr0 $end
$upscope $end
$scope module testDecoder $end
$var reg 1 # addr1 $end
$upscope $end
$scope module testDecoder $end
$var wire 1 $ out0 $end
$upscope $end
$scope module testDecoder $end
$var wire 1 % out1 $end
$upscope $end
$scope module testDecoder $end
$var wire 1 & out2 $end
$upscope $end
$scope module testDecoder $end
$var wire 1 ' out3 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
0#
0"
0!
$end
#50000
0'
0&
0%
0$
#1000000
1"
#2000000
1#
0"
#3000000
1"
#4000000
0#
0"
1!
#4100000
1$
#5000000
1"
#5050000
1%
#5100000
0$
#6000000
1#
0"
#6050000
0%
#6100000
1&
#7000000
1"
#7050000
1'
#7100000
0&
#8000000
