res = 65 [ 0b01000001 ]
Test Passed !!!
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_ModExp_top -prj ModExp.prj --initfile /opt/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s ModExp 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/ModExp.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_ModExp_top
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling architecture behav of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behav of entity xil_defaultlib.apatb_modexp_top
Built simulation snapshot ModExp

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/xsim.dir/ModExp/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 14 13:51:57 2016...

****** xsim v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/ModExp/xsim_script.tcl
# xsim {ModExp} -autoloadwcfg -tclbatch {ModExp.tcl}
Vivado Simulator 2016.2
Time resolution is 1 ps
source ModExp.tcl
## run all
Note: simulation done!
Time: 105780350 ns  Iteration: 1  Process: /apatb_ModExp_top/generate_sim_done_proc  File: /home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/ModExp.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 105780350 ns  Iteration: 1  Process: /apatb_ModExp_top/generate_sim_done_proc  File: /home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/ModExp.autotb.vhd
$finish called at time : 105780350 ns
run: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:42 . Memory (MB): peak = 252.008 ; gain = 0.000 ; free physical = 24975 ; free virtual = 60916
## quit
INFO: [Common 17-206] Exiting xsim at Wed Dec 14 13:52:41 2016...
res = 65 [ 0b01000001 ]
Test Passed !!!
