

================================================================
== Vitis HLS Report for 'reduce_appearances'
================================================================
* Date:           Tue Jul 25 10:20:10 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Byte_Count_Really_Good_This_Time
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.411 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  1.295 us|  1.295 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_1  |      257|      257|         3|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %combined_apperances, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 2, i32 2, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %appearances0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 2, i32 2, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%readreq_ln67 = readreq void @_ssdm_op_ReadReq, i16 %appearances0, i32 2" [Byte_Count_Really_Good_This_Time/accelerator.cpp:67]   --->   Operation 9 'readreq' 'readreq_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%writereq_ln68 = writereq void @_ssdm_op_WriteReq, i16 %combined_apperances, i32 2" [Byte_Count_Really_Good_This_Time/accelerator.cpp:68]   --->   Operation 10 'writereq' 'writereq_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln70 = store i9 0, i9 %i" [Byte_Count_Really_Good_This_Time/accelerator.cpp:70]   --->   Operation 11 'store' 'store_ln70' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.inc" [Byte_Count_Really_Good_This_Time/accelerator.cpp:70]   --->   Operation 12 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = load i9 %i" [Byte_Count_Really_Good_This_Time/accelerator.cpp:70]   --->   Operation 13 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.82ns)   --->   "%icmp_ln70 = icmp_eq  i9 %i_2, i9 256" [Byte_Count_Really_Good_This_Time/accelerator.cpp:70]   --->   Operation 15 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.82ns)   --->   "%add_ln70 = add i9 %i_2, i9 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:70]   --->   Operation 16 'add' 'add_ln70' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %new.body.for.inc, void %for.end" [Byte_Count_Really_Good_This_Time/accelerator.cpp:70]   --->   Operation 17 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast = zext i9 %i_2" [Byte_Count_Really_Good_This_Time/accelerator.cpp:70]   --->   Operation 18 'zext' 'i_cast' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%appearances0_addr = getelementptr i16 %appearances0, i64 0, i64 %i_cast" [Byte_Count_Really_Good_This_Time/accelerator.cpp:71]   --->   Operation 19 'getelementptr' 'appearances0_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%appearances0_load = load i8 %appearances0_addr" [Byte_Count_Really_Good_This_Time/accelerator.cpp:71]   --->   Operation 20 'load' 'appearances0_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln70 = store i9 %add_ln70, i9 %i" [Byte_Count_Really_Good_This_Time/accelerator.cpp:70]   --->   Operation 21 'store' 'store_ln70' <Predicate = (!icmp_ln70)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 22 [1/2] (3.25ns)   --->   "%appearances0_load = load i8 %appearances0_addr" [Byte_Count_Really_Good_This_Time/accelerator.cpp:71]   --->   Operation 22 'load' 'appearances0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln70 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [Byte_Count_Really_Good_This_Time/accelerator.cpp:70]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [Byte_Count_Really_Good_This_Time/accelerator.cpp:70]   --->   Operation 24 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%combined_apperances_addr = getelementptr i16 %combined_apperances, i64 0, i64 %i_cast" [Byte_Count_Really_Good_This_Time/accelerator.cpp:71]   --->   Operation 25 'getelementptr' 'combined_apperances_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (3.25ns)   --->   "%store_ln71 = store i16 %appearances0_load, i8 %combined_apperances_addr" [Byte_Count_Really_Good_This_Time/accelerator.cpp:71]   --->   Operation 26 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.inc" [Byte_Count_Really_Good_This_Time/accelerator.cpp:70]   --->   Operation 27 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln73 = write void @_ssdm_op_Write, i16 %combined_apperances, i32 2" [Byte_Count_Really_Good_This_Time/accelerator.cpp:73]   --->   Operation 28 'write' 'write_ln73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%read_ln73 = read void @_ssdm_op_Read, i16 %appearances0, i32 2" [Byte_Count_Really_Good_This_Time/accelerator.cpp:73]   --->   Operation 29 'read' 'read_ln73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln73 = ret" [Byte_Count_Really_Good_This_Time/accelerator.cpp:73]   --->   Operation 30 'ret' 'ret_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ appearances0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=5; pingpong=1; private_global=0; MemPort=[13]; IO mode=mem_fifo:ce=0
Port [ combined_apperances]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=5; pingpong=1; private_global=0; MemPort=[03]; IO mode=mem_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                        (alloca           ) [ 011110]
specinterface_ln0        (specinterface    ) [ 000000]
specinterface_ln0        (specinterface    ) [ 000000]
readreq_ln67             (readreq          ) [ 000000]
writereq_ln68            (writereq         ) [ 000000]
store_ln70               (store            ) [ 000000]
br_ln70                  (br               ) [ 000000]
i_2                      (load             ) [ 000000]
specpipeline_ln0         (specpipeline     ) [ 000000]
icmp_ln70                (icmp             ) [ 001110]
add_ln70                 (add              ) [ 000000]
br_ln70                  (br               ) [ 000000]
i_cast                   (zext             ) [ 001110]
appearances0_addr        (getelementptr    ) [ 001100]
store_ln70               (store            ) [ 000000]
appearances0_load        (load             ) [ 001010]
speclooptripcount_ln70   (speclooptripcount) [ 000000]
specloopname_ln70        (specloopname     ) [ 000000]
combined_apperances_addr (getelementptr    ) [ 000000]
store_ln71               (store            ) [ 000000]
br_ln70                  (br               ) [ 000000]
write_ln73               (write            ) [ 000000]
read_ln73                (read             ) [ 000000]
ret_ln73                 (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="appearances0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="appearances0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="combined_apperances">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="combined_apperances"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="readreq_ln67_readreq_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="0" index="2" bw="3" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="readreq_ln67/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="writereq_ln68_writereq_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="0" index="2" bw="3" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="writereq_ln68/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln73_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="0" index="2" bw="3" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln73/5 "/>
</bind>
</comp>

<comp id="76" class="1004" name="read_ln73_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="0" index="2" bw="3" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="read_ln73/5 "/>
</bind>
</comp>

<comp id="84" class="1004" name="appearances0_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="9" slack="0"/>
<pin id="88" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="appearances0_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="appearances0_load/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="combined_apperances_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="9" slack="2"/>
<pin id="101" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="combined_apperances_addr/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln71_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="1"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln70_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="9" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_2_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="9" slack="1"/>
<pin id="117" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln70_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="0"/>
<pin id="120" dir="0" index="1" bw="9" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln70_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="9" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_cast_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln70_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="0"/>
<pin id="137" dir="0" index="1" bw="9" slack="1"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="140" class="1005" name="i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="9" slack="0"/>
<pin id="142" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_cast_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="2"/>
<pin id="152" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="155" class="1005" name="appearances0_addr_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="1"/>
<pin id="157" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="appearances0_addr "/>
</bind>
</comp>

<comp id="160" class="1005" name="appearances0_load_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="1"/>
<pin id="162" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="appearances0_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="20" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="44" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="46" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="115" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="139"><net_src comp="124" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="48" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="146"><net_src comp="140" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="153"><net_src comp="130" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="158"><net_src comp="84" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="163"><net_src comp="91" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="104" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: combined_apperances | {1 4 5 }
 - Input state : 
	Port: reduce_appearances : appearances0 | {1 2 3 5 }
  - Chain level:
	State 1
		store_ln70 : 1
	State 2
		icmp_ln70 : 1
		add_ln70 : 1
		br_ln70 : 2
		i_cast : 1
		appearances0_addr : 2
		appearances0_load : 3
		store_ln70 : 2
	State 3
	State 4
		store_ln71 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln70_fu_118       |    0    |    14   |
|----------|------------------------------|---------|---------|
|    add   |        add_ln70_fu_124       |    0    |    14   |
|----------|------------------------------|---------|---------|
|  readreq |  readreq_ln67_readreq_fu_52  |    0    |    0    |
|----------|------------------------------|---------|---------|
| writereq | writereq_ln68_writereq_fu_60 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln73_write_fu_68    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   read   |     read_ln73_read_fu_76     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |         i_cast_fu_130        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    28   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|appearances0_addr_reg_155|    8   |
|appearances0_load_reg_160|   16   |
|      i_cast_reg_150     |   64   |
|        i_reg_140        |    9   |
+-------------------------+--------+
|          Total          |   97   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_91 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   97   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   97   |   37   |
+-----------+--------+--------+--------+
