<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TPI_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">CLI and NCP Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">TPI_Type Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___t_p_i.html">Trace Port Interface (TPI)</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure type to access the Trace Port Interface Register (TPI).  
 <a href="struct_t_p_i___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a1aa8bba158b6ac122676301f17a362d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i___type.html#a1aa8bba158b6ac122676301f17a362d9">SSPSR</a></td></tr>
<tr class="separator:a1aa8bba158b6ac122676301f17a362d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf4a378b17278d98d2a5f9315fce7a5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i___type.html#abf4a378b17278d98d2a5f9315fce7a5e">CSPSR</a></td></tr>
<tr class="separator:abf4a378b17278d98d2a5f9315fce7a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9b95db444f893c84f01e49a91d22651"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i___type.html#ac9b95db444f893c84f01e49a91d22651">RESERVED0</a> [2U]</td></tr>
<tr class="separator:ac9b95db444f893c84f01e49a91d22651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a770cf0b7ec970f919f8ac22634fff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i___type.html#a49a770cf0b7ec970f919f8ac22634fff">ACPR</a></td></tr>
<tr class="separator:a49a770cf0b7ec970f919f8ac22634fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c93f857de1c48aa3a21aabb47e6c08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i___type.html#ad6c93f857de1c48aa3a21aabb47e6c08">RESERVED1</a> [55U]</td></tr>
<tr class="separator:ad6c93f857de1c48aa3a21aabb47e6c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9673e1acb75a46ed9852fd7a557cb7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i___type.html#ae9673e1acb75a46ed9852fd7a557cb7d">SPPR</a></td></tr>
<tr class="separator:ae9673e1acb75a46ed9852fd7a557cb7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae33b1ff4c22f5f0743b1c76ebd6ceb7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i___type.html#ae33b1ff4c22f5f0743b1c76ebd6ceb7f">RESERVED2</a> [131U]</td></tr>
<tr class="separator:ae33b1ff4c22f5f0743b1c76ebd6ceb7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a049b49e9da6772d38166397ce8fc70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i___type.html#a2a049b49e9da6772d38166397ce8fc70">FFSR</a></td></tr>
<tr class="separator:a2a049b49e9da6772d38166397ce8fc70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe3ca1410c32188d26be24c4ee9e180c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i___type.html#afe3ca1410c32188d26be24c4ee9e180c">FFCR</a></td></tr>
<tr class="separator:afe3ca1410c32188d26be24c4ee9e180c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36370b2b0879b7b497f6dd854ba02873"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i___type.html#a36370b2b0879b7b497f6dd854ba02873">FSCR</a></td></tr>
<tr class="separator:a36370b2b0879b7b497f6dd854ba02873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f12e10edc6d605022706316e417534"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i___type.html#af2f12e10edc6d605022706316e417534">RESERVED3</a> [759U]</td></tr>
<tr class="separator:af2f12e10edc6d605022706316e417534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5590387d8f44b477fd69951a737b0d7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i___type.html#a5590387d8f44b477fd69951a737b0d7e">TRIGGER</a></td></tr>
<tr class="separator:a5590387d8f44b477fd69951a737b0d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace73d78eff029b698e11cd5cf3efaf94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i___type.html#ace73d78eff029b698e11cd5cf3efaf94">FIFO0</a></td></tr>
<tr class="separator:ace73d78eff029b698e11cd5cf3efaf94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97fb8816ad001f4910de095aa17d9db5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i___type.html#a97fb8816ad001f4910de095aa17d9db5">ITATBCTR2</a></td></tr>
<tr class="separator:a97fb8816ad001f4910de095aa17d9db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85bb9b58f27f0189553adc1da97771e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i___type.html#a85bb9b58f27f0189553adc1da97771e5">RESERVED4</a> [1U]</td></tr>
<tr class="separator:a85bb9b58f27f0189553adc1da97771e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9954c088735caa505adc113f6c64d812"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i___type.html#a9954c088735caa505adc113f6c64d812">ITATBCTR0</a></td></tr>
<tr class="separator:a9954c088735caa505adc113f6c64d812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abad7737b3d46cc6d4813d37171d29745"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i___type.html#abad7737b3d46cc6d4813d37171d29745">FIFO1</a></td></tr>
<tr class="separator:abad7737b3d46cc6d4813d37171d29745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6b7f224b1c19c636148f991cc8db611"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i___type.html#ae6b7f224b1c19c636148f991cc8db611">ITCTRL</a></td></tr>
<tr class="separator:ae6b7f224b1c19c636148f991cc8db611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0be075c11181d8a44c3a019b8690e829"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i___type.html#a0be075c11181d8a44c3a019b8690e829">RESERVED5</a> [39U]</td></tr>
<tr class="separator:a0be075c11181d8a44c3a019b8690e829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a974d17c9a0b0b1b894e9707d158b0fbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i___type.html#a974d17c9a0b0b1b894e9707d158b0fbe">CLAIMSET</a></td></tr>
<tr class="separator:a974d17c9a0b0b1b894e9707d158b0fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f74caab7b0a7afa848c63ce8ebc6a6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i___type.html#a1f74caab7b0a7afa848c63ce8ebc6a6f">CLAIMCLR</a></td></tr>
<tr class="separator:a1f74caab7b0a7afa848c63ce8ebc6a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0279d9a6b589b11dab6e3d22f87bac8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i___type.html#aa0279d9a6b589b11dab6e3d22f87bac8">RESERVED7</a> [8U]</td></tr>
<tr class="separator:aa0279d9a6b589b11dab6e3d22f87bac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaed316dacef669454fa035e04ee90eca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i___type.html#aaed316dacef669454fa035e04ee90eca">DEVID</a></td></tr>
<tr class="separator:aaed316dacef669454fa035e04ee90eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f643aff0e4bed2638a618e2b1fd3bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i___type.html#a81f643aff0e4bed2638a618e2b1fd3bb">DEVTYPE</a></td></tr>
<tr class="separator:a81f643aff0e4bed2638a618e2b1fd3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Structure type to access the Trace Port Interface Register (TPI). </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01047">1047</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a49a770cf0b7ec970f919f8ac22634fff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49a770cf0b7ec970f919f8ac22634fff">&#9670;&nbsp;</a></span>ACPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ACPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01052">1052</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a1f74caab7b0a7afa848c63ce8ebc6a6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f74caab7b0a7afa848c63ce8ebc6a6f">&#9670;&nbsp;</a></span>CLAIMCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CLAIMCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFA4 (R/W) Claim tag clear </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01069">1069</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a974d17c9a0b0b1b894e9707d158b0fbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a974d17c9a0b0b1b894e9707d158b0fbe">&#9670;&nbsp;</a></span>CLAIMSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CLAIMSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFA0 (R/W) Claim tag set </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01068">1068</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="abf4a378b17278d98d2a5f9315fce7a5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf4a378b17278d98d2a5f9315fce7a5e">&#9670;&nbsp;</a></span>CSPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CSPSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 (R/W) Current Parallel Port Size Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01050">1050</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="aaed316dacef669454fa035e04ee90eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaed316dacef669454fa035e04ee90eca">&#9670;&nbsp;</a></span>DEVID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DEVID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFC8 (R/ ) TPIU_DEVID </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01071">1071</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a81f643aff0e4bed2638a618e2b1fd3bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81f643aff0e4bed2638a618e2b1fd3bb">&#9670;&nbsp;</a></span>DEVTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DEVTYPE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFCC (R/ ) TPIU_DEVTYPE </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01072">1072</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="afe3ca1410c32188d26be24c4ee9e180c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe3ca1410c32188d26be24c4ee9e180c">&#9670;&nbsp;</a></span>FFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x304 (R/W) Formatter and Flush Control Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01057">1057</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a2a049b49e9da6772d38166397ce8fc70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a049b49e9da6772d38166397ce8fc70">&#9670;&nbsp;</a></span>FFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x300 (R/ ) Formatter and Flush Status Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01056">1056</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ace73d78eff029b698e11cd5cf3efaf94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace73d78eff029b698e11cd5cf3efaf94">&#9670;&nbsp;</a></span>FIFO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FIFO0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEEC (R/ ) Integration ETM Data </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01061">1061</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="abad7737b3d46cc6d4813d37171d29745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abad7737b3d46cc6d4813d37171d29745">&#9670;&nbsp;</a></span>FIFO1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FIFO1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEFC (R/ ) Integration ITM Data </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01065">1065</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a36370b2b0879b7b497f6dd854ba02873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36370b2b0879b7b497f6dd854ba02873">&#9670;&nbsp;</a></span>FSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x308 (R/ ) Formatter Synchronization Counter Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01058">1058</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a9954c088735caa505adc113f6c64d812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9954c088735caa505adc113f6c64d812">&#9670;&nbsp;</a></span>ITATBCTR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ITATBCTR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEF8 (R/ ) ITATBCTR0 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01064">1064</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a97fb8816ad001f4910de095aa17d9db5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97fb8816ad001f4910de095aa17d9db5">&#9670;&nbsp;</a></span>ITATBCTR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ITATBCTR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEF0 (R/ ) ITATBCTR2 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01062">1062</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ae6b7f224b1c19c636148f991cc8db611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6b7f224b1c19c636148f991cc8db611">&#9670;&nbsp;</a></span>ITCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ITCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xF00 (R/W) Integration Mode Control </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01066">1066</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ac9b95db444f893c84f01e49a91d22651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9b95db444f893c84f01e49a91d22651">&#9670;&nbsp;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RESERVED0[2U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01051">1051</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ad6c93f857de1c48aa3a21aabb47e6c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6c93f857de1c48aa3a21aabb47e6c08">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RESERVED1[55U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01053">1053</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ae33b1ff4c22f5f0743b1c76ebd6ceb7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae33b1ff4c22f5f0743b1c76ebd6ceb7f">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RESERVED2[131U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01055">1055</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="af2f12e10edc6d605022706316e417534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2f12e10edc6d605022706316e417534">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RESERVED3[759U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01059">1059</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a85bb9b58f27f0189553adc1da97771e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85bb9b58f27f0189553adc1da97771e5">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RESERVED4[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01063">1063</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a0be075c11181d8a44c3a019b8690e829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0be075c11181d8a44c3a019b8690e829">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RESERVED5[39U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01067">1067</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="aa0279d9a6b589b11dab6e3d22f87bac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0279d9a6b589b11dab6e3d22f87bac8">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RESERVED7[8U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01070">1070</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ae9673e1acb75a46ed9852fd7a557cb7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9673e1acb75a46ed9852fd7a557cb7d">&#9670;&nbsp;</a></span>SPPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SPPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0F0 (R/W) Selected Pin Protocol Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01054">1054</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a1aa8bba158b6ac122676301f17a362d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aa8bba158b6ac122676301f17a362d9">&#9670;&nbsp;</a></span>SSPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SSPSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/ ) Supported Parallel Port Size Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01049">1049</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a5590387d8f44b477fd69951a737b0d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5590387d8f44b477fd69951a737b0d7e">&#9670;&nbsp;</a></span>TRIGGER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TRIGGER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEE8 (R/ ) TRIGGER </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01060">1060</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>third_party/NordicSemiconductor/cmsis/<a class="el" href="core__cm4_8h_source.html">core_cm4.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:32:40 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
