
board2_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015e98  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000514  08016078  08016078  00017078  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801658c  0801658c  000181dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801658c  0801658c  0001758c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016594  08016594  000181dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016594  08016594  00017594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08016598  08016598  00017598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0801659c  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006a24  200001dc  08016778  000181dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006c00  08016778  00018c00  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000181dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000314cc  00000000  00000000  0001820c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006923  00000000  00000000  000496d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000025a8  00000000  00000000  00050000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001d15  00000000  00000000  000525a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e47a  00000000  00000000  000542bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00030482  00000000  00000000  00082737  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00111e05  00000000  00000000  000b2bb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c49be  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000ac40  00000000  00000000  001c4a04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  001cf644  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	00000000 	.word	0x00000000
 8000200:	08016060 	.word	0x08016060

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e0 	.word	0x200001e0
 800021c:	08016060 	.word	0x08016060

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <Board2_Update_Local_State>:
static void Board2_Normal(void);
static void Board2_Init_Data(void);

/* Function for Chart: '<Root>/Board2' */
static void Board2_Update_Local_State(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
  OS_Enter_Critical();
 8000f28:	f006 f866 	bl	8006ff8 <OS_Enter_Critical>

  /* Inport: '<Root>/gyroYaw' */
  Board2_DW.state.gyroYaw = Board2_U.gyroYaw;
 8000f2c:	4b27      	ldr	r3, [pc, #156]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000f2e:	68db      	ldr	r3, [r3, #12]
 8000f30:	4a27      	ldr	r2, [pc, #156]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000f32:	f8c2 30b8 	str.w	r3, [r2, #184]	@ 0xb8

  /* Inport: '<Root>/sonar1' */
  Board2_DW.state.sonar1 = Board2_U.sonar1;
 8000f36:	4b25      	ldr	r3, [pc, #148]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000f38:	881a      	ldrh	r2, [r3, #0]
 8000f3a:	4b25      	ldr	r3, [pc, #148]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000f3c:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc

  /* Inport: '<Root>/sonar2' */
  Board2_DW.state.sonar2 = Board2_U.sonar2;
 8000f40:	4b22      	ldr	r3, [pc, #136]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000f42:	885a      	ldrh	r2, [r3, #2]
 8000f44:	4b22      	ldr	r3, [pc, #136]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000f46:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe

  /* Inport: '<Root>/sonar3' */
  Board2_DW.state.sonar3 = Board2_U.sonar3;
 8000f4a:	4b20      	ldr	r3, [pc, #128]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000f4c:	889a      	ldrh	r2, [r3, #4]
 8000f4e:	4b20      	ldr	r3, [pc, #128]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000f50:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0

  /* Inport: '<Root>/controller_y' */
  Board2_DW.state.controller_y = Board2_U.controller_y;
 8000f54:	4b1d      	ldr	r3, [pc, #116]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000f56:	891a      	ldrh	r2, [r3, #8]
 8000f58:	4b1d      	ldr	r3, [pc, #116]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000f5a:	f8a3 20c2 	strh.w	r2, [r3, #194]	@ 0xc2

  /* Inport: '<Root>/controller_x' */
  Board2_DW.state.controller_x = Board2_U.controller_x;
 8000f5e:	4b1b      	ldr	r3, [pc, #108]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000f60:	88da      	ldrh	r2, [r3, #6]
 8000f62:	4b1b      	ldr	r3, [pc, #108]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000f64:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4

  /* Inport: '<Root>/B1' */
  Board2_DW.state.button1 = Board2_U.B1;
 8000f68:	4b18      	ldr	r3, [pc, #96]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000f6a:	7a9a      	ldrb	r2, [r3, #10]
 8000f6c:	4b18      	ldr	r3, [pc, #96]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000f6e:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6

  /* Inport: '<Root>/B2' */
  Board2_DW.state.button2 = Board2_U.B2;
 8000f72:	4b16      	ldr	r3, [pc, #88]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000f74:	7ada      	ldrb	r2, [r3, #11]
 8000f76:	4b16      	ldr	r3, [pc, #88]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000f78:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7

  /* Inport: '<Root>/B3' */
  Board2_DW.state.button3 = Board2_U.B3;
 8000f7c:	4b13      	ldr	r3, [pc, #76]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000f7e:	7c1a      	ldrb	r2, [r3, #16]
 8000f80:	4b13      	ldr	r3, [pc, #76]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000f82:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8

  /* Inport: '<Root>/B4' */
  Board2_DW.state.button4 = Board2_U.B4;
 8000f86:	4b11      	ldr	r3, [pc, #68]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000f88:	7c5a      	ldrb	r2, [r3, #17]
 8000f8a:	4b11      	ldr	r3, [pc, #68]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000f8c:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9

  /* Inport: '<Root>/B_r_stick' */
  Board2_DW.state.r_stick_button = Board2_U.B_r_stick;
 8000f90:	4b0e      	ldr	r3, [pc, #56]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000f92:	7c9a      	ldrb	r2, [r3, #18]
 8000f94:	4b0e      	ldr	r3, [pc, #56]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000f96:	f883 20ca 	strb.w	r2, [r3, #202]	@ 0xca

  /* Inport: '<Root>/B_l_stick' */
  Board2_DW.state.l_stick_button = Board2_U.B_l_stick;
 8000f9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000f9c:	7d1a      	ldrb	r2, [r3, #20]
 8000f9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000fa0:	f883 20cb 	strb.w	r2, [r3, #203]	@ 0xcb

  /* Inport: '<Root>/controller_battery' */
  Board2_DW.state.controller_battery = Board2_U.controller_battery;
 8000fa4:	4b09      	ldr	r3, [pc, #36]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000fa6:	7cda      	ldrb	r2, [r3, #19]
 8000fa8:	4b09      	ldr	r3, [pc, #36]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000faa:	f883 20cc 	strb.w	r2, [r3, #204]	@ 0xcc

  /* Inport: '<Root>/controllerError' */
  Board2_DW.state.controllerError = Board2_U.controllerError;
 8000fae:	4b07      	ldr	r3, [pc, #28]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000fb0:	7d5a      	ldrb	r2, [r3, #21]
 8000fb2:	4b07      	ldr	r3, [pc, #28]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000fb4:	f883 20cd 	strb.w	r2, [r3, #205]	@ 0xcd

  /* Inport: '<Root>/gyroError' */
  Board2_DW.state.gyroError = Board2_U.gyroError;
 8000fb8:	4b04      	ldr	r3, [pc, #16]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000fba:	7d9a      	ldrb	r2, [r3, #22]
 8000fbc:	4b04      	ldr	r3, [pc, #16]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000fbe:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce
  OS_Exit_Critical();
 8000fc2:	f006 f81f 	bl	8007004 <OS_Exit_Critical>
}
 8000fc6:	bf00      	nop
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	2000033c 	.word	0x2000033c
 8000fd0:	200001f8 	.word	0x200001f8

08000fd4 <Board2_Open_Session>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Open_Session(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  IO_Set_Session();
 8000fd8:	f005 ff86 	bl	8006ee8 <IO_Set_Session>
}
 8000fdc:	bf00      	nop
 8000fde:	bd80      	pop	{r7, pc}

08000fe0 <Board2_Raise_MTalk>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Raise_MTalk(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
  IO_Set_MasterTalk();
 8000fe4:	f005 ff98 	bl	8006f18 <IO_Set_MasterTalk>
}
 8000fe8:	bf00      	nop
 8000fea:	bd80      	pop	{r7, pc}

08000fec <Board2_Get_Timestamp>:

/* Function for Chart: '<Root>/Board2' */
static uint32_T Board2_Get_Timestamp(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  return Time_Get_Tick();
 8000ff0:	f005 ffbc 	bl	8006f6c <Time_Get_Tick>
 8000ff4:	4603      	mov	r3, r0
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	bd80      	pop	{r7, pc}
	...

08000ffc <Board2_enter_internal_Normal>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_enter_internal_Normal(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
  Board2_DW.is_active_Supervisor = 1U;
 8001000:	4b32      	ldr	r3, [pc, #200]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 8001002:	2201      	movs	r2, #1
 8001004:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
  Board2_DW.is_Supervisor = Board2_IN_Waiting_comunication;
 8001008:	4b30      	ldr	r3, [pc, #192]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 800100a:	220d      	movs	r2, #13
 800100c:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
  Board2_Update_Local_State();
 8001010:	f7ff ff88 	bl	8000f24 <Board2_Update_Local_State>
  Board2_Open_Session();
 8001014:	f7ff ffde 	bl	8000fd4 <Board2_Open_Session>
  Board2_Raise_MTalk();
 8001018:	f7ff ffe2 	bl	8000fe0 <Board2_Raise_MTalk>
  Board2_DW.time_comm = Board2_Get_Timestamp();
 800101c:	f7ff ffe6 	bl	8000fec <Board2_Get_Timestamp>
 8001020:	4603      	mov	r3, r0
 8001022:	4a2a      	ldr	r2, [pc, #168]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 8001024:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  Board2_DW.is_active_Global_state_compute = 1U;
 8001028:	4b28      	ldr	r3, [pc, #160]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 800102a:	2201      	movs	r2, #1
 800102c:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
  Board2_DW.is_active_Moving_obstacle = 1U;
 8001030:	4b26      	ldr	r3, [pc, #152]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 8001032:	2201      	movs	r2, #1
 8001034:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
  Board2_DW.is_active_No_obstacle = 1U;
 8001038:	4b24      	ldr	r3, [pc, #144]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 800103a:	2201      	movs	r2, #1
 800103c:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
  Board2_DW.is_No_obstacle = Board2_IN_No_movements;
 8001040:	4b22      	ldr	r3, [pc, #136]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 8001042:	2201      	movs	r2, #1
 8001044:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
  Board2_DW.moving_from_left = false;
 8001048:	4b20      	ldr	r3, [pc, #128]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 800104a:	2200      	movs	r2, #0
 800104c:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
  Board2_DW.moving_from_right = false;
 8001050:	4b1e      	ldr	r3, [pc, #120]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 8001052:	2200      	movs	r2, #0
 8001054:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
  Board2_DW.is_active_Obstacle_from_left = 1U;
 8001058:	4b1c      	ldr	r3, [pc, #112]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 800105a:	2201      	movs	r2, #1
 800105c:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
  Board2_DW.is_Obstacle_from_left = Board2_IN_Waiting;
 8001060:	4b1a      	ldr	r3, [pc, #104]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 8001062:	2203      	movs	r2, #3
 8001064:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
  Board2_DW.is_active_Obstacle_from_right = 1U;
 8001068:	4b18      	ldr	r3, [pc, #96]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 800106a:	2201      	movs	r2, #1
 800106c:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
  Board2_DW.is_Obstacle_from_right = Board2_IN_Waiting;
 8001070:	4b16      	ldr	r3, [pc, #88]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 8001072:	2203      	movs	r2, #3
 8001074:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
  Board2_DW.is_active_Battery_temperature_m = 1U;
 8001078:	4b14      	ldr	r3, [pc, #80]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 800107a:	2201      	movs	r2, #1
 800107c:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
  Board2_DW.is_active_Normal_velocity = 1U;
 8001080:	4b12      	ldr	r3, [pc, #72]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 8001082:	2201      	movs	r2, #1
 8001084:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
  Board2_DW.is_Normal_velocity = Board2_IN_No_limitation;
 8001088:	4b10      	ldr	r3, [pc, #64]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 800108a:	2201      	movs	r2, #1
 800108c:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
  Board2_DW.limit_velocity = false;
 8001090:	4b0e      	ldr	r3, [pc, #56]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 8001092:	2200      	movs	r2, #0
 8001094:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
  Board2_DW.is_active_Battery_manager = 1U;
 8001098:	4b0c      	ldr	r3, [pc, #48]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 800109a:	2201      	movs	r2, #1
 800109c:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
  Board2_DW.is_Battery_manager = Board2_IN_Normal;
 80010a0:	4b0a      	ldr	r3, [pc, #40]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 80010a2:	2202      	movs	r2, #2
 80010a4:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
  Board2_DW.is_active_Temperature_manager = 1U;
 80010a8:	4b08      	ldr	r3, [pc, #32]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 80010aa:	2201      	movs	r2, #1
 80010ac:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
  Board2_DW.is_Temperature_manager = Board2_IN_Normal_d;
 80010b0:	4b06      	ldr	r3, [pc, #24]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 80010b2:	2203      	movs	r2, #3
 80010b4:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
  Board2_DW.is_active_Combo = 1U;
 80010b8:	4b04      	ldr	r3, [pc, #16]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 80010ba:	2201      	movs	r2, #1
 80010bc:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
  Board2_DW.is_Combo = Board2_IN_Waiting_combo;
 80010c0:	4b02      	ldr	r3, [pc, #8]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 80010c2:	2207      	movs	r2, #7
 80010c4:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
}
 80010c8:	bf00      	nop
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	200001f8 	.word	0x200001f8

080010d0 <Board2_Is_STalk_High>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Is_STalk_High(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
  return IO_Read_SlaveTalk();
 80010d4:	f005 ff38 	bl	8006f48 <IO_Read_SlaveTalk>
 80010d8:	4603      	mov	r3, r0
}
 80010da:	4618      	mov	r0, r3
 80010dc:	bd80      	pop	{r7, pc}

080010de <Board2_Check_Timeout_Us>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Check_Timeout_Us(uint32_T b_start_time, uint32_T
  b_min_elapsed_time)
{
 80010de:	b580      	push	{r7, lr}
 80010e0:	b082      	sub	sp, #8
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	6078      	str	r0, [r7, #4]
 80010e6:	6039      	str	r1, [r7, #0]
  return Time_Check_Elapsed_us(b_start_time, b_min_elapsed_time);
 80010e8:	6839      	ldr	r1, [r7, #0]
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	f005 ff4a 	bl	8006f84 <Time_Check_Elapsed_us>
 80010f0:	4603      	mov	r3, r0
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}

080010fa <Board2_Abort_Communication>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Abort_Communication(void)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	af00      	add	r7, sp, #0
  UART_Stop_DMA();
 80010fe:	f005 fd59 	bl	8006bb4 <UART_Stop_DMA>
}
 8001102:	bf00      	nop
 8001104:	bd80      	pop	{r7, pc}

08001106 <Board2_Close_Session>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Close_Session(void)
{
 8001106:	b580      	push	{r7, lr}
 8001108:	af00      	add	r7, sp, #0
  IO_Reset_Session();
 800110a:	f005 fef9 	bl	8006f00 <IO_Reset_Session>
}
 800110e:	bf00      	nop
 8001110:	bd80      	pop	{r7, pc}

08001112 <Board2_Lower_MTalk>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Lower_MTalk(void)
{
 8001112:	b580      	push	{r7, lr}
 8001114:	af00      	add	r7, sp, #0
  IO_Reset_MasterTalk();
 8001116:	f005 ff0b 	bl	8006f30 <IO_Reset_MasterTalk>
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}

0800111e <Board2_Send_Ping>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Send_Ping(void)
{
 800111e:	b580      	push	{r7, lr}
 8001120:	af00      	add	r7, sp, #0
  UART_Send_Ping();
 8001122:	f005 fde1 	bl	8006ce8 <UART_Send_Ping>
}
 8001126:	bf00      	nop
 8001128:	bd80      	pop	{r7, pc}
	...

0800112c <Board2_Wait_Ping>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Wait_Ping(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
  UART_Wait_Ping(&Board2_DW.receivedPing);
 8001130:	4802      	ldr	r0, [pc, #8]	@ (800113c <Board2_Wait_Ping+0x10>)
 8001132:	f005 fe1f 	bl	8006d74 <UART_Wait_Ping>
}
 8001136:	bf00      	nop
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	200002f2 	.word	0x200002f2

08001140 <Board2_Is_Rx_Finished>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Is_Rx_Finished(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  return UART_Is_Rx_Complete();
 8001144:	f005 fd22 	bl	8006b8c <UART_Is_Rx_Complete>
 8001148:	4603      	mov	r3, r0
}
 800114a:	4618      	mov	r0, r3
 800114c:	bd80      	pop	{r7, pc}
	...

08001150 <Board2_Verify_Ping>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Verify_Ping(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  return UART_Check_Ping(Board2_DW.receivedPing);
 8001154:	4b04      	ldr	r3, [pc, #16]	@ (8001168 <Board2_Verify_Ping+0x18>)
 8001156:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
 800115a:	4618      	mov	r0, r3
 800115c:	f005 feb2 	bl	8006ec4 <UART_Check_Ping>
 8001160:	4603      	mov	r3, r0
}
 8001162:	4618      	mov	r0, r3
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	200001f8 	.word	0x200001f8

0800116c <Board2_Is_Tx_Finished>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Is_Tx_Finished(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
  return UART_Is_Tx_Complete();
 8001170:	f005 fcf8 	bl	8006b64 <UART_Is_Tx_Complete>
 8001174:	4603      	mov	r3, r0
}
 8001176:	4618      	mov	r0, r3
 8001178:	bd80      	pop	{r7, pc}
	...

0800117c <Board2_Compute_Degraded_Actions>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Compute_Degraded_Actions(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
  int32_T tmp;
  real32_T forward;
  real32_T throttle;
  real32_T turn;
  OS_Enter_Critical();
 8001182:	f005 ff39 	bl	8006ff8 <OS_Enter_Critical>
  /* Inport: '<Root>/B1' incorporates:
   *  Inport: '<Root>/B2'
   *  Inport: '<Root>/B3'
   *  Inport: '<Root>/B4'
   */
  Board2_DW.panic_lockdown = ((Board2_U.B1 && Board2_U.B2 && Board2_U.B3 &&
 8001186:	4b88      	ldr	r3, [pc, #544]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 8001188:	7a9b      	ldrb	r3, [r3, #10]
    Board2_U.B4) || Board2_DW.panic_lockdown);
 800118a:	2b00      	cmp	r3, #0
 800118c:	d00b      	beq.n	80011a6 <Board2_Compute_Degraded_Actions+0x2a>
  Board2_DW.panic_lockdown = ((Board2_U.B1 && Board2_U.B2 && Board2_U.B3 &&
 800118e:	4b86      	ldr	r3, [pc, #536]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 8001190:	7adb      	ldrb	r3, [r3, #11]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d007      	beq.n	80011a6 <Board2_Compute_Degraded_Actions+0x2a>
 8001196:	4b84      	ldr	r3, [pc, #528]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 8001198:	7c1b      	ldrb	r3, [r3, #16]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d003      	beq.n	80011a6 <Board2_Compute_Degraded_Actions+0x2a>
    Board2_U.B4) || Board2_DW.panic_lockdown);
 800119e:	4b82      	ldr	r3, [pc, #520]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 80011a0:	7c5b      	ldrb	r3, [r3, #17]
  Board2_DW.panic_lockdown = ((Board2_U.B1 && Board2_U.B2 && Board2_U.B3 &&
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d104      	bne.n	80011b0 <Board2_Compute_Degraded_Actions+0x34>
    Board2_U.B4) || Board2_DW.panic_lockdown);
 80011a6:	4b81      	ldr	r3, [pc, #516]	@ (80013ac <Board2_Compute_Degraded_Actions+0x230>)
 80011a8:	f893 313c 	ldrb.w	r3, [r3, #316]	@ 0x13c
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <Board2_Compute_Degraded_Actions+0x38>
 80011b0:	2301      	movs	r3, #1
 80011b2:	e000      	b.n	80011b6 <Board2_Compute_Degraded_Actions+0x3a>
 80011b4:	2300      	movs	r3, #0
  Board2_DW.panic_lockdown = ((Board2_U.B1 && Board2_U.B2 && Board2_U.B3 &&
 80011b6:	b2da      	uxtb	r2, r3
 80011b8:	4b7c      	ldr	r3, [pc, #496]	@ (80013ac <Board2_Compute_Degraded_Actions+0x230>)
 80011ba:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
   *  Inport: '<Root>/controller_y'
   *  Inport: '<Root>/sonar1'
   *  Inport: '<Root>/sonar2'
   *  Inport: '<Root>/sonar3'
   */
  Board2_Y.output.mux = true;
 80011be:	4b7c      	ldr	r3, [pc, #496]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80011c0:	2201      	movs	r2, #1
 80011c2:	75da      	strb	r2, [r3, #23]
  Board2_Y.output.led_A = OFF;
 80011c4:	4b7a      	ldr	r3, [pc, #488]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	745a      	strb	r2, [r3, #17]
  Board2_Y.output.led_B = OFF;
 80011ca:	4b79      	ldr	r3, [pc, #484]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	749a      	strb	r2, [r3, #18]
  Board2_Y.output.rear_led = IDLE;
 80011d0:	4b77      	ldr	r3, [pc, #476]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	74da      	strb	r2, [r3, #19]
  Board2_Y.output.rear_sign = SIGN_OFF;
 80011d6:	4b76      	ldr	r3, [pc, #472]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80011d8:	2200      	movs	r2, #0
 80011da:	751a      	strb	r2, [r3, #20]
  if ((Board2_DW.working_status == MOTOR_ERROR_WORKING) ||
 80011dc:	4b73      	ldr	r3, [pc, #460]	@ (80013ac <Board2_Compute_Degraded_Actions+0x230>)
 80011de:	f893 30f4 	ldrb.w	r3, [r3, #244]	@ 0xf4
 80011e2:	2b02      	cmp	r3, #2
 80011e4:	d004      	beq.n	80011f0 <Board2_Compute_Degraded_Actions+0x74>
      Board2_DW.panic_lockdown) {
 80011e6:	4b71      	ldr	r3, [pc, #452]	@ (80013ac <Board2_Compute_Degraded_Actions+0x230>)
 80011e8:	f893 313c 	ldrb.w	r3, [r3, #316]	@ 0x13c
  if ((Board2_DW.working_status == MOTOR_ERROR_WORKING) ||
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d018      	beq.n	8001222 <Board2_Compute_Degraded_Actions+0xa6>
    /* Outport: '<Root>/output' */
    Board2_Y.output.rif_FA = 0.0F;
 80011f0:	4b6f      	ldr	r3, [pc, #444]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80011f2:	f04f 0200 	mov.w	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
    Board2_Y.output.rif_FB = 0.0F;
 80011f8:	4b6d      	ldr	r3, [pc, #436]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80011fa:	f04f 0200 	mov.w	r2, #0
 80011fe:	605a      	str	r2, [r3, #4]
    Board2_Y.output.rif_BA = 0.0F;
 8001200:	4b6b      	ldr	r3, [pc, #428]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 8001202:	f04f 0200 	mov.w	r2, #0
 8001206:	609a      	str	r2, [r3, #8]
    Board2_Y.output.rif_BB = 0.0F;
 8001208:	4b69      	ldr	r3, [pc, #420]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 800120a:	f04f 0200 	mov.w	r2, #0
 800120e:	60da      	str	r2, [r3, #12]
    Board2_Y.output.brk_mode = EMERGENCY;
 8001210:	4b67      	ldr	r3, [pc, #412]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 8001212:	2202      	movs	r2, #2
 8001214:	741a      	strb	r2, [r3, #16]
    Board2_Y.output.relay = false;
 8001216:	4b66      	ldr	r3, [pc, #408]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 8001218:	2200      	movs	r2, #0
 800121a:	759a      	strb	r2, [r3, #22]
    OS_Exit_Critical();
 800121c:	f005 fef2 	bl	8007004 <OS_Exit_Critical>
 8001220:	e13c      	b.n	800149c <Board2_Compute_Degraded_Actions+0x320>
  } else if (((Board2_U.sonar1 < Board2_MIN_DISTANCE) || (Board2_U.sonar2 <
 8001222:	4b61      	ldr	r3, [pc, #388]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 8001224:	881b      	ldrh	r3, [r3, #0]
 8001226:	2b95      	cmp	r3, #149	@ 0x95
 8001228:	d908      	bls.n	800123c <Board2_Compute_Degraded_Actions+0xc0>
 800122a:	4b5f      	ldr	r3, [pc, #380]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 800122c:	885b      	ldrh	r3, [r3, #2]
 800122e:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001232:	d303      	bcc.n	800123c <Board2_Compute_Degraded_Actions+0xc0>
               Board2_MAX_DISTANCE) || (Board2_U.sonar3 < Board2_MIN_DISTANCE)) &&
 8001234:	4b5c      	ldr	r3, [pc, #368]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 8001236:	889b      	ldrh	r3, [r3, #4]
 8001238:	2b95      	cmp	r3, #149	@ 0x95
 800123a:	d81c      	bhi.n	8001276 <Board2_Compute_Degraded_Actions+0xfa>
             (Board2_U.controller_y > Board2_CONTROLLER_ZERO)) {
 800123c:	4b5a      	ldr	r3, [pc, #360]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 800123e:	891b      	ldrh	r3, [r3, #8]
               Board2_MAX_DISTANCE) || (Board2_U.sonar3 < Board2_MIN_DISTANCE)) &&
 8001240:	2bff      	cmp	r3, #255	@ 0xff
 8001242:	d918      	bls.n	8001276 <Board2_Compute_Degraded_Actions+0xfa>
    /* Outport: '<Root>/output' */
    Board2_Y.output.rif_FA = 0.0F;
 8001244:	4b5a      	ldr	r3, [pc, #360]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 8001246:	f04f 0200 	mov.w	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
    Board2_Y.output.rif_FB = 0.0F;
 800124c:	4b58      	ldr	r3, [pc, #352]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 800124e:	f04f 0200 	mov.w	r2, #0
 8001252:	605a      	str	r2, [r3, #4]
    Board2_Y.output.rif_BA = 0.0F;
 8001254:	4b56      	ldr	r3, [pc, #344]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 8001256:	f04f 0200 	mov.w	r2, #0
 800125a:	609a      	str	r2, [r3, #8]
    Board2_Y.output.rif_BB = 0.0F;
 800125c:	4b54      	ldr	r3, [pc, #336]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 800125e:	f04f 0200 	mov.w	r2, #0
 8001262:	60da      	str	r2, [r3, #12]
    Board2_Y.output.brk_mode = EMERGENCY;
 8001264:	4b52      	ldr	r3, [pc, #328]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 8001266:	2202      	movs	r2, #2
 8001268:	741a      	strb	r2, [r3, #16]
    Board2_Y.output.relay = true;
 800126a:	4b51      	ldr	r3, [pc, #324]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 800126c:	2201      	movs	r2, #1
 800126e:	759a      	strb	r2, [r3, #22]
    OS_Exit_Critical();
 8001270:	f005 fec8 	bl	8007004 <OS_Exit_Critical>
 8001274:	e112      	b.n	800149c <Board2_Compute_Degraded_Actions+0x320>
  } else if (Board2_U.B4) {
 8001276:	4b4c      	ldr	r3, [pc, #304]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 8001278:	7c5b      	ldrb	r3, [r3, #17]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d018      	beq.n	80012b0 <Board2_Compute_Degraded_Actions+0x134>
    /* Outport: '<Root>/output' */
    Board2_Y.output.rif_FA = 0.0F;
 800127e:	4b4c      	ldr	r3, [pc, #304]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 8001280:	f04f 0200 	mov.w	r2, #0
 8001284:	601a      	str	r2, [r3, #0]
    Board2_Y.output.rif_FB = 0.0F;
 8001286:	4b4a      	ldr	r3, [pc, #296]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 8001288:	f04f 0200 	mov.w	r2, #0
 800128c:	605a      	str	r2, [r3, #4]
    Board2_Y.output.rif_BA = 0.0F;
 800128e:	4b48      	ldr	r3, [pc, #288]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 8001290:	f04f 0200 	mov.w	r2, #0
 8001294:	609a      	str	r2, [r3, #8]
    Board2_Y.output.rif_BB = 0.0F;
 8001296:	4b46      	ldr	r3, [pc, #280]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 8001298:	f04f 0200 	mov.w	r2, #0
 800129c:	60da      	str	r2, [r3, #12]
    Board2_Y.output.brk_mode = EMERGENCY;
 800129e:	4b44      	ldr	r3, [pc, #272]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80012a0:	2202      	movs	r2, #2
 80012a2:	741a      	strb	r2, [r3, #16]
    Board2_Y.output.relay = true;
 80012a4:	4b42      	ldr	r3, [pc, #264]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80012a6:	2201      	movs	r2, #1
 80012a8:	759a      	strb	r2, [r3, #22]
    OS_Exit_Critical();
 80012aa:	f005 feab 	bl	8007004 <OS_Exit_Critical>
    Board2_Y.output.rif_BB = forward;
    Board2_Y.output.brk_mode = NONE;
    Board2_Y.output.relay = true;
    OS_Exit_Critical();
  }
}
 80012ae:	e0f5      	b.n	800149c <Board2_Compute_Degraded_Actions+0x320>
  } else if (Board2_U.B3 || (Board2_U.controller_battery <=
 80012b0:	4b3d      	ldr	r3, [pc, #244]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 80012b2:	7c1b      	ldrb	r3, [r3, #16]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d103      	bne.n	80012c0 <Board2_Compute_Degraded_Actions+0x144>
 80012b8:	4b3b      	ldr	r3, [pc, #236]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 80012ba:	7cdb      	ldrb	r3, [r3, #19]
 80012bc:	2b05      	cmp	r3, #5
 80012be:	d818      	bhi.n	80012f2 <Board2_Compute_Degraded_Actions+0x176>
    Board2_Y.output.rif_FA = 0.0F;
 80012c0:	4b3b      	ldr	r3, [pc, #236]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80012c2:	f04f 0200 	mov.w	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
    Board2_Y.output.rif_FB = 0.0F;
 80012c8:	4b39      	ldr	r3, [pc, #228]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80012ca:	f04f 0200 	mov.w	r2, #0
 80012ce:	605a      	str	r2, [r3, #4]
    Board2_Y.output.rif_BA = 0.0F;
 80012d0:	4b37      	ldr	r3, [pc, #220]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80012d2:	f04f 0200 	mov.w	r2, #0
 80012d6:	609a      	str	r2, [r3, #8]
    Board2_Y.output.rif_BB = 0.0F;
 80012d8:	4b35      	ldr	r3, [pc, #212]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80012da:	f04f 0200 	mov.w	r2, #0
 80012de:	60da      	str	r2, [r3, #12]
    Board2_Y.output.brk_mode = NORMAL;
 80012e0:	4b33      	ldr	r3, [pc, #204]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80012e2:	2201      	movs	r2, #1
 80012e4:	741a      	strb	r2, [r3, #16]
    Board2_Y.output.relay = true;
 80012e6:	4b32      	ldr	r3, [pc, #200]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	759a      	strb	r2, [r3, #22]
    OS_Exit_Critical();
 80012ec:	f005 fe8a 	bl	8007004 <OS_Exit_Critical>
 80012f0:	e0d4      	b.n	800149c <Board2_Compute_Degraded_Actions+0x320>
    throttle = ((real32_T)Board2_U.controller_y - Board2_CENTER) / Board2_CENTER;
 80012f2:	4b2d      	ldr	r3, [pc, #180]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 80012f4:	891b      	ldrh	r3, [r3, #8]
 80012f6:	ee07 3a90 	vmov	s15, r3
 80012fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012fe:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 80013b4 <Board2_Compute_Degraded_Actions+0x238>
 8001302:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001306:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 80013b4 <Board2_Compute_Degraded_Actions+0x238>
 800130a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800130e:	edc7 7a01 	vstr	s15, [r7, #4]
    forward = throttle * 80.0F;
 8001312:	edd7 7a01 	vldr	s15, [r7, #4]
 8001316:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80013c0 <Board2_Compute_Degraded_Actions+0x244>
 800131a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800131e:	edc7 7a02 	vstr	s15, [r7, #8]
    turn = ((real32_T)Board2_U.controller_x - Board2_CENTER) / Board2_CENTER *
 8001322:	4b21      	ldr	r3, [pc, #132]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 8001324:	88db      	ldrh	r3, [r3, #6]
 8001326:	ee07 3a90 	vmov	s15, r3
 800132a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800132e:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80013b4 <Board2_Compute_Degraded_Actions+0x238>
 8001332:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001336:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 80013b4 <Board2_Compute_Degraded_Actions+0x238>
 800133a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800133e:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80013c0 <Board2_Compute_Degraded_Actions+0x244>
 8001342:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001346:	edc7 7a00 	vstr	s15, [r7]
    if (fabsf(throttle) < Board2_PURE_TURN_EPS) {
 800134a:	edd7 7a01 	vldr	s15, [r7, #4]
 800134e:	eef0 7ae7 	vabs.f32	s15, s15
 8001352:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80013b8 <Board2_Compute_Degraded_Actions+0x23c>
 8001356:	eef4 7ac7 	vcmpe.f32	s15, s14
 800135a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800135e:	d503      	bpl.n	8001368 <Board2_Compute_Degraded_Actions+0x1ec>
      forward = 0.0F;
 8001360:	f04f 0300 	mov.w	r3, #0
 8001364:	60bb      	str	r3, [r7, #8]
 8001366:	e043      	b.n	80013f0 <Board2_Compute_Degraded_Actions+0x274>
      throttle = fabsf(forward) * Board2_TURN_RATIO;
 8001368:	edd7 7a02 	vldr	s15, [r7, #8]
 800136c:	eef0 7ae7 	vabs.f32	s15, s15
 8001370:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80013bc <Board2_Compute_Degraded_Actions+0x240>
 8001374:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001378:	edc7 7a01 	vstr	s15, [r7, #4]
      if (fabsf(turn) > throttle) {
 800137c:	edd7 7a00 	vldr	s15, [r7]
 8001380:	eef0 7ae7 	vabs.f32	s15, s15
 8001384:	ed97 7a01 	vldr	s14, [r7, #4]
 8001388:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800138c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001390:	d52e      	bpl.n	80013f0 <Board2_Compute_Degraded_Actions+0x274>
        if (turn < 0.0F) {
 8001392:	edd7 7a00 	vldr	s15, [r7]
 8001396:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800139a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800139e:	d511      	bpl.n	80013c4 <Board2_Compute_Degraded_Actions+0x248>
          tmp = -1;
 80013a0:	f04f 33ff 	mov.w	r3, #4294967295
 80013a4:	60fb      	str	r3, [r7, #12]
 80013a6:	e018      	b.n	80013da <Board2_Compute_Degraded_Actions+0x25e>
 80013a8:	2000033c 	.word	0x2000033c
 80013ac:	200001f8 	.word	0x200001f8
 80013b0:	20000354 	.word	0x20000354
 80013b4:	437f0000 	.word	0x437f0000
 80013b8:	3c23d70a 	.word	0x3c23d70a
 80013bc:	3eb33333 	.word	0x3eb33333
 80013c0:	42a00000 	.word	0x42a00000
          tmp = (turn > 0.0F);
 80013c4:	edd7 7a00 	vldr	s15, [r7]
 80013c8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d0:	bfcc      	ite	gt
 80013d2:	2301      	movgt	r3, #1
 80013d4:	2300      	movle	r3, #0
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	60fb      	str	r3, [r7, #12]
        turn = (real32_T)tmp * throttle;
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	ee07 3a90 	vmov	s15, r3
 80013e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013e4:	ed97 7a01 	vldr	s14, [r7, #4]
 80013e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013ec:	edc7 7a00 	vstr	s15, [r7]
    throttle = forward + turn;
 80013f0:	ed97 7a02 	vldr	s14, [r7, #8]
 80013f4:	edd7 7a00 	vldr	s15, [r7]
 80013f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013fc:	edc7 7a01 	vstr	s15, [r7, #4]
    forward -= turn;
 8001400:	ed97 7a02 	vldr	s14, [r7, #8]
 8001404:	edd7 7a00 	vldr	s15, [r7]
 8001408:	ee77 7a67 	vsub.f32	s15, s14, s15
 800140c:	edc7 7a02 	vstr	s15, [r7, #8]
    turn = fmaxf(fabsf(throttle), fabsf(forward));
 8001410:	edd7 7a01 	vldr	s15, [r7, #4]
 8001414:	eeb0 7ae7 	vabs.f32	s14, s15
 8001418:	edd7 7a02 	vldr	s15, [r7, #8]
 800141c:	eef0 7ae7 	vabs.f32	s15, s15
 8001420:	eef0 0a67 	vmov.f32	s1, s15
 8001424:	eeb0 0a47 	vmov.f32	s0, s14
 8001428:	f014 fdbc 	bl	8015fa4 <fmaxf>
 800142c:	ed87 0a00 	vstr	s0, [r7]
    if (turn > 80.0F) {
 8001430:	edd7 7a00 	vldr	s15, [r7]
 8001434:	ed1f 7a1e 	vldr	s14, [pc, #-120]	@ 80013c0 <Board2_Compute_Degraded_Actions+0x244>
 8001438:	eef4 7ac7 	vcmpe.f32	s15, s14
 800143c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001440:	dd17      	ble.n	8001472 <Board2_Compute_Degraded_Actions+0x2f6>
      turn = 80.0F / turn;
 8001442:	ed5f 6a21 	vldr	s13, [pc, #-132]	@ 80013c0 <Board2_Compute_Degraded_Actions+0x244>
 8001446:	ed97 7a00 	vldr	s14, [r7]
 800144a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800144e:	edc7 7a00 	vstr	s15, [r7]
      throttle *= turn;
 8001452:	ed97 7a01 	vldr	s14, [r7, #4]
 8001456:	edd7 7a00 	vldr	s15, [r7]
 800145a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800145e:	edc7 7a01 	vstr	s15, [r7, #4]
      forward *= turn;
 8001462:	ed97 7a02 	vldr	s14, [r7, #8]
 8001466:	edd7 7a00 	vldr	s15, [r7]
 800146a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800146e:	edc7 7a02 	vstr	s15, [r7, #8]
    Board2_Y.output.rif_FA = throttle;
 8001472:	4a0c      	ldr	r2, [pc, #48]	@ (80014a4 <Board2_Compute_Degraded_Actions+0x328>)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6013      	str	r3, [r2, #0]
    Board2_Y.output.rif_FB = forward;
 8001478:	4a0a      	ldr	r2, [pc, #40]	@ (80014a4 <Board2_Compute_Degraded_Actions+0x328>)
 800147a:	68bb      	ldr	r3, [r7, #8]
 800147c:	6053      	str	r3, [r2, #4]
    Board2_Y.output.rif_BA = throttle;
 800147e:	4a09      	ldr	r2, [pc, #36]	@ (80014a4 <Board2_Compute_Degraded_Actions+0x328>)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6093      	str	r3, [r2, #8]
    Board2_Y.output.rif_BB = forward;
 8001484:	4a07      	ldr	r2, [pc, #28]	@ (80014a4 <Board2_Compute_Degraded_Actions+0x328>)
 8001486:	68bb      	ldr	r3, [r7, #8]
 8001488:	60d3      	str	r3, [r2, #12]
    Board2_Y.output.brk_mode = NONE;
 800148a:	4b06      	ldr	r3, [pc, #24]	@ (80014a4 <Board2_Compute_Degraded_Actions+0x328>)
 800148c:	2200      	movs	r2, #0
 800148e:	741a      	strb	r2, [r3, #16]
    Board2_Y.output.relay = true;
 8001490:	4b04      	ldr	r3, [pc, #16]	@ (80014a4 <Board2_Compute_Degraded_Actions+0x328>)
 8001492:	2201      	movs	r2, #1
 8001494:	759a      	strb	r2, [r3, #22]
    OS_Exit_Critical();
 8001496:	f005 fdb5 	bl	8007004 <OS_Exit_Critical>
}
 800149a:	e7ff      	b.n	800149c <Board2_Compute_Degraded_Actions+0x320>
 800149c:	bf00      	nop
 800149e:	3710      	adds	r7, #16
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	20000354 	.word	0x20000354

080014a8 <Board2_exit_internal_Normal>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_exit_internal_Normal(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  Board2_DW.is_Combo = Board2_IN_NO_ACTIVE_CHILD;
 80014ac:	4b28      	ldr	r3, [pc, #160]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
  Board2_DW.is_active_Combo = 0U;
 80014b4:	4b26      	ldr	r3, [pc, #152]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
  Board2_DW.is_Temperature_manager = Board2_IN_NO_ACTIVE_CHILD;
 80014bc:	4b24      	ldr	r3, [pc, #144]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 80014be:	2200      	movs	r2, #0
 80014c0:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
  Board2_DW.is_active_Temperature_manager = 0U;
 80014c4:	4b22      	ldr	r3, [pc, #136]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
  Board2_DW.is_Battery_manager = Board2_IN_NO_ACTIVE_CHILD;
 80014cc:	4b20      	ldr	r3, [pc, #128]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
  Board2_DW.is_active_Battery_manager = 0U;
 80014d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
  Board2_DW.is_Normal_velocity = Board2_IN_NO_ACTIVE_CHILD;
 80014dc:	4b1c      	ldr	r3, [pc, #112]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 80014de:	2200      	movs	r2, #0
 80014e0:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
  Board2_DW.is_active_Normal_velocity = 0U;
 80014e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
  Board2_DW.is_active_Battery_temperature_m = 0U;
 80014ec:	4b18      	ldr	r3, [pc, #96]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
  Board2_DW.is_Obstacle_from_right = Board2_IN_NO_ACTIVE_CHILD;
 80014f4:	4b16      	ldr	r3, [pc, #88]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
  Board2_DW.is_active_Obstacle_from_right = 0U;
 80014fc:	4b14      	ldr	r3, [pc, #80]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 80014fe:	2200      	movs	r2, #0
 8001500:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
  Board2_DW.is_Obstacle_from_left = Board2_IN_NO_ACTIVE_CHILD;
 8001504:	4b12      	ldr	r3, [pc, #72]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 8001506:	2200      	movs	r2, #0
 8001508:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
  Board2_DW.is_active_Obstacle_from_left = 0U;
 800150c:	4b10      	ldr	r3, [pc, #64]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 800150e:	2200      	movs	r2, #0
 8001510:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
  Board2_DW.is_No_obstacle = Board2_IN_NO_ACTIVE_CHILD;
 8001514:	4b0e      	ldr	r3, [pc, #56]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 8001516:	2200      	movs	r2, #0
 8001518:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
  Board2_DW.is_active_No_obstacle = 0U;
 800151c:	4b0c      	ldr	r3, [pc, #48]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 800151e:	2200      	movs	r2, #0
 8001520:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
  Board2_DW.is_active_Moving_obstacle = 0U;
 8001524:	4b0a      	ldr	r3, [pc, #40]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 8001526:	2200      	movs	r2, #0
 8001528:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
  Board2_DW.is_active_Global_state_compute = 0U;
 800152c:	4b08      	ldr	r3, [pc, #32]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 800152e:	2200      	movs	r2, #0
 8001530:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
  Board2_DW.is_Supervisor = Board2_IN_NO_ACTIVE_CHILD;
 8001534:	4b06      	ldr	r3, [pc, #24]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 8001536:	2200      	movs	r2, #0
 8001538:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
  Board2_DW.is_active_Supervisor = 0U;
 800153c:	4b04      	ldr	r3, [pc, #16]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 800153e:	2200      	movs	r2, #0
 8001540:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
}
 8001544:	bf00      	nop
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	200001f8 	.word	0x200001f8

08001554 <Board2_Send_Decision>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Send_Decision(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  UART_Send_Decision(&Board2_DW.decision);
 8001558:	4802      	ldr	r0, [pc, #8]	@ (8001564 <Board2_Send_Decision+0x10>)
 800155a:	f005 fb95 	bl	8006c88 <UART_Send_Decision>
}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	20000280 	.word	0x20000280

08001568 <Board2_Wait_Decision>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Wait_Decision(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  UART_Wait_Decision(&Board2_DW.receivedDecisionPacket);
 800156c:	4802      	ldr	r0, [pc, #8]	@ (8001578 <Board2_Wait_Decision+0x10>)
 800156e:	f005 fbef 	bl	8006d50 <UART_Wait_Decision>
}
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	20000264 	.word	0x20000264

0800157c <Board2_Send_Global_State>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Send_Global_State(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  UART_Send_GlobalState(&Board2_DW.global_state);
 8001580:	4802      	ldr	r0, [pc, #8]	@ (800158c <Board2_Send_Global_State+0x10>)
 8001582:	f005 fb51 	bl	8006c28 <UART_Send_GlobalState>
}
 8001586:	bf00      	nop
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	20000230 	.word	0x20000230

08001590 <Board2_Wait_Global_State>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Wait_Global_State(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  UART_Wait_GlobalState(&Board2_DW.receivedGlobalStatePacket);
 8001594:	4802      	ldr	r0, [pc, #8]	@ (80015a0 <Board2_Wait_Global_State+0x10>)
 8001596:	f005 fbc9 	bl	8006d2c <UART_Wait_GlobalState>
}
 800159a:	bf00      	nop
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	200001f8 	.word	0x200001f8

080015a4 <Board2_Send_Local_State>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Send_Local_State(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  UART_Send_Local_State(&Board2_DW.state);
 80015a8:	4802      	ldr	r0, [pc, #8]	@ (80015b4 <Board2_Send_Local_State+0x10>)
 80015aa:	f005 fb0d 	bl	8006bc8 <UART_Send_Local_State>
}
 80015ae:	bf00      	nop
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	200002b0 	.word	0x200002b0

080015b8 <Board2_Wait_State>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Wait_State(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  UART_Wait_State(&Board2_DW.receivedStatePacket);
 80015bc:	4802      	ldr	r0, [pc, #8]	@ (80015c8 <Board2_Wait_State+0x10>)
 80015be:	f005 fba3 	bl	8006d08 <UART_Wait_State>
}
 80015c2:	bf00      	nop
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	20000298 	.word	0x20000298

080015cc <Board2_Local_state_transmitted>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Local_state_transmitted(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board2_Is_STalk_High();
 80015d2:	f7ff fd7d 	bl	80010d0 <Board2_Is_STalk_High>
 80015d6:	4603      	mov	r3, r0
 80015d8:	71fb      	strb	r3, [r7, #7]
  if (b) {
 80015da:	79fb      	ldrb	r3, [r7, #7]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d00e      	beq.n	80015fe <Board2_Local_state_transmitted+0x32>
    Board2_DW.is_Supervisor = Board2_IN_Receive_state;
 80015e0:	4b23      	ldr	r3, [pc, #140]	@ (8001670 <Board2_Local_state_transmitted+0xa4>)
 80015e2:	2207      	movs	r2, #7
 80015e4:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
    Board2_Wait_State();
 80015e8:	f7ff ffe6 	bl	80015b8 <Board2_Wait_State>
    Board2_Lower_MTalk();
 80015ec:	f7ff fd91 	bl	8001112 <Board2_Lower_MTalk>
    Board2_DW.time_comm = Board2_Get_Timestamp();
 80015f0:	f7ff fcfc 	bl	8000fec <Board2_Get_Timestamp>
 80015f4:	4603      	mov	r3, r0
 80015f6:	4a1e      	ldr	r2, [pc, #120]	@ (8001670 <Board2_Local_state_transmitted+0xa4>)
 80015f8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
        Board2_DW.is_Board_state = Board2_IN_Degraded;
        Board2_DW.is_Degraded = Board2_IN_Restarting;
      }
    }
  }
}
 80015fc:	e034      	b.n	8001668 <Board2_Local_state_transmitted+0x9c>
    b = Board2_Check_Timeout_Us(Board2_DW.time_comm, Board2_WAIT_TIMEOUT);
 80015fe:	4b1c      	ldr	r3, [pc, #112]	@ (8001670 <Board2_Local_state_transmitted+0xa4>)
 8001600:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001604:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001608:	4618      	mov	r0, r3
 800160a:	f7ff fd68 	bl	80010de <Board2_Check_Timeout_Us>
 800160e:	4603      	mov	r3, r0
 8001610:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8001612:	79fb      	ldrb	r3, [r7, #7]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d027      	beq.n	8001668 <Board2_Local_state_transmitted+0x9c>
      if (Board2_DW.retransmitted < Board2_MAX_RETRANSMIT) {
 8001618:	4b15      	ldr	r3, [pc, #84]	@ (8001670 <Board2_Local_state_transmitted+0xa4>)
 800161a:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 800161e:	2b00      	cmp	r3, #0
 8001620:	d110      	bne.n	8001644 <Board2_Local_state_transmitted+0x78>
        Board2_DW.retransmitted = 1U;
 8001622:	4b13      	ldr	r3, [pc, #76]	@ (8001670 <Board2_Local_state_transmitted+0xa4>)
 8001624:	2201      	movs	r2, #1
 8001626:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board2_DW.is_Supervisor = Board2_IN_Transmit_Local_State;
 800162a:	4b11      	ldr	r3, [pc, #68]	@ (8001670 <Board2_Local_state_transmitted+0xa4>)
 800162c:	220c      	movs	r2, #12
 800162e:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board2_Send_Local_State();
 8001632:	f7ff ffb7 	bl	80015a4 <Board2_Send_Local_State>
        Board2_DW.time_comm = Board2_Get_Timestamp();
 8001636:	f7ff fcd9 	bl	8000fec <Board2_Get_Timestamp>
 800163a:	4603      	mov	r3, r0
 800163c:	4a0c      	ldr	r2, [pc, #48]	@ (8001670 <Board2_Local_state_transmitted+0xa4>)
 800163e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
}
 8001642:	e011      	b.n	8001668 <Board2_Local_state_transmitted+0x9c>
        Board2_Compute_Degraded_Actions();
 8001644:	f7ff fd9a 	bl	800117c <Board2_Compute_Degraded_Actions>
        Board2_exit_internal_Normal();
 8001648:	f7ff ff2e 	bl	80014a8 <Board2_exit_internal_Normal>
        Board2_Close_Session();
 800164c:	f7ff fd5b 	bl	8001106 <Board2_Close_Session>
        Board2_Lower_MTalk();
 8001650:	f7ff fd5f 	bl	8001112 <Board2_Lower_MTalk>
        Board2_Abort_Communication();
 8001654:	f7ff fd51 	bl	80010fa <Board2_Abort_Communication>
        Board2_DW.is_Board_state = Board2_IN_Degraded;
 8001658:	4b05      	ldr	r3, [pc, #20]	@ (8001670 <Board2_Local_state_transmitted+0xa4>)
 800165a:	2201      	movs	r2, #1
 800165c:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        Board2_DW.is_Degraded = Board2_IN_Restarting;
 8001660:	4b03      	ldr	r3, [pc, #12]	@ (8001670 <Board2_Local_state_transmitted+0xa4>)
 8001662:	2202      	movs	r2, #2
 8001664:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
}
 8001668:	bf00      	nop
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	200001f8 	.word	0x200001f8

08001674 <Board_Verify_Decision_Integrity>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board_Verify_Decision_Integrity(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
  return CRC_Check_Decision(&Board2_DW.receivedDecisionPacket);
 8001678:	4802      	ldr	r0, [pc, #8]	@ (8001684 <Board_Verify_Decision_Integrity+0x10>)
 800167a:	f005 fbf1 	bl	8006e60 <CRC_Check_Decision>
 800167e:	4603      	mov	r3, r0
}
 8001680:	4618      	mov	r0, r3
 8001682:	bd80      	pop	{r7, pc}
 8001684:	20000264 	.word	0x20000264

08001688 <Board2_Write_Output>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Write_Output(void)
{
 8001688:	b5b0      	push	{r4, r5, r7, lr}
 800168a:	af00      	add	r7, sp, #0
  OS_Enter_Critical();
 800168c:	f005 fcb4 	bl	8006ff8 <OS_Enter_Critical>

  /* Outport: '<Root>/output' */
  Board2_Y.output = Board2_DW.decision;
 8001690:	4a07      	ldr	r2, [pc, #28]	@ (80016b0 <Board2_Write_Output+0x28>)
 8001692:	4b08      	ldr	r3, [pc, #32]	@ (80016b4 <Board2_Write_Output+0x2c>)
 8001694:	4615      	mov	r5, r2
 8001696:	f103 0488 	add.w	r4, r3, #136	@ 0x88
 800169a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800169c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800169e:	e894 0003 	ldmia.w	r4, {r0, r1}
 80016a2:	e885 0003 	stmia.w	r5, {r0, r1}
  OS_Exit_Critical();
 80016a6:	f005 fcad 	bl	8007004 <OS_Exit_Critical>
}
 80016aa:	bf00      	nop
 80016ac:	bdb0      	pop	{r4, r5, r7, pc}
 80016ae:	bf00      	nop
 80016b0:	20000354 	.word	0x20000354
 80016b4:	200001f8 	.word	0x200001f8

080016b8 <Board2_Receive_decision>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Receive_decision(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
  boolean_T b;
  boolean_T d_p;
  b = Board2_Is_Rx_Finished();
 80016be:	f7ff fd3f 	bl	8001140 <Board2_Is_Rx_Finished>
 80016c2:	4603      	mov	r3, r0
 80016c4:	71fb      	strb	r3, [r7, #7]
  if (b) {
 80016c6:	79fb      	ldrb	r3, [r7, #7]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	f000 80f8 	beq.w	80018be <Board2_Receive_decision+0x206>
    b = Board_Verify_Decision_Integrity();
 80016ce:	f7ff ffd1 	bl	8001674 <Board_Verify_Decision_Integrity>
 80016d2:	4603      	mov	r3, r0
 80016d4:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80016d6:	79fb      	ldrb	r3, [r7, #7]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	f000 80e1 	beq.w	80018a0 <Board2_Receive_decision+0x1e8>
      Board2_Close_Session();
 80016de:	f7ff fd12 	bl	8001106 <Board2_Close_Session>
      b = false;
 80016e2:	2300      	movs	r3, #0
 80016e4:	71fb      	strb	r3, [r7, #7]
      if (Board2_DW.decision.mux ==
 80016e6:	4b87      	ldr	r3, [pc, #540]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80016e8:	f893 209f 	ldrb.w	r2, [r3, #159]	@ 0x9f
          Board2_DW.receivedDecisionPacket.decision.mux) {
 80016ec:	4b85      	ldr	r3, [pc, #532]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80016ee:	f893 3083 	ldrb.w	r3, [r3, #131]	@ 0x83
      if (Board2_DW.decision.mux ==
 80016f2:	429a      	cmp	r2, r3
 80016f4:	f040 80b0 	bne.w	8001858 <Board2_Receive_decision+0x1a0>
        if (Board2_DW.decision.relay ==
 80016f8:	4b82      	ldr	r3, [pc, #520]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80016fa:	f893 209e 	ldrb.w	r2, [r3, #158]	@ 0x9e
            Board2_DW.receivedDecisionPacket.decision.relay) {
 80016fe:	4b81      	ldr	r3, [pc, #516]	@ (8001904 <Board2_Receive_decision+0x24c>)
 8001700:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
        if (Board2_DW.decision.relay ==
 8001704:	429a      	cmp	r2, r3
 8001706:	f040 80a4 	bne.w	8001852 <Board2_Receive_decision+0x19a>
          d_p = false;
 800170a:	2300      	movs	r3, #0
 800170c:	71bb      	strb	r3, [r7, #6]
          if ((int32_T)Board2_DW.decision.mode == (int32_T)
 800170e:	4b7d      	ldr	r3, [pc, #500]	@ (8001904 <Board2_Receive_decision+0x24c>)
 8001710:	f893 209d 	ldrb.w	r2, [r3, #157]	@ 0x9d
              Board2_DW.receivedDecisionPacket.decision.mode) {
 8001714:	4b7b      	ldr	r3, [pc, #492]	@ (8001904 <Board2_Receive_decision+0x24c>)
 8001716:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
          if ((int32_T)Board2_DW.decision.mode == (int32_T)
 800171a:	429a      	cmp	r2, r3
 800171c:	d101      	bne.n	8001722 <Board2_Receive_decision+0x6a>
            d_p = true;
 800171e:	2301      	movs	r3, #1
 8001720:	71bb      	strb	r3, [r7, #6]
          }

          if (d_p) {
 8001722:	79bb      	ldrb	r3, [r7, #6]
 8001724:	2b00      	cmp	r3, #0
 8001726:	f000 8091 	beq.w	800184c <Board2_Receive_decision+0x194>
            d_p = false;
 800172a:	2300      	movs	r3, #0
 800172c:	71bb      	strb	r3, [r7, #6]
            if ((int32_T)Board2_DW.decision.rear_sign == (int32_T)
 800172e:	4b75      	ldr	r3, [pc, #468]	@ (8001904 <Board2_Receive_decision+0x24c>)
 8001730:	f893 209c 	ldrb.w	r2, [r3, #156]	@ 0x9c
                Board2_DW.receivedDecisionPacket.decision.rear_sign) {
 8001734:	4b73      	ldr	r3, [pc, #460]	@ (8001904 <Board2_Receive_decision+0x24c>)
 8001736:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
            if ((int32_T)Board2_DW.decision.rear_sign == (int32_T)
 800173a:	429a      	cmp	r2, r3
 800173c:	d101      	bne.n	8001742 <Board2_Receive_decision+0x8a>
              d_p = true;
 800173e:	2301      	movs	r3, #1
 8001740:	71bb      	strb	r3, [r7, #6]
            }

            if (d_p) {
 8001742:	79bb      	ldrb	r3, [r7, #6]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d07e      	beq.n	8001846 <Board2_Receive_decision+0x18e>
              d_p = false;
 8001748:	2300      	movs	r3, #0
 800174a:	71bb      	strb	r3, [r7, #6]
              if ((int32_T)Board2_DW.decision.rear_led == (int32_T)
 800174c:	4b6d      	ldr	r3, [pc, #436]	@ (8001904 <Board2_Receive_decision+0x24c>)
 800174e:	f893 209b 	ldrb.w	r2, [r3, #155]	@ 0x9b
                  Board2_DW.receivedDecisionPacket.decision.rear_led) {
 8001752:	4b6c      	ldr	r3, [pc, #432]	@ (8001904 <Board2_Receive_decision+0x24c>)
 8001754:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
              if ((int32_T)Board2_DW.decision.rear_led == (int32_T)
 8001758:	429a      	cmp	r2, r3
 800175a:	d101      	bne.n	8001760 <Board2_Receive_decision+0xa8>
                d_p = true;
 800175c:	2301      	movs	r3, #1
 800175e:	71bb      	strb	r3, [r7, #6]
              }

              if (d_p) {
 8001760:	79bb      	ldrb	r3, [r7, #6]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d06c      	beq.n	8001840 <Board2_Receive_decision+0x188>
                d_p = false;
 8001766:	2300      	movs	r3, #0
 8001768:	71bb      	strb	r3, [r7, #6]
                if ((int32_T)Board2_DW.decision.led_B == (int32_T)
 800176a:	4b66      	ldr	r3, [pc, #408]	@ (8001904 <Board2_Receive_decision+0x24c>)
 800176c:	f893 209a 	ldrb.w	r2, [r3, #154]	@ 0x9a
                    Board2_DW.receivedDecisionPacket.decision.led_B) {
 8001770:	4b64      	ldr	r3, [pc, #400]	@ (8001904 <Board2_Receive_decision+0x24c>)
 8001772:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
                if ((int32_T)Board2_DW.decision.led_B == (int32_T)
 8001776:	429a      	cmp	r2, r3
 8001778:	d101      	bne.n	800177e <Board2_Receive_decision+0xc6>
                  d_p = true;
 800177a:	2301      	movs	r3, #1
 800177c:	71bb      	strb	r3, [r7, #6]
                }

                if (d_p) {
 800177e:	79bb      	ldrb	r3, [r7, #6]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d05a      	beq.n	800183a <Board2_Receive_decision+0x182>
                  d_p = false;
 8001784:	2300      	movs	r3, #0
 8001786:	71bb      	strb	r3, [r7, #6]
                  if ((int32_T)Board2_DW.decision.led_A == (int32_T)
 8001788:	4b5e      	ldr	r3, [pc, #376]	@ (8001904 <Board2_Receive_decision+0x24c>)
 800178a:	f893 2099 	ldrb.w	r2, [r3, #153]	@ 0x99
                      Board2_DW.receivedDecisionPacket.decision.led_A) {
 800178e:	4b5d      	ldr	r3, [pc, #372]	@ (8001904 <Board2_Receive_decision+0x24c>)
 8001790:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
                  if ((int32_T)Board2_DW.decision.led_A == (int32_T)
 8001794:	429a      	cmp	r2, r3
 8001796:	d101      	bne.n	800179c <Board2_Receive_decision+0xe4>
                    d_p = true;
 8001798:	2301      	movs	r3, #1
 800179a:	71bb      	strb	r3, [r7, #6]
                  }

                  if (d_p) {
 800179c:	79bb      	ldrb	r3, [r7, #6]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d048      	beq.n	8001834 <Board2_Receive_decision+0x17c>
                    d_p = false;
 80017a2:	2300      	movs	r3, #0
 80017a4:	71bb      	strb	r3, [r7, #6]
                    if ((int32_T)Board2_DW.decision.brk_mode == (int32_T)
 80017a6:	4b57      	ldr	r3, [pc, #348]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80017a8:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
                        Board2_DW.receivedDecisionPacket.decision.brk_mode) {
 80017ac:	4b55      	ldr	r3, [pc, #340]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80017ae:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
                    if ((int32_T)Board2_DW.decision.brk_mode == (int32_T)
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d101      	bne.n	80017ba <Board2_Receive_decision+0x102>
                      d_p = true;
 80017b6:	2301      	movs	r3, #1
 80017b8:	71bb      	strb	r3, [r7, #6]
                    }

                    if (d_p) {
 80017ba:	79bb      	ldrb	r3, [r7, #6]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d036      	beq.n	800182e <Board2_Receive_decision+0x176>
                      if (Board2_DW.decision.rif_BB ==
 80017c0:	4b50      	ldr	r3, [pc, #320]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80017c2:	ed93 7a25 	vldr	s14, [r3, #148]	@ 0x94
                          Board2_DW.receivedDecisionPacket.decision.rif_BB) {
 80017c6:	4b4f      	ldr	r3, [pc, #316]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80017c8:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
                      if (Board2_DW.decision.rif_BB ==
 80017cc:	eeb4 7a67 	vcmp.f32	s14, s15
 80017d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d4:	d128      	bne.n	8001828 <Board2_Receive_decision+0x170>
                        if (Board2_DW.decision.rif_BA ==
 80017d6:	4b4b      	ldr	r3, [pc, #300]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80017d8:	ed93 7a24 	vldr	s14, [r3, #144]	@ 0x90
                            Board2_DW.receivedDecisionPacket.decision.rif_BA) {
 80017dc:	4b49      	ldr	r3, [pc, #292]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80017de:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
                        if (Board2_DW.decision.rif_BA ==
 80017e2:	eeb4 7a67 	vcmp.f32	s14, s15
 80017e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ea:	d11a      	bne.n	8001822 <Board2_Receive_decision+0x16a>
                          d_p = ((Board2_DW.decision.rif_FB ==
 80017ec:	4b45      	ldr	r3, [pc, #276]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80017ee:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
                                  Board2_DW.receivedDecisionPacket.decision.rif_FB)
 80017f2:	4b44      	ldr	r3, [pc, #272]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80017f4:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
                                 && (Board2_DW.decision.rif_FA ==
 80017f8:	eeb4 7a67 	vcmp.f32	s14, s15
 80017fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001800:	d10c      	bne.n	800181c <Board2_Receive_decision+0x164>
 8001802:	4b40      	ldr	r3, [pc, #256]	@ (8001904 <Board2_Receive_decision+0x24c>)
 8001804:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
                                     Board2_DW.receivedDecisionPacket.decision.rif_FA));
 8001808:	4b3e      	ldr	r3, [pc, #248]	@ (8001904 <Board2_Receive_decision+0x24c>)
 800180a:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
                                 && (Board2_DW.decision.rif_FA ==
 800180e:	eeb4 7a67 	vcmp.f32	s14, s15
 8001812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001816:	d101      	bne.n	800181c <Board2_Receive_decision+0x164>
 8001818:	2301      	movs	r3, #1
 800181a:	e000      	b.n	800181e <Board2_Receive_decision+0x166>
 800181c:	2300      	movs	r3, #0
                          d_p = ((Board2_DW.decision.rif_FB ==
 800181e:	71bb      	strb	r3, [r7, #6]
 8001820:	e01c      	b.n	800185c <Board2_Receive_decision+0x1a4>
                        } else {
                          d_p = false;
 8001822:	2300      	movs	r3, #0
 8001824:	71bb      	strb	r3, [r7, #6]
 8001826:	e019      	b.n	800185c <Board2_Receive_decision+0x1a4>
                        }
                      } else {
                        d_p = false;
 8001828:	2300      	movs	r3, #0
 800182a:	71bb      	strb	r3, [r7, #6]
 800182c:	e016      	b.n	800185c <Board2_Receive_decision+0x1a4>
                      }
                    } else {
                      d_p = false;
 800182e:	2300      	movs	r3, #0
 8001830:	71bb      	strb	r3, [r7, #6]
 8001832:	e013      	b.n	800185c <Board2_Receive_decision+0x1a4>
                    }
                  } else {
                    d_p = false;
 8001834:	2300      	movs	r3, #0
 8001836:	71bb      	strb	r3, [r7, #6]
 8001838:	e010      	b.n	800185c <Board2_Receive_decision+0x1a4>
                  }
                } else {
                  d_p = false;
 800183a:	2300      	movs	r3, #0
 800183c:	71bb      	strb	r3, [r7, #6]
 800183e:	e00d      	b.n	800185c <Board2_Receive_decision+0x1a4>
                }
              } else {
                d_p = false;
 8001840:	2300      	movs	r3, #0
 8001842:	71bb      	strb	r3, [r7, #6]
 8001844:	e00a      	b.n	800185c <Board2_Receive_decision+0x1a4>
              }
            } else {
              d_p = false;
 8001846:	2300      	movs	r3, #0
 8001848:	71bb      	strb	r3, [r7, #6]
 800184a:	e007      	b.n	800185c <Board2_Receive_decision+0x1a4>
            }
          } else {
            d_p = false;
 800184c:	2300      	movs	r3, #0
 800184e:	71bb      	strb	r3, [r7, #6]
 8001850:	e004      	b.n	800185c <Board2_Receive_decision+0x1a4>
          }
        } else {
          d_p = false;
 8001852:	2300      	movs	r3, #0
 8001854:	71bb      	strb	r3, [r7, #6]
 8001856:	e001      	b.n	800185c <Board2_Receive_decision+0x1a4>
        }
      } else {
        d_p = false;
 8001858:	2300      	movs	r3, #0
 800185a:	71bb      	strb	r3, [r7, #6]
      }

      if (d_p) {
 800185c:	79bb      	ldrb	r3, [r7, #6]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <Board2_Receive_decision+0x1ae>
        b = true;
 8001862:	2301      	movs	r3, #1
 8001864:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8001866:	79fb      	ldrb	r3, [r7, #7]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d006      	beq.n	800187a <Board2_Receive_decision+0x1c2>
        Board2_DW.is_Supervisor = Board2_IN_Same_decision;
 800186c:	4b25      	ldr	r3, [pc, #148]	@ (8001904 <Board2_Receive_decision+0x24c>)
 800186e:	2208      	movs	r2, #8
 8001870:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board2_Write_Output();
 8001874:	f7ff ff08 	bl	8001688 <Board2_Write_Output>
      Board2_Abort_Communication();
      Board2_DW.is_Board_state = Board2_IN_Degraded;
      Board2_DW.is_Degraded = Board2_IN_Restarting;
    }
  }
}
 8001878:	e040      	b.n	80018fc <Board2_Receive_decision+0x244>
        Board2_exit_internal_Normal();
 800187a:	f7ff fe15 	bl	80014a8 <Board2_exit_internal_Normal>
        Board2_Close_Session();
 800187e:	f7ff fc42 	bl	8001106 <Board2_Close_Session>
        Board2_Lower_MTalk();
 8001882:	f7ff fc46 	bl	8001112 <Board2_Lower_MTalk>
        Board2_Abort_Communication();
 8001886:	f7ff fc38 	bl	80010fa <Board2_Abort_Communication>
        Board2_DW.is_Board_state = Board2_IN_Single_Board;
 800188a:	4b1e      	ldr	r3, [pc, #120]	@ (8001904 <Board2_Receive_decision+0x24c>)
 800188c:	2203      	movs	r2, #3
 800188e:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        Board2_DW.is_Single_Board = Board2_IN_Other_board_failure;
 8001892:	4b1c      	ldr	r3, [pc, #112]	@ (8001904 <Board2_Receive_decision+0x24c>)
 8001894:	2201      	movs	r2, #1
 8001896:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
        Board2_Compute_Degraded_Actions();
 800189a:	f7ff fc6f 	bl	800117c <Board2_Compute_Degraded_Actions>
}
 800189e:	e02d      	b.n	80018fc <Board2_Receive_decision+0x244>
      Board2_DW.is_Supervisor = Board2_IN_Receive_decision;
 80018a0:	4b18      	ldr	r3, [pc, #96]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80018a2:	2205      	movs	r2, #5
 80018a4:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
      Board2_Wait_Decision();
 80018a8:	f7ff fe5e 	bl	8001568 <Board2_Wait_Decision>
      Board2_Lower_MTalk();
 80018ac:	f7ff fc31 	bl	8001112 <Board2_Lower_MTalk>
      Board2_DW.time_comm = Board2_Get_Timestamp();
 80018b0:	f7ff fb9c 	bl	8000fec <Board2_Get_Timestamp>
 80018b4:	4603      	mov	r3, r0
 80018b6:	4a13      	ldr	r2, [pc, #76]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80018b8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
}
 80018bc:	e01e      	b.n	80018fc <Board2_Receive_decision+0x244>
    b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 80018be:	4b11      	ldr	r3, [pc, #68]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80018c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80018c4:	f640 5148 	movw	r1, #3400	@ 0xd48
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7ff fc08 	bl	80010de <Board2_Check_Timeout_Us>
 80018ce:	4603      	mov	r3, r0
 80018d0:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80018d2:	79fb      	ldrb	r3, [r7, #7]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d011      	beq.n	80018fc <Board2_Receive_decision+0x244>
      Board2_Compute_Degraded_Actions();
 80018d8:	f7ff fc50 	bl	800117c <Board2_Compute_Degraded_Actions>
      Board2_exit_internal_Normal();
 80018dc:	f7ff fde4 	bl	80014a8 <Board2_exit_internal_Normal>
      Board2_Close_Session();
 80018e0:	f7ff fc11 	bl	8001106 <Board2_Close_Session>
      Board2_Lower_MTalk();
 80018e4:	f7ff fc15 	bl	8001112 <Board2_Lower_MTalk>
      Board2_Abort_Communication();
 80018e8:	f7ff fc07 	bl	80010fa <Board2_Abort_Communication>
      Board2_DW.is_Board_state = Board2_IN_Degraded;
 80018ec:	4b05      	ldr	r3, [pc, #20]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80018ee:	2201      	movs	r2, #1
 80018f0:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
      Board2_DW.is_Degraded = Board2_IN_Restarting;
 80018f4:	4b03      	ldr	r3, [pc, #12]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80018f6:	2202      	movs	r2, #2
 80018f8:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
}
 80018fc:	bf00      	nop
 80018fe:	3708      	adds	r7, #8
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	200001f8 	.word	0x200001f8

08001908 <Board2_Verify_Global_Integrity>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Verify_Global_Integrity(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  return CRC_Check_GlobalState(&Board2_DW.receivedGlobalStatePacket);
 800190c:	4802      	ldr	r0, [pc, #8]	@ (8001918 <Board2_Verify_Global_Integrity+0x10>)
 800190e:	f005 fa75 	bl	8006dfc <CRC_Check_GlobalState>
 8001912:	4603      	mov	r3, r0
}
 8001914:	4618      	mov	r0, r3
 8001916:	bd80      	pop	{r7, pc}
 8001918:	200001f8 	.word	0x200001f8

0800191c <Board2_Critical_Voltage>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Critical_Voltage(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  return Board2_DW.global_state.stateB1.battery_voltage <=
 8001920:	4b08      	ldr	r3, [pc, #32]	@ (8001944 <Board2_Critical_Voltage+0x28>)
 8001922:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001926:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 800192a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800192e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001932:	bf94      	ite	ls
 8001934:	2301      	movls	r3, #1
 8001936:	2300      	movhi	r3, #0
 8001938:	b2db      	uxtb	r3, r3
    Board2_CRITICAL_VOLTAGE;
}
 800193a:	4618      	mov	r0, r3
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr
 8001944:	200001f8 	.word	0x200001f8

08001948 <Board2_Motor_Error>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Motor_Error(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  return Board2_DW.global_state.stateB1.motorError_FA ||
 800194c:	4b1a      	ldr	r3, [pc, #104]	@ (80019b8 <Board2_Motor_Error+0x70>)
 800194e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
    Board2_DW.global_state.stateB1.motorError_BA ||
    Board2_DW.global_state.stateB1.motorError_BB ||
    (Board2_DW.global_state.stateB2.button1 &&
     Board2_DW.global_state.stateB2.button2 &&
     Board2_DW.global_state.stateB2.button3 &&
     Board2_DW.global_state.stateB2.button4) || Board2_DW.panic_lockdown;
 8001952:	2b00      	cmp	r3, #0
 8001954:	d127      	bne.n	80019a6 <Board2_Motor_Error+0x5e>
    Board2_DW.global_state.stateB1.motorError_FB ||
 8001956:	4b18      	ldr	r3, [pc, #96]	@ (80019b8 <Board2_Motor_Error+0x70>)
 8001958:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
  return Board2_DW.global_state.stateB1.motorError_FA ||
 800195c:	2b00      	cmp	r3, #0
 800195e:	d122      	bne.n	80019a6 <Board2_Motor_Error+0x5e>
    Board2_DW.global_state.stateB1.motorError_BA ||
 8001960:	4b15      	ldr	r3, [pc, #84]	@ (80019b8 <Board2_Motor_Error+0x70>)
 8001962:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
    Board2_DW.global_state.stateB1.motorError_FB ||
 8001966:	2b00      	cmp	r3, #0
 8001968:	d11d      	bne.n	80019a6 <Board2_Motor_Error+0x5e>
    Board2_DW.global_state.stateB1.motorError_BB ||
 800196a:	4b13      	ldr	r3, [pc, #76]	@ (80019b8 <Board2_Motor_Error+0x70>)
 800196c:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
    Board2_DW.global_state.stateB1.motorError_BA ||
 8001970:	2b00      	cmp	r3, #0
 8001972:	d118      	bne.n	80019a6 <Board2_Motor_Error+0x5e>
    (Board2_DW.global_state.stateB2.button1 &&
 8001974:	4b10      	ldr	r3, [pc, #64]	@ (80019b8 <Board2_Motor_Error+0x70>)
 8001976:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
    Board2_DW.global_state.stateB1.motorError_BB ||
 800197a:	2b00      	cmp	r3, #0
 800197c:	d00e      	beq.n	800199c <Board2_Motor_Error+0x54>
     Board2_DW.global_state.stateB2.button2 &&
 800197e:	4b0e      	ldr	r3, [pc, #56]	@ (80019b8 <Board2_Motor_Error+0x70>)
 8001980:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
    (Board2_DW.global_state.stateB2.button1 &&
 8001984:	2b00      	cmp	r3, #0
 8001986:	d009      	beq.n	800199c <Board2_Motor_Error+0x54>
     Board2_DW.global_state.stateB2.button3 &&
 8001988:	4b0b      	ldr	r3, [pc, #44]	@ (80019b8 <Board2_Motor_Error+0x70>)
 800198a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
     Board2_DW.global_state.stateB2.button2 &&
 800198e:	2b00      	cmp	r3, #0
 8001990:	d004      	beq.n	800199c <Board2_Motor_Error+0x54>
     Board2_DW.global_state.stateB2.button4) || Board2_DW.panic_lockdown;
 8001992:	4b09      	ldr	r3, [pc, #36]	@ (80019b8 <Board2_Motor_Error+0x70>)
 8001994:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
     Board2_DW.global_state.stateB2.button3 &&
 8001998:	2b00      	cmp	r3, #0
 800199a:	d104      	bne.n	80019a6 <Board2_Motor_Error+0x5e>
     Board2_DW.global_state.stateB2.button4) || Board2_DW.panic_lockdown;
 800199c:	4b06      	ldr	r3, [pc, #24]	@ (80019b8 <Board2_Motor_Error+0x70>)
 800199e:	f893 313c 	ldrb.w	r3, [r3, #316]	@ 0x13c
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <Board2_Motor_Error+0x62>
 80019a6:	2301      	movs	r3, #1
 80019a8:	e000      	b.n	80019ac <Board2_Motor_Error+0x64>
 80019aa:	2300      	movs	r3, #0
 80019ac:	b2db      	uxtb	r3, r3
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	200001f8 	.word	0x200001f8

080019bc <Board2_Critical_Voltage_Occured>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Critical_Voltage_Occured(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  return Board2_DW.working_status == CRITICAL_VOLTAGE_WORKING;
 80019c0:	4b06      	ldr	r3, [pc, #24]	@ (80019dc <Board2_Critical_Voltage_Occured+0x20>)
 80019c2:	f893 30f4 	ldrb.w	r3, [r3, #244]	@ 0xf4
 80019c6:	2b01      	cmp	r3, #1
 80019c8:	bf0c      	ite	eq
 80019ca:	2301      	moveq	r3, #1
 80019cc:	2300      	movne	r3, #0
 80019ce:	b2db      	uxtb	r3, r3
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	200001f8 	.word	0x200001f8

080019e0 <Board2_Motor_Error_Occured>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Motor_Error_Occured(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  return Board2_DW.working_status == MOTOR_ERROR_WORKING;
 80019e4:	4b06      	ldr	r3, [pc, #24]	@ (8001a00 <Board2_Motor_Error_Occured+0x20>)
 80019e6:	f893 30f4 	ldrb.w	r3, [r3, #244]	@ 0xf4
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	bf0c      	ite	eq
 80019ee:	2301      	moveq	r3, #1
 80019f0:	2300      	movne	r3, #0
 80019f2:	b2db      	uxtb	r3, r3
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	200001f8 	.word	0x200001f8

08001a04 <Board2_Is_Rover_Stationary>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Is_Rover_Stationary(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b085      	sub	sp, #20
 8001a08:	af00      	add	r7, sp, #0
  int32_T b_k;
  int16_T b_y;
  boolean_T b_x[4];
  boolean_T exitg1;
  boolean_T y;
  if (Board2_DW.global_state.stateB1.velocity_FA < 0) {
 8001a0a:	4b55      	ldr	r3, [pc, #340]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001a0c:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	da10      	bge.n	8001a36 <Board2_Is_Rover_Stationary+0x32>
    b_k = -Board2_DW.global_state.stateB1.velocity_FA;
 8001a14:	4b52      	ldr	r3, [pc, #328]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001a16:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8001a1a:	425b      	negs	r3, r3
 8001a1c:	60fb      	str	r3, [r7, #12]
    if (-Board2_DW.global_state.stateB1.velocity_FA > 32767) {
 8001a1e:	4b50      	ldr	r3, [pc, #320]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001a20:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8001a24:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001a28:	d102      	bne.n	8001a30 <Board2_Is_Rover_Stationary+0x2c>
      b_k = 32767;
 8001a2a:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001a2e:	60fb      	str	r3, [r7, #12]
    }

    b_y = (int16_T)b_k;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	817b      	strh	r3, [r7, #10]
 8001a34:	e003      	b.n	8001a3e <Board2_Is_Rover_Stationary+0x3a>
  } else {
    b_y = Board2_DW.global_state.stateB1.velocity_FA;
 8001a36:	4b4a      	ldr	r3, [pc, #296]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001a38:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001a3c:	817b      	strh	r3, [r7, #10]
  }

  b_x[0] = (b_y <= Board2_STOP_THRESHOLD);
 8001a3e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	bfd4      	ite	le
 8001a46:	2301      	movle	r3, #1
 8001a48:	2300      	movgt	r3, #0
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	713b      	strb	r3, [r7, #4]
  if (Board2_DW.global_state.stateB1.velocity_FB < 0) {
 8001a4e:	4b44      	ldr	r3, [pc, #272]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001a50:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	da10      	bge.n	8001a7a <Board2_Is_Rover_Stationary+0x76>
    b_k = -Board2_DW.global_state.stateB1.velocity_FB;
 8001a58:	4b41      	ldr	r3, [pc, #260]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001a5a:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8001a5e:	425b      	negs	r3, r3
 8001a60:	60fb      	str	r3, [r7, #12]
    if (-Board2_DW.global_state.stateB1.velocity_FB > 32767) {
 8001a62:	4b3f      	ldr	r3, [pc, #252]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001a64:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8001a68:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001a6c:	d102      	bne.n	8001a74 <Board2_Is_Rover_Stationary+0x70>
      b_k = 32767;
 8001a6e:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001a72:	60fb      	str	r3, [r7, #12]
    }

    b_y = (int16_T)b_k;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	817b      	strh	r3, [r7, #10]
 8001a78:	e003      	b.n	8001a82 <Board2_Is_Rover_Stationary+0x7e>
  } else {
    b_y = Board2_DW.global_state.stateB1.velocity_FB;
 8001a7a:	4b39      	ldr	r3, [pc, #228]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001a7c:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8001a80:	817b      	strh	r3, [r7, #10]
  }

  b_x[1] = (b_y <= Board2_STOP_THRESHOLD);
 8001a82:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	bfd4      	ite	le
 8001a8a:	2301      	movle	r3, #1
 8001a8c:	2300      	movgt	r3, #0
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	717b      	strb	r3, [r7, #5]
  if (Board2_DW.global_state.stateB1.velocity_BA < 0) {
 8001a92:	4b33      	ldr	r3, [pc, #204]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001a94:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	da10      	bge.n	8001abe <Board2_Is_Rover_Stationary+0xba>
    b_k = -Board2_DW.global_state.stateB1.velocity_BA;
 8001a9c:	4b30      	ldr	r3, [pc, #192]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001a9e:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001aa2:	425b      	negs	r3, r3
 8001aa4:	60fb      	str	r3, [r7, #12]
    if (-Board2_DW.global_state.stateB1.velocity_BA > 32767) {
 8001aa6:	4b2e      	ldr	r3, [pc, #184]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001aa8:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001aac:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001ab0:	d102      	bne.n	8001ab8 <Board2_Is_Rover_Stationary+0xb4>
      b_k = 32767;
 8001ab2:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001ab6:	60fb      	str	r3, [r7, #12]
    }

    b_y = (int16_T)b_k;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	817b      	strh	r3, [r7, #10]
 8001abc:	e003      	b.n	8001ac6 <Board2_Is_Rover_Stationary+0xc2>
  } else {
    b_y = Board2_DW.global_state.stateB1.velocity_BA;
 8001abe:	4b28      	ldr	r3, [pc, #160]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001ac0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001ac4:	817b      	strh	r3, [r7, #10]
  }

  b_x[2] = (b_y <= Board2_STOP_THRESHOLD);
 8001ac6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	bfd4      	ite	le
 8001ace:	2301      	movle	r3, #1
 8001ad0:	2300      	movgt	r3, #0
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	71bb      	strb	r3, [r7, #6]
  if (Board2_DW.global_state.stateB1.velocity_BB < 0) {
 8001ad6:	4b22      	ldr	r3, [pc, #136]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001ad8:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	da10      	bge.n	8001b02 <Board2_Is_Rover_Stationary+0xfe>
    b_k = -Board2_DW.global_state.stateB1.velocity_BB;
 8001ae0:	4b1f      	ldr	r3, [pc, #124]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001ae2:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001ae6:	425b      	negs	r3, r3
 8001ae8:	60fb      	str	r3, [r7, #12]
    if (-Board2_DW.global_state.stateB1.velocity_BB > 32767) {
 8001aea:	4b1d      	ldr	r3, [pc, #116]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001aec:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001af0:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001af4:	d102      	bne.n	8001afc <Board2_Is_Rover_Stationary+0xf8>
      b_k = 32767;
 8001af6:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001afa:	60fb      	str	r3, [r7, #12]
    }

    b_y = (int16_T)b_k;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	817b      	strh	r3, [r7, #10]
 8001b00:	e003      	b.n	8001b0a <Board2_Is_Rover_Stationary+0x106>
  } else {
    b_y = Board2_DW.global_state.stateB1.velocity_BB;
 8001b02:	4b17      	ldr	r3, [pc, #92]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001b04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001b08:	817b      	strh	r3, [r7, #10]
  }

  b_x[3] = (b_y <= Board2_STOP_THRESHOLD);
 8001b0a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	bfd4      	ite	le
 8001b12:	2301      	movle	r3, #1
 8001b14:	2300      	movgt	r3, #0
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	71fb      	strb	r3, [r7, #7]
  y = true;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	723b      	strb	r3, [r7, #8]
  b_k = 0;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	60fb      	str	r3, [r7, #12]
  exitg1 = false;
 8001b22:	2300      	movs	r3, #0
 8001b24:	727b      	strb	r3, [r7, #9]
  while ((!exitg1) && (b_k < 4)) {
 8001b26:	e00d      	b.n	8001b44 <Board2_Is_Rover_Stationary+0x140>
    if (!b_x[b_k]) {
 8001b28:	1d3a      	adds	r2, r7, #4
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	4413      	add	r3, r2
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d104      	bne.n	8001b3e <Board2_Is_Rover_Stationary+0x13a>
      y = false;
 8001b34:	2300      	movs	r3, #0
 8001b36:	723b      	strb	r3, [r7, #8]
      exitg1 = true;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	727b      	strb	r3, [r7, #9]
 8001b3c:	e002      	b.n	8001b44 <Board2_Is_Rover_Stationary+0x140>
    } else {
      b_k++;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	3301      	adds	r3, #1
 8001b42:	60fb      	str	r3, [r7, #12]
  while ((!exitg1) && (b_k < 4)) {
 8001b44:	7a7b      	ldrb	r3, [r7, #9]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d102      	bne.n	8001b50 <Board2_Is_Rover_Stationary+0x14c>
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	2b03      	cmp	r3, #3
 8001b4e:	ddeb      	ble.n	8001b28 <Board2_Is_Rover_Stationary+0x124>
    }
  }

  return y;
 8001b50:	7a3b      	ldrb	r3, [r7, #8]
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	3714      	adds	r7, #20
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	200001f8 	.word	0x200001f8

08001b64 <Board2_Detect_Limit_Activation>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Detect_Limit_Activation(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b083      	sub	sp, #12
 8001b68:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent != Board2_event_STEP) {
 8001b6a:	4b1a      	ldr	r3, [pc, #104]	@ (8001bd4 <Board2_Detect_Limit_Activation+0x70>)
 8001b6c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001b70:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d002      	beq.n	8001b7e <Board2_Detect_Limit_Activation+0x1a>
    y = false;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	71fb      	strb	r3, [r7, #7]
 8001b7c:	e023      	b.n	8001bc6 <Board2_Detect_Limit_Activation+0x62>
  } else {
    y = (Board2_DW.global_state.limit_vel && (!Board2_DW.prev_limit_state));
 8001b7e:	4b15      	ldr	r3, [pc, #84]	@ (8001bd4 <Board2_Detect_Limit_Activation+0x70>)
 8001b80:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d006      	beq.n	8001b96 <Board2_Detect_Limit_Activation+0x32>
 8001b88:	4b12      	ldr	r3, [pc, #72]	@ (8001bd4 <Board2_Detect_Limit_Activation+0x70>)
 8001b8a:	f893 313f 	ldrb.w	r3, [r3, #319]	@ 0x13f
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d101      	bne.n	8001b96 <Board2_Detect_Limit_Activation+0x32>
 8001b92:	2301      	movs	r3, #1
 8001b94:	e000      	b.n	8001b98 <Board2_Detect_Limit_Activation+0x34>
 8001b96:	2300      	movs	r3, #0
 8001b98:	71fb      	strb	r3, [r7, #7]
    if (y && (Board2_DW.max_velocity > Board2_LIMITED_RPM)) {
 8001b9a:	79fb      	ldrb	r3, [r7, #7]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d008      	beq.n	8001bb2 <Board2_Detect_Limit_Activation+0x4e>
 8001ba0:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd4 <Board2_Detect_Limit_Activation+0x70>)
 8001ba2:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 8001ba6:	2b50      	cmp	r3, #80	@ 0x50
 8001ba8:	d903      	bls.n	8001bb2 <Board2_Detect_Limit_Activation+0x4e>
      Board2_DW.max_velocity = Board2_LIMITED_RPM;
 8001baa:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd4 <Board2_Detect_Limit_Activation+0x70>)
 8001bac:	2250      	movs	r2, #80	@ 0x50
 8001bae:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
    }

    Board2_DW.prev_limit_state = Board2_DW.global_state.limit_vel;
 8001bb2:	4b08      	ldr	r3, [pc, #32]	@ (8001bd4 <Board2_Detect_Limit_Activation+0x70>)
 8001bb4:	f893 2066 	ldrb.w	r2, [r3, #102]	@ 0x66
 8001bb8:	4b06      	ldr	r3, [pc, #24]	@ (8001bd4 <Board2_Detect_Limit_Activation+0x70>)
 8001bba:	f883 213f 	strb.w	r2, [r3, #319]	@ 0x13f
    Board2_DW.change_velocity = 0;
 8001bbe:	4b05      	ldr	r3, [pc, #20]	@ (8001bd4 <Board2_Detect_Limit_Activation+0x70>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
  }

  return y;
 8001bc6:	79fb      	ldrb	r3, [r7, #7]
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	370c      	adds	r7, #12
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr
 8001bd4:	200001f8 	.word	0x200001f8

08001bd8 <Board2_Decrease_Max_Vel>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Decrease_Max_Vel(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
  uint32_T qY;
  qY = (uint32_T)Board2_DW.max_velocity -
 8001bde:	4b12      	ldr	r3, [pc, #72]	@ (8001c28 <Board2_Decrease_Max_Vel+0x50>)
 8001be0:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 8001be4:	3b0a      	subs	r3, #10
 8001be6:	607b      	str	r3, [r7, #4]
    /*MW:operator MISRA2012:D4.1 CERT-C:INT30-C 'Justifying MISRA C rule violation'*/
    /*MW:OvSatOk*/ Board2_VEL_CHANGE;
  if (qY > Board2_DW.max_velocity) {
 8001be8:	4b0f      	ldr	r3, [pc, #60]	@ (8001c28 <Board2_Decrease_Max_Vel+0x50>)
 8001bea:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 8001bee:	461a      	mov	r2, r3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d901      	bls.n	8001bfa <Board2_Decrease_Max_Vel+0x22>
    qY = 0U;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	607b      	str	r3, [r7, #4]
  }

  if ((int32_T)qY < Board2_MIN_RPM) {
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2b31      	cmp	r3, #49	@ 0x31
 8001bfe:	dc04      	bgt.n	8001c0a <Board2_Decrease_Max_Vel+0x32>
    Board2_DW.max_velocity = Board2_MIN_RPM;
 8001c00:	4b09      	ldr	r3, [pc, #36]	@ (8001c28 <Board2_Decrease_Max_Vel+0x50>)
 8001c02:	2232      	movs	r2, #50	@ 0x32
 8001c04:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
 8001c08:	e004      	b.n	8001c14 <Board2_Decrease_Max_Vel+0x3c>
  } else {
    Board2_DW.max_velocity = (uint8_T)qY;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	b2da      	uxtb	r2, r3
 8001c0e:	4b06      	ldr	r3, [pc, #24]	@ (8001c28 <Board2_Decrease_Max_Vel+0x50>)
 8001c10:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
  }

  Board2_DW.change_velocity = 0;
 8001c14:	4b04      	ldr	r3, [pc, #16]	@ (8001c28 <Board2_Decrease_Max_Vel+0x50>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
}
 8001c1c:	bf00      	nop
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr
 8001c28:	200001f8 	.word	0x200001f8

08001c2c <Board2_Increase_Max_Vel>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Increase_Max_Vel(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b083      	sub	sp, #12
 8001c30:	af00      	add	r7, sp, #0
  uint32_T tmp;
  uint8_T current_limit;
  if (Board2_DW.global_state.limit_vel) {
 8001c32:	4b16      	ldr	r3, [pc, #88]	@ (8001c8c <Board2_Increase_Max_Vel+0x60>)
 8001c34:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d002      	beq.n	8001c42 <Board2_Increase_Max_Vel+0x16>
    current_limit = Board2_LIMITED_RPM;
 8001c3c:	2350      	movs	r3, #80	@ 0x50
 8001c3e:	70fb      	strb	r3, [r7, #3]
 8001c40:	e001      	b.n	8001c46 <Board2_Increase_Max_Vel+0x1a>
  } else {
    current_limit = Board2_MAX_RPM;
 8001c42:	2396      	movs	r3, #150	@ 0x96
 8001c44:	70fb      	strb	r3, [r7, #3]
  }

  tmp = (uint32_T)Board2_DW.max_velocity + Board2_VEL_CHANGE;
 8001c46:	4b11      	ldr	r3, [pc, #68]	@ (8001c8c <Board2_Increase_Max_Vel+0x60>)
 8001c48:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 8001c4c:	330a      	adds	r3, #10
 8001c4e:	607b      	str	r3, [r7, #4]
  if (tmp > 255U) {
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2bff      	cmp	r3, #255	@ 0xff
 8001c54:	d901      	bls.n	8001c5a <Board2_Increase_Max_Vel+0x2e>
    tmp = 255U;
 8001c56:	23ff      	movs	r3, #255	@ 0xff
 8001c58:	607b      	str	r3, [r7, #4]
  }

  if ((int32_T)tmp > current_limit) {
 8001c5a:	78fa      	ldrb	r2, [r7, #3]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	429a      	cmp	r2, r3
 8001c60:	da04      	bge.n	8001c6c <Board2_Increase_Max_Vel+0x40>
    Board2_DW.max_velocity = current_limit;
 8001c62:	4a0a      	ldr	r2, [pc, #40]	@ (8001c8c <Board2_Increase_Max_Vel+0x60>)
 8001c64:	78fb      	ldrb	r3, [r7, #3]
 8001c66:	f882 30fb 	strb.w	r3, [r2, #251]	@ 0xfb
 8001c6a:	e004      	b.n	8001c76 <Board2_Increase_Max_Vel+0x4a>
  } else {
    Board2_DW.max_velocity = (uint8_T)tmp;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	b2da      	uxtb	r2, r3
 8001c70:	4b06      	ldr	r3, [pc, #24]	@ (8001c8c <Board2_Increase_Max_Vel+0x60>)
 8001c72:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
  }

  Board2_DW.change_velocity = 0;
 8001c76:	4b05      	ldr	r3, [pc, #20]	@ (8001c8c <Board2_Increase_Max_Vel+0x60>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
}
 8001c7e:	bf00      	nop
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	200001f8 	.word	0x200001f8

08001c90 <Board2_Emergency_B_Pressed>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Emergency_B_Pressed(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8001c94:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc8 <Board2_Emergency_B_Pressed+0x38>)
 8001c96:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    Board2_DW.global_state.stateB2.button4 &&
 8001c9a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d10b      	bne.n	8001cba <Board2_Emergency_B_Pressed+0x2a>
 8001ca2:	4b09      	ldr	r3, [pc, #36]	@ (8001cc8 <Board2_Emergency_B_Pressed+0x38>)
 8001ca4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d006      	beq.n	8001cba <Board2_Emergency_B_Pressed+0x2a>
    (Board2_DW.global_state.stateB2.controller_battery >
 8001cac:	4b06      	ldr	r3, [pc, #24]	@ (8001cc8 <Board2_Emergency_B_Pressed+0x38>)
 8001cae:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
    Board2_DW.global_state.stateB2.button4 &&
 8001cb2:	2b05      	cmp	r3, #5
 8001cb4:	d901      	bls.n	8001cba <Board2_Emergency_B_Pressed+0x2a>
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e000      	b.n	8001cbc <Board2_Emergency_B_Pressed+0x2c>
 8001cba:	2300      	movs	r3, #0
 8001cbc:	b2db      	uxtb	r3, r3
     Board2_LOW_CONTROLLER_BATTERY);
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr
 8001cc8:	200001f8 	.word	0x200001f8

08001ccc <Board2_Turn_Left>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Turn_Left(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  Board2_DW.decision.rif_FA = -20.0F;
 8001cd0:	4b0a      	ldr	r3, [pc, #40]	@ (8001cfc <Board2_Turn_Left+0x30>)
 8001cd2:	4a0b      	ldr	r2, [pc, #44]	@ (8001d00 <Board2_Turn_Left+0x34>)
 8001cd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board2_DW.decision.rif_FB = Board2_TURN_RPM;
 8001cd8:	4b08      	ldr	r3, [pc, #32]	@ (8001cfc <Board2_Turn_Left+0x30>)
 8001cda:	4a0a      	ldr	r2, [pc, #40]	@ (8001d04 <Board2_Turn_Left+0x38>)
 8001cdc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board2_DW.decision.rif_BA = -20.0F;
 8001ce0:	4b06      	ldr	r3, [pc, #24]	@ (8001cfc <Board2_Turn_Left+0x30>)
 8001ce2:	4a07      	ldr	r2, [pc, #28]	@ (8001d00 <Board2_Turn_Left+0x34>)
 8001ce4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board2_DW.decision.rif_BB = Board2_TURN_RPM;
 8001ce8:	4b04      	ldr	r3, [pc, #16]	@ (8001cfc <Board2_Turn_Left+0x30>)
 8001cea:	4a06      	ldr	r2, [pc, #24]	@ (8001d04 <Board2_Turn_Left+0x38>)
 8001cec:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001cf0:	bf00      	nop
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	200001f8 	.word	0x200001f8
 8001d00:	c1a00000 	.word	0xc1a00000
 8001d04:	41a00000 	.word	0x41a00000

08001d08 <Board2_Turn_Right>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Turn_Right(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  Board2_DW.decision.rif_FA = Board2_TURN_RPM;
 8001d0c:	4b0a      	ldr	r3, [pc, #40]	@ (8001d38 <Board2_Turn_Right+0x30>)
 8001d0e:	4a0b      	ldr	r2, [pc, #44]	@ (8001d3c <Board2_Turn_Right+0x34>)
 8001d10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board2_DW.decision.rif_FB = -20.0F;
 8001d14:	4b08      	ldr	r3, [pc, #32]	@ (8001d38 <Board2_Turn_Right+0x30>)
 8001d16:	4a0a      	ldr	r2, [pc, #40]	@ (8001d40 <Board2_Turn_Right+0x38>)
 8001d18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board2_DW.decision.rif_BA = Board2_TURN_RPM;
 8001d1c:	4b06      	ldr	r3, [pc, #24]	@ (8001d38 <Board2_Turn_Right+0x30>)
 8001d1e:	4a07      	ldr	r2, [pc, #28]	@ (8001d3c <Board2_Turn_Right+0x34>)
 8001d20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board2_DW.decision.rif_BB = -20.0F;
 8001d24:	4b04      	ldr	r3, [pc, #16]	@ (8001d38 <Board2_Turn_Right+0x30>)
 8001d26:	4a06      	ldr	r2, [pc, #24]	@ (8001d40 <Board2_Turn_Right+0x38>)
 8001d28:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001d2c:	bf00      	nop
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr
 8001d36:	bf00      	nop
 8001d38:	200001f8 	.word	0x200001f8
 8001d3c:	41a00000 	.word	0x41a00000
 8001d40:	c1a00000 	.word	0xc1a00000

08001d44 <Board2_Update_Angle>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Update_Angle(real32_T yaw)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	ed87 0a01 	vstr	s0, [r7, #4]
  Board2_DW.angle += (yaw + Board2_DW.prevYaw) * 0.5F * Board2_PERIOD;
 8001d4e:	4b10      	ldr	r3, [pc, #64]	@ (8001d90 <Board2_Update_Angle+0x4c>)
 8001d50:	ed93 7a34 	vldr	s14, [r3, #208]	@ 0xd0
 8001d54:	4b0e      	ldr	r3, [pc, #56]	@ (8001d90 <Board2_Update_Angle+0x4c>)
 8001d56:	edd3 6a35 	vldr	s13, [r3, #212]	@ 0xd4
 8001d5a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001d62:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8001d66:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001d6a:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001d94 <Board2_Update_Angle+0x50>
 8001d6e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001d72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d76:	4b06      	ldr	r3, [pc, #24]	@ (8001d90 <Board2_Update_Angle+0x4c>)
 8001d78:	edc3 7a34 	vstr	s15, [r3, #208]	@ 0xd0
  Board2_DW.prevYaw = yaw;
 8001d7c:	4a04      	ldr	r2, [pc, #16]	@ (8001d90 <Board2_Update_Angle+0x4c>)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
}
 8001d84:	bf00      	nop
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr
 8001d90:	200001f8 	.word	0x200001f8
 8001d94:	3d75c28f 	.word	0x3d75c28f

08001d98 <Board2_Stop_Motors>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Stop_Motors(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  Board2_DW.decision.rif_FA = 0.0F;
 8001d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd0 <Board2_Stop_Motors+0x38>)
 8001d9e:	f04f 0200 	mov.w	r2, #0
 8001da2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board2_DW.decision.rif_FB = 0.0F;
 8001da6:	4b0a      	ldr	r3, [pc, #40]	@ (8001dd0 <Board2_Stop_Motors+0x38>)
 8001da8:	f04f 0200 	mov.w	r2, #0
 8001dac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board2_DW.decision.rif_BA = 0.0F;
 8001db0:	4b07      	ldr	r3, [pc, #28]	@ (8001dd0 <Board2_Stop_Motors+0x38>)
 8001db2:	f04f 0200 	mov.w	r2, #0
 8001db6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board2_DW.decision.rif_BB = 0.0F;
 8001dba:	4b05      	ldr	r3, [pc, #20]	@ (8001dd0 <Board2_Stop_Motors+0x38>)
 8001dbc:	f04f 0200 	mov.w	r2, #0
 8001dc0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001dc4:	bf00      	nop
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	200001f8 	.word	0x200001f8

08001dd4 <Board2_Emergency_sonar_routine>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Emergency_sonar_routine(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
  uint32_T tmp;
  boolean_T b;
  b = Board2_Emergency_B_Pressed();
 8001dda:	f7ff ff59 	bl	8001c90 <Board2_Emergency_B_Pressed>
 8001dde:	4603      	mov	r3, r0
 8001de0:	70fb      	strb	r3, [r7, #3]
  if (b) {
 8001de2:	78fb      	ldrb	r3, [r7, #3]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d012      	beq.n	8001e0e <Board2_Emergency_sonar_routine+0x3a>
    Board2_DW.is_Emergency_sonar_routine = Board2_IN_NO_ACTIVE_CHILD;
 8001de8:	4ba4      	ldr	r3, [pc, #656]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    Board2_DW.is_Normal_routine = Boa_IN_Emergency_button_routine;
 8001df0:	4ba2      	ldr	r3, [pc, #648]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001df2:	2202      	movs	r2, #2
 8001df4:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    Board2_DW.is_Emergency_button_routine = Board2_IN_Emergency_button;
 8001df8:	4ba0      	ldr	r3, [pc, #640]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    Board2_Stop_Motors();
 8001e00:	f7ff ffca 	bl	8001d98 <Board2_Stop_Motors>
    Board2_DW.decision.brk_mode = EMERGENCY;
 8001e04:	4b9d      	ldr	r3, [pc, #628]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001e06:	2202      	movs	r2, #2
 8001e08:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
      }
      break;
    }
  }
}
 8001e0c:	e1d1      	b.n	80021b2 <Board2_Emergency_sonar_routine+0x3de>
    switch (Board2_DW.is_Emergency_sonar_routine) {
 8001e0e:	4b9b      	ldr	r3, [pc, #620]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001e10:	f893 3128 	ldrb.w	r3, [r3, #296]	@ 0x128
 8001e14:	3b01      	subs	r3, #1
 8001e16:	2b06      	cmp	r3, #6
 8001e18:	f200 81cb 	bhi.w	80021b2 <Board2_Emergency_sonar_routine+0x3de>
 8001e1c:	a201      	add	r2, pc, #4	@ (adr r2, 8001e24 <Board2_Emergency_sonar_routine+0x50>)
 8001e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e22:	bf00      	nop
 8001e24:	08001e41 	.word	0x08001e41
 8001e28:	08001f3b 	.word	0x08001f3b
 8001e2c:	08001f4d 	.word	0x08001f4d
 8001e30:	08001f5f 	.word	0x08001f5f
 8001e34:	0800200b 	.word	0x0800200b
 8001e38:	08002085 	.word	0x08002085
 8001e3c:	08002131 	.word	0x08002131
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8001e40:	4b8e      	ldr	r3, [pc, #568]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001e42:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001e46:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d104      	bne.n	8001e58 <Board2_Emergency_sonar_routine+0x84>
        b = Board2_Is_Rover_Stationary();
 8001e4e:	f7ff fdd9 	bl	8001a04 <Board2_Is_Rover_Stationary>
 8001e52:	4603      	mov	r3, r0
 8001e54:	70fb      	strb	r3, [r7, #3]
 8001e56:	e001      	b.n	8001e5c <Board2_Emergency_sonar_routine+0x88>
        b = false;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	70fb      	strb	r3, [r7, #3]
      if (b) {
 8001e5c:	78fb      	ldrb	r3, [r7, #3]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	f000 819e 	beq.w	80021a0 <Board2_Emergency_sonar_routine+0x3cc>
        if (Board2_DW.global_state.stateB2.sonar3 > Board2_DW.distance_threshold)
 8001e64:	4b85      	ldr	r3, [pc, #532]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001e66:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8001e6a:	4b84      	ldr	r3, [pc, #528]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001e6c:	f8b3 30f6 	ldrh.w	r3, [r3, #246]	@ 0xf6
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d928      	bls.n	8001ec6 <Board2_Emergency_sonar_routine+0xf2>
          Board2_DW.turn_counter = 0U;
 8001e74:	4b81      	ldr	r3, [pc, #516]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
          if (!Board2_DW.global_state.stateB2.gyroError) {
 8001e7c:	4b7f      	ldr	r3, [pc, #508]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001e7e:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d114      	bne.n	8001eb0 <Board2_Emergency_sonar_routine+0xdc>
            Board2_DW.angle = 0.0F;
 8001e86:	4b7d      	ldr	r3, [pc, #500]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001e88:	f04f 0200 	mov.w	r2, #0
 8001e8c:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            Board2_DW.prevYaw = 0.0F;
 8001e90:	4b7a      	ldr	r3, [pc, #488]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001e92:	f04f 0200 	mov.w	r2, #0
 8001e96:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board2_DW.is_Emergency_sonar_routine = Board2_IN_Turn_right_gyro;
 8001e9a:	4b78      	ldr	r3, [pc, #480]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001e9c:	2206      	movs	r2, #6
 8001e9e:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
            Board2_Turn_Right();
 8001ea2:	f7ff ff31 	bl	8001d08 <Board2_Turn_Right>
            Board2_DW.decision.brk_mode = NONE;
 8001ea6:	4b75      	ldr	r3, [pc, #468]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001eae:	e177      	b.n	80021a0 <Board2_Emergency_sonar_routine+0x3cc>
            Board2_DW.is_Emergency_sonar_routine = Board2_IN_Turn_right_no_gyro;
 8001eb0:	4b72      	ldr	r3, [pc, #456]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001eb2:	2207      	movs	r2, #7
 8001eb4:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
            Board2_Turn_Right();
 8001eb8:	f7ff ff26 	bl	8001d08 <Board2_Turn_Right>
            Board2_DW.decision.brk_mode = NONE;
 8001ebc:	4b6f      	ldr	r3, [pc, #444]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001ec4:	e16c      	b.n	80021a0 <Board2_Emergency_sonar_routine+0x3cc>
        } else if (Board2_DW.global_state.stateB2.sonar1 >
 8001ec6:	4b6d      	ldr	r3, [pc, #436]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001ec8:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
                   Board2_DW.distance_threshold) {
 8001ecc:	4b6b      	ldr	r3, [pc, #428]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001ece:	f8b3 30f6 	ldrh.w	r3, [r3, #246]	@ 0xf6
        } else if (Board2_DW.global_state.stateB2.sonar1 >
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d928      	bls.n	8001f28 <Board2_Emergency_sonar_routine+0x154>
          Board2_DW.turn_counter = 0U;
 8001ed6:	4b69      	ldr	r3, [pc, #420]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
          if (!Board2_DW.global_state.stateB2.gyroError) {
 8001ede:	4b67      	ldr	r3, [pc, #412]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001ee0:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d114      	bne.n	8001f12 <Board2_Emergency_sonar_routine+0x13e>
            Board2_DW.angle = 0.0F;
 8001ee8:	4b64      	ldr	r3, [pc, #400]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001eea:	f04f 0200 	mov.w	r2, #0
 8001eee:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            Board2_DW.prevYaw = 0.0F;
 8001ef2:	4b62      	ldr	r3, [pc, #392]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001ef4:	f04f 0200 	mov.w	r2, #0
 8001ef8:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board2_DW.is_Emergency_sonar_routine = Board2_IN_Turn_left;
 8001efc:	4b5f      	ldr	r3, [pc, #380]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001efe:	2204      	movs	r2, #4
 8001f00:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
            Board2_Turn_Left();
 8001f04:	f7ff fee2 	bl	8001ccc <Board2_Turn_Left>
            Board2_DW.decision.brk_mode = NONE;
 8001f08:	4b5c      	ldr	r3, [pc, #368]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001f10:	e146      	b.n	80021a0 <Board2_Emergency_sonar_routine+0x3cc>
            Board2_DW.is_Emergency_sonar_routine = Board2_IN_Turn_left_no_gyro;
 8001f12:	4b5a      	ldr	r3, [pc, #360]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f14:	2205      	movs	r2, #5
 8001f16:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
            Board2_Turn_Left();
 8001f1a:	f7ff fed7 	bl	8001ccc <Board2_Turn_Left>
            Board2_DW.decision.brk_mode = NONE;
 8001f1e:	4b57      	ldr	r3, [pc, #348]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001f26:	e13b      	b.n	80021a0 <Board2_Emergency_sonar_routine+0x3cc>
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_NO_ACTIVE_CHILD;
 8001f28:	4b54      	ldr	r3, [pc, #336]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
          Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 8001f30:	4b52      	ldr	r3, [pc, #328]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f32:	2208      	movs	r2, #8
 8001f34:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      break;
 8001f38:	e132      	b.n	80021a0 <Board2_Emergency_sonar_routine+0x3cc>
      Board2_DW.is_Emergency_sonar_routine = Board2_IN_NO_ACTIVE_CHILD;
 8001f3a:	4b50      	ldr	r3, [pc, #320]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 8001f42:	4b4e      	ldr	r3, [pc, #312]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f44:	2208      	movs	r2, #8
 8001f46:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      break;
 8001f4a:	e132      	b.n	80021b2 <Board2_Emergency_sonar_routine+0x3de>
      Board2_DW.is_Emergency_sonar_routine = Board2_IN_NO_ACTIVE_CHILD;
 8001f4c:	4b4b      	ldr	r3, [pc, #300]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 8001f54:	4b49      	ldr	r3, [pc, #292]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f56:	2208      	movs	r2, #8
 8001f58:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      break;
 8001f5c:	e129      	b.n	80021b2 <Board2_Emergency_sonar_routine+0x3de>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8001f5e:	4b47      	ldr	r3, [pc, #284]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f60:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001f64:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	f040 811b 	bne.w	80021a4 <Board2_Emergency_sonar_routine+0x3d0>
        Board2_Update_Angle(Board2_DW.global_state.stateB2.gyroYaw);
 8001f6e:	4b43      	ldr	r3, [pc, #268]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f70:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001f74:	eeb0 0a67 	vmov.f32	s0, s15
 8001f78:	f7ff fee4 	bl	8001d44 <Board2_Update_Angle>
        tmp = Board2_DW.turn_counter + 1U;
 8001f7c:	4b3f      	ldr	r3, [pc, #252]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f7e:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8001f82:	3301      	adds	r3, #1
 8001f84:	607b      	str	r3, [r7, #4]
        if (Board2_DW.turn_counter + 1U > 255U) {
 8001f86:	4b3d      	ldr	r3, [pc, #244]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f88:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	2bff      	cmp	r3, #255	@ 0xff
 8001f90:	d901      	bls.n	8001f96 <Board2_Emergency_sonar_routine+0x1c2>
          tmp = 255U;
 8001f92:	23ff      	movs	r3, #255	@ 0xff
 8001f94:	607b      	str	r3, [r7, #4]
        Board2_DW.turn_counter = (uint8_T)tmp;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	b2da      	uxtb	r2, r3
 8001f9a:	4b38      	ldr	r3, [pc, #224]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f9c:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
        if ((fabsf(Board2_DW.angle) >= Board2_TURN_ANGLE) ||
 8001fa0:	4b36      	ldr	r3, [pc, #216]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001fa2:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 8001fa6:	eef0 7ae7 	vabs.f32	s15, s15
 8001faa:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8002080 <Board2_Emergency_sonar_routine+0x2ac>
 8001fae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fb6:	da04      	bge.n	8001fc2 <Board2_Emergency_sonar_routine+0x1ee>
            (Board2_DW.turn_counter >= Board2_TURN_LIMIT_COUNT)) {
 8001fb8:	4b30      	ldr	r3, [pc, #192]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001fba:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
        if ((fabsf(Board2_DW.angle) >= Board2_TURN_ANGLE) ||
 8001fbe:	2b1d      	cmp	r3, #29
 8001fc0:	d918      	bls.n	8001ff4 <Board2_Emergency_sonar_routine+0x220>
          Board2_DW.angle = 0.0F;
 8001fc2:	4b2e      	ldr	r3, [pc, #184]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001fc4:	f04f 0200 	mov.w	r2, #0
 8001fc8:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
          Board2_DW.prevYaw = 0.0F;
 8001fcc:	4b2b      	ldr	r3, [pc, #172]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001fce:	f04f 0200 	mov.w	r2, #0
 8001fd2:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board2_DW.turn_counter = 0U;
 8001fd6:	4b29      	ldr	r3, [pc, #164]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Stop_left_rotation;
 8001fde:	4b27      	ldr	r3, [pc, #156]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001fe0:	2202      	movs	r2, #2
 8001fe2:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
          Board2_Stop_Motors();
 8001fe6:	f7ff fed7 	bl	8001d98 <Board2_Stop_Motors>
          Board2_DW.decision.brk_mode = NONE;
 8001fea:	4b24      	ldr	r3, [pc, #144]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001ff2:	e0d7      	b.n	80021a4 <Board2_Emergency_sonar_routine+0x3d0>
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Turn_left;
 8001ff4:	4b21      	ldr	r3, [pc, #132]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001ff6:	2204      	movs	r2, #4
 8001ff8:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
          Board2_Turn_Left();
 8001ffc:	f7ff fe66 	bl	8001ccc <Board2_Turn_Left>
          Board2_DW.decision.brk_mode = NONE;
 8002000:	4b1e      	ldr	r3, [pc, #120]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8002002:	2200      	movs	r2, #0
 8002004:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8002008:	e0cc      	b.n	80021a4 <Board2_Emergency_sonar_routine+0x3d0>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 800200a:	4b1c      	ldr	r3, [pc, #112]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 800200c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002010:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002014:	4293      	cmp	r3, r2
 8002016:	f040 80c7 	bne.w	80021a8 <Board2_Emergency_sonar_routine+0x3d4>
        tmp = Board2_DW.turn_counter + 1U;
 800201a:	4b18      	ldr	r3, [pc, #96]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 800201c:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8002020:	3301      	adds	r3, #1
 8002022:	607b      	str	r3, [r7, #4]
        if (Board2_DW.turn_counter + 1U > 255U) {
 8002024:	4b15      	ldr	r3, [pc, #84]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8002026:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 800202a:	3301      	adds	r3, #1
 800202c:	2bff      	cmp	r3, #255	@ 0xff
 800202e:	d901      	bls.n	8002034 <Board2_Emergency_sonar_routine+0x260>
          tmp = 255U;
 8002030:	23ff      	movs	r3, #255	@ 0xff
 8002032:	607b      	str	r3, [r7, #4]
        Board2_DW.turn_counter = (uint8_T)tmp;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	b2da      	uxtb	r2, r3
 8002038:	4b10      	ldr	r3, [pc, #64]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 800203a:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
        if (Board2_DW.turn_counter >= Board2_TURN_COUNT) {
 800203e:	4b0f      	ldr	r3, [pc, #60]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8002040:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8002044:	2b13      	cmp	r3, #19
 8002046:	d90e      	bls.n	8002066 <Board2_Emergency_sonar_routine+0x292>
          Board2_DW.turn_counter = 0U;
 8002048:	4b0c      	ldr	r3, [pc, #48]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 800204a:	2200      	movs	r2, #0
 800204c:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Stop_left_rotation;
 8002050:	4b0a      	ldr	r3, [pc, #40]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8002052:	2202      	movs	r2, #2
 8002054:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
          Board2_Stop_Motors();
 8002058:	f7ff fe9e 	bl	8001d98 <Board2_Stop_Motors>
          Board2_DW.decision.brk_mode = NONE;
 800205c:	4b07      	ldr	r3, [pc, #28]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 800205e:	2200      	movs	r2, #0
 8002060:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8002064:	e0a0      	b.n	80021a8 <Board2_Emergency_sonar_routine+0x3d4>
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Turn_left_no_gyro;
 8002066:	4b05      	ldr	r3, [pc, #20]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8002068:	2205      	movs	r2, #5
 800206a:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
          Board2_Turn_Left();
 800206e:	f7ff fe2d 	bl	8001ccc <Board2_Turn_Left>
          Board2_DW.decision.brk_mode = NONE;
 8002072:	4b02      	ldr	r3, [pc, #8]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8002074:	2200      	movs	r2, #0
 8002076:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 800207a:	e095      	b.n	80021a8 <Board2_Emergency_sonar_routine+0x3d4>
 800207c:	200001f8 	.word	0x200001f8
 8002080:	42340000 	.word	0x42340000
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8002084:	4b4d      	ldr	r3, [pc, #308]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 8002086:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800208a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800208e:	4293      	cmp	r3, r2
 8002090:	f040 808c 	bne.w	80021ac <Board2_Emergency_sonar_routine+0x3d8>
        Board2_Update_Angle(Board2_DW.global_state.stateB2.gyroYaw);
 8002094:	4b49      	ldr	r3, [pc, #292]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 8002096:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800209a:	eeb0 0a67 	vmov.f32	s0, s15
 800209e:	f7ff fe51 	bl	8001d44 <Board2_Update_Angle>
        tmp = Board2_DW.turn_counter + 1U;
 80020a2:	4b46      	ldr	r3, [pc, #280]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 80020a4:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 80020a8:	3301      	adds	r3, #1
 80020aa:	607b      	str	r3, [r7, #4]
        if (Board2_DW.turn_counter + 1U > 255U) {
 80020ac:	4b43      	ldr	r3, [pc, #268]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 80020ae:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 80020b2:	3301      	adds	r3, #1
 80020b4:	2bff      	cmp	r3, #255	@ 0xff
 80020b6:	d901      	bls.n	80020bc <Board2_Emergency_sonar_routine+0x2e8>
          tmp = 255U;
 80020b8:	23ff      	movs	r3, #255	@ 0xff
 80020ba:	607b      	str	r3, [r7, #4]
        Board2_DW.turn_counter = (uint8_T)tmp;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	b2da      	uxtb	r2, r3
 80020c0:	4b3e      	ldr	r3, [pc, #248]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 80020c2:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
        if ((fabsf(Board2_DW.angle) >= Board2_TURN_ANGLE) ||
 80020c6:	4b3d      	ldr	r3, [pc, #244]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 80020c8:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 80020cc:	eef0 7ae7 	vabs.f32	s15, s15
 80020d0:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 80021c0 <Board2_Emergency_sonar_routine+0x3ec>
 80020d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020dc:	da04      	bge.n	80020e8 <Board2_Emergency_sonar_routine+0x314>
            (Board2_DW.turn_counter >= Board2_TURN_LIMIT_COUNT)) {
 80020de:	4b37      	ldr	r3, [pc, #220]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 80020e0:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
        if ((fabsf(Board2_DW.angle) >= Board2_TURN_ANGLE) ||
 80020e4:	2b1d      	cmp	r3, #29
 80020e6:	d918      	bls.n	800211a <Board2_Emergency_sonar_routine+0x346>
          Board2_DW.angle = 0.0F;
 80020e8:	4b34      	ldr	r3, [pc, #208]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 80020ea:	f04f 0200 	mov.w	r2, #0
 80020ee:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
          Board2_DW.prevYaw = 0.0F;
 80020f2:	4b32      	ldr	r3, [pc, #200]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 80020f4:	f04f 0200 	mov.w	r2, #0
 80020f8:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board2_DW.turn_counter = 0U;
 80020fc:	4b2f      	ldr	r3, [pc, #188]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 80020fe:	2200      	movs	r2, #0
 8002100:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Stop_right_rotation;
 8002104:	4b2d      	ldr	r3, [pc, #180]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 8002106:	2203      	movs	r2, #3
 8002108:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
          Board2_Stop_Motors();
 800210c:	f7ff fe44 	bl	8001d98 <Board2_Stop_Motors>
          Board2_DW.decision.brk_mode = NONE;
 8002110:	4b2a      	ldr	r3, [pc, #168]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 8002112:	2200      	movs	r2, #0
 8002114:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8002118:	e048      	b.n	80021ac <Board2_Emergency_sonar_routine+0x3d8>
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Turn_right_gyro;
 800211a:	4b28      	ldr	r3, [pc, #160]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 800211c:	2206      	movs	r2, #6
 800211e:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
          Board2_Turn_Right();
 8002122:	f7ff fdf1 	bl	8001d08 <Board2_Turn_Right>
          Board2_DW.decision.brk_mode = NONE;
 8002126:	4b25      	ldr	r3, [pc, #148]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 8002128:	2200      	movs	r2, #0
 800212a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 800212e:	e03d      	b.n	80021ac <Board2_Emergency_sonar_routine+0x3d8>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8002130:	4b22      	ldr	r3, [pc, #136]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 8002132:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002136:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800213a:	4293      	cmp	r3, r2
 800213c:	d138      	bne.n	80021b0 <Board2_Emergency_sonar_routine+0x3dc>
        tmp = Board2_DW.turn_counter + 1U;
 800213e:	4b1f      	ldr	r3, [pc, #124]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 8002140:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8002144:	3301      	adds	r3, #1
 8002146:	607b      	str	r3, [r7, #4]
        if (Board2_DW.turn_counter + 1U > 255U) {
 8002148:	4b1c      	ldr	r3, [pc, #112]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 800214a:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 800214e:	3301      	adds	r3, #1
 8002150:	2bff      	cmp	r3, #255	@ 0xff
 8002152:	d901      	bls.n	8002158 <Board2_Emergency_sonar_routine+0x384>
          tmp = 255U;
 8002154:	23ff      	movs	r3, #255	@ 0xff
 8002156:	607b      	str	r3, [r7, #4]
        Board2_DW.turn_counter = (uint8_T)tmp;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	b2da      	uxtb	r2, r3
 800215c:	4b17      	ldr	r3, [pc, #92]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 800215e:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
        if (Board2_DW.turn_counter >= Board2_TURN_COUNT) {
 8002162:	4b16      	ldr	r3, [pc, #88]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 8002164:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8002168:	2b13      	cmp	r3, #19
 800216a:	d90e      	bls.n	800218a <Board2_Emergency_sonar_routine+0x3b6>
          Board2_DW.turn_counter = 0U;
 800216c:	4b13      	ldr	r3, [pc, #76]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 800216e:	2200      	movs	r2, #0
 8002170:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Stop_right_rotation;
 8002174:	4b11      	ldr	r3, [pc, #68]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 8002176:	2203      	movs	r2, #3
 8002178:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
          Board2_Stop_Motors();
 800217c:	f7ff fe0c 	bl	8001d98 <Board2_Stop_Motors>
          Board2_DW.decision.brk_mode = NONE;
 8002180:	4b0e      	ldr	r3, [pc, #56]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 8002182:	2200      	movs	r2, #0
 8002184:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8002188:	e012      	b.n	80021b0 <Board2_Emergency_sonar_routine+0x3dc>
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Turn_right_no_gyro;
 800218a:	4b0c      	ldr	r3, [pc, #48]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 800218c:	2207      	movs	r2, #7
 800218e:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
          Board2_Turn_Right();
 8002192:	f7ff fdb9 	bl	8001d08 <Board2_Turn_Right>
          Board2_DW.decision.brk_mode = NONE;
 8002196:	4b09      	ldr	r3, [pc, #36]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 8002198:	2200      	movs	r2, #0
 800219a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 800219e:	e007      	b.n	80021b0 <Board2_Emergency_sonar_routine+0x3dc>
      break;
 80021a0:	bf00      	nop
 80021a2:	e006      	b.n	80021b2 <Board2_Emergency_sonar_routine+0x3de>
      break;
 80021a4:	bf00      	nop
 80021a6:	e004      	b.n	80021b2 <Board2_Emergency_sonar_routine+0x3de>
      break;
 80021a8:	bf00      	nop
 80021aa:	e002      	b.n	80021b2 <Board2_Emergency_sonar_routine+0x3de>
      break;
 80021ac:	bf00      	nop
 80021ae:	e000      	b.n	80021b2 <Board2_Emergency_sonar_routine+0x3de>
      break;
 80021b0:	bf00      	nop
}
 80021b2:	bf00      	nop
 80021b4:	3708      	adds	r7, #8
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	200001f8 	.word	0x200001f8
 80021c0:	42340000 	.word	0x42340000

080021c4 <Board2_Near_Obstacle>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Near_Obstacle(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  if (Board2_DW.global_state.obs_detection) {
 80021c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002234 <Board2_Near_Obstacle+0x70>)
 80021ca:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d004      	beq.n	80021dc <Board2_Near_Obstacle+0x18>
    Board2_DW.distance_threshold = Board2_IMM_DISTANCE;
 80021d2:	4b18      	ldr	r3, [pc, #96]	@ (8002234 <Board2_Near_Obstacle+0x70>)
 80021d4:	2246      	movs	r2, #70	@ 0x46
 80021d6:	f8a3 20f6 	strh.w	r2, [r3, #246]	@ 0xf6
 80021da:	e003      	b.n	80021e4 <Board2_Near_Obstacle+0x20>
  } else {
    Board2_DW.distance_threshold = Board2_PROTECTION_DISTANCE;
 80021dc:	4b15      	ldr	r3, [pc, #84]	@ (8002234 <Board2_Near_Obstacle+0x70>)
 80021de:	2228      	movs	r2, #40	@ 0x28
 80021e0:	f8a3 20f6 	strh.w	r2, [r3, #246]	@ 0xf6
  }

  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 80021e4:	4b13      	ldr	r3, [pc, #76]	@ (8002234 <Board2_Near_Obstacle+0x70>)
 80021e6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80021ea:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d119      	bne.n	8002226 <Board2_Near_Obstacle+0x62>
    ((Board2_DW.global_state.stateB2.sonar1 <= Board2_DW.distance_threshold) ||
 80021f2:	4b10      	ldr	r3, [pc, #64]	@ (8002234 <Board2_Near_Obstacle+0x70>)
 80021f4:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 80021f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002234 <Board2_Near_Obstacle+0x70>)
 80021fa:	f8b3 30f6 	ldrh.w	r3, [r3, #246]	@ 0xf6
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 80021fe:	429a      	cmp	r2, r3
 8002200:	d90f      	bls.n	8002222 <Board2_Near_Obstacle+0x5e>
     (Board2_DW.global_state.stateB2.sonar2 <= Board2_DW.distance_threshold) ||
 8002202:	4b0c      	ldr	r3, [pc, #48]	@ (8002234 <Board2_Near_Obstacle+0x70>)
 8002204:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
 8002208:	4b0a      	ldr	r3, [pc, #40]	@ (8002234 <Board2_Near_Obstacle+0x70>)
 800220a:	f8b3 30f6 	ldrh.w	r3, [r3, #246]	@ 0xf6
    ((Board2_DW.global_state.stateB2.sonar1 <= Board2_DW.distance_threshold) ||
 800220e:	429a      	cmp	r2, r3
 8002210:	d907      	bls.n	8002222 <Board2_Near_Obstacle+0x5e>
     (Board2_DW.global_state.stateB2.sonar3 <= Board2_DW.distance_threshold));
 8002212:	4b08      	ldr	r3, [pc, #32]	@ (8002234 <Board2_Near_Obstacle+0x70>)
 8002214:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8002218:	4b06      	ldr	r3, [pc, #24]	@ (8002234 <Board2_Near_Obstacle+0x70>)
 800221a:	f8b3 30f6 	ldrh.w	r3, [r3, #246]	@ 0xf6
     (Board2_DW.global_state.stateB2.sonar2 <= Board2_DW.distance_threshold) ||
 800221e:	429a      	cmp	r2, r3
 8002220:	d801      	bhi.n	8002226 <Board2_Near_Obstacle+0x62>
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8002222:	2301      	movs	r3, #1
 8002224:	e000      	b.n	8002228 <Board2_Near_Obstacle+0x64>
 8002226:	2300      	movs	r3, #0
 8002228:	b2db      	uxtb	r3, r3
}
 800222a:	4618      	mov	r0, r3
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr
 8002234:	200001f8 	.word	0x200001f8

08002238 <Board2_Stop_B_Pressed>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Stop_B_Pressed(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 800223c:	4b0c      	ldr	r3, [pc, #48]	@ (8002270 <Board2_Stop_B_Pressed+0x38>)
 800223e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    Board2_DW.global_state.stateB2.button3 &&
 8002242:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002246:	4293      	cmp	r3, r2
 8002248:	d10b      	bne.n	8002262 <Board2_Stop_B_Pressed+0x2a>
 800224a:	4b09      	ldr	r3, [pc, #36]	@ (8002270 <Board2_Stop_B_Pressed+0x38>)
 800224c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8002250:	2b00      	cmp	r3, #0
 8002252:	d006      	beq.n	8002262 <Board2_Stop_B_Pressed+0x2a>
    (Board2_DW.global_state.stateB2.controller_battery >
 8002254:	4b06      	ldr	r3, [pc, #24]	@ (8002270 <Board2_Stop_B_Pressed+0x38>)
 8002256:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
    Board2_DW.global_state.stateB2.button3 &&
 800225a:	2b05      	cmp	r3, #5
 800225c:	d901      	bls.n	8002262 <Board2_Stop_B_Pressed+0x2a>
 800225e:	2301      	movs	r3, #1
 8002260:	e000      	b.n	8002264 <Board2_Stop_B_Pressed+0x2c>
 8002262:	2300      	movs	r3, #0
 8002264:	b2db      	uxtb	r3, r3
     Board2_LOW_CONTROLLER_BATTERY);
}
 8002266:	4618      	mov	r0, r3
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr
 8002270:	200001f8 	.word	0x200001f8

08002274 <Board2_Process_Evasive_Commands>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Process_Evasive_Commands(boolean_T turn_right, boolean_T
  opn_loop)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b088      	sub	sp, #32
 8002278:	af00      	add	r7, sp, #0
 800227a:	4603      	mov	r3, r0
 800227c:	460a      	mov	r2, r1
 800227e:	71fb      	strb	r3, [r7, #7]
 8002280:	4613      	mov	r3, r2
 8002282:	71bb      	strb	r3, [r7, #6]
  int32_T MAX_SPEED;
  int32_T tmp;
  real32_T forward;
  real32_T throttle;
  real32_T turn;
  if (opn_loop) {
 8002284:	79bb      	ldrb	r3, [r7, #6]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d002      	beq.n	8002290 <Board2_Process_Evasive_Commands+0x1c>
    MAX_SPEED = 80;
 800228a:	2350      	movs	r3, #80	@ 0x50
 800228c:	61fb      	str	r3, [r7, #28]
 800228e:	e003      	b.n	8002298 <Board2_Process_Evasive_Commands+0x24>
  } else {
    MAX_SPEED = Board2_DW.max_velocity;
 8002290:	4b6f      	ldr	r3, [pc, #444]	@ (8002450 <Board2_Process_Evasive_Commands+0x1dc>)
 8002292:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 8002296:	61fb      	str	r3, [r7, #28]
  }

  throttle = ((real32_T)Board2_DW.global_state.stateB2.controller_y -
 8002298:	4b6d      	ldr	r3, [pc, #436]	@ (8002450 <Board2_Process_Evasive_Commands+0x1dc>)
 800229a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800229e:	ee07 3a90 	vmov	s15, r3
 80022a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022a6:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8002454 <Board2_Process_Evasive_Commands+0x1e0>
 80022aa:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80022ae:	eddf 6a69 	vldr	s13, [pc, #420]	@ 8002454 <Board2_Process_Evasive_Commands+0x1e0>
 80022b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022b6:	edc7 7a04 	vstr	s15, [r7, #16]
              Board2_CENTER) / Board2_CENTER;
  forward = throttle * (real32_T)MAX_SPEED;
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	ee07 3a90 	vmov	s15, r3
 80022c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022c4:	ed97 7a04 	vldr	s14, [r7, #16]
 80022c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022cc:	edc7 7a05 	vstr	s15, [r7, #20]
  throttle = fabsf(throttle);
 80022d0:	edd7 7a04 	vldr	s15, [r7, #16]
 80022d4:	eef0 7ae7 	vabs.f32	s15, s15
 80022d8:	edc7 7a04 	vstr	s15, [r7, #16]
  if (turn_right) {
 80022dc:	79fb      	ldrb	r3, [r7, #7]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d002      	beq.n	80022e8 <Board2_Process_Evasive_Commands+0x74>
    tmp = 1;
 80022e2:	2301      	movs	r3, #1
 80022e4:	61bb      	str	r3, [r7, #24]
 80022e6:	e002      	b.n	80022ee <Board2_Process_Evasive_Commands+0x7a>
  } else {
    tmp = -1;
 80022e8:	f04f 33ff 	mov.w	r3, #4294967295
 80022ec:	61bb      	str	r3, [r7, #24]
  }

  turn = (0.3F * throttle + Board2_MIN_TURN_SCALE_EVASIVE) * (real32_T)(tmp *
 80022ee:	edd7 7a04 	vldr	s15, [r7, #16]
 80022f2:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8002458 <Board2_Process_Evasive_Commands+0x1e4>
 80022f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022fa:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800245c <Board2_Process_Evasive_Commands+0x1e8>
 80022fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002302:	69bb      	ldr	r3, [r7, #24]
 8002304:	69fa      	ldr	r2, [r7, #28]
 8002306:	fb02 f303 	mul.w	r3, r2, r3
 800230a:	ee07 3a90 	vmov	s15, r3
 800230e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002312:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002316:	edc7 7a03 	vstr	s15, [r7, #12]
    MAX_SPEED);
  if (throttle >= Board2_PURE_TURN_EPS) {
 800231a:	edd7 7a04 	vldr	s15, [r7, #16]
 800231e:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8002460 <Board2_Process_Evasive_Commands+0x1ec>
 8002322:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800232a:	db35      	blt.n	8002398 <Board2_Process_Evasive_Commands+0x124>
    throttle = fabsf(forward) * Board2_TURN_RATIO;
 800232c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002330:	eef0 7ae7 	vabs.f32	s15, s15
 8002334:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8002464 <Board2_Process_Evasive_Commands+0x1f0>
 8002338:	ee67 7a87 	vmul.f32	s15, s15, s14
 800233c:	edc7 7a04 	vstr	s15, [r7, #16]
    if (fabsf(turn) > throttle) {
 8002340:	edd7 7a03 	vldr	s15, [r7, #12]
 8002344:	eef0 7ae7 	vabs.f32	s15, s15
 8002348:	ed97 7a04 	vldr	s14, [r7, #16]
 800234c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002354:	d520      	bpl.n	8002398 <Board2_Process_Evasive_Commands+0x124>
      if (turn < 0.0F) {
 8002356:	edd7 7a03 	vldr	s15, [r7, #12]
 800235a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800235e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002362:	d503      	bpl.n	800236c <Board2_Process_Evasive_Commands+0xf8>
        tmp = -1;
 8002364:	f04f 33ff 	mov.w	r3, #4294967295
 8002368:	61bb      	str	r3, [r7, #24]
 800236a:	e00a      	b.n	8002382 <Board2_Process_Evasive_Commands+0x10e>
      } else {
        tmp = (turn > 0.0F);
 800236c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002370:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002374:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002378:	bfcc      	ite	gt
 800237a:	2301      	movgt	r3, #1
 800237c:	2300      	movle	r3, #0
 800237e:	b2db      	uxtb	r3, r3
 8002380:	61bb      	str	r3, [r7, #24]
      }

      turn = (real32_T)tmp * throttle;
 8002382:	69bb      	ldr	r3, [r7, #24]
 8002384:	ee07 3a90 	vmov	s15, r3
 8002388:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800238c:	ed97 7a04 	vldr	s14, [r7, #16]
 8002390:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002394:	edc7 7a03 	vstr	s15, [r7, #12]
    }
  }

  throttle = forward + turn;
 8002398:	ed97 7a05 	vldr	s14, [r7, #20]
 800239c:	edd7 7a03 	vldr	s15, [r7, #12]
 80023a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023a4:	edc7 7a04 	vstr	s15, [r7, #16]
  forward -= turn;
 80023a8:	ed97 7a05 	vldr	s14, [r7, #20]
 80023ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80023b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023b4:	edc7 7a05 	vstr	s15, [r7, #20]
  turn = fmaxf(fabsf(throttle), fabsf(forward));
 80023b8:	edd7 7a04 	vldr	s15, [r7, #16]
 80023bc:	eeb0 7ae7 	vabs.f32	s14, s15
 80023c0:	edd7 7a05 	vldr	s15, [r7, #20]
 80023c4:	eef0 7ae7 	vabs.f32	s15, s15
 80023c8:	eef0 0a67 	vmov.f32	s1, s15
 80023cc:	eeb0 0a47 	vmov.f32	s0, s14
 80023d0:	f013 fde8 	bl	8015fa4 <fmaxf>
 80023d4:	ed87 0a03 	vstr	s0, [r7, #12]
  if (turn > MAX_SPEED) {
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	ee07 3a90 	vmov	s15, r3
 80023de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023e2:	ed97 7a03 	vldr	s14, [r7, #12]
 80023e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ee:	dd1a      	ble.n	8002426 <Board2_Process_Evasive_Commands+0x1b2>
    turn = (real32_T)MAX_SPEED / turn;
 80023f0:	69fb      	ldr	r3, [r7, #28]
 80023f2:	ee07 3a90 	vmov	s15, r3
 80023f6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80023fa:	ed97 7a03 	vldr	s14, [r7, #12]
 80023fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002402:	edc7 7a03 	vstr	s15, [r7, #12]
    throttle *= turn;
 8002406:	ed97 7a04 	vldr	s14, [r7, #16]
 800240a:	edd7 7a03 	vldr	s15, [r7, #12]
 800240e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002412:	edc7 7a04 	vstr	s15, [r7, #16]
    forward *= turn;
 8002416:	ed97 7a05 	vldr	s14, [r7, #20]
 800241a:	edd7 7a03 	vldr	s15, [r7, #12]
 800241e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002422:	edc7 7a05 	vstr	s15, [r7, #20]
  }

  Board2_DW.decision.rif_FA = throttle;
 8002426:	4a0a      	ldr	r2, [pc, #40]	@ (8002450 <Board2_Process_Evasive_Commands+0x1dc>)
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  Board2_DW.decision.rif_BA = throttle;
 800242e:	4a08      	ldr	r2, [pc, #32]	@ (8002450 <Board2_Process_Evasive_Commands+0x1dc>)
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  Board2_DW.decision.rif_FB = forward;
 8002436:	4a06      	ldr	r2, [pc, #24]	@ (8002450 <Board2_Process_Evasive_Commands+0x1dc>)
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  Board2_DW.decision.rif_BB = forward;
 800243e:	4a04      	ldr	r2, [pc, #16]	@ (8002450 <Board2_Process_Evasive_Commands+0x1dc>)
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002446:	bf00      	nop
 8002448:	3720      	adds	r7, #32
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	200001f8 	.word	0x200001f8
 8002454:	437f0000 	.word	0x437f0000
 8002458:	3e99999a 	.word	0x3e99999a
 800245c:	3e4ccccd 	.word	0x3e4ccccd
 8002460:	3c23d70a 	.word	0x3c23d70a
 8002464:	3eb33333 	.word	0x3eb33333

08002468 <Moving_obstacle_from_right_rout>:

/* Function for Chart: '<Root>/Board2' */
static void Moving_obstacle_from_right_rout(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
  uint32_T tmp;
  boolean_T b;
  b = Board2_Emergency_B_Pressed();
 800246e:	f7ff fc0f 	bl	8001c90 <Board2_Emergency_B_Pressed>
 8002472:	4603      	mov	r3, r0
 8002474:	70fb      	strb	r3, [r7, #3]
  if (b) {
 8002476:	78fb      	ldrb	r3, [r7, #3]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d012      	beq.n	80024a2 <Moving_obstacle_from_right_rout+0x3a>
    Board2_DW.is_Moving_obstacle_from_right_r = Board2_IN_NO_ACTIVE_CHILD;
 800247c:	4b74      	ldr	r3, [pc, #464]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800247e:	2200      	movs	r2, #0
 8002480:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    Board2_DW.is_Normal_routine = Boa_IN_Emergency_button_routine;
 8002484:	4b72      	ldr	r3, [pc, #456]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 8002486:	2202      	movs	r2, #2
 8002488:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    Board2_DW.is_Emergency_button_routine = Board2_IN_Emergency_button;
 800248c:	4b70      	ldr	r3, [pc, #448]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800248e:	2201      	movs	r2, #1
 8002490:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    Board2_Stop_Motors();
 8002494:	f7ff fc80 	bl	8001d98 <Board2_Stop_Motors>
    Board2_DW.decision.brk_mode = EMERGENCY;
 8002498:	4b6d      	ldr	r3, [pc, #436]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800249a:	2202      	movs	r2, #2
 800249c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          break;
        }
      }
    }
  }
}
 80024a0:	e0d2      	b.n	8002648 <Moving_obstacle_from_right_rout+0x1e0>
    b = Board2_Near_Obstacle();
 80024a2:	f7ff fe8f 	bl	80021c4 <Board2_Near_Obstacle>
 80024a6:	4603      	mov	r3, r0
 80024a8:	70fb      	strb	r3, [r7, #3]
    if (b) {
 80024aa:	78fb      	ldrb	r3, [r7, #3]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d012      	beq.n	80024d6 <Moving_obstacle_from_right_rout+0x6e>
      Board2_DW.is_Moving_obstacle_from_right_r = Board2_IN_NO_ACTIVE_CHILD;
 80024b0:	4b67      	ldr	r3, [pc, #412]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
      Board2_DW.is_Normal_routine = Boar_IN_Emergency_sonar_routine;
 80024b8:	4b65      	ldr	r3, [pc, #404]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80024ba:	2203      	movs	r2, #3
 80024bc:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      Board2_DW.is_Emergency_sonar_routine = Board2_IN_Emergency_sonar;
 80024c0:	4b63      	ldr	r3, [pc, #396]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80024c2:	2201      	movs	r2, #1
 80024c4:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      Board2_Stop_Motors();
 80024c8:	f7ff fc66 	bl	8001d98 <Board2_Stop_Motors>
      Board2_DW.decision.brk_mode = EMERGENCY;
 80024cc:	4b60      	ldr	r3, [pc, #384]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80024ce:	2202      	movs	r2, #2
 80024d0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80024d4:	e0b8      	b.n	8002648 <Moving_obstacle_from_right_rout+0x1e0>
      b = Board2_Stop_B_Pressed();
 80024d6:	f7ff feaf 	bl	8002238 <Board2_Stop_B_Pressed>
 80024da:	4603      	mov	r3, r0
 80024dc:	70fb      	strb	r3, [r7, #3]
      if (b) {
 80024de:	78fb      	ldrb	r3, [r7, #3]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d012      	beq.n	800250a <Moving_obstacle_from_right_rout+0xa2>
        Board2_DW.is_Moving_obstacle_from_right_r = Board2_IN_NO_ACTIVE_CHILD;
 80024e4:	4b5a      	ldr	r3, [pc, #360]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
        Board2_DW.is_Normal_routine = Board2_IN_Stop_slow_routine;
 80024ec:	4b58      	ldr	r3, [pc, #352]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80024ee:	220a      	movs	r2, #10
 80024f0:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
        Board2_DW.is_Stop_slow_routine = Board2_IN_Stop_slow;
 80024f4:	4b56      	ldr	r3, [pc, #344]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80024f6:	2201      	movs	r2, #1
 80024f8:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
        Board2_Stop_Motors();
 80024fc:	f7ff fc4c 	bl	8001d98 <Board2_Stop_Motors>
        Board2_DW.decision.brk_mode = NORMAL;
 8002500:	4b53      	ldr	r3, [pc, #332]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 8002502:	2201      	movs	r2, #1
 8002504:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002508:	e09e      	b.n	8002648 <Moving_obstacle_from_right_rout+0x1e0>
        switch (Board2_DW.is_Moving_obstacle_from_right_r) {
 800250a:	4b51      	ldr	r3, [pc, #324]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800250c:	f893 312b 	ldrb.w	r3, [r3, #299]	@ 0x12b
 8002510:	2b01      	cmp	r3, #1
 8002512:	d002      	beq.n	800251a <Moving_obstacle_from_right_rout+0xb2>
 8002514:	2b02      	cmp	r3, #2
 8002516:	d059      	beq.n	80025cc <Moving_obstacle_from_right_rout+0x164>
}
 8002518:	e096      	b.n	8002648 <Moving_obstacle_from_right_rout+0x1e0>
          if (Board2_DW.sfEvent == Board2_event_STEP) {
 800251a:	4b4d      	ldr	r3, [pc, #308]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800251c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002520:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002524:	4293      	cmp	r3, r2
 8002526:	f040 808c 	bne.w	8002642 <Moving_obstacle_from_right_rout+0x1da>
            Board2_Update_Angle(Board2_DW.global_state.stateB2.gyroYaw);
 800252a:	4b49      	ldr	r3, [pc, #292]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800252c:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8002530:	eeb0 0a67 	vmov.f32	s0, s15
 8002534:	f7ff fc06 	bl	8001d44 <Board2_Update_Angle>
            tmp = Board2_DW.turn_counter + 1U;
 8002538:	4b45      	ldr	r3, [pc, #276]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800253a:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 800253e:	3301      	adds	r3, #1
 8002540:	607b      	str	r3, [r7, #4]
            if (Board2_DW.turn_counter + 1U > 255U) {
 8002542:	4b43      	ldr	r3, [pc, #268]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 8002544:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8002548:	3301      	adds	r3, #1
 800254a:	2bff      	cmp	r3, #255	@ 0xff
 800254c:	d901      	bls.n	8002552 <Moving_obstacle_from_right_rout+0xea>
              tmp = 255U;
 800254e:	23ff      	movs	r3, #255	@ 0xff
 8002550:	607b      	str	r3, [r7, #4]
            Board2_DW.turn_counter = (uint8_T)tmp;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	b2da      	uxtb	r2, r3
 8002556:	4b3e      	ldr	r3, [pc, #248]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 8002558:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
            if ((fabsf(Board2_DW.angle) >= Board2_TURN_ANGLE) ||
 800255c:	4b3c      	ldr	r3, [pc, #240]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800255e:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 8002562:	eef0 7ae7 	vabs.f32	s15, s15
 8002566:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8002654 <Moving_obstacle_from_right_rout+0x1ec>
 800256a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800256e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002572:	da04      	bge.n	800257e <Moving_obstacle_from_right_rout+0x116>
                (Board2_DW.turn_counter >= Board2_TURN_LIMIT_COUNT)) {
 8002574:	4b36      	ldr	r3, [pc, #216]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 8002576:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
            if ((fabsf(Board2_DW.angle) >= Board2_TURN_ANGLE) ||
 800257a:	2b1d      	cmp	r3, #29
 800257c:	d916      	bls.n	80025ac <Moving_obstacle_from_right_rout+0x144>
              Board2_DW.angle = 0.0F;
 800257e:	4b34      	ldr	r3, [pc, #208]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 8002580:	f04f 0200 	mov.w	r2, #0
 8002584:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
              Board2_DW.prevYaw = 0.0F;
 8002588:	4b31      	ldr	r3, [pc, #196]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800258a:	f04f 0200 	mov.w	r2, #0
 800258e:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
              Board2_DW.turn_counter = 0U;
 8002592:	4b2f      	ldr	r3, [pc, #188]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 8002594:	2200      	movs	r2, #0
 8002596:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
              Board2_DW.is_Moving_obstacle_from_right_r =
 800259a:	4b2d      	ldr	r3, [pc, #180]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800259c:	2200      	movs	r2, #0
 800259e:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
              Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 80025a2:	4b2b      	ldr	r3, [pc, #172]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80025a4:	2208      	movs	r2, #8
 80025a6:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          break;
 80025aa:	e04a      	b.n	8002642 <Moving_obstacle_from_right_rout+0x1da>
              Board2_DW.is_Moving_obstacle_from_right_r =
 80025ac:	4b28      	ldr	r3, [pc, #160]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80025ae:	2201      	movs	r2, #1
 80025b0:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
              Board2_Process_Evasive_Commands(true, Board2_DW.open_loop);
 80025b4:	4b26      	ldr	r3, [pc, #152]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80025b6:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 80025ba:	4619      	mov	r1, r3
 80025bc:	2001      	movs	r0, #1
 80025be:	f7ff fe59 	bl	8002274 <Board2_Process_Evasive_Commands>
              Board2_DW.decision.brk_mode = NONE;
 80025c2:	4b23      	ldr	r3, [pc, #140]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          break;
 80025ca:	e03a      	b.n	8002642 <Moving_obstacle_from_right_rout+0x1da>
          if (Board2_DW.sfEvent == Board2_event_STEP) {
 80025cc:	4b20      	ldr	r3, [pc, #128]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80025ce:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80025d2:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d135      	bne.n	8002646 <Moving_obstacle_from_right_rout+0x1de>
            tmp = Board2_DW.turn_counter + 1U;
 80025da:	4b1d      	ldr	r3, [pc, #116]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80025dc:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 80025e0:	3301      	adds	r3, #1
 80025e2:	607b      	str	r3, [r7, #4]
            if (Board2_DW.turn_counter + 1U > 255U) {
 80025e4:	4b1a      	ldr	r3, [pc, #104]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80025e6:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 80025ea:	3301      	adds	r3, #1
 80025ec:	2bff      	cmp	r3, #255	@ 0xff
 80025ee:	d901      	bls.n	80025f4 <Moving_obstacle_from_right_rout+0x18c>
              tmp = 255U;
 80025f0:	23ff      	movs	r3, #255	@ 0xff
 80025f2:	607b      	str	r3, [r7, #4]
            Board2_DW.turn_counter = (uint8_T)tmp;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	b2da      	uxtb	r2, r3
 80025f8:	4b15      	ldr	r3, [pc, #84]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80025fa:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
            if (Board2_DW.turn_counter >= Board2_TURN_COUNT) {
 80025fe:	4b14      	ldr	r3, [pc, #80]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 8002600:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8002604:	2b13      	cmp	r3, #19
 8002606:	d90c      	bls.n	8002622 <Moving_obstacle_from_right_rout+0x1ba>
              Board2_DW.turn_counter = 0U;
 8002608:	4b11      	ldr	r3, [pc, #68]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800260a:	2200      	movs	r2, #0
 800260c:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
              Board2_DW.is_Moving_obstacle_from_right_r =
 8002610:	4b0f      	ldr	r3, [pc, #60]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 8002612:	2200      	movs	r2, #0
 8002614:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
              Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 8002618:	4b0d      	ldr	r3, [pc, #52]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800261a:	2208      	movs	r2, #8
 800261c:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          break;
 8002620:	e011      	b.n	8002646 <Moving_obstacle_from_right_rout+0x1de>
              Board2_DW.is_Moving_obstacle_from_right_r =
 8002622:	4b0b      	ldr	r3, [pc, #44]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 8002624:	2202      	movs	r2, #2
 8002626:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
              Board2_Process_Evasive_Commands(true, Board2_DW.open_loop);
 800262a:	4b09      	ldr	r3, [pc, #36]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800262c:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 8002630:	4619      	mov	r1, r3
 8002632:	2001      	movs	r0, #1
 8002634:	f7ff fe1e 	bl	8002274 <Board2_Process_Evasive_Commands>
              Board2_DW.decision.brk_mode = NONE;
 8002638:	4b05      	ldr	r3, [pc, #20]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800263a:	2200      	movs	r2, #0
 800263c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          break;
 8002640:	e001      	b.n	8002646 <Moving_obstacle_from_right_rout+0x1de>
          break;
 8002642:	bf00      	nop
 8002644:	e000      	b.n	8002648 <Moving_obstacle_from_right_rout+0x1e0>
          break;
 8002646:	bf00      	nop
}
 8002648:	bf00      	nop
 800264a:	3708      	adds	r7, #8
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	200001f8 	.word	0x200001f8
 8002654:	42340000 	.word	0x42340000

08002658 <Board2_Is_Rover_Moving_Forward>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Is_Rover_Moving_Forward(void)
{
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
  int32_T k;
  boolean_T x[4];
  boolean_T exitg1;
  boolean_T y;
  x[0] = (Board2_DW.global_state.stateB1.velocity_FA > Board2_STOP_THRESHOLD);
 800265e:	4b23      	ldr	r3, [pc, #140]	@ (80026ec <Board2_Is_Rover_Moving_Forward+0x94>)
 8002660:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8002664:	2b01      	cmp	r3, #1
 8002666:	bfcc      	ite	gt
 8002668:	2301      	movgt	r3, #1
 800266a:	2300      	movle	r3, #0
 800266c:	b2db      	uxtb	r3, r3
 800266e:	713b      	strb	r3, [r7, #4]
  x[1] = (Board2_DW.global_state.stateB1.velocity_FB > Board2_STOP_THRESHOLD);
 8002670:	4b1e      	ldr	r3, [pc, #120]	@ (80026ec <Board2_Is_Rover_Moving_Forward+0x94>)
 8002672:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8002676:	2b01      	cmp	r3, #1
 8002678:	bfcc      	ite	gt
 800267a:	2301      	movgt	r3, #1
 800267c:	2300      	movle	r3, #0
 800267e:	b2db      	uxtb	r3, r3
 8002680:	717b      	strb	r3, [r7, #5]
  x[2] = (Board2_DW.global_state.stateB1.velocity_BA > Board2_STOP_THRESHOLD);
 8002682:	4b1a      	ldr	r3, [pc, #104]	@ (80026ec <Board2_Is_Rover_Moving_Forward+0x94>)
 8002684:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8002688:	2b01      	cmp	r3, #1
 800268a:	bfcc      	ite	gt
 800268c:	2301      	movgt	r3, #1
 800268e:	2300      	movle	r3, #0
 8002690:	b2db      	uxtb	r3, r3
 8002692:	71bb      	strb	r3, [r7, #6]
  x[3] = (Board2_DW.global_state.stateB1.velocity_BB > Board2_STOP_THRESHOLD);
 8002694:	4b15      	ldr	r3, [pc, #84]	@ (80026ec <Board2_Is_Rover_Moving_Forward+0x94>)
 8002696:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 800269a:	2b01      	cmp	r3, #1
 800269c:	bfcc      	ite	gt
 800269e:	2301      	movgt	r3, #1
 80026a0:	2300      	movle	r3, #0
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	71fb      	strb	r3, [r7, #7]
  y = true;
 80026a6:	2301      	movs	r3, #1
 80026a8:	72bb      	strb	r3, [r7, #10]
  k = 0;
 80026aa:	2300      	movs	r3, #0
 80026ac:	60fb      	str	r3, [r7, #12]
  exitg1 = false;
 80026ae:	2300      	movs	r3, #0
 80026b0:	72fb      	strb	r3, [r7, #11]
  while ((!exitg1) && (k < 4)) {
 80026b2:	e00d      	b.n	80026d0 <Board2_Is_Rover_Moving_Forward+0x78>
    if (!x[k]) {
 80026b4:	1d3a      	adds	r2, r7, #4
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	4413      	add	r3, r2
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d104      	bne.n	80026ca <Board2_Is_Rover_Moving_Forward+0x72>
      y = false;
 80026c0:	2300      	movs	r3, #0
 80026c2:	72bb      	strb	r3, [r7, #10]
      exitg1 = true;
 80026c4:	2301      	movs	r3, #1
 80026c6:	72fb      	strb	r3, [r7, #11]
 80026c8:	e002      	b.n	80026d0 <Board2_Is_Rover_Moving_Forward+0x78>
    } else {
      k++;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	3301      	adds	r3, #1
 80026ce:	60fb      	str	r3, [r7, #12]
  while ((!exitg1) && (k < 4)) {
 80026d0:	7afb      	ldrb	r3, [r7, #11]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d102      	bne.n	80026dc <Board2_Is_Rover_Moving_Forward+0x84>
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2b03      	cmp	r3, #3
 80026da:	ddeb      	ble.n	80026b4 <Board2_Is_Rover_Moving_Forward+0x5c>
    }
  }

  return y;
 80026dc:	7abb      	ldrb	r3, [r7, #10]
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3714      	adds	r7, #20
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	200001f8 	.word	0x200001f8

080026f0 <Board2_Emergency_S_Routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Emergency_S_Routine(void)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.global_state.obs_detection) {
 80026f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002768 <Board2_Emergency_S_Routine+0x78>)
 80026f8:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d004      	beq.n	800270a <Board2_Emergency_S_Routine+0x1a>
    Board2_DW.distance_threshold = Board2_IMM_DISTANCE;
 8002700:	4b19      	ldr	r3, [pc, #100]	@ (8002768 <Board2_Emergency_S_Routine+0x78>)
 8002702:	2246      	movs	r2, #70	@ 0x46
 8002704:	f8a3 20f6 	strh.w	r2, [r3, #246]	@ 0xf6
 8002708:	e003      	b.n	8002712 <Board2_Emergency_S_Routine+0x22>
  } else {
    Board2_DW.distance_threshold = Board2_PROTECTION_DISTANCE;
 800270a:	4b17      	ldr	r3, [pc, #92]	@ (8002768 <Board2_Emergency_S_Routine+0x78>)
 800270c:	2228      	movs	r2, #40	@ 0x28
 800270e:	f8a3 20f6 	strh.w	r2, [r3, #246]	@ 0xf6
  }

  if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8002712:	4b15      	ldr	r3, [pc, #84]	@ (8002768 <Board2_Emergency_S_Routine+0x78>)
 8002714:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002718:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800271c:	4293      	cmp	r3, r2
 800271e:	d11c      	bne.n	800275a <Board2_Emergency_S_Routine+0x6a>
      ((Board2_DW.global_state.stateB2.sonar1 <= Board2_DW.distance_threshold) ||
 8002720:	4b11      	ldr	r3, [pc, #68]	@ (8002768 <Board2_Emergency_S_Routine+0x78>)
 8002722:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8002726:	4b10      	ldr	r3, [pc, #64]	@ (8002768 <Board2_Emergency_S_Routine+0x78>)
 8002728:	f8b3 30f6 	ldrh.w	r3, [r3, #246]	@ 0xf6
  if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 800272c:	429a      	cmp	r2, r3
 800272e:	d90f      	bls.n	8002750 <Board2_Emergency_S_Routine+0x60>
       (Board2_DW.global_state.stateB2.sonar2 <= Board2_DW.distance_threshold) ||
 8002730:	4b0d      	ldr	r3, [pc, #52]	@ (8002768 <Board2_Emergency_S_Routine+0x78>)
 8002732:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
 8002736:	4b0c      	ldr	r3, [pc, #48]	@ (8002768 <Board2_Emergency_S_Routine+0x78>)
 8002738:	f8b3 30f6 	ldrh.w	r3, [r3, #246]	@ 0xf6
      ((Board2_DW.global_state.stateB2.sonar1 <= Board2_DW.distance_threshold) ||
 800273c:	429a      	cmp	r2, r3
 800273e:	d907      	bls.n	8002750 <Board2_Emergency_S_Routine+0x60>
       (Board2_DW.global_state.stateB2.sonar3 <= Board2_DW.distance_threshold)))
 8002740:	4b09      	ldr	r3, [pc, #36]	@ (8002768 <Board2_Emergency_S_Routine+0x78>)
 8002742:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8002746:	4b08      	ldr	r3, [pc, #32]	@ (8002768 <Board2_Emergency_S_Routine+0x78>)
 8002748:	f8b3 30f6 	ldrh.w	r3, [r3, #246]	@ 0xf6
       (Board2_DW.global_state.stateB2.sonar2 <= Board2_DW.distance_threshold) ||
 800274c:	429a      	cmp	r2, r3
 800274e:	d804      	bhi.n	800275a <Board2_Emergency_S_Routine+0x6a>
  {
    y = Board2_Is_Rover_Moving_Forward();
 8002750:	f7ff ff82 	bl	8002658 <Board2_Is_Rover_Moving_Forward>
 8002754:	4603      	mov	r3, r0
 8002756:	71fb      	strb	r3, [r7, #7]
 8002758:	e001      	b.n	800275e <Board2_Emergency_S_Routine+0x6e>
  } else {
    y = false;
 800275a:	2300      	movs	r3, #0
 800275c:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 800275e:	79fb      	ldrb	r3, [r7, #7]
}
 8002760:	4618      	mov	r0, r3
 8002762:	3708      	adds	r7, #8
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	200001f8 	.word	0x200001f8

0800276c <Board2_Mov_Obs_R_Routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Mov_Obs_R_Routine(void)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8002772:	4b11      	ldr	r3, [pc, #68]	@ (80027b8 <Board2_Mov_Obs_R_Routine+0x4c>)
 8002774:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002778:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800277c:	4293      	cmp	r3, r2
 800277e:	d113      	bne.n	80027a8 <Board2_Mov_Obs_R_Routine+0x3c>
      (Board2_DW.global_state.mov_obs == MOVING_FROM_RIGHT)) {
 8002780:	4b0d      	ldr	r3, [pc, #52]	@ (80027b8 <Board2_Mov_Obs_R_Routine+0x4c>)
 8002782:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
  if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8002786:	2b02      	cmp	r3, #2
 8002788:	d10e      	bne.n	80027a8 <Board2_Mov_Obs_R_Routine+0x3c>
    y = (Board2_Is_Rover_Moving_Forward() &&
 800278a:	f7ff ff65 	bl	8002658 <Board2_Is_Rover_Moving_Forward>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d006      	beq.n	80027a2 <Board2_Mov_Obs_R_Routine+0x36>
         Board2_DW.global_state.obs_detection);
 8002794:	4b08      	ldr	r3, [pc, #32]	@ (80027b8 <Board2_Mov_Obs_R_Routine+0x4c>)
 8002796:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
    y = (Board2_Is_Rover_Moving_Forward() &&
 800279a:	2b00      	cmp	r3, #0
 800279c:	d001      	beq.n	80027a2 <Board2_Mov_Obs_R_Routine+0x36>
 800279e:	2301      	movs	r3, #1
 80027a0:	e000      	b.n	80027a4 <Board2_Mov_Obs_R_Routine+0x38>
 80027a2:	2300      	movs	r3, #0
 80027a4:	71fb      	strb	r3, [r7, #7]
 80027a6:	e001      	b.n	80027ac <Board2_Mov_Obs_R_Routine+0x40>
  } else {
    y = false;
 80027a8:	2300      	movs	r3, #0
 80027aa:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 80027ac:	79fb      	ldrb	r3, [r7, #7]
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3708      	adds	r7, #8
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	200001f8 	.word	0x200001f8

080027bc <Board2_Mov_Obs_L_Routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Mov_Obs_L_Routine(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 80027c2:	4b11      	ldr	r3, [pc, #68]	@ (8002808 <Board2_Mov_Obs_L_Routine+0x4c>)
 80027c4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80027c8:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d113      	bne.n	80027f8 <Board2_Mov_Obs_L_Routine+0x3c>
      (Board2_DW.global_state.mov_obs == MOVING_FROM_LEFT)) {
 80027d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002808 <Board2_Mov_Obs_L_Routine+0x4c>)
 80027d2:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
  if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d10e      	bne.n	80027f8 <Board2_Mov_Obs_L_Routine+0x3c>
    y = (Board2_Is_Rover_Moving_Forward() &&
 80027da:	f7ff ff3d 	bl	8002658 <Board2_Is_Rover_Moving_Forward>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d006      	beq.n	80027f2 <Board2_Mov_Obs_L_Routine+0x36>
         Board2_DW.global_state.obs_detection);
 80027e4:	4b08      	ldr	r3, [pc, #32]	@ (8002808 <Board2_Mov_Obs_L_Routine+0x4c>)
 80027e6:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
    y = (Board2_Is_Rover_Moving_Forward() &&
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d001      	beq.n	80027f2 <Board2_Mov_Obs_L_Routine+0x36>
 80027ee:	2301      	movs	r3, #1
 80027f0:	e000      	b.n	80027f4 <Board2_Mov_Obs_L_Routine+0x38>
 80027f2:	2300      	movs	r3, #0
 80027f4:	71fb      	strb	r3, [r7, #7]
 80027f6:	e001      	b.n	80027fc <Board2_Mov_Obs_L_Routine+0x40>
  } else {
    y = false;
 80027f8:	2300      	movs	r3, #0
 80027fa:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 80027fc:	79fb      	ldrb	r3, [r7, #7]
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3708      	adds	r7, #8
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	200001f8 	.word	0x200001f8

0800280c <Board2_Stop_Slow_Routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Stop_Slow_Routine(void)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent == Board2_event_STEP) {
 8002812:	4b1d      	ldr	r3, [pc, #116]	@ (8002888 <Board2_Stop_Slow_Routine+0x7c>)
 8002814:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002818:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800281c:	4293      	cmp	r3, r2
 800281e:	d12b      	bne.n	8002878 <Board2_Stop_Slow_Routine+0x6c>
    if (((Board2_DW.global_state.stateB2.sonar2 <= Board2_MAX_DISTANCE) ||
 8002820:	4b19      	ldr	r3, [pc, #100]	@ (8002888 <Board2_Stop_Slow_Routine+0x7c>)
 8002822:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002826:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800282a:	d904      	bls.n	8002836 <Board2_Stop_Slow_Routine+0x2a>
         (Board2_DW.global_state.mov_obs == MOVING_FROM_BOTH)) &&
 800282c:	4b16      	ldr	r3, [pc, #88]	@ (8002888 <Board2_Stop_Slow_Routine+0x7c>)
 800282e:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
    if (((Board2_DW.global_state.stateB2.sonar2 <= Board2_MAX_DISTANCE) ||
 8002832:	2b03      	cmp	r3, #3
 8002834:	d10c      	bne.n	8002850 <Board2_Stop_Slow_Routine+0x44>
        Board2_Is_Rover_Moving_Forward() && Board2_DW.global_state.obs_detection)
 8002836:	f7ff ff0f 	bl	8002658 <Board2_Is_Rover_Moving_Forward>
 800283a:	4603      	mov	r3, r0
         (Board2_DW.global_state.mov_obs == MOVING_FROM_BOTH)) &&
 800283c:	2b00      	cmp	r3, #0
 800283e:	d007      	beq.n	8002850 <Board2_Stop_Slow_Routine+0x44>
        Board2_Is_Rover_Moving_Forward() && Board2_DW.global_state.obs_detection)
 8002840:	4b11      	ldr	r3, [pc, #68]	@ (8002888 <Board2_Stop_Slow_Routine+0x7c>)
 8002842:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8002846:	2b00      	cmp	r3, #0
 8002848:	d002      	beq.n	8002850 <Board2_Stop_Slow_Routine+0x44>
    {
      y = true;
 800284a:	2301      	movs	r3, #1
 800284c:	71fb      	strb	r3, [r7, #7]
 800284e:	e015      	b.n	800287c <Board2_Stop_Slow_Routine+0x70>
    } else {
      y = ((Board2_DW.global_state.stateB2.button3 &&
 8002850:	4b0d      	ldr	r3, [pc, #52]	@ (8002888 <Board2_Stop_Slow_Routine+0x7c>)
 8002852:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
            (Board2_DW.global_state.stateB2.controller_battery >
             Board2_LOW_CONTROLLER_BATTERY)) ||
 8002856:	2b00      	cmp	r3, #0
 8002858:	d004      	beq.n	8002864 <Board2_Stop_Slow_Routine+0x58>
            (Board2_DW.global_state.stateB2.controller_battery >
 800285a:	4b0b      	ldr	r3, [pc, #44]	@ (8002888 <Board2_Stop_Slow_Routine+0x7c>)
 800285c:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
      y = ((Board2_DW.global_state.stateB2.button3 &&
 8002860:	2b05      	cmp	r3, #5
 8002862:	d804      	bhi.n	800286e <Board2_Stop_Slow_Routine+0x62>
           Board2_DW.global_state.stateB2.controllerError);
 8002864:	4b08      	ldr	r3, [pc, #32]	@ (8002888 <Board2_Stop_Slow_Routine+0x7c>)
 8002866:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
             Board2_LOW_CONTROLLER_BATTERY)) ||
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <Board2_Stop_Slow_Routine+0x66>
 800286e:	2301      	movs	r3, #1
 8002870:	e000      	b.n	8002874 <Board2_Stop_Slow_Routine+0x68>
 8002872:	2300      	movs	r3, #0
      y = ((Board2_DW.global_state.stateB2.button3 &&
 8002874:	71fb      	strb	r3, [r7, #7]
 8002876:	e001      	b.n	800287c <Board2_Stop_Slow_Routine+0x70>
    }
  } else {
    y = false;
 8002878:	2300      	movs	r3, #0
 800287a:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 800287c:	79fb      	ldrb	r3, [r7, #7]
}
 800287e:	4618      	mov	r0, r3
 8002880:	3708      	adds	r7, #8
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	200001f8 	.word	0x200001f8

0800288c <Low_Controller_Battery_Routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Low_Controller_Battery_Routine(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8002890:	4b0a      	ldr	r3, [pc, #40]	@ (80028bc <Low_Controller_Battery_Routine+0x30>)
 8002892:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002896:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800289a:	4293      	cmp	r3, r2
 800289c:	d106      	bne.n	80028ac <Low_Controller_Battery_Routine+0x20>
    (Board2_DW.global_state.stateB2.controller_battery <=
 800289e:	4b07      	ldr	r3, [pc, #28]	@ (80028bc <Low_Controller_Battery_Routine+0x30>)
 80028a0:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 80028a4:	2b05      	cmp	r3, #5
 80028a6:	d801      	bhi.n	80028ac <Low_Controller_Battery_Routine+0x20>
 80028a8:	2301      	movs	r3, #1
 80028aa:	e000      	b.n	80028ae <Low_Controller_Battery_Routine+0x22>
 80028ac:	2300      	movs	r3, #0
 80028ae:	b2db      	uxtb	r3, r3
     Board2_LOW_CONTROLLER_BATTERY);
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	200001f8 	.word	0x200001f8

080028c0 <Board2_Spec_Retro_Routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Spec_Retro_Routine(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 80028c4:	4b0f      	ldr	r3, [pc, #60]	@ (8002904 <Board2_Spec_Retro_Routine+0x44>)
 80028c6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    (Board2_DW.global_state.stateB2.controller_y < Board2_CONTROLLER_ZERO) &&
    Board2_DW.global_state.spc_retro && (!Board2_DW.open_loop);
 80028ca:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d110      	bne.n	80028f4 <Board2_Spec_Retro_Routine+0x34>
    (Board2_DW.global_state.stateB2.controller_y < Board2_CONTROLLER_ZERO) &&
 80028d2:	4b0c      	ldr	r3, [pc, #48]	@ (8002904 <Board2_Spec_Retro_Routine+0x44>)
 80028d4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 80028d8:	2bfe      	cmp	r3, #254	@ 0xfe
 80028da:	d80b      	bhi.n	80028f4 <Board2_Spec_Retro_Routine+0x34>
    Board2_DW.global_state.spc_retro && (!Board2_DW.open_loop);
 80028dc:	4b09      	ldr	r3, [pc, #36]	@ (8002904 <Board2_Spec_Retro_Routine+0x44>)
 80028de:	f893 3065 	ldrb.w	r3, [r3, #101]	@ 0x65
    (Board2_DW.global_state.stateB2.controller_y < Board2_CONTROLLER_ZERO) &&
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d006      	beq.n	80028f4 <Board2_Spec_Retro_Routine+0x34>
    Board2_DW.global_state.spc_retro && (!Board2_DW.open_loop);
 80028e6:	4b07      	ldr	r3, [pc, #28]	@ (8002904 <Board2_Spec_Retro_Routine+0x44>)
 80028e8:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d101      	bne.n	80028f4 <Board2_Spec_Retro_Routine+0x34>
 80028f0:	2301      	movs	r3, #1
 80028f2:	e000      	b.n	80028f6 <Board2_Spec_Retro_Routine+0x36>
 80028f4:	2300      	movs	r3, #0
 80028f6:	b2db      	uxtb	r3, r3
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr
 8002902:	bf00      	nop
 8002904:	200001f8 	.word	0x200001f8

08002908 <Board2_Stationary_Obs_Routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Stationary_Obs_Routine(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b082      	sub	sp, #8
 800290c:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent == Board2_event_STEP) {
 800290e:	4b14      	ldr	r3, [pc, #80]	@ (8002960 <Board2_Stationary_Obs_Routine+0x58>)
 8002910:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002914:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002918:	4293      	cmp	r3, r2
 800291a:	d119      	bne.n	8002950 <Board2_Stationary_Obs_Routine+0x48>
    y = (Board2_Is_Rover_Stationary() && ((Board2_DW.global_state.stateB2.sonar2
 800291c:	f7ff f872 	bl	8001a04 <Board2_Is_Rover_Stationary>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d011      	beq.n	800294a <Board2_Stationary_Obs_Routine+0x42>
 8002926:	4b0e      	ldr	r3, [pc, #56]	@ (8002960 <Board2_Stationary_Obs_Routine+0x58>)
 8002928:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800292c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002930:	d80b      	bhi.n	800294a <Board2_Stationary_Obs_Routine+0x42>
           <= Board2_MAX_DISTANCE) &&
          (Board2_DW.global_state.stateB2.controller_y > Board2_CONTROLLER_ZERO)
 8002932:	4b0b      	ldr	r3, [pc, #44]	@ (8002960 <Board2_Stationary_Obs_Routine+0x58>)
 8002934:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
           <= Board2_MAX_DISTANCE) &&
 8002938:	2bff      	cmp	r3, #255	@ 0xff
 800293a:	d906      	bls.n	800294a <Board2_Stationary_Obs_Routine+0x42>
          && Board2_DW.global_state.obs_detection));
 800293c:	4b08      	ldr	r3, [pc, #32]	@ (8002960 <Board2_Stationary_Obs_Routine+0x58>)
 800293e:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8002942:	2b00      	cmp	r3, #0
 8002944:	d001      	beq.n	800294a <Board2_Stationary_Obs_Routine+0x42>
    y = (Board2_Is_Rover_Stationary() && ((Board2_DW.global_state.stateB2.sonar2
 8002946:	2301      	movs	r3, #1
 8002948:	e000      	b.n	800294c <Board2_Stationary_Obs_Routine+0x44>
 800294a:	2300      	movs	r3, #0
 800294c:	71fb      	strb	r3, [r7, #7]
 800294e:	e001      	b.n	8002954 <Board2_Stationary_Obs_Routine+0x4c>
  } else {
    y = false;
 8002950:	2300      	movs	r3, #0
 8002952:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002954:	79fb      	ldrb	r3, [r7, #7]
}
 8002956:	4618      	mov	r0, r3
 8002958:	3708      	adds	r7, #8
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	200001f8 	.word	0x200001f8

08002964 <Board2_Process_User_Commands>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Process_User_Commands(boolean_T opn_loop)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b088      	sub	sp, #32
 8002968:	af00      	add	r7, sp, #0
 800296a:	4603      	mov	r3, r0
 800296c:	71fb      	strb	r3, [r7, #7]
  int32_T MAX_SPEED;
  real32_T forward;
  real32_T throttle;
  real32_T turn;
  if (opn_loop) {
 800296e:	79fb      	ldrb	r3, [r7, #7]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d002      	beq.n	800297a <Board2_Process_User_Commands+0x16>
    MAX_SPEED = 80;
 8002974:	2350      	movs	r3, #80	@ 0x50
 8002976:	61fb      	str	r3, [r7, #28]
 8002978:	e003      	b.n	8002982 <Board2_Process_User_Commands+0x1e>
  } else {
    MAX_SPEED = Board2_DW.max_velocity;
 800297a:	4b6c      	ldr	r3, [pc, #432]	@ (8002b2c <Board2_Process_User_Commands+0x1c8>)
 800297c:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 8002980:	61fb      	str	r3, [r7, #28]
  }

  throttle = ((real32_T)Board2_DW.global_state.stateB2.controller_y -
 8002982:	4b6a      	ldr	r3, [pc, #424]	@ (8002b2c <Board2_Process_User_Commands+0x1c8>)
 8002984:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002988:	ee07 3a90 	vmov	s15, r3
 800298c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002990:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8002b30 <Board2_Process_User_Commands+0x1cc>
 8002994:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002998:	eddf 6a65 	vldr	s13, [pc, #404]	@ 8002b30 <Board2_Process_User_Commands+0x1cc>
 800299c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029a0:	edc7 7a05 	vstr	s15, [r7, #20]
              Board2_CENTER) / Board2_CENTER;
  forward = throttle * (real32_T)MAX_SPEED;
 80029a4:	69fb      	ldr	r3, [r7, #28]
 80029a6:	ee07 3a90 	vmov	s15, r3
 80029aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029ae:	ed97 7a05 	vldr	s14, [r7, #20]
 80029b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029b6:	edc7 7a06 	vstr	s15, [r7, #24]
  turn = ((real32_T)Board2_DW.global_state.stateB2.controller_x - Board2_CENTER)
 80029ba:	4b5c      	ldr	r3, [pc, #368]	@ (8002b2c <Board2_Process_User_Commands+0x1c8>)
 80029bc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80029c0:	ee07 3a90 	vmov	s15, r3
 80029c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029c8:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8002b30 <Board2_Process_User_Commands+0x1cc>
 80029cc:	ee77 7ac7 	vsub.f32	s15, s15, s14
    / Board2_CENTER * (real32_T)MAX_SPEED;
 80029d0:	eddf 6a57 	vldr	s13, [pc, #348]	@ 8002b30 <Board2_Process_User_Commands+0x1cc>
 80029d4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	ee07 3a90 	vmov	s15, r3
 80029de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  turn = ((real32_T)Board2_DW.global_state.stateB2.controller_x - Board2_CENTER)
 80029e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029e6:	edc7 7a04 	vstr	s15, [r7, #16]
  if (fabsf(throttle) < Board2_PURE_TURN_EPS) {
 80029ea:	edd7 7a05 	vldr	s15, [r7, #20]
 80029ee:	eef0 7ae7 	vabs.f32	s15, s15
 80029f2:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8002b34 <Board2_Process_User_Commands+0x1d0>
 80029f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029fe:	d503      	bpl.n	8002a08 <Board2_Process_User_Commands+0xa4>
    forward = 0.0F;
 8002a00:	f04f 0300 	mov.w	r3, #0
 8002a04:	61bb      	str	r3, [r7, #24]
 8002a06:	e035      	b.n	8002a74 <Board2_Process_User_Commands+0x110>
  } else {
    throttle = fabsf(forward) * Board2_TURN_RATIO;
 8002a08:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a0c:	eef0 7ae7 	vabs.f32	s15, s15
 8002a10:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8002b38 <Board2_Process_User_Commands+0x1d4>
 8002a14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a18:	edc7 7a05 	vstr	s15, [r7, #20]
    if (fabsf(turn) > throttle) {
 8002a1c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a20:	eef0 7ae7 	vabs.f32	s15, s15
 8002a24:	ed97 7a05 	vldr	s14, [r7, #20]
 8002a28:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a30:	d520      	bpl.n	8002a74 <Board2_Process_User_Commands+0x110>
      int32_T tmp;
      if (turn < 0.0F) {
 8002a32:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a36:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a3e:	d503      	bpl.n	8002a48 <Board2_Process_User_Commands+0xe4>
        tmp = -1;
 8002a40:	f04f 33ff 	mov.w	r3, #4294967295
 8002a44:	60fb      	str	r3, [r7, #12]
 8002a46:	e00a      	b.n	8002a5e <Board2_Process_User_Commands+0xfa>
      } else {
        tmp = (turn > 0.0F);
 8002a48:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a4c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a54:	bfcc      	ite	gt
 8002a56:	2301      	movgt	r3, #1
 8002a58:	2300      	movle	r3, #0
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	60fb      	str	r3, [r7, #12]
      }

      turn = (real32_T)tmp * throttle;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	ee07 3a90 	vmov	s15, r3
 8002a64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a68:	ed97 7a05 	vldr	s14, [r7, #20]
 8002a6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a70:	edc7 7a04 	vstr	s15, [r7, #16]
    }
  }

  throttle = forward + turn;
 8002a74:	ed97 7a06 	vldr	s14, [r7, #24]
 8002a78:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a80:	edc7 7a05 	vstr	s15, [r7, #20]
  forward -= turn;
 8002a84:	ed97 7a06 	vldr	s14, [r7, #24]
 8002a88:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a90:	edc7 7a06 	vstr	s15, [r7, #24]
  turn = fmaxf(fabsf(throttle), fabsf(forward));
 8002a94:	edd7 7a05 	vldr	s15, [r7, #20]
 8002a98:	eeb0 7ae7 	vabs.f32	s14, s15
 8002a9c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002aa0:	eef0 7ae7 	vabs.f32	s15, s15
 8002aa4:	eef0 0a67 	vmov.f32	s1, s15
 8002aa8:	eeb0 0a47 	vmov.f32	s0, s14
 8002aac:	f013 fa7a 	bl	8015fa4 <fmaxf>
 8002ab0:	ed87 0a04 	vstr	s0, [r7, #16]
  if (turn > MAX_SPEED) {
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	ee07 3a90 	vmov	s15, r3
 8002aba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002abe:	ed97 7a04 	vldr	s14, [r7, #16]
 8002ac2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aca:	dd1a      	ble.n	8002b02 <Board2_Process_User_Commands+0x19e>
    turn = (real32_T)MAX_SPEED / turn;
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	ee07 3a90 	vmov	s15, r3
 8002ad2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002ad6:	ed97 7a04 	vldr	s14, [r7, #16]
 8002ada:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ade:	edc7 7a04 	vstr	s15, [r7, #16]
    throttle *= turn;
 8002ae2:	ed97 7a05 	vldr	s14, [r7, #20]
 8002ae6:	edd7 7a04 	vldr	s15, [r7, #16]
 8002aea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002aee:	edc7 7a05 	vstr	s15, [r7, #20]
    forward *= turn;
 8002af2:	ed97 7a06 	vldr	s14, [r7, #24]
 8002af6:	edd7 7a04 	vldr	s15, [r7, #16]
 8002afa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002afe:	edc7 7a06 	vstr	s15, [r7, #24]
  }

  Board2_DW.decision.rif_FA = throttle;
 8002b02:	4a0a      	ldr	r2, [pc, #40]	@ (8002b2c <Board2_Process_User_Commands+0x1c8>)
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  Board2_DW.decision.rif_BA = throttle;
 8002b0a:	4a08      	ldr	r2, [pc, #32]	@ (8002b2c <Board2_Process_User_Commands+0x1c8>)
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  Board2_DW.decision.rif_FB = forward;
 8002b12:	4a06      	ldr	r2, [pc, #24]	@ (8002b2c <Board2_Process_User_Commands+0x1c8>)
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  Board2_DW.decision.rif_BB = forward;
 8002b1a:	4a04      	ldr	r2, [pc, #16]	@ (8002b2c <Board2_Process_User_Commands+0x1c8>)
 8002b1c:	69bb      	ldr	r3, [r7, #24]
 8002b1e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002b22:	bf00      	nop
 8002b24:	3720      	adds	r7, #32
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	200001f8 	.word	0x200001f8
 8002b30:	437f0000 	.word	0x437f0000
 8002b34:	3c23d70a 	.word	0x3c23d70a
 8002b38:	3eb33333 	.word	0x3eb33333

08002b3c <Board2_Turn_Back>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Turn_Back(void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	af00      	add	r7, sp, #0
  Board2_DW.decision.rif_FA = Board2_TURN_BACK_RPM;
 8002b40:	4b0a      	ldr	r3, [pc, #40]	@ (8002b6c <Board2_Turn_Back+0x30>)
 8002b42:	4a0b      	ldr	r2, [pc, #44]	@ (8002b70 <Board2_Turn_Back+0x34>)
 8002b44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board2_DW.decision.rif_FB = -40.0F;
 8002b48:	4b08      	ldr	r3, [pc, #32]	@ (8002b6c <Board2_Turn_Back+0x30>)
 8002b4a:	4a0a      	ldr	r2, [pc, #40]	@ (8002b74 <Board2_Turn_Back+0x38>)
 8002b4c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board2_DW.decision.rif_BA = Board2_TURN_BACK_RPM;
 8002b50:	4b06      	ldr	r3, [pc, #24]	@ (8002b6c <Board2_Turn_Back+0x30>)
 8002b52:	4a07      	ldr	r2, [pc, #28]	@ (8002b70 <Board2_Turn_Back+0x34>)
 8002b54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board2_DW.decision.rif_BB = -40.0F;
 8002b58:	4b04      	ldr	r3, [pc, #16]	@ (8002b6c <Board2_Turn_Back+0x30>)
 8002b5a:	4a06      	ldr	r2, [pc, #24]	@ (8002b74 <Board2_Turn_Back+0x38>)
 8002b5c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8002b60:	bf00      	nop
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	200001f8 	.word	0x200001f8
 8002b70:	42200000 	.word	0x42200000
 8002b74:	c2200000 	.word	0xc2200000

08002b78 <enter_internal_Moving_obstacle_>:

/* Function for Chart: '<Root>/Board2' */
static void enter_internal_Moving_obstacle_(void)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	af00      	add	r7, sp, #0
  Board2_DW.turn_counter = 0U;
 8002b7c:	4b19      	ldr	r3, [pc, #100]	@ (8002be4 <enter_internal_Moving_obstacle_+0x6c>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
  if (!Board2_DW.global_state.stateB2.gyroError) {
 8002b84:	4b17      	ldr	r3, [pc, #92]	@ (8002be4 <enter_internal_Moving_obstacle_+0x6c>)
 8002b86:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d119      	bne.n	8002bc2 <enter_internal_Moving_obstacle_+0x4a>
    Board2_DW.angle = 0.0F;
 8002b8e:	4b15      	ldr	r3, [pc, #84]	@ (8002be4 <enter_internal_Moving_obstacle_+0x6c>)
 8002b90:	f04f 0200 	mov.w	r2, #0
 8002b94:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    Board2_DW.prevYaw = 0.0F;
 8002b98:	4b12      	ldr	r3, [pc, #72]	@ (8002be4 <enter_internal_Moving_obstacle_+0x6c>)
 8002b9a:	f04f 0200 	mov.w	r2, #0
 8002b9e:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    Board2_DW.is_Moving_obstacle_from_left_ro = Board2_IN_Turn_moving_left_gyro;
 8002ba2:	4b10      	ldr	r3, [pc, #64]	@ (8002be4 <enter_internal_Moving_obstacle_+0x6c>)
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
    Board2_Process_Evasive_Commands(false, Board2_DW.open_loop);
 8002baa:	4b0e      	ldr	r3, [pc, #56]	@ (8002be4 <enter_internal_Moving_obstacle_+0x6c>)
 8002bac:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	2000      	movs	r0, #0
 8002bb4:	f7ff fb5e 	bl	8002274 <Board2_Process_Evasive_Commands>
    Board2_DW.decision.brk_mode = NONE;
 8002bb8:	4b0a      	ldr	r3, [pc, #40]	@ (8002be4 <enter_internal_Moving_obstacle_+0x6c>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
  } else {
    Board2_DW.is_Moving_obstacle_from_left_ro = Boa_IN_Turn_moving_left_no_gyro;
    Board2_Process_Evasive_Commands(false, Board2_DW.open_loop);
    Board2_DW.decision.brk_mode = NONE;
  }
}
 8002bc0:	e00e      	b.n	8002be0 <enter_internal_Moving_obstacle_+0x68>
    Board2_DW.is_Moving_obstacle_from_left_ro = Boa_IN_Turn_moving_left_no_gyro;
 8002bc2:	4b08      	ldr	r3, [pc, #32]	@ (8002be4 <enter_internal_Moving_obstacle_+0x6c>)
 8002bc4:	2202      	movs	r2, #2
 8002bc6:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
    Board2_Process_Evasive_Commands(false, Board2_DW.open_loop);
 8002bca:	4b06      	ldr	r3, [pc, #24]	@ (8002be4 <enter_internal_Moving_obstacle_+0x6c>)
 8002bcc:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	2000      	movs	r0, #0
 8002bd4:	f7ff fb4e 	bl	8002274 <Board2_Process_Evasive_Commands>
    Board2_DW.decision.brk_mode = NONE;
 8002bd8:	4b02      	ldr	r3, [pc, #8]	@ (8002be4 <enter_internal_Moving_obstacle_+0x6c>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002be0:	bf00      	nop
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	200001f8 	.word	0x200001f8

08002be8 <enter_internal_Moving_obstacl_h>:

/* Function for Chart: '<Root>/Board2' */
static void enter_internal_Moving_obstacl_h(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	af00      	add	r7, sp, #0
  Board2_DW.turn_counter = 0U;
 8002bec:	4b19      	ldr	r3, [pc, #100]	@ (8002c54 <enter_internal_Moving_obstacl_h+0x6c>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
  if (!Board2_DW.global_state.stateB2.gyroError) {
 8002bf4:	4b17      	ldr	r3, [pc, #92]	@ (8002c54 <enter_internal_Moving_obstacl_h+0x6c>)
 8002bf6:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d119      	bne.n	8002c32 <enter_internal_Moving_obstacl_h+0x4a>
    Board2_DW.angle = 0.0F;
 8002bfe:	4b15      	ldr	r3, [pc, #84]	@ (8002c54 <enter_internal_Moving_obstacl_h+0x6c>)
 8002c00:	f04f 0200 	mov.w	r2, #0
 8002c04:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    Board2_DW.prevYaw = 0.0F;
 8002c08:	4b12      	ldr	r3, [pc, #72]	@ (8002c54 <enter_internal_Moving_obstacl_h+0x6c>)
 8002c0a:	f04f 0200 	mov.w	r2, #0
 8002c0e:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    Board2_DW.is_Moving_obstacle_from_right_r = Board_IN_Turn_moving_right_gyro;
 8002c12:	4b10      	ldr	r3, [pc, #64]	@ (8002c54 <enter_internal_Moving_obstacl_h+0x6c>)
 8002c14:	2201      	movs	r2, #1
 8002c16:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    Board2_Process_Evasive_Commands(true, Board2_DW.open_loop);
 8002c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8002c54 <enter_internal_Moving_obstacl_h+0x6c>)
 8002c1c:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 8002c20:	4619      	mov	r1, r3
 8002c22:	2001      	movs	r0, #1
 8002c24:	f7ff fb26 	bl	8002274 <Board2_Process_Evasive_Commands>
    Board2_DW.decision.brk_mode = NONE;
 8002c28:	4b0a      	ldr	r3, [pc, #40]	@ (8002c54 <enter_internal_Moving_obstacl_h+0x6c>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
  } else {
    Board2_DW.is_Moving_obstacle_from_right_r = Bo_IN_Turn_moving_right_no_gyro;
    Board2_Process_Evasive_Commands(true, Board2_DW.open_loop);
    Board2_DW.decision.brk_mode = NONE;
  }
}
 8002c30:	e00e      	b.n	8002c50 <enter_internal_Moving_obstacl_h+0x68>
    Board2_DW.is_Moving_obstacle_from_right_r = Bo_IN_Turn_moving_right_no_gyro;
 8002c32:	4b08      	ldr	r3, [pc, #32]	@ (8002c54 <enter_internal_Moving_obstacl_h+0x6c>)
 8002c34:	2202      	movs	r2, #2
 8002c36:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    Board2_Process_Evasive_Commands(true, Board2_DW.open_loop);
 8002c3a:	4b06      	ldr	r3, [pc, #24]	@ (8002c54 <enter_internal_Moving_obstacl_h+0x6c>)
 8002c3c:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 8002c40:	4619      	mov	r1, r3
 8002c42:	2001      	movs	r0, #1
 8002c44:	f7ff fb16 	bl	8002274 <Board2_Process_Evasive_Commands>
    Board2_DW.decision.brk_mode = NONE;
 8002c48:	4b02      	ldr	r3, [pc, #8]	@ (8002c54 <enter_internal_Moving_obstacl_h+0x6c>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002c50:	bf00      	nop
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	200001f8 	.word	0x200001f8

08002c58 <Board2_Select_routine>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Select_routine(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board2_Emergency_B_Pressed();
 8002c5e:	f7ff f817 	bl	8001c90 <Board2_Emergency_B_Pressed>
 8002c62:	4603      	mov	r3, r0
 8002c64:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8002c66:	79fb      	ldrb	r3, [r7, #7]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d00e      	beq.n	8002c8a <Board2_Select_routine+0x32>
    Board2_DW.is_Normal_routine = Boa_IN_Emergency_button_routine;
 8002c6c:	4b6b      	ldr	r3, [pc, #428]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002c6e:	2202      	movs	r2, #2
 8002c70:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    Board2_DW.is_Emergency_button_routine = Board2_IN_Emergency_button;
 8002c74:	4b69      	ldr	r3, [pc, #420]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002c76:	2201      	movs	r2, #1
 8002c78:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    Board2_Stop_Motors();
 8002c7c:	f7ff f88c 	bl	8001d98 <Board2_Stop_Motors>
    Board2_DW.decision.brk_mode = EMERGENCY;
 8002c80:	4b66      	ldr	r3, [pc, #408]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002c82:	2202      	movs	r2, #2
 8002c84:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          }
        }
      }
    }
  }
}
 8002c88:	e0c4      	b.n	8002e14 <Board2_Select_routine+0x1bc>
    b = Board2_Emergency_S_Routine();
 8002c8a:	f7ff fd31 	bl	80026f0 <Board2_Emergency_S_Routine>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8002c92:	79fb      	ldrb	r3, [r7, #7]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d00e      	beq.n	8002cb6 <Board2_Select_routine+0x5e>
      Board2_DW.is_Normal_routine = Boar_IN_Emergency_sonar_routine;
 8002c98:	4b60      	ldr	r3, [pc, #384]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002c9a:	2203      	movs	r2, #3
 8002c9c:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      Board2_DW.is_Emergency_sonar_routine = Board2_IN_Emergency_sonar;
 8002ca0:	4b5e      	ldr	r3, [pc, #376]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      Board2_Stop_Motors();
 8002ca8:	f7ff f876 	bl	8001d98 <Board2_Stop_Motors>
      Board2_DW.decision.brk_mode = EMERGENCY;
 8002cac:	4b5b      	ldr	r3, [pc, #364]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002cae:	2202      	movs	r2, #2
 8002cb0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002cb4:	e0ae      	b.n	8002e14 <Board2_Select_routine+0x1bc>
      b = Board2_Mov_Obs_R_Routine();
 8002cb6:	f7ff fd59 	bl	800276c <Board2_Mov_Obs_R_Routine>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8002cbe:	79fb      	ldrb	r3, [r7, #7]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d006      	beq.n	8002cd2 <Board2_Select_routine+0x7a>
        Board2_DW.is_Normal_routine = IN_Moving_obstacle_from_right_r;
 8002cc4:	4b55      	ldr	r3, [pc, #340]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002cc6:	2206      	movs	r2, #6
 8002cc8:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
        enter_internal_Moving_obstacl_h();
 8002ccc:	f7ff ff8c 	bl	8002be8 <enter_internal_Moving_obstacl_h>
}
 8002cd0:	e0a0      	b.n	8002e14 <Board2_Select_routine+0x1bc>
        b = Board2_Mov_Obs_L_Routine();
 8002cd2:	f7ff fd73 	bl	80027bc <Board2_Mov_Obs_L_Routine>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002cda:	79fb      	ldrb	r3, [r7, #7]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d006      	beq.n	8002cee <Board2_Select_routine+0x96>
          Board2_DW.is_Normal_routine = IN_Moving_obstacle_from_left_ro;
 8002ce0:	4b4e      	ldr	r3, [pc, #312]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002ce2:	2205      	movs	r2, #5
 8002ce4:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          enter_internal_Moving_obstacle_();
 8002ce8:	f7ff ff46 	bl	8002b78 <enter_internal_Moving_obstacle_>
}
 8002cec:	e092      	b.n	8002e14 <Board2_Select_routine+0x1bc>
          b = Board2_Stop_Slow_Routine();
 8002cee:	f7ff fd8d 	bl	800280c <Board2_Stop_Slow_Routine>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002cf6:	79fb      	ldrb	r3, [r7, #7]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d00e      	beq.n	8002d1a <Board2_Select_routine+0xc2>
            Board2_DW.is_Normal_routine = Board2_IN_Stop_slow_routine;
 8002cfc:	4b47      	ldr	r3, [pc, #284]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002cfe:	220a      	movs	r2, #10
 8002d00:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
            Board2_DW.is_Stop_slow_routine = Board2_IN_Stop_slow;
 8002d04:	4b45      	ldr	r3, [pc, #276]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d06:	2201      	movs	r2, #1
 8002d08:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
            Board2_Stop_Motors();
 8002d0c:	f7ff f844 	bl	8001d98 <Board2_Stop_Motors>
            Board2_DW.decision.brk_mode = NORMAL;
 8002d10:	4b42      	ldr	r3, [pc, #264]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d12:	2201      	movs	r2, #1
 8002d14:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002d18:	e07c      	b.n	8002e14 <Board2_Select_routine+0x1bc>
            b = Low_Controller_Battery_Routine();
 8002d1a:	f7ff fdb7 	bl	800288c <Low_Controller_Battery_Routine>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8002d22:	79fb      	ldrb	r3, [r7, #7]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d00e      	beq.n	8002d46 <Board2_Select_routine+0xee>
              Board2_DW.is_Normal_routine = IN_Low_controller_battery_routi;
 8002d28:	4b3c      	ldr	r3, [pc, #240]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d2a:	2204      	movs	r2, #4
 8002d2c:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
              Board2_DW.is_Low_controller_battery_routi =
 8002d30:	4b3a      	ldr	r3, [pc, #232]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d32:	2201      	movs	r2, #1
 8002d34:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
              Board2_Stop_Motors();
 8002d38:	f7ff f82e 	bl	8001d98 <Board2_Stop_Motors>
              Board2_DW.decision.brk_mode = NORMAL;
 8002d3c:	4b37      	ldr	r3, [pc, #220]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d3e:	2201      	movs	r2, #1
 8002d40:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002d44:	e066      	b.n	8002e14 <Board2_Select_routine+0x1bc>
              b = Board2_Spec_Retro_Routine();
 8002d46:	f7ff fdbb 	bl	80028c0 <Board2_Spec_Retro_Routine>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8002d4e:	79fb      	ldrb	r3, [r7, #7]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d030      	beq.n	8002db6 <Board2_Select_routine+0x15e>
                Board2_DW.is_Normal_routine = Board2_IN_Special_retro_routine;
 8002d54:	4b31      	ldr	r3, [pc, #196]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d56:	2209      	movs	r2, #9
 8002d58:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                Board2_DW.special_retro_rotating = true;
 8002d5c:	4b2f      	ldr	r3, [pc, #188]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d5e:	2201      	movs	r2, #1
 8002d60:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
                Board2_DW.turn_counter = 0U;
 8002d64:	4b2d      	ldr	r3, [pc, #180]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
                if (!Board2_DW.global_state.stateB2.gyroError) {
 8002d6c:	4b2b      	ldr	r3, [pc, #172]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d6e:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d114      	bne.n	8002da0 <Board2_Select_routine+0x148>
                  Board2_DW.angle = 0.0F;
 8002d76:	4b29      	ldr	r3, [pc, #164]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d78:	f04f 0200 	mov.w	r2, #0
 8002d7c:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
                  Board2_DW.prevYaw = 0.0F;
 8002d80:	4b26      	ldr	r3, [pc, #152]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d82:	f04f 0200 	mov.w	r2, #0
 8002d86:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                  Board2_DW.is_Special_retro_routine = Board2_IN_Turn_back_gyro;
 8002d8a:	4b24      	ldr	r3, [pc, #144]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d8c:	2202      	movs	r2, #2
 8002d8e:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
                  Board2_Turn_Back();
 8002d92:	f7ff fed3 	bl	8002b3c <Board2_Turn_Back>
                  Board2_DW.decision.brk_mode = NONE;
 8002d96:	4b21      	ldr	r3, [pc, #132]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002d9e:	e039      	b.n	8002e14 <Board2_Select_routine+0x1bc>
                  Board2_DW.is_Special_retro_routine =
 8002da0:	4b1e      	ldr	r3, [pc, #120]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002da2:	2203      	movs	r2, #3
 8002da4:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
                  Board2_Turn_Back();
 8002da8:	f7ff fec8 	bl	8002b3c <Board2_Turn_Back>
                  Board2_DW.decision.brk_mode = NONE;
 8002dac:	4b1b      	ldr	r3, [pc, #108]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002dae:	2200      	movs	r2, #0
 8002db0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002db4:	e02e      	b.n	8002e14 <Board2_Select_routine+0x1bc>
                b = Board2_Stationary_Obs_Routine();
 8002db6:	f7ff fda7 	bl	8002908 <Board2_Stationary_Obs_Routine>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	71fb      	strb	r3, [r7, #7]
                if (b) {
 8002dbe:	79fb      	ldrb	r3, [r7, #7]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d00e      	beq.n	8002de2 <Board2_Select_routine+0x18a>
                  Board2_DW.is_Normal_routine = Board2_IN_Not_moving_routine;
 8002dc4:	4b15      	ldr	r3, [pc, #84]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002dc6:	2207      	movs	r2, #7
 8002dc8:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                  Board2_DW.is_Not_moving_routine = Board2_IN_Not_moving;
 8002dcc:	4b13      	ldr	r3, [pc, #76]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002dce:	2201      	movs	r2, #1
 8002dd0:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
                  Board2_Stop_Motors();
 8002dd4:	f7fe ffe0 	bl	8001d98 <Board2_Stop_Motors>
                  Board2_DW.decision.brk_mode = NORMAL;
 8002dd8:	4b10      	ldr	r3, [pc, #64]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002de0:	e018      	b.n	8002e14 <Board2_Select_routine+0x1bc>
                } else if (Board2_DW.sfEvent == Board2_event_STEP) {
 8002de2:	4b0e      	ldr	r3, [pc, #56]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002de4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002de8:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d111      	bne.n	8002e14 <Board2_Select_routine+0x1bc>
                  Board2_DW.is_Normal_routine = B_IN_Control_controller_routine;
 8002df0:	4b0a      	ldr	r3, [pc, #40]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002df2:	2201      	movs	r2, #1
 8002df4:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                  Board2_DW.is_Control_controller_routine =
 8002df8:	4b08      	ldr	r3, [pc, #32]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
                  Board2_Process_User_Commands(Board2_DW.open_loop);
 8002e00:	4b06      	ldr	r3, [pc, #24]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002e02:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 8002e06:	4618      	mov	r0, r3
 8002e08:	f7ff fdac 	bl	8002964 <Board2_Process_User_Commands>
                  Board2_DW.decision.brk_mode = NONE;
 8002e0c:	4b03      	ldr	r3, [pc, #12]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002e14:	bf00      	nop
 8002e16:	3708      	adds	r7, #8
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	200001f8 	.word	0x200001f8

08002e20 <Board2_Special_retro_routine>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Special_retro_routine(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b082      	sub	sp, #8
 8002e24:	af00      	add	r7, sp, #0
  uint32_T tmp;
  boolean_T b;
  b = Board2_Emergency_B_Pressed();
 8002e26:	f7fe ff33 	bl	8001c90 <Board2_Emergency_B_Pressed>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	70fb      	strb	r3, [r7, #3]
  if (b) {
 8002e2e:	78fb      	ldrb	r3, [r7, #3]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d016      	beq.n	8002e62 <Board2_Special_retro_routine+0x42>
    Board2_DW.is_Special_retro_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002e34:	4b78      	ldr	r3, [pc, #480]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
    Board2_DW.special_retro_rotating = false;
 8002e3c:	4b76      	ldr	r3, [pc, #472]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
    Board2_DW.is_Normal_routine = Boa_IN_Emergency_button_routine;
 8002e44:	4b74      	ldr	r3, [pc, #464]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002e46:	2202      	movs	r2, #2
 8002e48:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    Board2_DW.is_Emergency_button_routine = Board2_IN_Emergency_button;
 8002e4c:	4b72      	ldr	r3, [pc, #456]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002e4e:	2201      	movs	r2, #1
 8002e50:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    Board2_Stop_Motors();
 8002e54:	f7fe ffa0 	bl	8001d98 <Board2_Stop_Motors>
    Board2_DW.decision.brk_mode = EMERGENCY;
 8002e58:	4b6f      	ldr	r3, [pc, #444]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002e5a:	2202      	movs	r2, #2
 8002e5c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
        break;
      }
    }
  }
}
 8002e60:	e0d5      	b.n	800300e <Board2_Special_retro_routine+0x1ee>
    b = Board2_Stop_B_Pressed();
 8002e62:	f7ff f9e9 	bl	8002238 <Board2_Stop_B_Pressed>
 8002e66:	4603      	mov	r3, r0
 8002e68:	70fb      	strb	r3, [r7, #3]
    if (b) {
 8002e6a:	78fb      	ldrb	r3, [r7, #3]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d016      	beq.n	8002e9e <Board2_Special_retro_routine+0x7e>
      Board2_DW.is_Special_retro_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002e70:	4b69      	ldr	r3, [pc, #420]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
      Board2_DW.special_retro_rotating = false;
 8002e78:	4b67      	ldr	r3, [pc, #412]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
      Board2_DW.is_Normal_routine = Board2_IN_Stop_slow_routine;
 8002e80:	4b65      	ldr	r3, [pc, #404]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002e82:	220a      	movs	r2, #10
 8002e84:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      Board2_DW.is_Stop_slow_routine = Board2_IN_Stop_slow;
 8002e88:	4b63      	ldr	r3, [pc, #396]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
      Board2_Stop_Motors();
 8002e90:	f7fe ff82 	bl	8001d98 <Board2_Stop_Motors>
      Board2_DW.decision.brk_mode = NORMAL;
 8002e94:	4b60      	ldr	r3, [pc, #384]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002e96:	2201      	movs	r2, #1
 8002e98:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002e9c:	e0b7      	b.n	800300e <Board2_Special_retro_routine+0x1ee>
      switch (Board2_DW.is_Special_retro_routine) {
 8002e9e:	4b5e      	ldr	r3, [pc, #376]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002ea0:	f893 312d 	ldrb.w	r3, [r3, #301]	@ 0x12d
 8002ea4:	2b03      	cmp	r3, #3
 8002ea6:	d075      	beq.n	8002f94 <Board2_Special_retro_routine+0x174>
 8002ea8:	2b03      	cmp	r3, #3
 8002eaa:	f300 80b0 	bgt.w	800300e <Board2_Special_retro_routine+0x1ee>
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d002      	beq.n	8002eb8 <Board2_Special_retro_routine+0x98>
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d018      	beq.n	8002ee8 <Board2_Special_retro_routine+0xc8>
}
 8002eb6:	e0aa      	b.n	800300e <Board2_Special_retro_routine+0x1ee>
        if ((Board2_DW.global_state.stateB2.controller_y >=
 8002eb8:	4b57      	ldr	r3, [pc, #348]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002eba:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002ebe:	2bfe      	cmp	r3, #254	@ 0xfe
 8002ec0:	d805      	bhi.n	8002ece <Board2_Special_retro_routine+0xae>
            (Board2_DW.global_state.stateB2.controller_x !=
 8002ec2:	4b55      	ldr	r3, [pc, #340]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002ec4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
             Board2_CONTROLLER_ZERO) ||
 8002ec8:	2bff      	cmp	r3, #255	@ 0xff
 8002eca:	f000 809b 	beq.w	8003004 <Board2_Special_retro_routine+0x1e4>
          Board2_DW.is_Special_retro_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002ece:	4b52      	ldr	r3, [pc, #328]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
          Board2_DW.special_retro_rotating = false;
 8002ed6:	4b50      	ldr	r3, [pc, #320]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
          Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 8002ede:	4b4e      	ldr	r3, [pc, #312]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002ee0:	2208      	movs	r2, #8
 8002ee2:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
        break;
 8002ee6:	e08d      	b.n	8003004 <Board2_Special_retro_routine+0x1e4>
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 8002ee8:	4b4b      	ldr	r3, [pc, #300]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002eea:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002eee:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	f040 8088 	bne.w	8003008 <Board2_Special_retro_routine+0x1e8>
          Board2_Update_Angle(Board2_DW.global_state.stateB2.gyroYaw);
 8002ef8:	4b47      	ldr	r3, [pc, #284]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002efa:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8002efe:	eeb0 0a67 	vmov.f32	s0, s15
 8002f02:	f7fe ff1f 	bl	8001d44 <Board2_Update_Angle>
          tmp = Board2_DW.turn_counter + 1U;
 8002f06:	4b44      	ldr	r3, [pc, #272]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002f08:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8002f0c:	3301      	adds	r3, #1
 8002f0e:	607b      	str	r3, [r7, #4]
          if (Board2_DW.turn_counter + 1U > 255U) {
 8002f10:	4b41      	ldr	r3, [pc, #260]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002f12:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8002f16:	3301      	adds	r3, #1
 8002f18:	2bff      	cmp	r3, #255	@ 0xff
 8002f1a:	d901      	bls.n	8002f20 <Board2_Special_retro_routine+0x100>
            tmp = 255U;
 8002f1c:	23ff      	movs	r3, #255	@ 0xff
 8002f1e:	607b      	str	r3, [r7, #4]
          Board2_DW.turn_counter = (uint8_T)tmp;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	b2da      	uxtb	r2, r3
 8002f24:	4b3c      	ldr	r3, [pc, #240]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002f26:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
          if ((fabsf(Board2_DW.angle) >= Board2_TURN_BACK_ANGLE) ||
 8002f2a:	4b3b      	ldr	r3, [pc, #236]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002f2c:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 8002f30:	eef0 7ae7 	vabs.f32	s15, s15
 8002f34:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 800301c <Board2_Special_retro_routine+0x1fc>
 8002f38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f40:	da04      	bge.n	8002f4c <Board2_Special_retro_routine+0x12c>
              (Board2_DW.turn_counter >= Board2_TURN_BACK_LIMIT_COUNT)) {
 8002f42:	4b35      	ldr	r3, [pc, #212]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002f44:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
          if ((fabsf(Board2_DW.angle) >= Board2_TURN_BACK_ANGLE) ||
 8002f48:	2b31      	cmp	r3, #49	@ 0x31
 8002f4a:	d918      	bls.n	8002f7e <Board2_Special_retro_routine+0x15e>
            Board2_DW.angle = 0.0F;
 8002f4c:	4b32      	ldr	r3, [pc, #200]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002f4e:	f04f 0200 	mov.w	r2, #0
 8002f52:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            Board2_DW.prevYaw = 0.0F;
 8002f56:	4b30      	ldr	r3, [pc, #192]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002f58:	f04f 0200 	mov.w	r2, #0
 8002f5c:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board2_DW.turn_counter = 0U;
 8002f60:	4b2d      	ldr	r3, [pc, #180]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
            Board2_DW.is_Special_retro_routine = Board2_IN_Stop_back_rotation;
 8002f68:	4b2b      	ldr	r3, [pc, #172]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
            Board2_Stop_Motors();
 8002f70:	f7fe ff12 	bl	8001d98 <Board2_Stop_Motors>
            Board2_DW.decision.brk_mode = NONE;
 8002f74:	4b28      	ldr	r3, [pc, #160]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002f7c:	e044      	b.n	8003008 <Board2_Special_retro_routine+0x1e8>
            Board2_DW.is_Special_retro_routine = Board2_IN_Turn_back_gyro;
 8002f7e:	4b26      	ldr	r3, [pc, #152]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002f80:	2202      	movs	r2, #2
 8002f82:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
            Board2_Turn_Back();
 8002f86:	f7ff fdd9 	bl	8002b3c <Board2_Turn_Back>
            Board2_DW.decision.brk_mode = NONE;
 8002f8a:	4b23      	ldr	r3, [pc, #140]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002f92:	e039      	b.n	8003008 <Board2_Special_retro_routine+0x1e8>
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 8002f94:	4b20      	ldr	r3, [pc, #128]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002f96:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002f9a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d134      	bne.n	800300c <Board2_Special_retro_routine+0x1ec>
          tmp = Board2_DW.turn_counter + 1U;
 8002fa2:	4b1d      	ldr	r3, [pc, #116]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002fa4:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8002fa8:	3301      	adds	r3, #1
 8002faa:	607b      	str	r3, [r7, #4]
          if (Board2_DW.turn_counter + 1U > 255U) {
 8002fac:	4b1a      	ldr	r3, [pc, #104]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002fae:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	2bff      	cmp	r3, #255	@ 0xff
 8002fb6:	d901      	bls.n	8002fbc <Board2_Special_retro_routine+0x19c>
            tmp = 255U;
 8002fb8:	23ff      	movs	r3, #255	@ 0xff
 8002fba:	607b      	str	r3, [r7, #4]
          Board2_DW.turn_counter = (uint8_T)tmp;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	b2da      	uxtb	r2, r3
 8002fc0:	4b15      	ldr	r3, [pc, #84]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002fc2:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
          if (Board2_DW.turn_counter >= 40) {
 8002fc6:	4b14      	ldr	r3, [pc, #80]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002fc8:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8002fcc:	2b27      	cmp	r3, #39	@ 0x27
 8002fce:	d90e      	bls.n	8002fee <Board2_Special_retro_routine+0x1ce>
            Board2_DW.turn_counter = 0U;
 8002fd0:	4b11      	ldr	r3, [pc, #68]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
            Board2_DW.is_Special_retro_routine = Board2_IN_Stop_back_rotation;
 8002fd8:	4b0f      	ldr	r3, [pc, #60]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
            Board2_Stop_Motors();
 8002fe0:	f7fe feda 	bl	8001d98 <Board2_Stop_Motors>
            Board2_DW.decision.brk_mode = NONE;
 8002fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002fec:	e00e      	b.n	800300c <Board2_Special_retro_routine+0x1ec>
            Board2_DW.is_Special_retro_routine = Board2_IN_Turn_back_no_gyro;
 8002fee:	4b0a      	ldr	r3, [pc, #40]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002ff0:	2203      	movs	r2, #3
 8002ff2:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
            Board2_Turn_Back();
 8002ff6:	f7ff fda1 	bl	8002b3c <Board2_Turn_Back>
            Board2_DW.decision.brk_mode = NONE;
 8002ffa:	4b07      	ldr	r3, [pc, #28]	@ (8003018 <Board2_Special_retro_routine+0x1f8>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8003002:	e003      	b.n	800300c <Board2_Special_retro_routine+0x1ec>
        break;
 8003004:	bf00      	nop
 8003006:	e002      	b.n	800300e <Board2_Special_retro_routine+0x1ee>
        break;
 8003008:	bf00      	nop
 800300a:	e000      	b.n	800300e <Board2_Special_retro_routine+0x1ee>
        break;
 800300c:	bf00      	nop
}
 800300e:	bf00      	nop
 8003010:	3708      	adds	r7, #8
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	200001f8 	.word	0x200001f8
 800301c:	43340000 	.word	0x43340000

08003020 <Board2_Mov_Obs_Right>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Mov_Obs_Right(void)
{
 8003020:	b480      	push	{r7}
 8003022:	af00      	add	r7, sp, #0
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8003024:	4b0c      	ldr	r3, [pc, #48]	@ (8003058 <Board2_Mov_Obs_Right+0x38>)
 8003026:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    (Board2_DW.global_state.mov_obs == MOVING_FROM_RIGHT) &&
 800302a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800302e:	4293      	cmp	r3, r2
 8003030:	d10b      	bne.n	800304a <Board2_Mov_Obs_Right+0x2a>
 8003032:	4b09      	ldr	r3, [pc, #36]	@ (8003058 <Board2_Mov_Obs_Right+0x38>)
 8003034:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8003038:	2b02      	cmp	r3, #2
 800303a:	d106      	bne.n	800304a <Board2_Mov_Obs_Right+0x2a>
    Board2_DW.global_state.obs_detection;
 800303c:	4b06      	ldr	r3, [pc, #24]	@ (8003058 <Board2_Mov_Obs_Right+0x38>)
 800303e:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
    (Board2_DW.global_state.mov_obs == MOVING_FROM_RIGHT) &&
 8003042:	2b00      	cmp	r3, #0
 8003044:	d001      	beq.n	800304a <Board2_Mov_Obs_Right+0x2a>
 8003046:	2301      	movs	r3, #1
 8003048:	e000      	b.n	800304c <Board2_Mov_Obs_Right+0x2c>
 800304a:	2300      	movs	r3, #0
 800304c:	b2db      	uxtb	r3, r3
}
 800304e:	4618      	mov	r0, r3
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr
 8003058:	200001f8 	.word	0x200001f8

0800305c <Board2_Mov_Obs_Left>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Mov_Obs_Left(void)
{
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8003060:	4b0c      	ldr	r3, [pc, #48]	@ (8003094 <Board2_Mov_Obs_Left+0x38>)
 8003062:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    (Board2_DW.global_state.mov_obs == MOVING_FROM_LEFT) &&
 8003066:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800306a:	4293      	cmp	r3, r2
 800306c:	d10b      	bne.n	8003086 <Board2_Mov_Obs_Left+0x2a>
 800306e:	4b09      	ldr	r3, [pc, #36]	@ (8003094 <Board2_Mov_Obs_Left+0x38>)
 8003070:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8003074:	2b01      	cmp	r3, #1
 8003076:	d106      	bne.n	8003086 <Board2_Mov_Obs_Left+0x2a>
    Board2_DW.global_state.obs_detection;
 8003078:	4b06      	ldr	r3, [pc, #24]	@ (8003094 <Board2_Mov_Obs_Left+0x38>)
 800307a:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
    (Board2_DW.global_state.mov_obs == MOVING_FROM_LEFT) &&
 800307e:	2b00      	cmp	r3, #0
 8003080:	d001      	beq.n	8003086 <Board2_Mov_Obs_Left+0x2a>
 8003082:	2301      	movs	r3, #1
 8003084:	e000      	b.n	8003088 <Board2_Mov_Obs_Left+0x2c>
 8003086:	2300      	movs	r3, #0
 8003088:	b2db      	uxtb	r3, r3
}
 800308a:	4618      	mov	r0, r3
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr
 8003094:	200001f8 	.word	0x200001f8

08003098 <Bo_exit_internal_Normal_routine>:

/* Function for Chart: '<Root>/Board2' */
static void Bo_exit_internal_Normal_routine(void)
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0
  if (Board2_DW.is_Normal_routine == Board2_IN_Special_retro_routine) {
 800309c:	4b1d      	ldr	r3, [pc, #116]	@ (8003114 <Bo_exit_internal_Normal_routine+0x7c>)
 800309e:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 80030a2:	2b09      	cmp	r3, #9
 80030a4:	d10c      	bne.n	80030c0 <Bo_exit_internal_Normal_routine+0x28>
    Board2_DW.is_Special_retro_routine = Board2_IN_NO_ACTIVE_CHILD;
 80030a6:	4b1b      	ldr	r3, [pc, #108]	@ (8003114 <Bo_exit_internal_Normal_routine+0x7c>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
    Board2_DW.special_retro_rotating = false;
 80030ae:	4b19      	ldr	r3, [pc, #100]	@ (8003114 <Bo_exit_internal_Normal_routine+0x7c>)
 80030b0:	2200      	movs	r2, #0
 80030b2:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
    Board2_DW.is_Normal_routine = Board2_IN_NO_ACTIVE_CHILD;
 80030b6:	4b17      	ldr	r3, [pc, #92]	@ (8003114 <Bo_exit_internal_Normal_routine+0x7c>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    Board2_DW.is_Moving_obstacle_from_right_r = Board2_IN_NO_ACTIVE_CHILD;
    Board2_DW.is_Not_moving_routine = Board2_IN_NO_ACTIVE_CHILD;
    Board2_DW.is_Stop_slow_routine = Board2_IN_NO_ACTIVE_CHILD;
    Board2_DW.is_Normal_routine = Board2_IN_NO_ACTIVE_CHILD;
  }
}
 80030be:	e023      	b.n	8003108 <Bo_exit_internal_Normal_routine+0x70>
    Board2_DW.is_Control_controller_routine = Board2_IN_NO_ACTIVE_CHILD;
 80030c0:	4b14      	ldr	r3, [pc, #80]	@ (8003114 <Bo_exit_internal_Normal_routine+0x7c>)
 80030c2:	2200      	movs	r2, #0
 80030c4:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
    Board2_DW.is_Emergency_button_routine = Board2_IN_NO_ACTIVE_CHILD;
 80030c8:	4b12      	ldr	r3, [pc, #72]	@ (8003114 <Bo_exit_internal_Normal_routine+0x7c>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    Board2_DW.is_Emergency_sonar_routine = Board2_IN_NO_ACTIVE_CHILD;
 80030d0:	4b10      	ldr	r3, [pc, #64]	@ (8003114 <Bo_exit_internal_Normal_routine+0x7c>)
 80030d2:	2200      	movs	r2, #0
 80030d4:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    Board2_DW.is_Low_controller_battery_routi = Board2_IN_NO_ACTIVE_CHILD;
 80030d8:	4b0e      	ldr	r3, [pc, #56]	@ (8003114 <Bo_exit_internal_Normal_routine+0x7c>)
 80030da:	2200      	movs	r2, #0
 80030dc:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
    Board2_DW.is_Moving_obstacle_from_left_ro = Board2_IN_NO_ACTIVE_CHILD;
 80030e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003114 <Bo_exit_internal_Normal_routine+0x7c>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
    Board2_DW.is_Moving_obstacle_from_right_r = Board2_IN_NO_ACTIVE_CHILD;
 80030e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003114 <Bo_exit_internal_Normal_routine+0x7c>)
 80030ea:	2200      	movs	r2, #0
 80030ec:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    Board2_DW.is_Not_moving_routine = Board2_IN_NO_ACTIVE_CHILD;
 80030f0:	4b08      	ldr	r3, [pc, #32]	@ (8003114 <Bo_exit_internal_Normal_routine+0x7c>)
 80030f2:	2200      	movs	r2, #0
 80030f4:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
    Board2_DW.is_Stop_slow_routine = Board2_IN_NO_ACTIVE_CHILD;
 80030f8:	4b06      	ldr	r3, [pc, #24]	@ (8003114 <Bo_exit_internal_Normal_routine+0x7c>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
    Board2_DW.is_Normal_routine = Board2_IN_NO_ACTIVE_CHILD;
 8003100:	4b04      	ldr	r3, [pc, #16]	@ (8003114 <Bo_exit_internal_Normal_routine+0x7c>)
 8003102:	2200      	movs	r2, #0
 8003104:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
}
 8003108:	bf00      	nop
 800310a:	46bd      	mov	sp, r7
 800310c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003110:	4770      	bx	lr
 8003112:	bf00      	nop
 8003114:	200001f8 	.word	0x200001f8

08003118 <Board2_Compute_routine>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Compute_routine(void)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
  uint32_T tmp;
  boolean_T b;
  if (Board2_DW.is_Compute_routine == Board2_IN_Routine_state_normal) {
 800311e:	4bb7      	ldr	r3, [pc, #732]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 8003120:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 8003124:	2b01      	cmp	r3, #1
 8003126:	f040 824e 	bne.w	80035c6 <Board2_Compute_routine+0x4ae>
    if (Board2_DW.is_Board_state == Board2_IN_Degraded) {
 800312a:	4bb4      	ldr	r3, [pc, #720]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 800312c:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 8003130:	2b01      	cmp	r3, #1
 8003132:	d10f      	bne.n	8003154 <Board2_Compute_routine+0x3c>
      if (Board2_DW.is_Routine_state_normal == Board2_IN_Normal_routine) {
 8003134:	4bb1      	ldr	r3, [pc, #708]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 8003136:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
 800313a:	2b03      	cmp	r3, #3
 800313c:	d101      	bne.n	8003142 <Board2_Compute_routine+0x2a>
        Bo_exit_internal_Normal_routine();
 800313e:	f7ff ffab 	bl	8003098 <Bo_exit_internal_Normal_routine>
      }

      Board2_DW.is_Routine_state_normal = Board2_IN_Normal_routine;
 8003142:	4bae      	ldr	r3, [pc, #696]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 8003144:	2203      	movs	r2, #3
 8003146:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
      Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 800314a:	4bac      	ldr	r3, [pc, #688]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 800314c:	2208      	movs	r2, #8
 800314e:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
        }
        break;
      }
    }
  }
}
 8003152:	e238      	b.n	80035c6 <Board2_Compute_routine+0x4ae>
      switch (Board2_DW.is_Routine_state_normal) {
 8003154:	4ba9      	ldr	r3, [pc, #676]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 8003156:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
 800315a:	2b03      	cmp	r3, #3
 800315c:	d01c      	beq.n	8003198 <Board2_Compute_routine+0x80>
 800315e:	2b03      	cmp	r3, #3
 8003160:	f300 8231 	bgt.w	80035c6 <Board2_Compute_routine+0x4ae>
 8003164:	2b01      	cmp	r3, #1
 8003166:	d001      	beq.n	800316c <Board2_Compute_routine+0x54>
 8003168:	2b02      	cmp	r3, #2
        break;
 800316a:	e22c      	b.n	80035c6 <Board2_Compute_routine+0x4ae>
        b = !Board2_Critical_Voltage_Occured();
 800316c:	f7fe fc26 	bl	80019bc <Board2_Critical_Voltage_Occured>
 8003170:	4603      	mov	r3, r0
 8003172:	2b00      	cmp	r3, #0
 8003174:	bf0c      	ite	eq
 8003176:	2301      	moveq	r3, #1
 8003178:	2300      	movne	r3, #0
 800317a:	b2db      	uxtb	r3, r3
 800317c:	70fb      	strb	r3, [r7, #3]
        if (b) {
 800317e:	78fb      	ldrb	r3, [r7, #3]
 8003180:	2b00      	cmp	r3, #0
 8003182:	f000 821d 	beq.w	80035c0 <Board2_Compute_routine+0x4a8>
          Board2_DW.is_Routine_state_normal = Board2_IN_Normal_routine;
 8003186:	4b9d      	ldr	r3, [pc, #628]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 8003188:	2203      	movs	r2, #3
 800318a:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
          Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 800318e:	4b9b      	ldr	r3, [pc, #620]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 8003190:	2208      	movs	r2, #8
 8003192:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
        break;
 8003196:	e213      	b.n	80035c0 <Board2_Compute_routine+0x4a8>
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003198:	4b98      	ldr	r3, [pc, #608]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 800319a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800319e:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d104      	bne.n	80031b0 <Board2_Compute_routine+0x98>
          b = Board2_Motor_Error_Occured();
 80031a6:	f7fe fc1b 	bl	80019e0 <Board2_Motor_Error_Occured>
 80031aa:	4603      	mov	r3, r0
 80031ac:	70fb      	strb	r3, [r7, #3]
 80031ae:	e001      	b.n	80031b4 <Board2_Compute_routine+0x9c>
          b = false;
 80031b0:	2300      	movs	r3, #0
 80031b2:	70fb      	strb	r3, [r7, #3]
        if (b) {
 80031b4:	78fb      	ldrb	r3, [r7, #3]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d00c      	beq.n	80031d4 <Board2_Compute_routine+0xbc>
          Bo_exit_internal_Normal_routine();
 80031ba:	f7ff ff6d 	bl	8003098 <Bo_exit_internal_Normal_routine>
          Board2_DW.is_Routine_state_normal = Board2_IN_Motor_error_routine;
 80031be:	4b8f      	ldr	r3, [pc, #572]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 80031c0:	2202      	movs	r2, #2
 80031c2:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
          Board2_Stop_Motors();
 80031c6:	f7fe fde7 	bl	8001d98 <Board2_Stop_Motors>
          Board2_DW.decision.brk_mode = EMERGENCY;
 80031ca:	4b8c      	ldr	r3, [pc, #560]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 80031cc:	2202      	movs	r2, #2
 80031ce:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 80031d2:	e1f7      	b.n	80035c4 <Board2_Compute_routine+0x4ac>
          if (Board2_DW.sfEvent == Board2_event_STEP) {
 80031d4:	4b89      	ldr	r3, [pc, #548]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 80031d6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80031da:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80031de:	4293      	cmp	r3, r2
 80031e0:	d104      	bne.n	80031ec <Board2_Compute_routine+0xd4>
            b = Board2_Critical_Voltage_Occured();
 80031e2:	f7fe fbeb 	bl	80019bc <Board2_Critical_Voltage_Occured>
 80031e6:	4603      	mov	r3, r0
 80031e8:	70fb      	strb	r3, [r7, #3]
 80031ea:	e001      	b.n	80031f0 <Board2_Compute_routine+0xd8>
            b = false;
 80031ec:	2300      	movs	r3, #0
 80031ee:	70fb      	strb	r3, [r7, #3]
          if (b) {
 80031f0:	78fb      	ldrb	r3, [r7, #3]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d00c      	beq.n	8003210 <Board2_Compute_routine+0xf8>
            Bo_exit_internal_Normal_routine();
 80031f6:	f7ff ff4f 	bl	8003098 <Bo_exit_internal_Normal_routine>
            Board2_DW.is_Routine_state_normal = Boa_IN_Critical_voltage_routine;
 80031fa:	4b80      	ldr	r3, [pc, #512]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 80031fc:	2201      	movs	r2, #1
 80031fe:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
            Board2_Stop_Motors();
 8003202:	f7fe fdc9 	bl	8001d98 <Board2_Stop_Motors>
            Board2_DW.decision.brk_mode = EMERGENCY;
 8003206:	4b7d      	ldr	r3, [pc, #500]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 8003208:	2202      	movs	r2, #2
 800320a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 800320e:	e1d9      	b.n	80035c4 <Board2_Compute_routine+0x4ac>
            switch (Board2_DW.is_Normal_routine) {
 8003210:	4b7a      	ldr	r3, [pc, #488]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 8003212:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8003216:	3b01      	subs	r3, #1
 8003218:	2b09      	cmp	r3, #9
 800321a:	f200 81d3 	bhi.w	80035c4 <Board2_Compute_routine+0x4ac>
 800321e:	a201      	add	r2, pc, #4	@ (adr r2, 8003224 <Board2_Compute_routine+0x10c>)
 8003220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003224:	0800324d 	.word	0x0800324d
 8003228:	0800326b 	.word	0x0800326b
 800322c:	08003299 	.word	0x08003299
 8003230:	0800329f 	.word	0x0800329f
 8003234:	080032bd 	.word	0x080032bd
 8003238:	080034a3 	.word	0x080034a3
 800323c:	080034a9 	.word	0x080034a9
 8003240:	080034c7 	.word	0x080034c7
 8003244:	080034cd 	.word	0x080034cd
 8003248:	080034d3 	.word	0x080034d3
              if (Board2_DW.is_Control_controller_routine ==
 800324c:	4b6b      	ldr	r3, [pc, #428]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 800324e:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
 8003252:	2b01      	cmp	r3, #1
 8003254:	f040 81aa 	bne.w	80035ac <Board2_Compute_routine+0x494>
                Board2_DW.is_Control_controller_routine =
 8003258:	4b68      	ldr	r3, [pc, #416]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 800325a:	2200      	movs	r2, #0
 800325c:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
                Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 8003260:	4b66      	ldr	r3, [pc, #408]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 8003262:	2208      	movs	r2, #8
 8003264:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
              break;
 8003268:	e1a0      	b.n	80035ac <Board2_Compute_routine+0x494>
              if (Board2_DW.is_Emergency_button_routine ==
 800326a:	4b64      	ldr	r3, [pc, #400]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 800326c:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 8003270:	2b01      	cmp	r3, #1
 8003272:	f040 819d 	bne.w	80035b0 <Board2_Compute_routine+0x498>
                b = Board2_Is_Rover_Stationary();
 8003276:	f7fe fbc5 	bl	8001a04 <Board2_Is_Rover_Stationary>
 800327a:	4603      	mov	r3, r0
 800327c:	70fb      	strb	r3, [r7, #3]
                if (b) {
 800327e:	78fb      	ldrb	r3, [r7, #3]
 8003280:	2b00      	cmp	r3, #0
 8003282:	f000 8195 	beq.w	80035b0 <Board2_Compute_routine+0x498>
                  Board2_DW.is_Emergency_button_routine =
 8003286:	4b5d      	ldr	r3, [pc, #372]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 8003288:	2200      	movs	r2, #0
 800328a:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
                  Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 800328e:	4b5b      	ldr	r3, [pc, #364]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 8003290:	2208      	movs	r2, #8
 8003292:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
              break;
 8003296:	e18b      	b.n	80035b0 <Board2_Compute_routine+0x498>
              Board2_Emergency_sonar_routine();
 8003298:	f7fe fd9c 	bl	8001dd4 <Board2_Emergency_sonar_routine>
              break;
 800329c:	e18f      	b.n	80035be <Board2_Compute_routine+0x4a6>
              if (Board2_DW.is_Low_controller_battery_routi ==
 800329e:	4b57      	ldr	r3, [pc, #348]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 80032a0:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	f040 8185 	bne.w	80035b4 <Board2_Compute_routine+0x49c>
                Board2_DW.is_Low_controller_battery_routi =
 80032aa:	4b54      	ldr	r3, [pc, #336]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
                Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 80032b2:	4b52      	ldr	r3, [pc, #328]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 80032b4:	2208      	movs	r2, #8
 80032b6:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
              break;
 80032ba:	e17b      	b.n	80035b4 <Board2_Compute_routine+0x49c>
              b = Board2_Emergency_B_Pressed();
 80032bc:	f7fe fce8 	bl	8001c90 <Board2_Emergency_B_Pressed>
 80032c0:	4603      	mov	r3, r0
 80032c2:	70fb      	strb	r3, [r7, #3]
              if (b) {
 80032c4:	78fb      	ldrb	r3, [r7, #3]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d012      	beq.n	80032f0 <Board2_Compute_routine+0x1d8>
                Board2_DW.is_Moving_obstacle_from_left_ro =
 80032ca:	4b4c      	ldr	r3, [pc, #304]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 80032cc:	2200      	movs	r2, #0
 80032ce:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
                Board2_DW.is_Normal_routine = Boa_IN_Emergency_button_routine;
 80032d2:	4b4a      	ldr	r3, [pc, #296]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 80032d4:	2202      	movs	r2, #2
 80032d6:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                Board2_DW.is_Emergency_button_routine =
 80032da:	4b48      	ldr	r3, [pc, #288]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 80032dc:	2201      	movs	r2, #1
 80032de:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
                Board2_Stop_Motors();
 80032e2:	f7fe fd59 	bl	8001d98 <Board2_Stop_Motors>
                Board2_DW.decision.brk_mode = EMERGENCY;
 80032e6:	4b45      	ldr	r3, [pc, #276]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 80032e8:	2202      	movs	r2, #2
 80032ea:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 80032ee:	e166      	b.n	80035be <Board2_Compute_routine+0x4a6>
                b = Board2_Near_Obstacle();
 80032f0:	f7fe ff68 	bl	80021c4 <Board2_Near_Obstacle>
 80032f4:	4603      	mov	r3, r0
 80032f6:	70fb      	strb	r3, [r7, #3]
                if (b) {
 80032f8:	78fb      	ldrb	r3, [r7, #3]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d012      	beq.n	8003324 <Board2_Compute_routine+0x20c>
                  Board2_DW.is_Moving_obstacle_from_left_ro =
 80032fe:	4b3f      	ldr	r3, [pc, #252]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 8003300:	2200      	movs	r2, #0
 8003302:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
                  Board2_DW.is_Normal_routine = Boar_IN_Emergency_sonar_routine;
 8003306:	4b3d      	ldr	r3, [pc, #244]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 8003308:	2203      	movs	r2, #3
 800330a:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                  Board2_DW.is_Emergency_sonar_routine =
 800330e:	4b3b      	ldr	r3, [pc, #236]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 8003310:	2201      	movs	r2, #1
 8003312:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
                  Board2_Stop_Motors();
 8003316:	f7fe fd3f 	bl	8001d98 <Board2_Stop_Motors>
                  Board2_DW.decision.brk_mode = EMERGENCY;
 800331a:	4b38      	ldr	r3, [pc, #224]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 800331c:	2202      	movs	r2, #2
 800331e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 8003322:	e14c      	b.n	80035be <Board2_Compute_routine+0x4a6>
                  b = Board2_Stop_B_Pressed();
 8003324:	f7fe ff88 	bl	8002238 <Board2_Stop_B_Pressed>
 8003328:	4603      	mov	r3, r0
 800332a:	70fb      	strb	r3, [r7, #3]
                  if (b) {
 800332c:	78fb      	ldrb	r3, [r7, #3]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d012      	beq.n	8003358 <Board2_Compute_routine+0x240>
                    Board2_DW.is_Moving_obstacle_from_left_ro =
 8003332:	4b32      	ldr	r3, [pc, #200]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 8003334:	2200      	movs	r2, #0
 8003336:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
                    Board2_DW.is_Normal_routine = Board2_IN_Stop_slow_routine;
 800333a:	4b30      	ldr	r3, [pc, #192]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 800333c:	220a      	movs	r2, #10
 800333e:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                    Board2_DW.is_Stop_slow_routine = Board2_IN_Stop_slow;
 8003342:	4b2e      	ldr	r3, [pc, #184]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 8003344:	2201      	movs	r2, #1
 8003346:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
                    Board2_Stop_Motors();
 800334a:	f7fe fd25 	bl	8001d98 <Board2_Stop_Motors>
                    Board2_DW.decision.brk_mode = NORMAL;
 800334e:	4b2b      	ldr	r3, [pc, #172]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 8003350:	2201      	movs	r2, #1
 8003352:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 8003356:	e132      	b.n	80035be <Board2_Compute_routine+0x4a6>
                    switch (Board2_DW.is_Moving_obstacle_from_left_ro) {
 8003358:	4b28      	ldr	r3, [pc, #160]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 800335a:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 800335e:	2b01      	cmp	r3, #1
 8003360:	d002      	beq.n	8003368 <Board2_Compute_routine+0x250>
 8003362:	2b02      	cmp	r3, #2
 8003364:	d05e      	beq.n	8003424 <Board2_Compute_routine+0x30c>
              break;
 8003366:	e12a      	b.n	80035be <Board2_Compute_routine+0x4a6>
                      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003368:	4b24      	ldr	r3, [pc, #144]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 800336a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800336e:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003372:	4293      	cmp	r3, r2
 8003374:	f040 8091 	bne.w	800349a <Board2_Compute_routine+0x382>
                        Board2_Update_Angle
 8003378:	4b20      	ldr	r3, [pc, #128]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 800337a:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800337e:	eeb0 0a67 	vmov.f32	s0, s15
 8003382:	f7fe fcdf 	bl	8001d44 <Board2_Update_Angle>
                        tmp = Board2_DW.turn_counter + 1U;
 8003386:	4b1d      	ldr	r3, [pc, #116]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 8003388:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 800338c:	3301      	adds	r3, #1
 800338e:	607b      	str	r3, [r7, #4]
                        if (Board2_DW.turn_counter + 1U > 255U) {
 8003390:	4b1a      	ldr	r3, [pc, #104]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 8003392:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8003396:	3301      	adds	r3, #1
 8003398:	2bff      	cmp	r3, #255	@ 0xff
 800339a:	d901      	bls.n	80033a0 <Board2_Compute_routine+0x288>
                          tmp = 255U;
 800339c:	23ff      	movs	r3, #255	@ 0xff
 800339e:	607b      	str	r3, [r7, #4]
                        Board2_DW.turn_counter = (uint8_T)tmp;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	b2da      	uxtb	r2, r3
 80033a4:	4b15      	ldr	r3, [pc, #84]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 80033a6:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
                        if ((fabsf(Board2_DW.angle) >= Board2_TURN_ANGLE) ||
 80033aa:	4b14      	ldr	r3, [pc, #80]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 80033ac:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 80033b0:	eef0 7ae7 	vabs.f32	s15, s15
 80033b4:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8003400 <Board2_Compute_routine+0x2e8>
 80033b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033c0:	da04      	bge.n	80033cc <Board2_Compute_routine+0x2b4>
                            (Board2_DW.turn_counter >= Board2_TURN_LIMIT_COUNT))
 80033c2:	4b0e      	ldr	r3, [pc, #56]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 80033c4:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
                        if ((fabsf(Board2_DW.angle) >= Board2_TURN_ANGLE) ||
 80033c8:	2b1d      	cmp	r3, #29
 80033ca:	d91b      	bls.n	8003404 <Board2_Compute_routine+0x2ec>
                          Board2_DW.angle = 0.0F;
 80033cc:	4b0b      	ldr	r3, [pc, #44]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 80033ce:	f04f 0200 	mov.w	r2, #0
 80033d2:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
                          Board2_DW.prevYaw = 0.0F;
 80033d6:	4b09      	ldr	r3, [pc, #36]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 80033d8:	f04f 0200 	mov.w	r2, #0
 80033dc:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                          Board2_DW.turn_counter = 0U;
 80033e0:	4b06      	ldr	r3, [pc, #24]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 80033e2:	2200      	movs	r2, #0
 80033e4:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
                          Board2_DW.is_Moving_obstacle_from_left_ro =
 80033e8:	4b04      	ldr	r3, [pc, #16]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
                          Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 80033f0:	4b02      	ldr	r3, [pc, #8]	@ (80033fc <Board2_Compute_routine+0x2e4>)
 80033f2:	2208      	movs	r2, #8
 80033f4:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                      break;
 80033f8:	e04f      	b.n	800349a <Board2_Compute_routine+0x382>
 80033fa:	bf00      	nop
 80033fc:	200001f8 	.word	0x200001f8
 8003400:	42340000 	.word	0x42340000
                          Board2_DW.is_Moving_obstacle_from_left_ro =
 8003404:	4b72      	ldr	r3, [pc, #456]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 8003406:	2201      	movs	r2, #1
 8003408:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
                          Board2_Process_Evasive_Commands(false,
 800340c:	4b70      	ldr	r3, [pc, #448]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 800340e:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 8003412:	4619      	mov	r1, r3
 8003414:	2000      	movs	r0, #0
 8003416:	f7fe ff2d 	bl	8002274 <Board2_Process_Evasive_Commands>
                          Board2_DW.decision.brk_mode = NONE;
 800341a:	4b6d      	ldr	r3, [pc, #436]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 800341c:	2200      	movs	r2, #0
 800341e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
                      break;
 8003422:	e03a      	b.n	800349a <Board2_Compute_routine+0x382>
                      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003424:	4b6a      	ldr	r3, [pc, #424]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 8003426:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800342a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800342e:	4293      	cmp	r3, r2
 8003430:	d135      	bne.n	800349e <Board2_Compute_routine+0x386>
                        tmp = Board2_DW.turn_counter + 1U;
 8003432:	4b67      	ldr	r3, [pc, #412]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 8003434:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8003438:	3301      	adds	r3, #1
 800343a:	607b      	str	r3, [r7, #4]
                        if (Board2_DW.turn_counter + 1U > 255U) {
 800343c:	4b64      	ldr	r3, [pc, #400]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 800343e:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8003442:	3301      	adds	r3, #1
 8003444:	2bff      	cmp	r3, #255	@ 0xff
 8003446:	d901      	bls.n	800344c <Board2_Compute_routine+0x334>
                          tmp = 255U;
 8003448:	23ff      	movs	r3, #255	@ 0xff
 800344a:	607b      	str	r3, [r7, #4]
                        Board2_DW.turn_counter = (uint8_T)tmp;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	b2da      	uxtb	r2, r3
 8003450:	4b5f      	ldr	r3, [pc, #380]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 8003452:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
                        if (Board2_DW.turn_counter >= Board2_TURN_COUNT) {
 8003456:	4b5e      	ldr	r3, [pc, #376]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 8003458:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 800345c:	2b13      	cmp	r3, #19
 800345e:	d90c      	bls.n	800347a <Board2_Compute_routine+0x362>
                          Board2_DW.turn_counter = 0U;
 8003460:	4b5b      	ldr	r3, [pc, #364]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 8003462:	2200      	movs	r2, #0
 8003464:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
                          Board2_DW.is_Moving_obstacle_from_left_ro =
 8003468:	4b59      	ldr	r3, [pc, #356]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 800346a:	2200      	movs	r2, #0
 800346c:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
                          Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 8003470:	4b57      	ldr	r3, [pc, #348]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 8003472:	2208      	movs	r2, #8
 8003474:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                      break;
 8003478:	e011      	b.n	800349e <Board2_Compute_routine+0x386>
                          Board2_DW.is_Moving_obstacle_from_left_ro =
 800347a:	4b55      	ldr	r3, [pc, #340]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 800347c:	2202      	movs	r2, #2
 800347e:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
                          Board2_Process_Evasive_Commands(false,
 8003482:	4b53      	ldr	r3, [pc, #332]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 8003484:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 8003488:	4619      	mov	r1, r3
 800348a:	2000      	movs	r0, #0
 800348c:	f7fe fef2 	bl	8002274 <Board2_Process_Evasive_Commands>
                          Board2_DW.decision.brk_mode = NONE;
 8003490:	4b4f      	ldr	r3, [pc, #316]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 8003492:	2200      	movs	r2, #0
 8003494:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
                      break;
 8003498:	e001      	b.n	800349e <Board2_Compute_routine+0x386>
                      break;
 800349a:	bf00      	nop
 800349c:	e08f      	b.n	80035be <Board2_Compute_routine+0x4a6>
                      break;
 800349e:	bf00      	nop
              break;
 80034a0:	e08d      	b.n	80035be <Board2_Compute_routine+0x4a6>
              Moving_obstacle_from_right_rout();
 80034a2:	f7fe ffe1 	bl	8002468 <Moving_obstacle_from_right_rout>
              break;
 80034a6:	e08a      	b.n	80035be <Board2_Compute_routine+0x4a6>
              if (Board2_DW.is_Not_moving_routine == Board2_IN_Not_moving) {
 80034a8:	4b49      	ldr	r3, [pc, #292]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 80034aa:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	f040 8082 	bne.w	80035b8 <Board2_Compute_routine+0x4a0>
                Board2_DW.is_Not_moving_routine = Board2_IN_NO_ACTIVE_CHILD;
 80034b4:	4b46      	ldr	r3, [pc, #280]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 80034b6:	2200      	movs	r2, #0
 80034b8:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
                Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 80034bc:	4b44      	ldr	r3, [pc, #272]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 80034be:	2208      	movs	r2, #8
 80034c0:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
              break;
 80034c4:	e078      	b.n	80035b8 <Board2_Compute_routine+0x4a0>
              Board2_Select_routine();
 80034c6:	f7ff fbc7 	bl	8002c58 <Board2_Select_routine>
              break;
 80034ca:	e078      	b.n	80035be <Board2_Compute_routine+0x4a6>
              Board2_Special_retro_routine();
 80034cc:	f7ff fca8 	bl	8002e20 <Board2_Special_retro_routine>
              break;
 80034d0:	e075      	b.n	80035be <Board2_Compute_routine+0x4a6>
              b = Board2_Emergency_B_Pressed();
 80034d2:	f7fe fbdd 	bl	8001c90 <Board2_Emergency_B_Pressed>
 80034d6:	4603      	mov	r3, r0
 80034d8:	70fb      	strb	r3, [r7, #3]
              if (b) {
 80034da:	78fb      	ldrb	r3, [r7, #3]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d012      	beq.n	8003506 <Board2_Compute_routine+0x3ee>
                Board2_DW.is_Stop_slow_routine = Board2_IN_NO_ACTIVE_CHILD;
 80034e0:	4b3b      	ldr	r3, [pc, #236]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 80034e2:	2200      	movs	r2, #0
 80034e4:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
                Board2_DW.is_Normal_routine = Boa_IN_Emergency_button_routine;
 80034e8:	4b39      	ldr	r3, [pc, #228]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 80034ea:	2202      	movs	r2, #2
 80034ec:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                Board2_DW.is_Emergency_button_routine =
 80034f0:	4b37      	ldr	r3, [pc, #220]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 80034f2:	2201      	movs	r2, #1
 80034f4:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
                Board2_Stop_Motors();
 80034f8:	f7fe fc4e 	bl	8001d98 <Board2_Stop_Motors>
                Board2_DW.decision.brk_mode = EMERGENCY;
 80034fc:	4b34      	ldr	r3, [pc, #208]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 80034fe:	2202      	movs	r2, #2
 8003500:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 8003504:	e05a      	b.n	80035bc <Board2_Compute_routine+0x4a4>
                b = Board2_Near_Obstacle();
 8003506:	f7fe fe5d 	bl	80021c4 <Board2_Near_Obstacle>
 800350a:	4603      	mov	r3, r0
 800350c:	70fb      	strb	r3, [r7, #3]
                if (b) {
 800350e:	78fb      	ldrb	r3, [r7, #3]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d012      	beq.n	800353a <Board2_Compute_routine+0x422>
                  Board2_DW.is_Stop_slow_routine = Board2_IN_NO_ACTIVE_CHILD;
 8003514:	4b2e      	ldr	r3, [pc, #184]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 8003516:	2200      	movs	r2, #0
 8003518:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
                  Board2_DW.is_Normal_routine = Boar_IN_Emergency_sonar_routine;
 800351c:	4b2c      	ldr	r3, [pc, #176]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 800351e:	2203      	movs	r2, #3
 8003520:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                  Board2_DW.is_Emergency_sonar_routine =
 8003524:	4b2a      	ldr	r3, [pc, #168]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 8003526:	2201      	movs	r2, #1
 8003528:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
                  Board2_Stop_Motors();
 800352c:	f7fe fc34 	bl	8001d98 <Board2_Stop_Motors>
                  Board2_DW.decision.brk_mode = EMERGENCY;
 8003530:	4b27      	ldr	r3, [pc, #156]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 8003532:	2202      	movs	r2, #2
 8003534:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 8003538:	e040      	b.n	80035bc <Board2_Compute_routine+0x4a4>
                  b = Board2_Mov_Obs_Right();
 800353a:	f7ff fd71 	bl	8003020 <Board2_Mov_Obs_Right>
 800353e:	4603      	mov	r3, r0
 8003540:	70fb      	strb	r3, [r7, #3]
                  if (b) {
 8003542:	78fb      	ldrb	r3, [r7, #3]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d00a      	beq.n	800355e <Board2_Compute_routine+0x446>
                    Board2_DW.is_Stop_slow_routine = Board2_IN_NO_ACTIVE_CHILD;
 8003548:	4b21      	ldr	r3, [pc, #132]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 800354a:	2200      	movs	r2, #0
 800354c:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
                    Board2_DW.is_Normal_routine =
 8003550:	4b1f      	ldr	r3, [pc, #124]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 8003552:	2206      	movs	r2, #6
 8003554:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                    enter_internal_Moving_obstacl_h();
 8003558:	f7ff fb46 	bl	8002be8 <enter_internal_Moving_obstacl_h>
              break;
 800355c:	e02e      	b.n	80035bc <Board2_Compute_routine+0x4a4>
                    b = Board2_Mov_Obs_Left();
 800355e:	f7ff fd7d 	bl	800305c <Board2_Mov_Obs_Left>
 8003562:	4603      	mov	r3, r0
 8003564:	70fb      	strb	r3, [r7, #3]
                    if (b) {
 8003566:	78fb      	ldrb	r3, [r7, #3]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d00a      	beq.n	8003582 <Board2_Compute_routine+0x46a>
                      Board2_DW.is_Stop_slow_routine = Board2_IN_NO_ACTIVE_CHILD;
 800356c:	4b18      	ldr	r3, [pc, #96]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 800356e:	2200      	movs	r2, #0
 8003570:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
                      Board2_DW.is_Normal_routine =
 8003574:	4b16      	ldr	r3, [pc, #88]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 8003576:	2205      	movs	r2, #5
 8003578:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                      enter_internal_Moving_obstacle_();
 800357c:	f7ff fafc 	bl	8002b78 <enter_internal_Moving_obstacle_>
              break;
 8003580:	e01c      	b.n	80035bc <Board2_Compute_routine+0x4a4>
                    } else if (Board2_DW.is_Stop_slow_routine ==
 8003582:	4b13      	ldr	r3, [pc, #76]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 8003584:	f893 312e 	ldrb.w	r3, [r3, #302]	@ 0x12e
 8003588:	2b01      	cmp	r3, #1
 800358a:	d117      	bne.n	80035bc <Board2_Compute_routine+0x4a4>
                      b = Board2_Is_Rover_Stationary();
 800358c:	f7fe fa3a 	bl	8001a04 <Board2_Is_Rover_Stationary>
 8003590:	4603      	mov	r3, r0
 8003592:	70fb      	strb	r3, [r7, #3]
                      if (b) {
 8003594:	78fb      	ldrb	r3, [r7, #3]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d010      	beq.n	80035bc <Board2_Compute_routine+0x4a4>
                        Board2_DW.is_Stop_slow_routine =
 800359a:	4b0d      	ldr	r3, [pc, #52]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 800359c:	2200      	movs	r2, #0
 800359e:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
                        Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 80035a2:	4b0b      	ldr	r3, [pc, #44]	@ (80035d0 <Board2_Compute_routine+0x4b8>)
 80035a4:	2208      	movs	r2, #8
 80035a6:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
              break;
 80035aa:	e007      	b.n	80035bc <Board2_Compute_routine+0x4a4>
              break;
 80035ac:	bf00      	nop
 80035ae:	e009      	b.n	80035c4 <Board2_Compute_routine+0x4ac>
              break;
 80035b0:	bf00      	nop
 80035b2:	e007      	b.n	80035c4 <Board2_Compute_routine+0x4ac>
              break;
 80035b4:	bf00      	nop
 80035b6:	e005      	b.n	80035c4 <Board2_Compute_routine+0x4ac>
              break;
 80035b8:	bf00      	nop
 80035ba:	e003      	b.n	80035c4 <Board2_Compute_routine+0x4ac>
              break;
 80035bc:	bf00      	nop
        break;
 80035be:	e001      	b.n	80035c4 <Board2_Compute_routine+0x4ac>
        break;
 80035c0:	bf00      	nop
 80035c2:	e000      	b.n	80035c6 <Board2_Compute_routine+0x4ae>
        break;
 80035c4:	bf00      	nop
}
 80035c6:	bf00      	nop
 80035c8:	3708      	adds	r7, #8
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	200001f8 	.word	0x200001f8

080035d4 <Board2_Mode_B_Pressed>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Mode_B_Pressed(void)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent != Board2_event_STEP) {
 80035da:	4b12      	ldr	r3, [pc, #72]	@ (8003624 <Board2_Mode_B_Pressed+0x50>)
 80035dc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80035e0:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d002      	beq.n	80035ee <Board2_Mode_B_Pressed+0x1a>
    y = false;
 80035e8:	2300      	movs	r3, #0
 80035ea:	71fb      	strb	r3, [r7, #7]
 80035ec:	e013      	b.n	8003616 <Board2_Mode_B_Pressed+0x42>
  } else {
    y = (Board2_DW.global_state.stateB2.l_stick_button &&
 80035ee:	4b0d      	ldr	r3, [pc, #52]	@ (8003624 <Board2_Mode_B_Pressed+0x50>)
 80035f0:	f893 305f 	ldrb.w	r3, [r3, #95]	@ 0x5f
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d006      	beq.n	8003606 <Board2_Mode_B_Pressed+0x32>
         (!Board2_DW.prev_l_stick_button));
 80035f8:	4b0a      	ldr	r3, [pc, #40]	@ (8003624 <Board2_Mode_B_Pressed+0x50>)
 80035fa:	f893 3140 	ldrb.w	r3, [r3, #320]	@ 0x140
    y = (Board2_DW.global_state.stateB2.l_stick_button &&
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d101      	bne.n	8003606 <Board2_Mode_B_Pressed+0x32>
 8003602:	2301      	movs	r3, #1
 8003604:	e000      	b.n	8003608 <Board2_Mode_B_Pressed+0x34>
 8003606:	2300      	movs	r3, #0
 8003608:	71fb      	strb	r3, [r7, #7]
    Board2_DW.prev_l_stick_button =
      Board2_DW.global_state.stateB2.l_stick_button;
 800360a:	4b06      	ldr	r3, [pc, #24]	@ (8003624 <Board2_Mode_B_Pressed+0x50>)
 800360c:	f893 205f 	ldrb.w	r2, [r3, #95]	@ 0x5f
    Board2_DW.prev_l_stick_button =
 8003610:	4b04      	ldr	r3, [pc, #16]	@ (8003624 <Board2_Mode_B_Pressed+0x50>)
 8003612:	f883 2140 	strb.w	r2, [r3, #320]	@ 0x140
  }

  return y;
 8003616:	79fb      	ldrb	r3, [r7, #7]
}
 8003618:	4618      	mov	r0, r3
 800361a:	370c      	adds	r7, #12
 800361c:	46bd      	mov	sp, r7
 800361e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003622:	4770      	bx	lr
 8003624:	200001f8 	.word	0x200001f8

08003628 <Board2_Rover_Lights_OFF>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Rover_Lights_OFF(void)
{
 8003628:	b480      	push	{r7}
 800362a:	af00      	add	r7, sp, #0
  Board2_DW.decision.led_A = OFF;
 800362c:	4b0a      	ldr	r3, [pc, #40]	@ (8003658 <Board2_Rover_Lights_OFF+0x30>)
 800362e:	2200      	movs	r2, #0
 8003630:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
  Board2_DW.decision.led_B = OFF;
 8003634:	4b08      	ldr	r3, [pc, #32]	@ (8003658 <Board2_Rover_Lights_OFF+0x30>)
 8003636:	2200      	movs	r2, #0
 8003638:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  Board2_DW.decision.rear_led = IDLE;
 800363c:	4b06      	ldr	r3, [pc, #24]	@ (8003658 <Board2_Rover_Lights_OFF+0x30>)
 800363e:	2200      	movs	r2, #0
 8003640:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  Board2_DW.decision.rear_sign = SIGN_OFF;
 8003644:	4b04      	ldr	r3, [pc, #16]	@ (8003658 <Board2_Rover_Lights_OFF+0x30>)
 8003646:	2200      	movs	r2, #0
 8003648:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 800364c:	bf00      	nop
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr
 8003656:	bf00      	nop
 8003658:	200001f8 	.word	0x200001f8

0800365c <Board2_Lights_B_Pressed>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Lights_B_Pressed(void)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent != Board2_event_STEP) {
 8003662:	4b12      	ldr	r3, [pc, #72]	@ (80036ac <Board2_Lights_B_Pressed+0x50>)
 8003664:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003668:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800366c:	4293      	cmp	r3, r2
 800366e:	d002      	beq.n	8003676 <Board2_Lights_B_Pressed+0x1a>
    y = false;
 8003670:	2300      	movs	r3, #0
 8003672:	71fb      	strb	r3, [r7, #7]
 8003674:	e013      	b.n	800369e <Board2_Lights_B_Pressed+0x42>
  } else {
    y = (Board2_DW.global_state.stateB2.r_stick_button &&
 8003676:	4b0d      	ldr	r3, [pc, #52]	@ (80036ac <Board2_Lights_B_Pressed+0x50>)
 8003678:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 800367c:	2b00      	cmp	r3, #0
 800367e:	d006      	beq.n	800368e <Board2_Lights_B_Pressed+0x32>
         (!Board2_DW.prev_r_stick_button));
 8003680:	4b0a      	ldr	r3, [pc, #40]	@ (80036ac <Board2_Lights_B_Pressed+0x50>)
 8003682:	f893 3141 	ldrb.w	r3, [r3, #321]	@ 0x141
    y = (Board2_DW.global_state.stateB2.r_stick_button &&
 8003686:	2b00      	cmp	r3, #0
 8003688:	d101      	bne.n	800368e <Board2_Lights_B_Pressed+0x32>
 800368a:	2301      	movs	r3, #1
 800368c:	e000      	b.n	8003690 <Board2_Lights_B_Pressed+0x34>
 800368e:	2300      	movs	r3, #0
 8003690:	71fb      	strb	r3, [r7, #7]
    Board2_DW.prev_r_stick_button =
      Board2_DW.global_state.stateB2.r_stick_button;
 8003692:	4b06      	ldr	r3, [pc, #24]	@ (80036ac <Board2_Lights_B_Pressed+0x50>)
 8003694:	f893 205e 	ldrb.w	r2, [r3, #94]	@ 0x5e
    Board2_DW.prev_r_stick_button =
 8003698:	4b04      	ldr	r3, [pc, #16]	@ (80036ac <Board2_Lights_B_Pressed+0x50>)
 800369a:	f883 2141 	strb.w	r2, [r3, #321]	@ 0x141
  }

  return y;
 800369e:	79fb      	ldrb	r3, [r7, #7]
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	370c      	adds	r7, #12
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr
 80036ac:	200001f8 	.word	0x200001f8

080036b0 <Board2_Update_Rover_Lights>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Update_Rover_Lights(boolean_T white_led_when_stopped)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b089      	sub	sp, #36	@ 0x24
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	4603      	mov	r3, r0
 80036b8:	71fb      	strb	r3, [r7, #7]
  boolean_T x[4];
  if (Board2_DW.special_retro_rotating) {
 80036ba:	4bb2      	ldr	r3, [pc, #712]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 80036bc:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d00c      	beq.n	80036de <Board2_Update_Rover_Lights+0x2e>
    Board2_DW.decision.led_A = BLINKING_WHITE;
 80036c4:	4baf      	ldr	r3, [pc, #700]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 80036c6:	2203      	movs	r2, #3
 80036c8:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board2_DW.decision.led_B = BLINKING_WHITE;
 80036cc:	4bad      	ldr	r3, [pc, #692]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 80036ce:	2203      	movs	r2, #3
 80036d0:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board2_DW.decision.rear_led = SPECIAL_LIGHTS;
 80036d4:	4bab      	ldr	r3, [pc, #684]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 80036d6:	2206      	movs	r2, #6
 80036d8:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 80036dc:	e1f1      	b.n	8003ac2 <Board2_Update_Rover_Lights+0x412>
  } else if (Board2_DW.decision.brk_mode != NONE) {
 80036de:	4ba9      	ldr	r3, [pc, #676]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 80036e0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d00c      	beq.n	8003702 <Board2_Update_Rover_Lights+0x52>
    Board2_DW.decision.led_A = WHITE;
 80036e8:	4ba6      	ldr	r3, [pc, #664]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 80036ea:	2201      	movs	r2, #1
 80036ec:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board2_DW.decision.led_B = WHITE;
 80036f0:	4ba4      	ldr	r3, [pc, #656]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 80036f2:	2201      	movs	r2, #1
 80036f4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board2_DW.decision.rear_led = BRAKING_LIGHTS;
 80036f8:	4ba2      	ldr	r3, [pc, #648]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 80036fa:	2202      	movs	r2, #2
 80036fc:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003700:	e1df      	b.n	8003ac2 <Board2_Update_Rover_Lights+0x412>
  } else if (((Board2_DW.decision.rif_FA + Board2_DW.decision.rif_BA) / 2.0F <
 8003702:	4ba0      	ldr	r3, [pc, #640]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 8003704:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003708:	4b9e      	ldr	r3, [pc, #632]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 800370a:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 800370e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003712:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003716:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800371a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800371e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003722:	d51f      	bpl.n	8003764 <Board2_Update_Rover_Lights+0xb4>
              0.0F) && ((Board2_DW.decision.rif_FB + Board2_DW.decision.rif_BB) /
 8003724:	4b97      	ldr	r3, [pc, #604]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 8003726:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 800372a:	4b96      	ldr	r3, [pc, #600]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 800372c:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8003730:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003734:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003738:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800373c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003740:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003748:	dd0c      	ble.n	8003764 <Board2_Update_Rover_Lights+0xb4>
                        2.0F > 1.0F)) {
    Board2_DW.decision.led_A = BLINKING_RED;
 800374a:	4b8e      	ldr	r3, [pc, #568]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 800374c:	2204      	movs	r2, #4
 800374e:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board2_DW.decision.led_B = WHITE;
 8003752:	4b8c      	ldr	r3, [pc, #560]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 8003754:	2201      	movs	r2, #1
 8003756:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board2_DW.decision.rear_led = ARROW_LEFT;
 800375a:	4b8a      	ldr	r3, [pc, #552]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 800375c:	2204      	movs	r2, #4
 800375e:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003762:	e1ae      	b.n	8003ac2 <Board2_Update_Rover_Lights+0x412>
  } else if (((Board2_DW.decision.rif_FA + Board2_DW.decision.rif_BA) / 2.0F >
 8003764:	4b87      	ldr	r3, [pc, #540]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 8003766:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 800376a:	4b86      	ldr	r3, [pc, #536]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 800376c:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003770:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003774:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003778:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800377c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003780:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003788:	dd1d      	ble.n	80037c6 <Board2_Update_Rover_Lights+0x116>
              1.0F) && ((Board2_DW.decision.rif_FB + Board2_DW.decision.rif_BB) /
 800378a:	4b7e      	ldr	r3, [pc, #504]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 800378c:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8003790:	4b7c      	ldr	r3, [pc, #496]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 8003792:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8003796:	ee37 7a27 	vadd.f32	s14, s14, s15
 800379a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800379e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80037a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037aa:	d50c      	bpl.n	80037c6 <Board2_Update_Rover_Lights+0x116>
                        2.0F < 0.0F)) {
    Board2_DW.decision.led_A = WHITE;
 80037ac:	4b75      	ldr	r3, [pc, #468]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 80037ae:	2201      	movs	r2, #1
 80037b0:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board2_DW.decision.led_B = BLINKING_RED;
 80037b4:	4b73      	ldr	r3, [pc, #460]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 80037b6:	2204      	movs	r2, #4
 80037b8:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board2_DW.decision.rear_led = ARROW_RIGHT;
 80037bc:	4b71      	ldr	r3, [pc, #452]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 80037be:	2205      	movs	r2, #5
 80037c0:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 80037c4:	e17d      	b.n	8003ac2 <Board2_Update_Rover_Lights+0x412>
  } else {
    real32_T left_ref;
    real32_T right_ref;
    boolean_T e_y;
    left_ref = (Board2_DW.decision.rif_FA + Board2_DW.decision.rif_BA) / 2.0F;
 80037c6:	4b6f      	ldr	r3, [pc, #444]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 80037c8:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 80037cc:	4b6d      	ldr	r3, [pc, #436]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 80037ce:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 80037d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037d6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80037da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037de:	edc7 7a04 	vstr	s15, [r7, #16]
    right_ref = (Board2_DW.decision.rif_FB + Board2_DW.decision.rif_BB) / 2.0F;
 80037e2:	4b68      	ldr	r3, [pc, #416]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 80037e4:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 80037e8:	4b66      	ldr	r3, [pc, #408]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 80037ea:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 80037ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037f2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80037f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037fa:	edc7 7a03 	vstr	s15, [r7, #12]
    e_y = ((left_ref > 1.0F) && (right_ref > 1.0F));
 80037fe:	edd7 7a04 	vldr	s15, [r7, #16]
 8003802:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003806:	eef4 7ac7 	vcmpe.f32	s15, s14
 800380a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800380e:	dd0a      	ble.n	8003826 <Board2_Update_Rover_Lights+0x176>
 8003810:	edd7 7a03 	vldr	s15, [r7, #12]
 8003814:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003818:	eef4 7ac7 	vcmpe.f32	s15, s14
 800381c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003820:	dd01      	ble.n	8003826 <Board2_Update_Rover_Lights+0x176>
 8003822:	2301      	movs	r3, #1
 8003824:	e000      	b.n	8003828 <Board2_Update_Rover_Lights+0x178>
 8003826:	2300      	movs	r3, #0
 8003828:	77fb      	strb	r3, [r7, #31]
    if (e_y && (right_ref - left_ref > Board2_DW.TURN_THRESHOLD)) {
 800382a:	7ffb      	ldrb	r3, [r7, #31]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d01a      	beq.n	8003866 <Board2_Update_Rover_Lights+0x1b6>
 8003830:	ed97 7a03 	vldr	s14, [r7, #12]
 8003834:	edd7 7a04 	vldr	s15, [r7, #16]
 8003838:	ee37 7a67 	vsub.f32	s14, s14, s15
 800383c:	4b51      	ldr	r3, [pc, #324]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 800383e:	edd3 7a36 	vldr	s15, [r3, #216]	@ 0xd8
 8003842:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800384a:	dd0c      	ble.n	8003866 <Board2_Update_Rover_Lights+0x1b6>
      Board2_DW.decision.led_A = BLINKING_RED;
 800384c:	4b4d      	ldr	r3, [pc, #308]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 800384e:	2204      	movs	r2, #4
 8003850:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      Board2_DW.decision.led_B = WHITE;
 8003854:	4b4b      	ldr	r3, [pc, #300]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 8003856:	2201      	movs	r2, #1
 8003858:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
      Board2_DW.decision.rear_led = ARROW_LEFT;
 800385c:	4b49      	ldr	r3, [pc, #292]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 800385e:	2204      	movs	r2, #4
 8003860:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003864:	e12d      	b.n	8003ac2 <Board2_Update_Rover_Lights+0x412>
    } else if (e_y && ((Board2_DW.decision.rif_FA + Board2_DW.decision.rif_BA) /
 8003866:	7ffb      	ldrb	r3, [r7, #31]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d02e      	beq.n	80038ca <Board2_Update_Rover_Lights+0x21a>
 800386c:	4b45      	ldr	r3, [pc, #276]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 800386e:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003872:	4b44      	ldr	r3, [pc, #272]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 8003874:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003878:	ee77 7a27 	vadd.f32	s15, s14, s15
 800387c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003880:	ee87 7aa6 	vdiv.f32	s14, s15, s13
                       2.0F - (Board2_DW.decision.rif_FB +
 8003884:	4b3f      	ldr	r3, [pc, #252]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 8003886:	edd3 6a23 	vldr	s13, [r3, #140]	@ 0x8c
                 Board2_DW.decision.rif_BB) / 2.0F > Board2_DW.TURN_THRESHOLD))
 800388a:	4b3e      	ldr	r3, [pc, #248]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 800388c:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
                       2.0F - (Board2_DW.decision.rif_FB +
 8003890:	ee76 6aa7 	vadd.f32	s13, s13, s15
                 Board2_DW.decision.rif_BB) / 2.0F > Board2_DW.TURN_THRESHOLD))
 8003894:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8003898:	eec6 7a86 	vdiv.f32	s15, s13, s12
                       2.0F - (Board2_DW.decision.rif_FB +
 800389c:	ee37 7a67 	vsub.f32	s14, s14, s15
                 Board2_DW.decision.rif_BB) / 2.0F > Board2_DW.TURN_THRESHOLD))
 80038a0:	4b38      	ldr	r3, [pc, #224]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 80038a2:	edd3 7a36 	vldr	s15, [r3, #216]	@ 0xd8
    } else if (e_y && ((Board2_DW.decision.rif_FA + Board2_DW.decision.rif_BA) /
 80038a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038ae:	dd0c      	ble.n	80038ca <Board2_Update_Rover_Lights+0x21a>
    {
      Board2_DW.decision.led_A = WHITE;
 80038b0:	4b34      	ldr	r3, [pc, #208]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 80038b2:	2201      	movs	r2, #1
 80038b4:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      Board2_DW.decision.led_B = BLINKING_RED;
 80038b8:	4b32      	ldr	r3, [pc, #200]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 80038ba:	2204      	movs	r2, #4
 80038bc:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
      Board2_DW.decision.rear_led = ARROW_RIGHT;
 80038c0:	4b30      	ldr	r3, [pc, #192]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 80038c2:	2205      	movs	r2, #5
 80038c4:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 80038c8:	e0fb      	b.n	8003ac2 <Board2_Update_Rover_Lights+0x412>
    } else {
      int32_T k;
      boolean_T exitg1;
      x[0] = (Board2_DW.decision.rif_FA < 0.0F);
 80038ca:	4b2e      	ldr	r3, [pc, #184]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 80038cc:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 80038d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80038d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038d8:	bf4c      	ite	mi
 80038da:	2301      	movmi	r3, #1
 80038dc:	2300      	movpl	r3, #0
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	723b      	strb	r3, [r7, #8]
      x[1] = (Board2_DW.decision.rif_FB < 0.0F);
 80038e2:	4b28      	ldr	r3, [pc, #160]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 80038e4:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 80038e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80038ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038f0:	bf4c      	ite	mi
 80038f2:	2301      	movmi	r3, #1
 80038f4:	2300      	movpl	r3, #0
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	727b      	strb	r3, [r7, #9]
      x[2] = (Board2_DW.decision.rif_BA < 0.0F);
 80038fa:	4b22      	ldr	r3, [pc, #136]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 80038fc:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003900:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003908:	bf4c      	ite	mi
 800390a:	2301      	movmi	r3, #1
 800390c:	2300      	movpl	r3, #0
 800390e:	b2db      	uxtb	r3, r3
 8003910:	72bb      	strb	r3, [r7, #10]
      x[3] = (Board2_DW.decision.rif_BB < 0.0F);
 8003912:	4b1c      	ldr	r3, [pc, #112]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 8003914:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8003918:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800391c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003920:	bf4c      	ite	mi
 8003922:	2301      	movmi	r3, #1
 8003924:	2300      	movpl	r3, #0
 8003926:	b2db      	uxtb	r3, r3
 8003928:	72fb      	strb	r3, [r7, #11]
      e_y = true;
 800392a:	2301      	movs	r3, #1
 800392c:	77fb      	strb	r3, [r7, #31]
      k = 0;
 800392e:	2300      	movs	r3, #0
 8003930:	61bb      	str	r3, [r7, #24]
      exitg1 = false;
 8003932:	2300      	movs	r3, #0
 8003934:	75fb      	strb	r3, [r7, #23]
      while ((!exitg1) && (k < 4)) {
 8003936:	e00e      	b.n	8003956 <Board2_Update_Rover_Lights+0x2a6>
        if (!x[k]) {
 8003938:	f107 0208 	add.w	r2, r7, #8
 800393c:	69bb      	ldr	r3, [r7, #24]
 800393e:	4413      	add	r3, r2
 8003940:	781b      	ldrb	r3, [r3, #0]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d104      	bne.n	8003950 <Board2_Update_Rover_Lights+0x2a0>
          e_y = false;
 8003946:	2300      	movs	r3, #0
 8003948:	77fb      	strb	r3, [r7, #31]
          exitg1 = true;
 800394a:	2301      	movs	r3, #1
 800394c:	75fb      	strb	r3, [r7, #23]
 800394e:	e002      	b.n	8003956 <Board2_Update_Rover_Lights+0x2a6>
        } else {
          k++;
 8003950:	69bb      	ldr	r3, [r7, #24]
 8003952:	3301      	adds	r3, #1
 8003954:	61bb      	str	r3, [r7, #24]
      while ((!exitg1) && (k < 4)) {
 8003956:	7dfb      	ldrb	r3, [r7, #23]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d102      	bne.n	8003962 <Board2_Update_Rover_Lights+0x2b2>
 800395c:	69bb      	ldr	r3, [r7, #24]
 800395e:	2b03      	cmp	r3, #3
 8003960:	ddea      	ble.n	8003938 <Board2_Update_Rover_Lights+0x288>
        }
      }

      if (e_y) {
 8003962:	7ffb      	ldrb	r3, [r7, #31]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d00f      	beq.n	8003988 <Board2_Update_Rover_Lights+0x2d8>
        Board2_DW.decision.led_A = WHITE;
 8003968:	4b06      	ldr	r3, [pc, #24]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 800396a:	2201      	movs	r2, #1
 800396c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
        Board2_DW.decision.led_B = WHITE;
 8003970:	4b04      	ldr	r3, [pc, #16]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 8003972:	2201      	movs	r2, #1
 8003974:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
        Board2_DW.decision.rear_led = BACKWARD_LIGHTS;
 8003978:	4b02      	ldr	r3, [pc, #8]	@ (8003984 <Board2_Update_Rover_Lights+0x2d4>)
 800397a:	2203      	movs	r2, #3
 800397c:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003980:	e09f      	b.n	8003ac2 <Board2_Update_Rover_Lights+0x412>
 8003982:	bf00      	nop
 8003984:	200001f8 	.word	0x200001f8
      } else {
        x[0] = (Board2_DW.decision.rif_FA > 1.0F);
 8003988:	4b5c      	ldr	r3, [pc, #368]	@ (8003afc <Board2_Update_Rover_Lights+0x44c>)
 800398a:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 800398e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003992:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003996:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800399a:	bfcc      	ite	gt
 800399c:	2301      	movgt	r3, #1
 800399e:	2300      	movle	r3, #0
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	723b      	strb	r3, [r7, #8]
        x[1] = (Board2_DW.decision.rif_FB > 1.0F);
 80039a4:	4b55      	ldr	r3, [pc, #340]	@ (8003afc <Board2_Update_Rover_Lights+0x44c>)
 80039a6:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 80039aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80039ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039b6:	bfcc      	ite	gt
 80039b8:	2301      	movgt	r3, #1
 80039ba:	2300      	movle	r3, #0
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	727b      	strb	r3, [r7, #9]
        x[2] = (Board2_DW.decision.rif_BA > 1.0F);
 80039c0:	4b4e      	ldr	r3, [pc, #312]	@ (8003afc <Board2_Update_Rover_Lights+0x44c>)
 80039c2:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 80039c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80039ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039d2:	bfcc      	ite	gt
 80039d4:	2301      	movgt	r3, #1
 80039d6:	2300      	movle	r3, #0
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	72bb      	strb	r3, [r7, #10]
        x[3] = (Board2_DW.decision.rif_BB > 1.0F);
 80039dc:	4b47      	ldr	r3, [pc, #284]	@ (8003afc <Board2_Update_Rover_Lights+0x44c>)
 80039de:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 80039e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80039e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039ee:	bfcc      	ite	gt
 80039f0:	2301      	movgt	r3, #1
 80039f2:	2300      	movle	r3, #0
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	72fb      	strb	r3, [r7, #11]
        e_y = true;
 80039f8:	2301      	movs	r3, #1
 80039fa:	77fb      	strb	r3, [r7, #31]
        k = 0;
 80039fc:	2300      	movs	r3, #0
 80039fe:	61bb      	str	r3, [r7, #24]
        exitg1 = false;
 8003a00:	2300      	movs	r3, #0
 8003a02:	75fb      	strb	r3, [r7, #23]
        while ((!exitg1) && (k < 4)) {
 8003a04:	e00e      	b.n	8003a24 <Board2_Update_Rover_Lights+0x374>
          if (!x[k]) {
 8003a06:	f107 0208 	add.w	r2, r7, #8
 8003a0a:	69bb      	ldr	r3, [r7, #24]
 8003a0c:	4413      	add	r3, r2
 8003a0e:	781b      	ldrb	r3, [r3, #0]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d104      	bne.n	8003a1e <Board2_Update_Rover_Lights+0x36e>
            e_y = false;
 8003a14:	2300      	movs	r3, #0
 8003a16:	77fb      	strb	r3, [r7, #31]
            exitg1 = true;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	75fb      	strb	r3, [r7, #23]
 8003a1c:	e002      	b.n	8003a24 <Board2_Update_Rover_Lights+0x374>
          } else {
            k++;
 8003a1e:	69bb      	ldr	r3, [r7, #24]
 8003a20:	3301      	adds	r3, #1
 8003a22:	61bb      	str	r3, [r7, #24]
        while ((!exitg1) && (k < 4)) {
 8003a24:	7dfb      	ldrb	r3, [r7, #23]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d102      	bne.n	8003a30 <Board2_Update_Rover_Lights+0x380>
 8003a2a:	69bb      	ldr	r3, [r7, #24]
 8003a2c:	2b03      	cmp	r3, #3
 8003a2e:	ddea      	ble.n	8003a06 <Board2_Update_Rover_Lights+0x356>
          }
        }

        if (e_y && (Board2_DW.decision.rif_FA == Board2_DW.decision.rif_FB) &&
 8003a30:	7ffb      	ldrb	r3, [r7, #31]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d02d      	beq.n	8003a92 <Board2_Update_Rover_Lights+0x3e2>
 8003a36:	4b31      	ldr	r3, [pc, #196]	@ (8003afc <Board2_Update_Rover_Lights+0x44c>)
 8003a38:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003a3c:	4b2f      	ldr	r3, [pc, #188]	@ (8003afc <Board2_Update_Rover_Lights+0x44c>)
 8003a3e:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 8003a42:	eeb4 7a67 	vcmp.f32	s14, s15
 8003a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a4a:	d122      	bne.n	8003a92 <Board2_Update_Rover_Lights+0x3e2>
            (Board2_DW.decision.rif_FA == Board2_DW.decision.rif_BA) &&
 8003a4c:	4b2b      	ldr	r3, [pc, #172]	@ (8003afc <Board2_Update_Rover_Lights+0x44c>)
 8003a4e:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003a52:	4b2a      	ldr	r3, [pc, #168]	@ (8003afc <Board2_Update_Rover_Lights+0x44c>)
 8003a54:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
        if (e_y && (Board2_DW.decision.rif_FA == Board2_DW.decision.rif_FB) &&
 8003a58:	eeb4 7a67 	vcmp.f32	s14, s15
 8003a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a60:	d117      	bne.n	8003a92 <Board2_Update_Rover_Lights+0x3e2>
            (Board2_DW.decision.rif_FA == Board2_DW.decision.rif_BB)) {
 8003a62:	4b26      	ldr	r3, [pc, #152]	@ (8003afc <Board2_Update_Rover_Lights+0x44c>)
 8003a64:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003a68:	4b24      	ldr	r3, [pc, #144]	@ (8003afc <Board2_Update_Rover_Lights+0x44c>)
 8003a6a:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
            (Board2_DW.decision.rif_FA == Board2_DW.decision.rif_BA) &&
 8003a6e:	eeb4 7a67 	vcmp.f32	s14, s15
 8003a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a76:	d10c      	bne.n	8003a92 <Board2_Update_Rover_Lights+0x3e2>
          Board2_DW.decision.led_A = WHITE;
 8003a78:	4b20      	ldr	r3, [pc, #128]	@ (8003afc <Board2_Update_Rover_Lights+0x44c>)
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
          Board2_DW.decision.led_B = WHITE;
 8003a80:	4b1e      	ldr	r3, [pc, #120]	@ (8003afc <Board2_Update_Rover_Lights+0x44c>)
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
          Board2_DW.decision.rear_led = BACKLIGHTS;
 8003a88:	4b1c      	ldr	r3, [pc, #112]	@ (8003afc <Board2_Update_Rover_Lights+0x44c>)
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003a90:	e017      	b.n	8003ac2 <Board2_Update_Rover_Lights+0x412>
        } else {
          if (white_led_when_stopped) {
 8003a92:	79fb      	ldrb	r3, [r7, #7]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d008      	beq.n	8003aaa <Board2_Update_Rover_Lights+0x3fa>
            Board2_DW.decision.led_A = WHITE;
 8003a98:	4b18      	ldr	r3, [pc, #96]	@ (8003afc <Board2_Update_Rover_Lights+0x44c>)
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
            Board2_DW.decision.led_B = WHITE;
 8003aa0:	4b16      	ldr	r3, [pc, #88]	@ (8003afc <Board2_Update_Rover_Lights+0x44c>)
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
 8003aa8:	e007      	b.n	8003aba <Board2_Update_Rover_Lights+0x40a>
          } else {
            Board2_DW.decision.led_A = OFF;
 8003aaa:	4b14      	ldr	r3, [pc, #80]	@ (8003afc <Board2_Update_Rover_Lights+0x44c>)
 8003aac:	2200      	movs	r2, #0
 8003aae:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
            Board2_DW.decision.led_B = OFF;
 8003ab2:	4b12      	ldr	r3, [pc, #72]	@ (8003afc <Board2_Update_Rover_Lights+0x44c>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
          }

          Board2_DW.decision.rear_led = BACKLIGHTS;
 8003aba:	4b10      	ldr	r3, [pc, #64]	@ (8003afc <Board2_Update_Rover_Lights+0x44c>)
 8003abc:	2201      	movs	r2, #1
 8003abe:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
        }
      }
    }
  }

  switch (Board2_DW.decision.mode) {
 8003ac2:	4b0e      	ldr	r3, [pc, #56]	@ (8003afc <Board2_Update_Rover_Lights+0x44c>)
 8003ac4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d002      	beq.n	8003ad2 <Board2_Update_Rover_Lights+0x422>
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d005      	beq.n	8003adc <Board2_Update_Rover_Lights+0x42c>
 8003ad0:	e009      	b.n	8003ae6 <Board2_Update_Rover_Lights+0x436>
   case DEFAULT:
    Board2_DW.decision.rear_sign = SIGN_WHITE;
 8003ad2:	4b0a      	ldr	r3, [pc, #40]	@ (8003afc <Board2_Update_Rover_Lights+0x44c>)
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
    break;
 8003ada:	e009      	b.n	8003af0 <Board2_Update_Rover_Lights+0x440>

   case SPORT:
    Board2_DW.decision.rear_sign = SIGN_ORANGE;
 8003adc:	4b07      	ldr	r3, [pc, #28]	@ (8003afc <Board2_Update_Rover_Lights+0x44c>)
 8003ade:	2203      	movs	r2, #3
 8003ae0:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
    break;
 8003ae4:	e004      	b.n	8003af0 <Board2_Update_Rover_Lights+0x440>

   default:
    Board2_DW.decision.rear_sign = SIGN_GREEN;
 8003ae6:	4b05      	ldr	r3, [pc, #20]	@ (8003afc <Board2_Update_Rover_Lights+0x44c>)
 8003ae8:	2202      	movs	r2, #2
 8003aea:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
    break;
 8003aee:	bf00      	nop
  }
}
 8003af0:	bf00      	nop
 8003af2:	3724      	adds	r7, #36	@ 0x24
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr
 8003afc:	200001f8 	.word	0x200001f8

08003b00 <Board2_Rover_Lights_Motor_Error>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Rover_Lights_Motor_Error(void)
{
 8003b00:	b480      	push	{r7}
 8003b02:	af00      	add	r7, sp, #0
  Board2_DW.decision.led_A = BLINKING_RED_SLOW;
 8003b04:	4b0a      	ldr	r3, [pc, #40]	@ (8003b30 <Board2_Rover_Lights_Motor_Error+0x30>)
 8003b06:	2205      	movs	r2, #5
 8003b08:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
  Board2_DW.decision.led_B = BLINKING_RED_SLOW;
 8003b0c:	4b08      	ldr	r3, [pc, #32]	@ (8003b30 <Board2_Rover_Lights_Motor_Error+0x30>)
 8003b0e:	2205      	movs	r2, #5
 8003b10:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  Board2_DW.decision.rear_led = EMERGENCY_LIGHTS;
 8003b14:	4b06      	ldr	r3, [pc, #24]	@ (8003b30 <Board2_Rover_Lights_Motor_Error+0x30>)
 8003b16:	2207      	movs	r2, #7
 8003b18:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  Board2_DW.decision.rear_sign = SIGN_RED;
 8003b1c:	4b04      	ldr	r3, [pc, #16]	@ (8003b30 <Board2_Rover_Lights_Motor_Error+0x30>)
 8003b1e:	2204      	movs	r2, #4
 8003b20:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 8003b24:	bf00      	nop
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop
 8003b30:	200001f8 	.word	0x200001f8

08003b34 <Board2_Lights_manager>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Lights_manager(void)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b082      	sub	sp, #8
 8003b38:	af00      	add	r7, sp, #0
  boolean_T b;
  switch (Board2_DW.is_Lights_manager) {
 8003b3a:	4b5f      	ldr	r3, [pc, #380]	@ (8003cb8 <Board2_Lights_manager+0x184>)
 8003b3c:	f893 3133 	ldrb.w	r3, [r3, #307]	@ 0x133
 8003b40:	2b03      	cmp	r3, #3
 8003b42:	d01e      	beq.n	8003b82 <Board2_Lights_manager+0x4e>
 8003b44:	2b03      	cmp	r3, #3
 8003b46:	f300 80b3 	bgt.w	8003cb0 <Board2_Lights_manager+0x17c>
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	d001      	beq.n	8003b52 <Board2_Lights_manager+0x1e>
 8003b4e:	2b02      	cmp	r3, #2
      Board2_Rover_Lights_OFF();
    }
    break;

   case Board2_IN_Motor_error_lights:
    break;
 8003b50:	e0ae      	b.n	8003cb0 <Board2_Lights_manager+0x17c>
    b = !Board2_Critical_Voltage_Occured();
 8003b52:	f7fd ff33 	bl	80019bc <Board2_Critical_Voltage_Occured>
 8003b56:	4603      	mov	r3, r0
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	bf0c      	ite	eq
 8003b5c:	2301      	moveq	r3, #1
 8003b5e:	2300      	movne	r3, #0
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8003b64:	79fb      	ldrb	r3, [r7, #7]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	f000 809f 	beq.w	8003caa <Board2_Lights_manager+0x176>
      Board2_DW.is_Lights_manager = Board2_IN_Normal_lights;
 8003b6c:	4b52      	ldr	r3, [pc, #328]	@ (8003cb8 <Board2_Lights_manager+0x184>)
 8003b6e:	2203      	movs	r2, #3
 8003b70:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
      Board2_DW.is_Normal_lights = Board2_IN_Lights_OFF;
 8003b74:	4b50      	ldr	r3, [pc, #320]	@ (8003cb8 <Board2_Lights_manager+0x184>)
 8003b76:	2202      	movs	r2, #2
 8003b78:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
      Board2_Rover_Lights_OFF();
 8003b7c:	f7ff fd54 	bl	8003628 <Board2_Rover_Lights_OFF>
    break;
 8003b80:	e093      	b.n	8003caa <Board2_Lights_manager+0x176>

   case Board2_IN_Normal_lights:
    if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003b82:	4b4d      	ldr	r3, [pc, #308]	@ (8003cb8 <Board2_Lights_manager+0x184>)
 8003b84:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003b88:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d104      	bne.n	8003b9a <Board2_Lights_manager+0x66>
      b = Board2_Motor_Error_Occured();
 8003b90:	f7fd ff26 	bl	80019e0 <Board2_Motor_Error_Occured>
 8003b94:	4603      	mov	r3, r0
 8003b96:	71fb      	strb	r3, [r7, #7]
 8003b98:	e001      	b.n	8003b9e <Board2_Lights_manager+0x6a>
    } else {
      b = false;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	71fb      	strb	r3, [r7, #7]
    }

    if (b) {
 8003b9e:	79fb      	ldrb	r3, [r7, #7]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d00a      	beq.n	8003bba <Board2_Lights_manager+0x86>
      Board2_DW.is_Normal_lights = Board2_IN_NO_ACTIVE_CHILD;
 8003ba4:	4b44      	ldr	r3, [pc, #272]	@ (8003cb8 <Board2_Lights_manager+0x184>)
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
      Board2_DW.is_Lights_manager = Board2_IN_Motor_error_lights;
 8003bac:	4b42      	ldr	r3, [pc, #264]	@ (8003cb8 <Board2_Lights_manager+0x184>)
 8003bae:	2202      	movs	r2, #2
 8003bb0:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
      Board2_Rover_Lights_Motor_Error();
 8003bb4:	f7ff ffa4 	bl	8003b00 <Board2_Rover_Lights_Motor_Error>
          }
          break;
        }
      }
    }
    break;
 8003bb8:	e079      	b.n	8003cae <Board2_Lights_manager+0x17a>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003bba:	4b3f      	ldr	r3, [pc, #252]	@ (8003cb8 <Board2_Lights_manager+0x184>)
 8003bbc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003bc0:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d104      	bne.n	8003bd2 <Board2_Lights_manager+0x9e>
        b = Board2_Critical_Voltage_Occured();
 8003bc8:	f7fd fef8 	bl	80019bc <Board2_Critical_Voltage_Occured>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	71fb      	strb	r3, [r7, #7]
 8003bd0:	e001      	b.n	8003bd6 <Board2_Lights_manager+0xa2>
        b = false;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003bd6:	79fb      	ldrb	r3, [r7, #7]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d00a      	beq.n	8003bf2 <Board2_Lights_manager+0xbe>
        Board2_DW.is_Normal_lights = Board2_IN_NO_ACTIVE_CHILD;
 8003bdc:	4b36      	ldr	r3, [pc, #216]	@ (8003cb8 <Board2_Lights_manager+0x184>)
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
        Board2_DW.is_Lights_manager = Boar_IN_Critical_voltage_lights;
 8003be4:	4b34      	ldr	r3, [pc, #208]	@ (8003cb8 <Board2_Lights_manager+0x184>)
 8003be6:	2201      	movs	r2, #1
 8003be8:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
        Board2_Rover_Lights_OFF();
 8003bec:	f7ff fd1c 	bl	8003628 <Board2_Rover_Lights_OFF>
    break;
 8003bf0:	e05d      	b.n	8003cae <Board2_Lights_manager+0x17a>
        switch (Board2_DW.is_Normal_lights) {
 8003bf2:	4b31      	ldr	r3, [pc, #196]	@ (8003cb8 <Board2_Lights_manager+0x184>)
 8003bf4:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8003bf8:	2b03      	cmp	r3, #3
 8003bfa:	d032      	beq.n	8003c62 <Board2_Lights_manager+0x12e>
 8003bfc:	2b03      	cmp	r3, #3
 8003bfe:	dc56      	bgt.n	8003cae <Board2_Lights_manager+0x17a>
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d002      	beq.n	8003c0a <Board2_Lights_manager+0xd6>
 8003c04:	2b02      	cmp	r3, #2
 8003c06:	d01d      	beq.n	8003c44 <Board2_Lights_manager+0x110>
    break;
 8003c08:	e051      	b.n	8003cae <Board2_Lights_manager+0x17a>
          b = Board2_Lights_B_Pressed();
 8003c0a:	f7ff fd27 	bl	800365c <Board2_Lights_B_Pressed>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003c12:	79fb      	ldrb	r3, [r7, #7]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d006      	beq.n	8003c26 <Board2_Lights_manager+0xf2>
            Board2_DW.is_Normal_lights = Board2_IN_Lights_OFF;
 8003c18:	4b27      	ldr	r3, [pc, #156]	@ (8003cb8 <Board2_Lights_manager+0x184>)
 8003c1a:	2202      	movs	r2, #2
 8003c1c:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
            Board2_Rover_Lights_OFF();
 8003c20:	f7ff fd02 	bl	8003628 <Board2_Rover_Lights_OFF>
          break;
 8003c24:	e03b      	b.n	8003c9e <Board2_Lights_manager+0x16a>
          } else if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003c26:	4b24      	ldr	r3, [pc, #144]	@ (8003cb8 <Board2_Lights_manager+0x184>)
 8003c28:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003c2c:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d134      	bne.n	8003c9e <Board2_Lights_manager+0x16a>
            Board2_DW.is_Normal_lights = Board2_IN_Lights_AUTO;
 8003c34:	4b20      	ldr	r3, [pc, #128]	@ (8003cb8 <Board2_Lights_manager+0x184>)
 8003c36:	2201      	movs	r2, #1
 8003c38:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
            Board2_Update_Rover_Lights(false);
 8003c3c:	2000      	movs	r0, #0
 8003c3e:	f7ff fd37 	bl	80036b0 <Board2_Update_Rover_Lights>
          break;
 8003c42:	e02c      	b.n	8003c9e <Board2_Lights_manager+0x16a>
          b = Board2_Lights_B_Pressed();
 8003c44:	f7ff fd0a 	bl	800365c <Board2_Lights_B_Pressed>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003c4c:	79fb      	ldrb	r3, [r7, #7]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d027      	beq.n	8003ca2 <Board2_Lights_manager+0x16e>
            Board2_DW.is_Normal_lights = Board2_IN_Lights_ON;
 8003c52:	4b19      	ldr	r3, [pc, #100]	@ (8003cb8 <Board2_Lights_manager+0x184>)
 8003c54:	2203      	movs	r2, #3
 8003c56:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
            Board2_Update_Rover_Lights(true);
 8003c5a:	2001      	movs	r0, #1
 8003c5c:	f7ff fd28 	bl	80036b0 <Board2_Update_Rover_Lights>
          break;
 8003c60:	e01f      	b.n	8003ca2 <Board2_Lights_manager+0x16e>
          b = Board2_Lights_B_Pressed();
 8003c62:	f7ff fcfb 	bl	800365c <Board2_Lights_B_Pressed>
 8003c66:	4603      	mov	r3, r0
 8003c68:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003c6a:	79fb      	ldrb	r3, [r7, #7]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d007      	beq.n	8003c80 <Board2_Lights_manager+0x14c>
            Board2_DW.is_Normal_lights = Board2_IN_Lights_AUTO;
 8003c70:	4b11      	ldr	r3, [pc, #68]	@ (8003cb8 <Board2_Lights_manager+0x184>)
 8003c72:	2201      	movs	r2, #1
 8003c74:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
            Board2_Update_Rover_Lights(false);
 8003c78:	2000      	movs	r0, #0
 8003c7a:	f7ff fd19 	bl	80036b0 <Board2_Update_Rover_Lights>
          break;
 8003c7e:	e012      	b.n	8003ca6 <Board2_Lights_manager+0x172>
          } else if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003c80:	4b0d      	ldr	r3, [pc, #52]	@ (8003cb8 <Board2_Lights_manager+0x184>)
 8003c82:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003c86:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d10b      	bne.n	8003ca6 <Board2_Lights_manager+0x172>
            Board2_DW.is_Normal_lights = Board2_IN_Lights_ON;
 8003c8e:	4b0a      	ldr	r3, [pc, #40]	@ (8003cb8 <Board2_Lights_manager+0x184>)
 8003c90:	2203      	movs	r2, #3
 8003c92:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
            Board2_Update_Rover_Lights(true);
 8003c96:	2001      	movs	r0, #1
 8003c98:	f7ff fd0a 	bl	80036b0 <Board2_Update_Rover_Lights>
          break;
 8003c9c:	e003      	b.n	8003ca6 <Board2_Lights_manager+0x172>
          break;
 8003c9e:	bf00      	nop
 8003ca0:	e005      	b.n	8003cae <Board2_Lights_manager+0x17a>
          break;
 8003ca2:	bf00      	nop
 8003ca4:	e003      	b.n	8003cae <Board2_Lights_manager+0x17a>
          break;
 8003ca6:	bf00      	nop
    break;
 8003ca8:	e001      	b.n	8003cae <Board2_Lights_manager+0x17a>
    break;
 8003caa:	bf00      	nop
 8003cac:	e000      	b.n	8003cb0 <Board2_Lights_manager+0x17c>
    break;
 8003cae:	bf00      	nop
  }
}
 8003cb0:	bf00      	nop
 8003cb2:	3708      	adds	r7, #8
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	200001f8 	.word	0x200001f8

08003cbc <Board2_Board_decision>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Board_decision(void)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b082      	sub	sp, #8
 8003cc0:	af00      	add	r7, sp, #0
  uint32_T tmp;
  boolean_T b;
  if (Board2_DW.is_active_Working_status_manage != 0) {
 8003cc2:	4baa      	ldr	r3, [pc, #680]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003cc4:	f893 3119 	ldrb.w	r3, [r3, #281]	@ 0x119
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	f000 80ae 	beq.w	8003e2a <Board2_Board_decision+0x16e>
    switch (Board2_DW.is_Working_status_manager) {
 8003cce:	4ba7      	ldr	r3, [pc, #668]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003cd0:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8003cd4:	3b01      	subs	r3, #1
 8003cd6:	2b03      	cmp	r3, #3
 8003cd8:	f200 80a7 	bhi.w	8003e2a <Board2_Board_decision+0x16e>
 8003cdc:	a201      	add	r2, pc, #4	@ (adr r2, 8003ce4 <Board2_Board_decision+0x28>)
 8003cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ce2:	bf00      	nop
 8003ce4:	08003cf5 	.word	0x08003cf5
 8003ce8:	08003d21 	.word	0x08003d21
 8003cec:	08003e2b 	.word	0x08003e2b
 8003cf0:	08003db9 	.word	0x08003db9
     case Boa_IN_Critical_voltage_working:
      b = !Board2_Critical_Voltage();
 8003cf4:	f7fd fe12 	bl	800191c <Board2_Critical_Voltage>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	bf0c      	ite	eq
 8003cfe:	2301      	moveq	r3, #1
 8003d00:	2300      	movne	r3, #0
 8003d02:	b2db      	uxtb	r3, r3
 8003d04:	70fb      	strb	r3, [r7, #3]
      if (b) {
 8003d06:	78fb      	ldrb	r3, [r7, #3]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	f000 8089 	beq.w	8003e20 <Board2_Board_decision+0x164>
        Board2_DW.is_Working_status_manager = Board2_IN_Normal_working;
 8003d0e:	4b97      	ldr	r3, [pc, #604]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003d10:	2204      	movs	r2, #4
 8003d12:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
        Board2_DW.working_status = NORMAL_WORKING;
 8003d16:	4b95      	ldr	r3, [pc, #596]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
      }
      break;
 8003d1e:	e07f      	b.n	8003e20 <Board2_Board_decision+0x164>

     case Board2_IN_Init_working:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003d20:	4b92      	ldr	r3, [pc, #584]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003d22:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003d26:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d17a      	bne.n	8003e24 <Board2_Board_decision+0x168>
        tmp = Board2_DW.init_count + 1U;
 8003d2e:	4b8f      	ldr	r3, [pc, #572]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003d30:	f893 30fd 	ldrb.w	r3, [r3, #253]	@ 0xfd
 8003d34:	3301      	adds	r3, #1
 8003d36:	607b      	str	r3, [r7, #4]
        if (Board2_DW.init_count + 1U > 255U) {
 8003d38:	4b8c      	ldr	r3, [pc, #560]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003d3a:	f893 30fd 	ldrb.w	r3, [r3, #253]	@ 0xfd
 8003d3e:	3301      	adds	r3, #1
 8003d40:	2bff      	cmp	r3, #255	@ 0xff
 8003d42:	d901      	bls.n	8003d48 <Board2_Board_decision+0x8c>
          tmp = 255U;
 8003d44:	23ff      	movs	r3, #255	@ 0xff
 8003d46:	607b      	str	r3, [r7, #4]
        }

        Board2_DW.init_count = (uint8_T)tmp;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	b2da      	uxtb	r2, r3
 8003d4c:	4b87      	ldr	r3, [pc, #540]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003d4e:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
        if (Board2_DW.init_count >= Board2_INIT_COUNTER) {
 8003d52:	4b86      	ldr	r3, [pc, #536]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003d54:	f893 30fd 	ldrb.w	r3, [r3, #253]	@ 0xfd
 8003d58:	2b22      	cmp	r3, #34	@ 0x22
 8003d5a:	d928      	bls.n	8003dae <Board2_Board_decision+0xf2>
          b = Board2_Motor_Error();
 8003d5c:	f7fd fdf4 	bl	8001948 <Board2_Motor_Error>
 8003d60:	4603      	mov	r3, r0
 8003d62:	70fb      	strb	r3, [r7, #3]
          if (b) {
 8003d64:	78fb      	ldrb	r3, [r7, #3]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d008      	beq.n	8003d7c <Board2_Board_decision+0xc0>
            Board2_DW.is_Working_status_manager = Board2_IN_Motor_error_working;
 8003d6a:	4b80      	ldr	r3, [pc, #512]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003d6c:	2203      	movs	r2, #3
 8003d6e:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
            Board2_DW.working_status = MOTOR_ERROR_WORKING;
 8003d72:	4b7e      	ldr	r3, [pc, #504]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003d74:	2202      	movs	r2, #2
 8003d76:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
          }
        } else {
          Board2_DW.is_Working_status_manager = Board2_IN_Init_working;
        }
      }
      break;
 8003d7a:	e053      	b.n	8003e24 <Board2_Board_decision+0x168>
            b = Board2_Critical_Voltage();
 8003d7c:	f7fd fdce 	bl	800191c <Board2_Critical_Voltage>
 8003d80:	4603      	mov	r3, r0
 8003d82:	70fb      	strb	r3, [r7, #3]
            if (b) {
 8003d84:	78fb      	ldrb	r3, [r7, #3]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d008      	beq.n	8003d9c <Board2_Board_decision+0xe0>
              Board2_DW.is_Working_status_manager =
 8003d8a:	4b78      	ldr	r3, [pc, #480]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
              Board2_DW.working_status = CRITICAL_VOLTAGE_WORKING;
 8003d92:	4b76      	ldr	r3, [pc, #472]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003d94:	2201      	movs	r2, #1
 8003d96:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
      break;
 8003d9a:	e043      	b.n	8003e24 <Board2_Board_decision+0x168>
              Board2_DW.is_Working_status_manager = Board2_IN_Normal_working;
 8003d9c:	4b73      	ldr	r3, [pc, #460]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003d9e:	2204      	movs	r2, #4
 8003da0:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
              Board2_DW.working_status = NORMAL_WORKING;
 8003da4:	4b71      	ldr	r3, [pc, #452]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003da6:	2200      	movs	r2, #0
 8003da8:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
      break;
 8003dac:	e03a      	b.n	8003e24 <Board2_Board_decision+0x168>
          Board2_DW.is_Working_status_manager = Board2_IN_Init_working;
 8003dae:	4b6f      	ldr	r3, [pc, #444]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003db0:	2202      	movs	r2, #2
 8003db2:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
      break;
 8003db6:	e035      	b.n	8003e24 <Board2_Board_decision+0x168>

     case Board2_IN_Motor_error_working:
      break;

     case Board2_IN_Normal_working:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003db8:	4b6c      	ldr	r3, [pc, #432]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003dba:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003dbe:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d104      	bne.n	8003dd0 <Board2_Board_decision+0x114>
        b = Board2_Motor_Error();
 8003dc6:	f7fd fdbf 	bl	8001948 <Board2_Motor_Error>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	70fb      	strb	r3, [r7, #3]
 8003dce:	e001      	b.n	8003dd4 <Board2_Board_decision+0x118>
      } else {
        b = false;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	70fb      	strb	r3, [r7, #3]
      }

      if (b) {
 8003dd4:	78fb      	ldrb	r3, [r7, #3]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d008      	beq.n	8003dec <Board2_Board_decision+0x130>
        Board2_DW.is_Working_status_manager = Board2_IN_Motor_error_working;
 8003dda:	4b64      	ldr	r3, [pc, #400]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003ddc:	2203      	movs	r2, #3
 8003dde:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
        Board2_DW.working_status = MOTOR_ERROR_WORKING;
 8003de2:	4b62      	ldr	r3, [pc, #392]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003de4:	2202      	movs	r2, #2
 8003de6:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
        if (b) {
          Board2_DW.is_Working_status_manager = Boa_IN_Critical_voltage_working;
          Board2_DW.working_status = CRITICAL_VOLTAGE_WORKING;
        }
      }
      break;
 8003dea:	e01d      	b.n	8003e28 <Board2_Board_decision+0x16c>
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003dec:	4b5f      	ldr	r3, [pc, #380]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003dee:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003df2:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d104      	bne.n	8003e04 <Board2_Board_decision+0x148>
          b = Board2_Critical_Voltage();
 8003dfa:	f7fd fd8f 	bl	800191c <Board2_Critical_Voltage>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	70fb      	strb	r3, [r7, #3]
 8003e02:	e001      	b.n	8003e08 <Board2_Board_decision+0x14c>
          b = false;
 8003e04:	2300      	movs	r3, #0
 8003e06:	70fb      	strb	r3, [r7, #3]
        if (b) {
 8003e08:	78fb      	ldrb	r3, [r7, #3]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00c      	beq.n	8003e28 <Board2_Board_decision+0x16c>
          Board2_DW.is_Working_status_manager = Boa_IN_Critical_voltage_working;
 8003e0e:	4b57      	ldr	r3, [pc, #348]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003e10:	2201      	movs	r2, #1
 8003e12:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
          Board2_DW.working_status = CRITICAL_VOLTAGE_WORKING;
 8003e16:	4b55      	ldr	r3, [pc, #340]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003e18:	2201      	movs	r2, #1
 8003e1a:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
      break;
 8003e1e:	e003      	b.n	8003e28 <Board2_Board_decision+0x16c>
      break;
 8003e20:	bf00      	nop
 8003e22:	e002      	b.n	8003e2a <Board2_Board_decision+0x16e>
      break;
 8003e24:	bf00      	nop
 8003e26:	e000      	b.n	8003e2a <Board2_Board_decision+0x16e>
      break;
 8003e28:	bf00      	nop
    }
  }

  if (Board2_DW.is_active_Relay_manager != 0) {
 8003e2a:	4b50      	ldr	r3, [pc, #320]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003e2c:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d056      	beq.n	8003ee2 <Board2_Board_decision+0x226>
    switch (Board2_DW.is_Relay_manager) {
 8003e34:	4b4d      	ldr	r3, [pc, #308]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003e36:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8003e3a:	2b03      	cmp	r3, #3
 8003e3c:	d01a      	beq.n	8003e74 <Board2_Board_decision+0x1b8>
 8003e3e:	2b03      	cmp	r3, #3
 8003e40:	dc4f      	bgt.n	8003ee2 <Board2_Board_decision+0x226>
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d001      	beq.n	8003e4a <Board2_Board_decision+0x18e>
 8003e46:	2b02      	cmp	r3, #2
        Board2_DW.decision.relay = true;
      }
      break;

     case Board2_IN_Motor_error_relay:
      break;
 8003e48:	e04b      	b.n	8003ee2 <Board2_Board_decision+0x226>
      b = !Board2_Critical_Voltage_Occured();
 8003e4a:	f7fd fdb7 	bl	80019bc <Board2_Critical_Voltage_Occured>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	bf0c      	ite	eq
 8003e54:	2301      	moveq	r3, #1
 8003e56:	2300      	movne	r3, #0
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	70fb      	strb	r3, [r7, #3]
      if (b) {
 8003e5c:	78fb      	ldrb	r3, [r7, #3]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d03c      	beq.n	8003edc <Board2_Board_decision+0x220>
        Board2_DW.is_Relay_manager = Board2_IN_Normal_relay;
 8003e62:	4b42      	ldr	r3, [pc, #264]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003e64:	2203      	movs	r2, #3
 8003e66:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
        Board2_DW.decision.relay = true;
 8003e6a:	4b40      	ldr	r3, [pc, #256]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
      break;
 8003e72:	e033      	b.n	8003edc <Board2_Board_decision+0x220>

     case Board2_IN_Normal_relay:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003e74:	4b3d      	ldr	r3, [pc, #244]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003e76:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003e7a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d104      	bne.n	8003e8c <Board2_Board_decision+0x1d0>
        b = Board2_Motor_Error_Occured();
 8003e82:	f7fd fdad 	bl	80019e0 <Board2_Motor_Error_Occured>
 8003e86:	4603      	mov	r3, r0
 8003e88:	70fb      	strb	r3, [r7, #3]
 8003e8a:	e001      	b.n	8003e90 <Board2_Board_decision+0x1d4>
      } else {
        b = false;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	70fb      	strb	r3, [r7, #3]
      }

      if (b) {
 8003e90:	78fb      	ldrb	r3, [r7, #3]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d008      	beq.n	8003ea8 <Board2_Board_decision+0x1ec>
        Board2_DW.is_Relay_manager = Board2_IN_Motor_error_relay;
 8003e96:	4b35      	ldr	r3, [pc, #212]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003e98:	2202      	movs	r2, #2
 8003e9a:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
        Board2_DW.decision.relay = false;
 8003e9e:	4b33      	ldr	r3, [pc, #204]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
        if (b) {
          Board2_DW.is_Relay_manager = Board_IN_Critical_voltage_relay;
          Board2_DW.decision.relay = false;
        }
      }
      break;
 8003ea6:	e01b      	b.n	8003ee0 <Board2_Board_decision+0x224>
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003ea8:	4b30      	ldr	r3, [pc, #192]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003eaa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003eae:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d104      	bne.n	8003ec0 <Board2_Board_decision+0x204>
          b = Board2_Critical_Voltage_Occured();
 8003eb6:	f7fd fd81 	bl	80019bc <Board2_Critical_Voltage_Occured>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	70fb      	strb	r3, [r7, #3]
 8003ebe:	e001      	b.n	8003ec4 <Board2_Board_decision+0x208>
          b = false;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	70fb      	strb	r3, [r7, #3]
        if (b) {
 8003ec4:	78fb      	ldrb	r3, [r7, #3]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00a      	beq.n	8003ee0 <Board2_Board_decision+0x224>
          Board2_DW.is_Relay_manager = Board_IN_Critical_voltage_relay;
 8003eca:	4b28      	ldr	r3, [pc, #160]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003ecc:	2201      	movs	r2, #1
 8003ece:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
          Board2_DW.decision.relay = false;
 8003ed2:	4b26      	ldr	r3, [pc, #152]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
      break;
 8003eda:	e001      	b.n	8003ee0 <Board2_Board_decision+0x224>
      break;
 8003edc:	bf00      	nop
 8003ede:	e000      	b.n	8003ee2 <Board2_Board_decision+0x226>
      break;
 8003ee0:	bf00      	nop
    }
  }

  if (Board2_DW.is_active_Mux_manager != 0) {
 8003ee2:	4b22      	ldr	r3, [pc, #136]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003ee4:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d042      	beq.n	8003f72 <Board2_Board_decision+0x2b6>
    switch (Board2_DW.is_Mux_manager) {
 8003eec:	4b1f      	ldr	r3, [pc, #124]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003eee:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d002      	beq.n	8003efc <Board2_Board_decision+0x240>
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d023      	beq.n	8003f42 <Board2_Board_decision+0x286>
 8003efa:	e03a      	b.n	8003f72 <Board2_Board_decision+0x2b6>
     case Board2_IN_Degraded_mux:
      if ((Board2_DW.sfEvent == Board2_event_STEP) && (Board2_DW.is_Board_state ==
 8003efc:	4b1b      	ldr	r3, [pc, #108]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003efe:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003f02:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d109      	bne.n	8003f1e <Board2_Board_decision+0x262>
 8003f0a:	4b18      	ldr	r3, [pc, #96]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003f0c:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d104      	bne.n	8003f1e <Board2_Board_decision+0x262>
           Board2_IN_Normal)) {
        b = Board2_Is_Rover_Stationary();
 8003f14:	f7fd fd76 	bl	8001a04 <Board2_Is_Rover_Stationary>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	70fb      	strb	r3, [r7, #3]
 8003f1c:	e001      	b.n	8003f22 <Board2_Board_decision+0x266>
      } else {
        b = false;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	70fb      	strb	r3, [r7, #3]
      }

      if (b) {
 8003f22:	78fb      	ldrb	r3, [r7, #3]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d01e      	beq.n	8003f66 <Board2_Board_decision+0x2aa>
        Board2_DW.open_loop = false;
 8003f28:	4b10      	ldr	r3, [pc, #64]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
        Board2_DW.is_Mux_manager = Board2_IN_Normal_mux;
 8003f30:	4b0e      	ldr	r3, [pc, #56]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003f32:	2202      	movs	r2, #2
 8003f34:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
        Board2_DW.decision.mux = false;
 8003f38:	4b0c      	ldr	r3, [pc, #48]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f883 209f 	strb.w	r2, [r3, #159]	@ 0x9f
      }
      break;
 8003f40:	e011      	b.n	8003f66 <Board2_Board_decision+0x2aa>

     case Board2_IN_Normal_mux:
      if (Board2_DW.is_Board_state == Board2_IN_Degraded) {
 8003f42:	4b0a      	ldr	r3, [pc, #40]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003f44:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d111      	bne.n	8003f70 <Board2_Board_decision+0x2b4>
        Board2_DW.is_Mux_manager = Board2_IN_Degraded_mux;
 8003f4c:	4b07      	ldr	r3, [pc, #28]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
        Board2_DW.decision.mux = true;
 8003f54:	4b05      	ldr	r3, [pc, #20]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003f56:	2201      	movs	r2, #1
 8003f58:	f883 209f 	strb.w	r2, [r3, #159]	@ 0x9f
        Board2_DW.open_loop = true;
 8003f5c:	4b03      	ldr	r3, [pc, #12]	@ (8003f6c <Board2_Board_decision+0x2b0>)
 8003f5e:	2201      	movs	r2, #1
 8003f60:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
      }
      break;
 8003f64:	e004      	b.n	8003f70 <Board2_Board_decision+0x2b4>
      break;
 8003f66:	bf00      	nop
 8003f68:	e003      	b.n	8003f72 <Board2_Board_decision+0x2b6>
 8003f6a:	bf00      	nop
 8003f6c:	200001f8 	.word	0x200001f8
      break;
 8003f70:	bf00      	nop
    }
  }

  if (Board2_DW.is_active_Routine_manager != 0) {
 8003f72:	4b79      	ldr	r3, [pc, #484]	@ (8004158 <Board2_Board_decision+0x49c>)
 8003f74:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d035      	beq.n	8003fe8 <Board2_Board_decision+0x32c>
    if ((Board2_DW.is_active_Max_velocity_handler != 0) &&
 8003f7c:	4b76      	ldr	r3, [pc, #472]	@ (8004158 <Board2_Board_decision+0x49c>)
 8003f7e:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d029      	beq.n	8003fda <Board2_Board_decision+0x31e>
        (Board2_DW.is_Max_velocity_handler == Board_IN_Waiting_change_max_vel))
 8003f86:	4b74      	ldr	r3, [pc, #464]	@ (8004158 <Board2_Board_decision+0x49c>)
 8003f88:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
    if ((Board2_DW.is_active_Max_velocity_handler != 0) &&
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d124      	bne.n	8003fda <Board2_Board_decision+0x31e>
    {
      b = Board2_Detect_Limit_Activation();
 8003f90:	f7fd fde8 	bl	8001b64 <Board2_Detect_Limit_Activation>
 8003f94:	4603      	mov	r3, r0
 8003f96:	70fb      	strb	r3, [r7, #3]
      if (!b) {
 8003f98:	78fb      	ldrb	r3, [r7, #3]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d11d      	bne.n	8003fda <Board2_Board_decision+0x31e>
        if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8003f9e:	4b6e      	ldr	r3, [pc, #440]	@ (8004158 <Board2_Board_decision+0x49c>)
 8003fa0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003fa4:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d107      	bne.n	8003fbc <Board2_Board_decision+0x300>
            (Board2_DW.global_state.change_vel == Board2_VEL_CHANGE)) {
 8003fac:	4b6a      	ldr	r3, [pc, #424]	@ (8004158 <Board2_Board_decision+0x49c>)
 8003fae:	f993 3067 	ldrsb.w	r3, [r3, #103]	@ 0x67
        if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8003fb2:	2b0a      	cmp	r3, #10
 8003fb4:	d102      	bne.n	8003fbc <Board2_Board_decision+0x300>
          Board2_Increase_Max_Vel();
 8003fb6:	f7fd fe39 	bl	8001c2c <Board2_Increase_Max_Vel>
 8003fba:	e00e      	b.n	8003fda <Board2_Board_decision+0x31e>
        } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8003fbc:	4b66      	ldr	r3, [pc, #408]	@ (8004158 <Board2_Board_decision+0x49c>)
 8003fbe:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003fc2:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d107      	bne.n	8003fda <Board2_Board_decision+0x31e>
                   (Board2_DW.global_state.change_vel == -10)) {
 8003fca:	4b63      	ldr	r3, [pc, #396]	@ (8004158 <Board2_Board_decision+0x49c>)
 8003fcc:	f993 3067 	ldrsb.w	r3, [r3, #103]	@ 0x67
        } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8003fd0:	f113 0f0a 	cmn.w	r3, #10
 8003fd4:	d101      	bne.n	8003fda <Board2_Board_decision+0x31e>
          Board2_Decrease_Max_Vel();
 8003fd6:	f7fd fdff 	bl	8001bd8 <Board2_Decrease_Max_Vel>
        }
      }
    }

    if (Board2_DW.is_active_Compute_routine != 0) {
 8003fda:	4b5f      	ldr	r3, [pc, #380]	@ (8004158 <Board2_Board_decision+0x49c>)
 8003fdc:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d001      	beq.n	8003fe8 <Board2_Board_decision+0x32c>
      Board2_Compute_routine();
 8003fe4:	f7ff f898 	bl	8003118 <Board2_Compute_routine>
    }
  }

  if (Board2_DW.is_active_Mode_manager != 0) {
 8003fe8:	4b5b      	ldr	r3, [pc, #364]	@ (8004158 <Board2_Board_decision+0x49c>)
 8003fea:	f893 312f 	ldrb.w	r3, [r3, #303]	@ 0x12f
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	f000 80a7 	beq.w	8004142 <Board2_Board_decision+0x486>
    switch (Board2_DW.is_Mode_manager) {
 8003ff4:	4b58      	ldr	r3, [pc, #352]	@ (8004158 <Board2_Board_decision+0x49c>)
 8003ff6:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8003ffa:	2b03      	cmp	r3, #3
 8003ffc:	d020      	beq.n	8004040 <Board2_Board_decision+0x384>
 8003ffe:	2b03      	cmp	r3, #3
 8004000:	f300 809f 	bgt.w	8004142 <Board2_Board_decision+0x486>
 8004004:	2b01      	cmp	r3, #1
 8004006:	d001      	beq.n	800400c <Board2_Board_decision+0x350>
 8004008:	2b02      	cmp	r3, #2
        Board2_DW.decision.mode = DEFAULT;
      }
      break;

     case Board2_IN_Motor_error_driving:
      break;
 800400a:	e09a      	b.n	8004142 <Board2_Board_decision+0x486>
      b = !Board2_Critical_Voltage_Occured();
 800400c:	f7fd fcd6 	bl	80019bc <Board2_Critical_Voltage_Occured>
 8004010:	4603      	mov	r3, r0
 8004012:	2b00      	cmp	r3, #0
 8004014:	bf0c      	ite	eq
 8004016:	2301      	moveq	r3, #1
 8004018:	2300      	movne	r3, #0
 800401a:	b2db      	uxtb	r3, r3
 800401c:	70fb      	strb	r3, [r7, #3]
      if (b) {
 800401e:	78fb      	ldrb	r3, [r7, #3]
 8004020:	2b00      	cmp	r3, #0
 8004022:	f000 808b 	beq.w	800413c <Board2_Board_decision+0x480>
        Board2_DW.is_Mode_manager = Board2_IN_Normal_driving;
 8004026:	4b4c      	ldr	r3, [pc, #304]	@ (8004158 <Board2_Board_decision+0x49c>)
 8004028:	2203      	movs	r2, #3
 800402a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
        Board2_DW.is_Normal_driving = Board2_IN_Mode_DEFAULT;
 800402e:	4b4a      	ldr	r3, [pc, #296]	@ (8004158 <Board2_Board_decision+0x49c>)
 8004030:	2201      	movs	r2, #1
 8004032:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
        Board2_DW.decision.mode = DEFAULT;
 8004036:	4b48      	ldr	r3, [pc, #288]	@ (8004158 <Board2_Board_decision+0x49c>)
 8004038:	2200      	movs	r2, #0
 800403a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
      break;
 800403e:	e07d      	b.n	800413c <Board2_Board_decision+0x480>

     case Board2_IN_Normal_driving:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8004040:	4b45      	ldr	r3, [pc, #276]	@ (8004158 <Board2_Board_decision+0x49c>)
 8004042:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004046:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800404a:	4293      	cmp	r3, r2
 800404c:	d104      	bne.n	8004058 <Board2_Board_decision+0x39c>
        b = Board2_Motor_Error_Occured();
 800404e:	f7fd fcc7 	bl	80019e0 <Board2_Motor_Error_Occured>
 8004052:	4603      	mov	r3, r0
 8004054:	70fb      	strb	r3, [r7, #3]
 8004056:	e001      	b.n	800405c <Board2_Board_decision+0x3a0>
      } else {
        b = false;
 8004058:	2300      	movs	r3, #0
 800405a:	70fb      	strb	r3, [r7, #3]
      }

      if (b) {
 800405c:	78fb      	ldrb	r3, [r7, #3]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d00c      	beq.n	800407c <Board2_Board_decision+0x3c0>
        Board2_DW.is_Normal_driving = Board2_IN_NO_ACTIVE_CHILD;
 8004062:	4b3d      	ldr	r3, [pc, #244]	@ (8004158 <Board2_Board_decision+0x49c>)
 8004064:	2200      	movs	r2, #0
 8004066:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
        Board2_DW.is_Mode_manager = Board2_IN_Motor_error_driving;
 800406a:	4b3b      	ldr	r3, [pc, #236]	@ (8004158 <Board2_Board_decision+0x49c>)
 800406c:	2202      	movs	r2, #2
 800406e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
        Board2_DW.decision.mode = DEFAULT;
 8004072:	4b39      	ldr	r3, [pc, #228]	@ (8004158 <Board2_Board_decision+0x49c>)
 8004074:	2200      	movs	r2, #0
 8004076:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
            }
            break;
          }
        }
      }
      break;
 800407a:	e061      	b.n	8004140 <Board2_Board_decision+0x484>
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 800407c:	4b36      	ldr	r3, [pc, #216]	@ (8004158 <Board2_Board_decision+0x49c>)
 800407e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004082:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004086:	4293      	cmp	r3, r2
 8004088:	d104      	bne.n	8004094 <Board2_Board_decision+0x3d8>
          b = Board2_Critical_Voltage_Occured();
 800408a:	f7fd fc97 	bl	80019bc <Board2_Critical_Voltage_Occured>
 800408e:	4603      	mov	r3, r0
 8004090:	70fb      	strb	r3, [r7, #3]
 8004092:	e001      	b.n	8004098 <Board2_Board_decision+0x3dc>
          b = false;
 8004094:	2300      	movs	r3, #0
 8004096:	70fb      	strb	r3, [r7, #3]
        if (b) {
 8004098:	78fb      	ldrb	r3, [r7, #3]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d00c      	beq.n	80040b8 <Board2_Board_decision+0x3fc>
          Board2_DW.is_Normal_driving = Board2_IN_NO_ACTIVE_CHILD;
 800409e:	4b2e      	ldr	r3, [pc, #184]	@ (8004158 <Board2_Board_decision+0x49c>)
 80040a0:	2200      	movs	r2, #0
 80040a2:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
          Board2_DW.is_Mode_manager = Boa_IN_Critical_voltage_driving;
 80040a6:	4b2c      	ldr	r3, [pc, #176]	@ (8004158 <Board2_Board_decision+0x49c>)
 80040a8:	2201      	movs	r2, #1
 80040aa:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
          Board2_DW.decision.mode = ECO;
 80040ae:	4b2a      	ldr	r3, [pc, #168]	@ (8004158 <Board2_Board_decision+0x49c>)
 80040b0:	2202      	movs	r2, #2
 80040b2:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
      break;
 80040b6:	e043      	b.n	8004140 <Board2_Board_decision+0x484>
          switch (Board2_DW.is_Normal_driving) {
 80040b8:	4b27      	ldr	r3, [pc, #156]	@ (8004158 <Board2_Board_decision+0x49c>)
 80040ba:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 80040be:	2b03      	cmp	r3, #3
 80040c0:	d026      	beq.n	8004110 <Board2_Board_decision+0x454>
 80040c2:	2b03      	cmp	r3, #3
 80040c4:	dc3c      	bgt.n	8004140 <Board2_Board_decision+0x484>
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d002      	beq.n	80040d0 <Board2_Board_decision+0x414>
 80040ca:	2b02      	cmp	r3, #2
 80040cc:	d010      	beq.n	80040f0 <Board2_Board_decision+0x434>
      break;
 80040ce:	e037      	b.n	8004140 <Board2_Board_decision+0x484>
            b = Board2_Mode_B_Pressed();
 80040d0:	f7ff fa80 	bl	80035d4 <Board2_Mode_B_Pressed>
 80040d4:	4603      	mov	r3, r0
 80040d6:	70fb      	strb	r3, [r7, #3]
            if (b) {
 80040d8:	78fb      	ldrb	r3, [r7, #3]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d028      	beq.n	8004130 <Board2_Board_decision+0x474>
              Board2_DW.is_Normal_driving = Board2_IN_Mode_SPORT;
 80040de:	4b1e      	ldr	r3, [pc, #120]	@ (8004158 <Board2_Board_decision+0x49c>)
 80040e0:	2203      	movs	r2, #3
 80040e2:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
              Board2_DW.decision.mode = SPORT;
 80040e6:	4b1c      	ldr	r3, [pc, #112]	@ (8004158 <Board2_Board_decision+0x49c>)
 80040e8:	2201      	movs	r2, #1
 80040ea:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
            break;
 80040ee:	e01f      	b.n	8004130 <Board2_Board_decision+0x474>
            b = Board2_Mode_B_Pressed();
 80040f0:	f7ff fa70 	bl	80035d4 <Board2_Mode_B_Pressed>
 80040f4:	4603      	mov	r3, r0
 80040f6:	70fb      	strb	r3, [r7, #3]
            if (b) {
 80040f8:	78fb      	ldrb	r3, [r7, #3]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d01a      	beq.n	8004134 <Board2_Board_decision+0x478>
              Board2_DW.is_Normal_driving = Board2_IN_Mode_DEFAULT;
 80040fe:	4b16      	ldr	r3, [pc, #88]	@ (8004158 <Board2_Board_decision+0x49c>)
 8004100:	2201      	movs	r2, #1
 8004102:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
              Board2_DW.decision.mode = DEFAULT;
 8004106:	4b14      	ldr	r3, [pc, #80]	@ (8004158 <Board2_Board_decision+0x49c>)
 8004108:	2200      	movs	r2, #0
 800410a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
            break;
 800410e:	e011      	b.n	8004134 <Board2_Board_decision+0x478>
            b = Board2_Mode_B_Pressed();
 8004110:	f7ff fa60 	bl	80035d4 <Board2_Mode_B_Pressed>
 8004114:	4603      	mov	r3, r0
 8004116:	70fb      	strb	r3, [r7, #3]
            if (b) {
 8004118:	78fb      	ldrb	r3, [r7, #3]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d00c      	beq.n	8004138 <Board2_Board_decision+0x47c>
              Board2_DW.is_Normal_driving = Board2_IN_Mode_ECO;
 800411e:	4b0e      	ldr	r3, [pc, #56]	@ (8004158 <Board2_Board_decision+0x49c>)
 8004120:	2202      	movs	r2, #2
 8004122:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
              Board2_DW.decision.mode = ECO;
 8004126:	4b0c      	ldr	r3, [pc, #48]	@ (8004158 <Board2_Board_decision+0x49c>)
 8004128:	2202      	movs	r2, #2
 800412a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
            break;
 800412e:	e003      	b.n	8004138 <Board2_Board_decision+0x47c>
            break;
 8004130:	bf00      	nop
 8004132:	e005      	b.n	8004140 <Board2_Board_decision+0x484>
            break;
 8004134:	bf00      	nop
 8004136:	e003      	b.n	8004140 <Board2_Board_decision+0x484>
            break;
 8004138:	bf00      	nop
      break;
 800413a:	e001      	b.n	8004140 <Board2_Board_decision+0x484>
      break;
 800413c:	bf00      	nop
 800413e:	e000      	b.n	8004142 <Board2_Board_decision+0x486>
      break;
 8004140:	bf00      	nop
    }
  }

  if (Board2_DW.is_active_Lights_manager != 0) {
 8004142:	4b05      	ldr	r3, [pc, #20]	@ (8004158 <Board2_Board_decision+0x49c>)
 8004144:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8004148:	2b00      	cmp	r3, #0
 800414a:	d001      	beq.n	8004150 <Board2_Board_decision+0x494>
    Board2_Lights_manager();
 800414c:	f7ff fcf2 	bl	8003b34 <Board2_Lights_manager>
  }
}
 8004150:	bf00      	nop
 8004152:	3708      	adds	r7, #8
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}
 8004158:	200001f8 	.word	0x200001f8

0800415c <Board2_isequal_n>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_isequal_n(MOVING_OBSTACLE_TYPE varargin_1,
  MOVING_OBSTACLE_TYPE varargin_2)
{
 800415c:	b480      	push	{r7}
 800415e:	b085      	sub	sp, #20
 8004160:	af00      	add	r7, sp, #0
 8004162:	4603      	mov	r3, r0
 8004164:	460a      	mov	r2, r1
 8004166:	71fb      	strb	r3, [r7, #7]
 8004168:	4613      	mov	r3, r2
 800416a:	71bb      	strb	r3, [r7, #6]
  boolean_T p;
  p = false;
 800416c:	2300      	movs	r3, #0
 800416e:	73fb      	strb	r3, [r7, #15]
  if ((int32_T)varargin_1 == (int32_T)varargin_2) {
 8004170:	79fa      	ldrb	r2, [r7, #7]
 8004172:	79bb      	ldrb	r3, [r7, #6]
 8004174:	429a      	cmp	r2, r3
 8004176:	d101      	bne.n	800417c <Board2_isequal_n+0x20>
    p = true;
 8004178:	2301      	movs	r3, #1
 800417a:	73fb      	strb	r3, [r7, #15]
  }

  return p;
 800417c:	7bfb      	ldrb	r3, [r7, #15]
}
 800417e:	4618      	mov	r0, r3
 8004180:	3714      	adds	r7, #20
 8004182:	46bd      	mov	sp, r7
 8004184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004188:	4770      	bx	lr

0800418a <Board2_isequal>:
  boolean_T varargin_1_limit_vel, int8_T varargin_1_change_vel, boolean_T
  varargin_1_obs_detection, const StateBusB1 varargin_2_stateB1, const
  StateBusB2 varargin_2_stateB2, MOVING_OBSTACLE_TYPE varargin_2_mov_obs,
  boolean_T varargin_2_spc_retro, boolean_T varargin_2_limit_vel, int8_T
  varargin_2_change_vel, boolean_T varargin_2_obs_detection)
{
 800418a:	b590      	push	{r4, r7, lr}
 800418c:	b087      	sub	sp, #28
 800418e:	af00      	add	r7, sp, #0
 8004190:	ed87 0a03 	vstr	s0, [r7, #12]
 8004194:	edc7 0a02 	vstr	s1, [r7, #8]
 8004198:	4604      	mov	r4, r0
 800419a:	4608      	mov	r0, r1
 800419c:	4611      	mov	r1, r2
 800419e:	461a      	mov	r2, r3
 80041a0:	4623      	mov	r3, r4
 80041a2:	80fb      	strh	r3, [r7, #6]
 80041a4:	4603      	mov	r3, r0
 80041a6:	80bb      	strh	r3, [r7, #4]
 80041a8:	460b      	mov	r3, r1
 80041aa:	807b      	strh	r3, [r7, #2]
 80041ac:	4613      	mov	r3, r2
 80041ae:	803b      	strh	r3, [r7, #0]
  boolean_T e_p;
  boolean_T p;
  p = false;
 80041b0:	2300      	movs	r3, #0
 80041b2:	75bb      	strb	r3, [r7, #22]
  if (varargin_1_obs_detection == varargin_2_obs_detection) {
 80041b4:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 80041b8:	f897 30a0 	ldrb.w	r3, [r7, #160]	@ 0xa0
 80041bc:	429a      	cmp	r2, r3
 80041be:	f040 8118 	bne.w	80043f2 <Board2_isequal+0x268>
    if (varargin_1_change_vel == varargin_2_change_vel) {
 80041c2:	f997 205c 	ldrsb.w	r2, [r7, #92]	@ 0x5c
 80041c6:	f997 309c 	ldrsb.w	r3, [r7, #156]	@ 0x9c
 80041ca:	429a      	cmp	r2, r3
 80041cc:	f040 810e 	bne.w	80043ec <Board2_isequal+0x262>
      if (varargin_1_limit_vel == varargin_2_limit_vel) {
 80041d0:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 80041d4:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 80041d8:	429a      	cmp	r2, r3
 80041da:	f040 8104 	bne.w	80043e6 <Board2_isequal+0x25c>
        if (varargin_1_spc_retro == varargin_2_spc_retro) {
 80041de:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 80041e2:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 80041e6:	429a      	cmp	r2, r3
 80041e8:	f040 80fa 	bne.w	80043e0 <Board2_isequal+0x256>
          if (Board2_isequal_n(varargin_1_mov_obs, varargin_2_mov_obs)) {
 80041ec:	f897 2090 	ldrb.w	r2, [r7, #144]	@ 0x90
 80041f0:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80041f4:	4611      	mov	r1, r2
 80041f6:	4618      	mov	r0, r3
 80041f8:	f7ff ffb0 	bl	800415c <Board2_isequal_n>
 80041fc:	4603      	mov	r3, r0
 80041fe:	2b00      	cmp	r3, #0
 8004200:	f000 80eb 	beq.w	80043da <Board2_isequal+0x250>
            if (varargin_1_stateB2.gyroError == varargin_2_stateB2.gyroError) {
 8004204:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 8004208:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800420c:	429a      	cmp	r2, r3
 800420e:	d17d      	bne.n	800430c <Board2_isequal+0x182>
              if (varargin_1_stateB2.controllerError ==
 8004210:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
                  varargin_2_stateB2.controllerError) {
 8004214:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
              if (varargin_1_stateB2.controllerError ==
 8004218:	429a      	cmp	r2, r3
 800421a:	d174      	bne.n	8004306 <Board2_isequal+0x17c>
                if (varargin_1_stateB2.controller_battery ==
 800421c:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
                    varargin_2_stateB2.controller_battery) {
 8004220:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
                if (varargin_1_stateB2.controller_battery ==
 8004224:	429a      	cmp	r2, r3
 8004226:	d16b      	bne.n	8004300 <Board2_isequal+0x176>
                  if (varargin_1_stateB2.l_stick_button ==
 8004228:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
                      varargin_2_stateB2.l_stick_button) {
 800422c:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
                  if (varargin_1_stateB2.l_stick_button ==
 8004230:	429a      	cmp	r2, r3
 8004232:	d162      	bne.n	80042fa <Board2_isequal+0x170>
                    if (varargin_1_stateB2.r_stick_button ==
 8004234:	f897 204a 	ldrb.w	r2, [r7, #74]	@ 0x4a
                        varargin_2_stateB2.r_stick_button) {
 8004238:	f897 308a 	ldrb.w	r3, [r7, #138]	@ 0x8a
                    if (varargin_1_stateB2.r_stick_button ==
 800423c:	429a      	cmp	r2, r3
 800423e:	d159      	bne.n	80042f4 <Board2_isequal+0x16a>
                      if (varargin_1_stateB2.button4 ==
 8004240:	f897 2049 	ldrb.w	r2, [r7, #73]	@ 0x49
                          varargin_2_stateB2.button4) {
 8004244:	f897 3089 	ldrb.w	r3, [r7, #137]	@ 0x89
                      if (varargin_1_stateB2.button4 ==
 8004248:	429a      	cmp	r2, r3
 800424a:	d150      	bne.n	80042ee <Board2_isequal+0x164>
                        if (varargin_1_stateB2.button3 ==
 800424c:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
                            varargin_2_stateB2.button3) {
 8004250:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
                        if (varargin_1_stateB2.button3 ==
 8004254:	429a      	cmp	r2, r3
 8004256:	d147      	bne.n	80042e8 <Board2_isequal+0x15e>
                          if (varargin_1_stateB2.button2 ==
 8004258:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
                              varargin_2_stateB2.button2) {
 800425c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
                          if (varargin_1_stateB2.button2 ==
 8004260:	429a      	cmp	r2, r3
 8004262:	d13e      	bne.n	80042e2 <Board2_isequal+0x158>
                            if (varargin_1_stateB2.button1 ==
 8004264:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
                                varargin_2_stateB2.button1) {
 8004268:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
                            if (varargin_1_stateB2.button1 ==
 800426c:	429a      	cmp	r2, r3
 800426e:	d135      	bne.n	80042dc <Board2_isequal+0x152>
                              if (varargin_1_stateB2.controller_x ==
 8004270:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
                                  varargin_2_stateB2.controller_x) {
 8004274:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
                              if (varargin_1_stateB2.controller_x ==
 8004278:	429a      	cmp	r2, r3
 800427a:	d12c      	bne.n	80042d6 <Board2_isequal+0x14c>
                                if (varargin_1_stateB2.controller_y ==
 800427c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
                                    varargin_2_stateB2.controller_y) {
 8004280:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
                                if (varargin_1_stateB2.controller_y ==
 8004284:	429a      	cmp	r2, r3
 8004286:	d123      	bne.n	80042d0 <Board2_isequal+0x146>
                                  if (varargin_1_stateB2.sonar3 ==
 8004288:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
                                      varargin_2_stateB2.sonar3) {
 800428c:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
                                  if (varargin_1_stateB2.sonar3 ==
 8004290:	429a      	cmp	r2, r3
 8004292:	d11a      	bne.n	80042ca <Board2_isequal+0x140>
                                    if (varargin_1_stateB2.sonar2 ==
 8004294:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
                                        varargin_2_stateB2.sonar2) {
 8004296:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
                                    if (varargin_1_stateB2.sonar2 ==
 800429a:	429a      	cmp	r2, r3
 800429c:	d112      	bne.n	80042c4 <Board2_isequal+0x13a>
                                      e_p = ((varargin_1_stateB2.sonar1 ==
 800429e:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
                                              varargin_2_stateB2.sonar1) &&
 80042a0:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d10a      	bne.n	80042be <Board2_isequal+0x134>
                                             (varargin_1_stateB2.gyroYaw ==
 80042a8:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
                                              varargin_2_stateB2.gyroYaw));
 80042ac:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
                                              varargin_2_stateB2.sonar1) &&
 80042b0:	eeb4 7a67 	vcmp.f32	s14, s15
 80042b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042b8:	d101      	bne.n	80042be <Board2_isequal+0x134>
 80042ba:	2301      	movs	r3, #1
 80042bc:	e000      	b.n	80042c0 <Board2_isequal+0x136>
 80042be:	2300      	movs	r3, #0
                                      e_p = ((varargin_1_stateB2.sonar1 ==
 80042c0:	75fb      	strb	r3, [r7, #23]
 80042c2:	e025      	b.n	8004310 <Board2_isequal+0x186>
                                    } else {
                                      e_p = false;
 80042c4:	2300      	movs	r3, #0
 80042c6:	75fb      	strb	r3, [r7, #23]
 80042c8:	e022      	b.n	8004310 <Board2_isequal+0x186>
                                    }
                                  } else {
                                    e_p = false;
 80042ca:	2300      	movs	r3, #0
 80042cc:	75fb      	strb	r3, [r7, #23]
 80042ce:	e01f      	b.n	8004310 <Board2_isequal+0x186>
                                  }
                                } else {
                                  e_p = false;
 80042d0:	2300      	movs	r3, #0
 80042d2:	75fb      	strb	r3, [r7, #23]
 80042d4:	e01c      	b.n	8004310 <Board2_isequal+0x186>
                                }
                              } else {
                                e_p = false;
 80042d6:	2300      	movs	r3, #0
 80042d8:	75fb      	strb	r3, [r7, #23]
 80042da:	e019      	b.n	8004310 <Board2_isequal+0x186>
                              }
                            } else {
                              e_p = false;
 80042dc:	2300      	movs	r3, #0
 80042de:	75fb      	strb	r3, [r7, #23]
 80042e0:	e016      	b.n	8004310 <Board2_isequal+0x186>
                            }
                          } else {
                            e_p = false;
 80042e2:	2300      	movs	r3, #0
 80042e4:	75fb      	strb	r3, [r7, #23]
 80042e6:	e013      	b.n	8004310 <Board2_isequal+0x186>
                          }
                        } else {
                          e_p = false;
 80042e8:	2300      	movs	r3, #0
 80042ea:	75fb      	strb	r3, [r7, #23]
 80042ec:	e010      	b.n	8004310 <Board2_isequal+0x186>
                        }
                      } else {
                        e_p = false;
 80042ee:	2300      	movs	r3, #0
 80042f0:	75fb      	strb	r3, [r7, #23]
 80042f2:	e00d      	b.n	8004310 <Board2_isequal+0x186>
                      }
                    } else {
                      e_p = false;
 80042f4:	2300      	movs	r3, #0
 80042f6:	75fb      	strb	r3, [r7, #23]
 80042f8:	e00a      	b.n	8004310 <Board2_isequal+0x186>
                    }
                  } else {
                    e_p = false;
 80042fa:	2300      	movs	r3, #0
 80042fc:	75fb      	strb	r3, [r7, #23]
 80042fe:	e007      	b.n	8004310 <Board2_isequal+0x186>
                  }
                } else {
                  e_p = false;
 8004300:	2300      	movs	r3, #0
 8004302:	75fb      	strb	r3, [r7, #23]
 8004304:	e004      	b.n	8004310 <Board2_isequal+0x186>
                }
              } else {
                e_p = false;
 8004306:	2300      	movs	r3, #0
 8004308:	75fb      	strb	r3, [r7, #23]
 800430a:	e001      	b.n	8004310 <Board2_isequal+0x186>
              }
            } else {
              e_p = false;
 800430c:	2300      	movs	r3, #0
 800430e:	75fb      	strb	r3, [r7, #23]
            }

            if (e_p) {
 8004310:	7dfb      	ldrb	r3, [r7, #23]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d05e      	beq.n	80043d4 <Board2_isequal+0x24a>
              if (varargin_1_stateB1_motorError_1 ==
                  varargin_2_stateB1.motorError_BB) {
 8004316:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
              if (varargin_1_stateB1_motorError_1 ==
 800431a:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 800431e:	429a      	cmp	r2, r3
 8004320:	d155      	bne.n	80043ce <Board2_isequal+0x244>
                if (varargin_1_stateB1_motorError_B ==
                    varargin_2_stateB1.motorError_BA) {
 8004322:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
                if (varargin_1_stateB1_motorError_B ==
 8004326:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800432a:	429a      	cmp	r2, r3
 800432c:	d14c      	bne.n	80043c8 <Board2_isequal+0x23e>
                  if (varargin_1_stateB1_motorError_0 ==
                      varargin_2_stateB1.motorError_FB) {
 800432e:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
                  if (varargin_1_stateB1_motorError_0 ==
 8004332:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8004336:	429a      	cmp	r2, r3
 8004338:	d143      	bne.n	80043c2 <Board2_isequal+0x238>
                    if (varargin_1_stateB1_motorError_F ==
                        varargin_2_stateB1.motorError_FA) {
 800433a:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
                    if (varargin_1_stateB1_motorError_F ==
 800433e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8004342:	429a      	cmp	r2, r3
 8004344:	d13a      	bne.n	80043bc <Board2_isequal+0x232>
                      if (varargin_1_stateB1_velocity_BB ==
                          varargin_2_stateB1.velocity_BB) {
 8004346:	f9b7 3072 	ldrsh.w	r3, [r7, #114]	@ 0x72
                      if (varargin_1_stateB1_velocity_BB ==
 800434a:	f9b7 2000 	ldrsh.w	r2, [r7]
 800434e:	429a      	cmp	r2, r3
 8004350:	d131      	bne.n	80043b6 <Board2_isequal+0x22c>
                        if (varargin_1_stateB1_velocity_BA ==
                            varargin_2_stateB1.velocity_BA) {
 8004352:	f9b7 3070 	ldrsh.w	r3, [r7, #112]	@ 0x70
                        if (varargin_1_stateB1_velocity_BA ==
 8004356:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800435a:	429a      	cmp	r2, r3
 800435c:	d128      	bne.n	80043b0 <Board2_isequal+0x226>
                          if (varargin_1_stateB1_velocity_FB ==
                              varargin_2_stateB1.velocity_FB) {
 800435e:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	@ 0x6e
                          if (varargin_1_stateB1_velocity_FB ==
 8004362:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004366:	429a      	cmp	r2, r3
 8004368:	d11f      	bne.n	80043aa <Board2_isequal+0x220>
                            if (varargin_1_stateB1_velocity_FA ==
                                varargin_2_stateB1.velocity_FA) {
 800436a:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
                            if (varargin_1_stateB1_velocity_FA ==
 800436e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004372:	429a      	cmp	r2, r3
 8004374:	d116      	bne.n	80043a4 <Board2_isequal+0x21a>
                              e_p = ((varargin_1_stateB1_temperature ==
                                      varargin_2_stateB1.temperature) &&
 8004376:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 800437a:	ed97 7a02 	vldr	s14, [r7, #8]
 800437e:	eeb4 7a67 	vcmp.f32	s14, s15
 8004382:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004386:	d10a      	bne.n	800439e <Board2_isequal+0x214>
                                     (varargin_1_stateB1_battery_volt ==
                                      varargin_2_stateB1.battery_voltage));
 8004388:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
                                      varargin_2_stateB1.temperature) &&
 800438c:	ed97 7a03 	vldr	s14, [r7, #12]
 8004390:	eeb4 7a67 	vcmp.f32	s14, s15
 8004394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004398:	d101      	bne.n	800439e <Board2_isequal+0x214>
 800439a:	2301      	movs	r3, #1
 800439c:	e000      	b.n	80043a0 <Board2_isequal+0x216>
 800439e:	2300      	movs	r3, #0
                              e_p = ((varargin_1_stateB1_temperature ==
 80043a0:	75fb      	strb	r3, [r7, #23]
 80043a2:	e028      	b.n	80043f6 <Board2_isequal+0x26c>
                            } else {
                              e_p = false;
 80043a4:	2300      	movs	r3, #0
 80043a6:	75fb      	strb	r3, [r7, #23]
 80043a8:	e025      	b.n	80043f6 <Board2_isequal+0x26c>
                            }
                          } else {
                            e_p = false;
 80043aa:	2300      	movs	r3, #0
 80043ac:	75fb      	strb	r3, [r7, #23]
 80043ae:	e022      	b.n	80043f6 <Board2_isequal+0x26c>
                          }
                        } else {
                          e_p = false;
 80043b0:	2300      	movs	r3, #0
 80043b2:	75fb      	strb	r3, [r7, #23]
 80043b4:	e01f      	b.n	80043f6 <Board2_isequal+0x26c>
                        }
                      } else {
                        e_p = false;
 80043b6:	2300      	movs	r3, #0
 80043b8:	75fb      	strb	r3, [r7, #23]
 80043ba:	e01c      	b.n	80043f6 <Board2_isequal+0x26c>
                      }
                    } else {
                      e_p = false;
 80043bc:	2300      	movs	r3, #0
 80043be:	75fb      	strb	r3, [r7, #23]
 80043c0:	e019      	b.n	80043f6 <Board2_isequal+0x26c>
                    }
                  } else {
                    e_p = false;
 80043c2:	2300      	movs	r3, #0
 80043c4:	75fb      	strb	r3, [r7, #23]
 80043c6:	e016      	b.n	80043f6 <Board2_isequal+0x26c>
                  }
                } else {
                  e_p = false;
 80043c8:	2300      	movs	r3, #0
 80043ca:	75fb      	strb	r3, [r7, #23]
 80043cc:	e013      	b.n	80043f6 <Board2_isequal+0x26c>
                }
              } else {
                e_p = false;
 80043ce:	2300      	movs	r3, #0
 80043d0:	75fb      	strb	r3, [r7, #23]
 80043d2:	e010      	b.n	80043f6 <Board2_isequal+0x26c>
              }
            } else {
              e_p = false;
 80043d4:	2300      	movs	r3, #0
 80043d6:	75fb      	strb	r3, [r7, #23]
 80043d8:	e00d      	b.n	80043f6 <Board2_isequal+0x26c>
            }
          } else {
            e_p = false;
 80043da:	2300      	movs	r3, #0
 80043dc:	75fb      	strb	r3, [r7, #23]
 80043de:	e00a      	b.n	80043f6 <Board2_isequal+0x26c>
          }
        } else {
          e_p = false;
 80043e0:	2300      	movs	r3, #0
 80043e2:	75fb      	strb	r3, [r7, #23]
 80043e4:	e007      	b.n	80043f6 <Board2_isequal+0x26c>
        }
      } else {
        e_p = false;
 80043e6:	2300      	movs	r3, #0
 80043e8:	75fb      	strb	r3, [r7, #23]
 80043ea:	e004      	b.n	80043f6 <Board2_isequal+0x26c>
      }
    } else {
      e_p = false;
 80043ec:	2300      	movs	r3, #0
 80043ee:	75fb      	strb	r3, [r7, #23]
 80043f0:	e001      	b.n	80043f6 <Board2_isequal+0x26c>
    }
  } else {
    e_p = false;
 80043f2:	2300      	movs	r3, #0
 80043f4:	75fb      	strb	r3, [r7, #23]
  }

  if (e_p) {
 80043f6:	7dfb      	ldrb	r3, [r7, #23]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d001      	beq.n	8004400 <Board2_isequal+0x276>
    p = true;
 80043fc:	2301      	movs	r3, #1
 80043fe:	75bb      	strb	r3, [r7, #22]
  }

  return p;
 8004400:	7dbb      	ldrb	r3, [r7, #22]
}
 8004402:	4618      	mov	r0, r3
 8004404:	371c      	adds	r7, #28
 8004406:	46bd      	mov	sp, r7
 8004408:	bd90      	pop	{r4, r7, pc}
	...

0800440c <Board2_Receive_global_state>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Receive_global_state(void)
{
 800440c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004410:	b0ab      	sub	sp, #172	@ 0xac
 8004412:	af20      	add	r7, sp, #128	@ 0x80
  int32_T b_previousEvent;
  boolean_T b;
  b = Board2_Is_Rx_Finished();
 8004414:	f7fc fe94 	bl	8001140 <Board2_Is_Rx_Finished>
 8004418:	4603      	mov	r3, r0
 800441a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (b) {
 800441e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004422:	2b00      	cmp	r3, #0
 8004424:	f000 80cf 	beq.w	80045c6 <Board2_Receive_global_state+0x1ba>
    b = Board2_Verify_Global_Integrity();
 8004428:	f7fd fa6e 	bl	8001908 <Board2_Verify_Global_Integrity>
 800442c:	4603      	mov	r3, r0
 800442e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (b) {
 8004432:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004436:	2b00      	cmp	r3, #0
 8004438:	f000 80b6 	beq.w	80045a8 <Board2_Receive_global_state+0x19c>
      b_previousEvent = Board2_DW.sfEvent;
 800443c:	4b75      	ldr	r3, [pc, #468]	@ (8004614 <Board2_Receive_global_state+0x208>)
 800443e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004442:	623b      	str	r3, [r7, #32]
      Board2_DW.sfEvent = Board2_event_STEP;
 8004444:	4b73      	ldr	r3, [pc, #460]	@ (8004614 <Board2_Receive_global_state+0x208>)
 8004446:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800444a:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
      if (Board2_DW.is_active_Board_decision != 0) {
 800444e:	4b71      	ldr	r3, [pc, #452]	@ (8004614 <Board2_Receive_global_state+0x208>)
 8004450:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8004454:	2b00      	cmp	r3, #0
 8004456:	d001      	beq.n	800445c <Board2_Receive_global_state+0x50>
        Board2_Board_decision();
 8004458:	f7ff fc30 	bl	8003cbc <Board2_Board_decision>
      }

      Board2_DW.sfEvent = b_previousEvent;
 800445c:	4a6d      	ldr	r2, [pc, #436]	@ (8004614 <Board2_Receive_global_state+0x208>)
 800445e:	6a3b      	ldr	r3, [r7, #32]
 8004460:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
      Board2_Raise_MTalk();
 8004464:	f7fc fdbc 	bl	8000fe0 <Board2_Raise_MTalk>
      if (Board2_isequal(Board2_DW.global_state.stateB1.battery_voltage,
 8004468:	4b6a      	ldr	r3, [pc, #424]	@ (8004614 <Board2_Receive_global_state+0x208>)
 800446a:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800446e:	4b69      	ldr	r3, [pc, #420]	@ (8004614 <Board2_Receive_global_state+0x208>)
 8004470:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8004474:	4b67      	ldr	r3, [pc, #412]	@ (8004614 <Board2_Receive_global_state+0x208>)
 8004476:	f9b3 c040 	ldrsh.w	ip, [r3, #64]	@ 0x40
 800447a:	4b66      	ldr	r3, [pc, #408]	@ (8004614 <Board2_Receive_global_state+0x208>)
 800447c:	f9b3 e042 	ldrsh.w	lr, [r3, #66]	@ 0x42
 8004480:	4b64      	ldr	r3, [pc, #400]	@ (8004614 <Board2_Receive_global_state+0x208>)
 8004482:	f9b3 8044 	ldrsh.w	r8, [r3, #68]	@ 0x44
 8004486:	4b63      	ldr	r3, [pc, #396]	@ (8004614 <Board2_Receive_global_state+0x208>)
 8004488:	f9b3 9046 	ldrsh.w	r9, [r3, #70]	@ 0x46
 800448c:	4b61      	ldr	r3, [pc, #388]	@ (8004614 <Board2_Receive_global_state+0x208>)
 800448e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8004492:	61fb      	str	r3, [r7, #28]
 8004494:	4b5f      	ldr	r3, [pc, #380]	@ (8004614 <Board2_Receive_global_state+0x208>)
 8004496:	f893 2049 	ldrb.w	r2, [r3, #73]	@ 0x49
 800449a:	61ba      	str	r2, [r7, #24]
 800449c:	4b5d      	ldr	r3, [pc, #372]	@ (8004614 <Board2_Receive_global_state+0x208>)
 800449e:	f893 104a 	ldrb.w	r1, [r3, #74]	@ 0x4a
 80044a2:	6179      	str	r1, [r7, #20]
 80044a4:	4b5b      	ldr	r3, [pc, #364]	@ (8004614 <Board2_Receive_global_state+0x208>)
 80044a6:	f893 004b 	ldrb.w	r0, [r3, #75]	@ 0x4b
 80044aa:	6138      	str	r0, [r7, #16]
 80044ac:	4b59      	ldr	r3, [pc, #356]	@ (8004614 <Board2_Receive_global_state+0x208>)
 80044ae:	f893 6064 	ldrb.w	r6, [r3, #100]	@ 0x64
 80044b2:	4b58      	ldr	r3, [pc, #352]	@ (8004614 <Board2_Receive_global_state+0x208>)
 80044b4:	f893 4065 	ldrb.w	r4, [r3, #101]	@ 0x65
 80044b8:	60fc      	str	r4, [r7, #12]
 80044ba:	4b56      	ldr	r3, [pc, #344]	@ (8004614 <Board2_Receive_global_state+0x208>)
 80044bc:	f893 5066 	ldrb.w	r5, [r3, #102]	@ 0x66
 80044c0:	60bd      	str	r5, [r7, #8]
 80044c2:	4b54      	ldr	r3, [pc, #336]	@ (8004614 <Board2_Receive_global_state+0x208>)
 80044c4:	f993 3067 	ldrsb.w	r3, [r3, #103]	@ 0x67
 80044c8:	607b      	str	r3, [r7, #4]
 80044ca:	4b52      	ldr	r3, [pc, #328]	@ (8004614 <Board2_Receive_global_state+0x208>)
 80044cc:	f893 2068 	ldrb.w	r2, [r3, #104]	@ 0x68
 80044d0:	603a      	str	r2, [r7, #0]
 80044d2:	4b50      	ldr	r3, [pc, #320]	@ (8004614 <Board2_Receive_global_state+0x208>)
 80044d4:	f893 402c 	ldrb.w	r4, [r3, #44]	@ 0x2c
 80044d8:	4b4e      	ldr	r3, [pc, #312]	@ (8004614 <Board2_Receive_global_state+0x208>)
 80044da:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
 80044de:	4b4d      	ldr	r3, [pc, #308]	@ (8004614 <Board2_Receive_global_state+0x208>)
 80044e0:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 80044e4:	4b4b      	ldr	r3, [pc, #300]	@ (8004614 <Board2_Receive_global_state+0x208>)
 80044e6:	f993 202f 	ldrsb.w	r2, [r3, #47]	@ 0x2f
 80044ea:	4b4a      	ldr	r3, [pc, #296]	@ (8004614 <Board2_Receive_global_state+0x208>)
 80044ec:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80044f0:	931e      	str	r3, [sp, #120]	@ 0x78
 80044f2:	921d      	str	r2, [sp, #116]	@ 0x74
 80044f4:	911c      	str	r1, [sp, #112]	@ 0x70
 80044f6:	901b      	str	r0, [sp, #108]	@ 0x6c
 80044f8:	941a      	str	r4, [sp, #104]	@ 0x68
 80044fa:	4b46      	ldr	r3, [pc, #280]	@ (8004614 <Board2_Receive_global_state+0x208>)
 80044fc:	ad14      	add	r5, sp, #80	@ 0x50
 80044fe:	f103 0414 	add.w	r4, r3, #20
 8004502:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004504:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004506:	e894 0003 	ldmia.w	r4, {r0, r1}
 800450a:	e885 0003 	stmia.w	r5, {r0, r1}
 800450e:	4b41      	ldr	r3, [pc, #260]	@ (8004614 <Board2_Receive_global_state+0x208>)
 8004510:	ad0f      	add	r5, sp, #60	@ 0x3c
 8004512:	461c      	mov	r4, r3
 8004514:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004516:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004518:	6823      	ldr	r3, [r4, #0]
 800451a:	602b      	str	r3, [r5, #0]
 800451c:	683a      	ldr	r2, [r7, #0]
 800451e:	920e      	str	r2, [sp, #56]	@ 0x38
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	930d      	str	r3, [sp, #52]	@ 0x34
 8004524:	68bd      	ldr	r5, [r7, #8]
 8004526:	950c      	str	r5, [sp, #48]	@ 0x30
 8004528:	68fc      	ldr	r4, [r7, #12]
 800452a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800452c:	960a      	str	r6, [sp, #40]	@ 0x28
 800452e:	4b39      	ldr	r3, [pc, #228]	@ (8004614 <Board2_Receive_global_state+0x208>)
 8004530:	ad04      	add	r5, sp, #16
 8004532:	f103 044c 	add.w	r4, r3, #76	@ 0x4c
 8004536:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004538:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800453a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800453e:	e885 0003 	stmia.w	r5, {r0, r1}
 8004542:	6938      	ldr	r0, [r7, #16]
 8004544:	9003      	str	r0, [sp, #12]
 8004546:	6979      	ldr	r1, [r7, #20]
 8004548:	9102      	str	r1, [sp, #8]
 800454a:	69ba      	ldr	r2, [r7, #24]
 800454c:	9201      	str	r2, [sp, #4]
 800454e:	69fb      	ldr	r3, [r7, #28]
 8004550:	9300      	str	r3, [sp, #0]
 8004552:	464b      	mov	r3, r9
 8004554:	4642      	mov	r2, r8
 8004556:	4671      	mov	r1, lr
 8004558:	4660      	mov	r0, ip
 800455a:	eef0 0a47 	vmov.f32	s1, s14
 800455e:	eeb0 0a67 	vmov.f32	s0, s15
 8004562:	f7ff fe12 	bl	800418a <Board2_isequal>
 8004566:	4603      	mov	r3, r0
 8004568:	2b00      	cmp	r3, #0
 800456a:	d00a      	beq.n	8004582 <Board2_Receive_global_state+0x176>
                         Board2_DW.receivedGlobalStatePacket.global_state.spc_retro,
                         Board2_DW.receivedGlobalStatePacket.global_state.limit_vel,
                         Board2_DW.receivedGlobalStatePacket.global_state.change_vel,
                         Board2_DW.receivedGlobalStatePacket.global_state.obs_detection))
      {
        Board2_DW.is_Supervisor = Board2_IN_Global_state_received;
 800456c:	4b29      	ldr	r3, [pc, #164]	@ (8004614 <Board2_Receive_global_state+0x208>)
 800456e:	2203      	movs	r2, #3
 8004570:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board2_DW.time_comm = Board2_Get_Timestamp();
 8004574:	f7fc fd3a 	bl	8000fec <Board2_Get_Timestamp>
 8004578:	4603      	mov	r3, r0
 800457a:	4a26      	ldr	r2, [pc, #152]	@ (8004614 <Board2_Receive_global_state+0x208>)
 800457c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
      Board2_Abort_Communication();
      Board2_DW.is_Board_state = Board2_IN_Degraded;
      Board2_DW.is_Degraded = Board2_IN_Restarting;
    }
  }
}
 8004580:	e042      	b.n	8004608 <Board2_Receive_global_state+0x1fc>
        Board2_exit_internal_Normal();
 8004582:	f7fc ff91 	bl	80014a8 <Board2_exit_internal_Normal>
        Board2_Close_Session();
 8004586:	f7fc fdbe 	bl	8001106 <Board2_Close_Session>
        Board2_Lower_MTalk();
 800458a:	f7fc fdc2 	bl	8001112 <Board2_Lower_MTalk>
        Board2_Abort_Communication();
 800458e:	f7fc fdb4 	bl	80010fa <Board2_Abort_Communication>
        Board2_DW.is_Board_state = Board2_IN_Single_Board;
 8004592:	4b20      	ldr	r3, [pc, #128]	@ (8004614 <Board2_Receive_global_state+0x208>)
 8004594:	2203      	movs	r2, #3
 8004596:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        Board2_DW.is_Single_Board = Board2_IN_Other_board_failure;
 800459a:	4b1e      	ldr	r3, [pc, #120]	@ (8004614 <Board2_Receive_global_state+0x208>)
 800459c:	2201      	movs	r2, #1
 800459e:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
        Board2_Compute_Degraded_Actions();
 80045a2:	f7fc fdeb 	bl	800117c <Board2_Compute_Degraded_Actions>
}
 80045a6:	e02f      	b.n	8004608 <Board2_Receive_global_state+0x1fc>
      Board2_DW.is_Supervisor = Board2_IN_Receive_global_state;
 80045a8:	4b1a      	ldr	r3, [pc, #104]	@ (8004614 <Board2_Receive_global_state+0x208>)
 80045aa:	2206      	movs	r2, #6
 80045ac:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
      Board2_Wait_Global_State();
 80045b0:	f7fc ffee 	bl	8001590 <Board2_Wait_Global_State>
      Board2_Lower_MTalk();
 80045b4:	f7fc fdad 	bl	8001112 <Board2_Lower_MTalk>
      Board2_DW.time_comm = Board2_Get_Timestamp();
 80045b8:	f7fc fd18 	bl	8000fec <Board2_Get_Timestamp>
 80045bc:	4603      	mov	r3, r0
 80045be:	4a15      	ldr	r2, [pc, #84]	@ (8004614 <Board2_Receive_global_state+0x208>)
 80045c0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
}
 80045c4:	e020      	b.n	8004608 <Board2_Receive_global_state+0x1fc>
    b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 80045c6:	4b13      	ldr	r3, [pc, #76]	@ (8004614 <Board2_Receive_global_state+0x208>)
 80045c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80045cc:	f241 517c 	movw	r1, #5500	@ 0x157c
 80045d0:	4618      	mov	r0, r3
 80045d2:	f7fc fd84 	bl	80010de <Board2_Check_Timeout_Us>
 80045d6:	4603      	mov	r3, r0
 80045d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (b) {
 80045dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d011      	beq.n	8004608 <Board2_Receive_global_state+0x1fc>
      Board2_Compute_Degraded_Actions();
 80045e4:	f7fc fdca 	bl	800117c <Board2_Compute_Degraded_Actions>
      Board2_exit_internal_Normal();
 80045e8:	f7fc ff5e 	bl	80014a8 <Board2_exit_internal_Normal>
      Board2_Close_Session();
 80045ec:	f7fc fd8b 	bl	8001106 <Board2_Close_Session>
      Board2_Lower_MTalk();
 80045f0:	f7fc fd8f 	bl	8001112 <Board2_Lower_MTalk>
      Board2_Abort_Communication();
 80045f4:	f7fc fd81 	bl	80010fa <Board2_Abort_Communication>
      Board2_DW.is_Board_state = Board2_IN_Degraded;
 80045f8:	4b06      	ldr	r3, [pc, #24]	@ (8004614 <Board2_Receive_global_state+0x208>)
 80045fa:	2201      	movs	r2, #1
 80045fc:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
      Board2_DW.is_Degraded = Board2_IN_Restarting;
 8004600:	4b04      	ldr	r3, [pc, #16]	@ (8004614 <Board2_Receive_global_state+0x208>)
 8004602:	2202      	movs	r2, #2
 8004604:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
}
 8004608:	bf00      	nop
 800460a:	372c      	adds	r7, #44	@ 0x2c
 800460c:	46bd      	mov	sp, r7
 800460e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004612:	bf00      	nop
 8004614:	200001f8 	.word	0x200001f8

08004618 <Board2_Verify_State_Integrity>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Verify_State_Integrity(void)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	af00      	add	r7, sp, #0
  return CRC_Check_State(&Board2_DW.receivedStatePacket);
 800461c:	4802      	ldr	r0, [pc, #8]	@ (8004628 <Board2_Verify_State_Integrity+0x10>)
 800461e:	f002 fbbb 	bl	8006d98 <CRC_Check_State>
 8004622:	4603      	mov	r3, r0
}
 8004624:	4618      	mov	r0, r3
 8004626:	bd80      	pop	{r7, pc}
 8004628:	20000298 	.word	0x20000298

0800462c <Board2_Obs_Sonar2>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Obs_Sonar2(void)
{
 800462c:	b480      	push	{r7}
 800462e:	af00      	add	r7, sp, #0
  return (Board2_DW.state.sonar2 >= Board2_MIN_DISTANCE) &&
 8004630:	4b09      	ldr	r3, [pc, #36]	@ (8004658 <Board2_Obs_Sonar2+0x2c>)
 8004632:	f8b3 30be 	ldrh.w	r3, [r3, #190]	@ 0xbe
 8004636:	2b95      	cmp	r3, #149	@ 0x95
 8004638:	d907      	bls.n	800464a <Board2_Obs_Sonar2+0x1e>
    (Board2_DW.state.sonar2 <= Board2_MAX_DISTANCE);
 800463a:	4b07      	ldr	r3, [pc, #28]	@ (8004658 <Board2_Obs_Sonar2+0x2c>)
 800463c:	f8b3 30be 	ldrh.w	r3, [r3, #190]	@ 0xbe
  return (Board2_DW.state.sonar2 >= Board2_MIN_DISTANCE) &&
 8004640:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8004644:	d801      	bhi.n	800464a <Board2_Obs_Sonar2+0x1e>
 8004646:	2301      	movs	r3, #1
 8004648:	e000      	b.n	800464c <Board2_Obs_Sonar2+0x20>
 800464a:	2300      	movs	r3, #0
 800464c:	b2db      	uxtb	r3, r3
}
 800464e:	4618      	mov	r0, r3
 8004650:	46bd      	mov	sp, r7
 8004652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004656:	4770      	bx	lr
 8004658:	200001f8 	.word	0x200001f8

0800465c <Board2_Check_Timeout_Ms>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Check_Timeout_Ms(uint32_T b_start_time, uint32_T
  b_min_elapsed_time)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	6039      	str	r1, [r7, #0]
  return Time_Check_Elapsed_ms(b_start_time, b_min_elapsed_time);
 8004666:	6839      	ldr	r1, [r7, #0]
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f002 fca5 	bl	8006fb8 <Time_Check_Elapsed_ms>
 800466e:	4603      	mov	r3, r0
}
 8004670:	4618      	mov	r0, r3
 8004672:	3708      	adds	r7, #8
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <Board2_Obs_Sonar1>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Obs_Sonar1(void)
{
 8004678:	b480      	push	{r7}
 800467a:	af00      	add	r7, sp, #0
  return (Board2_DW.state.sonar1 >= Board2_MIN_DISTANCE) &&
 800467c:	4b09      	ldr	r3, [pc, #36]	@ (80046a4 <Board2_Obs_Sonar1+0x2c>)
 800467e:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 8004682:	2b95      	cmp	r3, #149	@ 0x95
 8004684:	d907      	bls.n	8004696 <Board2_Obs_Sonar1+0x1e>
    (Board2_DW.state.sonar1 <= Board2_MAX_DISTANCE);
 8004686:	4b07      	ldr	r3, [pc, #28]	@ (80046a4 <Board2_Obs_Sonar1+0x2c>)
 8004688:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
  return (Board2_DW.state.sonar1 >= Board2_MIN_DISTANCE) &&
 800468c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8004690:	d801      	bhi.n	8004696 <Board2_Obs_Sonar1+0x1e>
 8004692:	2301      	movs	r3, #1
 8004694:	e000      	b.n	8004698 <Board2_Obs_Sonar1+0x20>
 8004696:	2300      	movs	r3, #0
 8004698:	b2db      	uxtb	r3, r3
}
 800469a:	4618      	mov	r0, r3
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr
 80046a4:	200001f8 	.word	0x200001f8

080046a8 <Board2_Obs_Sonar3>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Obs_Sonar3(void)
{
 80046a8:	b480      	push	{r7}
 80046aa:	af00      	add	r7, sp, #0
  return (Board2_DW.state.sonar3 >= Board2_MIN_DISTANCE) &&
 80046ac:	4b09      	ldr	r3, [pc, #36]	@ (80046d4 <Board2_Obs_Sonar3+0x2c>)
 80046ae:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	@ 0xc0
 80046b2:	2b95      	cmp	r3, #149	@ 0x95
 80046b4:	d907      	bls.n	80046c6 <Board2_Obs_Sonar3+0x1e>
    (Board2_DW.state.sonar3 <= Board2_MAX_DISTANCE);
 80046b6:	4b07      	ldr	r3, [pc, #28]	@ (80046d4 <Board2_Obs_Sonar3+0x2c>)
 80046b8:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	@ 0xc0
  return (Board2_DW.state.sonar3 >= Board2_MIN_DISTANCE) &&
 80046bc:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80046c0:	d801      	bhi.n	80046c6 <Board2_Obs_Sonar3+0x1e>
 80046c2:	2301      	movs	r3, #1
 80046c4:	e000      	b.n	80046c8 <Board2_Obs_Sonar3+0x20>
 80046c6:	2300      	movs	r3, #0
 80046c8:	b2db      	uxtb	r3, r3
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr
 80046d4:	200001f8 	.word	0x200001f8

080046d8 <Board2_Low_Voltage>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Low_Voltage(void)
{
 80046d8:	b480      	push	{r7}
 80046da:	af00      	add	r7, sp, #0
  return Board2_DW.receivedStatePacket.state.battery_voltage <=
 80046dc:	4b08      	ldr	r3, [pc, #32]	@ (8004700 <Board2_Low_Voltage+0x28>)
 80046de:	edd3 7a28 	vldr	s15, [r3, #160]	@ 0xa0
 80046e2:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8004704 <Board2_Low_Voltage+0x2c>
 80046e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046ee:	bf94      	ite	ls
 80046f0:	2301      	movls	r3, #1
 80046f2:	2300      	movhi	r3, #0
 80046f4:	b2db      	uxtb	r3, r3
    Board2_LOW_VOLTAGE;
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	46bd      	mov	sp, r7
 80046fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fe:	4770      	bx	lr
 8004700:	200001f8 	.word	0x200001f8
 8004704:	411d47ae 	.word	0x411d47ae

08004708 <Board2_High_Temp>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_High_Temp(void)
{
 8004708:	b480      	push	{r7}
 800470a:	af00      	add	r7, sp, #0
  return Board2_DW.receivedStatePacket.state.temperature >=
 800470c:	4b08      	ldr	r3, [pc, #32]	@ (8004730 <Board2_High_Temp+0x28>)
 800470e:	edd3 7a29 	vldr	s15, [r3, #164]	@ 0xa4
 8004712:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8004734 <Board2_High_Temp+0x2c>
 8004716:	eef4 7ac7 	vcmpe.f32	s15, s14
 800471a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800471e:	bfac      	ite	ge
 8004720:	2301      	movge	r3, #1
 8004722:	2300      	movlt	r3, #0
 8004724:	b2db      	uxtb	r3, r3
    Board2_HIGH_TEMPERATURE;
}
 8004726:	4618      	mov	r0, r3
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr
 8004730:	200001f8 	.word	0x200001f8
 8004734:	42700000 	.word	0x42700000

08004738 <Boa_Battery_temperature_manager>:

/* Function for Chart: '<Root>/Board2' */
static void Boa_Battery_temperature_manager(void)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b082      	sub	sp, #8
 800473c:	af00      	add	r7, sp, #0
  boolean_T b;
  if ((Board2_DW.is_active_Normal_velocity != 0) &&
 800473e:	4b81      	ldr	r3, [pc, #516]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 8004740:	f893 310f 	ldrb.w	r3, [r3, #271]	@ 0x10f
 8004744:	2b00      	cmp	r3, #0
 8004746:	d00f      	beq.n	8004768 <Boa_Battery_temperature_manager+0x30>
      (Board2_DW.is_Normal_velocity == Board2_IN_No_limitation) &&
 8004748:	4b7e      	ldr	r3, [pc, #504]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 800474a:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
  if ((Board2_DW.is_active_Normal_velocity != 0) &&
 800474e:	2b01      	cmp	r3, #1
 8004750:	d10a      	bne.n	8004768 <Boa_Battery_temperature_manager+0x30>
      (Board2_DW.sfEvent == Board2_event_STEP)) {
 8004752:	4b7c      	ldr	r3, [pc, #496]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 8004754:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
      (Board2_DW.is_Normal_velocity == Board2_IN_No_limitation) &&
 8004758:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800475c:	4293      	cmp	r3, r2
 800475e:	d103      	bne.n	8004768 <Boa_Battery_temperature_manager+0x30>
    Board2_DW.limit_velocity = false;
 8004760:	4b78      	ldr	r3, [pc, #480]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 8004762:	2200      	movs	r2, #0
 8004764:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
  }

  if (Board2_DW.is_active_Battery_manager != 0) {
 8004768:	4b76      	ldr	r3, [pc, #472]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 800476a:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 800476e:	2b00      	cmp	r3, #0
 8004770:	d04f      	beq.n	8004812 <Boa_Battery_temperature_manager+0xda>
    switch (Board2_DW.is_Battery_manager) {
 8004772:	4b74      	ldr	r3, [pc, #464]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 8004774:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 8004778:	2b01      	cmp	r3, #1
 800477a:	d002      	beq.n	8004782 <Boa_Battery_temperature_manager+0x4a>
 800477c:	2b02      	cmp	r3, #2
 800477e:	d02b      	beq.n	80047d8 <Boa_Battery_temperature_manager+0xa0>
 8004780:	e047      	b.n	8004812 <Boa_Battery_temperature_manager+0xda>
     case Board2_IN_Limited:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8004782:	4b70      	ldr	r3, [pc, #448]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 8004784:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004788:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800478c:	4293      	cmp	r3, r2
 800478e:	d109      	bne.n	80047a4 <Boa_Battery_temperature_manager+0x6c>
        b = !Board2_Low_Voltage();
 8004790:	f7ff ffa2 	bl	80046d8 <Board2_Low_Voltage>
 8004794:	4603      	mov	r3, r0
 8004796:	2b00      	cmp	r3, #0
 8004798:	bf0c      	ite	eq
 800479a:	2301      	moveq	r3, #1
 800479c:	2300      	movne	r3, #0
 800479e:	b2db      	uxtb	r3, r3
 80047a0:	71fb      	strb	r3, [r7, #7]
 80047a2:	e001      	b.n	80047a8 <Boa_Battery_temperature_manager+0x70>
      } else {
        b = false;
 80047a4:	2300      	movs	r3, #0
 80047a6:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 80047a8:	79fb      	ldrb	r3, [r7, #7]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d004      	beq.n	80047b8 <Boa_Battery_temperature_manager+0x80>
        Board2_DW.is_Battery_manager = Board2_IN_Normal;
 80047ae:	4b65      	ldr	r3, [pc, #404]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 80047b0:	2202      	movs	r2, #2
 80047b2:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
      } else if (Board2_DW.sfEvent == Board2_event_STEP) {
        Board2_DW.is_Battery_manager = Board2_IN_Limited;
        Board2_DW.limit_velocity = true;
      }
      break;
 80047b6:	e029      	b.n	800480c <Boa_Battery_temperature_manager+0xd4>
      } else if (Board2_DW.sfEvent == Board2_event_STEP) {
 80047b8:	4b62      	ldr	r3, [pc, #392]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 80047ba:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80047be:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d122      	bne.n	800480c <Boa_Battery_temperature_manager+0xd4>
        Board2_DW.is_Battery_manager = Board2_IN_Limited;
 80047c6:	4b5f      	ldr	r3, [pc, #380]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 80047c8:	2201      	movs	r2, #1
 80047ca:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
        Board2_DW.limit_velocity = true;
 80047ce:	4b5d      	ldr	r3, [pc, #372]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 80047d0:	2201      	movs	r2, #1
 80047d2:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
      break;
 80047d6:	e019      	b.n	800480c <Boa_Battery_temperature_manager+0xd4>

     case Board2_IN_Normal:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 80047d8:	4b5a      	ldr	r3, [pc, #360]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 80047da:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80047de:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d104      	bne.n	80047f0 <Boa_Battery_temperature_manager+0xb8>
        b = Board2_Low_Voltage();
 80047e6:	f7ff ff77 	bl	80046d8 <Board2_Low_Voltage>
 80047ea:	4603      	mov	r3, r0
 80047ec:	71fb      	strb	r3, [r7, #7]
 80047ee:	e001      	b.n	80047f4 <Boa_Battery_temperature_manager+0xbc>
      } else {
        b = false;
 80047f0:	2300      	movs	r3, #0
 80047f2:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 80047f4:	79fb      	ldrb	r3, [r7, #7]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d00a      	beq.n	8004810 <Boa_Battery_temperature_manager+0xd8>
        Board2_DW.is_Battery_manager = Board2_IN_Limited;
 80047fa:	4b52      	ldr	r3, [pc, #328]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 80047fc:	2201      	movs	r2, #1
 80047fe:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
        Board2_DW.limit_velocity = true;
 8004802:	4b50      	ldr	r3, [pc, #320]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 8004804:	2201      	movs	r2, #1
 8004806:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
      }
      break;
 800480a:	e001      	b.n	8004810 <Boa_Battery_temperature_manager+0xd8>
      break;
 800480c:	bf00      	nop
 800480e:	e000      	b.n	8004812 <Boa_Battery_temperature_manager+0xda>
      break;
 8004810:	bf00      	nop
    }
  }

  if (Board2_DW.is_active_Temperature_manager != 0) {
 8004812:	4b4c      	ldr	r3, [pc, #304]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 8004814:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 8004818:	2b00      	cmp	r3, #0
 800481a:	f000 808f 	beq.w	800493c <Boa_Battery_temperature_manager+0x204>
    switch (Board2_DW.is_Temperature_manager) {
 800481e:	4b49      	ldr	r3, [pc, #292]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 8004820:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8004824:	2b03      	cmp	r3, #3
 8004826:	d068      	beq.n	80048fa <Boa_Battery_temperature_manager+0x1c2>
 8004828:	2b03      	cmp	r3, #3
 800482a:	f300 8087 	bgt.w	800493c <Boa_Battery_temperature_manager+0x204>
 800482e:	2b01      	cmp	r3, #1
 8004830:	d002      	beq.n	8004838 <Boa_Battery_temperature_manager+0x100>
 8004832:	2b02      	cmp	r3, #2
 8004834:	d036      	beq.n	80048a4 <Boa_Battery_temperature_manager+0x16c>
        Board2_DW.time_temp = Board2_Get_Timestamp();
      }
      break;
    }
  }
}
 8004836:	e081      	b.n	800493c <Boa_Battery_temperature_manager+0x204>
      if ((Board2_DW.sfEvent == Board2_event_STEP) && Board2_Check_Timeout_Ms
 8004838:	4b42      	ldr	r3, [pc, #264]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 800483a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800483e:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004842:	4293      	cmp	r3, r2
 8004844:	d113      	bne.n	800486e <Boa_Battery_temperature_manager+0x136>
 8004846:	4b3f      	ldr	r3, [pc, #252]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 8004848:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800484c:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8004850:	4618      	mov	r0, r3
 8004852:	f7ff ff03 	bl	800465c <Board2_Check_Timeout_Ms>
 8004856:	4603      	mov	r3, r0
 8004858:	2b00      	cmp	r3, #0
 800485a:	d008      	beq.n	800486e <Boa_Battery_temperature_manager+0x136>
        Board2_DW.is_Temperature_manager = Board2_IN_Limited_l;
 800485c:	4b39      	ldr	r3, [pc, #228]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 800485e:	2202      	movs	r2, #2
 8004860:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
        Board2_DW.limit_velocity = true;
 8004864:	4b37      	ldr	r3, [pc, #220]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 8004866:	2201      	movs	r2, #1
 8004868:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
      break;
 800486c:	e061      	b.n	8004932 <Boa_Battery_temperature_manager+0x1fa>
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 800486e:	4b35      	ldr	r3, [pc, #212]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 8004870:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004874:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004878:	4293      	cmp	r3, r2
 800487a:	d109      	bne.n	8004890 <Boa_Battery_temperature_manager+0x158>
          b = !Board2_High_Temp();
 800487c:	f7ff ff44 	bl	8004708 <Board2_High_Temp>
 8004880:	4603      	mov	r3, r0
 8004882:	2b00      	cmp	r3, #0
 8004884:	bf0c      	ite	eq
 8004886:	2301      	moveq	r3, #1
 8004888:	2300      	movne	r3, #0
 800488a:	b2db      	uxtb	r3, r3
 800488c:	71fb      	strb	r3, [r7, #7]
 800488e:	e001      	b.n	8004894 <Boa_Battery_temperature_manager+0x15c>
          b = false;
 8004890:	2300      	movs	r3, #0
 8004892:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004894:	79fb      	ldrb	r3, [r7, #7]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d04b      	beq.n	8004932 <Boa_Battery_temperature_manager+0x1fa>
          Board2_DW.is_Temperature_manager = Board2_IN_Normal_d;
 800489a:	4b2a      	ldr	r3, [pc, #168]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 800489c:	2203      	movs	r2, #3
 800489e:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      break;
 80048a2:	e046      	b.n	8004932 <Boa_Battery_temperature_manager+0x1fa>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 80048a4:	4b27      	ldr	r3, [pc, #156]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 80048a6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80048aa:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d109      	bne.n	80048c6 <Boa_Battery_temperature_manager+0x18e>
        b = !Board2_High_Temp();
 80048b2:	f7ff ff29 	bl	8004708 <Board2_High_Temp>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	bf0c      	ite	eq
 80048bc:	2301      	moveq	r3, #1
 80048be:	2300      	movne	r3, #0
 80048c0:	b2db      	uxtb	r3, r3
 80048c2:	71fb      	strb	r3, [r7, #7]
 80048c4:	e001      	b.n	80048ca <Boa_Battery_temperature_manager+0x192>
        b = false;
 80048c6:	2300      	movs	r3, #0
 80048c8:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80048ca:	79fb      	ldrb	r3, [r7, #7]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d004      	beq.n	80048da <Boa_Battery_temperature_manager+0x1a2>
        Board2_DW.is_Temperature_manager = Board2_IN_Normal_d;
 80048d0:	4b1c      	ldr	r3, [pc, #112]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 80048d2:	2203      	movs	r2, #3
 80048d4:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      break;
 80048d8:	e02d      	b.n	8004936 <Boa_Battery_temperature_manager+0x1fe>
      } else if (Board2_DW.sfEvent == Board2_event_STEP) {
 80048da:	4b1a      	ldr	r3, [pc, #104]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 80048dc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80048e0:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d126      	bne.n	8004936 <Boa_Battery_temperature_manager+0x1fe>
        Board2_DW.is_Temperature_manager = Board2_IN_Limited_l;
 80048e8:	4b16      	ldr	r3, [pc, #88]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 80048ea:	2202      	movs	r2, #2
 80048ec:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
        Board2_DW.limit_velocity = true;
 80048f0:	4b14      	ldr	r3, [pc, #80]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
      break;
 80048f8:	e01d      	b.n	8004936 <Boa_Battery_temperature_manager+0x1fe>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 80048fa:	4b12      	ldr	r3, [pc, #72]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 80048fc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004900:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004904:	4293      	cmp	r3, r2
 8004906:	d104      	bne.n	8004912 <Boa_Battery_temperature_manager+0x1da>
        b = Board2_High_Temp();
 8004908:	f7ff fefe 	bl	8004708 <Board2_High_Temp>
 800490c:	4603      	mov	r3, r0
 800490e:	71fb      	strb	r3, [r7, #7]
 8004910:	e001      	b.n	8004916 <Boa_Battery_temperature_manager+0x1de>
        b = false;
 8004912:	2300      	movs	r3, #0
 8004914:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004916:	79fb      	ldrb	r3, [r7, #7]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d00e      	beq.n	800493a <Boa_Battery_temperature_manager+0x202>
        Board2_DW.is_Temperature_manager = Board2_IN_High_temperature;
 800491c:	4b09      	ldr	r3, [pc, #36]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 800491e:	2201      	movs	r2, #1
 8004920:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
        Board2_DW.time_temp = Board2_Get_Timestamp();
 8004924:	f7fc fb62 	bl	8000fec <Board2_Get_Timestamp>
 8004928:	4603      	mov	r3, r0
 800492a:	4a06      	ldr	r2, [pc, #24]	@ (8004944 <Boa_Battery_temperature_manager+0x20c>)
 800492c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8004930:	e003      	b.n	800493a <Boa_Battery_temperature_manager+0x202>
      break;
 8004932:	bf00      	nop
 8004934:	e002      	b.n	800493c <Boa_Battery_temperature_manager+0x204>
      break;
 8004936:	bf00      	nop
 8004938:	e000      	b.n	800493c <Boa_Battery_temperature_manager+0x204>
      break;
 800493a:	bf00      	nop
}
 800493c:	bf00      	nop
 800493e:	3708      	adds	r7, #8
 8004940:	46bd      	mov	sp, r7
 8004942:	bd80      	pop	{r7, pc}
 8004944:	200001f8 	.word	0x200001f8

08004948 <Board2_Button2_Pressed>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Button2_Pressed(void)
{
 8004948:	b480      	push	{r7}
 800494a:	b083      	sub	sp, #12
 800494c:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent != Board2_event_STEP) {
 800494e:	4b12      	ldr	r3, [pc, #72]	@ (8004998 <Board2_Button2_Pressed+0x50>)
 8004950:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004954:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004958:	4293      	cmp	r3, r2
 800495a:	d002      	beq.n	8004962 <Board2_Button2_Pressed+0x1a>
    y = false;
 800495c:	2300      	movs	r3, #0
 800495e:	71fb      	strb	r3, [r7, #7]
 8004960:	e013      	b.n	800498a <Board2_Button2_Pressed+0x42>
  } else {
    y = (Board2_DW.state.button2 && (!Board2_DW.prev_button2));
 8004962:	4b0d      	ldr	r3, [pc, #52]	@ (8004998 <Board2_Button2_Pressed+0x50>)
 8004964:	f893 30c7 	ldrb.w	r3, [r3, #199]	@ 0xc7
 8004968:	2b00      	cmp	r3, #0
 800496a:	d006      	beq.n	800497a <Board2_Button2_Pressed+0x32>
 800496c:	4b0a      	ldr	r3, [pc, #40]	@ (8004998 <Board2_Button2_Pressed+0x50>)
 800496e:	f893 313e 	ldrb.w	r3, [r3, #318]	@ 0x13e
 8004972:	2b00      	cmp	r3, #0
 8004974:	d101      	bne.n	800497a <Board2_Button2_Pressed+0x32>
 8004976:	2301      	movs	r3, #1
 8004978:	e000      	b.n	800497c <Board2_Button2_Pressed+0x34>
 800497a:	2300      	movs	r3, #0
 800497c:	71fb      	strb	r3, [r7, #7]
    Board2_DW.prev_button2 = Board2_DW.state.button2;
 800497e:	4b06      	ldr	r3, [pc, #24]	@ (8004998 <Board2_Button2_Pressed+0x50>)
 8004980:	f893 20c7 	ldrb.w	r2, [r3, #199]	@ 0xc7
 8004984:	4b04      	ldr	r3, [pc, #16]	@ (8004998 <Board2_Button2_Pressed+0x50>)
 8004986:	f883 213e 	strb.w	r2, [r3, #318]	@ 0x13e
  }

  return y;
 800498a:	79fb      	ldrb	r3, [r7, #7]
}
 800498c:	4618      	mov	r0, r3
 800498e:	370c      	adds	r7, #12
 8004990:	46bd      	mov	sp, r7
 8004992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004996:	4770      	bx	lr
 8004998:	200001f8 	.word	0x200001f8

0800499c <Board2_Button1_Pressed>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Button1_Pressed(void)
{
 800499c:	b480      	push	{r7}
 800499e:	b083      	sub	sp, #12
 80049a0:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent != Board2_event_STEP) {
 80049a2:	4b12      	ldr	r3, [pc, #72]	@ (80049ec <Board2_Button1_Pressed+0x50>)
 80049a4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80049a8:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d002      	beq.n	80049b6 <Board2_Button1_Pressed+0x1a>
    y = false;
 80049b0:	2300      	movs	r3, #0
 80049b2:	71fb      	strb	r3, [r7, #7]
 80049b4:	e013      	b.n	80049de <Board2_Button1_Pressed+0x42>
  } else {
    y = (Board2_DW.state.button1 && (!Board2_DW.prev_button1));
 80049b6:	4b0d      	ldr	r3, [pc, #52]	@ (80049ec <Board2_Button1_Pressed+0x50>)
 80049b8:	f893 30c6 	ldrb.w	r3, [r3, #198]	@ 0xc6
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d006      	beq.n	80049ce <Board2_Button1_Pressed+0x32>
 80049c0:	4b0a      	ldr	r3, [pc, #40]	@ (80049ec <Board2_Button1_Pressed+0x50>)
 80049c2:	f893 313d 	ldrb.w	r3, [r3, #317]	@ 0x13d
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d101      	bne.n	80049ce <Board2_Button1_Pressed+0x32>
 80049ca:	2301      	movs	r3, #1
 80049cc:	e000      	b.n	80049d0 <Board2_Button1_Pressed+0x34>
 80049ce:	2300      	movs	r3, #0
 80049d0:	71fb      	strb	r3, [r7, #7]
    Board2_DW.prev_button1 = Board2_DW.state.button1;
 80049d2:	4b06      	ldr	r3, [pc, #24]	@ (80049ec <Board2_Button1_Pressed+0x50>)
 80049d4:	f893 20c6 	ldrb.w	r2, [r3, #198]	@ 0xc6
 80049d8:	4b04      	ldr	r3, [pc, #16]	@ (80049ec <Board2_Button1_Pressed+0x50>)
 80049da:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d
  }

  return y;
 80049de:	79fb      	ldrb	r3, [r7, #7]
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	370c      	adds	r7, #12
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr
 80049ec:	200001f8 	.word	0x200001f8

080049f0 <Board2_Global_state_compute>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Global_state_compute(void)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af00      	add	r7, sp, #0
  boolean_T j;
  if (Board2_DW.is_active_Moving_obstacle != 0) {
 80049f6:	4ba9      	ldr	r3, [pc, #676]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 80049f8:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	f000 80ff 	beq.w	8004c00 <Board2_Global_state_compute+0x210>
    if ((Board2_DW.is_active_No_obstacle != 0) && (Board2_DW.is_No_obstacle ==
 8004a02:	4ba6      	ldr	r3, [pc, #664]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004a04:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d013      	beq.n	8004a34 <Board2_Global_state_compute+0x44>
 8004a0c:	4ba3      	ldr	r3, [pc, #652]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004a0e:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 8004a12:	2b01      	cmp	r3, #1
 8004a14:	d10e      	bne.n	8004a34 <Board2_Global_state_compute+0x44>
         Board2_IN_No_movements) && (Board2_DW.sfEvent == Board2_event_STEP)) {
 8004a16:	4ba1      	ldr	r3, [pc, #644]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004a18:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004a1c:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d107      	bne.n	8004a34 <Board2_Global_state_compute+0x44>
      Board2_DW.moving_from_left = false;
 8004a24:	4b9d      	ldr	r3, [pc, #628]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004a26:	2200      	movs	r2, #0
 8004a28:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
      Board2_DW.moving_from_right = false;
 8004a2c:	4b9b      	ldr	r3, [pc, #620]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004a2e:	2200      	movs	r2, #0
 8004a30:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
    }

    if (Board2_DW.is_active_Obstacle_from_left != 0) {
 8004a34:	4b99      	ldr	r3, [pc, #612]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004a36:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d06d      	beq.n	8004b1a <Board2_Global_state_compute+0x12a>
      switch (Board2_DW.is_Obstacle_from_left) {
 8004a3e:	4b97      	ldr	r3, [pc, #604]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004a40:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 8004a44:	2b03      	cmp	r3, #3
 8004a46:	d03c      	beq.n	8004ac2 <Board2_Global_state_compute+0xd2>
 8004a48:	2b03      	cmp	r3, #3
 8004a4a:	dc66      	bgt.n	8004b1a <Board2_Global_state_compute+0x12a>
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d002      	beq.n	8004a56 <Board2_Global_state_compute+0x66>
 8004a50:	2b02      	cmp	r3, #2
 8004a52:	d005      	beq.n	8004a60 <Board2_Global_state_compute+0x70>
 8004a54:	e061      	b.n	8004b1a <Board2_Global_state_compute+0x12a>
       case Bo_IN_Moving_obstacle_from_left:
        Board2_DW.is_Obstacle_from_left = Board2_IN_Waiting;
 8004a56:	4b91      	ldr	r3, [pc, #580]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004a58:	2203      	movs	r2, #3
 8004a5a:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
        break;
 8004a5e:	e05c      	b.n	8004b1a <Board2_Global_state_compute+0x12a>

       case Board2_IN_Obstacle_left:
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 8004a60:	4b8e      	ldr	r3, [pc, #568]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004a62:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004a66:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d104      	bne.n	8004a78 <Board2_Global_state_compute+0x88>
          j = Board2_Obs_Sonar2();
 8004a6e:	f7ff fddd 	bl	800462c <Board2_Obs_Sonar2>
 8004a72:	4603      	mov	r3, r0
 8004a74:	71fb      	strb	r3, [r7, #7]
 8004a76:	e001      	b.n	8004a7c <Board2_Global_state_compute+0x8c>
        } else {
          j = false;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	71fb      	strb	r3, [r7, #7]
        }

        if (j) {
 8004a7c:	79fb      	ldrb	r3, [r7, #7]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d008      	beq.n	8004a94 <Board2_Global_state_compute+0xa4>
          Board2_DW.is_Obstacle_from_left = Bo_IN_Moving_obstacle_from_left;
 8004a82:	4b86      	ldr	r3, [pc, #536]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004a84:	2201      	movs	r2, #1
 8004a86:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
          Board2_DW.moving_from_left = true;
 8004a8a:	4b84      	ldr	r3, [pc, #528]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004a8c:	2201      	movs	r2, #1
 8004a8e:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
        } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
                   Board2_Check_Timeout_Ms(Board2_DW.time_obs_s1,
                    Board2_OBS_TIMEOUT)) {
          Board2_DW.is_Obstacle_from_left = Board2_IN_Waiting;
        }
        break;
 8004a92:	e03f      	b.n	8004b14 <Board2_Global_state_compute+0x124>
        } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8004a94:	4b81      	ldr	r3, [pc, #516]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004a96:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004a9a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d138      	bne.n	8004b14 <Board2_Global_state_compute+0x124>
                   Board2_Check_Timeout_Ms(Board2_DW.time_obs_s1,
 8004aa2:	4b7e      	ldr	r3, [pc, #504]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004aa4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004aa8:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004aac:	4618      	mov	r0, r3
 8004aae:	f7ff fdd5 	bl	800465c <Board2_Check_Timeout_Ms>
 8004ab2:	4603      	mov	r3, r0
        } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d02d      	beq.n	8004b14 <Board2_Global_state_compute+0x124>
          Board2_DW.is_Obstacle_from_left = Board2_IN_Waiting;
 8004ab8:	4b78      	ldr	r3, [pc, #480]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004aba:	2203      	movs	r2, #3
 8004abc:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
        break;
 8004ac0:	e028      	b.n	8004b14 <Board2_Global_state_compute+0x124>

       case Board2_IN_Waiting:
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 8004ac2:	4b76      	ldr	r3, [pc, #472]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004ac4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004ac8:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d111      	bne.n	8004af4 <Board2_Global_state_compute+0x104>
          if (Board2_Obs_Sonar1()) {
 8004ad0:	f7ff fdd2 	bl	8004678 <Board2_Obs_Sonar1>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d009      	beq.n	8004aee <Board2_Global_state_compute+0xfe>
            j = !Board2_Obs_Sonar2();
 8004ada:	f7ff fda7 	bl	800462c <Board2_Obs_Sonar2>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	bf0c      	ite	eq
 8004ae4:	2301      	moveq	r3, #1
 8004ae6:	2300      	movne	r3, #0
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	71fb      	strb	r3, [r7, #7]
 8004aec:	e004      	b.n	8004af8 <Board2_Global_state_compute+0x108>
          } else {
            j = false;
 8004aee:	2300      	movs	r3, #0
 8004af0:	71fb      	strb	r3, [r7, #7]
 8004af2:	e001      	b.n	8004af8 <Board2_Global_state_compute+0x108>
          }
        } else {
          j = false;
 8004af4:	2300      	movs	r3, #0
 8004af6:	71fb      	strb	r3, [r7, #7]
        }

        if (j) {
 8004af8:	79fb      	ldrb	r3, [r7, #7]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d00c      	beq.n	8004b18 <Board2_Global_state_compute+0x128>
          Board2_DW.is_Obstacle_from_left = Board2_IN_Obstacle_left;
 8004afe:	4b67      	ldr	r3, [pc, #412]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004b00:	2202      	movs	r2, #2
 8004b02:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
          Board2_DW.time_obs_s1 = Board2_Get_Timestamp();
 8004b06:	f7fc fa71 	bl	8000fec <Board2_Get_Timestamp>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	4a63      	ldr	r2, [pc, #396]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004b0e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
        }
        break;
 8004b12:	e001      	b.n	8004b18 <Board2_Global_state_compute+0x128>
        break;
 8004b14:	bf00      	nop
 8004b16:	e000      	b.n	8004b1a <Board2_Global_state_compute+0x12a>
        break;
 8004b18:	bf00      	nop
      }
    }

    if (Board2_DW.is_active_Obstacle_from_right != 0) {
 8004b1a:	4b60      	ldr	r3, [pc, #384]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004b1c:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d06d      	beq.n	8004c00 <Board2_Global_state_compute+0x210>
      switch (Board2_DW.is_Obstacle_from_right) {
 8004b24:	4b5d      	ldr	r3, [pc, #372]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004b26:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 8004b2a:	2b03      	cmp	r3, #3
 8004b2c:	d03c      	beq.n	8004ba8 <Board2_Global_state_compute+0x1b8>
 8004b2e:	2b03      	cmp	r3, #3
 8004b30:	dc66      	bgt.n	8004c00 <Board2_Global_state_compute+0x210>
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d002      	beq.n	8004b3c <Board2_Global_state_compute+0x14c>
 8004b36:	2b02      	cmp	r3, #2
 8004b38:	d005      	beq.n	8004b46 <Board2_Global_state_compute+0x156>
 8004b3a:	e061      	b.n	8004c00 <Board2_Global_state_compute+0x210>
       case B_IN_Moving_obstacle_from_right:
        Board2_DW.is_Obstacle_from_right = Board2_IN_Waiting;
 8004b3c:	4b57      	ldr	r3, [pc, #348]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004b3e:	2203      	movs	r2, #3
 8004b40:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
        break;
 8004b44:	e05c      	b.n	8004c00 <Board2_Global_state_compute+0x210>

       case Board2_IN_Obstacle_right:
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 8004b46:	4b55      	ldr	r3, [pc, #340]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004b48:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004b4c:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d104      	bne.n	8004b5e <Board2_Global_state_compute+0x16e>
          j = Board2_Obs_Sonar2();
 8004b54:	f7ff fd6a 	bl	800462c <Board2_Obs_Sonar2>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	71fb      	strb	r3, [r7, #7]
 8004b5c:	e001      	b.n	8004b62 <Board2_Global_state_compute+0x172>
        } else {
          j = false;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	71fb      	strb	r3, [r7, #7]
        }

        if (j) {
 8004b62:	79fb      	ldrb	r3, [r7, #7]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d008      	beq.n	8004b7a <Board2_Global_state_compute+0x18a>
          Board2_DW.is_Obstacle_from_right = B_IN_Moving_obstacle_from_right;
 8004b68:	4b4c      	ldr	r3, [pc, #304]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
          Board2_DW.moving_from_right = true;
 8004b70:	4b4a      	ldr	r3, [pc, #296]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004b72:	2201      	movs	r2, #1
 8004b74:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
        } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
                   Board2_Check_Timeout_Ms(Board2_DW.time_obs_s3,
                    Board2_OBS_TIMEOUT)) {
          Board2_DW.is_Obstacle_from_right = Board2_IN_Waiting;
        }
        break;
 8004b78:	e03f      	b.n	8004bfa <Board2_Global_state_compute+0x20a>
        } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8004b7a:	4b48      	ldr	r3, [pc, #288]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004b7c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004b80:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d138      	bne.n	8004bfa <Board2_Global_state_compute+0x20a>
                   Board2_Check_Timeout_Ms(Board2_DW.time_obs_s3,
 8004b88:	4b44      	ldr	r3, [pc, #272]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004b8a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004b8e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004b92:	4618      	mov	r0, r3
 8004b94:	f7ff fd62 	bl	800465c <Board2_Check_Timeout_Ms>
 8004b98:	4603      	mov	r3, r0
        } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d02d      	beq.n	8004bfa <Board2_Global_state_compute+0x20a>
          Board2_DW.is_Obstacle_from_right = Board2_IN_Waiting;
 8004b9e:	4b3f      	ldr	r3, [pc, #252]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004ba0:	2203      	movs	r2, #3
 8004ba2:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
        break;
 8004ba6:	e028      	b.n	8004bfa <Board2_Global_state_compute+0x20a>

       case Board2_IN_Waiting:
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 8004ba8:	4b3c      	ldr	r3, [pc, #240]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004baa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004bae:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d111      	bne.n	8004bda <Board2_Global_state_compute+0x1ea>
          if (Board2_Obs_Sonar3()) {
 8004bb6:	f7ff fd77 	bl	80046a8 <Board2_Obs_Sonar3>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d009      	beq.n	8004bd4 <Board2_Global_state_compute+0x1e4>
            j = !Board2_Obs_Sonar2();
 8004bc0:	f7ff fd34 	bl	800462c <Board2_Obs_Sonar2>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	bf0c      	ite	eq
 8004bca:	2301      	moveq	r3, #1
 8004bcc:	2300      	movne	r3, #0
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	71fb      	strb	r3, [r7, #7]
 8004bd2:	e004      	b.n	8004bde <Board2_Global_state_compute+0x1ee>
          } else {
            j = false;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	71fb      	strb	r3, [r7, #7]
 8004bd8:	e001      	b.n	8004bde <Board2_Global_state_compute+0x1ee>
          }
        } else {
          j = false;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	71fb      	strb	r3, [r7, #7]
        }

        if (j) {
 8004bde:	79fb      	ldrb	r3, [r7, #7]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d00c      	beq.n	8004bfe <Board2_Global_state_compute+0x20e>
          Board2_DW.is_Obstacle_from_right = Board2_IN_Obstacle_right;
 8004be4:	4b2d      	ldr	r3, [pc, #180]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004be6:	2202      	movs	r2, #2
 8004be8:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
          Board2_DW.time_obs_s3 = Board2_Get_Timestamp();
 8004bec:	f7fc f9fe 	bl	8000fec <Board2_Get_Timestamp>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	4a2a      	ldr	r2, [pc, #168]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004bf4:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        }
        break;
 8004bf8:	e001      	b.n	8004bfe <Board2_Global_state_compute+0x20e>
        break;
 8004bfa:	bf00      	nop
 8004bfc:	e000      	b.n	8004c00 <Board2_Global_state_compute+0x210>
        break;
 8004bfe:	bf00      	nop
      }
    }
  }

  if (Board2_DW.is_active_Battery_temperature_m != 0) {
 8004c00:	4b26      	ldr	r3, [pc, #152]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004c02:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d001      	beq.n	8004c0e <Board2_Global_state_compute+0x21e>
    Boa_Battery_temperature_manager();
 8004c0a:	f7ff fd95 	bl	8004738 <Boa_Battery_temperature_manager>
  }

  if (Board2_DW.is_active_Combo != 0) {
 8004c0e:	4b23      	ldr	r3, [pc, #140]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004c10:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	f000 80d7 	beq.w	8004dc8 <Board2_Global_state_compute+0x3d8>
    switch (Board2_DW.is_Combo) {
 8004c1a:	4b20      	ldr	r3, [pc, #128]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004c1c:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 8004c20:	3b01      	subs	r3, #1
 8004c22:	2b06      	cmp	r3, #6
 8004c24:	f200 80d0 	bhi.w	8004dc8 <Board2_Global_state_compute+0x3d8>
 8004c28:	a201      	add	r2, pc, #4	@ (adr r2, 8004c30 <Board2_Global_state_compute+0x240>)
 8004c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c2e:	bf00      	nop
 8004c30:	08004c4d 	.word	0x08004c4d
 8004c34:	08004cd1 	.word	0x08004cd1
 8004c38:	08004d4f 	.word	0x08004d4f
 8004c3c:	08004d59 	.word	0x08004d59
 8004c40:	08004d63 	.word	0x08004d63
 8004c44:	08004d6d 	.word	0x08004d6d
 8004c48:	08004d77 	.word	0x08004d77
     case Board2_IN_Button1_pressed_combo:
      j = Board2_Button2_Pressed();
 8004c4c:	f7ff fe7c 	bl	8004948 <Board2_Button2_Pressed>
 8004c50:	4603      	mov	r3, r0
 8004c52:	71fb      	strb	r3, [r7, #7]
      if (j) {
 8004c54:	79fb      	ldrb	r3, [r7, #7]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d010      	beq.n	8004c7c <Board2_Global_state_compute+0x28c>
        Board2_DW.is_Combo = Board2_IN_Special_retro_change;
 8004c5a:	4b10      	ldr	r3, [pc, #64]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004c5c:	2206      	movs	r2, #6
 8004c5e:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
        Board2_DW.special_retro = !Board2_DW.special_retro;
 8004c62:	4b0e      	ldr	r3, [pc, #56]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004c64:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	bf0c      	ite	eq
 8004c6c:	2301      	moveq	r3, #1
 8004c6e:	2300      	movne	r3, #0
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	461a      	mov	r2, r3
 8004c74:	4b09      	ldr	r3, [pc, #36]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004c76:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
                   Board2_Check_Timeout_Ms(Board2_DW.time_button,
                    Board2_BUTTON_TIMEOUT)) {
          Board2_DW.is_Combo = Board2_IN_Waiting_combo;
        }
      }
      break;
 8004c7a:	e0a0      	b.n	8004dbe <Board2_Global_state_compute+0x3ce>
        j = Board2_Button1_Pressed();
 8004c7c:	f7ff fe8e 	bl	800499c <Board2_Button1_Pressed>
 8004c80:	4603      	mov	r3, r0
 8004c82:	71fb      	strb	r3, [r7, #7]
        if (j) {
 8004c84:	79fb      	ldrb	r3, [r7, #7]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d00a      	beq.n	8004ca0 <Board2_Global_state_compute+0x2b0>
          Board2_DW.is_Combo = Board2_IN_Max_velocity_decrease;
 8004c8a:	4b04      	ldr	r3, [pc, #16]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004c8c:	2203      	movs	r2, #3
 8004c8e:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
          Board2_DW.change_velocity = -10;
 8004c92:	4b02      	ldr	r3, [pc, #8]	@ (8004c9c <Board2_Global_state_compute+0x2ac>)
 8004c94:	22f6      	movs	r2, #246	@ 0xf6
 8004c96:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
      break;
 8004c9a:	e090      	b.n	8004dbe <Board2_Global_state_compute+0x3ce>
 8004c9c:	200001f8 	.word	0x200001f8
        } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8004ca0:	4b4b      	ldr	r3, [pc, #300]	@ (8004dd0 <Board2_Global_state_compute+0x3e0>)
 8004ca2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004ca6:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004caa:	4293      	cmp	r3, r2
 8004cac:	f040 8087 	bne.w	8004dbe <Board2_Global_state_compute+0x3ce>
                   Board2_Check_Timeout_Ms(Board2_DW.time_button,
 8004cb0:	4b47      	ldr	r3, [pc, #284]	@ (8004dd0 <Board2_Global_state_compute+0x3e0>)
 8004cb2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004cb6:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f7ff fcce 	bl	800465c <Board2_Check_Timeout_Ms>
 8004cc0:	4603      	mov	r3, r0
        } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d07b      	beq.n	8004dbe <Board2_Global_state_compute+0x3ce>
          Board2_DW.is_Combo = Board2_IN_Waiting_combo;
 8004cc6:	4b42      	ldr	r3, [pc, #264]	@ (8004dd0 <Board2_Global_state_compute+0x3e0>)
 8004cc8:	2207      	movs	r2, #7
 8004cca:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
      break;
 8004cce:	e076      	b.n	8004dbe <Board2_Global_state_compute+0x3ce>

     case Board2_IN_Button2_pressed_combo:
      j = Board2_Button1_Pressed();
 8004cd0:	f7ff fe64 	bl	800499c <Board2_Button1_Pressed>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	71fb      	strb	r3, [r7, #7]
      if (j) {
 8004cd8:	79fb      	ldrb	r3, [r7, #7]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d010      	beq.n	8004d00 <Board2_Global_state_compute+0x310>
        Board2_DW.is_Combo = Board2_IN_Obs_detection_change;
 8004cde:	4b3c      	ldr	r3, [pc, #240]	@ (8004dd0 <Board2_Global_state_compute+0x3e0>)
 8004ce0:	2205      	movs	r2, #5
 8004ce2:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
        Board2_DW.obs_detection = !Board2_DW.obs_detection;
 8004ce6:	4b3a      	ldr	r3, [pc, #232]	@ (8004dd0 <Board2_Global_state_compute+0x3e0>)
 8004ce8:	f893 3137 	ldrb.w	r3, [r3, #311]	@ 0x137
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	bf0c      	ite	eq
 8004cf0:	2301      	moveq	r3, #1
 8004cf2:	2300      	movne	r3, #0
 8004cf4:	b2db      	uxtb	r3, r3
 8004cf6:	461a      	mov	r2, r3
 8004cf8:	4b35      	ldr	r3, [pc, #212]	@ (8004dd0 <Board2_Global_state_compute+0x3e0>)
 8004cfa:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137
                   Board2_Check_Timeout_Ms(Board2_DW.time_button,
                    Board2_BUTTON_TIMEOUT)) {
          Board2_DW.is_Combo = Board2_IN_Waiting_combo;
        }
      }
      break;
 8004cfe:	e060      	b.n	8004dc2 <Board2_Global_state_compute+0x3d2>
        j = Board2_Button2_Pressed();
 8004d00:	f7ff fe22 	bl	8004948 <Board2_Button2_Pressed>
 8004d04:	4603      	mov	r3, r0
 8004d06:	71fb      	strb	r3, [r7, #7]
        if (j) {
 8004d08:	79fb      	ldrb	r3, [r7, #7]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d008      	beq.n	8004d20 <Board2_Global_state_compute+0x330>
          Board2_DW.is_Combo = Board2_IN_Max_velocity_increase;
 8004d0e:	4b30      	ldr	r3, [pc, #192]	@ (8004dd0 <Board2_Global_state_compute+0x3e0>)
 8004d10:	2204      	movs	r2, #4
 8004d12:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
          Board2_DW.change_velocity = (int8_T)Board2_VEL_CHANGE;
 8004d16:	4b2e      	ldr	r3, [pc, #184]	@ (8004dd0 <Board2_Global_state_compute+0x3e0>)
 8004d18:	220a      	movs	r2, #10
 8004d1a:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
      break;
 8004d1e:	e050      	b.n	8004dc2 <Board2_Global_state_compute+0x3d2>
        } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8004d20:	4b2b      	ldr	r3, [pc, #172]	@ (8004dd0 <Board2_Global_state_compute+0x3e0>)
 8004d22:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004d26:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d149      	bne.n	8004dc2 <Board2_Global_state_compute+0x3d2>
                   Board2_Check_Timeout_Ms(Board2_DW.time_button,
 8004d2e:	4b28      	ldr	r3, [pc, #160]	@ (8004dd0 <Board2_Global_state_compute+0x3e0>)
 8004d30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004d34:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f7ff fc8f 	bl	800465c <Board2_Check_Timeout_Ms>
 8004d3e:	4603      	mov	r3, r0
        } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d03e      	beq.n	8004dc2 <Board2_Global_state_compute+0x3d2>
          Board2_DW.is_Combo = Board2_IN_Waiting_combo;
 8004d44:	4b22      	ldr	r3, [pc, #136]	@ (8004dd0 <Board2_Global_state_compute+0x3e0>)
 8004d46:	2207      	movs	r2, #7
 8004d48:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
      break;
 8004d4c:	e039      	b.n	8004dc2 <Board2_Global_state_compute+0x3d2>

     case Board2_IN_Max_velocity_decrease:
      Board2_DW.is_Combo = Board2_IN_Waiting_combo;
 8004d4e:	4b20      	ldr	r3, [pc, #128]	@ (8004dd0 <Board2_Global_state_compute+0x3e0>)
 8004d50:	2207      	movs	r2, #7
 8004d52:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
      break;
 8004d56:	e037      	b.n	8004dc8 <Board2_Global_state_compute+0x3d8>

     case Board2_IN_Max_velocity_increase:
      Board2_DW.is_Combo = Board2_IN_Waiting_combo;
 8004d58:	4b1d      	ldr	r3, [pc, #116]	@ (8004dd0 <Board2_Global_state_compute+0x3e0>)
 8004d5a:	2207      	movs	r2, #7
 8004d5c:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
      break;
 8004d60:	e032      	b.n	8004dc8 <Board2_Global_state_compute+0x3d8>

     case Board2_IN_Obs_detection_change:
      Board2_DW.is_Combo = Board2_IN_Waiting_combo;
 8004d62:	4b1b      	ldr	r3, [pc, #108]	@ (8004dd0 <Board2_Global_state_compute+0x3e0>)
 8004d64:	2207      	movs	r2, #7
 8004d66:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
      break;
 8004d6a:	e02d      	b.n	8004dc8 <Board2_Global_state_compute+0x3d8>

     case Board2_IN_Special_retro_change:
      Board2_DW.is_Combo = Board2_IN_Waiting_combo;
 8004d6c:	4b18      	ldr	r3, [pc, #96]	@ (8004dd0 <Board2_Global_state_compute+0x3e0>)
 8004d6e:	2207      	movs	r2, #7
 8004d70:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
      break;
 8004d74:	e028      	b.n	8004dc8 <Board2_Global_state_compute+0x3d8>

     case Board2_IN_Waiting_combo:
      j = Board2_Button1_Pressed();
 8004d76:	f7ff fe11 	bl	800499c <Board2_Button1_Pressed>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	71fb      	strb	r3, [r7, #7]
      if (j) {
 8004d7e:	79fb      	ldrb	r3, [r7, #7]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d00a      	beq.n	8004d9a <Board2_Global_state_compute+0x3aa>
        Board2_DW.is_Combo = Board2_IN_Button1_pressed_combo;
 8004d84:	4b12      	ldr	r3, [pc, #72]	@ (8004dd0 <Board2_Global_state_compute+0x3e0>)
 8004d86:	2201      	movs	r2, #1
 8004d88:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
        Board2_DW.time_button = Board2_Get_Timestamp();
 8004d8c:	f7fc f92e 	bl	8000fec <Board2_Get_Timestamp>
 8004d90:	4603      	mov	r3, r0
 8004d92:	4a0f      	ldr	r2, [pc, #60]	@ (8004dd0 <Board2_Global_state_compute+0x3e0>)
 8004d94:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        if (j) {
          Board2_DW.is_Combo = Board2_IN_Button2_pressed_combo;
          Board2_DW.time_button = Board2_Get_Timestamp();
        }
      }
      break;
 8004d98:	e015      	b.n	8004dc6 <Board2_Global_state_compute+0x3d6>
        j = Board2_Button2_Pressed();
 8004d9a:	f7ff fdd5 	bl	8004948 <Board2_Button2_Pressed>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	71fb      	strb	r3, [r7, #7]
        if (j) {
 8004da2:	79fb      	ldrb	r3, [r7, #7]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d00e      	beq.n	8004dc6 <Board2_Global_state_compute+0x3d6>
          Board2_DW.is_Combo = Board2_IN_Button2_pressed_combo;
 8004da8:	4b09      	ldr	r3, [pc, #36]	@ (8004dd0 <Board2_Global_state_compute+0x3e0>)
 8004daa:	2202      	movs	r2, #2
 8004dac:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
          Board2_DW.time_button = Board2_Get_Timestamp();
 8004db0:	f7fc f91c 	bl	8000fec <Board2_Get_Timestamp>
 8004db4:	4603      	mov	r3, r0
 8004db6:	4a06      	ldr	r2, [pc, #24]	@ (8004dd0 <Board2_Global_state_compute+0x3e0>)
 8004db8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      break;
 8004dbc:	e003      	b.n	8004dc6 <Board2_Global_state_compute+0x3d6>
      break;
 8004dbe:	bf00      	nop
 8004dc0:	e002      	b.n	8004dc8 <Board2_Global_state_compute+0x3d8>
      break;
 8004dc2:	bf00      	nop
 8004dc4:	e000      	b.n	8004dc8 <Board2_Global_state_compute+0x3d8>
      break;
 8004dc6:	bf00      	nop
    }
  }
}
 8004dc8:	bf00      	nop
 8004dca:	3708      	adds	r7, #8
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bd80      	pop	{r7, pc}
 8004dd0:	200001f8 	.word	0x200001f8

08004dd4 <Board2_Update_Global_State>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Update_Global_State(void)
{
 8004dd4:	b4b0      	push	{r4, r5, r7}
 8004dd6:	af00      	add	r7, sp, #0
  Board2_DW.global_state.stateB1 = Board2_DW.receivedStatePacket.state;
 8004dd8:	4a2c      	ldr	r2, [pc, #176]	@ (8004e8c <Board2_Update_Global_State+0xb8>)
 8004dda:	4b2c      	ldr	r3, [pc, #176]	@ (8004e8c <Board2_Update_Global_State+0xb8>)
 8004ddc:	f102 0438 	add.w	r4, r2, #56	@ 0x38
 8004de0:	f103 05a0 	add.w	r5, r3, #160	@ 0xa0
 8004de4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004de6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004de8:	682b      	ldr	r3, [r5, #0]
 8004dea:	6023      	str	r3, [r4, #0]
  Board2_DW.global_state.stateB2 = Board2_DW.state;
 8004dec:	4a27      	ldr	r2, [pc, #156]	@ (8004e8c <Board2_Update_Global_State+0xb8>)
 8004dee:	4b27      	ldr	r3, [pc, #156]	@ (8004e8c <Board2_Update_Global_State+0xb8>)
 8004df0:	f102 044c 	add.w	r4, r2, #76	@ 0x4c
 8004df4:	f103 05b8 	add.w	r5, r3, #184	@ 0xb8
 8004df8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004dfa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004dfc:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004e00:	e884 0003 	stmia.w	r4, {r0, r1}
  if (Board2_DW.moving_from_left && Board2_DW.moving_from_right) {
 8004e04:	4b21      	ldr	r3, [pc, #132]	@ (8004e8c <Board2_Update_Global_State+0xb8>)
 8004e06:	f893 3139 	ldrb.w	r3, [r3, #313]	@ 0x139
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d009      	beq.n	8004e22 <Board2_Update_Global_State+0x4e>
 8004e0e:	4b1f      	ldr	r3, [pc, #124]	@ (8004e8c <Board2_Update_Global_State+0xb8>)
 8004e10:	f893 313a 	ldrb.w	r3, [r3, #314]	@ 0x13a
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d004      	beq.n	8004e22 <Board2_Update_Global_State+0x4e>
    Board2_DW.global_state.mov_obs = MOVING_FROM_BOTH;
 8004e18:	4b1c      	ldr	r3, [pc, #112]	@ (8004e8c <Board2_Update_Global_State+0xb8>)
 8004e1a:	2203      	movs	r2, #3
 8004e1c:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
 8004e20:	e017      	b.n	8004e52 <Board2_Update_Global_State+0x7e>
  } else if (Board2_DW.moving_from_left) {
 8004e22:	4b1a      	ldr	r3, [pc, #104]	@ (8004e8c <Board2_Update_Global_State+0xb8>)
 8004e24:	f893 3139 	ldrb.w	r3, [r3, #313]	@ 0x139
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d004      	beq.n	8004e36 <Board2_Update_Global_State+0x62>
    Board2_DW.global_state.mov_obs = MOVING_FROM_LEFT;
 8004e2c:	4b17      	ldr	r3, [pc, #92]	@ (8004e8c <Board2_Update_Global_State+0xb8>)
 8004e2e:	2201      	movs	r2, #1
 8004e30:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
 8004e34:	e00d      	b.n	8004e52 <Board2_Update_Global_State+0x7e>
  } else if (Board2_DW.moving_from_right) {
 8004e36:	4b15      	ldr	r3, [pc, #84]	@ (8004e8c <Board2_Update_Global_State+0xb8>)
 8004e38:	f893 313a 	ldrb.w	r3, [r3, #314]	@ 0x13a
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d004      	beq.n	8004e4a <Board2_Update_Global_State+0x76>
    Board2_DW.global_state.mov_obs = MOVING_FROM_RIGHT;
 8004e40:	4b12      	ldr	r3, [pc, #72]	@ (8004e8c <Board2_Update_Global_State+0xb8>)
 8004e42:	2202      	movs	r2, #2
 8004e44:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
 8004e48:	e003      	b.n	8004e52 <Board2_Update_Global_State+0x7e>
  } else {
    Board2_DW.global_state.mov_obs = NO_OBSTACLE;
 8004e4a:	4b10      	ldr	r3, [pc, #64]	@ (8004e8c <Board2_Update_Global_State+0xb8>)
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
  }

  Board2_DW.global_state.spc_retro = Board2_DW.special_retro;
 8004e52:	4b0e      	ldr	r3, [pc, #56]	@ (8004e8c <Board2_Update_Global_State+0xb8>)
 8004e54:	f893 2135 	ldrb.w	r2, [r3, #309]	@ 0x135
 8004e58:	4b0c      	ldr	r3, [pc, #48]	@ (8004e8c <Board2_Update_Global_State+0xb8>)
 8004e5a:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
  Board2_DW.global_state.limit_vel = Board2_DW.limit_velocity;
 8004e5e:	4b0b      	ldr	r3, [pc, #44]	@ (8004e8c <Board2_Update_Global_State+0xb8>)
 8004e60:	f893 2136 	ldrb.w	r2, [r3, #310]	@ 0x136
 8004e64:	4b09      	ldr	r3, [pc, #36]	@ (8004e8c <Board2_Update_Global_State+0xb8>)
 8004e66:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
  Board2_DW.global_state.change_vel = Board2_DW.change_velocity;
 8004e6a:	4b08      	ldr	r3, [pc, #32]	@ (8004e8c <Board2_Update_Global_State+0xb8>)
 8004e6c:	f993 20f8 	ldrsb.w	r2, [r3, #248]	@ 0xf8
 8004e70:	4b06      	ldr	r3, [pc, #24]	@ (8004e8c <Board2_Update_Global_State+0xb8>)
 8004e72:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
  Board2_DW.global_state.obs_detection = Board2_DW.obs_detection;
 8004e76:	4b05      	ldr	r3, [pc, #20]	@ (8004e8c <Board2_Update_Global_State+0xb8>)
 8004e78:	f893 2137 	ldrb.w	r2, [r3, #311]	@ 0x137
 8004e7c:	4b03      	ldr	r3, [pc, #12]	@ (8004e8c <Board2_Update_Global_State+0xb8>)
 8004e7e:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
}
 8004e82:	bf00      	nop
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bcb0      	pop	{r4, r5, r7}
 8004e88:	4770      	bx	lr
 8004e8a:	bf00      	nop
 8004e8c:	200001f8 	.word	0x200001f8

08004e90 <Board2_Receive_state>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Receive_state(void)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af00      	add	r7, sp, #0
  int32_T b_previousEvent;
  boolean_T b;
  b = Board2_Is_Rx_Finished();
 8004e96:	f7fc f953 	bl	8001140 <Board2_Is_Rx_Finished>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8004e9e:	79fb      	ldrb	r3, [r7, #7]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d038      	beq.n	8004f16 <Board2_Receive_state+0x86>
    b = Board2_Verify_State_Integrity();
 8004ea4:	f7ff fbb8 	bl	8004618 <Board2_Verify_State_Integrity>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004eac:	79fb      	ldrb	r3, [r7, #7]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d022      	beq.n	8004ef8 <Board2_Receive_state+0x68>
      b_previousEvent = Board2_DW.sfEvent;
 8004eb2:	4b2a      	ldr	r3, [pc, #168]	@ (8004f5c <Board2_Receive_state+0xcc>)
 8004eb4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004eb8:	603b      	str	r3, [r7, #0]
      Board2_DW.sfEvent = Board2_event_STEP;
 8004eba:	4b28      	ldr	r3, [pc, #160]	@ (8004f5c <Board2_Receive_state+0xcc>)
 8004ebc:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004ec0:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
      if (Board2_DW.is_active_Global_state_compute != 0) {
 8004ec4:	4b25      	ldr	r3, [pc, #148]	@ (8004f5c <Board2_Receive_state+0xcc>)
 8004ec6:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d001      	beq.n	8004ed2 <Board2_Receive_state+0x42>
        Board2_Global_state_compute();
 8004ece:	f7ff fd8f 	bl	80049f0 <Board2_Global_state_compute>
      }

      Board2_DW.sfEvent = b_previousEvent;
 8004ed2:	4a22      	ldr	r2, [pc, #136]	@ (8004f5c <Board2_Receive_state+0xcc>)
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
      Board2_Update_Global_State();
 8004eda:	f7ff ff7b 	bl	8004dd4 <Board2_Update_Global_State>
      Board2_DW.is_Supervisor = Board2_IN_State_received;
 8004ede:	4b1f      	ldr	r3, [pc, #124]	@ (8004f5c <Board2_Receive_state+0xcc>)
 8004ee0:	2209      	movs	r2, #9
 8004ee2:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
      Board2_Raise_MTalk();
 8004ee6:	f7fc f87b 	bl	8000fe0 <Board2_Raise_MTalk>
      Board2_DW.time_comm = Board2_Get_Timestamp();
 8004eea:	f7fc f87f 	bl	8000fec <Board2_Get_Timestamp>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	4a1a      	ldr	r2, [pc, #104]	@ (8004f5c <Board2_Receive_state+0xcc>)
 8004ef2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
      Board2_Abort_Communication();
      Board2_DW.is_Board_state = Board2_IN_Degraded;
      Board2_DW.is_Degraded = Board2_IN_Restarting;
    }
  }
}
 8004ef6:	e02d      	b.n	8004f54 <Board2_Receive_state+0xc4>
      Board2_DW.is_Supervisor = Board2_IN_Receive_state;
 8004ef8:	4b18      	ldr	r3, [pc, #96]	@ (8004f5c <Board2_Receive_state+0xcc>)
 8004efa:	2207      	movs	r2, #7
 8004efc:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
      Board2_Wait_State();
 8004f00:	f7fc fb5a 	bl	80015b8 <Board2_Wait_State>
      Board2_Lower_MTalk();
 8004f04:	f7fc f905 	bl	8001112 <Board2_Lower_MTalk>
      Board2_DW.time_comm = Board2_Get_Timestamp();
 8004f08:	f7fc f870 	bl	8000fec <Board2_Get_Timestamp>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	4a13      	ldr	r2, [pc, #76]	@ (8004f5c <Board2_Receive_state+0xcc>)
 8004f10:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
}
 8004f14:	e01e      	b.n	8004f54 <Board2_Receive_state+0xc4>
    b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 8004f16:	4b11      	ldr	r3, [pc, #68]	@ (8004f5c <Board2_Receive_state+0xcc>)
 8004f18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004f1c:	f640 218c 	movw	r1, #2700	@ 0xa8c
 8004f20:	4618      	mov	r0, r3
 8004f22:	f7fc f8dc 	bl	80010de <Board2_Check_Timeout_Us>
 8004f26:	4603      	mov	r3, r0
 8004f28:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004f2a:	79fb      	ldrb	r3, [r7, #7]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d011      	beq.n	8004f54 <Board2_Receive_state+0xc4>
      Board2_Compute_Degraded_Actions();
 8004f30:	f7fc f924 	bl	800117c <Board2_Compute_Degraded_Actions>
      Board2_exit_internal_Normal();
 8004f34:	f7fc fab8 	bl	80014a8 <Board2_exit_internal_Normal>
      Board2_Close_Session();
 8004f38:	f7fc f8e5 	bl	8001106 <Board2_Close_Session>
      Board2_Lower_MTalk();
 8004f3c:	f7fc f8e9 	bl	8001112 <Board2_Lower_MTalk>
      Board2_Abort_Communication();
 8004f40:	f7fc f8db 	bl	80010fa <Board2_Abort_Communication>
      Board2_DW.is_Board_state = Board2_IN_Degraded;
 8004f44:	4b05      	ldr	r3, [pc, #20]	@ (8004f5c <Board2_Receive_state+0xcc>)
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
      Board2_DW.is_Degraded = Board2_IN_Restarting;
 8004f4c:	4b03      	ldr	r3, [pc, #12]	@ (8004f5c <Board2_Receive_state+0xcc>)
 8004f4e:	2202      	movs	r2, #2
 8004f50:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
}
 8004f54:	bf00      	nop
 8004f56:	3708      	adds	r7, #8
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}
 8004f5c:	200001f8 	.word	0x200001f8

08004f60 <Board2_Normal>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Normal(void)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b082      	sub	sp, #8
 8004f64:	af00      	add	r7, sp, #0
  boolean_T b;
  if (Board2_DW.is_active_Supervisor != 0) {
 8004f66:	4bc4      	ldr	r3, [pc, #784]	@ (8005278 <Board2_Normal+0x318>)
 8004f68:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	f000 8236 	beq.w	80053de <Board2_Normal+0x47e>
    switch (Board2_DW.is_Supervisor) {
 8004f72:	4bc1      	ldr	r3, [pc, #772]	@ (8005278 <Board2_Normal+0x318>)
 8004f74:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8004f78:	3b01      	subs	r3, #1
 8004f7a:	2b0c      	cmp	r3, #12
 8004f7c:	f200 822f 	bhi.w	80053de <Board2_Normal+0x47e>
 8004f80:	a201      	add	r2, pc, #4	@ (adr r2, 8004f88 <Board2_Normal+0x28>)
 8004f82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f86:	bf00      	nop
 8004f88:	08004fbd 	.word	0x08004fbd
 8004f8c:	08005057 	.word	0x08005057
 8004f90:	080050f1 	.word	0x080050f1
 8004f94:	08005165 	.word	0x08005165
 8004f98:	0800516b 	.word	0x0800516b
 8004f9c:	08005171 	.word	0x08005171
 8004fa0:	08005177 	.word	0x08005177
 8004fa4:	0800517d 	.word	0x0800517d
 8004fa8:	0800519f 	.word	0x0800519f
 8004fac:	08005213 	.word	0x08005213
 8004fb0:	0800527d 	.word	0x0800527d
 8004fb4:	080052e3 	.word	0x080052e3
 8004fb8:	08005347 	.word	0x08005347
     case Board2_IN_Decision_transmitted:
      b = Board2_Is_STalk_High();
 8004fbc:	f7fc f888 	bl	80010d0 <Board2_Is_STalk_High>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004fc4:	79fb      	ldrb	r3, [r7, #7]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d00e      	beq.n	8004fe8 <Board2_Normal+0x88>
        Board2_DW.is_Supervisor = Board2_IN_Receive_decision;
 8004fca:	4bab      	ldr	r3, [pc, #684]	@ (8005278 <Board2_Normal+0x318>)
 8004fcc:	2205      	movs	r2, #5
 8004fce:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board2_Wait_Decision();
 8004fd2:	f7fc fac9 	bl	8001568 <Board2_Wait_Decision>
        Board2_Lower_MTalk();
 8004fd6:	f7fc f89c 	bl	8001112 <Board2_Lower_MTalk>
        Board2_DW.time_comm = Board2_Get_Timestamp();
 8004fda:	f7fc f807 	bl	8000fec <Board2_Get_Timestamp>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	4aa5      	ldr	r2, [pc, #660]	@ (8005278 <Board2_Normal+0x318>)
 8004fe2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
            Board2_DW.is_Board_state = Board2_IN_Degraded;
            Board2_DW.is_Degraded = Board2_IN_Restarting;
          }
        }
      }
      break;
 8004fe6:	e1eb      	b.n	80053c0 <Board2_Normal+0x460>
        b = Board2_Check_Timeout_Us(Board2_DW.time_comm, Board2_WAIT_TIMEOUT);
 8004fe8:	4ba3      	ldr	r3, [pc, #652]	@ (8005278 <Board2_Normal+0x318>)
 8004fea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004fee:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f7fc f873 	bl	80010de <Board2_Check_Timeout_Us>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004ffc:	79fb      	ldrb	r3, [r7, #7]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	f000 81de 	beq.w	80053c0 <Board2_Normal+0x460>
          if (Board2_DW.retransmitted < Board2_MAX_RETRANSMIT) {
 8005004:	4b9c      	ldr	r3, [pc, #624]	@ (8005278 <Board2_Normal+0x318>)
 8005006:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 800500a:	2b00      	cmp	r3, #0
 800500c:	d110      	bne.n	8005030 <Board2_Normal+0xd0>
            Board2_DW.retransmitted = 1U;
 800500e:	4b9a      	ldr	r3, [pc, #616]	@ (8005278 <Board2_Normal+0x318>)
 8005010:	2201      	movs	r2, #1
 8005012:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
            Board2_DW.is_Supervisor = Board2_IN_Transmit_Decision;
 8005016:	4b98      	ldr	r3, [pc, #608]	@ (8005278 <Board2_Normal+0x318>)
 8005018:	220a      	movs	r2, #10
 800501a:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            Board2_Send_Decision();
 800501e:	f7fc fa99 	bl	8001554 <Board2_Send_Decision>
            Board2_DW.time_comm = Board2_Get_Timestamp();
 8005022:	f7fb ffe3 	bl	8000fec <Board2_Get_Timestamp>
 8005026:	4603      	mov	r3, r0
 8005028:	4a93      	ldr	r2, [pc, #588]	@ (8005278 <Board2_Normal+0x318>)
 800502a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
      break;
 800502e:	e1c7      	b.n	80053c0 <Board2_Normal+0x460>
            Board2_Compute_Degraded_Actions();
 8005030:	f7fc f8a4 	bl	800117c <Board2_Compute_Degraded_Actions>
            Board2_exit_internal_Normal();
 8005034:	f7fc fa38 	bl	80014a8 <Board2_exit_internal_Normal>
            Board2_Close_Session();
 8005038:	f7fc f865 	bl	8001106 <Board2_Close_Session>
            Board2_Lower_MTalk();
 800503c:	f7fc f869 	bl	8001112 <Board2_Lower_MTalk>
            Board2_Abort_Communication();
 8005040:	f7fc f85b 	bl	80010fa <Board2_Abort_Communication>
            Board2_DW.is_Board_state = Board2_IN_Degraded;
 8005044:	4b8c      	ldr	r3, [pc, #560]	@ (8005278 <Board2_Normal+0x318>)
 8005046:	2201      	movs	r2, #1
 8005048:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
            Board2_DW.is_Degraded = Board2_IN_Restarting;
 800504c:	4b8a      	ldr	r3, [pc, #552]	@ (8005278 <Board2_Normal+0x318>)
 800504e:	2202      	movs	r2, #2
 8005050:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      break;
 8005054:	e1b4      	b.n	80053c0 <Board2_Normal+0x460>

     case IN_Global_Local_state_transmitt:
      b = Board2_Is_STalk_High();
 8005056:	f7fc f83b 	bl	80010d0 <Board2_Is_STalk_High>
 800505a:	4603      	mov	r3, r0
 800505c:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800505e:	79fb      	ldrb	r3, [r7, #7]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d00e      	beq.n	8005082 <Board2_Normal+0x122>
        Board2_DW.is_Supervisor = Board2_IN_Receive_global_state;
 8005064:	4b84      	ldr	r3, [pc, #528]	@ (8005278 <Board2_Normal+0x318>)
 8005066:	2206      	movs	r2, #6
 8005068:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board2_Wait_Global_State();
 800506c:	f7fc fa90 	bl	8001590 <Board2_Wait_Global_State>
        Board2_Lower_MTalk();
 8005070:	f7fc f84f 	bl	8001112 <Board2_Lower_MTalk>
        Board2_DW.time_comm = Board2_Get_Timestamp();
 8005074:	f7fb ffba 	bl	8000fec <Board2_Get_Timestamp>
 8005078:	4603      	mov	r3, r0
 800507a:	4a7f      	ldr	r2, [pc, #508]	@ (8005278 <Board2_Normal+0x318>)
 800507c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
            Board2_DW.is_Board_state = Board2_IN_Degraded;
            Board2_DW.is_Degraded = Board2_IN_Restarting;
          }
        }
      }
      break;
 8005080:	e1a0      	b.n	80053c4 <Board2_Normal+0x464>
        b = Board2_Check_Timeout_Us(Board2_DW.time_comm, Board2_WAIT_TIMEOUT);
 8005082:	4b7d      	ldr	r3, [pc, #500]	@ (8005278 <Board2_Normal+0x318>)
 8005084:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005088:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800508c:	4618      	mov	r0, r3
 800508e:	f7fc f826 	bl	80010de <Board2_Check_Timeout_Us>
 8005092:	4603      	mov	r3, r0
 8005094:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8005096:	79fb      	ldrb	r3, [r7, #7]
 8005098:	2b00      	cmp	r3, #0
 800509a:	f000 8193 	beq.w	80053c4 <Board2_Normal+0x464>
          if (Board2_DW.retransmitted < Board2_MAX_RETRANSMIT) {
 800509e:	4b76      	ldr	r3, [pc, #472]	@ (8005278 <Board2_Normal+0x318>)
 80050a0:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d110      	bne.n	80050ca <Board2_Normal+0x16a>
            Board2_DW.retransmitted = 1U;
 80050a8:	4b73      	ldr	r3, [pc, #460]	@ (8005278 <Board2_Normal+0x318>)
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
            Board2_DW.is_Supervisor = Board2_IN_Transmit_Global_State;
 80050b0:	4b71      	ldr	r3, [pc, #452]	@ (8005278 <Board2_Normal+0x318>)
 80050b2:	220b      	movs	r2, #11
 80050b4:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            Board2_Send_Global_State();
 80050b8:	f7fc fa60 	bl	800157c <Board2_Send_Global_State>
            Board2_DW.time_comm = Board2_Get_Timestamp();
 80050bc:	f7fb ff96 	bl	8000fec <Board2_Get_Timestamp>
 80050c0:	4603      	mov	r3, r0
 80050c2:	4a6d      	ldr	r2, [pc, #436]	@ (8005278 <Board2_Normal+0x318>)
 80050c4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
      break;
 80050c8:	e17c      	b.n	80053c4 <Board2_Normal+0x464>
            Board2_Compute_Degraded_Actions();
 80050ca:	f7fc f857 	bl	800117c <Board2_Compute_Degraded_Actions>
            Board2_exit_internal_Normal();
 80050ce:	f7fc f9eb 	bl	80014a8 <Board2_exit_internal_Normal>
            Board2_Close_Session();
 80050d2:	f7fc f818 	bl	8001106 <Board2_Close_Session>
            Board2_Lower_MTalk();
 80050d6:	f7fc f81c 	bl	8001112 <Board2_Lower_MTalk>
            Board2_Abort_Communication();
 80050da:	f7fc f80e 	bl	80010fa <Board2_Abort_Communication>
            Board2_DW.is_Board_state = Board2_IN_Degraded;
 80050de:	4b66      	ldr	r3, [pc, #408]	@ (8005278 <Board2_Normal+0x318>)
 80050e0:	2201      	movs	r2, #1
 80050e2:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
            Board2_DW.is_Degraded = Board2_IN_Restarting;
 80050e6:	4b64      	ldr	r3, [pc, #400]	@ (8005278 <Board2_Normal+0x318>)
 80050e8:	2202      	movs	r2, #2
 80050ea:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      break;
 80050ee:	e169      	b.n	80053c4 <Board2_Normal+0x464>

     case Board2_IN_Global_state_received:
      b = !Board2_Is_STalk_High();
 80050f0:	f7fb ffee 	bl	80010d0 <Board2_Is_STalk_High>
 80050f4:	4603      	mov	r3, r0
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	bf0c      	ite	eq
 80050fa:	2301      	moveq	r3, #1
 80050fc:	2300      	movne	r3, #0
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8005102:	79fb      	ldrb	r3, [r7, #7]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d00c      	beq.n	8005122 <Board2_Normal+0x1c2>
        Board2_DW.is_Supervisor = Board2_IN_Transmit_Decision;
 8005108:	4b5b      	ldr	r3, [pc, #364]	@ (8005278 <Board2_Normal+0x318>)
 800510a:	220a      	movs	r2, #10
 800510c:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board2_Send_Decision();
 8005110:	f7fc fa20 	bl	8001554 <Board2_Send_Decision>
        Board2_DW.time_comm = Board2_Get_Timestamp();
 8005114:	f7fb ff6a 	bl	8000fec <Board2_Get_Timestamp>
 8005118:	4603      	mov	r3, r0
 800511a:	4a57      	ldr	r2, [pc, #348]	@ (8005278 <Board2_Normal+0x318>)
 800511c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
          Board2_Abort_Communication();
          Board2_DW.is_Board_state = Board2_IN_Degraded;
          Board2_DW.is_Degraded = Board2_IN_Restarting;
        }
      }
      break;
 8005120:	e152      	b.n	80053c8 <Board2_Normal+0x468>
        b = Board2_Check_Timeout_Us(Board2_DW.time_comm, Board2_WAIT_TIMEOUT);
 8005122:	4b55      	ldr	r3, [pc, #340]	@ (8005278 <Board2_Normal+0x318>)
 8005124:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005128:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800512c:	4618      	mov	r0, r3
 800512e:	f7fb ffd6 	bl	80010de <Board2_Check_Timeout_Us>
 8005132:	4603      	mov	r3, r0
 8005134:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8005136:	79fb      	ldrb	r3, [r7, #7]
 8005138:	2b00      	cmp	r3, #0
 800513a:	f000 8145 	beq.w	80053c8 <Board2_Normal+0x468>
          Board2_Compute_Degraded_Actions();
 800513e:	f7fc f81d 	bl	800117c <Board2_Compute_Degraded_Actions>
          Board2_exit_internal_Normal();
 8005142:	f7fc f9b1 	bl	80014a8 <Board2_exit_internal_Normal>
          Board2_Close_Session();
 8005146:	f7fb ffde 	bl	8001106 <Board2_Close_Session>
          Board2_Lower_MTalk();
 800514a:	f7fb ffe2 	bl	8001112 <Board2_Lower_MTalk>
          Board2_Abort_Communication();
 800514e:	f7fb ffd4 	bl	80010fa <Board2_Abort_Communication>
          Board2_DW.is_Board_state = Board2_IN_Degraded;
 8005152:	4b49      	ldr	r3, [pc, #292]	@ (8005278 <Board2_Normal+0x318>)
 8005154:	2201      	movs	r2, #1
 8005156:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
          Board2_DW.is_Degraded = Board2_IN_Restarting;
 800515a:	4b47      	ldr	r3, [pc, #284]	@ (8005278 <Board2_Normal+0x318>)
 800515c:	2202      	movs	r2, #2
 800515e:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      break;
 8005162:	e131      	b.n	80053c8 <Board2_Normal+0x468>

     case Boar_IN_Local_state_transmitted:
      Board2_Local_state_transmitted();
 8005164:	f7fc fa32 	bl	80015cc <Board2_Local_state_transmitted>
      break;
 8005168:	e139      	b.n	80053de <Board2_Normal+0x47e>

     case Board2_IN_Receive_decision:
      Board2_Receive_decision();
 800516a:	f7fc faa5 	bl	80016b8 <Board2_Receive_decision>
      break;
 800516e:	e136      	b.n	80053de <Board2_Normal+0x47e>

     case Board2_IN_Receive_global_state:
      Board2_Receive_global_state();
 8005170:	f7ff f94c 	bl	800440c <Board2_Receive_global_state>
      break;
 8005174:	e133      	b.n	80053de <Board2_Normal+0x47e>

     case Board2_IN_Receive_state:
      Board2_Receive_state();
 8005176:	f7ff fe8b 	bl	8004e90 <Board2_Receive_state>
      break;
 800517a:	e130      	b.n	80053de <Board2_Normal+0x47e>

     case Board2_IN_Same_decision:
      Board2_DW.is_Supervisor = Board2_IN_Waiting_comunication;
 800517c:	4b3e      	ldr	r3, [pc, #248]	@ (8005278 <Board2_Normal+0x318>)
 800517e:	220d      	movs	r2, #13
 8005180:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
      Board2_Update_Local_State();
 8005184:	f7fb fece 	bl	8000f24 <Board2_Update_Local_State>
      Board2_Open_Session();
 8005188:	f7fb ff24 	bl	8000fd4 <Board2_Open_Session>
      Board2_Raise_MTalk();
 800518c:	f7fb ff28 	bl	8000fe0 <Board2_Raise_MTalk>
      Board2_DW.time_comm = Board2_Get_Timestamp();
 8005190:	f7fb ff2c 	bl	8000fec <Board2_Get_Timestamp>
 8005194:	4603      	mov	r3, r0
 8005196:	4a38      	ldr	r2, [pc, #224]	@ (8005278 <Board2_Normal+0x318>)
 8005198:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
      break;
 800519c:	e11f      	b.n	80053de <Board2_Normal+0x47e>

     case Board2_IN_State_received:
      b = !Board2_Is_STalk_High();
 800519e:	f7fb ff97 	bl	80010d0 <Board2_Is_STalk_High>
 80051a2:	4603      	mov	r3, r0
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	bf0c      	ite	eq
 80051a8:	2301      	moveq	r3, #1
 80051aa:	2300      	movne	r3, #0
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80051b0:	79fb      	ldrb	r3, [r7, #7]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d00c      	beq.n	80051d0 <Board2_Normal+0x270>
        Board2_DW.is_Supervisor = Board2_IN_Transmit_Global_State;
 80051b6:	4b30      	ldr	r3, [pc, #192]	@ (8005278 <Board2_Normal+0x318>)
 80051b8:	220b      	movs	r2, #11
 80051ba:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board2_Send_Global_State();
 80051be:	f7fc f9dd 	bl	800157c <Board2_Send_Global_State>
        Board2_DW.time_comm = Board2_Get_Timestamp();
 80051c2:	f7fb ff13 	bl	8000fec <Board2_Get_Timestamp>
 80051c6:	4603      	mov	r3, r0
 80051c8:	4a2b      	ldr	r2, [pc, #172]	@ (8005278 <Board2_Normal+0x318>)
 80051ca:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
          Board2_Abort_Communication();
          Board2_DW.is_Board_state = Board2_IN_Degraded;
          Board2_DW.is_Degraded = Board2_IN_Restarting;
        }
      }
      break;
 80051ce:	e0fd      	b.n	80053cc <Board2_Normal+0x46c>
        b = Board2_Check_Timeout_Us(Board2_DW.time_comm, Board2_WAIT_TIMEOUT);
 80051d0:	4b29      	ldr	r3, [pc, #164]	@ (8005278 <Board2_Normal+0x318>)
 80051d2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80051d6:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80051da:	4618      	mov	r0, r3
 80051dc:	f7fb ff7f 	bl	80010de <Board2_Check_Timeout_Us>
 80051e0:	4603      	mov	r3, r0
 80051e2:	71fb      	strb	r3, [r7, #7]
        if (b) {
 80051e4:	79fb      	ldrb	r3, [r7, #7]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	f000 80f0 	beq.w	80053cc <Board2_Normal+0x46c>
          Board2_Compute_Degraded_Actions();
 80051ec:	f7fb ffc6 	bl	800117c <Board2_Compute_Degraded_Actions>
          Board2_exit_internal_Normal();
 80051f0:	f7fc f95a 	bl	80014a8 <Board2_exit_internal_Normal>
          Board2_Close_Session();
 80051f4:	f7fb ff87 	bl	8001106 <Board2_Close_Session>
          Board2_Lower_MTalk();
 80051f8:	f7fb ff8b 	bl	8001112 <Board2_Lower_MTalk>
          Board2_Abort_Communication();
 80051fc:	f7fb ff7d 	bl	80010fa <Board2_Abort_Communication>
          Board2_DW.is_Board_state = Board2_IN_Degraded;
 8005200:	4b1d      	ldr	r3, [pc, #116]	@ (8005278 <Board2_Normal+0x318>)
 8005202:	2201      	movs	r2, #1
 8005204:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
          Board2_DW.is_Degraded = Board2_IN_Restarting;
 8005208:	4b1b      	ldr	r3, [pc, #108]	@ (8005278 <Board2_Normal+0x318>)
 800520a:	2202      	movs	r2, #2
 800520c:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      break;
 8005210:	e0dc      	b.n	80053cc <Board2_Normal+0x46c>

     case Board2_IN_Transmit_Decision:
      b = Board2_Is_Tx_Finished();
 8005212:	f7fb ffab 	bl	800116c <Board2_Is_Tx_Finished>
 8005216:	4603      	mov	r3, r0
 8005218:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800521a:	79fb      	ldrb	r3, [r7, #7]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d00a      	beq.n	8005236 <Board2_Normal+0x2d6>
        Board2_DW.is_Supervisor = Board2_IN_Decision_transmitted;
 8005220:	4b15      	ldr	r3, [pc, #84]	@ (8005278 <Board2_Normal+0x318>)
 8005222:	2201      	movs	r2, #1
 8005224:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board2_DW.time_comm = Board2_Get_Timestamp();
 8005228:	f7fb fee0 	bl	8000fec <Board2_Get_Timestamp>
 800522c:	4603      	mov	r3, r0
 800522e:	4a12      	ldr	r2, [pc, #72]	@ (8005278 <Board2_Normal+0x318>)
 8005230:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
          Board2_Abort_Communication();
          Board2_DW.is_Board_state = Board2_IN_Degraded;
          Board2_DW.is_Degraded = Board2_IN_Restarting;
        }
      }
      break;
 8005234:	e0cc      	b.n	80053d0 <Board2_Normal+0x470>
        b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 8005236:	4b10      	ldr	r3, [pc, #64]	@ (8005278 <Board2_Normal+0x318>)
 8005238:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800523c:	f640 3154 	movw	r1, #2900	@ 0xb54
 8005240:	4618      	mov	r0, r3
 8005242:	f7fb ff4c 	bl	80010de <Board2_Check_Timeout_Us>
 8005246:	4603      	mov	r3, r0
 8005248:	71fb      	strb	r3, [r7, #7]
        if (b) {
 800524a:	79fb      	ldrb	r3, [r7, #7]
 800524c:	2b00      	cmp	r3, #0
 800524e:	f000 80bf 	beq.w	80053d0 <Board2_Normal+0x470>
          Board2_Compute_Degraded_Actions();
 8005252:	f7fb ff93 	bl	800117c <Board2_Compute_Degraded_Actions>
          Board2_exit_internal_Normal();
 8005256:	f7fc f927 	bl	80014a8 <Board2_exit_internal_Normal>
          Board2_Close_Session();
 800525a:	f7fb ff54 	bl	8001106 <Board2_Close_Session>
          Board2_Lower_MTalk();
 800525e:	f7fb ff58 	bl	8001112 <Board2_Lower_MTalk>
          Board2_Abort_Communication();
 8005262:	f7fb ff4a 	bl	80010fa <Board2_Abort_Communication>
          Board2_DW.is_Board_state = Board2_IN_Degraded;
 8005266:	4b04      	ldr	r3, [pc, #16]	@ (8005278 <Board2_Normal+0x318>)
 8005268:	2201      	movs	r2, #1
 800526a:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
          Board2_DW.is_Degraded = Board2_IN_Restarting;
 800526e:	4b02      	ldr	r3, [pc, #8]	@ (8005278 <Board2_Normal+0x318>)
 8005270:	2202      	movs	r2, #2
 8005272:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      break;
 8005276:	e0ab      	b.n	80053d0 <Board2_Normal+0x470>
 8005278:	200001f8 	.word	0x200001f8

     case Board2_IN_Transmit_Global_State:
      b = Board2_Is_Tx_Finished();
 800527c:	f7fb ff76 	bl	800116c <Board2_Is_Tx_Finished>
 8005280:	4603      	mov	r3, r0
 8005282:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8005284:	79fb      	ldrb	r3, [r7, #7]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d00a      	beq.n	80052a0 <Board2_Normal+0x340>
        Board2_DW.is_Supervisor = IN_Global_Local_state_transmitt;
 800528a:	4b5d      	ldr	r3, [pc, #372]	@ (8005400 <Board2_Normal+0x4a0>)
 800528c:	2202      	movs	r2, #2
 800528e:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board2_DW.time_comm = Board2_Get_Timestamp();
 8005292:	f7fb feab 	bl	8000fec <Board2_Get_Timestamp>
 8005296:	4603      	mov	r3, r0
 8005298:	4a59      	ldr	r2, [pc, #356]	@ (8005400 <Board2_Normal+0x4a0>)
 800529a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
          Board2_Abort_Communication();
          Board2_DW.is_Board_state = Board2_IN_Degraded;
          Board2_DW.is_Degraded = Board2_IN_Restarting;
        }
      }
      break;
 800529e:	e099      	b.n	80053d4 <Board2_Normal+0x474>
        b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 80052a0:	4b57      	ldr	r3, [pc, #348]	@ (8005400 <Board2_Normal+0x4a0>)
 80052a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80052a6:	f241 3188 	movw	r1, #5000	@ 0x1388
 80052aa:	4618      	mov	r0, r3
 80052ac:	f7fb ff17 	bl	80010de <Board2_Check_Timeout_Us>
 80052b0:	4603      	mov	r3, r0
 80052b2:	71fb      	strb	r3, [r7, #7]
        if (b) {
 80052b4:	79fb      	ldrb	r3, [r7, #7]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	f000 808c 	beq.w	80053d4 <Board2_Normal+0x474>
          Board2_Compute_Degraded_Actions();
 80052bc:	f7fb ff5e 	bl	800117c <Board2_Compute_Degraded_Actions>
          Board2_exit_internal_Normal();
 80052c0:	f7fc f8f2 	bl	80014a8 <Board2_exit_internal_Normal>
          Board2_Close_Session();
 80052c4:	f7fb ff1f 	bl	8001106 <Board2_Close_Session>
          Board2_Lower_MTalk();
 80052c8:	f7fb ff23 	bl	8001112 <Board2_Lower_MTalk>
          Board2_Abort_Communication();
 80052cc:	f7fb ff15 	bl	80010fa <Board2_Abort_Communication>
          Board2_DW.is_Board_state = Board2_IN_Degraded;
 80052d0:	4b4b      	ldr	r3, [pc, #300]	@ (8005400 <Board2_Normal+0x4a0>)
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
          Board2_DW.is_Degraded = Board2_IN_Restarting;
 80052d8:	4b49      	ldr	r3, [pc, #292]	@ (8005400 <Board2_Normal+0x4a0>)
 80052da:	2202      	movs	r2, #2
 80052dc:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      break;
 80052e0:	e078      	b.n	80053d4 <Board2_Normal+0x474>

     case Board2_IN_Transmit_Local_State:
      b = Board2_Is_Tx_Finished();
 80052e2:	f7fb ff43 	bl	800116c <Board2_Is_Tx_Finished>
 80052e6:	4603      	mov	r3, r0
 80052e8:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80052ea:	79fb      	ldrb	r3, [r7, #7]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d00a      	beq.n	8005306 <Board2_Normal+0x3a6>
        Board2_DW.is_Supervisor = Boar_IN_Local_state_transmitted;
 80052f0:	4b43      	ldr	r3, [pc, #268]	@ (8005400 <Board2_Normal+0x4a0>)
 80052f2:	2204      	movs	r2, #4
 80052f4:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board2_DW.time_comm = Board2_Get_Timestamp();
 80052f8:	f7fb fe78 	bl	8000fec <Board2_Get_Timestamp>
 80052fc:	4603      	mov	r3, r0
 80052fe:	4a40      	ldr	r2, [pc, #256]	@ (8005400 <Board2_Normal+0x4a0>)
 8005300:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
          Board2_Abort_Communication();
          Board2_DW.is_Board_state = Board2_IN_Degraded;
          Board2_DW.is_Degraded = Board2_IN_Restarting;
        }
      }
      break;
 8005304:	e068      	b.n	80053d8 <Board2_Normal+0x478>
        b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 8005306:	4b3e      	ldr	r3, [pc, #248]	@ (8005400 <Board2_Normal+0x4a0>)
 8005308:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800530c:	f640 41e4 	movw	r1, #3300	@ 0xce4
 8005310:	4618      	mov	r0, r3
 8005312:	f7fb fee4 	bl	80010de <Board2_Check_Timeout_Us>
 8005316:	4603      	mov	r3, r0
 8005318:	71fb      	strb	r3, [r7, #7]
        if (b) {
 800531a:	79fb      	ldrb	r3, [r7, #7]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d05b      	beq.n	80053d8 <Board2_Normal+0x478>
          Board2_Compute_Degraded_Actions();
 8005320:	f7fb ff2c 	bl	800117c <Board2_Compute_Degraded_Actions>
          Board2_exit_internal_Normal();
 8005324:	f7fc f8c0 	bl	80014a8 <Board2_exit_internal_Normal>
          Board2_Close_Session();
 8005328:	f7fb feed 	bl	8001106 <Board2_Close_Session>
          Board2_Lower_MTalk();
 800532c:	f7fb fef1 	bl	8001112 <Board2_Lower_MTalk>
          Board2_Abort_Communication();
 8005330:	f7fb fee3 	bl	80010fa <Board2_Abort_Communication>
          Board2_DW.is_Board_state = Board2_IN_Degraded;
 8005334:	4b32      	ldr	r3, [pc, #200]	@ (8005400 <Board2_Normal+0x4a0>)
 8005336:	2201      	movs	r2, #1
 8005338:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
          Board2_DW.is_Degraded = Board2_IN_Restarting;
 800533c:	4b30      	ldr	r3, [pc, #192]	@ (8005400 <Board2_Normal+0x4a0>)
 800533e:	2202      	movs	r2, #2
 8005340:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      break;
 8005344:	e048      	b.n	80053d8 <Board2_Normal+0x478>

     case Board2_IN_Waiting_comunication:
      b = !Board2_Is_STalk_High();
 8005346:	f7fb fec3 	bl	80010d0 <Board2_Is_STalk_High>
 800534a:	4603      	mov	r3, r0
 800534c:	2b00      	cmp	r3, #0
 800534e:	bf0c      	ite	eq
 8005350:	2301      	moveq	r3, #1
 8005352:	2300      	movne	r3, #0
 8005354:	b2db      	uxtb	r3, r3
 8005356:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8005358:	79fb      	ldrb	r3, [r7, #7]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d010      	beq.n	8005380 <Board2_Normal+0x420>
        Board2_DW.retransmitted = 0U;
 800535e:	4b28      	ldr	r3, [pc, #160]	@ (8005400 <Board2_Normal+0x4a0>)
 8005360:	2200      	movs	r2, #0
 8005362:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board2_DW.is_Supervisor = Board2_IN_Transmit_Local_State;
 8005366:	4b26      	ldr	r3, [pc, #152]	@ (8005400 <Board2_Normal+0x4a0>)
 8005368:	220c      	movs	r2, #12
 800536a:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board2_Send_Local_State();
 800536e:	f7fc f919 	bl	80015a4 <Board2_Send_Local_State>
        Board2_DW.time_comm = Board2_Get_Timestamp();
 8005372:	f7fb fe3b 	bl	8000fec <Board2_Get_Timestamp>
 8005376:	4603      	mov	r3, r0
 8005378:	4a21      	ldr	r2, [pc, #132]	@ (8005400 <Board2_Normal+0x4a0>)
 800537a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
          Board2_Abort_Communication();
          Board2_DW.is_Board_state = Board2_IN_Degraded;
          Board2_DW.is_Degraded = Board2_IN_Restarting;
        }
      }
      break;
 800537e:	e02d      	b.n	80053dc <Board2_Normal+0x47c>
        b = Board2_Check_Timeout_Us(Board2_DW.time_comm, Board2_INITIAL_TIMEOUT);
 8005380:	4b1f      	ldr	r3, [pc, #124]	@ (8005400 <Board2_Normal+0x4a0>)
 8005382:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005386:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800538a:	4618      	mov	r0, r3
 800538c:	f7fb fea7 	bl	80010de <Board2_Check_Timeout_Us>
 8005390:	4603      	mov	r3, r0
 8005392:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8005394:	79fb      	ldrb	r3, [r7, #7]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d020      	beq.n	80053dc <Board2_Normal+0x47c>
          Board2_Compute_Degraded_Actions();
 800539a:	f7fb feef 	bl	800117c <Board2_Compute_Degraded_Actions>
          Board2_exit_internal_Normal();
 800539e:	f7fc f883 	bl	80014a8 <Board2_exit_internal_Normal>
          Board2_Close_Session();
 80053a2:	f7fb feb0 	bl	8001106 <Board2_Close_Session>
          Board2_Lower_MTalk();
 80053a6:	f7fb feb4 	bl	8001112 <Board2_Lower_MTalk>
          Board2_Abort_Communication();
 80053aa:	f7fb fea6 	bl	80010fa <Board2_Abort_Communication>
          Board2_DW.is_Board_state = Board2_IN_Degraded;
 80053ae:	4b14      	ldr	r3, [pc, #80]	@ (8005400 <Board2_Normal+0x4a0>)
 80053b0:	2201      	movs	r2, #1
 80053b2:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
          Board2_DW.is_Degraded = Board2_IN_Restarting;
 80053b6:	4b12      	ldr	r3, [pc, #72]	@ (8005400 <Board2_Normal+0x4a0>)
 80053b8:	2202      	movs	r2, #2
 80053ba:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      break;
 80053be:	e00d      	b.n	80053dc <Board2_Normal+0x47c>
      break;
 80053c0:	bf00      	nop
 80053c2:	e00c      	b.n	80053de <Board2_Normal+0x47e>
      break;
 80053c4:	bf00      	nop
 80053c6:	e00a      	b.n	80053de <Board2_Normal+0x47e>
      break;
 80053c8:	bf00      	nop
 80053ca:	e008      	b.n	80053de <Board2_Normal+0x47e>
      break;
 80053cc:	bf00      	nop
 80053ce:	e006      	b.n	80053de <Board2_Normal+0x47e>
      break;
 80053d0:	bf00      	nop
 80053d2:	e004      	b.n	80053de <Board2_Normal+0x47e>
      break;
 80053d4:	bf00      	nop
 80053d6:	e002      	b.n	80053de <Board2_Normal+0x47e>
      break;
 80053d8:	bf00      	nop
 80053da:	e000      	b.n	80053de <Board2_Normal+0x47e>
      break;
 80053dc:	bf00      	nop
    }
  }

  if ((Board2_DW.is_Board_state == Board2_IN_Normal) &&
 80053de:	4b08      	ldr	r3, [pc, #32]	@ (8005400 <Board2_Normal+0x4a0>)
 80053e0:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 80053e4:	2b02      	cmp	r3, #2
 80053e6:	d106      	bne.n	80053f6 <Board2_Normal+0x496>
      (Board2_DW.is_active_Global_state_compute != 0)) {
 80053e8:	4b05      	ldr	r3, [pc, #20]	@ (8005400 <Board2_Normal+0x4a0>)
 80053ea:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
  if ((Board2_DW.is_Board_state == Board2_IN_Normal) &&
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d001      	beq.n	80053f6 <Board2_Normal+0x496>
    Board2_Global_state_compute();
 80053f2:	f7ff fafd 	bl	80049f0 <Board2_Global_state_compute>
  }
}
 80053f6:	bf00      	nop
 80053f8:	3708      	adds	r7, #8
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}
 80053fe:	bf00      	nop
 8005400:	200001f8 	.word	0x200001f8

08005404 <Board2_Init_Data>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Init_Data(void)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	af00      	add	r7, sp, #0
      false                            /* mux */
    },                                 /* decision */
    0U                                 /* crc */
  };

  Board2_DW.state = tmp;
 8005408:	4b24      	ldr	r3, [pc, #144]	@ (800549c <Board2_Init_Data+0x98>)
 800540a:	33b8      	adds	r3, #184	@ 0xb8
 800540c:	2200      	movs	r2, #0
 800540e:	601a      	str	r2, [r3, #0]
 8005410:	605a      	str	r2, [r3, #4]
 8005412:	609a      	str	r2, [r3, #8]
 8005414:	60da      	str	r2, [r3, #12]
 8005416:	611a      	str	r2, [r3, #16]
 8005418:	615a      	str	r2, [r3, #20]
  Board2_DW.global_state = tmp_0;
 800541a:	4b20      	ldr	r3, [pc, #128]	@ (800549c <Board2_Init_Data+0x98>)
 800541c:	3338      	adds	r3, #56	@ 0x38
 800541e:	2234      	movs	r2, #52	@ 0x34
 8005420:	2100      	movs	r1, #0
 8005422:	4618      	mov	r0, r3
 8005424:	f00e fe3b 	bl	801409e <memset>
 8005428:	4b1c      	ldr	r3, [pc, #112]	@ (800549c <Board2_Init_Data+0x98>)
 800542a:	2201      	movs	r2, #1
 800542c:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
  Board2_DW.decision = tmp_1;
 8005430:	4b1a      	ldr	r3, [pc, #104]	@ (800549c <Board2_Init_Data+0x98>)
 8005432:	3388      	adds	r3, #136	@ 0x88
 8005434:	2200      	movs	r2, #0
 8005436:	601a      	str	r2, [r3, #0]
 8005438:	605a      	str	r2, [r3, #4]
 800543a:	609a      	str	r2, [r3, #8]
 800543c:	60da      	str	r2, [r3, #12]
 800543e:	611a      	str	r2, [r3, #16]
 8005440:	615a      	str	r2, [r3, #20]
  Board2_DW.receivedStatePacket = tmp_2;
 8005442:	4b16      	ldr	r3, [pc, #88]	@ (800549c <Board2_Init_Data+0x98>)
 8005444:	33a0      	adds	r3, #160	@ 0xa0
 8005446:	2200      	movs	r2, #0
 8005448:	601a      	str	r2, [r3, #0]
 800544a:	605a      	str	r2, [r3, #4]
 800544c:	609a      	str	r2, [r3, #8]
 800544e:	60da      	str	r2, [r3, #12]
 8005450:	611a      	str	r2, [r3, #16]
 8005452:	615a      	str	r2, [r3, #20]
  Board2_DW.receivedGlobalStatePacket = tmp_3;
 8005454:	4b11      	ldr	r3, [pc, #68]	@ (800549c <Board2_Init_Data+0x98>)
 8005456:	4618      	mov	r0, r3
 8005458:	2338      	movs	r3, #56	@ 0x38
 800545a:	461a      	mov	r2, r3
 800545c:	2100      	movs	r1, #0
 800545e:	f00e fe1e 	bl	801409e <memset>
 8005462:	4b0e      	ldr	r3, [pc, #56]	@ (800549c <Board2_Init_Data+0x98>)
 8005464:	2201      	movs	r2, #1
 8005466:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  Board2_DW.receivedDecisionPacket = tmp_4;
 800546a:	4b0c      	ldr	r3, [pc, #48]	@ (800549c <Board2_Init_Data+0x98>)
 800546c:	336c      	adds	r3, #108	@ 0x6c
 800546e:	2200      	movs	r2, #0
 8005470:	601a      	str	r2, [r3, #0]
 8005472:	605a      	str	r2, [r3, #4]
 8005474:	609a      	str	r2, [r3, #8]
 8005476:	60da      	str	r2, [r3, #12]
 8005478:	611a      	str	r2, [r3, #16]
 800547a:	615a      	str	r2, [r3, #20]
 800547c:	619a      	str	r2, [r3, #24]
  Board2_DW.special_retro = true;
 800547e:	4b07      	ldr	r3, [pc, #28]	@ (800549c <Board2_Init_Data+0x98>)
 8005480:	2201      	movs	r2, #1
 8005482:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
  Board2_DW.obs_detection = true;
 8005486:	4b05      	ldr	r3, [pc, #20]	@ (800549c <Board2_Init_Data+0x98>)
 8005488:	2201      	movs	r2, #1
 800548a:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137
  Board2_DW.max_velocity = Board2_MAX_RPM;
 800548e:	4b03      	ldr	r3, [pc, #12]	@ (800549c <Board2_Init_Data+0x98>)
 8005490:	2296      	movs	r2, #150	@ 0x96
 8005492:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
}
 8005496:	bf00      	nop
 8005498:	bd80      	pop	{r7, pc}
 800549a:	bf00      	nop
 800549c:	200001f8 	.word	0x200001f8

080054a0 <Board2_step>:

/* Model step function */
void Board2_step(void)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b082      	sub	sp, #8
 80054a4:	af00      	add	r7, sp, #0
  boolean_T b;

  /* Chart: '<Root>/Board2' */
  Board2_DW.sfEvent = Board2_CALL_EVENT;
 80054a6:	4bc6      	ldr	r3, [pc, #792]	@ (80057c0 <Board2_step+0x320>)
 80054a8:	f04f 32ff 	mov.w	r2, #4294967295
 80054ac:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
  if (Board2_DW.is_active_c1_Board2 == 0) {
 80054b0:	4bc3      	ldr	r3, [pc, #780]	@ (80057c0 <Board2_step+0x320>)
 80054b2:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d178      	bne.n	80055ac <Board2_step+0x10c>
    Board2_DW.is_active_c1_Board2 = 1U;
 80054ba:	4bc1      	ldr	r3, [pc, #772]	@ (80057c0 <Board2_step+0x320>)
 80054bc:	2201      	movs	r2, #1
 80054be:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
    Board2_Init_Data();
 80054c2:	f7ff ff9f 	bl	8005404 <Board2_Init_Data>
    Board2_Lower_MTalk();
 80054c6:	f7fb fe24 	bl	8001112 <Board2_Lower_MTalk>
    Board2_DW.is_c1_Board2 = Board2_IN_Supervision_task;
 80054ca:	4bbd      	ldr	r3, [pc, #756]	@ (80057c0 <Board2_step+0x320>)
 80054cc:	2201      	movs	r2, #1
 80054ce:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
    Board2_DW.is_active_Board_state = 1U;
 80054d2:	4bbb      	ldr	r3, [pc, #748]	@ (80057c0 <Board2_step+0x320>)
 80054d4:	2201      	movs	r2, #1
 80054d6:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
    Board2_DW.is_Board_state = Board2_IN_Normal;
 80054da:	4bb9      	ldr	r3, [pc, #740]	@ (80057c0 <Board2_step+0x320>)
 80054dc:	2202      	movs	r2, #2
 80054de:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
    Board2_enter_internal_Normal();
 80054e2:	f7fb fd8b 	bl	8000ffc <Board2_enter_internal_Normal>
    Board2_DW.is_active_Board_decision = 1U;
 80054e6:	4bb6      	ldr	r3, [pc, #728]	@ (80057c0 <Board2_step+0x320>)
 80054e8:	2201      	movs	r2, #1
 80054ea:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
    Board2_DW.is_active_Working_status_manage = 1U;
 80054ee:	4bb4      	ldr	r3, [pc, #720]	@ (80057c0 <Board2_step+0x320>)
 80054f0:	2201      	movs	r2, #1
 80054f2:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
    Board2_DW.init_count = 0U;
 80054f6:	4bb2      	ldr	r3, [pc, #712]	@ (80057c0 <Board2_step+0x320>)
 80054f8:	2200      	movs	r2, #0
 80054fa:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
    Board2_DW.is_Working_status_manager = Board2_IN_Init_working;
 80054fe:	4bb0      	ldr	r3, [pc, #704]	@ (80057c0 <Board2_step+0x320>)
 8005500:	2202      	movs	r2, #2
 8005502:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
    Board2_DW.is_active_Relay_manager = 1U;
 8005506:	4bae      	ldr	r3, [pc, #696]	@ (80057c0 <Board2_step+0x320>)
 8005508:	2201      	movs	r2, #1
 800550a:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
    Board2_DW.is_Relay_manager = Board2_IN_Normal_relay;
 800550e:	4bac      	ldr	r3, [pc, #688]	@ (80057c0 <Board2_step+0x320>)
 8005510:	2203      	movs	r2, #3
 8005512:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
    Board2_DW.decision.relay = true;
 8005516:	4baa      	ldr	r3, [pc, #680]	@ (80057c0 <Board2_step+0x320>)
 8005518:	2201      	movs	r2, #1
 800551a:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
    Board2_DW.is_active_Mux_manager = 1U;
 800551e:	4ba8      	ldr	r3, [pc, #672]	@ (80057c0 <Board2_step+0x320>)
 8005520:	2201      	movs	r2, #1
 8005522:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
    Board2_DW.is_Mux_manager = Board2_IN_Normal_mux;
 8005526:	4ba6      	ldr	r3, [pc, #664]	@ (80057c0 <Board2_step+0x320>)
 8005528:	2202      	movs	r2, #2
 800552a:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
    Board2_DW.decision.mux = false;
 800552e:	4ba4      	ldr	r3, [pc, #656]	@ (80057c0 <Board2_step+0x320>)
 8005530:	2200      	movs	r2, #0
 8005532:	f883 209f 	strb.w	r2, [r3, #159]	@ 0x9f
    Board2_DW.is_active_Routine_manager = 1U;
 8005536:	4ba2      	ldr	r3, [pc, #648]	@ (80057c0 <Board2_step+0x320>)
 8005538:	2201      	movs	r2, #1
 800553a:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
    Board2_DW.is_active_Max_velocity_handler = 1U;
 800553e:	4ba0      	ldr	r3, [pc, #640]	@ (80057c0 <Board2_step+0x320>)
 8005540:	2201      	movs	r2, #1
 8005542:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
    Board2_DW.is_Max_velocity_handler = Board_IN_Waiting_change_max_vel;
 8005546:	4b9e      	ldr	r3, [pc, #632]	@ (80057c0 <Board2_step+0x320>)
 8005548:	2201      	movs	r2, #1
 800554a:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
    Board2_DW.is_active_Compute_routine = 1U;
 800554e:	4b9c      	ldr	r3, [pc, #624]	@ (80057c0 <Board2_step+0x320>)
 8005550:	2201      	movs	r2, #1
 8005552:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    Board2_DW.is_Compute_routine = Board2_IN_Routine_state_normal;
 8005556:	4b9a      	ldr	r3, [pc, #616]	@ (80057c0 <Board2_step+0x320>)
 8005558:	2201      	movs	r2, #1
 800555a:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    Board2_DW.is_Routine_state_normal = Board2_IN_Normal_routine;
 800555e:	4b98      	ldr	r3, [pc, #608]	@ (80057c0 <Board2_step+0x320>)
 8005560:	2203      	movs	r2, #3
 8005562:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
    Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 8005566:	4b96      	ldr	r3, [pc, #600]	@ (80057c0 <Board2_step+0x320>)
 8005568:	2208      	movs	r2, #8
 800556a:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    Board2_DW.is_active_Mode_manager = 1U;
 800556e:	4b94      	ldr	r3, [pc, #592]	@ (80057c0 <Board2_step+0x320>)
 8005570:	2201      	movs	r2, #1
 8005572:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
    Board2_DW.is_Mode_manager = Board2_IN_Normal_driving;
 8005576:	4b92      	ldr	r3, [pc, #584]	@ (80057c0 <Board2_step+0x320>)
 8005578:	2203      	movs	r2, #3
 800557a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    Board2_DW.is_Normal_driving = Board2_IN_Mode_DEFAULT;
 800557e:	4b90      	ldr	r3, [pc, #576]	@ (80057c0 <Board2_step+0x320>)
 8005580:	2201      	movs	r2, #1
 8005582:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
    Board2_DW.decision.mode = DEFAULT;
 8005586:	4b8e      	ldr	r3, [pc, #568]	@ (80057c0 <Board2_step+0x320>)
 8005588:	2200      	movs	r2, #0
 800558a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
    Board2_DW.is_active_Lights_manager = 1U;
 800558e:	4b8c      	ldr	r3, [pc, #560]	@ (80057c0 <Board2_step+0x320>)
 8005590:	2201      	movs	r2, #1
 8005592:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
    Board2_DW.is_Lights_manager = Board2_IN_Normal_lights;
 8005596:	4b8a      	ldr	r3, [pc, #552]	@ (80057c0 <Board2_step+0x320>)
 8005598:	2203      	movs	r2, #3
 800559a:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
    Board2_DW.is_Normal_lights = Board2_IN_Lights_OFF;
 800559e:	4b88      	ldr	r3, [pc, #544]	@ (80057c0 <Board2_step+0x320>)
 80055a0:	2202      	movs	r2, #2
 80055a2:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
    Board2_Rover_Lights_OFF();
 80055a6:	f7fe f83f 	bl	8003628 <Board2_Rover_Lights_OFF>
      Board2_Board_decision();
    }
  }

  /* End of Chart: '<Root>/Board2' */
}
 80055aa:	e16a      	b.n	8005882 <Board2_step+0x3e2>
  } else if (Board2_DW.is_c1_Board2 == Board2_IN_Supervision_task) {
 80055ac:	4b84      	ldr	r3, [pc, #528]	@ (80057c0 <Board2_step+0x320>)
 80055ae:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	f040 8165 	bne.w	8005882 <Board2_step+0x3e2>
    if (Board2_DW.is_active_Board_state != 0) {
 80055b8:	4b81      	ldr	r3, [pc, #516]	@ (80057c0 <Board2_step+0x320>)
 80055ba:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 80055be:	2b00      	cmp	r3, #0
 80055c0:	f000 8158 	beq.w	8005874 <Board2_step+0x3d4>
      switch (Board2_DW.is_Board_state) {
 80055c4:	4b7e      	ldr	r3, [pc, #504]	@ (80057c0 <Board2_step+0x320>)
 80055c6:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 80055ca:	2b03      	cmp	r3, #3
 80055cc:	f000 814a 	beq.w	8005864 <Board2_step+0x3c4>
 80055d0:	2b03      	cmp	r3, #3
 80055d2:	f300 814f 	bgt.w	8005874 <Board2_step+0x3d4>
 80055d6:	2b01      	cmp	r3, #1
 80055d8:	d003      	beq.n	80055e2 <Board2_step+0x142>
 80055da:	2b02      	cmp	r3, #2
 80055dc:	f000 813f 	beq.w	800585e <Board2_step+0x3be>
 80055e0:	e148      	b.n	8005874 <Board2_step+0x3d4>
        switch (Board2_DW.is_Degraded) {
 80055e2:	4b77      	ldr	r3, [pc, #476]	@ (80057c0 <Board2_step+0x320>)
 80055e4:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d003      	beq.n	80055f4 <Board2_step+0x154>
 80055ec:	2b02      	cmp	r3, #2
 80055ee:	f000 811f 	beq.w	8005830 <Board2_step+0x390>
        break;
 80055f2:	e13f      	b.n	8005874 <Board2_step+0x3d4>
          switch (Board2_DW.is_Restablish) {
 80055f4:	4b72      	ldr	r3, [pc, #456]	@ (80057c0 <Board2_step+0x320>)
 80055f6:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 80055fa:	3b01      	subs	r3, #1
 80055fc:	2b04      	cmp	r3, #4
 80055fe:	f200 812c 	bhi.w	800585a <Board2_step+0x3ba>
 8005602:	a201      	add	r2, pc, #4	@ (adr r2, 8005608 <Board2_step+0x168>)
 8005604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005608:	0800561d 	.word	0x0800561d
 800560c:	0800563b 	.word	0x0800563b
 8005610:	080056cd 	.word	0x080056cd
 8005614:	0800574d 	.word	0x0800574d
 8005618:	080057c5 	.word	0x080057c5
            Board2_DW.is_Restablish = Board2_IN_NO_ACTIVE_CHILD;
 800561c:	4b68      	ldr	r3, [pc, #416]	@ (80057c0 <Board2_step+0x320>)
 800561e:	2200      	movs	r2, #0
 8005620:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
            Board2_DW.is_Degraded = Board2_IN_NO_ACTIVE_CHILD;
 8005624:	4b66      	ldr	r3, [pc, #408]	@ (80057c0 <Board2_step+0x320>)
 8005626:	2200      	movs	r2, #0
 8005628:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
            Board2_DW.is_Board_state = Board2_IN_Normal;
 800562c:	4b64      	ldr	r3, [pc, #400]	@ (80057c0 <Board2_step+0x320>)
 800562e:	2202      	movs	r2, #2
 8005630:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
            Board2_enter_internal_Normal();
 8005634:	f7fb fce2 	bl	8000ffc <Board2_enter_internal_Normal>
            break;
 8005638:	e0f9      	b.n	800582e <Board2_step+0x38e>
            b = Board2_Is_STalk_High();
 800563a:	f7fb fd49 	bl	80010d0 <Board2_Is_STalk_High>
 800563e:	4603      	mov	r3, r0
 8005640:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8005642:	79fb      	ldrb	r3, [r7, #7]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d00e      	beq.n	8005666 <Board2_step+0x1c6>
              Board2_DW.is_Restablish = Board2_IN_Receive_ping;
 8005648:	4b5d      	ldr	r3, [pc, #372]	@ (80057c0 <Board2_step+0x320>)
 800564a:	2203      	movs	r2, #3
 800564c:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
              Board2_Wait_Ping();
 8005650:	f7fb fd6c 	bl	800112c <Board2_Wait_Ping>
              Board2_Lower_MTalk();
 8005654:	f7fb fd5d 	bl	8001112 <Board2_Lower_MTalk>
              Board2_DW.time_comm = Board2_Get_Timestamp();
 8005658:	f7fb fcc8 	bl	8000fec <Board2_Get_Timestamp>
 800565c:	4603      	mov	r3, r0
 800565e:	4a58      	ldr	r2, [pc, #352]	@ (80057c0 <Board2_step+0x320>)
 8005660:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
            break;
 8005664:	e0dc      	b.n	8005820 <Board2_step+0x380>
              b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 8005666:	4b56      	ldr	r3, [pc, #344]	@ (80057c0 <Board2_step+0x320>)
 8005668:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800566c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8005670:	4618      	mov	r0, r3
 8005672:	f7fb fd34 	bl	80010de <Board2_Check_Timeout_Us>
 8005676:	4603      	mov	r3, r0
 8005678:	71fb      	strb	r3, [r7, #7]
              if (b) {
 800567a:	79fb      	ldrb	r3, [r7, #7]
 800567c:	2b00      	cmp	r3, #0
 800567e:	f000 80cf 	beq.w	8005820 <Board2_step+0x380>
                if (Board2_DW.retransmitted < Board2_MAX_RETRANSMIT) {
 8005682:	4b4f      	ldr	r3, [pc, #316]	@ (80057c0 <Board2_step+0x320>)
 8005684:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8005688:	2b00      	cmp	r3, #0
 800568a:	d110      	bne.n	80056ae <Board2_step+0x20e>
                  Board2_DW.retransmitted = 1U;
 800568c:	4b4c      	ldr	r3, [pc, #304]	@ (80057c0 <Board2_step+0x320>)
 800568e:	2201      	movs	r2, #1
 8005690:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
                  Board2_DW.is_Restablish = Board2_IN_Transmit_ping;
 8005694:	4b4a      	ldr	r3, [pc, #296]	@ (80057c0 <Board2_step+0x320>)
 8005696:	2205      	movs	r2, #5
 8005698:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
                  Board2_Send_Ping();
 800569c:	f7fb fd3f 	bl	800111e <Board2_Send_Ping>
                  Board2_DW.time_comm = Board2_Get_Timestamp();
 80056a0:	f7fb fca4 	bl	8000fec <Board2_Get_Timestamp>
 80056a4:	4603      	mov	r3, r0
 80056a6:	4a46      	ldr	r2, [pc, #280]	@ (80057c0 <Board2_step+0x320>)
 80056a8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
            break;
 80056ac:	e0b8      	b.n	8005820 <Board2_step+0x380>
                  Board2_Abort_Communication();
 80056ae:	f7fb fd24 	bl	80010fa <Board2_Abort_Communication>
                  Board2_Close_Session();
 80056b2:	f7fb fd28 	bl	8001106 <Board2_Close_Session>
                  Board2_Lower_MTalk();
 80056b6:	f7fb fd2c 	bl	8001112 <Board2_Lower_MTalk>
                  Board2_DW.is_Restablish = Board2_IN_NO_ACTIVE_CHILD;
 80056ba:	4b41      	ldr	r3, [pc, #260]	@ (80057c0 <Board2_step+0x320>)
 80056bc:	2200      	movs	r2, #0
 80056be:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
                  Board2_DW.is_Degraded = Board2_IN_Restarting;
 80056c2:	4b3f      	ldr	r3, [pc, #252]	@ (80057c0 <Board2_step+0x320>)
 80056c4:	2202      	movs	r2, #2
 80056c6:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
            break;
 80056ca:	e0a9      	b.n	8005820 <Board2_step+0x380>
            b = Board2_Is_Rx_Finished();
 80056cc:	f7fb fd38 	bl	8001140 <Board2_Is_Rx_Finished>
 80056d0:	4603      	mov	r3, r0
 80056d2:	71fb      	strb	r3, [r7, #7]
            if (b) {
 80056d4:	79fb      	ldrb	r3, [r7, #7]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d01c      	beq.n	8005714 <Board2_step+0x274>
              b = Board2_Verify_Ping();
 80056da:	f7fb fd39 	bl	8001150 <Board2_Verify_Ping>
 80056de:	4603      	mov	r3, r0
 80056e0:	71fb      	strb	r3, [r7, #7]
              if (b) {
 80056e2:	79fb      	ldrb	r3, [r7, #7]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d006      	beq.n	80056f6 <Board2_step+0x256>
                Board2_Close_Session();
 80056e8:	f7fb fd0d 	bl	8001106 <Board2_Close_Session>
                Board2_DW.is_Restablish = Boar_IN_Connection_restablished;
 80056ec:	4b34      	ldr	r3, [pc, #208]	@ (80057c0 <Board2_step+0x320>)
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
            break;
 80056f4:	e096      	b.n	8005824 <Board2_step+0x384>
                Board2_DW.is_Restablish = Board2_IN_Receive_ping;
 80056f6:	4b32      	ldr	r3, [pc, #200]	@ (80057c0 <Board2_step+0x320>)
 80056f8:	2203      	movs	r2, #3
 80056fa:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
                Board2_Wait_Ping();
 80056fe:	f7fb fd15 	bl	800112c <Board2_Wait_Ping>
                Board2_Lower_MTalk();
 8005702:	f7fb fd06 	bl	8001112 <Board2_Lower_MTalk>
                Board2_DW.time_comm = Board2_Get_Timestamp();
 8005706:	f7fb fc71 	bl	8000fec <Board2_Get_Timestamp>
 800570a:	4603      	mov	r3, r0
 800570c:	4a2c      	ldr	r2, [pc, #176]	@ (80057c0 <Board2_step+0x320>)
 800570e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
            break;
 8005712:	e087      	b.n	8005824 <Board2_step+0x384>
              b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 8005714:	4b2a      	ldr	r3, [pc, #168]	@ (80057c0 <Board2_step+0x320>)
 8005716:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800571a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800571e:	4618      	mov	r0, r3
 8005720:	f7fb fcdd 	bl	80010de <Board2_Check_Timeout_Us>
 8005724:	4603      	mov	r3, r0
 8005726:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8005728:	79fb      	ldrb	r3, [r7, #7]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d07a      	beq.n	8005824 <Board2_step+0x384>
                Board2_Abort_Communication();
 800572e:	f7fb fce4 	bl	80010fa <Board2_Abort_Communication>
                Board2_Close_Session();
 8005732:	f7fb fce8 	bl	8001106 <Board2_Close_Session>
                Board2_Lower_MTalk();
 8005736:	f7fb fcec 	bl	8001112 <Board2_Lower_MTalk>
                Board2_DW.is_Restablish = Board2_IN_NO_ACTIVE_CHILD;
 800573a:	4b21      	ldr	r3, [pc, #132]	@ (80057c0 <Board2_step+0x320>)
 800573c:	2200      	movs	r2, #0
 800573e:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
                Board2_DW.is_Degraded = Board2_IN_Restarting;
 8005742:	4b1f      	ldr	r3, [pc, #124]	@ (80057c0 <Board2_step+0x320>)
 8005744:	2202      	movs	r2, #2
 8005746:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
            break;
 800574a:	e06b      	b.n	8005824 <Board2_step+0x384>
            b = !Board2_Is_STalk_High();
 800574c:	f7fb fcc0 	bl	80010d0 <Board2_Is_STalk_High>
 8005750:	4603      	mov	r3, r0
 8005752:	2b00      	cmp	r3, #0
 8005754:	bf0c      	ite	eq
 8005756:	2301      	moveq	r3, #1
 8005758:	2300      	movne	r3, #0
 800575a:	b2db      	uxtb	r3, r3
 800575c:	71fb      	strb	r3, [r7, #7]
            if (b) {
 800575e:	79fb      	ldrb	r3, [r7, #7]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d010      	beq.n	8005786 <Board2_step+0x2e6>
              Board2_DW.retransmitted = 0U;
 8005764:	4b16      	ldr	r3, [pc, #88]	@ (80057c0 <Board2_step+0x320>)
 8005766:	2200      	movs	r2, #0
 8005768:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
              Board2_DW.is_Restablish = Board2_IN_Transmit_ping;
 800576c:	4b14      	ldr	r3, [pc, #80]	@ (80057c0 <Board2_step+0x320>)
 800576e:	2205      	movs	r2, #5
 8005770:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
              Board2_Send_Ping();
 8005774:	f7fb fcd3 	bl	800111e <Board2_Send_Ping>
              Board2_DW.time_comm = Board2_Get_Timestamp();
 8005778:	f7fb fc38 	bl	8000fec <Board2_Get_Timestamp>
 800577c:	4603      	mov	r3, r0
 800577e:	4a10      	ldr	r2, [pc, #64]	@ (80057c0 <Board2_step+0x320>)
 8005780:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
            break;
 8005784:	e050      	b.n	8005828 <Board2_step+0x388>
              b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 8005786:	4b0e      	ldr	r3, [pc, #56]	@ (80057c0 <Board2_step+0x320>)
 8005788:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800578c:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 8005790:	4618      	mov	r0, r3
 8005792:	f7fb fca4 	bl	80010de <Board2_Check_Timeout_Us>
 8005796:	4603      	mov	r3, r0
 8005798:	71fb      	strb	r3, [r7, #7]
              if (b) {
 800579a:	79fb      	ldrb	r3, [r7, #7]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d043      	beq.n	8005828 <Board2_step+0x388>
                Board2_Abort_Communication();
 80057a0:	f7fb fcab 	bl	80010fa <Board2_Abort_Communication>
                Board2_Close_Session();
 80057a4:	f7fb fcaf 	bl	8001106 <Board2_Close_Session>
                Board2_Lower_MTalk();
 80057a8:	f7fb fcb3 	bl	8001112 <Board2_Lower_MTalk>
                Board2_DW.is_Restablish = Board2_IN_NO_ACTIVE_CHILD;
 80057ac:	4b04      	ldr	r3, [pc, #16]	@ (80057c0 <Board2_step+0x320>)
 80057ae:	2200      	movs	r2, #0
 80057b0:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
                Board2_DW.is_Degraded = Board2_IN_Restarting;
 80057b4:	4b02      	ldr	r3, [pc, #8]	@ (80057c0 <Board2_step+0x320>)
 80057b6:	2202      	movs	r2, #2
 80057b8:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
            break;
 80057bc:	e034      	b.n	8005828 <Board2_step+0x388>
 80057be:	bf00      	nop
 80057c0:	200001f8 	.word	0x200001f8
            b = Board2_Is_Tx_Finished();
 80057c4:	f7fb fcd2 	bl	800116c <Board2_Is_Tx_Finished>
 80057c8:	4603      	mov	r3, r0
 80057ca:	71fb      	strb	r3, [r7, #7]
            if (b) {
 80057cc:	79fb      	ldrb	r3, [r7, #7]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d00a      	beq.n	80057e8 <Board2_step+0x348>
              Board2_DW.is_Restablish = Board2_IN_Ping_transmitted;
 80057d2:	4b2e      	ldr	r3, [pc, #184]	@ (800588c <Board2_step+0x3ec>)
 80057d4:	2202      	movs	r2, #2
 80057d6:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
              Board2_DW.time_comm = Board2_Get_Timestamp();
 80057da:	f7fb fc07 	bl	8000fec <Board2_Get_Timestamp>
 80057de:	4603      	mov	r3, r0
 80057e0:	4a2a      	ldr	r2, [pc, #168]	@ (800588c <Board2_step+0x3ec>)
 80057e2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
            break;
 80057e6:	e021      	b.n	800582c <Board2_step+0x38c>
              b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 80057e8:	4b28      	ldr	r3, [pc, #160]	@ (800588c <Board2_step+0x3ec>)
 80057ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80057ee:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80057f2:	4618      	mov	r0, r3
 80057f4:	f7fb fc73 	bl	80010de <Board2_Check_Timeout_Us>
 80057f8:	4603      	mov	r3, r0
 80057fa:	71fb      	strb	r3, [r7, #7]
              if (b) {
 80057fc:	79fb      	ldrb	r3, [r7, #7]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d014      	beq.n	800582c <Board2_step+0x38c>
                Board2_Abort_Communication();
 8005802:	f7fb fc7a 	bl	80010fa <Board2_Abort_Communication>
                Board2_Close_Session();
 8005806:	f7fb fc7e 	bl	8001106 <Board2_Close_Session>
                Board2_Lower_MTalk();
 800580a:	f7fb fc82 	bl	8001112 <Board2_Lower_MTalk>
                Board2_DW.is_Restablish = Board2_IN_NO_ACTIVE_CHILD;
 800580e:	4b1f      	ldr	r3, [pc, #124]	@ (800588c <Board2_step+0x3ec>)
 8005810:	2200      	movs	r2, #0
 8005812:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
                Board2_DW.is_Degraded = Board2_IN_Restarting;
 8005816:	4b1d      	ldr	r3, [pc, #116]	@ (800588c <Board2_step+0x3ec>)
 8005818:	2202      	movs	r2, #2
 800581a:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
            break;
 800581e:	e005      	b.n	800582c <Board2_step+0x38c>
            break;
 8005820:	bf00      	nop
 8005822:	e01a      	b.n	800585a <Board2_step+0x3ba>
            break;
 8005824:	bf00      	nop
 8005826:	e018      	b.n	800585a <Board2_step+0x3ba>
            break;
 8005828:	bf00      	nop
 800582a:	e016      	b.n	800585a <Board2_step+0x3ba>
            break;
 800582c:	bf00      	nop
          break;
 800582e:	e014      	b.n	800585a <Board2_step+0x3ba>
          Board2_DW.is_Degraded = Board2_IN_Restablish;
 8005830:	4b16      	ldr	r3, [pc, #88]	@ (800588c <Board2_step+0x3ec>)
 8005832:	2201      	movs	r2, #1
 8005834:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
          Board2_Compute_Degraded_Actions();
 8005838:	f7fb fca0 	bl	800117c <Board2_Compute_Degraded_Actions>
          Board2_DW.is_Restablish = Board_IN_Starting_to_restablish;
 800583c:	4b13      	ldr	r3, [pc, #76]	@ (800588c <Board2_step+0x3ec>)
 800583e:	2204      	movs	r2, #4
 8005840:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
          Board2_Open_Session();
 8005844:	f7fb fbc6 	bl	8000fd4 <Board2_Open_Session>
          Board2_Raise_MTalk();
 8005848:	f7fb fbca 	bl	8000fe0 <Board2_Raise_MTalk>
          Board2_DW.time_comm = Board2_Get_Timestamp();
 800584c:	f7fb fbce 	bl	8000fec <Board2_Get_Timestamp>
 8005850:	4603      	mov	r3, r0
 8005852:	4a0e      	ldr	r2, [pc, #56]	@ (800588c <Board2_step+0x3ec>)
 8005854:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
          break;
 8005858:	e000      	b.n	800585c <Board2_step+0x3bc>
          break;
 800585a:	bf00      	nop
        break;
 800585c:	e00a      	b.n	8005874 <Board2_step+0x3d4>
        Board2_Normal();
 800585e:	f7ff fb7f 	bl	8004f60 <Board2_Normal>
        break;
 8005862:	e007      	b.n	8005874 <Board2_step+0x3d4>
        if (Board2_DW.is_Single_Board == Board2_IN_Other_board_failure) {
 8005864:	4b09      	ldr	r3, [pc, #36]	@ (800588c <Board2_step+0x3ec>)
 8005866:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 800586a:	2b01      	cmp	r3, #1
 800586c:	d101      	bne.n	8005872 <Board2_step+0x3d2>
          Board2_Compute_Degraded_Actions();
 800586e:	f7fb fc85 	bl	800117c <Board2_Compute_Degraded_Actions>
        break;
 8005872:	bf00      	nop
    if (Board2_DW.is_active_Board_decision != 0) {
 8005874:	4b05      	ldr	r3, [pc, #20]	@ (800588c <Board2_step+0x3ec>)
 8005876:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800587a:	2b00      	cmp	r3, #0
 800587c:	d001      	beq.n	8005882 <Board2_step+0x3e2>
      Board2_Board_decision();
 800587e:	f7fe fa1d 	bl	8003cbc <Board2_Board_decision>
}
 8005882:	bf00      	nop
 8005884:	3708      	adds	r7, #8
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}
 800588a:	bf00      	nop
 800588c:	200001f8 	.word	0x200001f8

08005890 <Board2_initialize>:

/* Model initialize function */
void Board2_initialize(void)
{
 8005890:	b480      	push	{r7}
 8005892:	af00      	add	r7, sp, #0
  /* SystemInitialize for Chart: '<Root>/Board2' */
  Board2_DW.sfEvent = Board2_CALL_EVENT;
 8005894:	4b06      	ldr	r3, [pc, #24]	@ (80058b0 <Board2_initialize+0x20>)
 8005896:	f04f 32ff 	mov.w	r2, #4294967295
 800589a:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
  Board2_DW.TURN_THRESHOLD = 5.0F;
 800589e:	4b04      	ldr	r3, [pc, #16]	@ (80058b0 <Board2_initialize+0x20>)
 80058a0:	4a04      	ldr	r2, [pc, #16]	@ (80058b4 <Board2_initialize+0x24>)
 80058a2:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
}
 80058a6:	bf00      	nop
 80058a8:	46bd      	mov	sp, r7
 80058aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ae:	4770      	bx	lr
 80058b0:	200001f8 	.word	0x200001f8
 80058b4:	40a00000 	.word	0x40a00000

080058b8 <get_telecontrol_bx>:
ControllerStatus_t telecontrol_send_telemetry(Controller_t *telecontrol, Telemetry_t *telemetry);

/* ===================== GETTERS (INLINE) ===================== */

static inline ControllerStatus_t get_telecontrol_bx(const Controller_t *telecontrol, uint16_t *bx)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b085      	sub	sp, #20
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	6039      	str	r1, [r7, #0]
    ControllerStatus_t status = CONTROLLER_ERR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	73fb      	strb	r3, [r7, #15]

    if ((telecontrol != NULL) && (bx != NULL))
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d00a      	beq.n	80058e2 <get_telecontrol_bx+0x2a>
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d007      	beq.n	80058e2 <get_telecontrol_bx+0x2a>
    {
        *bx = telecontrol->controller_information.controller_data.bx;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 80058d8:	b29a      	uxth	r2, r3
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	801a      	strh	r2, [r3, #0]
        status = CONTROLLER_OK;
 80058de:	2300      	movs	r3, #0
 80058e0:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 80058e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3714      	adds	r7, #20
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr

080058f0 <get_telecontrol_ay>:

static inline ControllerStatus_t get_telecontrol_ay(const Controller_t *telecontrol, uint16_t *ay)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b085      	sub	sp, #20
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
    ControllerStatus_t status = CONTROLLER_ERR;
 80058fa:	2301      	movs	r3, #1
 80058fc:	73fb      	strb	r3, [r7, #15]

    if ((telecontrol != NULL) && (ay != NULL))
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d008      	beq.n	8005916 <get_telecontrol_ay+0x26>
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d005      	beq.n	8005916 <get_telecontrol_ay+0x26>
    {
        *ay = telecontrol->controller_information.controller_data.ay;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	895a      	ldrh	r2, [r3, #10]
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	801a      	strh	r2, [r3, #0]
        status = CONTROLLER_OK;
 8005912:	2300      	movs	r3, #0
 8005914:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8005916:	7bfb      	ldrb	r3, [r7, #15]
}
 8005918:	4618      	mov	r0, r3
 800591a:	3714      	adds	r7, #20
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr

08005924 <get_telecontrol_button_btn1>:

static inline ControllerStatus_t get_telecontrol_button_btn1(const Controller_t *telecontrol, uint8_t *btn)
{
 8005924:	b480      	push	{r7}
 8005926:	b085      	sub	sp, #20
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
 800592c:	6039      	str	r1, [r7, #0]
    ControllerStatus_t status = CONTROLLER_ERR;
 800592e:	2301      	movs	r3, #1
 8005930:	73fb      	strb	r3, [r7, #15]

    if ((telecontrol != NULL) && (btn != NULL))
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d008      	beq.n	800594a <get_telecontrol_button_btn1+0x26>
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d005      	beq.n	800594a <get_telecontrol_button_btn1+0x26>
    {
        *btn = telecontrol->controller_information.controller_data.btn1;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	7c9a      	ldrb	r2, [r3, #18]
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	701a      	strb	r2, [r3, #0]
        status = CONTROLLER_OK;
 8005946:	2300      	movs	r3, #0
 8005948:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800594a:	7bfb      	ldrb	r3, [r7, #15]
}
 800594c:	4618      	mov	r0, r3
 800594e:	3714      	adds	r7, #20
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr

08005958 <get_telecontrol_button_btn2>:

static inline ControllerStatus_t get_telecontrol_button_btn2(const Controller_t *telecontrol, uint8_t *btn)
{
 8005958:	b480      	push	{r7}
 800595a:	b085      	sub	sp, #20
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
 8005960:	6039      	str	r1, [r7, #0]
    ControllerStatus_t status = CONTROLLER_ERR;
 8005962:	2301      	movs	r3, #1
 8005964:	73fb      	strb	r3, [r7, #15]

    if ((telecontrol != NULL) && (btn != NULL))
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d008      	beq.n	800597e <get_telecontrol_button_btn2+0x26>
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d005      	beq.n	800597e <get_telecontrol_button_btn2+0x26>
    {
        *btn = telecontrol->controller_information.controller_data.btn2;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	7cda      	ldrb	r2, [r3, #19]
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	701a      	strb	r2, [r3, #0]
        status = CONTROLLER_OK;
 800597a:	2300      	movs	r3, #0
 800597c:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800597e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005980:	4618      	mov	r0, r3
 8005982:	3714      	adds	r7, #20
 8005984:	46bd      	mov	sp, r7
 8005986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598a:	4770      	bx	lr

0800598c <get_telecontrol_button_btn3>:

static inline ControllerStatus_t get_telecontrol_button_btn3(const Controller_t *telecontrol, uint8_t *btn)
{
 800598c:	b480      	push	{r7}
 800598e:	b085      	sub	sp, #20
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
 8005994:	6039      	str	r1, [r7, #0]
    ControllerStatus_t status = CONTROLLER_ERR;
 8005996:	2301      	movs	r3, #1
 8005998:	73fb      	strb	r3, [r7, #15]

    if ((telecontrol != NULL) && (btn != NULL))
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d008      	beq.n	80059b2 <get_telecontrol_button_btn3+0x26>
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d005      	beq.n	80059b2 <get_telecontrol_button_btn3+0x26>
    {
        *btn = telecontrol->controller_information.controller_data.btn3;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	7d1a      	ldrb	r2, [r3, #20]
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	701a      	strb	r2, [r3, #0]
        status = CONTROLLER_OK;
 80059ae:	2300      	movs	r3, #0
 80059b0:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 80059b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	3714      	adds	r7, #20
 80059b8:	46bd      	mov	sp, r7
 80059ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059be:	4770      	bx	lr

080059c0 <get_telecontrol_button_btn4>:

static inline ControllerStatus_t get_telecontrol_button_btn4(const Controller_t *telecontrol, uint8_t *btn)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b085      	sub	sp, #20
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
 80059c8:	6039      	str	r1, [r7, #0]
    ControllerStatus_t status = CONTROLLER_ERR;
 80059ca:	2301      	movs	r3, #1
 80059cc:	73fb      	strb	r3, [r7, #15]

    if ((telecontrol != NULL) && (btn != NULL))
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d008      	beq.n	80059e6 <get_telecontrol_button_btn4+0x26>
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d005      	beq.n	80059e6 <get_telecontrol_button_btn4+0x26>
    {
        *btn = telecontrol->controller_information.controller_data.btn4;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	7d5a      	ldrb	r2, [r3, #21]
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	701a      	strb	r2, [r3, #0]
        status = CONTROLLER_OK;
 80059e2:	2300      	movs	r3, #0
 80059e4:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 80059e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	3714      	adds	r7, #20
 80059ec:	46bd      	mov	sp, r7
 80059ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f2:	4770      	bx	lr

080059f4 <get_telecontrol_b_btn>:

static inline ControllerStatus_t get_telecontrol_b_btn(const Controller_t *telecontrol, uint8_t *b_btn)
{
 80059f4:	b480      	push	{r7}
 80059f6:	b085      	sub	sp, #20
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
 80059fc:	6039      	str	r1, [r7, #0]
    ControllerStatus_t status = CONTROLLER_ERR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	73fb      	strb	r3, [r7, #15]

    if ((telecontrol != NULL) && (b_btn != NULL))
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d008      	beq.n	8005a1a <get_telecontrol_b_btn+0x26>
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d005      	beq.n	8005a1a <get_telecontrol_b_btn+0x26>
    {
        *b_btn = telecontrol->controller_information.controller_data.b_btn;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	7c5a      	ldrb	r2, [r3, #17]
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	701a      	strb	r2, [r3, #0]
        status = CONTROLLER_OK;
 8005a16:	2300      	movs	r3, #0
 8005a18:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8005a1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3714      	adds	r7, #20
 8005a20:	46bd      	mov	sp, r7
 8005a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a26:	4770      	bx	lr

08005a28 <get_telecontrol_a_btn>:

static inline ControllerStatus_t get_telecontrol_a_btn(const Controller_t *telecontrol, uint8_t *a_btn)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b085      	sub	sp, #20
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
 8005a30:	6039      	str	r1, [r7, #0]
    ControllerStatus_t status = CONTROLLER_ERR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	73fb      	strb	r3, [r7, #15]

    if ((telecontrol != NULL) && (a_btn != NULL))
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d008      	beq.n	8005a4e <get_telecontrol_a_btn+0x26>
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d005      	beq.n	8005a4e <get_telecontrol_a_btn+0x26>
    {
        *a_btn = telecontrol->controller_information.controller_data.a_btn;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	7b1a      	ldrb	r2, [r3, #12]
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	701a      	strb	r2, [r3, #0]
        status = CONTROLLER_OK;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8005a4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3714      	adds	r7, #20
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr

08005a5c <get_telecontrol_percentage>:

static inline ControllerStatus_t get_telecontrol_percentage(const Controller_t *telecontrol, uint8_t *percentage)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b085      	sub	sp, #20
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	6039      	str	r1, [r7, #0]
    ControllerStatus_t status = CONTROLLER_ERR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	73fb      	strb	r3, [r7, #15]

    if ((telecontrol != NULL) && (percentage != NULL))
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d008      	beq.n	8005a82 <get_telecontrol_percentage+0x26>
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d005      	beq.n	8005a82 <get_telecontrol_percentage+0x26>
    {
        *percentage = telecontrol->controller_information.controller_percentage;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	79da      	ldrb	r2, [r3, #7]
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	701a      	strb	r2, [r3, #0]
        status = CONTROLLER_OK;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8005a82:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	3714      	adds	r7, #20
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8e:	4770      	bx	lr

08005a90 <ramp>:
#define NORMAL_BRK_COEFF      (0.5f)

/* ===================== RAMP FUNCTION ===================== */

static inline real32_T ramp(real32_T current, real32_T target, real32_T step)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b087      	sub	sp, #28
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	ed87 0a03 	vstr	s0, [r7, #12]
 8005a9a:	edc7 0a02 	vstr	s1, [r7, #8]
 8005a9e:	ed87 1a01 	vstr	s2, [r7, #4]
    real32_T next_value;

    if (current < (target - step))
 8005aa2:	ed97 7a02 	vldr	s14, [r7, #8]
 8005aa6:	edd7 7a01 	vldr	s15, [r7, #4]
 8005aaa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005aae:	ed97 7a03 	vldr	s14, [r7, #12]
 8005ab2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005ab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005aba:	d508      	bpl.n	8005ace <ramp+0x3e>
    {
        next_value = current + step;
 8005abc:	ed97 7a03 	vldr	s14, [r7, #12]
 8005ac0:	edd7 7a01 	vldr	s15, [r7, #4]
 8005ac4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ac8:	edc7 7a05 	vstr	s15, [r7, #20]
 8005acc:	e017      	b.n	8005afe <ramp+0x6e>
    }
    else if (current > (target + step))
 8005ace:	ed97 7a02 	vldr	s14, [r7, #8]
 8005ad2:	edd7 7a01 	vldr	s15, [r7, #4]
 8005ad6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ada:	ed97 7a03 	vldr	s14, [r7, #12]
 8005ade:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005ae2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ae6:	dd08      	ble.n	8005afa <ramp+0x6a>
    {
        next_value = current - step;
 8005ae8:	ed97 7a03 	vldr	s14, [r7, #12]
 8005aec:	edd7 7a01 	vldr	s15, [r7, #4]
 8005af0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005af4:	edc7 7a05 	vstr	s15, [r7, #20]
 8005af8:	e001      	b.n	8005afe <ramp+0x6e>
    }
    else
    {
        next_value = target;
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	617b      	str	r3, [r7, #20]
    }

    return next_value;
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	ee07 3a90 	vmov	s15, r3
}
 8005b04:	eeb0 0a67 	vmov.f32	s0, s15
 8005b08:	371c      	adds	r7, #28
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b10:	4770      	bx	lr
	...

08005b14 <calculate_battery_percent>:

/* ===================== TELEMETRY HELPERS ===================== */

static inline uint8_T calculate_battery_percent(real32_T voltage)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b085      	sub	sp, #20
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	ed87 0a01 	vstr	s0, [r7, #4]
    uint8_T percent;

    if (voltage <= 9.0f)
 8005b1e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005b22:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 8005b26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b2e:	d802      	bhi.n	8005b36 <calculate_battery_percent+0x22>
    {
        percent = 0U;
 8005b30:	2300      	movs	r3, #0
 8005b32:	73fb      	strb	r3, [r7, #15]
 8005b34:	e027      	b.n	8005b86 <calculate_battery_percent+0x72>
    }
    else if (voltage >= 12.6f)
 8005b36:	edd7 7a01 	vldr	s15, [r7, #4]
 8005b3a:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8005b94 <calculate_battery_percent+0x80>
 8005b3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b46:	db02      	blt.n	8005b4e <calculate_battery_percent+0x3a>
    {
        percent = 100U;
 8005b48:	2364      	movs	r3, #100	@ 0x64
 8005b4a:	73fb      	strb	r3, [r7, #15]
 8005b4c:	e01b      	b.n	8005b86 <calculate_battery_percent+0x72>
    }
    else
    {
        real32_T result = (((voltage - 9.0f) / 3.6f) * 100.0f) + 0.5f;
 8005b4e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005b52:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 8005b56:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8005b5a:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8005b98 <calculate_battery_percent+0x84>
 8005b5e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005b62:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8005b9c <calculate_battery_percent+0x88>
 8005b66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b6a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005b6e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005b72:	edc7 7a02 	vstr	s15, [r7, #8]
        percent = (uint8_T)result;
 8005b76:	edd7 7a02 	vldr	s15, [r7, #8]
 8005b7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b7e:	edc7 7a00 	vstr	s15, [r7]
 8005b82:	783b      	ldrb	r3, [r7, #0]
 8005b84:	73fb      	strb	r3, [r7, #15]
    }

    return percent;
 8005b86:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	3714      	adds	r7, #20
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b92:	4770      	bx	lr
 8005b94:	4149999a 	.word	0x4149999a
 8005b98:	40666666 	.word	0x40666666
 8005b9c:	42c80000 	.word	0x42c80000

08005ba0 <saturate_temperature>:

static inline int8_T saturate_temperature(real32_T temp)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b087      	sub	sp, #28
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	ed87 0a01 	vstr	s0, [r7, #4]
    int8_T result;

    if (temp > 127.0f)
 8005baa:	edd7 7a01 	vldr	s15, [r7, #4]
 8005bae:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8005c24 <saturate_temperature+0x84>
 8005bb2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bba:	dd02      	ble.n	8005bc2 <saturate_temperature+0x22>
    {
        result = 127;
 8005bbc:	237f      	movs	r3, #127	@ 0x7f
 8005bbe:	75fb      	strb	r3, [r7, #23]
 8005bc0:	e028      	b.n	8005c14 <saturate_temperature+0x74>
    }
    else if (temp < -128.0f)
 8005bc2:	edd7 7a01 	vldr	s15, [r7, #4]
 8005bc6:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8005c28 <saturate_temperature+0x88>
 8005bca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005bce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bd2:	d502      	bpl.n	8005bda <saturate_temperature+0x3a>
    {
        result = -128;
 8005bd4:	2380      	movs	r3, #128	@ 0x80
 8005bd6:	75fb      	strb	r3, [r7, #23]
 8005bd8:	e01c      	b.n	8005c14 <saturate_temperature+0x74>
    }
    else
    {
    	real32_T rounding_offset = (temp >= 0.0f) ? 0.5f : -0.5f;
 8005bda:	edd7 7a01 	vldr	s15, [r7, #4]
 8005bde:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005be2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005be6:	db02      	blt.n	8005bee <saturate_temperature+0x4e>
 8005be8:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8005bec:	e001      	b.n	8005bf2 <saturate_temperature+0x52>
 8005bee:	f04f 433f 	mov.w	r3, #3204448256	@ 0xbf000000
 8005bf2:	613b      	str	r3, [r7, #16]
    	real32_T rounded_val = temp + rounding_offset;
 8005bf4:	ed97 7a01 	vldr	s14, [r7, #4]
 8005bf8:	edd7 7a04 	vldr	s15, [r7, #16]
 8005bfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c00:	edc7 7a03 	vstr	s15, [r7, #12]
    	result = (int8_T)rounded_val;
 8005c04:	edd7 7a03 	vldr	s15, [r7, #12]
 8005c08:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005c0c:	edc7 7a00 	vstr	s15, [r7]
 8005c10:	783b      	ldrb	r3, [r7, #0]
 8005c12:	75fb      	strb	r3, [r7, #23]
    }

    return result;
 8005c14:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	371c      	adds	r7, #28
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr
 8005c24:	42fe0000 	.word	0x42fe0000
 8005c28:	c3000000 	.word	0xc3000000

08005c2c <get_light_mode>:

static inline LightOperatingMode get_light_mode(uint32_T state)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b085      	sub	sp, #20
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
    LightOperatingMode mode;

    if (state == Board2_IN_Lights_AUTO)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2b01      	cmp	r3, #1
 8005c38:	d102      	bne.n	8005c40 <get_light_mode+0x14>
    {
        mode = LIGHT_AUTO;
 8005c3a:	2302      	movs	r3, #2
 8005c3c:	73fb      	strb	r3, [r7, #15]
 8005c3e:	e007      	b.n	8005c50 <get_light_mode+0x24>
    }
    else if (state == Board2_IN_Lights_ON)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2b03      	cmp	r3, #3
 8005c44:	d102      	bne.n	8005c4c <get_light_mode+0x20>
    {
        mode = LIGHT_ON;
 8005c46:	2301      	movs	r3, #1
 8005c48:	73fb      	strb	r3, [r7, #15]
 8005c4a:	e001      	b.n	8005c50 <get_light_mode+0x24>
    }
    else
    {
        mode = LIGHT_OFF;
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	73fb      	strb	r3, [r7, #15]
    }

    return mode;
 8005c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	3714      	adds	r7, #20
 8005c56:	46bd      	mov	sp, r7
 8005c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5c:	4770      	bx	lr

08005c5e <get_driving_mode>:

static inline DrivingMode get_driving_mode(uint32_T state)
{
 8005c5e:	b480      	push	{r7}
 8005c60:	b085      	sub	sp, #20
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	6078      	str	r0, [r7, #4]
    DrivingMode mode;

    if (state == Board2_IN_Mode_SPORT)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2b03      	cmp	r3, #3
 8005c6a:	d102      	bne.n	8005c72 <get_driving_mode+0x14>
    {
        mode = DM_SPORT;
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	73fb      	strb	r3, [r7, #15]
 8005c70:	e007      	b.n	8005c82 <get_driving_mode+0x24>
    }
    else if (state == Board2_IN_Mode_ECO)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2b02      	cmp	r3, #2
 8005c76:	d102      	bne.n	8005c7e <get_driving_mode+0x20>
    {
        mode = DM_ECO;
 8005c78:	2302      	movs	r3, #2
 8005c7a:	73fb      	strb	r3, [r7, #15]
 8005c7c:	e001      	b.n	8005c82 <get_driving_mode+0x24>
    }
    else
    {
        mode = DM_DEFAULT;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	73fb      	strb	r3, [r7, #15]
    }

    return mode;
 8005c82:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3714      	adds	r7, #20
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8e:	4770      	bx	lr

08005c90 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b082      	sub	sp, #8
 8005c94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
	DWD_Init(&hard_rt_deadline_wd, &htim4, SYSTEM_ALIVE_MASK, safety_stop_and_halt);
 8005c96:	4b4e      	ldr	r3, [pc, #312]	@ (8005dd0 <MX_FREERTOS_Init+0x140>)
 8005c98:	2203      	movs	r2, #3
 8005c9a:	494e      	ldr	r1, [pc, #312]	@ (8005dd4 <MX_FREERTOS_Init+0x144>)
 8005c9c:	484e      	ldr	r0, [pc, #312]	@ (8005dd8 <MX_FREERTOS_Init+0x148>)
 8005c9e:	f001 fc89 	bl	80075b4 <DWD_Init>

	(void)DWT_Delay_Init();
 8005ca2:	f001 fd1d 	bl	80076e0 <DWT_Delay_Init>

	MPU60X0_StatusTypeDef status_mpu;

	if(HCSR04_Init(&us_left,   &ULTRASONIC_HW_CONFIG[US_LEFT]) != HCSR04_OK){
 8005ca6:	494d      	ldr	r1, [pc, #308]	@ (8005ddc <MX_FREERTOS_Init+0x14c>)
 8005ca8:	484d      	ldr	r0, [pc, #308]	@ (8005de0 <MX_FREERTOS_Init+0x150>)
 8005caa:	f001 ff27 	bl	8007afc <HCSR04_Init>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d001      	beq.n	8005cb8 <MX_FREERTOS_Init+0x28>
	    Error_Handler();
 8005cb4:	f002 fb4c 	bl	8008350 <Error_Handler>
	}
	if(HCSR04_Init(&us_center, &ULTRASONIC_HW_CONFIG[US_CENTER]) != HCSR04_OK){
 8005cb8:	494a      	ldr	r1, [pc, #296]	@ (8005de4 <MX_FREERTOS_Init+0x154>)
 8005cba:	484b      	ldr	r0, [pc, #300]	@ (8005de8 <MX_FREERTOS_Init+0x158>)
 8005cbc:	f001 ff1e 	bl	8007afc <HCSR04_Init>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d001      	beq.n	8005cca <MX_FREERTOS_Init+0x3a>
	    Error_Handler();
 8005cc6:	f002 fb43 	bl	8008350 <Error_Handler>
	}

	if(HCSR04_Init(&us_right,  &ULTRASONIC_HW_CONFIG[US_RIGHT]) != HCSR04_OK){
 8005cca:	4948      	ldr	r1, [pc, #288]	@ (8005dec <MX_FREERTOS_Init+0x15c>)
 8005ccc:	4848      	ldr	r0, [pc, #288]	@ (8005df0 <MX_FREERTOS_Init+0x160>)
 8005cce:	f001 ff15 	bl	8007afc <HCSR04_Init>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d001      	beq.n	8005cdc <MX_FREERTOS_Init+0x4c>
	    Error_Handler();
 8005cd8:	f002 fb3a 	bl	8008350 <Error_Handler>
	}

	if(telecontrol_init(&controller, CONTROLLER_HW_CONFIG[CONTROLLER_MAIN].i2c, CONTROLLER_HW_CONFIG[CONTROLLER_MAIN].address ) != CONTROLLER_OK){
 8005cdc:	4b45      	ldr	r3, [pc, #276]	@ (8005df4 <MX_FREERTOS_Init+0x164>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a44      	ldr	r2, [pc, #272]	@ (8005df4 <MX_FREERTOS_Init+0x164>)
 8005ce2:	8892      	ldrh	r2, [r2, #4]
 8005ce4:	4619      	mov	r1, r3
 8005ce6:	4844      	ldr	r0, [pc, #272]	@ (8005df8 <MX_FREERTOS_Init+0x168>)
 8005ce8:	f001 f9cd 	bl	8007086 <telecontrol_init>
 8005cec:	4603      	mov	r3, r0
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d001      	beq.n	8005cf6 <MX_FREERTOS_Init+0x66>
	    Error_Handler();
 8005cf2:	f002 fb2d 	bl	8008350 <Error_Handler>
	}

	status_mpu = mpu6050_init(&mpu_device, MPU_HW_CONFIG[MPU_MAIN].i2c, MPU_HW_CONFIG[MPU_MAIN].address, &MPU_HW_CONFIG[MPU_MAIN].cfg);
 8005cf6:	4b41      	ldr	r3, [pc, #260]	@ (8005dfc <MX_FREERTOS_Init+0x16c>)
 8005cf8:	6819      	ldr	r1, [r3, #0]
 8005cfa:	4b40      	ldr	r3, [pc, #256]	@ (8005dfc <MX_FREERTOS_Init+0x16c>)
 8005cfc:	889a      	ldrh	r2, [r3, #4]
 8005cfe:	4b40      	ldr	r3, [pc, #256]	@ (8005e00 <MX_FREERTOS_Init+0x170>)
 8005d00:	4840      	ldr	r0, [pc, #256]	@ (8005e04 <MX_FREERTOS_Init+0x174>)
 8005d02:	f002 fe22 	bl	800894a <mpu6050_init>
 8005d06:	4603      	mov	r3, r0
 8005d08:	71fb      	strb	r3, [r7, #7]

	if (status_mpu == MPU6050_ERR) {
 8005d0a:	79fb      	ldrb	r3, [r7, #7]
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	d102      	bne.n	8005d16 <MX_FREERTOS_Init+0x86>
	    Error_Handler();
 8005d10:	f002 fb1e 	bl	8008350 <Error_Handler>
 8005d14:	e009      	b.n	8005d2a <MX_FREERTOS_Init+0x9a>
	}
	else if (status_mpu == MPU6050_ERR_COMM) {
 8005d16:	79fb      	ldrb	r3, [r7, #7]
 8005d18:	2b02      	cmp	r3, #2
 8005d1a:	d103      	bne.n	8005d24 <MX_FREERTOS_Init+0x94>
		Board2_U.gyroError = 1;
 8005d1c:	4b3a      	ldr	r3, [pc, #232]	@ (8005e08 <MX_FREERTOS_Init+0x178>)
 8005d1e:	2201      	movs	r2, #1
 8005d20:	759a      	strb	r2, [r3, #22]
 8005d22:	e002      	b.n	8005d2a <MX_FREERTOS_Init+0x9a>
	}
	else {
		Board2_U.gyroError = 0;
 8005d24:	4b38      	ldr	r3, [pc, #224]	@ (8005e08 <MX_FREERTOS_Init+0x178>)
 8005d26:	2200      	movs	r2, #0
 8005d28:	759a      	strb	r2, [r3, #22]
	}

	if (motor_init(&motor_FA_openLoop, MOTOR_HW_CONFIG[MOTOR_FA].htim, MOTOR_HW_CONFIG[MOTOR_FA].channel, &MOTOR_HW_CONFIG[MOTOR_FA].calib) != MOTOR_OK){
 8005d2a:	4b38      	ldr	r3, [pc, #224]	@ (8005e0c <MX_FREERTOS_Init+0x17c>)
 8005d2c:	6819      	ldr	r1, [r3, #0]
 8005d2e:	4b37      	ldr	r3, [pc, #220]	@ (8005e0c <MX_FREERTOS_Init+0x17c>)
 8005d30:	685a      	ldr	r2, [r3, #4]
 8005d32:	4b37      	ldr	r3, [pc, #220]	@ (8005e10 <MX_FREERTOS_Init+0x180>)
 8005d34:	4837      	ldr	r0, [pc, #220]	@ (8005e14 <MX_FREERTOS_Init+0x184>)
 8005d36:	f002 fbcc 	bl	80084d2 <motor_init>
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d001      	beq.n	8005d44 <MX_FREERTOS_Init+0xb4>
	    Error_Handler();
 8005d40:	f002 fb06 	bl	8008350 <Error_Handler>
	}

	if (motor_init(&motor_FB_openLoop, MOTOR_HW_CONFIG[MOTOR_FB].htim, MOTOR_HW_CONFIG[MOTOR_FB].channel, &MOTOR_HW_CONFIG[MOTOR_FB].calib) != MOTOR_OK) {
 8005d44:	4b31      	ldr	r3, [pc, #196]	@ (8005e0c <MX_FREERTOS_Init+0x17c>)
 8005d46:	6919      	ldr	r1, [r3, #16]
 8005d48:	4b30      	ldr	r3, [pc, #192]	@ (8005e0c <MX_FREERTOS_Init+0x17c>)
 8005d4a:	695a      	ldr	r2, [r3, #20]
 8005d4c:	4b32      	ldr	r3, [pc, #200]	@ (8005e18 <MX_FREERTOS_Init+0x188>)
 8005d4e:	4833      	ldr	r0, [pc, #204]	@ (8005e1c <MX_FREERTOS_Init+0x18c>)
 8005d50:	f002 fbbf 	bl	80084d2 <motor_init>
 8005d54:	4603      	mov	r3, r0
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d001      	beq.n	8005d5e <MX_FREERTOS_Init+0xce>
	    Error_Handler();
 8005d5a:	f002 faf9 	bl	8008350 <Error_Handler>
	}

	if (motor_init(&motor_BA_openLoop, MOTOR_HW_CONFIG[MOTOR_BA].htim, MOTOR_HW_CONFIG[MOTOR_BA].channel, &MOTOR_HW_CONFIG[MOTOR_BA].calib) != MOTOR_OK){
 8005d5e:	4b2b      	ldr	r3, [pc, #172]	@ (8005e0c <MX_FREERTOS_Init+0x17c>)
 8005d60:	6a19      	ldr	r1, [r3, #32]
 8005d62:	4b2a      	ldr	r3, [pc, #168]	@ (8005e0c <MX_FREERTOS_Init+0x17c>)
 8005d64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005d66:	4b2e      	ldr	r3, [pc, #184]	@ (8005e20 <MX_FREERTOS_Init+0x190>)
 8005d68:	482e      	ldr	r0, [pc, #184]	@ (8005e24 <MX_FREERTOS_Init+0x194>)
 8005d6a:	f002 fbb2 	bl	80084d2 <motor_init>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d001      	beq.n	8005d78 <MX_FREERTOS_Init+0xe8>
	    Error_Handler();
 8005d74:	f002 faec 	bl	8008350 <Error_Handler>
	}

	if (motor_init(&motor_BB_openLoop, MOTOR_HW_CONFIG[MOTOR_BB].htim, MOTOR_HW_CONFIG[MOTOR_BB].channel, &MOTOR_HW_CONFIG[MOTOR_BB].calib) != MOTOR_OK){
 8005d78:	4b24      	ldr	r3, [pc, #144]	@ (8005e0c <MX_FREERTOS_Init+0x17c>)
 8005d7a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005d7c:	4b23      	ldr	r3, [pc, #140]	@ (8005e0c <MX_FREERTOS_Init+0x17c>)
 8005d7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d80:	4b29      	ldr	r3, [pc, #164]	@ (8005e28 <MX_FREERTOS_Init+0x198>)
 8005d82:	482a      	ldr	r0, [pc, #168]	@ (8005e2c <MX_FREERTOS_Init+0x19c>)
 8005d84:	f002 fba5 	bl	80084d2 <motor_init>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d001      	beq.n	8005d92 <MX_FREERTOS_Init+0x102>
	    Error_Handler();
 8005d8e:	f002 fadf 	bl	8008350 <Error_Handler>
	}


	Board2_initialize();
 8005d92:	f7ff fd7d 	bl	8005890 <Board2_initialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of readSonar */
  readSonarHandle = osThreadNew(readSonarTask, NULL, &readSonar_attributes);
 8005d96:	4a26      	ldr	r2, [pc, #152]	@ (8005e30 <MX_FREERTOS_Init+0x1a0>)
 8005d98:	2100      	movs	r1, #0
 8005d9a:	4826      	ldr	r0, [pc, #152]	@ (8005e34 <MX_FREERTOS_Init+0x1a4>)
 8005d9c:	f00a fe6a 	bl	8010a74 <osThreadNew>
 8005da0:	4603      	mov	r3, r0
 8005da2:	4a25      	ldr	r2, [pc, #148]	@ (8005e38 <MX_FREERTOS_Init+0x1a8>)
 8005da4:	6013      	str	r3, [r2, #0]

  /* creation of supervision */
  supervisionHandle = osThreadNew(supervisionTask, NULL, &supervision_attributes);
 8005da6:	4a25      	ldr	r2, [pc, #148]	@ (8005e3c <MX_FREERTOS_Init+0x1ac>)
 8005da8:	2100      	movs	r1, #0
 8005daa:	4825      	ldr	r0, [pc, #148]	@ (8005e40 <MX_FREERTOS_Init+0x1b0>)
 8005dac:	f00a fe62 	bl	8010a74 <osThreadNew>
 8005db0:	4603      	mov	r3, r0
 8005db2:	4a24      	ldr	r2, [pc, #144]	@ (8005e44 <MX_FREERTOS_Init+0x1b4>)
 8005db4:	6013      	str	r3, [r2, #0]

  /* creation of telemetryLogger */
  telemetryLoggerHandle = osThreadNew(telemetryLoggerTask, NULL, &telemetryLogger_attributes);
 8005db6:	4a24      	ldr	r2, [pc, #144]	@ (8005e48 <MX_FREERTOS_Init+0x1b8>)
 8005db8:	2100      	movs	r1, #0
 8005dba:	4824      	ldr	r0, [pc, #144]	@ (8005e4c <MX_FREERTOS_Init+0x1bc>)
 8005dbc:	f00a fe5a 	bl	8010a74 <osThreadNew>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	4a23      	ldr	r2, [pc, #140]	@ (8005e50 <MX_FREERTOS_Init+0x1c0>)
 8005dc4:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8005dc6:	bf00      	nop
 8005dc8:	3708      	adds	r7, #8
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}
 8005dce:	bf00      	nop
 8005dd0:	08006949 	.word	0x08006949
 8005dd4:	20001edc 	.word	0x20001edc
 8005dd8:	200003fc 	.word	0x200003fc
 8005ddc:	0801617c 	.word	0x0801617c
 8005de0:	2000036c 	.word	0x2000036c
 8005de4:	08016198 	.word	0x08016198
 8005de8:	2000039c 	.word	0x2000039c
 8005dec:	080161b4 	.word	0x080161b4
 8005df0:	200003cc 	.word	0x200003cc
 8005df4:	080161d0 	.word	0x080161d0
 8005df8:	2000040c 	.word	0x2000040c
 8005dfc:	08016170 	.word	0x08016170
 8005e00:	08016176 	.word	0x08016176
 8005e04:	20000438 	.word	0x20000438
 8005e08:	2000033c 	.word	0x2000033c
 8005e0c:	08016130 	.word	0x08016130
 8005e10:	08016138 	.word	0x08016138
 8005e14:	20000460 	.word	0x20000460
 8005e18:	08016148 	.word	0x08016148
 8005e1c:	20000470 	.word	0x20000470
 8005e20:	08016158 	.word	0x08016158
 8005e24:	20000480 	.word	0x20000480
 8005e28:	08016168 	.word	0x08016168
 8005e2c:	20000490 	.word	0x20000490
 8005e30:	080160c4 	.word	0x080160c4
 8005e34:	08005e55 	.word	0x08005e55
 8005e38:	200004a0 	.word	0x200004a0
 8005e3c:	080160e8 	.word	0x080160e8
 8005e40:	08005f65 	.word	0x08005f65
 8005e44:	20000b4c 	.word	0x20000b4c
 8005e48:	0801610c 	.word	0x0801610c
 8005e4c:	08005fa1 	.word	0x08005fa1
 8005e50:	200013f8 	.word	0x200013f8

08005e54 <readSonarTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_readSonarTask */
void readSonarTask(void *argument)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b08c      	sub	sp, #48	@ 0x30
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN readSonarTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8005e5c:	f00b ffd8 	bl	8011e10 <xTaskGetTickCount>
 8005e60:	4603      	mov	r3, r0
 8005e62:	623b      	str	r3, [r7, #32]
	const TickType_t xFrequency = pdMS_TO_TICKS(SONAR_SCAN_PERIOD);
 8005e64:	2328      	movs	r3, #40	@ 0x28
 8005e66:	62bb      	str	r3, [r7, #40]	@ 0x28

	hcsr04_t *dev[SONAR_NUMBER] = { &us_left, &us_center, &us_right };
 8005e68:	4a3b      	ldr	r2, [pc, #236]	@ (8005f58 <readSonarTask+0x104>)
 8005e6a:	f107 0314 	add.w	r3, r7, #20
 8005e6e:	ca07      	ldmia	r2, {r0, r1, r2}
 8005e70:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint16_T g_sonar_distances[US_COUNT];
	// Variabili di stato per la gestione ciclica
	uint8_t curr_idx = 0U;      // Indice del sonar da avviare (Start)
 8005e74:	2300      	movs	r3, #0
 8005e76:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	boolean_T first_run = true;
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

	for (;;)
	{
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005e80:	f107 0320 	add.w	r3, r7, #32
 8005e84:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e86:	4618      	mov	r0, r3
 8005e88:	f00b fe26 	bl	8011ad8 <vTaskDelayUntil>

		if (!first_run)
 8005e8c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d133      	bne.n	8005efc <readSonarTask+0xa8>
		{
			uint8_t prev_idx = (curr_idx == 0U) ? (SONAR_NUMBER - 1U) : (curr_idx - 1U);
 8005e94:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d004      	beq.n	8005ea6 <readSonarTask+0x52>
 8005e9c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005ea0:	3b01      	subs	r3, #1
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	e000      	b.n	8005ea8 <readSonarTask+0x54>
 8005ea6:	2302      	movs	r3, #2
 8005ea8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			uint16_T cm = 0;
 8005eac:	2300      	movs	r3, #0
 8005eae:	817b      	strh	r3, [r7, #10]

			(void)HCSR04_GetDistanceCm(dev[prev_idx], &cm);
 8005eb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005eb4:	009b      	lsls	r3, r3, #2
 8005eb6:	3330      	adds	r3, #48	@ 0x30
 8005eb8:	443b      	add	r3, r7
 8005eba:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8005ebe:	f107 020a 	add.w	r2, r7, #10
 8005ec2:	4611      	mov	r1, r2
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	f001 ff61 	bl	8007d8c <HCSR04_GetDistanceCm>

			g_sonar_distances[prev_idx]=cm;
 8005eca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ece:	897a      	ldrh	r2, [r7, #10]
 8005ed0:	005b      	lsls	r3, r3, #1
 8005ed2:	3330      	adds	r3, #48	@ 0x30
 8005ed4:	443b      	add	r3, r7
 8005ed6:	f823 2c24 	strh.w	r2, [r3, #-36]

			if (prev_idx == (SONAR_NUMBER - 1U))
 8005eda:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ede:	2b02      	cmp	r3, #2
 8005ee0:	d10c      	bne.n	8005efc <readSonarTask+0xa8>
			{
				taskENTER_CRITICAL();
 8005ee2:	f00d f86b 	bl	8012fbc <vPortEnterCritical>

				Board2_U.sonar1 = g_sonar_distances[US_LEFT];
 8005ee6:	89ba      	ldrh	r2, [r7, #12]
 8005ee8:	4b1c      	ldr	r3, [pc, #112]	@ (8005f5c <readSonarTask+0x108>)
 8005eea:	801a      	strh	r2, [r3, #0]
				Board2_U.sonar2 = g_sonar_distances[US_CENTER];
 8005eec:	89fa      	ldrh	r2, [r7, #14]
 8005eee:	4b1b      	ldr	r3, [pc, #108]	@ (8005f5c <readSonarTask+0x108>)
 8005ef0:	805a      	strh	r2, [r3, #2]
				Board2_U.sonar3 = g_sonar_distances[US_RIGHT];
 8005ef2:	8a3a      	ldrh	r2, [r7, #16]
 8005ef4:	4b19      	ldr	r3, [pc, #100]	@ (8005f5c <readSonarTask+0x108>)
 8005ef6:	809a      	strh	r2, [r3, #4]

				taskEXIT_CRITICAL();
 8005ef8:	f00d f892 	bl	8013020 <vPortExitCritical>
			}
		}

		hcsr04_status_t st_start = HCSR04_Start(dev[curr_idx]);
 8005efc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005f00:	009b      	lsls	r3, r3, #2
 8005f02:	3330      	adds	r3, #48	@ 0x30
 8005f04:	443b      	add	r3, r7
 8005f06:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f001 feb6 	bl	8007c7c <HCSR04_Start>
 8005f10:	4603      	mov	r3, r0
 8005f12:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if (st_start != HCSR04_OK) {
 8005f16:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d007      	beq.n	8005f2e <readSonarTask+0xda>
			g_sonar_distances[curr_idx]=0;
 8005f1e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005f22:	005b      	lsls	r3, r3, #1
 8005f24:	3330      	adds	r3, #48	@ 0x30
 8005f26:	443b      	add	r3, r7
 8005f28:	2200      	movs	r2, #0
 8005f2a:	f823 2c24 	strh.w	r2, [r3, #-36]
		}

		curr_idx++;
 8005f2e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005f32:	3301      	adds	r3, #1
 8005f34:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		first_run=false;
 8005f38:	2300      	movs	r3, #0
 8005f3a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

		if (curr_idx >= SONAR_NUMBER) {
 8005f3e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005f42:	2b02      	cmp	r3, #2
 8005f44:	d902      	bls.n	8005f4c <readSonarTask+0xf8>
			curr_idx = 0;
 8005f46:	2300      	movs	r3, #0
 8005f48:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}

		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_SONAR_SENSORS);
 8005f4c:	2102      	movs	r1, #2
 8005f4e:	4804      	ldr	r0, [pc, #16]	@ (8005f60 <readSonarTask+0x10c>)
 8005f50:	f001 fb57 	bl	8007602 <DWD_Notify>
	{
 8005f54:	e794      	b.n	8005e80 <readSonarTask+0x2c>
 8005f56:	bf00      	nop
 8005f58:	080160a0 	.word	0x080160a0
 8005f5c:	2000033c 	.word	0x2000033c
 8005f60:	200003fc 	.word	0x200003fc

08005f64 <supervisionTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_supervisionTask */
void supervisionTask(void *argument)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b084      	sub	sp, #16
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN supervisionTask */

	TickType_t xLastWakeTime = xTaskGetTickCount();
 8005f6c:	f00b ff50 	bl	8011e10 <xTaskGetTickCount>
 8005f70:	4603      	mov	r3, r0
 8005f72:	60bb      	str	r3, [r7, #8]
	const TickType_t xFrequency = pdMS_TO_TICKS(SUPERVISION_PERIOD);
 8005f74:	233c      	movs	r3, #60	@ 0x3c
 8005f76:	60fb      	str	r3, [r7, #12]

	for(;;){
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005f78:	f107 0308 	add.w	r3, r7, #8
 8005f7c:	68f9      	ldr	r1, [r7, #12]
 8005f7e:	4618      	mov	r0, r3
 8005f80:	f00b fdaa 	bl	8011ad8 <vTaskDelayUntil>

		supervision_read_inputs();
 8005f84:	f000 f9d4 	bl	8006330 <supervision_read_inputs>

		executeSupervision();
 8005f88:	f000 fac4 	bl	8006514 <executeSupervision>

		supervision_apply_actuation();
 8005f8c:	f000 fade 	bl	800654c <supervision_apply_actuation>

		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_SUPERVISION);
 8005f90:	2101      	movs	r1, #1
 8005f92:	4802      	ldr	r0, [pc, #8]	@ (8005f9c <supervisionTask+0x38>)
 8005f94:	f001 fb35 	bl	8007602 <DWD_Notify>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005f98:	bf00      	nop
 8005f9a:	e7ed      	b.n	8005f78 <supervisionTask+0x14>
 8005f9c:	200003fc 	.word	0x200003fc

08005fa0 <telemetryLoggerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_telemetryLoggerTask */
void telemetryLoggerTask(void *argument)
{
 8005fa0:	b5b0      	push	{r4, r5, r7, lr}
 8005fa2:	b096      	sub	sp, #88	@ 0x58
 8005fa4:	af02      	add	r7, sp, #8
 8005fa6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN telemetryLoggerTask */
    static uint8_t telemetry_tx_failures = 0;
    static ControllerStatus_t status_telemetry;
    TickType_t xLastWakeTime = xTaskGetTickCount();
 8005fa8:	f00b ff32 	bl	8011e10 <xTaskGetTickCount>
 8005fac:	4603      	mov	r3, r0
 8005fae:	63bb      	str	r3, [r7, #56]	@ 0x38
    const TickType_t xFrequency = pdMS_TO_TICKS(TELEMETRY_LOGGER_PERIOD);
 8005fb0:	2378      	movs	r3, #120	@ 0x78
 8005fb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    boolean_T special_retro;
    boolean_T obs_avoidance;
    boolean_T gyro_status;
    boolean_T traction_status;

    if (telemetry_init(&telemetry) != CONTROLLER_OK) {
 8005fb4:	f107 0320 	add.w	r3, r7, #32
 8005fb8:	4618      	mov	r0, r3
 8005fba:	f001 f938 	bl	800722e <telemetry_init>
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d001      	beq.n	8005fc8 <telemetryLoggerTask+0x28>
        Error_Handler();
 8005fc4:	f002 f9c4 	bl	8008350 <Error_Handler>
    }

    for (;;)
    {
        vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005fc8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005fcc:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8005fce:	4618      	mov	r0, r3
 8005fd0:	f00b fd82 	bl	8011ad8 <vTaskDelayUntil>

        /* ===================== SNAPSHOT ATOMICO ===================== */
        taskENTER_CRITICAL();
 8005fd4:	f00c fff2 	bl	8012fbc <vPortEnterCritical>

        sonar1 = Board2_U.sonar1;
 8005fd8:	4b9a      	ldr	r3, [pc, #616]	@ (8006244 <telemetryLoggerTask+0x2a4>)
 8005fda:	881b      	ldrh	r3, [r3, #0]
 8005fdc:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
        sonar2 = Board2_U.sonar2;
 8005fe0:	4b98      	ldr	r3, [pc, #608]	@ (8006244 <telemetryLoggerTask+0x2a4>)
 8005fe2:	885b      	ldrh	r3, [r3, #2]
 8005fe4:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
        sonar3 = Board2_U.sonar3;
 8005fe8:	4b96      	ldr	r3, [pc, #600]	@ (8006244 <telemetryLoggerTask+0x2a4>)
 8005fea:	889b      	ldrh	r3, [r3, #4]
 8005fec:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
        gyro_status = Board2_U.gyroError;
 8005ff0:	4b94      	ldr	r3, [pc, #592]	@ (8006244 <telemetryLoggerTask+0x2a4>)
 8005ff2:	7d9b      	ldrb	r3, [r3, #22]
 8005ff4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

        supervision_state = Board2_DW.is_Board_state;
 8005ff8:	4b93      	ldr	r3, [pc, #588]	@ (8006248 <telemetryLoggerTask+0x2a8>)
 8005ffa:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 8005ffe:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
        light_state       = Board2_DW.is_Normal_lights;
 8006002:	4b91      	ldr	r3, [pc, #580]	@ (8006248 <telemetryLoggerTask+0x2a8>)
 8006004:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8006008:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
        special_retro     = Board2_DW.special_retro;
 800600c:	4b8e      	ldr	r3, [pc, #568]	@ (8006248 <telemetryLoggerTask+0x2a8>)
 800600e:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 8006012:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        obs_avoidance     = Board2_DW.obs_detection;
 8006016:	4b8c      	ldr	r3, [pc, #560]	@ (8006248 <telemetryLoggerTask+0x2a8>)
 8006018:	f893 3137 	ldrb.w	r3, [r3, #311]	@ 0x137
 800601c:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
        driving_mode      = Board2_DW.is_Normal_driving;
 8006020:	4b89      	ldr	r3, [pc, #548]	@ (8006248 <telemetryLoggerTask+0x2a8>)
 8006022:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8006026:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
        max_velocity      = Board2_DW.max_velocity;
 800602a:	4b87      	ldr	r3, [pc, #540]	@ (8006248 <telemetryLoggerTask+0x2a8>)
 800602c:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 8006030:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        traction_status   = (Board2_DW.working_status == MOTOR_ERROR_WORKING || Board2_DW.panic_lockdown);
 8006034:	4b84      	ldr	r3, [pc, #528]	@ (8006248 <telemetryLoggerTask+0x2a8>)
 8006036:	f893 30f4 	ldrb.w	r3, [r3, #244]	@ 0xf4
 800603a:	2b02      	cmp	r3, #2
 800603c:	d004      	beq.n	8006048 <telemetryLoggerTask+0xa8>
 800603e:	4b82      	ldr	r3, [pc, #520]	@ (8006248 <telemetryLoggerTask+0x2a8>)
 8006040:	f893 313c 	ldrb.w	r3, [r3, #316]	@ 0x13c
 8006044:	2b00      	cmp	r3, #0
 8006046:	d001      	beq.n	800604c <telemetryLoggerTask+0xac>
 8006048:	2301      	movs	r3, #1
 800604a:	e000      	b.n	800604e <telemetryLoggerTask+0xae>
 800604c:	2300      	movs	r3, #0
 800604e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

        if (supervision_state == Board2_IN_Normal) {
 8006052:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8006056:	2b02      	cmp	r3, #2
 8006058:	d108      	bne.n	800606c <telemetryLoggerTask+0xcc>
            stateB1 = Board2_DW.global_state.stateB1;
 800605a:	4b7b      	ldr	r3, [pc, #492]	@ (8006248 <telemetryLoggerTask+0x2a8>)
 800605c:	f107 040c 	add.w	r4, r7, #12
 8006060:	f103 0538 	add.w	r5, r3, #56	@ 0x38
 8006064:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006066:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006068:	682b      	ldr	r3, [r5, #0]
 800606a:	6023      	str	r3, [r4, #0]
        }

        taskEXIT_CRITICAL();
 800606c:	f00c ffd8 	bl	8013020 <vPortExitCritical>
        /* ============================================================ */

        /* ===================== NORMAL MODE ===================== */
        if (supervision_state == Board2_IN_Normal)
 8006070:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8006074:	2b02      	cmp	r3, #2
 8006076:	f040 808f 	bne.w	8006198 <telemetryLoggerTask+0x1f8>
        {
        	if (telemetry_set_backward_mode(&telemetry, special_retro ? BW_SPECIAL : BW_NORMAL) != CONTROLLER_OK) {
 800607a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800607e:	2b00      	cmp	r3, #0
 8006080:	bf14      	ite	ne
 8006082:	2301      	movne	r3, #1
 8006084:	2300      	moveq	r3, #0
 8006086:	b2db      	uxtb	r3, r3
 8006088:	461a      	mov	r2, r3
 800608a:	f107 0320 	add.w	r3, r7, #32
 800608e:	4611      	mov	r1, r2
 8006090:	4618      	mov	r0, r3
 8006092:	f001 f94a 	bl	800732a <telemetry_set_backward_mode>
 8006096:	4603      	mov	r3, r0
 8006098:	2b00      	cmp	r3, #0
 800609a:	d001      	beq.n	80060a0 <telemetryLoggerTask+0x100>
        		safety_stop_and_halt();
 800609c:	f000 fc54 	bl	8006948 <safety_stop_and_halt>
        	}

        	if (telemetry_set_battery(&telemetry, calculate_battery_percent(stateB1.battery_voltage)) != CONTROLLER_OK) {
 80060a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80060a4:	eeb0 0a67 	vmov.f32	s0, s15
 80060a8:	f7ff fd34 	bl	8005b14 <calculate_battery_percent>
 80060ac:	4603      	mov	r3, r0
 80060ae:	461a      	mov	r2, r3
 80060b0:	f107 0320 	add.w	r3, r7, #32
 80060b4:	4611      	mov	r1, r2
 80060b6:	4618      	mov	r0, r3
 80060b8:	f001 f97c 	bl	80073b4 <telemetry_set_battery>
 80060bc:	4603      	mov	r3, r0
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d001      	beq.n	80060c6 <telemetryLoggerTask+0x126>
        		safety_stop_and_halt();
 80060c2:	f000 fc41 	bl	8006948 <safety_stop_and_halt>
        	}

        	if (telemetry_set_temperature(&telemetry, saturate_temperature(stateB1.temperature)) != CONTROLLER_OK) {
 80060c6:	edd7 7a04 	vldr	s15, [r7, #16]
 80060ca:	eeb0 0a67 	vmov.f32	s0, s15
 80060ce:	f7ff fd67 	bl	8005ba0 <saturate_temperature>
 80060d2:	4603      	mov	r3, r0
 80060d4:	461a      	mov	r2, r3
 80060d6:	f107 0320 	add.w	r3, r7, #32
 80060da:	4611      	mov	r1, r2
 80060dc:	4618      	mov	r0, r3
 80060de:	f001 f980 	bl	80073e2 <telemetry_set_temperature>
 80060e2:	4603      	mov	r3, r0
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d001      	beq.n	80060ec <telemetryLoggerTask+0x14c>
        		safety_stop_and_halt();
 80060e8:	f000 fc2e 	bl	8006948 <safety_stop_and_halt>
        	}

        	if (telemetry_set_light_mode(&telemetry, get_light_mode(light_state)) != CONTROLLER_OK) {
 80060ec:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80060f0:	4618      	mov	r0, r3
 80060f2:	f7ff fd9b 	bl	8005c2c <get_light_mode>
 80060f6:	4603      	mov	r3, r0
 80060f8:	461a      	mov	r2, r3
 80060fa:	f107 0320 	add.w	r3, r7, #32
 80060fe:	4611      	mov	r1, r2
 8006100:	4618      	mov	r0, r3
 8006102:	f001 f8e4 	bl	80072ce <telemetry_set_light_mode>
 8006106:	4603      	mov	r3, r0
 8006108:	2b00      	cmp	r3, #0
 800610a:	d001      	beq.n	8006110 <telemetryLoggerTask+0x170>
        		safety_stop_and_halt();
 800610c:	f000 fc1c 	bl	8006948 <safety_stop_and_halt>
        	}

        	if (telemetry_set_obstacle_avoidance_mode(&telemetry, obs_avoidance ? COMPLETE : MINIMAL) != CONTROLLER_OK) {
 8006110:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8006114:	2b00      	cmp	r3, #0
 8006116:	bf0c      	ite	eq
 8006118:	2301      	moveq	r3, #1
 800611a:	2300      	movne	r3, #0
 800611c:	b2db      	uxtb	r3, r3
 800611e:	461a      	mov	r2, r3
 8006120:	f107 0320 	add.w	r3, r7, #32
 8006124:	4611      	mov	r1, r2
 8006126:	4618      	mov	r0, r3
 8006128:	f001 f92d 	bl	8007386 <telemetry_set_obstacle_avoidance_mode>
 800612c:	4603      	mov	r3, r0
 800612e:	2b00      	cmp	r3, #0
 8006130:	d001      	beq.n	8006136 <telemetryLoggerTask+0x196>
        		safety_stop_and_halt();
 8006132:	f000 fc09 	bl	8006948 <safety_stop_and_halt>
        	}

        	if (telemetry_set_driving_mode(&telemetry, get_driving_mode(driving_mode)) != CONTROLLER_OK) {
 8006136:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800613a:	4618      	mov	r0, r3
 800613c:	f7ff fd8f 	bl	8005c5e <get_driving_mode>
 8006140:	4603      	mov	r3, r0
 8006142:	461a      	mov	r2, r3
 8006144:	f107 0320 	add.w	r3, r7, #32
 8006148:	4611      	mov	r1, r2
 800614a:	4618      	mov	r0, r3
 800614c:	f001 f904 	bl	8007358 <telemetry_set_driving_mode>
 8006150:	4603      	mov	r3, r0
 8006152:	2b00      	cmp	r3, #0
 8006154:	d001      	beq.n	800615a <telemetryLoggerTask+0x1ba>
        		safety_stop_and_halt();
 8006156:	f000 fbf7 	bl	8006948 <safety_stop_and_halt>
        	}

        	if (telemetry_set_rpm(&telemetry, stateB1.velocity_FA, stateB1.velocity_FB, stateB1.velocity_BA, stateB1.velocity_BB) != CONTROLLER_OK) {
 800615a:	f9b7 1014 	ldrsh.w	r1, [r7, #20]
 800615e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8006162:	f9b7 4018 	ldrsh.w	r4, [r7, #24]
 8006166:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800616a:	f107 0020 	add.w	r0, r7, #32
 800616e:	9300      	str	r3, [sp, #0]
 8006170:	4623      	mov	r3, r4
 8006172:	f001 f94d 	bl	8007410 <telemetry_set_rpm>
 8006176:	4603      	mov	r3, r0
 8006178:	2b00      	cmp	r3, #0
 800617a:	d001      	beq.n	8006180 <telemetryLoggerTask+0x1e0>
        		safety_stop_and_halt();
 800617c:	f000 fbe4 	bl	8006948 <safety_stop_and_halt>
        	}

        	if (telemetry_set_operating_mode(&telemetry, OM_NORMAL) != CONTROLLER_OK) {
 8006180:	f107 0320 	add.w	r3, r7, #32
 8006184:	2100      	movs	r1, #0
 8006186:	4618      	mov	r0, r3
 8006188:	f001 f8b8 	bl	80072fc <telemetry_set_operating_mode>
 800618c:	4603      	mov	r3, r0
 800618e:	2b00      	cmp	r3, #0
 8006190:	d068      	beq.n	8006264 <telemetryLoggerTask+0x2c4>
        		safety_stop_and_halt();
 8006192:	f000 fbd9 	bl	8006948 <safety_stop_and_halt>
 8006196:	e065      	b.n	8006264 <telemetryLoggerTask+0x2c4>
        	}
        }
        /* ===================== NON-NORMAL MODES ===================== */
        else
        {
        	if (telemetry_set_backward_mode(&telemetry, BW_NORMAL) != CONTROLLER_OK)
 8006198:	f107 0320 	add.w	r3, r7, #32
 800619c:	2100      	movs	r1, #0
 800619e:	4618      	mov	r0, r3
 80061a0:	f001 f8c3 	bl	800732a <telemetry_set_backward_mode>
 80061a4:	4603      	mov	r3, r0
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d001      	beq.n	80061ae <telemetryLoggerTask+0x20e>
        		safety_stop_and_halt();
 80061aa:	f000 fbcd 	bl	8006948 <safety_stop_and_halt>

        	if (telemetry_set_battery(&telemetry, 0) != CONTROLLER_OK)
 80061ae:	f107 0320 	add.w	r3, r7, #32
 80061b2:	2100      	movs	r1, #0
 80061b4:	4618      	mov	r0, r3
 80061b6:	f001 f8fd 	bl	80073b4 <telemetry_set_battery>
 80061ba:	4603      	mov	r3, r0
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d001      	beq.n	80061c4 <telemetryLoggerTask+0x224>
        		safety_stop_and_halt();
 80061c0:	f000 fbc2 	bl	8006948 <safety_stop_and_halt>

        	if (telemetry_set_temperature(&telemetry, 0) != CONTROLLER_OK)
 80061c4:	f107 0320 	add.w	r3, r7, #32
 80061c8:	2100      	movs	r1, #0
 80061ca:	4618      	mov	r0, r3
 80061cc:	f001 f909 	bl	80073e2 <telemetry_set_temperature>
 80061d0:	4603      	mov	r3, r0
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d001      	beq.n	80061da <telemetryLoggerTask+0x23a>
        		safety_stop_and_halt();
 80061d6:	f000 fbb7 	bl	8006948 <safety_stop_and_halt>

        	if (telemetry_set_light_mode(&telemetry, LIGHT_OFF) != CONTROLLER_OK)
 80061da:	f107 0320 	add.w	r3, r7, #32
 80061de:	2100      	movs	r1, #0
 80061e0:	4618      	mov	r0, r3
 80061e2:	f001 f874 	bl	80072ce <telemetry_set_light_mode>
 80061e6:	4603      	mov	r3, r0
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d001      	beq.n	80061f0 <telemetryLoggerTask+0x250>
        		safety_stop_and_halt();
 80061ec:	f000 fbac 	bl	8006948 <safety_stop_and_halt>

        	if (telemetry_set_obstacle_avoidance_mode(&telemetry, COMPLETE) != CONTROLLER_OK)
 80061f0:	f107 0320 	add.w	r3, r7, #32
 80061f4:	2100      	movs	r1, #0
 80061f6:	4618      	mov	r0, r3
 80061f8:	f001 f8c5 	bl	8007386 <telemetry_set_obstacle_avoidance_mode>
 80061fc:	4603      	mov	r3, r0
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d001      	beq.n	8006206 <telemetryLoggerTask+0x266>
        		safety_stop_and_halt();
 8006202:	f000 fba1 	bl	8006948 <safety_stop_and_halt>

        	if (telemetry_set_driving_mode(&telemetry, DEFAULT) != CONTROLLER_OK)
 8006206:	f107 0320 	add.w	r3, r7, #32
 800620a:	2100      	movs	r1, #0
 800620c:	4618      	mov	r0, r3
 800620e:	f001 f8a3 	bl	8007358 <telemetry_set_driving_mode>
 8006212:	4603      	mov	r3, r0
 8006214:	2b00      	cmp	r3, #0
 8006216:	d001      	beq.n	800621c <telemetryLoggerTask+0x27c>
        		safety_stop_and_halt();
 8006218:	f000 fb96 	bl	8006948 <safety_stop_and_halt>

        	if (telemetry_set_rpm(&telemetry, 0, 0, 0, 0) != CONTROLLER_OK)
 800621c:	f107 0020 	add.w	r0, r7, #32
 8006220:	2300      	movs	r3, #0
 8006222:	9300      	str	r3, [sp, #0]
 8006224:	2300      	movs	r3, #0
 8006226:	2200      	movs	r2, #0
 8006228:	2100      	movs	r1, #0
 800622a:	f001 f8f1 	bl	8007410 <telemetry_set_rpm>
 800622e:	4603      	mov	r3, r0
 8006230:	2b00      	cmp	r3, #0
 8006232:	d001      	beq.n	8006238 <telemetryLoggerTask+0x298>
        		safety_stop_and_halt();
 8006234:	f000 fb88 	bl	8006948 <safety_stop_and_halt>

        	if (telemetry_set_operating_mode(&telemetry, (supervision_state == Board2_IN_Degraded) ? OM_DEGRADED : OM_SINGLE_BOARD) != CONTROLLER_OK) {
 8006238:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800623c:	2b01      	cmp	r3, #1
 800623e:	d105      	bne.n	800624c <telemetryLoggerTask+0x2ac>
 8006240:	2202      	movs	r2, #2
 8006242:	e004      	b.n	800624e <telemetryLoggerTask+0x2ae>
 8006244:	2000033c 	.word	0x2000033c
 8006248:	200001f8 	.word	0x200001f8
 800624c:	2201      	movs	r2, #1
 800624e:	f107 0320 	add.w	r3, r7, #32
 8006252:	4611      	mov	r1, r2
 8006254:	4618      	mov	r0, r3
 8006256:	f001 f851 	bl	80072fc <telemetry_set_operating_mode>
 800625a:	4603      	mov	r3, r0
 800625c:	2b00      	cmp	r3, #0
 800625e:	d001      	beq.n	8006264 <telemetryLoggerTask+0x2c4>
        		safety_stop_and_halt();
 8006260:	f000 fb72 	bl	8006948 <safety_stop_and_halt>
        	}
        }

        /* ===================== COMMON FIELDS ===================== */

        if (telemetry_set_sonars(&telemetry, sonar1, sonar2, sonar3) != CONTROLLER_OK) {
 8006264:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006268:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 800626c:	f8b7 104a 	ldrh.w	r1, [r7, #74]	@ 0x4a
 8006270:	f107 0020 	add.w	r0, r7, #32
 8006274:	f001 f90a 	bl	800748c <telemetry_set_sonars>
 8006278:	4603      	mov	r3, r0
 800627a:	2b00      	cmp	r3, #0
 800627c:	d001      	beq.n	8006282 <telemetryLoggerTask+0x2e2>
        	safety_stop_and_halt();
 800627e:	f000 fb63 	bl	8006948 <safety_stop_and_halt>
        }

        
        if	(telemetry_set_gyro_status(&telemetry, gyro_status ? GYRO_STATUS_DEGRADED : GYRO_STATUS_READY) != CONTROLLER_OK) {
 8006282:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8006286:	2b00      	cmp	r3, #0
 8006288:	bf0c      	ite	eq
 800628a:	2301      	moveq	r3, #1
 800628c:	2300      	movne	r3, #0
 800628e:	b2db      	uxtb	r3, r3
 8006290:	461a      	mov	r2, r3
 8006292:	f107 0320 	add.w	r3, r7, #32
 8006296:	4611      	mov	r1, r2
 8006298:	4618      	mov	r0, r3
 800629a:	f001 f91b 	bl	80074d4 <telemetry_set_gyro_status>
 800629e:	4603      	mov	r3, r0
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d001      	beq.n	80062a8 <telemetryLoggerTask+0x308>
        	safety_stop_and_halt();
 80062a4:	f000 fb50 	bl	8006948 <safety_stop_and_halt>
		}

        if (telemetry_set_traction_health(&telemetry, traction_status ? T_UNHEALTHY : T_HEALTHY) != CONTROLLER_OK) {
 80062a8:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	bf0c      	ite	eq
 80062b0:	2301      	moveq	r3, #1
 80062b2:	2300      	movne	r3, #0
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	461a      	mov	r2, r3
 80062b8:	f107 0320 	add.w	r3, r7, #32
 80062bc:	4611      	mov	r1, r2
 80062be:	4618      	mov	r0, r3
 80062c0:	f001 f91f 	bl	8007502 <telemetry_set_traction_health>
 80062c4:	4603      	mov	r3, r0
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d001      	beq.n	80062ce <telemetryLoggerTask+0x32e>
        	safety_stop_and_halt();
 80062ca:	f000 fb3d 	bl	8006948 <safety_stop_and_halt>
		}

        if (telemetry_set_max_velocity(&telemetry, max_velocity) != CONTROLLER_OK) {
 80062ce:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80062d2:	f107 0320 	add.w	r3, r7, #32
 80062d6:	4611      	mov	r1, r2
 80062d8:	4618      	mov	r0, r3
 80062da:	f001 f8c0 	bl	800745e <telemetry_set_max_velocity>
 80062de:	4603      	mov	r3, r0
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d001      	beq.n	80062e8 <telemetryLoggerTask+0x348>
        	safety_stop_and_halt();
 80062e4:	f000 fb30 	bl	8006948 <safety_stop_and_halt>
        }

        /* ===================== TX ===================== */
        status_telemetry = telecontrol_send_telemetry(&controller, &telemetry);
 80062e8:	f107 0320 	add.w	r3, r7, #32
 80062ec:	4619      	mov	r1, r3
 80062ee:	480d      	ldr	r0, [pc, #52]	@ (8006324 <telemetryLoggerTask+0x384>)
 80062f0:	f000 ff74 	bl	80071dc <telecontrol_send_telemetry>
 80062f4:	4603      	mov	r3, r0
 80062f6:	461a      	mov	r2, r3
 80062f8:	4b0b      	ldr	r3, [pc, #44]	@ (8006328 <telemetryLoggerTask+0x388>)
 80062fa:	701a      	strb	r2, [r3, #0]
        if (status_telemetry != CONTROLLER_OK) {
 80062fc:	4b0a      	ldr	r3, [pc, #40]	@ (8006328 <telemetryLoggerTask+0x388>)
 80062fe:	781b      	ldrb	r3, [r3, #0]
 8006300:	2b00      	cmp	r3, #0
 8006302:	f43f ae61 	beq.w	8005fc8 <telemetryLoggerTask+0x28>
            if (status_telemetry == CONTROLLER_ERR) {
 8006306:	4b08      	ldr	r3, [pc, #32]	@ (8006328 <telemetryLoggerTask+0x388>)
 8006308:	781b      	ldrb	r3, [r3, #0]
 800630a:	2b01      	cmp	r3, #1
 800630c:	d102      	bne.n	8006314 <telemetryLoggerTask+0x374>
            	safety_stop_and_halt();
 800630e:	f000 fb1b 	bl	8006948 <safety_stop_and_halt>
 8006312:	e659      	b.n	8005fc8 <telemetryLoggerTask+0x28>
            } else {
                telemetry_tx_failures++;
 8006314:	4b05      	ldr	r3, [pc, #20]	@ (800632c <telemetryLoggerTask+0x38c>)
 8006316:	781b      	ldrb	r3, [r3, #0]
 8006318:	3301      	adds	r3, #1
 800631a:	b2da      	uxtb	r2, r3
 800631c:	4b03      	ldr	r3, [pc, #12]	@ (800632c <telemetryLoggerTask+0x38c>)
 800631e:	701a      	strb	r2, [r3, #0]
        vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8006320:	e652      	b.n	8005fc8 <telemetryLoggerTask+0x28>
 8006322:	bf00      	nop
 8006324:	2000040c 	.word	0x2000040c
 8006328:	20001ca4 	.word	0x20001ca4
 800632c:	20001ca5 	.word	0x20001ca5

08006330 <supervision_read_inputs>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
static void supervision_read_inputs(void)
{
 8006330:	b5b0      	push	{r4, r5, r7, lr}
 8006332:	af00      	add	r7, sp, #0
	static ControllerStatus_t telecontroller_status;
	static MPU60X0_StatusTypeDef mpu_status;
	static uint8_t imu_recovery_attempted = 0;

	telecontroller_status = telecontrol_read(&controller);
 8006334:	4867      	ldr	r0, [pc, #412]	@ (80064d4 <supervision_read_inputs+0x1a4>)
 8006336:	f000 ff02 	bl	800713e <telecontrol_read>
 800633a:	4603      	mov	r3, r0
 800633c:	461a      	mov	r2, r3
 800633e:	4b66      	ldr	r3, [pc, #408]	@ (80064d8 <supervision_read_inputs+0x1a8>)
 8006340:	701a      	strb	r2, [r3, #0]

	
	switch (telecontroller_status){
 8006342:	4b65      	ldr	r3, [pc, #404]	@ (80064d8 <supervision_read_inputs+0x1a8>)
 8006344:	781b      	ldrb	r3, [r3, #0]
 8006346:	2b03      	cmp	r3, #3
 8006348:	d849      	bhi.n	80063de <supervision_read_inputs+0xae>
 800634a:	a201      	add	r2, pc, #4	@ (adr r2, 8006350 <supervision_read_inputs+0x20>)
 800634c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006350:	08006361 	.word	0x08006361
 8006354:	080063d9 	.word	0x080063d9
 8006358:	080063d1 	.word	0x080063d1
 800635c:	0800638d 	.word	0x0800638d
	    case CONTROLLER_OK:
	        controller.crc_error_count = 0;
 8006360:	4b5c      	ldr	r3, [pc, #368]	@ (80064d4 <supervision_read_inputs+0x1a4>)
 8006362:	2200      	movs	r2, #0
 8006364:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	        controller.last_valid_information = controller.controller_information;
 8006368:	4b5a      	ldr	r3, [pc, #360]	@ (80064d4 <supervision_read_inputs+0x1a4>)
 800636a:	4a5a      	ldr	r2, [pc, #360]	@ (80064d4 <supervision_read_inputs+0x1a4>)
 800636c:	3317      	adds	r3, #23
 800636e:	3206      	adds	r2, #6
 8006370:	6815      	ldr	r5, [r2, #0]
 8006372:	6854      	ldr	r4, [r2, #4]
 8006374:	6890      	ldr	r0, [r2, #8]
 8006376:	68d1      	ldr	r1, [r2, #12]
 8006378:	601d      	str	r5, [r3, #0]
 800637a:	605c      	str	r4, [r3, #4]
 800637c:	6098      	str	r0, [r3, #8]
 800637e:	60d9      	str	r1, [r3, #12]
 8006380:	7c12      	ldrb	r2, [r2, #16]
 8006382:	741a      	strb	r2, [r3, #16]
	        Board2_U.controllerError = 0;
 8006384:	4b55      	ldr	r3, [pc, #340]	@ (80064dc <supervision_read_inputs+0x1ac>)
 8006386:	2200      	movs	r2, #0
 8006388:	755a      	strb	r2, [r3, #21]
	        break;
 800638a:	e02c      	b.n	80063e6 <supervision_read_inputs+0xb6>

	    case CONTROLLER_ERR_CRC:
	    	controller.crc_error_count++;
 800638c:	4b51      	ldr	r3, [pc, #324]	@ (80064d4 <supervision_read_inputs+0x1a4>)
 800638e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006392:	3301      	adds	r3, #1
 8006394:	b2da      	uxtb	r2, r3
 8006396:	4b4f      	ldr	r3, [pc, #316]	@ (80064d4 <supervision_read_inputs+0x1a4>)
 8006398:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	        controller.controller_information = controller.last_valid_information;
 800639c:	4b4d      	ldr	r3, [pc, #308]	@ (80064d4 <supervision_read_inputs+0x1a4>)
 800639e:	4a4d      	ldr	r2, [pc, #308]	@ (80064d4 <supervision_read_inputs+0x1a4>)
 80063a0:	3306      	adds	r3, #6
 80063a2:	3217      	adds	r2, #23
 80063a4:	6815      	ldr	r5, [r2, #0]
 80063a6:	6854      	ldr	r4, [r2, #4]
 80063a8:	6890      	ldr	r0, [r2, #8]
 80063aa:	68d1      	ldr	r1, [r2, #12]
 80063ac:	601d      	str	r5, [r3, #0]
 80063ae:	605c      	str	r4, [r3, #4]
 80063b0:	6098      	str	r0, [r3, #8]
 80063b2:	60d9      	str	r1, [r3, #12]
 80063b4:	7c12      	ldrb	r2, [r2, #16]
 80063b6:	741a      	strb	r2, [r3, #16]

	        Board2_U.controllerError = 1;
 80063b8:	4b48      	ldr	r3, [pc, #288]	@ (80064dc <supervision_read_inputs+0x1ac>)
 80063ba:	2201      	movs	r2, #1
 80063bc:	755a      	strb	r2, [r3, #21]

	        if (controller.crc_error_count >= CONTROLLER_MAX_CRC_ERRORS) {
 80063be:	4b45      	ldr	r3, [pc, #276]	@ (80064d4 <supervision_read_inputs+0x1a4>)
 80063c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80063c4:	2b02      	cmp	r3, #2
 80063c6:	d90d      	bls.n	80063e4 <supervision_read_inputs+0xb4>
	        	Board2_U.controllerError = 1;
 80063c8:	4b44      	ldr	r3, [pc, #272]	@ (80064dc <supervision_read_inputs+0x1ac>)
 80063ca:	2201      	movs	r2, #1
 80063cc:	755a      	strb	r2, [r3, #21]
	        }
	        break;
 80063ce:	e009      	b.n	80063e4 <supervision_read_inputs+0xb4>

	    case CONTROLLER_ERR_COMM:
	        Board2_U.controllerError = 1;
 80063d0:	4b42      	ldr	r3, [pc, #264]	@ (80064dc <supervision_read_inputs+0x1ac>)
 80063d2:	2201      	movs	r2, #1
 80063d4:	755a      	strb	r2, [r3, #21]
	        break;
 80063d6:	e006      	b.n	80063e6 <supervision_read_inputs+0xb6>

	    case CONTROLLER_ERR:
	    	safety_stop_and_halt();
 80063d8:	f000 fab6 	bl	8006948 <safety_stop_and_halt>
	    	break;
 80063dc:	e003      	b.n	80063e6 <supervision_read_inputs+0xb6>

	    default:
	    	safety_stop_and_halt();
 80063de:	f000 fab3 	bl	8006948 <safety_stop_and_halt>
	        break;
 80063e2:	e000      	b.n	80063e6 <supervision_read_inputs+0xb6>
	        break;
 80063e4:	bf00      	nop
	}

	if (get_telecontrol_bx(&controller, &Board2_U.controller_x) != CONTROLLER_OK){
 80063e6:	493e      	ldr	r1, [pc, #248]	@ (80064e0 <supervision_read_inputs+0x1b0>)
 80063e8:	483a      	ldr	r0, [pc, #232]	@ (80064d4 <supervision_read_inputs+0x1a4>)
 80063ea:	f7ff fa65 	bl	80058b8 <get_telecontrol_bx>
 80063ee:	4603      	mov	r3, r0
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d001      	beq.n	80063f8 <supervision_read_inputs+0xc8>
		safety_stop_and_halt();
 80063f4:	f000 faa8 	bl	8006948 <safety_stop_and_halt>
	}

	if (get_telecontrol_ay(&controller, &Board2_U.controller_y) != CONTROLLER_OK){
 80063f8:	493a      	ldr	r1, [pc, #232]	@ (80064e4 <supervision_read_inputs+0x1b4>)
 80063fa:	4836      	ldr	r0, [pc, #216]	@ (80064d4 <supervision_read_inputs+0x1a4>)
 80063fc:	f7ff fa78 	bl	80058f0 <get_telecontrol_ay>
 8006400:	4603      	mov	r3, r0
 8006402:	2b00      	cmp	r3, #0
 8006404:	d001      	beq.n	800640a <supervision_read_inputs+0xda>
		safety_stop_and_halt();
 8006406:	f000 fa9f 	bl	8006948 <safety_stop_and_halt>
	}

	if (get_telecontrol_button_btn1(&controller, &Board2_U.B1) != CONTROLLER_OK){
 800640a:	4937      	ldr	r1, [pc, #220]	@ (80064e8 <supervision_read_inputs+0x1b8>)
 800640c:	4831      	ldr	r0, [pc, #196]	@ (80064d4 <supervision_read_inputs+0x1a4>)
 800640e:	f7ff fa89 	bl	8005924 <get_telecontrol_button_btn1>
 8006412:	4603      	mov	r3, r0
 8006414:	2b00      	cmp	r3, #0
 8006416:	d001      	beq.n	800641c <supervision_read_inputs+0xec>
		safety_stop_and_halt();
 8006418:	f000 fa96 	bl	8006948 <safety_stop_and_halt>
	}

	if (get_telecontrol_button_btn2(&controller, &Board2_U.B2) != CONTROLLER_OK){
 800641c:	4933      	ldr	r1, [pc, #204]	@ (80064ec <supervision_read_inputs+0x1bc>)
 800641e:	482d      	ldr	r0, [pc, #180]	@ (80064d4 <supervision_read_inputs+0x1a4>)
 8006420:	f7ff fa9a 	bl	8005958 <get_telecontrol_button_btn2>
 8006424:	4603      	mov	r3, r0
 8006426:	2b00      	cmp	r3, #0
 8006428:	d001      	beq.n	800642e <supervision_read_inputs+0xfe>
		safety_stop_and_halt();
 800642a:	f000 fa8d 	bl	8006948 <safety_stop_and_halt>
	}

	if (get_telecontrol_button_btn3(&controller, &Board2_U.B3) != CONTROLLER_OK){
 800642e:	4930      	ldr	r1, [pc, #192]	@ (80064f0 <supervision_read_inputs+0x1c0>)
 8006430:	4828      	ldr	r0, [pc, #160]	@ (80064d4 <supervision_read_inputs+0x1a4>)
 8006432:	f7ff faab 	bl	800598c <get_telecontrol_button_btn3>
 8006436:	4603      	mov	r3, r0
 8006438:	2b00      	cmp	r3, #0
 800643a:	d001      	beq.n	8006440 <supervision_read_inputs+0x110>
		safety_stop_and_halt();
 800643c:	f000 fa84 	bl	8006948 <safety_stop_and_halt>
	}

	if (get_telecontrol_button_btn4(&controller, &Board2_U.B4) != CONTROLLER_OK){
 8006440:	492c      	ldr	r1, [pc, #176]	@ (80064f4 <supervision_read_inputs+0x1c4>)
 8006442:	4824      	ldr	r0, [pc, #144]	@ (80064d4 <supervision_read_inputs+0x1a4>)
 8006444:	f7ff fabc 	bl	80059c0 <get_telecontrol_button_btn4>
 8006448:	4603      	mov	r3, r0
 800644a:	2b00      	cmp	r3, #0
 800644c:	d001      	beq.n	8006452 <supervision_read_inputs+0x122>
		safety_stop_and_halt();
 800644e:	f000 fa7b 	bl	8006948 <safety_stop_and_halt>
	}

	if (get_telecontrol_b_btn(&controller, &Board2_U.B_r_stick) != CONTROLLER_OK){
 8006452:	4929      	ldr	r1, [pc, #164]	@ (80064f8 <supervision_read_inputs+0x1c8>)
 8006454:	481f      	ldr	r0, [pc, #124]	@ (80064d4 <supervision_read_inputs+0x1a4>)
 8006456:	f7ff facd 	bl	80059f4 <get_telecontrol_b_btn>
 800645a:	4603      	mov	r3, r0
 800645c:	2b00      	cmp	r3, #0
 800645e:	d001      	beq.n	8006464 <supervision_read_inputs+0x134>
		safety_stop_and_halt();
 8006460:	f000 fa72 	bl	8006948 <safety_stop_and_halt>
	}

	if (get_telecontrol_a_btn(&controller, &Board2_U.B_l_stick) != CONTROLLER_OK){
 8006464:	4925      	ldr	r1, [pc, #148]	@ (80064fc <supervision_read_inputs+0x1cc>)
 8006466:	481b      	ldr	r0, [pc, #108]	@ (80064d4 <supervision_read_inputs+0x1a4>)
 8006468:	f7ff fade 	bl	8005a28 <get_telecontrol_a_btn>
 800646c:	4603      	mov	r3, r0
 800646e:	2b00      	cmp	r3, #0
 8006470:	d001      	beq.n	8006476 <supervision_read_inputs+0x146>
		safety_stop_and_halt();
 8006472:	f000 fa69 	bl	8006948 <safety_stop_and_halt>
	}

	if (get_telecontrol_percentage(&controller, &Board2_U.controller_battery) != CONTROLLER_OK){
 8006476:	4922      	ldr	r1, [pc, #136]	@ (8006500 <supervision_read_inputs+0x1d0>)
 8006478:	4816      	ldr	r0, [pc, #88]	@ (80064d4 <supervision_read_inputs+0x1a4>)
 800647a:	f7ff faef 	bl	8005a5c <get_telecontrol_percentage>
 800647e:	4603      	mov	r3, r0
 8006480:	2b00      	cmp	r3, #0
 8006482:	d001      	beq.n	8006488 <supervision_read_inputs+0x158>
		safety_stop_and_halt();
 8006484:	f000 fa60 	bl	8006948 <safety_stop_and_halt>
	}

	mpu_status = mpu6050_get_gyro_z(&mpu_device, &gyroyaw);
 8006488:	491e      	ldr	r1, [pc, #120]	@ (8006504 <supervision_read_inputs+0x1d4>)
 800648a:	481f      	ldr	r0, [pc, #124]	@ (8006508 <supervision_read_inputs+0x1d8>)
 800648c:	f002 fb9c 	bl	8008bc8 <mpu6050_get_gyro_z>
 8006490:	4603      	mov	r3, r0
 8006492:	461a      	mov	r2, r3
 8006494:	4b1d      	ldr	r3, [pc, #116]	@ (800650c <supervision_read_inputs+0x1dc>)
 8006496:	701a      	strb	r2, [r3, #0]

	if (mpu_status == MPU6050_OK) {
 8006498:	4b1c      	ldr	r3, [pc, #112]	@ (800650c <supervision_read_inputs+0x1dc>)
 800649a:	781b      	ldrb	r3, [r3, #0]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d10a      	bne.n	80064b6 <supervision_read_inputs+0x186>
	    Board2_U.gyroError = 0;
 80064a0:	4b0e      	ldr	r3, [pc, #56]	@ (80064dc <supervision_read_inputs+0x1ac>)
 80064a2:	2200      	movs	r2, #0
 80064a4:	759a      	strb	r2, [r3, #22]
	    Board2_U.gyroYaw = gyroyaw;
 80064a6:	4b17      	ldr	r3, [pc, #92]	@ (8006504 <supervision_read_inputs+0x1d4>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4a0c      	ldr	r2, [pc, #48]	@ (80064dc <supervision_read_inputs+0x1ac>)
 80064ac:	60d3      	str	r3, [r2, #12]
	    imu_recovery_attempted = 0;
 80064ae:	4b18      	ldr	r3, [pc, #96]	@ (8006510 <supervision_read_inputs+0x1e0>)
 80064b0:	2200      	movs	r2, #0
 80064b2:	701a      	strb	r2, [r3, #0]
	    	mpu6050_recovery_init(&mpu_device);
	        imu_recovery_attempted = 1;
	    }
	}

}
 80064b4:	e00c      	b.n	80064d0 <supervision_read_inputs+0x1a0>
	    Board2_U.gyroError = 1;
 80064b6:	4b09      	ldr	r3, [pc, #36]	@ (80064dc <supervision_read_inputs+0x1ac>)
 80064b8:	2201      	movs	r2, #1
 80064ba:	759a      	strb	r2, [r3, #22]
	    if (!imu_recovery_attempted) {
 80064bc:	4b14      	ldr	r3, [pc, #80]	@ (8006510 <supervision_read_inputs+0x1e0>)
 80064be:	781b      	ldrb	r3, [r3, #0]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d105      	bne.n	80064d0 <supervision_read_inputs+0x1a0>
	    	mpu6050_recovery_init(&mpu_device);
 80064c4:	4810      	ldr	r0, [pc, #64]	@ (8006508 <supervision_read_inputs+0x1d8>)
 80064c6:	f002 fa86 	bl	80089d6 <mpu6050_recovery_init>
	        imu_recovery_attempted = 1;
 80064ca:	4b11      	ldr	r3, [pc, #68]	@ (8006510 <supervision_read_inputs+0x1e0>)
 80064cc:	2201      	movs	r2, #1
 80064ce:	701a      	strb	r2, [r3, #0]
}
 80064d0:	bf00      	nop
 80064d2:	bdb0      	pop	{r4, r5, r7, pc}
 80064d4:	2000040c 	.word	0x2000040c
 80064d8:	20001ca6 	.word	0x20001ca6
 80064dc:	2000033c 	.word	0x2000033c
 80064e0:	20000342 	.word	0x20000342
 80064e4:	20000344 	.word	0x20000344
 80064e8:	20000346 	.word	0x20000346
 80064ec:	20000347 	.word	0x20000347
 80064f0:	2000034c 	.word	0x2000034c
 80064f4:	2000034d 	.word	0x2000034d
 80064f8:	2000034e 	.word	0x2000034e
 80064fc:	20000350 	.word	0x20000350
 8006500:	2000034f 	.word	0x2000034f
 8006504:	2000045c 	.word	0x2000045c
 8006508:	20000438 	.word	0x20000438
 800650c:	20001ca7 	.word	0x20001ca7
 8006510:	20001ca8 	.word	0x20001ca8

08006514 <executeSupervision>:

void executeSupervision(){
 8006514:	b580      	push	{r7, lr}
 8006516:	af00      	add	r7, sp, #0
	do{
		Board2_step();
 8006518:	f7fe ffc2 	bl	80054a0 <Board2_step>
	}
	while((Board2_DW.is_Supervisor != Board2_IN_Same_decision) &&
 800651c:	4b0a      	ldr	r3, [pc, #40]	@ (8006548 <executeSupervision+0x34>)
 800651e:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
			(Board2_DW.is_Single_Board != Board2_IN_Other_board_failure) &&
				(Board2_DW.is_Degraded != Board2_IN_Restarting) &&
 8006522:	2b08      	cmp	r3, #8
 8006524:	d00e      	beq.n	8006544 <executeSupervision+0x30>
			(Board2_DW.is_Single_Board != Board2_IN_Other_board_failure) &&
 8006526:	4b08      	ldr	r3, [pc, #32]	@ (8006548 <executeSupervision+0x34>)
 8006528:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
	while((Board2_DW.is_Supervisor != Board2_IN_Same_decision) &&
 800652c:	2b01      	cmp	r3, #1
 800652e:	d009      	beq.n	8006544 <executeSupervision+0x30>
				(Board2_DW.is_Degraded != Board2_IN_Restarting) &&
 8006530:	4b05      	ldr	r3, [pc, #20]	@ (8006548 <executeSupervision+0x34>)
 8006532:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
			(Board2_DW.is_Single_Board != Board2_IN_Other_board_failure) &&
 8006536:	2b02      	cmp	r3, #2
 8006538:	d004      	beq.n	8006544 <executeSupervision+0x30>
					(Board2_DW.is_Restablish != Boar_IN_Connection_restablished));
 800653a:	4b03      	ldr	r3, [pc, #12]	@ (8006548 <executeSupervision+0x34>)
 800653c:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
				(Board2_DW.is_Degraded != Board2_IN_Restarting) &&
 8006540:	2b01      	cmp	r3, #1
 8006542:	d1e9      	bne.n	8006518 <executeSupervision+0x4>
}
 8006544:	bf00      	nop
 8006546:	bd80      	pop	{r7, pc}
 8006548:	200001f8 	.word	0x200001f8

0800654c <supervision_apply_actuation>:

static void supervision_apply_actuation(void)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b08a      	sub	sp, #40	@ 0x28
 8006550:	af00      	add	r7, sp, #0
    uint8_T duty_FA, duty_FB, duty_BA, duty_BB;

    real32_T calc_duty;

    HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin,
                      Board2_Y.output.relay ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8006552:	4bc9      	ldr	r3, [pc, #804]	@ (8006878 <supervision_apply_actuation+0x32c>)
 8006554:	7d9b      	ldrb	r3, [r3, #22]
    HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin,
 8006556:	2b00      	cmp	r3, #0
 8006558:	bf14      	ite	ne
 800655a:	2301      	movne	r3, #1
 800655c:	2300      	moveq	r3, #0
 800655e:	b2db      	uxtb	r3, r3
 8006560:	461a      	mov	r2, r3
 8006562:	2180      	movs	r1, #128	@ 0x80
 8006564:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006568:	f004 f970 	bl	800a84c <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(SELECT_GPIO_Port, SELECT_Pin,
					  Board2_Y.output.mux ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800656c:	4bc2      	ldr	r3, [pc, #776]	@ (8006878 <supervision_apply_actuation+0x32c>)
 800656e:	7ddb      	ldrb	r3, [r3, #23]
	HAL_GPIO_WritePin(SELECT_GPIO_Port, SELECT_Pin,
 8006570:	2b00      	cmp	r3, #0
 8006572:	bf14      	ite	ne
 8006574:	2301      	movne	r3, #1
 8006576:	2300      	moveq	r3, #0
 8006578:	b2db      	uxtb	r3, r3
 800657a:	461a      	mov	r2, r3
 800657c:	2140      	movs	r1, #64	@ 0x40
 800657e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006582:	f004 f963 	bl	800a84c <HAL_GPIO_WritePin>

    rif_FA = Board2_Y.output.rif_FA;
 8006586:	4bbc      	ldr	r3, [pc, #752]	@ (8006878 <supervision_apply_actuation+0x32c>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	623b      	str	r3, [r7, #32]
    rif_FB = Board2_Y.output.rif_FB;
 800658c:	4bba      	ldr	r3, [pc, #744]	@ (8006878 <supervision_apply_actuation+0x32c>)
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	61fb      	str	r3, [r7, #28]
    rif_BA = Board2_Y.output.rif_BA;
 8006592:	4bb9      	ldr	r3, [pc, #740]	@ (8006878 <supervision_apply_actuation+0x32c>)
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	61bb      	str	r3, [r7, #24]
    rif_BB = Board2_Y.output.rif_BB;
 8006598:	4bb7      	ldr	r3, [pc, #732]	@ (8006878 <supervision_apply_actuation+0x32c>)
 800659a:	68db      	ldr	r3, [r3, #12]
 800659c:	617b      	str	r3, [r7, #20]
    braking_mode = Board2_Y.output.brk_mode;
 800659e:	4bb6      	ldr	r3, [pc, #728]	@ (8006878 <supervision_apply_actuation+0x32c>)
 80065a0:	7c1b      	ldrb	r3, [r3, #16]
 80065a2:	74fb      	strb	r3, [r7, #19]

    if (braking_mode == EMERGENCY &&
 80065a4:	7cfb      	ldrb	r3, [r7, #19]
 80065a6:	2b02      	cmp	r3, #2
 80065a8:	d128      	bne.n	80065fc <supervision_apply_actuation+0xb0>
 80065aa:	edd7 7a08 	vldr	s15, [r7, #32]
 80065ae:	eef5 7a40 	vcmp.f32	s15, #0.0
 80065b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065b6:	d121      	bne.n	80065fc <supervision_apply_actuation+0xb0>
        rif_FA == 0.0 && rif_FB == 0.0 && rif_BA == 0.0 && rif_BB == 0.0) {
 80065b8:	edd7 7a07 	vldr	s15, [r7, #28]
 80065bc:	eef5 7a40 	vcmp.f32	s15, #0.0
 80065c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065c4:	d11a      	bne.n	80065fc <supervision_apply_actuation+0xb0>
 80065c6:	edd7 7a06 	vldr	s15, [r7, #24]
 80065ca:	eef5 7a40 	vcmp.f32	s15, #0.0
 80065ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065d2:	d113      	bne.n	80065fc <supervision_apply_actuation+0xb0>
 80065d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80065d8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80065dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065e0:	d10c      	bne.n	80065fc <supervision_apply_actuation+0xb0>
        rif_FA_r = rif_FA;
 80065e2:	4aa6      	ldr	r2, [pc, #664]	@ (800687c <supervision_apply_actuation+0x330>)
 80065e4:	6a3b      	ldr	r3, [r7, #32]
 80065e6:	6013      	str	r3, [r2, #0]
        rif_FB_r = rif_FB;
 80065e8:	4aa5      	ldr	r2, [pc, #660]	@ (8006880 <supervision_apply_actuation+0x334>)
 80065ea:	69fb      	ldr	r3, [r7, #28]
 80065ec:	6013      	str	r3, [r2, #0]
        rif_BA_r = rif_BA;
 80065ee:	4aa5      	ldr	r2, [pc, #660]	@ (8006884 <supervision_apply_actuation+0x338>)
 80065f0:	69bb      	ldr	r3, [r7, #24]
 80065f2:	6013      	str	r3, [r2, #0]
        rif_BB_r = rif_BB;
 80065f4:	4aa4      	ldr	r2, [pc, #656]	@ (8006888 <supervision_apply_actuation+0x33c>)
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	6013      	str	r3, [r2, #0]
 80065fa:	e09f      	b.n	800673c <supervision_apply_actuation+0x1f0>
    }
    else if (braking_mode == NORMAL &&
 80065fc:	7cfb      	ldrb	r3, [r7, #19]
 80065fe:	2b01      	cmp	r3, #1
 8006600:	d15c      	bne.n	80066bc <supervision_apply_actuation+0x170>
 8006602:	edd7 7a08 	vldr	s15, [r7, #32]
 8006606:	eef5 7a40 	vcmp.f32	s15, #0.0
 800660a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800660e:	d155      	bne.n	80066bc <supervision_apply_actuation+0x170>
             rif_FA == 0.0 && rif_FB == 0.0 && rif_BA == 0.0 && rif_BB == 0.0) {
 8006610:	edd7 7a07 	vldr	s15, [r7, #28]
 8006614:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006618:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800661c:	d14e      	bne.n	80066bc <supervision_apply_actuation+0x170>
 800661e:	edd7 7a06 	vldr	s15, [r7, #24]
 8006622:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800662a:	d147      	bne.n	80066bc <supervision_apply_actuation+0x170>
 800662c:	edd7 7a05 	vldr	s15, [r7, #20]
 8006630:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006638:	d140      	bne.n	80066bc <supervision_apply_actuation+0x170>
        rif_FA_r = ramp(rif_FA_r, rif_FA, OPENLOOP_STEP * NORMAL_BRK_COEFF);
 800663a:	4b90      	ldr	r3, [pc, #576]	@ (800687c <supervision_apply_actuation+0x330>)
 800663c:	edd3 7a00 	vldr	s15, [r3]
 8006640:	eeb3 1a02 	vmov.f32	s2, #50	@ 0x41900000  18.0
 8006644:	edd7 0a08 	vldr	s1, [r7, #32]
 8006648:	eeb0 0a67 	vmov.f32	s0, s15
 800664c:	f7ff fa20 	bl	8005a90 <ramp>
 8006650:	eef0 7a40 	vmov.f32	s15, s0
 8006654:	4b89      	ldr	r3, [pc, #548]	@ (800687c <supervision_apply_actuation+0x330>)
 8006656:	edc3 7a00 	vstr	s15, [r3]
        rif_FB_r = ramp(rif_FB_r, rif_FB, OPENLOOP_STEP * NORMAL_BRK_COEFF);
 800665a:	4b89      	ldr	r3, [pc, #548]	@ (8006880 <supervision_apply_actuation+0x334>)
 800665c:	edd3 7a00 	vldr	s15, [r3]
 8006660:	eeb3 1a02 	vmov.f32	s2, #50	@ 0x41900000  18.0
 8006664:	edd7 0a07 	vldr	s1, [r7, #28]
 8006668:	eeb0 0a67 	vmov.f32	s0, s15
 800666c:	f7ff fa10 	bl	8005a90 <ramp>
 8006670:	eef0 7a40 	vmov.f32	s15, s0
 8006674:	4b82      	ldr	r3, [pc, #520]	@ (8006880 <supervision_apply_actuation+0x334>)
 8006676:	edc3 7a00 	vstr	s15, [r3]
        rif_BA_r = ramp(rif_BA_r, rif_BA, OPENLOOP_STEP * NORMAL_BRK_COEFF);
 800667a:	4b82      	ldr	r3, [pc, #520]	@ (8006884 <supervision_apply_actuation+0x338>)
 800667c:	edd3 7a00 	vldr	s15, [r3]
 8006680:	eeb3 1a02 	vmov.f32	s2, #50	@ 0x41900000  18.0
 8006684:	edd7 0a06 	vldr	s1, [r7, #24]
 8006688:	eeb0 0a67 	vmov.f32	s0, s15
 800668c:	f7ff fa00 	bl	8005a90 <ramp>
 8006690:	eef0 7a40 	vmov.f32	s15, s0
 8006694:	4b7b      	ldr	r3, [pc, #492]	@ (8006884 <supervision_apply_actuation+0x338>)
 8006696:	edc3 7a00 	vstr	s15, [r3]
        rif_BB_r = ramp(rif_BB_r, rif_BB, OPENLOOP_STEP * NORMAL_BRK_COEFF);
 800669a:	4b7b      	ldr	r3, [pc, #492]	@ (8006888 <supervision_apply_actuation+0x33c>)
 800669c:	edd3 7a00 	vldr	s15, [r3]
 80066a0:	eeb3 1a02 	vmov.f32	s2, #50	@ 0x41900000  18.0
 80066a4:	edd7 0a05 	vldr	s1, [r7, #20]
 80066a8:	eeb0 0a67 	vmov.f32	s0, s15
 80066ac:	f7ff f9f0 	bl	8005a90 <ramp>
 80066b0:	eef0 7a40 	vmov.f32	s15, s0
 80066b4:	4b74      	ldr	r3, [pc, #464]	@ (8006888 <supervision_apply_actuation+0x33c>)
 80066b6:	edc3 7a00 	vstr	s15, [r3]
 80066ba:	e03f      	b.n	800673c <supervision_apply_actuation+0x1f0>
    }
    else {
        rif_FA_r = ramp(rif_FA_r, rif_FA, OPENLOOP_STEP);
 80066bc:	4b6f      	ldr	r3, [pc, #444]	@ (800687c <supervision_apply_actuation+0x330>)
 80066be:	edd3 7a00 	vldr	s15, [r3]
 80066c2:	ed9f 1a72 	vldr	s2, [pc, #456]	@ 800688c <supervision_apply_actuation+0x340>
 80066c6:	edd7 0a08 	vldr	s1, [r7, #32]
 80066ca:	eeb0 0a67 	vmov.f32	s0, s15
 80066ce:	f7ff f9df 	bl	8005a90 <ramp>
 80066d2:	eef0 7a40 	vmov.f32	s15, s0
 80066d6:	4b69      	ldr	r3, [pc, #420]	@ (800687c <supervision_apply_actuation+0x330>)
 80066d8:	edc3 7a00 	vstr	s15, [r3]
        rif_FB_r = ramp(rif_FB_r, rif_FB, OPENLOOP_STEP);
 80066dc:	4b68      	ldr	r3, [pc, #416]	@ (8006880 <supervision_apply_actuation+0x334>)
 80066de:	edd3 7a00 	vldr	s15, [r3]
 80066e2:	ed9f 1a6a 	vldr	s2, [pc, #424]	@ 800688c <supervision_apply_actuation+0x340>
 80066e6:	edd7 0a07 	vldr	s1, [r7, #28]
 80066ea:	eeb0 0a67 	vmov.f32	s0, s15
 80066ee:	f7ff f9cf 	bl	8005a90 <ramp>
 80066f2:	eef0 7a40 	vmov.f32	s15, s0
 80066f6:	4b62      	ldr	r3, [pc, #392]	@ (8006880 <supervision_apply_actuation+0x334>)
 80066f8:	edc3 7a00 	vstr	s15, [r3]
        rif_BA_r = ramp(rif_BA_r, rif_BA, OPENLOOP_STEP);
 80066fc:	4b61      	ldr	r3, [pc, #388]	@ (8006884 <supervision_apply_actuation+0x338>)
 80066fe:	edd3 7a00 	vldr	s15, [r3]
 8006702:	ed9f 1a62 	vldr	s2, [pc, #392]	@ 800688c <supervision_apply_actuation+0x340>
 8006706:	edd7 0a06 	vldr	s1, [r7, #24]
 800670a:	eeb0 0a67 	vmov.f32	s0, s15
 800670e:	f7ff f9bf 	bl	8005a90 <ramp>
 8006712:	eef0 7a40 	vmov.f32	s15, s0
 8006716:	4b5b      	ldr	r3, [pc, #364]	@ (8006884 <supervision_apply_actuation+0x338>)
 8006718:	edc3 7a00 	vstr	s15, [r3]
        rif_BB_r = ramp(rif_BB_r, rif_BB, OPENLOOP_STEP);
 800671c:	4b5a      	ldr	r3, [pc, #360]	@ (8006888 <supervision_apply_actuation+0x33c>)
 800671e:	edd3 7a00 	vldr	s15, [r3]
 8006722:	ed9f 1a5a 	vldr	s2, [pc, #360]	@ 800688c <supervision_apply_actuation+0x340>
 8006726:	edd7 0a05 	vldr	s1, [r7, #20]
 800672a:	eeb0 0a67 	vmov.f32	s0, s15
 800672e:	f7ff f9af 	bl	8005a90 <ramp>
 8006732:	eef0 7a40 	vmov.f32	s15, s0
 8006736:	4b54      	ldr	r3, [pc, #336]	@ (8006888 <supervision_apply_actuation+0x33c>)
 8006738:	edc3 7a00 	vstr	s15, [r3]
    }

    /* ====== RPM -> duty % (0-100) ====== */
    calc_duty = (fabsf(rif_FA_r) * (real32_T)MOTOR_MAX_DUTY) / (real32_T)MAX_RPM;
 800673c:	4b4f      	ldr	r3, [pc, #316]	@ (800687c <supervision_apply_actuation+0x330>)
 800673e:	edd3 7a00 	vldr	s15, [r3]
 8006742:	eef0 7ae7 	vabs.f32	s15, s15
 8006746:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8006890 <supervision_apply_actuation+0x344>
 800674a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800674e:	eddf 6a51 	vldr	s13, [pc, #324]	@ 8006894 <supervision_apply_actuation+0x348>
 8006752:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006756:	edc7 7a03 	vstr	s15, [r7, #12]
    duty_FA = (uint8_T)calc_duty;
 800675a:	edd7 7a03 	vldr	s15, [r7, #12]
 800675e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006762:	edc7 7a01 	vstr	s15, [r7, #4]
 8006766:	793b      	ldrb	r3, [r7, #4]
 8006768:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    calc_duty = (fabsf(rif_FB_r) * (real32_T)MOTOR_MAX_DUTY) / (real32_T)MAX_RPM;
 800676c:	4b44      	ldr	r3, [pc, #272]	@ (8006880 <supervision_apply_actuation+0x334>)
 800676e:	edd3 7a00 	vldr	s15, [r3]
 8006772:	eef0 7ae7 	vabs.f32	s15, s15
 8006776:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8006890 <supervision_apply_actuation+0x344>
 800677a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800677e:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8006894 <supervision_apply_actuation+0x348>
 8006782:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006786:	edc7 7a03 	vstr	s15, [r7, #12]
    duty_FB = (uint8_T)calc_duty;
 800678a:	edd7 7a03 	vldr	s15, [r7, #12]
 800678e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006792:	edc7 7a01 	vstr	s15, [r7, #4]
 8006796:	793b      	ldrb	r3, [r7, #4]
 8006798:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    calc_duty = (fabsf(rif_BA_r) * (real32_T)MOTOR_MAX_DUTY) / (real32_T)MAX_RPM;
 800679c:	4b39      	ldr	r3, [pc, #228]	@ (8006884 <supervision_apply_actuation+0x338>)
 800679e:	edd3 7a00 	vldr	s15, [r3]
 80067a2:	eef0 7ae7 	vabs.f32	s15, s15
 80067a6:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8006890 <supervision_apply_actuation+0x344>
 80067aa:	ee27 7a87 	vmul.f32	s14, s15, s14
 80067ae:	eddf 6a39 	vldr	s13, [pc, #228]	@ 8006894 <supervision_apply_actuation+0x348>
 80067b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80067b6:	edc7 7a03 	vstr	s15, [r7, #12]
    duty_BA = (uint8_T)calc_duty;
 80067ba:	edd7 7a03 	vldr	s15, [r7, #12]
 80067be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80067c2:	edc7 7a01 	vstr	s15, [r7, #4]
 80067c6:	793b      	ldrb	r3, [r7, #4]
 80067c8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

    calc_duty = (fabsf(rif_BB_r) * (real32_T)MOTOR_MAX_DUTY) / (real32_T)MAX_RPM;
 80067cc:	4b2e      	ldr	r3, [pc, #184]	@ (8006888 <supervision_apply_actuation+0x33c>)
 80067ce:	edd3 7a00 	vldr	s15, [r3]
 80067d2:	eef0 7ae7 	vabs.f32	s15, s15
 80067d6:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8006890 <supervision_apply_actuation+0x344>
 80067da:	ee27 7a87 	vmul.f32	s14, s15, s14
 80067de:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 8006894 <supervision_apply_actuation+0x348>
 80067e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80067e6:	edc7 7a03 	vstr	s15, [r7, #12]
    duty_BB = (uint8_T)calc_duty;
 80067ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80067ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80067f2:	edc7 7a01 	vstr	s15, [r7, #4]
 80067f6:	793b      	ldrb	r3, [r7, #4]
 80067f8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    /* ====== SATURAZIONE ====== */
    if (duty_FA > MOTOR_MAX_DUTY) duty_FA = MOTOR_MAX_DUTY;
 80067fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006800:	2b64      	cmp	r3, #100	@ 0x64
 8006802:	d902      	bls.n	800680a <supervision_apply_actuation+0x2be>
 8006804:	2364      	movs	r3, #100	@ 0x64
 8006806:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (duty_FB > MOTOR_MAX_DUTY) duty_FB = MOTOR_MAX_DUTY;
 800680a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800680e:	2b64      	cmp	r3, #100	@ 0x64
 8006810:	d902      	bls.n	8006818 <supervision_apply_actuation+0x2cc>
 8006812:	2364      	movs	r3, #100	@ 0x64
 8006814:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (duty_BA > MOTOR_MAX_DUTY) duty_BA = MOTOR_MAX_DUTY;
 8006818:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800681c:	2b64      	cmp	r3, #100	@ 0x64
 800681e:	d902      	bls.n	8006826 <supervision_apply_actuation+0x2da>
 8006820:	2364      	movs	r3, #100	@ 0x64
 8006822:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (duty_BB > MOTOR_MAX_DUTY) duty_BB = MOTOR_MAX_DUTY;
 8006826:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800682a:	2b64      	cmp	r3, #100	@ 0x64
 800682c:	d902      	bls.n	8006834 <supervision_apply_actuation+0x2e8>
 800682e:	2364      	movs	r3, #100	@ 0x64
 8006830:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    /* ====== COMANDO MOTORI ====== */
    if (motor_set(&motor_FA_openLoop, duty_FA,
                  (rif_FA_r >= 0.0) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 8006834:	4b11      	ldr	r3, [pc, #68]	@ (800687c <supervision_apply_actuation+0x330>)
 8006836:	edd3 7a00 	vldr	s15, [r3]
    if (motor_set(&motor_FA_openLoop, duty_FA,
 800683a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800683e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006842:	db01      	blt.n	8006848 <supervision_apply_actuation+0x2fc>
 8006844:	2201      	movs	r2, #1
 8006846:	e001      	b.n	800684c <supervision_apply_actuation+0x300>
 8006848:	f04f 32ff 	mov.w	r2, #4294967295
 800684c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006850:	4619      	mov	r1, r3
 8006852:	4811      	ldr	r0, [pc, #68]	@ (8006898 <supervision_apply_actuation+0x34c>)
 8006854:	f001 fe6e 	bl	8008534 <motor_set>
 8006858:	4603      	mov	r3, r0
 800685a:	2b00      	cmp	r3, #0
 800685c:	d001      	beq.n	8006862 <supervision_apply_actuation+0x316>
    	safety_stop_and_halt();
 800685e:	f000 f873 	bl	8006948 <safety_stop_and_halt>
    }

    if (motor_set(&motor_FB_openLoop, duty_FB,
                  (rif_FB_r >= 0.0) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 8006862:	4b07      	ldr	r3, [pc, #28]	@ (8006880 <supervision_apply_actuation+0x334>)
 8006864:	edd3 7a00 	vldr	s15, [r3]
    if (motor_set(&motor_FB_openLoop, duty_FB,
 8006868:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800686c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006870:	db14      	blt.n	800689c <supervision_apply_actuation+0x350>
 8006872:	2201      	movs	r2, #1
 8006874:	e014      	b.n	80068a0 <supervision_apply_actuation+0x354>
 8006876:	bf00      	nop
 8006878:	20000354 	.word	0x20000354
 800687c:	20001cac 	.word	0x20001cac
 8006880:	20001cb0 	.word	0x20001cb0
 8006884:	20001cb4 	.word	0x20001cb4
 8006888:	20001cb8 	.word	0x20001cb8
 800688c:	42100000 	.word	0x42100000
 8006890:	42c80000 	.word	0x42c80000
 8006894:	43160000 	.word	0x43160000
 8006898:	20000460 	.word	0x20000460
 800689c:	f04f 32ff 	mov.w	r2, #4294967295
 80068a0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80068a4:	4619      	mov	r1, r3
 80068a6:	481d      	ldr	r0, [pc, #116]	@ (800691c <supervision_apply_actuation+0x3d0>)
 80068a8:	f001 fe44 	bl	8008534 <motor_set>
 80068ac:	4603      	mov	r3, r0
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d001      	beq.n	80068b6 <supervision_apply_actuation+0x36a>
    	safety_stop_and_halt();
 80068b2:	f000 f849 	bl	8006948 <safety_stop_and_halt>
    }

    if (motor_set(&motor_BA_openLoop, duty_BA,
                  (rif_BA_r >= 0.0) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 80068b6:	4b1a      	ldr	r3, [pc, #104]	@ (8006920 <supervision_apply_actuation+0x3d4>)
 80068b8:	edd3 7a00 	vldr	s15, [r3]
    if (motor_set(&motor_BA_openLoop, duty_BA,
 80068bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80068c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068c4:	db01      	blt.n	80068ca <supervision_apply_actuation+0x37e>
 80068c6:	2201      	movs	r2, #1
 80068c8:	e001      	b.n	80068ce <supervision_apply_actuation+0x382>
 80068ca:	f04f 32ff 	mov.w	r2, #4294967295
 80068ce:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80068d2:	4619      	mov	r1, r3
 80068d4:	4813      	ldr	r0, [pc, #76]	@ (8006924 <supervision_apply_actuation+0x3d8>)
 80068d6:	f001 fe2d 	bl	8008534 <motor_set>
 80068da:	4603      	mov	r3, r0
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d001      	beq.n	80068e4 <supervision_apply_actuation+0x398>
    	safety_stop_and_halt();
 80068e0:	f000 f832 	bl	8006948 <safety_stop_and_halt>
    }

    if (motor_set(&motor_BB_openLoop, duty_BB,
                  (rif_BB_r >= 0.0) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 80068e4:	4b10      	ldr	r3, [pc, #64]	@ (8006928 <supervision_apply_actuation+0x3dc>)
 80068e6:	edd3 7a00 	vldr	s15, [r3]
    if (motor_set(&motor_BB_openLoop, duty_BB,
 80068ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80068ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068f2:	db01      	blt.n	80068f8 <supervision_apply_actuation+0x3ac>
 80068f4:	2201      	movs	r2, #1
 80068f6:	e001      	b.n	80068fc <supervision_apply_actuation+0x3b0>
 80068f8:	f04f 32ff 	mov.w	r2, #4294967295
 80068fc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006900:	4619      	mov	r1, r3
 8006902:	480a      	ldr	r0, [pc, #40]	@ (800692c <supervision_apply_actuation+0x3e0>)
 8006904:	f001 fe16 	bl	8008534 <motor_set>
 8006908:	4603      	mov	r3, r0
 800690a:	2b00      	cmp	r3, #0
 800690c:	d001      	beq.n	8006912 <supervision_apply_actuation+0x3c6>
    	safety_stop_and_halt();
 800690e:	f000 f81b 	bl	8006948 <safety_stop_and_halt>
    }
}
 8006912:	bf00      	nop
 8006914:	3728      	adds	r7, #40	@ 0x28
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}
 800691a:	bf00      	nop
 800691c:	20000470 	.word	0x20000470
 8006920:	20001cb4 	.word	0x20001cb4
 8006924:	20000480 	.word	0x20000480
 8006928:	20001cb8 	.word	0x20001cb8
 800692c:	20000490 	.word	0x20000490

08006930 <vApplicationStackOverflowHook>:

void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b082      	sub	sp, #8
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
 8006938:	6039      	str	r1, [r7, #0]
    safety_stop_and_halt();
 800693a:	f000 f805 	bl	8006948 <safety_stop_and_halt>
}
 800693e:	bf00      	nop
 8006940:	3708      	adds	r7, #8
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}
	...

08006948 <safety_stop_and_halt>:

void safety_stop_and_halt(){
 8006948:	b580      	push	{r7, lr}
 800694a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800694c:	b672      	cpsid	i
}
 800694e:	bf00      	nop
	__disable_irq(); // Disabilitazione di ogni ulteriore Interrupt

	// ARRESTO DEL ROVER IN CONDIZIONI DI SICUREZZA

    // Disabilita il rel
    HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_RESET);
 8006950:	2200      	movs	r2, #0
 8006952:	2180      	movs	r1, #128	@ 0x80
 8006954:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006958:	f003 ff78 	bl	800a84c <HAL_GPIO_WritePin>

    // Ferma tutti i PWM dei motori
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800695c:	2100      	movs	r1, #0
 800695e:	4808      	ldr	r0, [pc, #32]	@ (8006980 <safety_stop_and_halt+0x38>)
 8006960:	f006 fb84 	bl	800d06c <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8006964:	2104      	movs	r1, #4
 8006966:	4806      	ldr	r0, [pc, #24]	@ (8006980 <safety_stop_and_halt+0x38>)
 8006968:	f006 fb80 	bl	800d06c <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 800696c:	2108      	movs	r1, #8
 800696e:	4804      	ldr	r0, [pc, #16]	@ (8006980 <safety_stop_and_halt+0x38>)
 8006970:	f006 fb7c 	bl	800d06c <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_4);
 8006974:	210c      	movs	r1, #12
 8006976:	4802      	ldr	r0, [pc, #8]	@ (8006980 <safety_stop_and_halt+0x38>)
 8006978:	f006 fb78 	bl	800d06c <HAL_TIM_PWM_Stop>

    while(1) {
 800697c:	bf00      	nop
 800697e:	e7fd      	b.n	800697c <safety_stop_and_halt+0x34>
 8006980:	20001e44 	.word	0x20001e44

08006984 <Copy_StateBusB1>:

/**
 * @brief Copia sicura campo per campo di StateBusB1.
 * @details Utilizzata quando si riceve lo stato dallo Slave.
 */
static void Copy_StateBusB1(StateBusB1* dest, const StateBusB1* src) {
 8006984:	b480      	push	{r7}
 8006986:	b083      	sub	sp, #12
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
 800698c:	6039      	str	r1, [r7, #0]
    dest->battery_voltage = src->battery_voltage;
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	681a      	ldr	r2, [r3, #0]
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	601a      	str	r2, [r3, #0]
    dest->temperature = src->temperature;
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	685a      	ldr	r2, [r3, #4]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	605a      	str	r2, [r3, #4]
    dest->velocity_FA = src->velocity_FA;
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	811a      	strh	r2, [r3, #8]
    dest->velocity_FB = src->velocity_FB;
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	815a      	strh	r2, [r3, #10]
    dest->velocity_BA = src->velocity_BA;
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	819a      	strh	r2, [r3, #12]
    dest->velocity_BB = src->velocity_BB;
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	81da      	strh	r2, [r3, #14]
    dest->motorError_FA = src->motorError_FA;
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	7c1a      	ldrb	r2, [r3, #16]
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	741a      	strb	r2, [r3, #16]
    dest->motorError_FB = src->motorError_FB;
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	7c5a      	ldrb	r2, [r3, #17]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	745a      	strb	r2, [r3, #17]
    dest->motorError_BA = src->motorError_BA;
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	7c9a      	ldrb	r2, [r3, #18]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	749a      	strb	r2, [r3, #18]
    dest->motorError_BB = src->motorError_BB;
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	7cda      	ldrb	r2, [r3, #19]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	74da      	strb	r2, [r3, #19]
}
 80069e6:	bf00      	nop
 80069e8:	370c      	adds	r7, #12
 80069ea:	46bd      	mov	sp, r7
 80069ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f0:	4770      	bx	lr

080069f2 <Copy_StateBusB2>:

/**
 * @brief Copia sicura campo per campo di StateBusB2.
 * @details Necessaria per serializzare lo stato del Master prima dell'invio.
 */
static void Copy_StateBusB2(StateBusB2* dest, const StateBusB2* src) {
 80069f2:	b480      	push	{r7}
 80069f4:	b083      	sub	sp, #12
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	6078      	str	r0, [r7, #4]
 80069fa:	6039      	str	r1, [r7, #0]
    dest->gyroYaw = src->gyroYaw;
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	681a      	ldr	r2, [r3, #0]
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	601a      	str	r2, [r3, #0]
    dest->sonar1 = src->sonar1;
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	889a      	ldrh	r2, [r3, #4]
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	809a      	strh	r2, [r3, #4]
    dest->sonar2 = src->sonar2;
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	88da      	ldrh	r2, [r3, #6]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	80da      	strh	r2, [r3, #6]
    dest->sonar3 = src->sonar3;
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	891a      	ldrh	r2, [r3, #8]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	811a      	strh	r2, [r3, #8]
    dest->controller_y = src->controller_y;
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	895a      	ldrh	r2, [r3, #10]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	815a      	strh	r2, [r3, #10]
    dest->controller_x = src->controller_x;
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	899a      	ldrh	r2, [r3, #12]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	819a      	strh	r2, [r3, #12]
    dest->button1 = src->button1;
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	7b9a      	ldrb	r2, [r3, #14]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	739a      	strb	r2, [r3, #14]
    dest->button2 = src->button2;
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	7bda      	ldrb	r2, [r3, #15]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	73da      	strb	r2, [r3, #15]
    dest->button3 = src->button3;
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	7c1a      	ldrb	r2, [r3, #16]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	741a      	strb	r2, [r3, #16]
    dest->button4 = src->button4;
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	7c5a      	ldrb	r2, [r3, #17]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	745a      	strb	r2, [r3, #17]
    dest->r_stick_button = src->r_stick_button;
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	7c9a      	ldrb	r2, [r3, #18]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	749a      	strb	r2, [r3, #18]
    dest->l_stick_button = src->l_stick_button;
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	7cda      	ldrb	r2, [r3, #19]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	74da      	strb	r2, [r3, #19]
    dest->controller_battery = src->controller_battery;
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	7d1a      	ldrb	r2, [r3, #20]
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	751a      	strb	r2, [r3, #20]
    dest->controllerError = src->controllerError;
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	7d5a      	ldrb	r2, [r3, #21]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	755a      	strb	r2, [r3, #21]
    dest->gyroError = src->gyroError;
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	7d9a      	ldrb	r2, [r3, #22]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	759a      	strb	r2, [r3, #22]
}
 8006a74:	bf00      	nop
 8006a76:	370c      	adds	r7, #12
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr

08006a80 <Copy_GSBus>:

/**
 * @brief Copia sicura per la struttura Global State.
 */
static void Copy_GSBus(GSBus* dest, const GSBus* src) {
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b082      	sub	sp, #8
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
 8006a88:	6039      	str	r1, [r7, #0]
    Copy_StateBusB1(&dest->stateB1, &src->stateB1);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	683a      	ldr	r2, [r7, #0]
 8006a8e:	4611      	mov	r1, r2
 8006a90:	4618      	mov	r0, r3
 8006a92:	f7ff ff77 	bl	8006984 <Copy_StateBusB1>
    Copy_StateBusB2(&dest->stateB2, &src->stateB2);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	f103 0214 	add.w	r2, r3, #20
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	3314      	adds	r3, #20
 8006aa0:	4619      	mov	r1, r3
 8006aa2:	4610      	mov	r0, r2
 8006aa4:	f7ff ffa5 	bl	80069f2 <Copy_StateBusB2>
    dest->mov_obs = src->mov_obs;
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    dest->spc_retro = src->spc_retro;
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    dest->limit_vel = src->limit_vel;
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    dest->change_vel = src->change_vel;
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	f993 202f 	ldrsb.w	r2, [r3, #47]	@ 0x2f
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    dest->obs_detection = src->obs_detection;
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
}
 8006ae4:	bf00      	nop
 8006ae6:	3708      	adds	r7, #8
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bd80      	pop	{r7, pc}

08006aec <Copy_DecBus>:

/**
 * @brief Copia sicura per la struttura Decision.
 */
static void Copy_DecBus(DecBus* dest, const DecBus* src) {
 8006aec:	b480      	push	{r7}
 8006aee:	b083      	sub	sp, #12
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
 8006af4:	6039      	str	r1, [r7, #0]
    dest->rif_FA = src->rif_FA;
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	681a      	ldr	r2, [r3, #0]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	601a      	str	r2, [r3, #0]
    dest->rif_FB = src->rif_FB;
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	685a      	ldr	r2, [r3, #4]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	605a      	str	r2, [r3, #4]
    dest->rif_BA = src->rif_BA;
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	689a      	ldr	r2, [r3, #8]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	609a      	str	r2, [r3, #8]
    dest->rif_BB = src->rif_BB;
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	68da      	ldr	r2, [r3, #12]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	60da      	str	r2, [r3, #12]
    dest->brk_mode = src->brk_mode;
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	7c1a      	ldrb	r2, [r3, #16]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	741a      	strb	r2, [r3, #16]
    dest->led_A = src->led_A;
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	7c5a      	ldrb	r2, [r3, #17]
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	745a      	strb	r2, [r3, #17]
    dest->led_B = src->led_B;
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	7c9a      	ldrb	r2, [r3, #18]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	749a      	strb	r2, [r3, #18]
    dest->rear_led = src->rear_led;
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	7cda      	ldrb	r2, [r3, #19]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	74da      	strb	r2, [r3, #19]
    dest->rear_sign = src->rear_sign;
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	7d1a      	ldrb	r2, [r3, #20]
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	751a      	strb	r2, [r3, #20]
    dest->mode = src->mode;
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	7d5a      	ldrb	r2, [r3, #21]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	755a      	strb	r2, [r3, #21]
    dest->relay = src->relay;
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	7d9a      	ldrb	r2, [r3, #22]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	759a      	strb	r2, [r3, #22]
    dest->mux = src->mux;
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	7dda      	ldrb	r2, [r3, #23]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	75da      	strb	r2, [r3, #23]
}
 8006b56:	bf00      	nop
 8006b58:	370c      	adds	r7, #12
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b60:	4770      	bx	lr
	...

08006b64 <UART_Is_Tx_Complete>:
/* ========================================================================== */
/* 							   UART FUNCTIONS                                 */
/* ========================================================================== */

boolean_T UART_Is_Tx_Complete(void)
{
 8006b64:	b480      	push	{r7}
 8006b66:	af00      	add	r7, sp, #0
    if (tx_complete) {
 8006b68:	4b07      	ldr	r3, [pc, #28]	@ (8006b88 <UART_Is_Tx_Complete+0x24>)
 8006b6a:	781b      	ldrb	r3, [r3, #0]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d004      	beq.n	8006b7a <UART_Is_Tx_Complete+0x16>
        tx_complete = 0; /* Reset flag dopo la lettura */
 8006b70:	4b05      	ldr	r3, [pc, #20]	@ (8006b88 <UART_Is_Tx_Complete+0x24>)
 8006b72:	2200      	movs	r2, #0
 8006b74:	701a      	strb	r2, [r3, #0]
        return 1;
 8006b76:	2301      	movs	r3, #1
 8006b78:	e000      	b.n	8006b7c <UART_Is_Tx_Complete+0x18>
    }
    return 0;
 8006b7a:	2300      	movs	r3, #0
}
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b84:	4770      	bx	lr
 8006b86:	bf00      	nop
 8006b88:	20001cbc 	.word	0x20001cbc

08006b8c <UART_Is_Rx_Complete>:

boolean_T UART_Is_Rx_Complete(void)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	af00      	add	r7, sp, #0
    if (rx_complete) {
 8006b90:	4b07      	ldr	r3, [pc, #28]	@ (8006bb0 <UART_Is_Rx_Complete+0x24>)
 8006b92:	781b      	ldrb	r3, [r3, #0]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d004      	beq.n	8006ba2 <UART_Is_Rx_Complete+0x16>
        rx_complete = 0; /* Reset flag dopo la lettura */
 8006b98:	4b05      	ldr	r3, [pc, #20]	@ (8006bb0 <UART_Is_Rx_Complete+0x24>)
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	701a      	strb	r2, [r3, #0]
        return 1;
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	e000      	b.n	8006ba4 <UART_Is_Rx_Complete+0x18>
    }
    return 0;
 8006ba2:	2300      	movs	r3, #0
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bac:	4770      	bx	lr
 8006bae:	bf00      	nop
 8006bb0:	20001cbd 	.word	0x20001cbd

08006bb4 <UART_Stop_DMA>:

void UART_Stop_DMA(void)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	af00      	add	r7, sp, #0
    HAL_UART_DMAStop(&huart3);
 8006bb8:	4802      	ldr	r0, [pc, #8]	@ (8006bc4 <UART_Stop_DMA+0x10>)
 8006bba:	f008 f971 	bl	800eea0 <HAL_UART_DMAStop>
}
 8006bbe:	bf00      	nop
 8006bc0:	bd80      	pop	{r7, pc}
 8006bc2:	bf00      	nop
 8006bc4:	20001f74 	.word	0x20001f74

08006bc8 <UART_Send_Local_State>:

void UART_Send_Local_State(const void* s)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b082      	sub	sp, #8
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
    /* * NOTA: 'packet' deve essere static per persistenza DMA. */
    static PacketStateB2 packet;

    /* 1. Pulizia memoria */
    memset(&packet, 0, sizeof(packet));
 8006bd0:	221c      	movs	r2, #28
 8006bd2:	2100      	movs	r1, #0
 8006bd4:	4811      	ldr	r0, [pc, #68]	@ (8006c1c <UART_Send_Local_State+0x54>)
 8006bd6:	f00d fa62 	bl	801409e <memset>

    /* 2. Copia dati (Invia stato Board 2) */
    Copy_StateBusB2(&packet.state, (const StateBusB2*)s);
 8006bda:	6879      	ldr	r1, [r7, #4]
 8006bdc:	480f      	ldr	r0, [pc, #60]	@ (8006c1c <UART_Send_Local_State+0x54>)
 8006bde:	f7ff ff08 	bl	80069f2 <Copy_StateBusB2>

    /* 3. Calcolo CRC */
    __HAL_CRC_DR_RESET(&hcrc);
 8006be2:	4b0f      	ldr	r3, [pc, #60]	@ (8006c20 <UART_Send_Local_State+0x58>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	689a      	ldr	r2, [r3, #8]
 8006be8:	4b0d      	ldr	r3, [pc, #52]	@ (8006c20 <UART_Send_Local_State+0x58>)
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f042 0201 	orr.w	r2, r2, #1
 8006bf0:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8006bf2:	2218      	movs	r2, #24
 8006bf4:	4909      	ldr	r1, [pc, #36]	@ (8006c1c <UART_Send_Local_State+0x54>)
 8006bf6:	480a      	ldr	r0, [pc, #40]	@ (8006c20 <UART_Send_Local_State+0x58>)
 8006bf8:	f002 ffac 	bl	8009b54 <HAL_CRC_Calculate>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	4a07      	ldr	r2, [pc, #28]	@ (8006c1c <UART_Send_Local_State+0x54>)
 8006c00:	6193      	str	r3, [r2, #24]
                                  (uint32_t*)&packet.state,
                                  sizeof(packet.state));

    /* 4. Trasmissione DMA */
    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8006c02:	4808      	ldr	r0, [pc, #32]	@ (8006c24 <UART_Send_Local_State+0x5c>)
 8006c04:	f008 fd4e 	bl	800f6a4 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8006c08:	221c      	movs	r2, #28
 8006c0a:	4904      	ldr	r1, [pc, #16]	@ (8006c1c <UART_Send_Local_State+0x54>)
 8006c0c:	4805      	ldr	r0, [pc, #20]	@ (8006c24 <UART_Send_Local_State+0x5c>)
 8006c0e:	f008 f87b 	bl	800ed08 <HAL_UART_Transmit_DMA>
}
 8006c12:	bf00      	nop
 8006c14:	3708      	adds	r7, #8
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	bf00      	nop
 8006c1c:	20001cc0 	.word	0x20001cc0
 8006c20:	20001d30 	.word	0x20001d30
 8006c24:	20001f74 	.word	0x20001f74

08006c28 <UART_Send_GlobalState>:

void UART_Send_GlobalState(const void* gs)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b082      	sub	sp, #8
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
    static PacketGstate packet; /* Static per persistenza DMA */

    memset(&packet, 0, sizeof(packet));
 8006c30:	2238      	movs	r2, #56	@ 0x38
 8006c32:	2100      	movs	r1, #0
 8006c34:	4811      	ldr	r0, [pc, #68]	@ (8006c7c <UART_Send_GlobalState+0x54>)
 8006c36:	f00d fa32 	bl	801409e <memset>
    Copy_GSBus(&packet.global_state, (const GSBus*)gs);
 8006c3a:	6879      	ldr	r1, [r7, #4]
 8006c3c:	480f      	ldr	r0, [pc, #60]	@ (8006c7c <UART_Send_GlobalState+0x54>)
 8006c3e:	f7ff ff1f 	bl	8006a80 <Copy_GSBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8006c42:	4b0f      	ldr	r3, [pc, #60]	@ (8006c80 <UART_Send_GlobalState+0x58>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	689a      	ldr	r2, [r3, #8]
 8006c48:	4b0d      	ldr	r3, [pc, #52]	@ (8006c80 <UART_Send_GlobalState+0x58>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f042 0201 	orr.w	r2, r2, #1
 8006c50:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8006c52:	2234      	movs	r2, #52	@ 0x34
 8006c54:	4909      	ldr	r1, [pc, #36]	@ (8006c7c <UART_Send_GlobalState+0x54>)
 8006c56:	480a      	ldr	r0, [pc, #40]	@ (8006c80 <UART_Send_GlobalState+0x58>)
 8006c58:	f002 ff7c 	bl	8009b54 <HAL_CRC_Calculate>
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	4a07      	ldr	r2, [pc, #28]	@ (8006c7c <UART_Send_GlobalState+0x54>)
 8006c60:	6353      	str	r3, [r2, #52]	@ 0x34
                                  (uint32_t*)&packet.global_state,
                                  sizeof(packet.global_state));

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8006c62:	4808      	ldr	r0, [pc, #32]	@ (8006c84 <UART_Send_GlobalState+0x5c>)
 8006c64:	f008 fd1e 	bl	800f6a4 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8006c68:	2238      	movs	r2, #56	@ 0x38
 8006c6a:	4904      	ldr	r1, [pc, #16]	@ (8006c7c <UART_Send_GlobalState+0x54>)
 8006c6c:	4805      	ldr	r0, [pc, #20]	@ (8006c84 <UART_Send_GlobalState+0x5c>)
 8006c6e:	f008 f84b 	bl	800ed08 <HAL_UART_Transmit_DMA>
}
 8006c72:	bf00      	nop
 8006c74:	3708      	adds	r7, #8
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}
 8006c7a:	bf00      	nop
 8006c7c:	20001cdc 	.word	0x20001cdc
 8006c80:	20001d30 	.word	0x20001d30
 8006c84:	20001f74 	.word	0x20001f74

08006c88 <UART_Send_Decision>:

void UART_Send_Decision(const void* dec)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b082      	sub	sp, #8
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
    static PacketDecision packet; /* Static per persistenza DMA */

    memset(&packet, 0, sizeof(packet));
 8006c90:	221c      	movs	r2, #28
 8006c92:	2100      	movs	r1, #0
 8006c94:	4811      	ldr	r0, [pc, #68]	@ (8006cdc <UART_Send_Decision+0x54>)
 8006c96:	f00d fa02 	bl	801409e <memset>
    Copy_DecBus(&packet.decision, (const DecBus*)dec);
 8006c9a:	6879      	ldr	r1, [r7, #4]
 8006c9c:	480f      	ldr	r0, [pc, #60]	@ (8006cdc <UART_Send_Decision+0x54>)
 8006c9e:	f7ff ff25 	bl	8006aec <Copy_DecBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8006ca2:	4b0f      	ldr	r3, [pc, #60]	@ (8006ce0 <UART_Send_Decision+0x58>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	689a      	ldr	r2, [r3, #8]
 8006ca8:	4b0d      	ldr	r3, [pc, #52]	@ (8006ce0 <UART_Send_Decision+0x58>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f042 0201 	orr.w	r2, r2, #1
 8006cb0:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8006cb2:	2218      	movs	r2, #24
 8006cb4:	4909      	ldr	r1, [pc, #36]	@ (8006cdc <UART_Send_Decision+0x54>)
 8006cb6:	480a      	ldr	r0, [pc, #40]	@ (8006ce0 <UART_Send_Decision+0x58>)
 8006cb8:	f002 ff4c 	bl	8009b54 <HAL_CRC_Calculate>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	4a07      	ldr	r2, [pc, #28]	@ (8006cdc <UART_Send_Decision+0x54>)
 8006cc0:	6193      	str	r3, [r2, #24]
                                  (uint32_t*)&packet.decision,
                                  sizeof(packet.decision));

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8006cc2:	4808      	ldr	r0, [pc, #32]	@ (8006ce4 <UART_Send_Decision+0x5c>)
 8006cc4:	f008 fcee 	bl	800f6a4 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8006cc8:	221c      	movs	r2, #28
 8006cca:	4904      	ldr	r1, [pc, #16]	@ (8006cdc <UART_Send_Decision+0x54>)
 8006ccc:	4805      	ldr	r0, [pc, #20]	@ (8006ce4 <UART_Send_Decision+0x5c>)
 8006cce:	f008 f81b 	bl	800ed08 <HAL_UART_Transmit_DMA>
}
 8006cd2:	bf00      	nop
 8006cd4:	3708      	adds	r7, #8
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}
 8006cda:	bf00      	nop
 8006cdc:	20001d14 	.word	0x20001d14
 8006ce0:	20001d30 	.word	0x20001d30
 8006ce4:	20001f74 	.word	0x20001f74

08006ce8 <UART_Send_Ping>:

void UART_Send_Ping(void)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	af00      	add	r7, sp, #0
    static uint8_t ping = PING; /* Static per persistenza DMA */

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8006cec:	4804      	ldr	r0, [pc, #16]	@ (8006d00 <UART_Send_Ping+0x18>)
 8006cee:	f008 fcd9 	bl	800f6a4 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, &ping, sizeof(ping));
 8006cf2:	2201      	movs	r2, #1
 8006cf4:	4903      	ldr	r1, [pc, #12]	@ (8006d04 <UART_Send_Ping+0x1c>)
 8006cf6:	4802      	ldr	r0, [pc, #8]	@ (8006d00 <UART_Send_Ping+0x18>)
 8006cf8:	f008 f806 	bl	800ed08 <HAL_UART_Transmit_DMA>
}
 8006cfc:	bf00      	nop
 8006cfe:	bd80      	pop	{r7, pc}
 8006d00:	20001f74 	.word	0x20001f74
 8006d04:	20000000 	.word	0x20000000

08006d08 <UART_Wait_State>:

void UART_Wait_State(void* s)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b082      	sub	sp, #8
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
    /* Master attende lo stato della Board 1 (Slave) */
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8006d10:	4805      	ldr	r0, [pc, #20]	@ (8006d28 <UART_Wait_State+0x20>)
 8006d12:	f008 fd1b 	bl	800f74c <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3, (uint8_t*)s, sizeof(PacketStateB1));
 8006d16:	2218      	movs	r2, #24
 8006d18:	6879      	ldr	r1, [r7, #4]
 8006d1a:	4803      	ldr	r0, [pc, #12]	@ (8006d28 <UART_Wait_State+0x20>)
 8006d1c:	f008 f874 	bl	800ee08 <HAL_UART_Receive_DMA>
}
 8006d20:	bf00      	nop
 8006d22:	3708      	adds	r7, #8
 8006d24:	46bd      	mov	sp, r7
 8006d26:	bd80      	pop	{r7, pc}
 8006d28:	20001f74 	.word	0x20001f74

08006d2c <UART_Wait_GlobalState>:

void UART_Wait_GlobalState(void* gs)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b082      	sub	sp, #8
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8006d34:	4805      	ldr	r0, [pc, #20]	@ (8006d4c <UART_Wait_GlobalState+0x20>)
 8006d36:	f008 fd09 	bl	800f74c <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3, (uint8_t*)gs, sizeof(PacketGstate));
 8006d3a:	2238      	movs	r2, #56	@ 0x38
 8006d3c:	6879      	ldr	r1, [r7, #4]
 8006d3e:	4803      	ldr	r0, [pc, #12]	@ (8006d4c <UART_Wait_GlobalState+0x20>)
 8006d40:	f008 f862 	bl	800ee08 <HAL_UART_Receive_DMA>
}
 8006d44:	bf00      	nop
 8006d46:	3708      	adds	r7, #8
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}
 8006d4c:	20001f74 	.word	0x20001f74

08006d50 <UART_Wait_Decision>:

void UART_Wait_Decision(void* dec)
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b082      	sub	sp, #8
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8006d58:	4805      	ldr	r0, [pc, #20]	@ (8006d70 <UART_Wait_Decision+0x20>)
 8006d5a:	f008 fcf7 	bl	800f74c <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3, (uint8_t*)dec, sizeof(PacketDecision));
 8006d5e:	221c      	movs	r2, #28
 8006d60:	6879      	ldr	r1, [r7, #4]
 8006d62:	4803      	ldr	r0, [pc, #12]	@ (8006d70 <UART_Wait_Decision+0x20>)
 8006d64:	f008 f850 	bl	800ee08 <HAL_UART_Receive_DMA>
}
 8006d68:	bf00      	nop
 8006d6a:	3708      	adds	r7, #8
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bd80      	pop	{r7, pc}
 8006d70:	20001f74 	.word	0x20001f74

08006d74 <UART_Wait_Ping>:

void UART_Wait_Ping(void* ping)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b082      	sub	sp, #8
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8006d7c:	4805      	ldr	r0, [pc, #20]	@ (8006d94 <UART_Wait_Ping+0x20>)
 8006d7e:	f008 fce5 	bl	800f74c <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3, (uint8_t*)ping, sizeof(uint8_t));
 8006d82:	2201      	movs	r2, #1
 8006d84:	6879      	ldr	r1, [r7, #4]
 8006d86:	4803      	ldr	r0, [pc, #12]	@ (8006d94 <UART_Wait_Ping+0x20>)
 8006d88:	f008 f83e 	bl	800ee08 <HAL_UART_Receive_DMA>
}
 8006d8c:	bf00      	nop
 8006d8e:	3708      	adds	r7, #8
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}
 8006d94:	20001f74 	.word	0x20001f74

08006d98 <CRC_Check_State>:
/* ========================================================================== */
/* 							   CRC & VALIDATION                               */
/* ========================================================================== */

boolean_T CRC_Check_State(const void* s_packet)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b08a      	sub	sp, #40	@ 0x28
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
    /* Verifica CRC su pacchetto Board 1 ricevuto */
    const PacketStateB1* packet = (const PacketStateB1*)s_packet;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	627b      	str	r3, [r7, #36]	@ 0x24

    StateBusB1 clean_state;
    memset(&clean_state, 0, sizeof(clean_state));
 8006da4:	f107 030c 	add.w	r3, r7, #12
 8006da8:	2214      	movs	r2, #20
 8006daa:	2100      	movs	r1, #0
 8006dac:	4618      	mov	r0, r3
 8006dae:	f00d f976 	bl	801409e <memset>
    Copy_StateBusB1(&clean_state, &packet->state);
 8006db2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006db4:	f107 030c 	add.w	r3, r7, #12
 8006db8:	4611      	mov	r1, r2
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f7ff fde2 	bl	8006984 <Copy_StateBusB1>

    __HAL_CRC_DR_RESET(&hcrc);
 8006dc0:	4b0d      	ldr	r3, [pc, #52]	@ (8006df8 <CRC_Check_State+0x60>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	689a      	ldr	r2, [r3, #8]
 8006dc6:	4b0c      	ldr	r3, [pc, #48]	@ (8006df8 <CRC_Check_State+0x60>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f042 0201 	orr.w	r2, r2, #1
 8006dce:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc, (uint32_t*)&clean_state, sizeof(clean_state));
 8006dd0:	f107 030c 	add.w	r3, r7, #12
 8006dd4:	2214      	movs	r2, #20
 8006dd6:	4619      	mov	r1, r3
 8006dd8:	4807      	ldr	r0, [pc, #28]	@ (8006df8 <CRC_Check_State+0x60>)
 8006dda:	f002 febb 	bl	8009b54 <HAL_CRC_Calculate>
 8006dde:	6238      	str	r0, [r7, #32]

    return (crc_calc == packet->crc);
 8006de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006de2:	695b      	ldr	r3, [r3, #20]
 8006de4:	6a3a      	ldr	r2, [r7, #32]
 8006de6:	429a      	cmp	r2, r3
 8006de8:	bf0c      	ite	eq
 8006dea:	2301      	moveq	r3, #1
 8006dec:	2300      	movne	r3, #0
 8006dee:	b2db      	uxtb	r3, r3
}
 8006df0:	4618      	mov	r0, r3
 8006df2:	3728      	adds	r7, #40	@ 0x28
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bd80      	pop	{r7, pc}
 8006df8:	20001d30 	.word	0x20001d30

08006dfc <CRC_Check_GlobalState>:

boolean_T CRC_Check_GlobalState(const void* gs_packet)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b092      	sub	sp, #72	@ 0x48
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
    const PacketGstate* packet = (const PacketGstate*)gs_packet;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	647b      	str	r3, [r7, #68]	@ 0x44

    GSBus clean_state;
    memset(&clean_state, 0, sizeof(clean_state));
 8006e08:	f107 030c 	add.w	r3, r7, #12
 8006e0c:	2234      	movs	r2, #52	@ 0x34
 8006e0e:	2100      	movs	r1, #0
 8006e10:	4618      	mov	r0, r3
 8006e12:	f00d f944 	bl	801409e <memset>
    Copy_GSBus(&clean_state, &packet->global_state);
 8006e16:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e18:	f107 030c 	add.w	r3, r7, #12
 8006e1c:	4611      	mov	r1, r2
 8006e1e:	4618      	mov	r0, r3
 8006e20:	f7ff fe2e 	bl	8006a80 <Copy_GSBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8006e24:	4b0d      	ldr	r3, [pc, #52]	@ (8006e5c <CRC_Check_GlobalState+0x60>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	689a      	ldr	r2, [r3, #8]
 8006e2a:	4b0c      	ldr	r3, [pc, #48]	@ (8006e5c <CRC_Check_GlobalState+0x60>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f042 0201 	orr.w	r2, r2, #1
 8006e32:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc, (uint32_t*)&clean_state, sizeof(clean_state));
 8006e34:	f107 030c 	add.w	r3, r7, #12
 8006e38:	2234      	movs	r2, #52	@ 0x34
 8006e3a:	4619      	mov	r1, r3
 8006e3c:	4807      	ldr	r0, [pc, #28]	@ (8006e5c <CRC_Check_GlobalState+0x60>)
 8006e3e:	f002 fe89 	bl	8009b54 <HAL_CRC_Calculate>
 8006e42:	6438      	str	r0, [r7, #64]	@ 0x40

    return (crc_calc == packet->crc);
 8006e44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e48:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006e4a:	429a      	cmp	r2, r3
 8006e4c:	bf0c      	ite	eq
 8006e4e:	2301      	moveq	r3, #1
 8006e50:	2300      	movne	r3, #0
 8006e52:	b2db      	uxtb	r3, r3
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	3748      	adds	r7, #72	@ 0x48
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd80      	pop	{r7, pc}
 8006e5c:	20001d30 	.word	0x20001d30

08006e60 <CRC_Check_Decision>:

boolean_T CRC_Check_Decision(const void* dec_packet)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b08a      	sub	sp, #40	@ 0x28
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
    const PacketDecision* packet = (const PacketDecision*)dec_packet;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	627b      	str	r3, [r7, #36]	@ 0x24

    DecBus clean_decision;
    memset(&clean_decision, 0, sizeof(clean_decision));
 8006e6c:	f107 0308 	add.w	r3, r7, #8
 8006e70:	2218      	movs	r2, #24
 8006e72:	2100      	movs	r1, #0
 8006e74:	4618      	mov	r0, r3
 8006e76:	f00d f912 	bl	801409e <memset>
    Copy_DecBus(&clean_decision, &packet->decision);
 8006e7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e7c:	f107 0308 	add.w	r3, r7, #8
 8006e80:	4611      	mov	r1, r2
 8006e82:	4618      	mov	r0, r3
 8006e84:	f7ff fe32 	bl	8006aec <Copy_DecBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8006e88:	4b0d      	ldr	r3, [pc, #52]	@ (8006ec0 <CRC_Check_Decision+0x60>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	689a      	ldr	r2, [r3, #8]
 8006e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8006ec0 <CRC_Check_Decision+0x60>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f042 0201 	orr.w	r2, r2, #1
 8006e96:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc, (uint32_t*)&clean_decision,
 8006e98:	f107 0308 	add.w	r3, r7, #8
 8006e9c:	2218      	movs	r2, #24
 8006e9e:	4619      	mov	r1, r3
 8006ea0:	4807      	ldr	r0, [pc, #28]	@ (8006ec0 <CRC_Check_Decision+0x60>)
 8006ea2:	f002 fe57 	bl	8009b54 <HAL_CRC_Calculate>
 8006ea6:	6238      	str	r0, [r7, #32]
                          sizeof(clean_decision));

    return (crc_calc == packet->crc);
 8006ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eaa:	699b      	ldr	r3, [r3, #24]
 8006eac:	6a3a      	ldr	r2, [r7, #32]
 8006eae:	429a      	cmp	r2, r3
 8006eb0:	bf0c      	ite	eq
 8006eb2:	2301      	moveq	r3, #1
 8006eb4:	2300      	movne	r3, #0
 8006eb6:	b2db      	uxtb	r3, r3
}
 8006eb8:	4618      	mov	r0, r3
 8006eba:	3728      	adds	r7, #40	@ 0x28
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	bd80      	pop	{r7, pc}
 8006ec0:	20001d30 	.word	0x20001d30

08006ec4 <UART_Check_Ping>:

boolean_T UART_Check_Ping(uint8_t rec_ping)
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	b083      	sub	sp, #12
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	4603      	mov	r3, r0
 8006ecc:	71fb      	strb	r3, [r7, #7]
    return (rec_ping == PING);
 8006ece:	79fb      	ldrb	r3, [r7, #7]
 8006ed0:	2baa      	cmp	r3, #170	@ 0xaa
 8006ed2:	bf0c      	ite	eq
 8006ed4:	2301      	moveq	r3, #1
 8006ed6:	2300      	movne	r3, #0
 8006ed8:	b2db      	uxtb	r3, r3
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	370c      	adds	r7, #12
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee4:	4770      	bx	lr
	...

08006ee8 <IO_Set_Session>:
/* ========================================================================== */
/* 							   GPIO & SIGNALS                                 */
/* ========================================================================== */

void IO_Set_Session(void)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	af00      	add	r7, sp, #0
    /* Output: Master attiva la sessione */
    HAL_GPIO_WritePin(SESSION_GPIO_Port, SESSION_Pin, GPIO_PIN_SET);
 8006eec:	2201      	movs	r2, #1
 8006eee:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006ef2:	4802      	ldr	r0, [pc, #8]	@ (8006efc <IO_Set_Session+0x14>)
 8006ef4:	f003 fcaa 	bl	800a84c <HAL_GPIO_WritePin>
}
 8006ef8:	bf00      	nop
 8006efa:	bd80      	pop	{r7, pc}
 8006efc:	48000800 	.word	0x48000800

08006f00 <IO_Reset_Session>:

void IO_Reset_Session(void)
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SESSION_GPIO_Port, SESSION_Pin, GPIO_PIN_RESET);
 8006f04:	2200      	movs	r2, #0
 8006f06:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006f0a:	4802      	ldr	r0, [pc, #8]	@ (8006f14 <IO_Reset_Session+0x14>)
 8006f0c:	f003 fc9e 	bl	800a84c <HAL_GPIO_WritePin>
}
 8006f10:	bf00      	nop
 8006f12:	bd80      	pop	{r7, pc}
 8006f14:	48000800 	.word	0x48000800

08006f18 <IO_Set_MasterTalk>:

void IO_Set_MasterTalk(void)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	af00      	add	r7, sp, #0
    /* Output: Master richiede la linea */
    HAL_GPIO_WritePin(MTALK_GPIO_Port, MTALK_Pin, GPIO_PIN_SET);
 8006f1c:	2201      	movs	r2, #1
 8006f1e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006f22:	4802      	ldr	r0, [pc, #8]	@ (8006f2c <IO_Set_MasterTalk+0x14>)
 8006f24:	f003 fc92 	bl	800a84c <HAL_GPIO_WritePin>
}
 8006f28:	bf00      	nop
 8006f2a:	bd80      	pop	{r7, pc}
 8006f2c:	48000800 	.word	0x48000800

08006f30 <IO_Reset_MasterTalk>:

void IO_Reset_MasterTalk(void)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(MTALK_GPIO_Port, MTALK_Pin, GPIO_PIN_RESET);
 8006f34:	2200      	movs	r2, #0
 8006f36:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006f3a:	4802      	ldr	r0, [pc, #8]	@ (8006f44 <IO_Reset_MasterTalk+0x14>)
 8006f3c:	f003 fc86 	bl	800a84c <HAL_GPIO_WritePin>
}
 8006f40:	bf00      	nop
 8006f42:	bd80      	pop	{r7, pc}
 8006f44:	48000800 	.word	0x48000800

08006f48 <IO_Read_SlaveTalk>:

boolean_T IO_Read_SlaveTalk(void)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	af00      	add	r7, sp, #0
    /* Input: Legge lo stato dello Slave */
    return (HAL_GPIO_ReadPin(STALK_GPIO_Port, STALK_Pin) == GPIO_PIN_SET);
 8006f4c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006f50:	4805      	ldr	r0, [pc, #20]	@ (8006f68 <IO_Read_SlaveTalk+0x20>)
 8006f52:	f003 fc63 	bl	800a81c <HAL_GPIO_ReadPin>
 8006f56:	4603      	mov	r3, r0
 8006f58:	2b01      	cmp	r3, #1
 8006f5a:	bf0c      	ite	eq
 8006f5c:	2301      	moveq	r3, #1
 8006f5e:	2300      	movne	r3, #0
 8006f60:	b2db      	uxtb	r3, r3
}
 8006f62:	4618      	mov	r0, r3
 8006f64:	bd80      	pop	{r7, pc}
 8006f66:	bf00      	nop
 8006f68:	48000800 	.word	0x48000800

08006f6c <Time_Get_Tick>:
/* ========================================================================== */
/* 							   TIMING & OS                                    */
/* ========================================================================== */

uint32_t Time_Get_Tick(void)
{
 8006f6c:	b480      	push	{r7}
 8006f6e:	af00      	add	r7, sp, #0
    /* Restituisce il valore corrente del Timer 5 */
    return __HAL_TIM_GET_COUNTER(&htim5);
 8006f70:	4b03      	ldr	r3, [pc, #12]	@ (8006f80 <Time_Get_Tick+0x14>)
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8006f76:	4618      	mov	r0, r3
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr
 8006f80:	20001f28 	.word	0x20001f28

08006f84 <Time_Check_Elapsed_us>:

boolean_T Time_Check_Elapsed_us(uint32_T start_time_us,
                                uint32_T min_elapsed_us)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b085      	sub	sp, #20
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
 8006f8c:	6039      	str	r1, [r7, #0]
    uint32_t current_us = __HAL_TIM_GET_COUNTER(&htim5);
 8006f8e:	4b09      	ldr	r3, [pc, #36]	@ (8006fb4 <Time_Check_Elapsed_us+0x30>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f94:	60fb      	str	r3, [r7, #12]
    return ((current_us - start_time_us) >= min_elapsed_us);
 8006f96:	68fa      	ldr	r2, [r7, #12]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	1ad3      	subs	r3, r2, r3
 8006f9c:	683a      	ldr	r2, [r7, #0]
 8006f9e:	429a      	cmp	r2, r3
 8006fa0:	bf94      	ite	ls
 8006fa2:	2301      	movls	r3, #1
 8006fa4:	2300      	movhi	r3, #0
 8006fa6:	b2db      	uxtb	r3, r3
}
 8006fa8:	4618      	mov	r0, r3
 8006faa:	3714      	adds	r7, #20
 8006fac:	46bd      	mov	sp, r7
 8006fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb2:	4770      	bx	lr
 8006fb4:	20001f28 	.word	0x20001f28

08006fb8 <Time_Check_Elapsed_ms>:

boolean_T Time_Check_Elapsed_ms(uint32_T start_time,
                                uint32_T min_elapsed_time_ms)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b085      	sub	sp, #20
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
 8006fc0:	6039      	str	r1, [r7, #0]
    /* Conversione ms -> us per confronto con Timer 5 */
    uint32_t current_us = __HAL_TIM_GET_COUNTER(&htim5);
 8006fc2:	4b0c      	ldr	r3, [pc, #48]	@ (8006ff4 <Time_Check_Elapsed_ms+0x3c>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fc8:	60fb      	str	r3, [r7, #12]
    uint32_t elapsed_us = current_us - start_time;
 8006fca:	68fa      	ldr	r2, [r7, #12]
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	1ad3      	subs	r3, r2, r3
 8006fd0:	60bb      	str	r3, [r7, #8]

    return (elapsed_us >= (min_elapsed_time_ms * 1000U));
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006fd8:	fb02 f303 	mul.w	r3, r2, r3
 8006fdc:	68ba      	ldr	r2, [r7, #8]
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	bf2c      	ite	cs
 8006fe2:	2301      	movcs	r3, #1
 8006fe4:	2300      	movcc	r3, #0
 8006fe6:	b2db      	uxtb	r3, r3
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	3714      	adds	r7, #20
 8006fec:	46bd      	mov	sp, r7
 8006fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff2:	4770      	bx	lr
 8006ff4:	20001f28 	.word	0x20001f28

08006ff8 <OS_Enter_Critical>:

void OS_Enter_Critical(void)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	af00      	add	r7, sp, #0
    /* Disabilita interrupt/context switch */
    taskENTER_CRITICAL();
 8006ffc:	f00b ffde 	bl	8012fbc <vPortEnterCritical>
}
 8007000:	bf00      	nop
 8007002:	bd80      	pop	{r7, pc}

08007004 <OS_Exit_Critical>:

void OS_Exit_Critical(void)
{
 8007004:	b580      	push	{r7, lr}
 8007006:	af00      	add	r7, sp, #0
    /* Riabilita interrupt */
    taskEXIT_CRITICAL();
 8007008:	f00c f80a 	bl	8013020 <vPortExitCritical>
}
 800700c:	bf00      	nop
 800700e:	bd80      	pop	{r7, pc}

08007010 <crc8_le>:
#include "controller.h"

static inline uint8_t crc8_le(uint8_t crc, const uint8_t *data, uint16_t len){
 8007010:	b480      	push	{r7}
 8007012:	b085      	sub	sp, #20
 8007014:	af00      	add	r7, sp, #0
 8007016:	4603      	mov	r3, r0
 8007018:	6039      	str	r1, [r7, #0]
 800701a:	71fb      	strb	r3, [r7, #7]
 800701c:	4613      	mov	r3, r2
 800701e:	80bb      	strh	r3, [r7, #4]
        crc = ~crc;
 8007020:	79fb      	ldrb	r3, [r7, #7]
 8007022:	43db      	mvns	r3, r3
 8007024:	71fb      	strb	r3, [r7, #7]

        while (len > 0U) {
 8007026:	e022      	b.n	800706e <crc8_le+0x5e>
            crc ^= *data++;
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	1c5a      	adds	r2, r3, #1
 800702c:	603a      	str	r2, [r7, #0]
 800702e:	781a      	ldrb	r2, [r3, #0]
 8007030:	79fb      	ldrb	r3, [r7, #7]
 8007032:	4053      	eors	r3, r2
 8007034:	71fb      	strb	r3, [r7, #7]
            for (uint8_t i = 0; i < 8U; i++) {
 8007036:	2300      	movs	r3, #0
 8007038:	73fb      	strb	r3, [r7, #15]
 800703a:	e012      	b.n	8007062 <crc8_le+0x52>
                if ((crc & 0x01U) != 0U) {
 800703c:	79fb      	ldrb	r3, [r7, #7]
 800703e:	f003 0301 	and.w	r3, r3, #1
 8007042:	2b00      	cmp	r3, #0
 8007044:	d007      	beq.n	8007056 <crc8_le+0x46>
                    crc = (crc >> 1) ^ 0xE0;
 8007046:	79fb      	ldrb	r3, [r7, #7]
 8007048:	085b      	lsrs	r3, r3, #1
 800704a:	b2db      	uxtb	r3, r3
 800704c:	f083 031f 	eor.w	r3, r3, #31
 8007050:	43db      	mvns	r3, r3
 8007052:	71fb      	strb	r3, [r7, #7]
 8007054:	e002      	b.n	800705c <crc8_le+0x4c>
                } else {
                    crc >>= 1;
 8007056:	79fb      	ldrb	r3, [r7, #7]
 8007058:	085b      	lsrs	r3, r3, #1
 800705a:	71fb      	strb	r3, [r7, #7]
            for (uint8_t i = 0; i < 8U; i++) {
 800705c:	7bfb      	ldrb	r3, [r7, #15]
 800705e:	3301      	adds	r3, #1
 8007060:	73fb      	strb	r3, [r7, #15]
 8007062:	7bfb      	ldrb	r3, [r7, #15]
 8007064:	2b07      	cmp	r3, #7
 8007066:	d9e9      	bls.n	800703c <crc8_le+0x2c>
                }
            }
            len--;
 8007068:	88bb      	ldrh	r3, [r7, #4]
 800706a:	3b01      	subs	r3, #1
 800706c:	80bb      	strh	r3, [r7, #4]
        while (len > 0U) {
 800706e:	88bb      	ldrh	r3, [r7, #4]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d1d9      	bne.n	8007028 <crc8_le+0x18>
        }

        return ~crc;
 8007074:	79fb      	ldrb	r3, [r7, #7]
 8007076:	43db      	mvns	r3, r3
 8007078:	b2db      	uxtb	r3, r3
}
 800707a:	4618      	mov	r0, r3
 800707c:	3714      	adds	r7, #20
 800707e:	46bd      	mov	sp, r7
 8007080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007084:	4770      	bx	lr

08007086 <telecontrol_init>:

/* ===================== INIT ===================== */

ControllerStatus_t telecontrol_init(Controller_t *telecontrol, I2C_HandleTypeDef* i2c, uint16_t address)
{
 8007086:	b4b0      	push	{r4, r5, r7}
 8007088:	b087      	sub	sp, #28
 800708a:	af00      	add	r7, sp, #0
 800708c:	60f8      	str	r0, [r7, #12]
 800708e:	60b9      	str	r1, [r7, #8]
 8007090:	4613      	mov	r3, r2
 8007092:	80fb      	strh	r3, [r7, #6]
    ControllerStatus_t status = CONTROLLER_ERR;
 8007094:	2301      	movs	r3, #1
 8007096:	75fb      	strb	r3, [r7, #23]

    if ((telecontrol != NULL) && (i2c != NULL))
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d049      	beq.n	8007132 <telecontrol_init+0xac>
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d046      	beq.n	8007132 <telecontrol_init+0xac>
    {
        telecontrol->i2c = i2c;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	68ba      	ldr	r2, [r7, #8]
 80070a8:	601a      	str	r2, [r3, #0]
        telecontrol->address = address;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	88fa      	ldrh	r2, [r7, #6]
 80070ae:	809a      	strh	r2, [r3, #4]

        telecontrol->controller_information.alive = 0U;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	2200      	movs	r2, #0
 80070b4:	719a      	strb	r2, [r3, #6]
        telecontrol->controller_information.controller_percentage = 0U;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	2200      	movs	r2, #0
 80070ba:	71da      	strb	r2, [r3, #7]
        telecontrol->controller_information.crc_value = 0U;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2200      	movs	r2, #0
 80070c0:	759a      	strb	r2, [r3, #22]

        telecontrol->controller_information.controller_data.a_btn = 0U;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	2200      	movs	r2, #0
 80070c6:	731a      	strb	r2, [r3, #12]
        telecontrol->controller_information.controller_data.ax = CONTROLLERZERO;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	22ff      	movs	r2, #255	@ 0xff
 80070cc:	811a      	strh	r2, [r3, #8]
        telecontrol->controller_information.controller_data.ay = CONTROLLERZERO;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	22ff      	movs	r2, #255	@ 0xff
 80070d2:	815a      	strh	r2, [r3, #10]

        telecontrol->controller_information.controller_data.b_btn = 0U;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2200      	movs	r2, #0
 80070d8:	745a      	strb	r2, [r3, #17]
        telecontrol->controller_information.controller_data.bx = CONTROLLERZERO;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	f04f 32ff 	mov.w	r2, #4294967295
 80070e0:	735a      	strb	r2, [r3, #13]
 80070e2:	2200      	movs	r2, #0
 80070e4:	739a      	strb	r2, [r3, #14]
        telecontrol->controller_information.controller_data.by = CONTROLLERZERO;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	f04f 32ff 	mov.w	r2, #4294967295
 80070ec:	73da      	strb	r2, [r3, #15]
 80070ee:	2200      	movs	r2, #0
 80070f0:	741a      	strb	r2, [r3, #16]

        telecontrol->controller_information.controller_data.btn1 = 0U;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	2200      	movs	r2, #0
 80070f6:	749a      	strb	r2, [r3, #18]
        telecontrol->controller_information.controller_data.btn2 = 0U;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	2200      	movs	r2, #0
 80070fc:	74da      	strb	r2, [r3, #19]
        telecontrol->controller_information.controller_data.btn3 = 0U;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2200      	movs	r2, #0
 8007102:	751a      	strb	r2, [r3, #20]
        telecontrol->controller_information.controller_data.btn4 = 0U;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	2200      	movs	r2, #0
 8007108:	755a      	strb	r2, [r3, #21]

        telecontrol->crc_error_count = 0U;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2200      	movs	r2, #0
 800710e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        telecontrol->last_valid_information = telecontrol->controller_information;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	68fa      	ldr	r2, [r7, #12]
 8007116:	3317      	adds	r3, #23
 8007118:	3206      	adds	r2, #6
 800711a:	6815      	ldr	r5, [r2, #0]
 800711c:	6854      	ldr	r4, [r2, #4]
 800711e:	6890      	ldr	r0, [r2, #8]
 8007120:	68d1      	ldr	r1, [r2, #12]
 8007122:	601d      	str	r5, [r3, #0]
 8007124:	605c      	str	r4, [r3, #4]
 8007126:	6098      	str	r0, [r3, #8]
 8007128:	60d9      	str	r1, [r3, #12]
 800712a:	7c12      	ldrb	r2, [r2, #16]
 800712c:	741a      	strb	r2, [r3, #16]

        status = CONTROLLER_OK;
 800712e:	2300      	movs	r3, #0
 8007130:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 8007132:	7dfb      	ldrb	r3, [r7, #23]
}
 8007134:	4618      	mov	r0, r3
 8007136:	371c      	adds	r7, #28
 8007138:	46bd      	mov	sp, r7
 800713a:	bcb0      	pop	{r4, r5, r7}
 800713c:	4770      	bx	lr

0800713e <telecontrol_read>:
/* ===================== READ ===================== */

ControllerStatus_t telecontrol_read(Controller_t *telecontrol)
{
 800713e:	b580      	push	{r7, lr}
 8007140:	b086      	sub	sp, #24
 8007142:	af02      	add	r7, sp, #8
 8007144:	6078      	str	r0, [r7, #4]
    ControllerStatus_t status = CONTROLLER_ERR;
 8007146:	2301      	movs	r3, #1
 8007148:	73fb      	strb	r3, [r7, #15]

    if ((telecontrol != NULL) && (telecontrol->i2c != NULL))
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d040      	beq.n	80071d2 <telecontrol_read+0x94>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d03c      	beq.n	80071d2 <telecontrol_read+0x94>
    {
        HAL_StatusTypeDef hal_status = HAL_I2C_Master_Receive(
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6818      	ldr	r0, [r3, #0]
            telecontrol->i2c,
            (uint16_t)(telecontrol->address << 1U),
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	889b      	ldrh	r3, [r3, #4]
        HAL_StatusTypeDef hal_status = HAL_I2C_Master_Receive(
 8007160:	005b      	lsls	r3, r3, #1
 8007162:	b299      	uxth	r1, r3
            (uint8_t *)&telecontrol->controller_information,
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	1d9a      	adds	r2, r3, #6
        HAL_StatusTypeDef hal_status = HAL_I2C_Master_Receive(
 8007168:	2314      	movs	r3, #20
 800716a:	9300      	str	r3, [sp, #0]
 800716c:	2311      	movs	r3, #17
 800716e:	f003 fd39 	bl	800abe4 <HAL_I2C_Master_Receive>
 8007172:	4603      	mov	r3, r0
 8007174:	73bb      	strb	r3, [r7, #14]
            (uint16_t)sizeof(controller_information_t),
            20U
        );

        if (hal_status == HAL_OK)
 8007176:	7bbb      	ldrb	r3, [r7, #14]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d128      	bne.n	80071ce <telecontrol_read+0x90>
        {
            uint8_t crc = 0U;
 800717c:	2300      	movs	r3, #0
 800717e:	737b      	strb	r3, [r7, #13]

            crc = crc8_le(
                crc,
                (uint8_t *)&telecontrol->controller_information.controller_data,
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	f103 0108 	add.w	r1, r3, #8
            crc = crc8_le(
 8007186:	7b7b      	ldrb	r3, [r7, #13]
 8007188:	220e      	movs	r2, #14
 800718a:	4618      	mov	r0, r3
 800718c:	f7ff ff40 	bl	8007010 <crc8_le>
 8007190:	4603      	mov	r3, r0
 8007192:	737b      	strb	r3, [r7, #13]
                (size_t)sizeof(controller_data_t)
            );

            crc = crc8_le(
                crc,
                &telecontrol->controller_information.controller_percentage,
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	1dd9      	adds	r1, r3, #7
            crc = crc8_le(
 8007198:	7b7b      	ldrb	r3, [r7, #13]
 800719a:	2201      	movs	r2, #1
 800719c:	4618      	mov	r0, r3
 800719e:	f7ff ff37 	bl	8007010 <crc8_le>
 80071a2:	4603      	mov	r3, r0
 80071a4:	737b      	strb	r3, [r7, #13]
                (size_t)sizeof(uint8_t)
            );

            crc = crc8_le(
                crc,
                &telecontrol->controller_information.alive,
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	1d99      	adds	r1, r3, #6
            crc = crc8_le(
 80071aa:	7b7b      	ldrb	r3, [r7, #13]
 80071ac:	2201      	movs	r2, #1
 80071ae:	4618      	mov	r0, r3
 80071b0:	f7ff ff2e 	bl	8007010 <crc8_le>
 80071b4:	4603      	mov	r3, r0
 80071b6:	737b      	strb	r3, [r7, #13]
                (size_t)sizeof(uint8_t)
            );

            if (crc == telecontrol->controller_information.crc_value)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	7d9b      	ldrb	r3, [r3, #22]
 80071bc:	7b7a      	ldrb	r2, [r7, #13]
 80071be:	429a      	cmp	r2, r3
 80071c0:	d102      	bne.n	80071c8 <telecontrol_read+0x8a>
            {
                status = CONTROLLER_OK;
 80071c2:	2300      	movs	r3, #0
 80071c4:	73fb      	strb	r3, [r7, #15]
 80071c6:	e004      	b.n	80071d2 <telecontrol_read+0x94>
            }
            else
            {
                status = CONTROLLER_ERR_CRC;
 80071c8:	2303      	movs	r3, #3
 80071ca:	73fb      	strb	r3, [r7, #15]
 80071cc:	e001      	b.n	80071d2 <telecontrol_read+0x94>
            }
        }
        else
        {
            status = CONTROLLER_ERR_COMM;
 80071ce:	2302      	movs	r3, #2
 80071d0:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 80071d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80071d4:	4618      	mov	r0, r3
 80071d6:	3710      	adds	r7, #16
 80071d8:	46bd      	mov	sp, r7
 80071da:	bd80      	pop	{r7, pc}

080071dc <telecontrol_send_telemetry>:

/* ===================== TELEMETRY TX ===================== */

ControllerStatus_t telecontrol_send_telemetry(Controller_t *telecontrol, Telemetry_t *telemetry)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b086      	sub	sp, #24
 80071e0:	af02      	add	r7, sp, #8
 80071e2:	6078      	str	r0, [r7, #4]
 80071e4:	6039      	str	r1, [r7, #0]
    ControllerStatus_t status = CONTROLLER_ERR;
 80071e6:	2301      	movs	r3, #1
 80071e8:	73fb      	strb	r3, [r7, #15]

    if ((telecontrol != NULL) && (telecontrol->i2c != NULL) && (telemetry != NULL))
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d019      	beq.n	8007224 <telecontrol_send_telemetry+0x48>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d015      	beq.n	8007224 <telecontrol_send_telemetry+0x48>
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d012      	beq.n	8007224 <telecontrol_send_telemetry+0x48>
    {
        HAL_StatusTypeDef hal_status = HAL_I2C_Master_Transmit(
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6818      	ldr	r0, [r3, #0]
 8007202:	2364      	movs	r3, #100	@ 0x64
 8007204:	9300      	str	r3, [sp, #0]
 8007206:	2318      	movs	r3, #24
 8007208:	683a      	ldr	r2, [r7, #0]
 800720a:	21aa      	movs	r1, #170	@ 0xaa
 800720c:	f003 fbd2 	bl	800a9b4 <HAL_I2C_Master_Transmit>
 8007210:	4603      	mov	r3, r0
 8007212:	73bb      	strb	r3, [r7, #14]
            (uint8_t *)telemetry,
            (uint16_t)sizeof(Telemetry_t),
            100U
        );

        if (hal_status == HAL_OK)
 8007214:	7bbb      	ldrb	r3, [r7, #14]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d102      	bne.n	8007220 <telecontrol_send_telemetry+0x44>
        {
            status = CONTROLLER_OK;
 800721a:	2300      	movs	r3, #0
 800721c:	73fb      	strb	r3, [r7, #15]
 800721e:	e001      	b.n	8007224 <telecontrol_send_telemetry+0x48>
        }
        else
        {
            status = CONTROLLER_ERR_COMM;
 8007220:	2302      	movs	r3, #2
 8007222:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 8007224:	7bfb      	ldrb	r3, [r7, #15]
}
 8007226:	4618      	mov	r0, r3
 8007228:	3710      	adds	r7, #16
 800722a:	46bd      	mov	sp, r7
 800722c:	bd80      	pop	{r7, pc}

0800722e <telemetry_init>:

/* ===================== TELEMETRY ===================== */

ControllerStatus_t telemetry_init(Telemetry_t *telemetry)
{
 800722e:	b480      	push	{r7}
 8007230:	b085      	sub	sp, #20
 8007232:	af00      	add	r7, sp, #0
 8007234:	6078      	str	r0, [r7, #4]
    ControllerStatus_t status = CONTROLLER_ERR;
 8007236:	2301      	movs	r3, #1
 8007238:	73fb      	strb	r3, [r7, #15]

    if (telemetry != NULL)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d03f      	beq.n	80072c0 <telemetry_init+0x92>
    {
        telemetry->rpm_FL = 0U;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2200      	movs	r2, #0
 8007244:	719a      	strb	r2, [r3, #6]
 8007246:	2200      	movs	r2, #0
 8007248:	71da      	strb	r2, [r3, #7]
        telemetry->rpm_FR = 0U;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2200      	movs	r2, #0
 800724e:	721a      	strb	r2, [r3, #8]
 8007250:	2200      	movs	r2, #0
 8007252:	725a      	strb	r2, [r3, #9]
        telemetry->rpm_RL = 0U;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2200      	movs	r2, #0
 8007258:	729a      	strb	r2, [r3, #10]
 800725a:	2200      	movs	r2, #0
 800725c:	72da      	strb	r2, [r3, #11]
        telemetry->rpm_RR = 0U;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2200      	movs	r2, #0
 8007262:	731a      	strb	r2, [r3, #12]
 8007264:	2200      	movs	r2, #0
 8007266:	735a      	strb	r2, [r3, #13]

        telemetry->battery_percent = 0U;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2200      	movs	r2, #0
 800726c:	73da      	strb	r2, [r3, #15]
        telemetry->temperature = 0;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2200      	movs	r2, #0
 8007272:	741a      	strb	r2, [r3, #16]

        telemetry->sonar_l = 0U;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2200      	movs	r2, #0
 8007278:	701a      	strb	r2, [r3, #0]
 800727a:	2200      	movs	r2, #0
 800727c:	705a      	strb	r2, [r3, #1]
        telemetry->sonar_c = 0U;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2200      	movs	r2, #0
 8007282:	709a      	strb	r2, [r3, #2]
 8007284:	2200      	movs	r2, #0
 8007286:	70da      	strb	r2, [r3, #3]
        telemetry->sonar_r = 0U;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2200      	movs	r2, #0
 800728c:	711a      	strb	r2, [r3, #4]
 800728e:	2200      	movs	r2, #0
 8007290:	715a      	strb	r2, [r3, #5]

        telemetry->backward_mode = BW_NORMAL;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2200      	movs	r2, #0
 8007296:	745a      	strb	r2, [r3, #17]
        telemetry->operating_mode = OM_NORMAL;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2200      	movs	r2, #0
 800729c:	749a      	strb	r2, [r3, #18]
        telemetry->light_mode = LIGHT_OFF;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2200      	movs	r2, #0
 80072a2:	74da      	strb	r2, [r3, #19]
        telemetry->driving_mode = DEFAULT;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2200      	movs	r2, #0
 80072a8:	751a      	strb	r2, [r3, #20]
        telemetry->obstacle_mode = COMPLETE;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2200      	movs	r2, #0
 80072ae:	755a      	strb	r2, [r3, #21]
        telemetry->gyro_status = GYRO_STATUS_READY;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2201      	movs	r2, #1
 80072b4:	759a      	strb	r2, [r3, #22]
        telemetry->traction_status = T_HEALTHY;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2201      	movs	r2, #1
 80072ba:	75da      	strb	r2, [r3, #23]

        status = CONTROLLER_OK;
 80072bc:	2300      	movs	r3, #0
 80072be:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 80072c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	3714      	adds	r7, #20
 80072c6:	46bd      	mov	sp, r7
 80072c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072cc:	4770      	bx	lr

080072ce <telemetry_set_light_mode>:

ControllerStatus_t telemetry_set_light_mode(Telemetry_t *telemetry, LightOperatingMode mode)
{
 80072ce:	b480      	push	{r7}
 80072d0:	b085      	sub	sp, #20
 80072d2:	af00      	add	r7, sp, #0
 80072d4:	6078      	str	r0, [r7, #4]
 80072d6:	460b      	mov	r3, r1
 80072d8:	70fb      	strb	r3, [r7, #3]
    ControllerStatus_t status = CONTROLLER_ERR;
 80072da:	2301      	movs	r3, #1
 80072dc:	73fb      	strb	r3, [r7, #15]

    if (telemetry != NULL)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d004      	beq.n	80072ee <telemetry_set_light_mode+0x20>
    {
        telemetry->light_mode = mode;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	78fa      	ldrb	r2, [r7, #3]
 80072e8:	74da      	strb	r2, [r3, #19]
        status = CONTROLLER_OK;
 80072ea:	2300      	movs	r3, #0
 80072ec:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 80072ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	3714      	adds	r7, #20
 80072f4:	46bd      	mov	sp, r7
 80072f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fa:	4770      	bx	lr

080072fc <telemetry_set_operating_mode>:

ControllerStatus_t telemetry_set_operating_mode(Telemetry_t *telemetry, OperatingMode mode)
{
 80072fc:	b480      	push	{r7}
 80072fe:	b085      	sub	sp, #20
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
 8007304:	460b      	mov	r3, r1
 8007306:	70fb      	strb	r3, [r7, #3]
    ControllerStatus_t status = CONTROLLER_ERR;
 8007308:	2301      	movs	r3, #1
 800730a:	73fb      	strb	r3, [r7, #15]

    if (telemetry != NULL)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d004      	beq.n	800731c <telemetry_set_operating_mode+0x20>
    {
        telemetry->operating_mode = mode;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	78fa      	ldrb	r2, [r7, #3]
 8007316:	749a      	strb	r2, [r3, #18]
        status = CONTROLLER_OK;
 8007318:	2300      	movs	r3, #0
 800731a:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800731c:	7bfb      	ldrb	r3, [r7, #15]
}
 800731e:	4618      	mov	r0, r3
 8007320:	3714      	adds	r7, #20
 8007322:	46bd      	mov	sp, r7
 8007324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007328:	4770      	bx	lr

0800732a <telemetry_set_backward_mode>:

ControllerStatus_t telemetry_set_backward_mode(Telemetry_t *telemetry, BackwardMode mode)
{
 800732a:	b480      	push	{r7}
 800732c:	b085      	sub	sp, #20
 800732e:	af00      	add	r7, sp, #0
 8007330:	6078      	str	r0, [r7, #4]
 8007332:	460b      	mov	r3, r1
 8007334:	70fb      	strb	r3, [r7, #3]
    ControllerStatus_t status = CONTROLLER_ERR;
 8007336:	2301      	movs	r3, #1
 8007338:	73fb      	strb	r3, [r7, #15]

    if (telemetry != NULL)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d004      	beq.n	800734a <telemetry_set_backward_mode+0x20>
    {
        telemetry->backward_mode = mode;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	78fa      	ldrb	r2, [r7, #3]
 8007344:	745a      	strb	r2, [r3, #17]
        status = CONTROLLER_OK;
 8007346:	2300      	movs	r3, #0
 8007348:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800734a:	7bfb      	ldrb	r3, [r7, #15]
}
 800734c:	4618      	mov	r0, r3
 800734e:	3714      	adds	r7, #20
 8007350:	46bd      	mov	sp, r7
 8007352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007356:	4770      	bx	lr

08007358 <telemetry_set_driving_mode>:

ControllerStatus_t telemetry_set_driving_mode(Telemetry_t *telemetry, DrivingMode mode)
{
 8007358:	b480      	push	{r7}
 800735a:	b085      	sub	sp, #20
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
 8007360:	460b      	mov	r3, r1
 8007362:	70fb      	strb	r3, [r7, #3]
    ControllerStatus_t status = CONTROLLER_ERR;
 8007364:	2301      	movs	r3, #1
 8007366:	73fb      	strb	r3, [r7, #15]

    if (telemetry != NULL)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d004      	beq.n	8007378 <telemetry_set_driving_mode+0x20>
    {
        telemetry->driving_mode = mode;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	78fa      	ldrb	r2, [r7, #3]
 8007372:	751a      	strb	r2, [r3, #20]
        status = CONTROLLER_OK;
 8007374:	2300      	movs	r3, #0
 8007376:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8007378:	7bfb      	ldrb	r3, [r7, #15]
}
 800737a:	4618      	mov	r0, r3
 800737c:	3714      	adds	r7, #20
 800737e:	46bd      	mov	sp, r7
 8007380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007384:	4770      	bx	lr

08007386 <telemetry_set_obstacle_avoidance_mode>:

ControllerStatus_t telemetry_set_obstacle_avoidance_mode(Telemetry_t *telemetry, ObstacleAvoidanceMode mode)
{
 8007386:	b480      	push	{r7}
 8007388:	b085      	sub	sp, #20
 800738a:	af00      	add	r7, sp, #0
 800738c:	6078      	str	r0, [r7, #4]
 800738e:	460b      	mov	r3, r1
 8007390:	70fb      	strb	r3, [r7, #3]
    ControllerStatus_t status = CONTROLLER_ERR;
 8007392:	2301      	movs	r3, #1
 8007394:	73fb      	strb	r3, [r7, #15]

    if (telemetry != NULL)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d004      	beq.n	80073a6 <telemetry_set_obstacle_avoidance_mode+0x20>
    {
        telemetry->obstacle_mode = mode;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	78fa      	ldrb	r2, [r7, #3]
 80073a0:	755a      	strb	r2, [r3, #21]
        status = CONTROLLER_OK;
 80073a2:	2300      	movs	r3, #0
 80073a4:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 80073a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80073a8:	4618      	mov	r0, r3
 80073aa:	3714      	adds	r7, #20
 80073ac:	46bd      	mov	sp, r7
 80073ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b2:	4770      	bx	lr

080073b4 <telemetry_set_battery>:

ControllerStatus_t telemetry_set_battery(Telemetry_t *telemetry, uint8_t percent)
{
 80073b4:	b480      	push	{r7}
 80073b6:	b085      	sub	sp, #20
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
 80073bc:	460b      	mov	r3, r1
 80073be:	70fb      	strb	r3, [r7, #3]
    ControllerStatus_t status = CONTROLLER_ERR;
 80073c0:	2301      	movs	r3, #1
 80073c2:	73fb      	strb	r3, [r7, #15]

    if (telemetry != NULL)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d004      	beq.n	80073d4 <telemetry_set_battery+0x20>
    {
        telemetry->battery_percent = percent;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	78fa      	ldrb	r2, [r7, #3]
 80073ce:	73da      	strb	r2, [r3, #15]
        status = CONTROLLER_OK;
 80073d0:	2300      	movs	r3, #0
 80073d2:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 80073d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80073d6:	4618      	mov	r0, r3
 80073d8:	3714      	adds	r7, #20
 80073da:	46bd      	mov	sp, r7
 80073dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e0:	4770      	bx	lr

080073e2 <telemetry_set_temperature>:

ControllerStatus_t telemetry_set_temperature(Telemetry_t *telemetry, int8_t temp)
{
 80073e2:	b480      	push	{r7}
 80073e4:	b085      	sub	sp, #20
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	6078      	str	r0, [r7, #4]
 80073ea:	460b      	mov	r3, r1
 80073ec:	70fb      	strb	r3, [r7, #3]
    ControllerStatus_t status = CONTROLLER_ERR;
 80073ee:	2301      	movs	r3, #1
 80073f0:	73fb      	strb	r3, [r7, #15]

    if (telemetry != NULL)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d004      	beq.n	8007402 <telemetry_set_temperature+0x20>
    {
        telemetry->temperature = temp;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	78fa      	ldrb	r2, [r7, #3]
 80073fc:	741a      	strb	r2, [r3, #16]
        status = CONTROLLER_OK;
 80073fe:	2300      	movs	r3, #0
 8007400:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8007402:	7bfb      	ldrb	r3, [r7, #15]
}
 8007404:	4618      	mov	r0, r3
 8007406:	3714      	adds	r7, #20
 8007408:	46bd      	mov	sp, r7
 800740a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740e:	4770      	bx	lr

08007410 <telemetry_set_rpm>:

ControllerStatus_t telemetry_set_rpm(Telemetry_t *telemetry, int16_t fL, int16_t fR, int16_t rL, int16_t rR)
{
 8007410:	b480      	push	{r7}
 8007412:	b087      	sub	sp, #28
 8007414:	af00      	add	r7, sp, #0
 8007416:	60f8      	str	r0, [r7, #12]
 8007418:	4608      	mov	r0, r1
 800741a:	4611      	mov	r1, r2
 800741c:	461a      	mov	r2, r3
 800741e:	4603      	mov	r3, r0
 8007420:	817b      	strh	r3, [r7, #10]
 8007422:	460b      	mov	r3, r1
 8007424:	813b      	strh	r3, [r7, #8]
 8007426:	4613      	mov	r3, r2
 8007428:	80fb      	strh	r3, [r7, #6]
    ControllerStatus_t status = CONTROLLER_ERR;
 800742a:	2301      	movs	r3, #1
 800742c:	75fb      	strb	r3, [r7, #23]

    if (telemetry != NULL)
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d00d      	beq.n	8007450 <telemetry_set_rpm+0x40>
    {
        telemetry->rpm_FL = fL;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	897a      	ldrh	r2, [r7, #10]
 8007438:	80da      	strh	r2, [r3, #6]
        telemetry->rpm_FR = fR;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	893a      	ldrh	r2, [r7, #8]
 800743e:	811a      	strh	r2, [r3, #8]
        telemetry->rpm_RL = rL;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	88fa      	ldrh	r2, [r7, #6]
 8007444:	815a      	strh	r2, [r3, #10]
        telemetry->rpm_RR = rR;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	8c3a      	ldrh	r2, [r7, #32]
 800744a:	819a      	strh	r2, [r3, #12]

        status = CONTROLLER_OK;
 800744c:	2300      	movs	r3, #0
 800744e:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 8007450:	7dfb      	ldrb	r3, [r7, #23]
}
 8007452:	4618      	mov	r0, r3
 8007454:	371c      	adds	r7, #28
 8007456:	46bd      	mov	sp, r7
 8007458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745c:	4770      	bx	lr

0800745e <telemetry_set_max_velocity>:

ControllerStatus_t telemetry_set_max_velocity(Telemetry_t *telemetry, uint8_t max_vel)
{
 800745e:	b480      	push	{r7}
 8007460:	b085      	sub	sp, #20
 8007462:	af00      	add	r7, sp, #0
 8007464:	6078      	str	r0, [r7, #4]
 8007466:	460b      	mov	r3, r1
 8007468:	70fb      	strb	r3, [r7, #3]
    ControllerStatus_t status = CONTROLLER_ERR;
 800746a:	2301      	movs	r3, #1
 800746c:	73fb      	strb	r3, [r7, #15]

    if (telemetry != NULL)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d004      	beq.n	800747e <telemetry_set_max_velocity+0x20>
    {
        telemetry->max_velocity = max_vel;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	78fa      	ldrb	r2, [r7, #3]
 8007478:	739a      	strb	r2, [r3, #14]
        status = CONTROLLER_OK;
 800747a:	2300      	movs	r3, #0
 800747c:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800747e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007480:	4618      	mov	r0, r3
 8007482:	3714      	adds	r7, #20
 8007484:	46bd      	mov	sp, r7
 8007486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748a:	4770      	bx	lr

0800748c <telemetry_set_sonars>:

ControllerStatus_t telemetry_set_sonars(Telemetry_t *telemetry, uint16_t left, uint16_t center, uint16_t right)
{
 800748c:	b480      	push	{r7}
 800748e:	b087      	sub	sp, #28
 8007490:	af00      	add	r7, sp, #0
 8007492:	60f8      	str	r0, [r7, #12]
 8007494:	4608      	mov	r0, r1
 8007496:	4611      	mov	r1, r2
 8007498:	461a      	mov	r2, r3
 800749a:	4603      	mov	r3, r0
 800749c:	817b      	strh	r3, [r7, #10]
 800749e:	460b      	mov	r3, r1
 80074a0:	813b      	strh	r3, [r7, #8]
 80074a2:	4613      	mov	r3, r2
 80074a4:	80fb      	strh	r3, [r7, #6]
    ControllerStatus_t status = CONTROLLER_ERR;
 80074a6:	2301      	movs	r3, #1
 80074a8:	75fb      	strb	r3, [r7, #23]

    if (telemetry != NULL)
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d00a      	beq.n	80074c6 <telemetry_set_sonars+0x3a>
    {
        telemetry->sonar_l = left;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	897a      	ldrh	r2, [r7, #10]
 80074b4:	801a      	strh	r2, [r3, #0]
        telemetry->sonar_c = center;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	893a      	ldrh	r2, [r7, #8]
 80074ba:	805a      	strh	r2, [r3, #2]
        telemetry->sonar_r = right;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	88fa      	ldrh	r2, [r7, #6]
 80074c0:	809a      	strh	r2, [r3, #4]

        status = CONTROLLER_OK;
 80074c2:	2300      	movs	r3, #0
 80074c4:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 80074c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	371c      	adds	r7, #28
 80074cc:	46bd      	mov	sp, r7
 80074ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d2:	4770      	bx	lr

080074d4 <telemetry_set_gyro_status>:

ControllerStatus_t telemetry_set_gyro_status(Telemetry_t *telemetry, GyroAvailability gyro_status)
{
 80074d4:	b480      	push	{r7}
 80074d6:	b085      	sub	sp, #20
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
 80074dc:	460b      	mov	r3, r1
 80074de:	70fb      	strb	r3, [r7, #3]
    ControllerStatus_t status = CONTROLLER_ERR;
 80074e0:	2301      	movs	r3, #1
 80074e2:	73fb      	strb	r3, [r7, #15]

    if (telemetry != NULL)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d004      	beq.n	80074f4 <telemetry_set_gyro_status+0x20>
    {
        telemetry->gyro_status = gyro_status;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	78fa      	ldrb	r2, [r7, #3]
 80074ee:	759a      	strb	r2, [r3, #22]

        status = CONTROLLER_OK;
 80074f0:	2300      	movs	r3, #0
 80074f2:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 80074f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80074f6:	4618      	mov	r0, r3
 80074f8:	3714      	adds	r7, #20
 80074fa:	46bd      	mov	sp, r7
 80074fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007500:	4770      	bx	lr

08007502 <telemetry_set_traction_health>:

ControllerStatus_t telemetry_set_traction_health(Telemetry_t *telemetry, Traction_Health traction_status)
{
 8007502:	b480      	push	{r7}
 8007504:	b085      	sub	sp, #20
 8007506:	af00      	add	r7, sp, #0
 8007508:	6078      	str	r0, [r7, #4]
 800750a:	460b      	mov	r3, r1
 800750c:	70fb      	strb	r3, [r7, #3]
    ControllerStatus_t status = CONTROLLER_ERR;
 800750e:	2301      	movs	r3, #1
 8007510:	73fb      	strb	r3, [r7, #15]

    if (telemetry != NULL)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d004      	beq.n	8007522 <telemetry_set_traction_health+0x20>
    {
        telemetry->traction_status = traction_status;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	78fa      	ldrb	r2, [r7, #3]
 800751c:	75da      	strb	r2, [r3, #23]

        status = CONTROLLER_OK;
 800751e:	2300      	movs	r3, #0
 8007520:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8007522:	7bfb      	ldrb	r3, [r7, #15]
}
 8007524:	4618      	mov	r0, r3
 8007526:	3714      	adds	r7, #20
 8007528:	46bd      	mov	sp, r7
 800752a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752e:	4770      	bx	lr

08007530 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8007530:	b580      	push	{r7, lr}
 8007532:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8007534:	4b0d      	ldr	r3, [pc, #52]	@ (800756c <MX_CRC_Init+0x3c>)
 8007536:	4a0e      	ldr	r2, [pc, #56]	@ (8007570 <MX_CRC_Init+0x40>)
 8007538:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800753a:	4b0c      	ldr	r3, [pc, #48]	@ (800756c <MX_CRC_Init+0x3c>)
 800753c:	2200      	movs	r2, #0
 800753e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8007540:	4b0a      	ldr	r3, [pc, #40]	@ (800756c <MX_CRC_Init+0x3c>)
 8007542:	2200      	movs	r2, #0
 8007544:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8007546:	4b09      	ldr	r3, [pc, #36]	@ (800756c <MX_CRC_Init+0x3c>)
 8007548:	2200      	movs	r2, #0
 800754a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800754c:	4b07      	ldr	r3, [pc, #28]	@ (800756c <MX_CRC_Init+0x3c>)
 800754e:	2200      	movs	r2, #0
 8007550:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8007552:	4b06      	ldr	r3, [pc, #24]	@ (800756c <MX_CRC_Init+0x3c>)
 8007554:	2201      	movs	r2, #1
 8007556:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8007558:	4804      	ldr	r0, [pc, #16]	@ (800756c <MX_CRC_Init+0x3c>)
 800755a:	f002 fa97 	bl	8009a8c <HAL_CRC_Init>
 800755e:	4603      	mov	r3, r0
 8007560:	2b00      	cmp	r3, #0
 8007562:	d001      	beq.n	8007568 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8007564:	f000 fef4 	bl	8008350 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8007568:	bf00      	nop
 800756a:	bd80      	pop	{r7, pc}
 800756c:	20001d30 	.word	0x20001d30
 8007570:	40023000 	.word	0x40023000

08007574 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8007574:	b480      	push	{r7}
 8007576:	b085      	sub	sp, #20
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	4a0a      	ldr	r2, [pc, #40]	@ (80075ac <HAL_CRC_MspInit+0x38>)
 8007582:	4293      	cmp	r3, r2
 8007584:	d10b      	bne.n	800759e <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8007586:	4b0a      	ldr	r3, [pc, #40]	@ (80075b0 <HAL_CRC_MspInit+0x3c>)
 8007588:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800758a:	4a09      	ldr	r2, [pc, #36]	@ (80075b0 <HAL_CRC_MspInit+0x3c>)
 800758c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007590:	6493      	str	r3, [r2, #72]	@ 0x48
 8007592:	4b07      	ldr	r3, [pc, #28]	@ (80075b0 <HAL_CRC_MspInit+0x3c>)
 8007594:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007596:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800759a:	60fb      	str	r3, [r7, #12]
 800759c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 800759e:	bf00      	nop
 80075a0:	3714      	adds	r7, #20
 80075a2:	46bd      	mov	sp, r7
 80075a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a8:	4770      	bx	lr
 80075aa:	bf00      	nop
 80075ac:	40023000 	.word	0x40023000
 80075b0:	40021000 	.word	0x40021000

080075b4 <DWD_Init>:
#include "deadline_watchdog.h"
#include "FreeRTOS.h"
#include "task.h"

void DWD_Init(Deadline_Watchdog_t *hwd, TIM_HandleTypeDef *htim, uint32_t target_mask, DWD_Callback_t callback)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b084      	sub	sp, #16
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	60f8      	str	r0, [r7, #12]
 80075bc:	60b9      	str	r1, [r7, #8]
 80075be:	607a      	str	r2, [r7, #4]
 80075c0:	603b      	str	r3, [r7, #0]
    hwd->htim = htim;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	68ba      	ldr	r2, [r7, #8]
 80075c6:	601a      	str	r2, [r3, #0]
    hwd->target_mask = target_mask;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	687a      	ldr	r2, [r7, #4]
 80075cc:	605a      	str	r2, [r3, #4]
    hwd->on_deadline_cb = callback;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	683a      	ldr	r2, [r7, #0]
 80075d2:	60da      	str	r2, [r3, #12]

    hwd->current_mask = 0;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	2200      	movs	r2, #0
 80075d8:	609a      	str	r2, [r3, #8]

    __HAL_TIM_SET_COUNTER(hwd->htim, 0);
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	2200      	movs	r2, #0
 80075e2:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_CLEAR_FLAG(hwd->htim, TIM_FLAG_UPDATE);
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f06f 0201 	mvn.w	r2, #1
 80075ee:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Start_IT(hwd->htim);
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4618      	mov	r0, r3
 80075f6:	f005 fb29 	bl	800cc4c <HAL_TIM_Base_Start_IT>
}
 80075fa:	bf00      	nop
 80075fc:	3710      	adds	r7, #16
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}

08007602 <DWD_Notify>:

void DWD_Notify(Deadline_Watchdog_t *hwd, uint32_t flag)
{
 8007602:	b580      	push	{r7, lr}
 8007604:	b082      	sub	sp, #8
 8007606:	af00      	add	r7, sp, #0
 8007608:	6078      	str	r0, [r7, #4]
 800760a:	6039      	str	r1, [r7, #0]
    taskENTER_CRITICAL();
 800760c:	f00b fcd6 	bl	8012fbc <vPortEnterCritical>
    hwd->current_mask |= flag;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	689a      	ldr	r2, [r3, #8]
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	431a      	orrs	r2, r3
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	609a      	str	r2, [r3, #8]
    if (hwd->current_mask == hwd->target_mask)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	689a      	ldr	r2, [r3, #8]
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	685b      	ldr	r3, [r3, #4]
 8007624:	429a      	cmp	r2, r3
 8007626:	d107      	bne.n	8007638 <DWD_Notify+0x36>
    {
        hwd->current_mask = 0;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2200      	movs	r2, #0
 800762c:	609a      	str	r2, [r3, #8]
        __HAL_TIM_SET_COUNTER(hwd->htim, 0);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	2200      	movs	r2, #0
 8007636:	625a      	str	r2, [r3, #36]	@ 0x24
    }
    taskEXIT_CRITICAL();
 8007638:	f00b fcf2 	bl	8013020 <vPortExitCritical>
}
 800763c:	bf00      	nop
 800763e:	3708      	adds	r7, #8
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}

08007644 <DWD_CheckStatus>:

void DWD_CheckStatus(Deadline_Watchdog_t *hwd,const TIM_HandleTypeDef *htim_irq)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b082      	sub	sp, #8
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
 800764c:	6039      	str	r1, [r7, #0]
    if (htim_irq->Instance == hwd->htim->Instance)
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	681a      	ldr	r2, [r3, #0]
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	429a      	cmp	r2, r3
 800765a:	d10b      	bne.n	8007674 <DWD_CheckStatus+0x30>
    {
        HAL_TIM_Base_Stop_IT(hwd->htim);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4618      	mov	r0, r3
 8007662:	f005 fb6b 	bl	800cd3c <HAL_TIM_Base_Stop_IT>

        if (hwd->on_deadline_cb != NULL)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	68db      	ldr	r3, [r3, #12]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d002      	beq.n	8007674 <DWD_CheckStatus+0x30>
        {
            hwd->on_deadline_cb();
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	68db      	ldr	r3, [r3, #12]
 8007672:	4798      	blx	r3
        }
    }
}
 8007674:	bf00      	nop
 8007676:	3708      	adds	r7, #8
 8007678:	46bd      	mov	sp, r7
 800767a:	bd80      	pop	{r7, pc}

0800767c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b082      	sub	sp, #8
 8007680:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8007682:	4b16      	ldr	r3, [pc, #88]	@ (80076dc <MX_DMA_Init+0x60>)
 8007684:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007686:	4a15      	ldr	r2, [pc, #84]	@ (80076dc <MX_DMA_Init+0x60>)
 8007688:	f043 0304 	orr.w	r3, r3, #4
 800768c:	6493      	str	r3, [r2, #72]	@ 0x48
 800768e:	4b13      	ldr	r3, [pc, #76]	@ (80076dc <MX_DMA_Init+0x60>)
 8007690:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007692:	f003 0304 	and.w	r3, r3, #4
 8007696:	607b      	str	r3, [r7, #4]
 8007698:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800769a:	4b10      	ldr	r3, [pc, #64]	@ (80076dc <MX_DMA_Init+0x60>)
 800769c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800769e:	4a0f      	ldr	r2, [pc, #60]	@ (80076dc <MX_DMA_Init+0x60>)
 80076a0:	f043 0301 	orr.w	r3, r3, #1
 80076a4:	6493      	str	r3, [r2, #72]	@ 0x48
 80076a6:	4b0d      	ldr	r3, [pc, #52]	@ (80076dc <MX_DMA_Init+0x60>)
 80076a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076aa:	f003 0301 	and.w	r3, r3, #1
 80076ae:	603b      	str	r3, [r7, #0]
 80076b0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80076b2:	2200      	movs	r2, #0
 80076b4:	2105      	movs	r1, #5
 80076b6:	200b      	movs	r0, #11
 80076b8:	f002 f9c0 	bl	8009a3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80076bc:	200b      	movs	r0, #11
 80076be:	f002 f9d7 	bl	8009a70 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 80076c2:	2200      	movs	r2, #0
 80076c4:	2105      	movs	r1, #5
 80076c6:	200c      	movs	r0, #12
 80076c8:	f002 f9b8 	bl	8009a3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80076cc:	200c      	movs	r0, #12
 80076ce:	f002 f9cf 	bl	8009a70 <HAL_NVIC_EnableIRQ>

}
 80076d2:	bf00      	nop
 80076d4:	3708      	adds	r7, #8
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bd80      	pop	{r7, pc}
 80076da:	bf00      	nop
 80076dc:	40021000 	.word	0x40021000

080076e0 <DWT_Delay_Init>:
#include "dwt_delay.h"

static uint8_t s_ready = 0U;

dwt_status_t DWT_Delay_Init(void)
{
 80076e0:	b480      	push	{r7}
 80076e2:	b085      	sub	sp, #20
 80076e4:	af00      	add	r7, sp, #0
    dwt_status_t status = DWT_ERR_UNSUPPORTED;
 80076e6:	2301      	movs	r3, #1
 80076e8:	73fb      	strb	r3, [r7, #15]
#if defined(DWT) && defined(CoreDebug) && defined(CoreDebug_DEMCR_TRCENA_Msk) && defined(DWT_CTRL_CYCCNTENA_Msk)
    uint32_t before;
    uint32_t after;
    volatile int32_t i;

    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80076ea:	4b1a      	ldr	r3, [pc, #104]	@ (8007754 <DWT_Delay_Init+0x74>)
 80076ec:	68db      	ldr	r3, [r3, #12]
 80076ee:	4a19      	ldr	r2, [pc, #100]	@ (8007754 <DWT_Delay_Init+0x74>)
 80076f0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80076f4:	60d3      	str	r3, [r2, #12]

    DWT->CYCCNT = 0U;
 80076f6:	4b18      	ldr	r3, [pc, #96]	@ (8007758 <DWT_Delay_Init+0x78>)
 80076f8:	2200      	movs	r2, #0
 80076fa:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80076fc:	4b16      	ldr	r3, [pc, #88]	@ (8007758 <DWT_Delay_Init+0x78>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4a15      	ldr	r2, [pc, #84]	@ (8007758 <DWT_Delay_Init+0x78>)
 8007702:	f043 0301 	orr.w	r3, r3, #1
 8007706:	6013      	str	r3, [r2, #0]

    before = DWT->CYCCNT;
 8007708:	4b13      	ldr	r3, [pc, #76]	@ (8007758 <DWT_Delay_Init+0x78>)
 800770a:	685b      	ldr	r3, [r3, #4]
 800770c:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < 64; i++)
 800770e:	2300      	movs	r3, #0
 8007710:	603b      	str	r3, [r7, #0]
 8007712:	e003      	b.n	800771c <DWT_Delay_Init+0x3c>
    {
        __NOP();
 8007714:	bf00      	nop
    for (i = 0; i < 64; i++)
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	3301      	adds	r3, #1
 800771a:	603b      	str	r3, [r7, #0]
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	2b3f      	cmp	r3, #63	@ 0x3f
 8007720:	ddf8      	ble.n	8007714 <DWT_Delay_Init+0x34>
    }
    after = DWT->CYCCNT;
 8007722:	4b0d      	ldr	r3, [pc, #52]	@ (8007758 <DWT_Delay_Init+0x78>)
 8007724:	685b      	ldr	r3, [r3, #4]
 8007726:	607b      	str	r3, [r7, #4]

    if (after != before)
 8007728:	687a      	ldr	r2, [r7, #4]
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	429a      	cmp	r2, r3
 800772e:	d005      	beq.n	800773c <DWT_Delay_Init+0x5c>
    {
        s_ready = 1U;
 8007730:	4b0a      	ldr	r3, [pc, #40]	@ (800775c <DWT_Delay_Init+0x7c>)
 8007732:	2201      	movs	r2, #1
 8007734:	701a      	strb	r2, [r3, #0]
        status = DWT_OK;
 8007736:	2300      	movs	r3, #0
 8007738:	73fb      	strb	r3, [r7, #15]
 800773a:	e004      	b.n	8007746 <DWT_Delay_Init+0x66>
    }
    else
    {
        s_ready = 0U;
 800773c:	4b07      	ldr	r3, [pc, #28]	@ (800775c <DWT_Delay_Init+0x7c>)
 800773e:	2200      	movs	r2, #0
 8007740:	701a      	strb	r2, [r3, #0]
        status = DWT_ERR_UNSUPPORTED;
 8007742:	2301      	movs	r3, #1
 8007744:	73fb      	strb	r3, [r7, #15]
    }
#endif

    return status;
 8007746:	7bfb      	ldrb	r3, [r7, #15]
}
 8007748:	4618      	mov	r0, r3
 800774a:	3714      	adds	r7, #20
 800774c:	46bd      	mov	sp, r7
 800774e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007752:	4770      	bx	lr
 8007754:	e000edf0 	.word	0xe000edf0
 8007758:	e0001000 	.word	0xe0001000
 800775c:	20001d54 	.word	0x20001d54

08007760 <DWT_Delay_IsReady>:

uint8_t DWT_Delay_IsReady(void)
{
 8007760:	b480      	push	{r7}
 8007762:	b083      	sub	sp, #12
 8007764:	af00      	add	r7, sp, #0
    uint8_t ready_flag = 0U;
 8007766:	2300      	movs	r3, #0
 8007768:	71fb      	strb	r3, [r7, #7]

#if defined(DWT) && defined(DWT_CTRL_CYCCNTENA_Msk)
    if ((s_ready != 0U) && ((DWT->CTRL & DWT_CTRL_CYCCNTENA_Msk) != 0U))
 800776a:	4b09      	ldr	r3, [pc, #36]	@ (8007790 <DWT_Delay_IsReady+0x30>)
 800776c:	781b      	ldrb	r3, [r3, #0]
 800776e:	2b00      	cmp	r3, #0
 8007770:	d007      	beq.n	8007782 <DWT_Delay_IsReady+0x22>
 8007772:	4b08      	ldr	r3, [pc, #32]	@ (8007794 <DWT_Delay_IsReady+0x34>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f003 0301 	and.w	r3, r3, #1
 800777a:	2b00      	cmp	r3, #0
 800777c:	d001      	beq.n	8007782 <DWT_Delay_IsReady+0x22>
    {
        ready_flag = 1U;
 800777e:	2301      	movs	r3, #1
 8007780:	71fb      	strb	r3, [r7, #7]
    }
#endif

    return ready_flag;
 8007782:	79fb      	ldrb	r3, [r7, #7]
}
 8007784:	4618      	mov	r0, r3
 8007786:	370c      	adds	r7, #12
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr
 8007790:	20001d54 	.word	0x20001d54
 8007794:	e0001000 	.word	0xe0001000

08007798 <dwt_delay_cycles>:

static inline void dwt_delay_cycles(uint32_t cycles)
{
 8007798:	b480      	push	{r7}
 800779a:	b085      	sub	sp, #20
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 80077a0:	4b08      	ldr	r3, [pc, #32]	@ (80077c4 <dwt_delay_cycles+0x2c>)
 80077a2:	685b      	ldr	r3, [r3, #4]
 80077a4:	60fb      	str	r3, [r7, #12]

    while ((DWT->CYCCNT - start) < cycles)
 80077a6:	bf00      	nop
 80077a8:	4b06      	ldr	r3, [pc, #24]	@ (80077c4 <dwt_delay_cycles+0x2c>)
 80077aa:	685a      	ldr	r2, [r3, #4]
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	1ad3      	subs	r3, r2, r3
 80077b0:	687a      	ldr	r2, [r7, #4]
 80077b2:	429a      	cmp	r2, r3
 80077b4:	d8f8      	bhi.n	80077a8 <dwt_delay_cycles+0x10>
    {

    }
}
 80077b6:	bf00      	nop
 80077b8:	bf00      	nop
 80077ba:	3714      	adds	r7, #20
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr
 80077c4:	e0001000 	.word	0xe0001000

080077c8 <DWT_Delay_us>:

dwt_status_t DWT_Delay_us(uint32_t us)
{
 80077c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80077cc:	b086      	sub	sp, #24
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	6078      	str	r0, [r7, #4]
    dwt_status_t status = DWT_ERR_NOT_READY;
 80077d2:	2302      	movs	r3, #2
 80077d4:	75fb      	strb	r3, [r7, #23]
    uint64_t cycles;

    if (DWT_Delay_IsReady() != 0U)
 80077d6:	f7ff ffc3 	bl	8007760 <DWT_Delay_IsReady>
 80077da:	4603      	mov	r3, r0
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d02c      	beq.n	800783a <DWT_Delay_us+0x72>
    {

        cycles = ((uint64_t)SystemCoreClock * (uint64_t)us) / 1000000ULL;
 80077e0:	4b19      	ldr	r3, [pc, #100]	@ (8007848 <DWT_Delay_us+0x80>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	2200      	movs	r2, #0
 80077e6:	469a      	mov	sl, r3
 80077e8:	4693      	mov	fp, r2
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2200      	movs	r2, #0
 80077ee:	4698      	mov	r8, r3
 80077f0:	4691      	mov	r9, r2
 80077f2:	fb08 f20b 	mul.w	r2, r8, fp
 80077f6:	fb0a f309 	mul.w	r3, sl, r9
 80077fa:	4413      	add	r3, r2
 80077fc:	fbaa 4508 	umull	r4, r5, sl, r8
 8007800:	442b      	add	r3, r5
 8007802:	461d      	mov	r5, r3
 8007804:	4a11      	ldr	r2, [pc, #68]	@ (800784c <DWT_Delay_us+0x84>)
 8007806:	f04f 0300 	mov.w	r3, #0
 800780a:	4620      	mov	r0, r4
 800780c:	4629      	mov	r1, r5
 800780e:	f7f9 f9f3 	bl	8000bf8 <__aeabi_uldivmod>
 8007812:	4602      	mov	r2, r0
 8007814:	460b      	mov	r3, r1
 8007816:	e9c7 2302 	strd	r2, r3, [r7, #8]

        if (cycles == 0ULL)
 800781a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800781e:	4313      	orrs	r3, r2
 8007820:	d105      	bne.n	800782e <DWT_Delay_us+0x66>
        {
            cycles = 1ULL;
 8007822:	f04f 0201 	mov.w	r2, #1
 8007826:	f04f 0300 	mov.w	r3, #0
 800782a:	e9c7 2302 	strd	r2, r3, [r7, #8]
        }

        dwt_delay_cycles((uint32_t)cycles);
 800782e:	68bb      	ldr	r3, [r7, #8]
 8007830:	4618      	mov	r0, r3
 8007832:	f7ff ffb1 	bl	8007798 <dwt_delay_cycles>
        status = DWT_OK;
 8007836:	2300      	movs	r3, #0
 8007838:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 800783a:	7dfb      	ldrb	r3, [r7, #23]
}
 800783c:	4618      	mov	r0, r3
 800783e:	3718      	adds	r7, #24
 8007840:	46bd      	mov	sp, r7
 8007842:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007846:	bf00      	nop
 8007848:	20000004 	.word	0x20000004
 800784c:	000f4240 	.word	0x000f4240

08007850 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8007850:	b580      	push	{r7, lr}
 8007852:	b088      	sub	sp, #32
 8007854:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007856:	f107 030c 	add.w	r3, r7, #12
 800785a:	2200      	movs	r2, #0
 800785c:	601a      	str	r2, [r3, #0]
 800785e:	605a      	str	r2, [r3, #4]
 8007860:	609a      	str	r2, [r3, #8]
 8007862:	60da      	str	r2, [r3, #12]
 8007864:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007866:	4b2f      	ldr	r3, [pc, #188]	@ (8007924 <MX_GPIO_Init+0xd4>)
 8007868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800786a:	4a2e      	ldr	r2, [pc, #184]	@ (8007924 <MX_GPIO_Init+0xd4>)
 800786c:	f043 0304 	orr.w	r3, r3, #4
 8007870:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007872:	4b2c      	ldr	r3, [pc, #176]	@ (8007924 <MX_GPIO_Init+0xd4>)
 8007874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007876:	f003 0304 	and.w	r3, r3, #4
 800787a:	60bb      	str	r3, [r7, #8]
 800787c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800787e:	4b29      	ldr	r3, [pc, #164]	@ (8007924 <MX_GPIO_Init+0xd4>)
 8007880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007882:	4a28      	ldr	r2, [pc, #160]	@ (8007924 <MX_GPIO_Init+0xd4>)
 8007884:	f043 0301 	orr.w	r3, r3, #1
 8007888:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800788a:	4b26      	ldr	r3, [pc, #152]	@ (8007924 <MX_GPIO_Init+0xd4>)
 800788c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800788e:	f003 0301 	and.w	r3, r3, #1
 8007892:	607b      	str	r3, [r7, #4]
 8007894:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007896:	4b23      	ldr	r3, [pc, #140]	@ (8007924 <MX_GPIO_Init+0xd4>)
 8007898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800789a:	4a22      	ldr	r2, [pc, #136]	@ (8007924 <MX_GPIO_Init+0xd4>)
 800789c:	f043 0302 	orr.w	r3, r3, #2
 80078a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80078a2:	4b20      	ldr	r3, [pc, #128]	@ (8007924 <MX_GPIO_Init+0xd4>)
 80078a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078a6:	f003 0302 	and.w	r3, r3, #2
 80078aa:	603b      	str	r3, [r7, #0]
 80078ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TRIG_LEFT_Pin|TRIG_CENTER_Pin|TRIG_RIGHT_Pin|SELECT_Pin
 80078ae:	2200      	movs	r2, #0
 80078b0:	21d3      	movs	r1, #211	@ 0xd3
 80078b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80078b6:	f002 ffc9 	bl	800a84c <HAL_GPIO_WritePin>
                          |RELAY_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MTALK_Pin|SESSION_Pin, GPIO_PIN_RESET);
 80078ba:	2200      	movs	r2, #0
 80078bc:	f44f 6120 	mov.w	r1, #2560	@ 0xa00
 80078c0:	4819      	ldr	r0, [pc, #100]	@ (8007928 <MX_GPIO_Init+0xd8>)
 80078c2:	f002 ffc3 	bl	800a84c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : TRIG_LEFT_Pin TRIG_CENTER_Pin TRIG_RIGHT_Pin SELECT_Pin
                           RELAY_Pin */
  GPIO_InitStruct.Pin = TRIG_LEFT_Pin|TRIG_CENTER_Pin|TRIG_RIGHT_Pin|SELECT_Pin
 80078c6:	23d3      	movs	r3, #211	@ 0xd3
 80078c8:	60fb      	str	r3, [r7, #12]
                          |RELAY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80078ca:	2301      	movs	r3, #1
 80078cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078ce:	2300      	movs	r3, #0
 80078d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80078d2:	2300      	movs	r3, #0
 80078d4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80078d6:	f107 030c 	add.w	r3, r7, #12
 80078da:	4619      	mov	r1, r3
 80078dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80078e0:	f002 fe1a 	bl	800a518 <HAL_GPIO_Init>

  /*Configure GPIO pin : STALK_Pin */
  GPIO_InitStruct.Pin = STALK_Pin;
 80078e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80078e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80078ea:	2300      	movs	r3, #0
 80078ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80078ee:	2302      	movs	r3, #2
 80078f0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(STALK_GPIO_Port, &GPIO_InitStruct);
 80078f2:	f107 030c 	add.w	r3, r7, #12
 80078f6:	4619      	mov	r1, r3
 80078f8:	480b      	ldr	r0, [pc, #44]	@ (8007928 <MX_GPIO_Init+0xd8>)
 80078fa:	f002 fe0d 	bl	800a518 <HAL_GPIO_Init>

  /*Configure GPIO pins : MTALK_Pin SESSION_Pin */
  GPIO_InitStruct.Pin = MTALK_Pin|SESSION_Pin;
 80078fe:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8007902:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007904:	2301      	movs	r3, #1
 8007906:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007908:	2300      	movs	r3, #0
 800790a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800790c:	2300      	movs	r3, #0
 800790e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007910:	f107 030c 	add.w	r3, r7, #12
 8007914:	4619      	mov	r1, r3
 8007916:	4804      	ldr	r0, [pc, #16]	@ (8007928 <MX_GPIO_Init+0xd8>)
 8007918:	f002 fdfe 	bl	800a518 <HAL_GPIO_Init>

}
 800791c:	bf00      	nop
 800791e:	3720      	adds	r7, #32
 8007920:	46bd      	mov	sp, r7
 8007922:	bd80      	pop	{r7, pc}
 8007924:	40021000 	.word	0x40021000
 8007928:	48000800 	.word	0x48000800

0800792c <tim_to_active>:
static hcsr04_t *ic_map[16];



static uint32_t tim_to_active(uint32_t ch)
{
 800792c:	b480      	push	{r7}
 800792e:	b085      	sub	sp, #20
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
    uint32_t active;

    switch (ch)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2b0c      	cmp	r3, #12
 8007938:	d828      	bhi.n	800798c <tim_to_active+0x60>
 800793a:	a201      	add	r2, pc, #4	@ (adr r2, 8007940 <tim_to_active+0x14>)
 800793c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007940:	08007975 	.word	0x08007975
 8007944:	0800798d 	.word	0x0800798d
 8007948:	0800798d 	.word	0x0800798d
 800794c:	0800798d 	.word	0x0800798d
 8007950:	0800797b 	.word	0x0800797b
 8007954:	0800798d 	.word	0x0800798d
 8007958:	0800798d 	.word	0x0800798d
 800795c:	0800798d 	.word	0x0800798d
 8007960:	08007981 	.word	0x08007981
 8007964:	0800798d 	.word	0x0800798d
 8007968:	0800798d 	.word	0x0800798d
 800796c:	0800798d 	.word	0x0800798d
 8007970:	08007987 	.word	0x08007987
    {
        case TIM_CHANNEL_1:
            active = (uint32_t)HAL_TIM_ACTIVE_CHANNEL_1;
 8007974:	2301      	movs	r3, #1
 8007976:	60fb      	str	r3, [r7, #12]
            break;
 8007978:	e00b      	b.n	8007992 <tim_to_active+0x66>
        case TIM_CHANNEL_2:
            active = (uint32_t)HAL_TIM_ACTIVE_CHANNEL_2;
 800797a:	2302      	movs	r3, #2
 800797c:	60fb      	str	r3, [r7, #12]
            break;
 800797e:	e008      	b.n	8007992 <tim_to_active+0x66>
        case TIM_CHANNEL_3:
            active = (uint32_t)HAL_TIM_ACTIVE_CHANNEL_3;
 8007980:	2304      	movs	r3, #4
 8007982:	60fb      	str	r3, [r7, #12]
            break;
 8007984:	e005      	b.n	8007992 <tim_to_active+0x66>
        case TIM_CHANNEL_4:
            active = (uint32_t)HAL_TIM_ACTIVE_CHANNEL_4;
 8007986:	2308      	movs	r3, #8
 8007988:	60fb      	str	r3, [r7, #12]
            break;
 800798a:	e002      	b.n	8007992 <tim_to_active+0x66>
        default:
            active = 0U;
 800798c:	2300      	movs	r3, #0
 800798e:	60fb      	str	r3, [r7, #12]
            break;
 8007990:	bf00      	nop
    }

    return active;
 8007992:	68fb      	ldr	r3, [r7, #12]
}
 8007994:	4618      	mov	r0, r3
 8007996:	3714      	adds	r7, #20
 8007998:	46bd      	mov	sp, r7
 800799a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799e:	4770      	bx	lr

080079a0 <pulse_ticks>:

static inline uint32_t pulse_ticks(const hcsr04_t *s)
{
 80079a0:	b480      	push	{r7}
 80079a2:	b087      	sub	sp, #28
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
    uint32_t ticks;
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(s->cfg.htim);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079b0:	613b      	str	r3, [r7, #16]

    if (s->t_fall >= s->t_rise)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6a1b      	ldr	r3, [r3, #32]
 80079ba:	429a      	cmp	r2, r3
 80079bc:	d306      	bcc.n	80079cc <pulse_ticks+0x2c>
    {
        ticks = s->t_fall - s->t_rise;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6a1b      	ldr	r3, [r3, #32]
 80079c6:	1ad3      	subs	r3, r2, r3
 80079c8:	617b      	str	r3, [r7, #20]
 80079ca:	e00a      	b.n	80079e2 <pulse_ticks+0x42>
    }
    else
    {
        uint32_t diff_to_arr = (arr + 1U) - s->t_rise;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6a1b      	ldr	r3, [r3, #32]
 80079d0:	693a      	ldr	r2, [r7, #16]
 80079d2:	1ad3      	subs	r3, r2, r3
 80079d4:	3301      	adds	r3, #1
 80079d6:	60fb      	str	r3, [r7, #12]
        ticks = diff_to_arr + s->t_fall;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079dc:	68fa      	ldr	r2, [r7, #12]
 80079de:	4413      	add	r3, r2
 80079e0:	617b      	str	r3, [r7, #20]
    }

    return ticks;
 80079e2:	697b      	ldr	r3, [r7, #20]
}
 80079e4:	4618      	mov	r0, r3
 80079e6:	371c      	adds	r7, #28
 80079e8:	46bd      	mov	sp, r7
 80079ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ee:	4770      	bx	lr

080079f0 <ticks_to_us>:

static inline uint32_t ticks_to_us(const hcsr04_t *s, uint32_t ticks)
{
 80079f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80079f4:	b088      	sub	sp, #32
 80079f6:	af00      	add	r7, sp, #0
 80079f8:	61f8      	str	r0, [r7, #28]
 80079fa:	61b9      	str	r1, [r7, #24]

    return (uint32_t)((uint64_t)ticks * 1000000ULL / (uint64_t)s->cfg.timer_hz);
 80079fc:	69bb      	ldr	r3, [r7, #24]
 80079fe:	2200      	movs	r2, #0
 8007a00:	469a      	mov	sl, r3
 8007a02:	4693      	mov	fp, r2
 8007a04:	4652      	mov	r2, sl
 8007a06:	465b      	mov	r3, fp
 8007a08:	f04f 0000 	mov.w	r0, #0
 8007a0c:	f04f 0100 	mov.w	r1, #0
 8007a10:	0159      	lsls	r1, r3, #5
 8007a12:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007a16:	0150      	lsls	r0, r2, #5
 8007a18:	4602      	mov	r2, r0
 8007a1a:	460b      	mov	r3, r1
 8007a1c:	ebb2 040a 	subs.w	r4, r2, sl
 8007a20:	eb63 050b 	sbc.w	r5, r3, fp
 8007a24:	f04f 0200 	mov.w	r2, #0
 8007a28:	f04f 0300 	mov.w	r3, #0
 8007a2c:	026b      	lsls	r3, r5, #9
 8007a2e:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8007a32:	0262      	lsls	r2, r4, #9
 8007a34:	4614      	mov	r4, r2
 8007a36:	461d      	mov	r5, r3
 8007a38:	eb14 080a 	adds.w	r8, r4, sl
 8007a3c:	eb45 090b 	adc.w	r9, r5, fp
 8007a40:	f04f 0200 	mov.w	r2, #0
 8007a44:	f04f 0300 	mov.w	r3, #0
 8007a48:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007a4c:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007a50:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007a54:	ebb2 0108 	subs.w	r1, r2, r8
 8007a58:	6039      	str	r1, [r7, #0]
 8007a5a:	eb63 0309 	sbc.w	r3, r3, r9
 8007a5e:	607b      	str	r3, [r7, #4]
 8007a60:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007a64:	460b      	mov	r3, r1
 8007a66:	eb13 030a 	adds.w	r3, r3, sl
 8007a6a:	613b      	str	r3, [r7, #16]
 8007a6c:	4613      	mov	r3, r2
 8007a6e:	eb43 030b 	adc.w	r3, r3, fp
 8007a72:	617b      	str	r3, [r7, #20]
 8007a74:	69fb      	ldr	r3, [r7, #28]
 8007a76:	691b      	ldr	r3, [r3, #16]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	60bb      	str	r3, [r7, #8]
 8007a7c:	60fa      	str	r2, [r7, #12]
 8007a7e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007a82:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007a86:	f7f9 f8b7 	bl	8000bf8 <__aeabi_uldivmod>
 8007a8a:	4602      	mov	r2, r0
 8007a8c:	460b      	mov	r3, r1
 8007a8e:	4613      	mov	r3, r2
}
 8007a90:	4618      	mov	r0, r3
 8007a92:	3720      	adds	r7, #32
 8007a94:	46bd      	mov	sp, r7
 8007a96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08007a9c <us_to_cm>:

static inline uint16_t us_to_cm(uint32_t us)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b083      	sub	sp, #12
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]

    return (uint16_t)((us + 29U) / 58U);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	331d      	adds	r3, #29
 8007aa8:	4a05      	ldr	r2, [pc, #20]	@ (8007ac0 <us_to_cm+0x24>)
 8007aaa:	fba2 2303 	umull	r2, r3, r2, r3
 8007aae:	095b      	lsrs	r3, r3, #5
 8007ab0:	b29b      	uxth	r3, r3
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	370c      	adds	r7, #12
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr
 8007abe:	bf00      	nop
 8007ac0:	8d3dcb09 	.word	0x8d3dcb09

08007ac4 <trigger_pulse_10us>:

static inline void trigger_pulse_10us(const hcsr04_t *s)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b082      	sub	sp, #8
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(s->cfg.trig_port, s->cfg.trig_pin, GPIO_PIN_SET);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	6898      	ldr	r0, [r3, #8]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	899b      	ldrh	r3, [r3, #12]
 8007ad4:	2201      	movs	r2, #1
 8007ad6:	4619      	mov	r1, r3
 8007ad8:	f002 feb8 	bl	800a84c <HAL_GPIO_WritePin>
    s->cfg.delay_us(10);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	699b      	ldr	r3, [r3, #24]
 8007ae0:	200a      	movs	r0, #10
 8007ae2:	4798      	blx	r3
    HAL_GPIO_WritePin(s->cfg.trig_port, s->cfg.trig_pin, GPIO_PIN_RESET);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6898      	ldr	r0, [r3, #8]
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	899b      	ldrh	r3, [r3, #12]
 8007aec:	2200      	movs	r2, #0
 8007aee:	4619      	mov	r1, r3
 8007af0:	f002 feac 	bl	800a84c <HAL_GPIO_WritePin>
}
 8007af4:	bf00      	nop
 8007af6:	3708      	adds	r7, #8
 8007af8:	46bd      	mov	sp, r7
 8007afa:	bd80      	pop	{r7, pc}

08007afc <HCSR04_Init>:



hcsr04_status_t HCSR04_Init(hcsr04_t *s, const hcsr04_cfg_t *cfg)
{
 8007afc:	b5b0      	push	{r4, r5, r7, lr}
 8007afe:	b084      	sub	sp, #16
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
 8007b04:	6039      	str	r1, [r7, #0]
    hcsr04_status_t status = HCSR04_ERR_BAD_PARAM;
 8007b06:	2301      	movs	r3, #1
 8007b08:	73fb      	strb	r3, [r7, #15]

    if ((s != NULL) && (cfg != NULL) && (cfg->htim != NULL) &&
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	f000 80ad 	beq.w	8007c6c <HCSR04_Init+0x170>
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	f000 80a9 	beq.w	8007c6c <HCSR04_Init+0x170>
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	f000 80a4 	beq.w	8007c6c <HCSR04_Init+0x170>
        (cfg->trig_port != NULL) && (cfg->delay_us != NULL) && (cfg->timer_hz != 0U))
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	689b      	ldr	r3, [r3, #8]
    if ((s != NULL) && (cfg != NULL) && (cfg->htim != NULL) &&
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	f000 809f 	beq.w	8007c6c <HCSR04_Init+0x170>
        (cfg->trig_port != NULL) && (cfg->delay_us != NULL) && (cfg->timer_hz != 0U))
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	699b      	ldr	r3, [r3, #24]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	f000 809a 	beq.w	8007c6c <HCSR04_Init+0x170>
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	691b      	ldr	r3, [r3, #16]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	f000 8095 	beq.w	8007c6c <HCSR04_Init+0x170>
    {
        s->cfg = *cfg;
 8007b42:	687a      	ldr	r2, [r7, #4]
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	4614      	mov	r4, r2
 8007b48:	461d      	mov	r5, r3
 8007b4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007b4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007b4e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8007b52:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        s->state = HCSR04_IDLE;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	771a      	strb	r2, [r3, #28]
        s->t_rise = 0U;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	621a      	str	r2, [r3, #32]
        s->t_fall = 0U;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2200      	movs	r2, #0
 8007b66:	625a      	str	r2, [r3, #36]	@ 0x24
        s->last_status = HCSR04_ERR_NOT_READY;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2204      	movs	r2, #4
 8007b6c:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

        uint32_t active = tim_to_active(cfg->channel);
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	4618      	mov	r0, r3
 8007b76:	f7ff fed9 	bl	800792c <tim_to_active>
 8007b7a:	60b8      	str	r0, [r7, #8]

        if (active != 0U)
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d074      	beq.n	8007c6c <HCSR04_Init+0x170>
        {
            ic_map[active] = s;
 8007b82:	493d      	ldr	r1, [pc, #244]	@ (8007c78 <HCSR04_Init+0x17c>)
 8007b84:	68bb      	ldr	r3, [r7, #8]
 8007b86:	687a      	ldr	r2, [r7, #4]
 8007b88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

            (void)HAL_TIM_IC_Start_IT(cfg->htim, cfg->channel);
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	681a      	ldr	r2, [r3, #0]
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	685b      	ldr	r3, [r3, #4]
 8007b94:	4619      	mov	r1, r3
 8007b96:	4610      	mov	r0, r2
 8007b98:	f005 fb5c 	bl	800d254 <HAL_TIM_IC_Start_IT>
            __HAL_TIM_SET_CAPTUREPOLARITY(cfg->htim, cfg->channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	685b      	ldr	r3, [r3, #4]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d10a      	bne.n	8007bba <HCSR04_Init+0xbe>
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	6a1a      	ldr	r2, [r3, #32]
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	f022 020a 	bic.w	r2, r2, #10
 8007bb6:	621a      	str	r2, [r3, #32]
 8007bb8:	e027      	b.n	8007c0a <HCSR04_Init+0x10e>
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	685b      	ldr	r3, [r3, #4]
 8007bbe:	2b04      	cmp	r3, #4
 8007bc0:	d10a      	bne.n	8007bd8 <HCSR04_Init+0xdc>
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	6a1b      	ldr	r3, [r3, #32]
 8007bca:	683a      	ldr	r2, [r7, #0]
 8007bcc:	6812      	ldr	r2, [r2, #0]
 8007bce:	6812      	ldr	r2, [r2, #0]
 8007bd0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007bd4:	6213      	str	r3, [r2, #32]
 8007bd6:	e018      	b.n	8007c0a <HCSR04_Init+0x10e>
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	2b08      	cmp	r3, #8
 8007bde:	d10a      	bne.n	8007bf6 <HCSR04_Init+0xfa>
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	6a1b      	ldr	r3, [r3, #32]
 8007be8:	683a      	ldr	r2, [r7, #0]
 8007bea:	6812      	ldr	r2, [r2, #0]
 8007bec:	6812      	ldr	r2, [r2, #0]
 8007bee:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007bf2:	6213      	str	r3, [r2, #32]
 8007bf4:	e009      	b.n	8007c0a <HCSR04_Init+0x10e>
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	6a1b      	ldr	r3, [r3, #32]
 8007bfe:	683a      	ldr	r2, [r7, #0]
 8007c00:	6812      	ldr	r2, [r2, #0]
 8007c02:	6812      	ldr	r2, [r2, #0]
 8007c04:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8007c08:	6213      	str	r3, [r2, #32]
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	685b      	ldr	r3, [r3, #4]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d108      	bne.n	8007c24 <HCSR04_Init+0x128>
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	681a      	ldr	r2, [r3, #0]
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	6a12      	ldr	r2, [r2, #32]
 8007c20:	621a      	str	r2, [r3, #32]
 8007c22:	e021      	b.n	8007c68 <HCSR04_Init+0x16c>
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	685b      	ldr	r3, [r3, #4]
 8007c28:	2b04      	cmp	r3, #4
 8007c2a:	d108      	bne.n	8007c3e <HCSR04_Init+0x142>
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	683a      	ldr	r2, [r7, #0]
 8007c34:	6812      	ldr	r2, [r2, #0]
 8007c36:	6812      	ldr	r2, [r2, #0]
 8007c38:	6a1b      	ldr	r3, [r3, #32]
 8007c3a:	6213      	str	r3, [r2, #32]
 8007c3c:	e014      	b.n	8007c68 <HCSR04_Init+0x16c>
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	685b      	ldr	r3, [r3, #4]
 8007c42:	2b08      	cmp	r3, #8
 8007c44:	d108      	bne.n	8007c58 <HCSR04_Init+0x15c>
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	683a      	ldr	r2, [r7, #0]
 8007c4e:	6812      	ldr	r2, [r2, #0]
 8007c50:	6812      	ldr	r2, [r2, #0]
 8007c52:	6a1b      	ldr	r3, [r3, #32]
 8007c54:	6213      	str	r3, [r2, #32]
 8007c56:	e007      	b.n	8007c68 <HCSR04_Init+0x16c>
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	683a      	ldr	r2, [r7, #0]
 8007c60:	6812      	ldr	r2, [r2, #0]
 8007c62:	6812      	ldr	r2, [r2, #0]
 8007c64:	6a1b      	ldr	r3, [r3, #32]
 8007c66:	6213      	str	r3, [r2, #32]

            status = HCSR04_OK;
 8007c68:	2300      	movs	r3, #0
 8007c6a:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 8007c6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c6e:	4618      	mov	r0, r3
 8007c70:	3710      	adds	r7, #16
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bdb0      	pop	{r4, r5, r7, pc}
 8007c76:	bf00      	nop
 8007c78:	20001d58 	.word	0x20001d58

08007c7c <HCSR04_Start>:

hcsr04_status_t HCSR04_Start(hcsr04_t *s)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b084      	sub	sp, #16
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
    hcsr04_status_t status = HCSR04_ERR_BAD_PARAM;
 8007c84:	2301      	movs	r3, #1
 8007c86:	73fb      	strb	r3, [r7, #15]

    if (s != NULL)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d079      	beq.n	8007d82 <HCSR04_Start+0x106>
    {
        if (s->state != HCSR04_IDLE)
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	7f1b      	ldrb	r3, [r3, #28]
 8007c92:	b2db      	uxtb	r3, r3
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d002      	beq.n	8007c9e <HCSR04_Start+0x22>
        {
            status = HCSR04_ERR_BUSY;
 8007c98:	2302      	movs	r3, #2
 8007c9a:	73fb      	strb	r3, [r7, #15]
 8007c9c:	e071      	b.n	8007d82 <HCSR04_Start+0x106>
        }
        else
        {
            s->last_status = HCSR04_ERR_NOT_READY;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2204      	movs	r2, #4
 8007ca2:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
            s->state = HCSR04_WAIT_RISE;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2201      	movs	r2, #1
 8007caa:	771a      	strb	r2, [r3, #28]

            __HAL_TIM_SET_CAPTUREPOLARITY(s->cfg.htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	685b      	ldr	r3, [r3, #4]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d10a      	bne.n	8007cca <HCSR04_Start+0x4e>
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	6a1a      	ldr	r2, [r3, #32]
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f022 020a 	bic.w	r2, r2, #10
 8007cc6:	621a      	str	r2, [r3, #32]
 8007cc8:	e027      	b.n	8007d1a <HCSR04_Start+0x9e>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	2b04      	cmp	r3, #4
 8007cd0:	d10a      	bne.n	8007ce8 <HCSR04_Start+0x6c>
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	6a1b      	ldr	r3, [r3, #32]
 8007cda:	687a      	ldr	r2, [r7, #4]
 8007cdc:	6812      	ldr	r2, [r2, #0]
 8007cde:	6812      	ldr	r2, [r2, #0]
 8007ce0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007ce4:	6213      	str	r3, [r2, #32]
 8007ce6:	e018      	b.n	8007d1a <HCSR04_Start+0x9e>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	685b      	ldr	r3, [r3, #4]
 8007cec:	2b08      	cmp	r3, #8
 8007cee:	d10a      	bne.n	8007d06 <HCSR04_Start+0x8a>
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	6a1b      	ldr	r3, [r3, #32]
 8007cf8:	687a      	ldr	r2, [r7, #4]
 8007cfa:	6812      	ldr	r2, [r2, #0]
 8007cfc:	6812      	ldr	r2, [r2, #0]
 8007cfe:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007d02:	6213      	str	r3, [r2, #32]
 8007d04:	e009      	b.n	8007d1a <HCSR04_Start+0x9e>
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	6a1b      	ldr	r3, [r3, #32]
 8007d0e:	687a      	ldr	r2, [r7, #4]
 8007d10:	6812      	ldr	r2, [r2, #0]
 8007d12:	6812      	ldr	r2, [r2, #0]
 8007d14:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8007d18:	6213      	str	r3, [r2, #32]
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d108      	bne.n	8007d34 <HCSR04_Start+0xb8>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	681a      	ldr	r2, [r3, #0]
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	6a12      	ldr	r2, [r2, #32]
 8007d30:	621a      	str	r2, [r3, #32]
 8007d32:	e021      	b.n	8007d78 <HCSR04_Start+0xfc>
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	685b      	ldr	r3, [r3, #4]
 8007d38:	2b04      	cmp	r3, #4
 8007d3a:	d108      	bne.n	8007d4e <HCSR04_Start+0xd2>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	687a      	ldr	r2, [r7, #4]
 8007d44:	6812      	ldr	r2, [r2, #0]
 8007d46:	6812      	ldr	r2, [r2, #0]
 8007d48:	6a1b      	ldr	r3, [r3, #32]
 8007d4a:	6213      	str	r3, [r2, #32]
 8007d4c:	e014      	b.n	8007d78 <HCSR04_Start+0xfc>
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	2b08      	cmp	r3, #8
 8007d54:	d108      	bne.n	8007d68 <HCSR04_Start+0xec>
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	687a      	ldr	r2, [r7, #4]
 8007d5e:	6812      	ldr	r2, [r2, #0]
 8007d60:	6812      	ldr	r2, [r2, #0]
 8007d62:	6a1b      	ldr	r3, [r3, #32]
 8007d64:	6213      	str	r3, [r2, #32]
 8007d66:	e007      	b.n	8007d78 <HCSR04_Start+0xfc>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	687a      	ldr	r2, [r7, #4]
 8007d70:	6812      	ldr	r2, [r2, #0]
 8007d72:	6812      	ldr	r2, [r2, #0]
 8007d74:	6a1b      	ldr	r3, [r3, #32]
 8007d76:	6213      	str	r3, [r2, #32]

            trigger_pulse_10us(s);
 8007d78:	6878      	ldr	r0, [r7, #4]
 8007d7a:	f7ff fea3 	bl	8007ac4 <trigger_pulse_10us>
            status = HCSR04_OK;
 8007d7e:	2300      	movs	r3, #0
 8007d80:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 8007d82:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d84:	4618      	mov	r0, r3
 8007d86:	3710      	adds	r7, #16
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	bd80      	pop	{r7, pc}

08007d8c <HCSR04_GetDistanceCm>:

hcsr04_status_t HCSR04_GetDistanceCm(hcsr04_t *s, uint16_t *cm)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b086      	sub	sp, #24
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
 8007d94:	6039      	str	r1, [r7, #0]
    hcsr04_status_t status = HCSR04_ERR_BAD_PARAM;
 8007d96:	2301      	movs	r3, #1
 8007d98:	75fb      	strb	r3, [r7, #23]

    if ((s != NULL) && (cm != NULL))
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	f000 80a7 	beq.w	8007ef0 <HCSR04_GetDistanceCm+0x164>
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	f000 80a3 	beq.w	8007ef0 <HCSR04_GetDistanceCm+0x164>
    {
        if (s->state != HCSR04_IDLE)
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	7f1b      	ldrb	r3, [r3, #28]
 8007dae:	b2db      	uxtb	r3, r3
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d073      	beq.n	8007e9c <HCSR04_GetDistanceCm+0x110>
        {
            s->state = HCSR04_IDLE;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2200      	movs	r2, #0
 8007db8:	771a      	strb	r2, [r3, #28]
            __HAL_TIM_SET_CAPTUREPOLARITY(s->cfg.htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	685b      	ldr	r3, [r3, #4]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d10a      	bne.n	8007dd8 <HCSR04_GetDistanceCm+0x4c>
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	6a1a      	ldr	r2, [r3, #32]
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f022 020a 	bic.w	r2, r2, #10
 8007dd4:	621a      	str	r2, [r3, #32]
 8007dd6:	e027      	b.n	8007e28 <HCSR04_GetDistanceCm+0x9c>
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	685b      	ldr	r3, [r3, #4]
 8007ddc:	2b04      	cmp	r3, #4
 8007dde:	d10a      	bne.n	8007df6 <HCSR04_GetDistanceCm+0x6a>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	6a1b      	ldr	r3, [r3, #32]
 8007de8:	687a      	ldr	r2, [r7, #4]
 8007dea:	6812      	ldr	r2, [r2, #0]
 8007dec:	6812      	ldr	r2, [r2, #0]
 8007dee:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007df2:	6213      	str	r3, [r2, #32]
 8007df4:	e018      	b.n	8007e28 <HCSR04_GetDistanceCm+0x9c>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	685b      	ldr	r3, [r3, #4]
 8007dfa:	2b08      	cmp	r3, #8
 8007dfc:	d10a      	bne.n	8007e14 <HCSR04_GetDistanceCm+0x88>
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	6a1b      	ldr	r3, [r3, #32]
 8007e06:	687a      	ldr	r2, [r7, #4]
 8007e08:	6812      	ldr	r2, [r2, #0]
 8007e0a:	6812      	ldr	r2, [r2, #0]
 8007e0c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007e10:	6213      	str	r3, [r2, #32]
 8007e12:	e009      	b.n	8007e28 <HCSR04_GetDistanceCm+0x9c>
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	6a1b      	ldr	r3, [r3, #32]
 8007e1c:	687a      	ldr	r2, [r7, #4]
 8007e1e:	6812      	ldr	r2, [r2, #0]
 8007e20:	6812      	ldr	r2, [r2, #0]
 8007e22:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8007e26:	6213      	str	r3, [r2, #32]
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	685b      	ldr	r3, [r3, #4]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d108      	bne.n	8007e42 <HCSR04_GetDistanceCm+0xb6>
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	681a      	ldr	r2, [r3, #0]
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	6a12      	ldr	r2, [r2, #32]
 8007e3e:	621a      	str	r2, [r3, #32]
 8007e40:	e021      	b.n	8007e86 <HCSR04_GetDistanceCm+0xfa>
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	685b      	ldr	r3, [r3, #4]
 8007e46:	2b04      	cmp	r3, #4
 8007e48:	d108      	bne.n	8007e5c <HCSR04_GetDistanceCm+0xd0>
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	687a      	ldr	r2, [r7, #4]
 8007e52:	6812      	ldr	r2, [r2, #0]
 8007e54:	6812      	ldr	r2, [r2, #0]
 8007e56:	6a1b      	ldr	r3, [r3, #32]
 8007e58:	6213      	str	r3, [r2, #32]
 8007e5a:	e014      	b.n	8007e86 <HCSR04_GetDistanceCm+0xfa>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	685b      	ldr	r3, [r3, #4]
 8007e60:	2b08      	cmp	r3, #8
 8007e62:	d108      	bne.n	8007e76 <HCSR04_GetDistanceCm+0xea>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	687a      	ldr	r2, [r7, #4]
 8007e6c:	6812      	ldr	r2, [r2, #0]
 8007e6e:	6812      	ldr	r2, [r2, #0]
 8007e70:	6a1b      	ldr	r3, [r3, #32]
 8007e72:	6213      	str	r3, [r2, #32]
 8007e74:	e007      	b.n	8007e86 <HCSR04_GetDistanceCm+0xfa>
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	687a      	ldr	r2, [r7, #4]
 8007e7e:	6812      	ldr	r2, [r2, #0]
 8007e80:	6812      	ldr	r2, [r2, #0]
 8007e82:	6a1b      	ldr	r3, [r3, #32]
 8007e84:	6213      	str	r3, [r2, #32]

            s->last_status = HCSR04_ERR_TIMEOUT;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	2203      	movs	r2, #3
 8007e8a:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
            *cm = HCSR04_MAX_DISTANCE;
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8007e94:	801a      	strh	r2, [r3, #0]
            status = HCSR04_ERR_TIMEOUT;
 8007e96:	2303      	movs	r3, #3
 8007e98:	75fb      	strb	r3, [r7, #23]
 8007e9a:	e029      	b.n	8007ef0 <HCSR04_GetDistanceCm+0x164>
        }
        else if (s->last_status == HCSR04_OK)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8007ea2:	b2db      	uxtb	r3, r3
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d11c      	bne.n	8007ee2 <HCSR04_GetDistanceCm+0x156>
        {
            uint32_t ticks = pulse_ticks(s);
 8007ea8:	6878      	ldr	r0, [r7, #4]
 8007eaa:	f7ff fd79 	bl	80079a0 <pulse_ticks>
 8007eae:	6138      	str	r0, [r7, #16]
            uint32_t us = ticks_to_us(s, ticks);
 8007eb0:	6939      	ldr	r1, [r7, #16]
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	f7ff fd9c 	bl	80079f0 <ticks_to_us>
 8007eb8:	60f8      	str	r0, [r7, #12]

            if (us > MAX_ECHO_US)
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	f645 22a0 	movw	r2, #23200	@ 0x5aa0
 8007ec0:	4293      	cmp	r3, r2
 8007ec2:	d904      	bls.n	8007ece <HCSR04_GetDistanceCm+0x142>
            {
                *cm = HCSR04_MAX_DISTANCE;
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8007eca:	801a      	strh	r2, [r3, #0]
 8007ecc:	e006      	b.n	8007edc <HCSR04_GetDistanceCm+0x150>
            }
            else
            {
                *cm = us_to_cm(us);
 8007ece:	68f8      	ldr	r0, [r7, #12]
 8007ed0:	f7ff fde4 	bl	8007a9c <us_to_cm>
 8007ed4:	4603      	mov	r3, r0
 8007ed6:	461a      	mov	r2, r3
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	801a      	strh	r2, [r3, #0]
            }

            status = HCSR04_OK;
 8007edc:	2300      	movs	r3, #0
 8007ede:	75fb      	strb	r3, [r7, #23]
 8007ee0:	e006      	b.n	8007ef0 <HCSR04_GetDistanceCm+0x164>
        }
        else
        {
            *cm = 0U;
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	801a      	strh	r2, [r3, #0]
            status = s->last_status;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8007eee:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 8007ef0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	3718      	adds	r7, #24
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	bd80      	pop	{r7, pc}
	...

08007efc <HCSR04_IC_Callback>:


void HCSR04_IC_Callback(TIM_HandleTypeDef *htim)
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b084      	sub	sp, #16
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
    if (htim != NULL)
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	f000 80e8 	beq.w	80080dc <HCSR04_IC_Callback+0x1e0>
    {
        uint32_t channel_idx = (uint32_t)htim->Channel;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	7f1b      	ldrb	r3, [r3, #28]
 8007f10:	60fb      	str	r3, [r7, #12]
        hcsr04_t *s = ic_map[channel_idx];
 8007f12:	4a74      	ldr	r2, [pc, #464]	@ (80080e4 <HCSR04_IC_Callback+0x1e8>)
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f1a:	60bb      	str	r3, [r7, #8]

        if (s != NULL)
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	f000 80dc 	beq.w	80080dc <HCSR04_IC_Callback+0x1e0>
        {
            if (s->state == HCSR04_WAIT_RISE)
 8007f24:	68bb      	ldr	r3, [r7, #8]
 8007f26:	7f1b      	ldrb	r3, [r3, #28]
 8007f28:	b2db      	uxtb	r3, r3
 8007f2a:	2b01      	cmp	r3, #1
 8007f2c:	d16a      	bne.n	8008004 <HCSR04_IC_Callback+0x108>
            {
                s->t_rise = (uint32_t)HAL_TIM_ReadCapturedValue(htim, s->cfg.channel);
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	685b      	ldr	r3, [r3, #4]
 8007f32:	4619      	mov	r1, r3
 8007f34:	6878      	ldr	r0, [r7, #4]
 8007f36:	f005 fef3 	bl	800dd20 <HAL_TIM_ReadCapturedValue>
 8007f3a:	4602      	mov	r2, r0
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	621a      	str	r2, [r3, #32]
                s->state = HCSR04_WAIT_FALL;
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	2202      	movs	r2, #2
 8007f44:	771a      	strb	r2, [r3, #28]
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	685b      	ldr	r3, [r3, #4]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d108      	bne.n	8007f60 <HCSR04_IC_Callback+0x64>
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	6a1a      	ldr	r2, [r3, #32]
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f022 020a 	bic.w	r2, r2, #10
 8007f5c:	621a      	str	r2, [r3, #32]
 8007f5e:	e021      	b.n	8007fa4 <HCSR04_IC_Callback+0xa8>
 8007f60:	68bb      	ldr	r3, [r7, #8]
 8007f62:	685b      	ldr	r3, [r3, #4]
 8007f64:	2b04      	cmp	r3, #4
 8007f66:	d108      	bne.n	8007f7a <HCSR04_IC_Callback+0x7e>
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	6a1b      	ldr	r3, [r3, #32]
 8007f6e:	687a      	ldr	r2, [r7, #4]
 8007f70:	6812      	ldr	r2, [r2, #0]
 8007f72:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007f76:	6213      	str	r3, [r2, #32]
 8007f78:	e014      	b.n	8007fa4 <HCSR04_IC_Callback+0xa8>
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	685b      	ldr	r3, [r3, #4]
 8007f7e:	2b08      	cmp	r3, #8
 8007f80:	d108      	bne.n	8007f94 <HCSR04_IC_Callback+0x98>
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	6a1b      	ldr	r3, [r3, #32]
 8007f88:	687a      	ldr	r2, [r7, #4]
 8007f8a:	6812      	ldr	r2, [r2, #0]
 8007f8c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007f90:	6213      	str	r3, [r2, #32]
 8007f92:	e007      	b.n	8007fa4 <HCSR04_IC_Callback+0xa8>
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	6a1b      	ldr	r3, [r3, #32]
 8007f9a:	687a      	ldr	r2, [r7, #4]
 8007f9c:	6812      	ldr	r2, [r2, #0]
 8007f9e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8007fa2:	6213      	str	r3, [r2, #32]
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	685b      	ldr	r3, [r3, #4]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d108      	bne.n	8007fbe <HCSR04_IC_Callback+0xc2>
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	6a1a      	ldr	r2, [r3, #32]
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	f042 0202 	orr.w	r2, r2, #2
 8007fba:	621a      	str	r2, [r3, #32]
            {
                /*MISRA Default case*/
            }
        }
    }
}
 8007fbc:	e08e      	b.n	80080dc <HCSR04_IC_Callback+0x1e0>
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	685b      	ldr	r3, [r3, #4]
 8007fc2:	2b04      	cmp	r3, #4
 8007fc4:	d108      	bne.n	8007fd8 <HCSR04_IC_Callback+0xdc>
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	6a1b      	ldr	r3, [r3, #32]
 8007fcc:	687a      	ldr	r2, [r7, #4]
 8007fce:	6812      	ldr	r2, [r2, #0]
 8007fd0:	f043 0320 	orr.w	r3, r3, #32
 8007fd4:	6213      	str	r3, [r2, #32]
 8007fd6:	e081      	b.n	80080dc <HCSR04_IC_Callback+0x1e0>
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	685b      	ldr	r3, [r3, #4]
 8007fdc:	2b08      	cmp	r3, #8
 8007fde:	d108      	bne.n	8007ff2 <HCSR04_IC_Callback+0xf6>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	6a1b      	ldr	r3, [r3, #32]
 8007fe6:	687a      	ldr	r2, [r7, #4]
 8007fe8:	6812      	ldr	r2, [r2, #0]
 8007fea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007fee:	6213      	str	r3, [r2, #32]
 8007ff0:	e074      	b.n	80080dc <HCSR04_IC_Callback+0x1e0>
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	6a1b      	ldr	r3, [r3, #32]
 8007ff8:	687a      	ldr	r2, [r7, #4]
 8007ffa:	6812      	ldr	r2, [r2, #0]
 8007ffc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8008000:	6213      	str	r3, [r2, #32]
}
 8008002:	e06b      	b.n	80080dc <HCSR04_IC_Callback+0x1e0>
            else if (s->state == HCSR04_WAIT_FALL)
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	7f1b      	ldrb	r3, [r3, #28]
 8008008:	b2db      	uxtb	r3, r3
 800800a:	2b02      	cmp	r3, #2
 800800c:	d166      	bne.n	80080dc <HCSR04_IC_Callback+0x1e0>
                s->t_fall = (uint32_t)HAL_TIM_ReadCapturedValue(htim, s->cfg.channel);
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	685b      	ldr	r3, [r3, #4]
 8008012:	4619      	mov	r1, r3
 8008014:	6878      	ldr	r0, [r7, #4]
 8008016:	f005 fe83 	bl	800dd20 <HAL_TIM_ReadCapturedValue>
 800801a:	4602      	mov	r2, r0
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	625a      	str	r2, [r3, #36]	@ 0x24
                s->state = HCSR04_IDLE;
 8008020:	68bb      	ldr	r3, [r7, #8]
 8008022:	2200      	movs	r2, #0
 8008024:	771a      	strb	r2, [r3, #28]
                s->last_status = HCSR04_OK;
 8008026:	68bb      	ldr	r3, [r7, #8]
 8008028:	2200      	movs	r2, #0
 800802a:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_RISING);
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	685b      	ldr	r3, [r3, #4]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d108      	bne.n	8008048 <HCSR04_IC_Callback+0x14c>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	6a1a      	ldr	r2, [r3, #32]
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f022 020a 	bic.w	r2, r2, #10
 8008044:	621a      	str	r2, [r3, #32]
 8008046:	e021      	b.n	800808c <HCSR04_IC_Callback+0x190>
 8008048:	68bb      	ldr	r3, [r7, #8]
 800804a:	685b      	ldr	r3, [r3, #4]
 800804c:	2b04      	cmp	r3, #4
 800804e:	d108      	bne.n	8008062 <HCSR04_IC_Callback+0x166>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	6a1b      	ldr	r3, [r3, #32]
 8008056:	687a      	ldr	r2, [r7, #4]
 8008058:	6812      	ldr	r2, [r2, #0]
 800805a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800805e:	6213      	str	r3, [r2, #32]
 8008060:	e014      	b.n	800808c <HCSR04_IC_Callback+0x190>
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	685b      	ldr	r3, [r3, #4]
 8008066:	2b08      	cmp	r3, #8
 8008068:	d108      	bne.n	800807c <HCSR04_IC_Callback+0x180>
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	6a1b      	ldr	r3, [r3, #32]
 8008070:	687a      	ldr	r2, [r7, #4]
 8008072:	6812      	ldr	r2, [r2, #0]
 8008074:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8008078:	6213      	str	r3, [r2, #32]
 800807a:	e007      	b.n	800808c <HCSR04_IC_Callback+0x190>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	6a1b      	ldr	r3, [r3, #32]
 8008082:	687a      	ldr	r2, [r7, #4]
 8008084:	6812      	ldr	r2, [r2, #0]
 8008086:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800808a:	6213      	str	r3, [r2, #32]
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	685b      	ldr	r3, [r3, #4]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d106      	bne.n	80080a2 <HCSR04_IC_Callback+0x1a6>
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681a      	ldr	r2, [r3, #0]
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	6a12      	ldr	r2, [r2, #32]
 800809e:	621a      	str	r2, [r3, #32]
}
 80080a0:	e01c      	b.n	80080dc <HCSR04_IC_Callback+0x1e0>
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_RISING);
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	685b      	ldr	r3, [r3, #4]
 80080a6:	2b04      	cmp	r3, #4
 80080a8:	d106      	bne.n	80080b8 <HCSR04_IC_Callback+0x1bc>
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	687a      	ldr	r2, [r7, #4]
 80080b0:	6812      	ldr	r2, [r2, #0]
 80080b2:	6a1b      	ldr	r3, [r3, #32]
 80080b4:	6213      	str	r3, [r2, #32]
}
 80080b6:	e011      	b.n	80080dc <HCSR04_IC_Callback+0x1e0>
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_RISING);
 80080b8:	68bb      	ldr	r3, [r7, #8]
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	2b08      	cmp	r3, #8
 80080be:	d106      	bne.n	80080ce <HCSR04_IC_Callback+0x1d2>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	687a      	ldr	r2, [r7, #4]
 80080c6:	6812      	ldr	r2, [r2, #0]
 80080c8:	6a1b      	ldr	r3, [r3, #32]
 80080ca:	6213      	str	r3, [r2, #32]
}
 80080cc:	e006      	b.n	80080dc <HCSR04_IC_Callback+0x1e0>
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_RISING);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	687a      	ldr	r2, [r7, #4]
 80080d4:	6812      	ldr	r2, [r2, #0]
 80080d6:	6a1b      	ldr	r3, [r3, #32]
 80080d8:	6213      	str	r3, [r2, #32]
}
 80080da:	e7ff      	b.n	80080dc <HCSR04_IC_Callback+0x1e0>
 80080dc:	bf00      	nop
 80080de:	3710      	adds	r7, #16
 80080e0:	46bd      	mov	sp, r7
 80080e2:	bd80      	pop	{r7, pc}
 80080e4:	20001d58 	.word	0x20001d58

080080e8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80080ec:	4b1b      	ldr	r3, [pc, #108]	@ (800815c <MX_I2C1_Init+0x74>)
 80080ee:	4a1c      	ldr	r2, [pc, #112]	@ (8008160 <MX_I2C1_Init+0x78>)
 80080f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 80080f2:	4b1a      	ldr	r3, [pc, #104]	@ (800815c <MX_I2C1_Init+0x74>)
 80080f4:	4a1b      	ldr	r2, [pc, #108]	@ (8008164 <MX_I2C1_Init+0x7c>)
 80080f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80080f8:	4b18      	ldr	r3, [pc, #96]	@ (800815c <MX_I2C1_Init+0x74>)
 80080fa:	2200      	movs	r2, #0
 80080fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80080fe:	4b17      	ldr	r3, [pc, #92]	@ (800815c <MX_I2C1_Init+0x74>)
 8008100:	2201      	movs	r2, #1
 8008102:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8008104:	4b15      	ldr	r3, [pc, #84]	@ (800815c <MX_I2C1_Init+0x74>)
 8008106:	2200      	movs	r2, #0
 8008108:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800810a:	4b14      	ldr	r3, [pc, #80]	@ (800815c <MX_I2C1_Init+0x74>)
 800810c:	2200      	movs	r2, #0
 800810e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8008110:	4b12      	ldr	r3, [pc, #72]	@ (800815c <MX_I2C1_Init+0x74>)
 8008112:	2200      	movs	r2, #0
 8008114:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8008116:	4b11      	ldr	r3, [pc, #68]	@ (800815c <MX_I2C1_Init+0x74>)
 8008118:	2200      	movs	r2, #0
 800811a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800811c:	4b0f      	ldr	r3, [pc, #60]	@ (800815c <MX_I2C1_Init+0x74>)
 800811e:	2200      	movs	r2, #0
 8008120:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8008122:	480e      	ldr	r0, [pc, #56]	@ (800815c <MX_I2C1_Init+0x74>)
 8008124:	f002 fbaa 	bl	800a87c <HAL_I2C_Init>
 8008128:	4603      	mov	r3, r0
 800812a:	2b00      	cmp	r3, #0
 800812c:	d001      	beq.n	8008132 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800812e:	f000 f90f 	bl	8008350 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8008132:	2100      	movs	r1, #0
 8008134:	4809      	ldr	r0, [pc, #36]	@ (800815c <MX_I2C1_Init+0x74>)
 8008136:	f003 fbc7 	bl	800b8c8 <HAL_I2CEx_ConfigAnalogFilter>
 800813a:	4603      	mov	r3, r0
 800813c:	2b00      	cmp	r3, #0
 800813e:	d001      	beq.n	8008144 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8008140:	f000 f906 	bl	8008350 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8008144:	2100      	movs	r1, #0
 8008146:	4805      	ldr	r0, [pc, #20]	@ (800815c <MX_I2C1_Init+0x74>)
 8008148:	f003 fc09 	bl	800b95e <HAL_I2CEx_ConfigDigitalFilter>
 800814c:	4603      	mov	r3, r0
 800814e:	2b00      	cmp	r3, #0
 8008150:	d001      	beq.n	8008156 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8008152:	f000 f8fd 	bl	8008350 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8008156:	bf00      	nop
 8008158:	bd80      	pop	{r7, pc}
 800815a:	bf00      	nop
 800815c:	20001d98 	.word	0x20001d98
 8008160:	40005400 	.word	0x40005400
 8008164:	40b285c2 	.word	0x40b285c2

08008168 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b09e      	sub	sp, #120	@ 0x78
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008170:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8008174:	2200      	movs	r2, #0
 8008176:	601a      	str	r2, [r3, #0]
 8008178:	605a      	str	r2, [r3, #4]
 800817a:	609a      	str	r2, [r3, #8]
 800817c:	60da      	str	r2, [r3, #12]
 800817e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008180:	f107 0310 	add.w	r3, r7, #16
 8008184:	2254      	movs	r2, #84	@ 0x54
 8008186:	2100      	movs	r1, #0
 8008188:	4618      	mov	r0, r3
 800818a:	f00b ff88 	bl	801409e <memset>
  if(i2cHandle->Instance==I2C1)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	4a1f      	ldr	r2, [pc, #124]	@ (8008210 <HAL_I2C_MspInit+0xa8>)
 8008194:	4293      	cmp	r3, r2
 8008196:	d136      	bne.n	8008206 <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8008198:	2340      	movs	r3, #64	@ 0x40
 800819a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800819c:	2300      	movs	r3, #0
 800819e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80081a0:	f107 0310 	add.w	r3, r7, #16
 80081a4:	4618      	mov	r0, r3
 80081a6:	f004 fa3b 	bl	800c620 <HAL_RCCEx_PeriphCLKConfig>
 80081aa:	4603      	mov	r3, r0
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d001      	beq.n	80081b4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80081b0:	f000 f8ce 	bl	8008350 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80081b4:	4b17      	ldr	r3, [pc, #92]	@ (8008214 <HAL_I2C_MspInit+0xac>)
 80081b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081b8:	4a16      	ldr	r2, [pc, #88]	@ (8008214 <HAL_I2C_MspInit+0xac>)
 80081ba:	f043 0302 	orr.w	r3, r3, #2
 80081be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80081c0:	4b14      	ldr	r3, [pc, #80]	@ (8008214 <HAL_I2C_MspInit+0xac>)
 80081c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081c4:	f003 0302 	and.w	r3, r3, #2
 80081c8:	60fb      	str	r3, [r7, #12]
 80081ca:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80081cc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80081d0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80081d2:	2312      	movs	r3, #18
 80081d4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80081d6:	2301      	movs	r3, #1
 80081d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80081da:	2300      	movs	r3, #0
 80081dc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80081de:	2304      	movs	r3, #4
 80081e0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80081e2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80081e6:	4619      	mov	r1, r3
 80081e8:	480b      	ldr	r0, [pc, #44]	@ (8008218 <HAL_I2C_MspInit+0xb0>)
 80081ea:	f002 f995 	bl	800a518 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80081ee:	4b09      	ldr	r3, [pc, #36]	@ (8008214 <HAL_I2C_MspInit+0xac>)
 80081f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081f2:	4a08      	ldr	r2, [pc, #32]	@ (8008214 <HAL_I2C_MspInit+0xac>)
 80081f4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80081f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80081fa:	4b06      	ldr	r3, [pc, #24]	@ (8008214 <HAL_I2C_MspInit+0xac>)
 80081fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008202:	60bb      	str	r3, [r7, #8]
 8008204:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8008206:	bf00      	nop
 8008208:	3778      	adds	r7, #120	@ 0x78
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}
 800820e:	bf00      	nop
 8008210:	40005400 	.word	0x40005400
 8008214:	40021000 	.word	0x40021000
 8008218:	48000400 	.word	0x48000400

0800821c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800821c:	b580      	push	{r7, lr}
 800821e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008220:	f001 fafb 	bl	800981a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008224:	f000 f820 	bl	8008268 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8008228:	f7ff fb12 	bl	8007850 <MX_GPIO_Init>
  MX_DMA_Init();
 800822c:	f7ff fa26 	bl	800767c <MX_DMA_Init>
  MX_CRC_Init();
 8008230:	f7ff f97e 	bl	8007530 <MX_CRC_Init>
  MX_TIM2_Init();
 8008234:	f000 ff9e 	bl	8009174 <MX_TIM2_Init>
  MX_I2C1_Init();
 8008238:	f7ff ff56 	bl	80080e8 <MX_I2C1_Init>
  MX_TIM1_Init();
 800823c:	f000 fee2 	bl	8009004 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8008240:	f001 f9b8 	bl	80095b4 <MX_USART3_UART_Init>
  MX_TIM4_Init();
 8008244:	f001 f800 	bl	8009248 <MX_TIM4_Init>
  MX_TIM5_Init();
 8008248:	f001 f84e 	bl	80092e8 <MX_TIM5_Init>
      for (int i = 0; i < 9; i++)
      {
          HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
      }
  }*/
  HAL_TIM_Base_Start(&htim5);
 800824c:	4805      	ldr	r0, [pc, #20]	@ (8008264 <main+0x48>)
 800824e:	f004 fc8d 	bl	800cb6c <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8008252:	f008 fbc5 	bl	80109e0 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8008256:	f7fd fd1b 	bl	8005c90 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800825a:	f008 fbe5 	bl	8010a28 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800825e:	bf00      	nop
 8008260:	e7fd      	b.n	800825e <main+0x42>
 8008262:	bf00      	nop
 8008264:	20001f28 	.word	0x20001f28

08008268 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b094      	sub	sp, #80	@ 0x50
 800826c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800826e:	f107 0318 	add.w	r3, r7, #24
 8008272:	2238      	movs	r2, #56	@ 0x38
 8008274:	2100      	movs	r1, #0
 8008276:	4618      	mov	r0, r3
 8008278:	f00b ff11 	bl	801409e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800827c:	1d3b      	adds	r3, r7, #4
 800827e:	2200      	movs	r2, #0
 8008280:	601a      	str	r2, [r3, #0]
 8008282:	605a      	str	r2, [r3, #4]
 8008284:	609a      	str	r2, [r3, #8]
 8008286:	60da      	str	r2, [r3, #12]
 8008288:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800828a:	2000      	movs	r0, #0
 800828c:	f003 fbb4 	bl	800b9f8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8008290:	2302      	movs	r3, #2
 8008292:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8008294:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008298:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800829a:	2340      	movs	r3, #64	@ 0x40
 800829c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800829e:	2302      	movs	r3, #2
 80082a0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80082a2:	2302      	movs	r3, #2
 80082a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80082a6:	2304      	movs	r3, #4
 80082a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80082aa:	2355      	movs	r3, #85	@ 0x55
 80082ac:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80082ae:	2302      	movs	r3, #2
 80082b0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80082b2:	2302      	movs	r3, #2
 80082b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80082b6:	2302      	movs	r3, #2
 80082b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80082ba:	f107 0318 	add.w	r3, r7, #24
 80082be:	4618      	mov	r0, r3
 80082c0:	f003 fc4e 	bl	800bb60 <HAL_RCC_OscConfig>
 80082c4:	4603      	mov	r3, r0
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d001      	beq.n	80082ce <SystemClock_Config+0x66>
  {
    Error_Handler();
 80082ca:	f000 f841 	bl	8008350 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80082ce:	230f      	movs	r3, #15
 80082d0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80082d2:	2303      	movs	r3, #3
 80082d4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80082d6:	2300      	movs	r3, #0
 80082d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80082da:	2300      	movs	r3, #0
 80082dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80082de:	2300      	movs	r3, #0
 80082e0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80082e2:	1d3b      	adds	r3, r7, #4
 80082e4:	2104      	movs	r1, #4
 80082e6:	4618      	mov	r0, r3
 80082e8:	f003 ff4c 	bl	800c184 <HAL_RCC_ClockConfig>
 80082ec:	4603      	mov	r3, r0
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d001      	beq.n	80082f6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80082f2:	f000 f82d 	bl	8008350 <Error_Handler>
  }
}
 80082f6:	bf00      	nop
 80082f8:	3750      	adds	r7, #80	@ 0x50
 80082fa:	46bd      	mov	sp, r7
 80082fc:	bd80      	pop	{r7, pc}

080082fe <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80082fe:	b580      	push	{r7, lr}
 8008300:	b082      	sub	sp, #8
 8008302:	af00      	add	r7, sp, #0
 8008304:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800830e:	d102      	bne.n	8008316 <HAL_TIM_IC_CaptureCallback+0x18>
    {
    	HCSR04_IC_Callback(htim);
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f7ff fdf3 	bl	8007efc <HCSR04_IC_Callback>
    }
}
 8008316:	bf00      	nop
 8008318:	3708      	adds	r7, #8
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}
	...

08008320 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b082      	sub	sp, #8
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a06      	ldr	r2, [pc, #24]	@ (8008348 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d101      	bne.n	8008336 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8008332:	f001 fa8b 	bl	800984c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  DWD_CheckStatus(&hard_rt_deadline_wd, htim);
 8008336:	6879      	ldr	r1, [r7, #4]
 8008338:	4804      	ldr	r0, [pc, #16]	@ (800834c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800833a:	f7ff f983 	bl	8007644 <DWD_CheckStatus>
  /* USER CODE END Callback 1 */
}
 800833e:	bf00      	nop
 8008340:	3708      	adds	r7, #8
 8008342:	46bd      	mov	sp, r7
 8008344:	bd80      	pop	{r7, pc}
 8008346:	bf00      	nop
 8008348:	40001000 	.word	0x40001000
 800834c:	200003fc 	.word	0x200003fc

08008350 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008350:	b480      	push	{r7}
 8008352:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8008354:	b672      	cpsid	i
}
 8008356:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8008358:	bf00      	nop
 800835a:	e7fd      	b.n	8008358 <Error_Handler+0x8>

0800835c <clip_duty>:
#include <math.h>

/* -------------------- Helpers -------------------- */

static inline uint8_t clip_duty(uint8_t duty)
{
 800835c:	b480      	push	{r7}
 800835e:	b085      	sub	sp, #20
 8008360:	af00      	add	r7, sp, #0
 8008362:	4603      	mov	r3, r0
 8008364:	71fb      	strb	r3, [r7, #7]
    uint8_t res = duty;
 8008366:	79fb      	ldrb	r3, [r7, #7]
 8008368:	73fb      	strb	r3, [r7, #15]

    if (res > MOTOR_MAX_DUTY)
 800836a:	7bfb      	ldrb	r3, [r7, #15]
 800836c:	2b64      	cmp	r3, #100	@ 0x64
 800836e:	d901      	bls.n	8008374 <clip_duty+0x18>
    {
        res = MOTOR_MAX_DUTY;
 8008370:	2364      	movs	r3, #100	@ 0x64
 8008372:	73fb      	strb	r3, [r7, #15]
    }

    return res;
 8008374:	7bfb      	ldrb	r3, [r7, #15]
}
 8008376:	4618      	mov	r0, r3
 8008378:	3714      	adds	r7, #20
 800837a:	46bd      	mov	sp, r7
 800837c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008380:	4770      	bx	lr
	...

08008384 <compute_pwm>:

static uint16_t compute_pwm(const Motor_t* m, uint8_t duty, Motor_Direction_t dir){
 8008384:	b590      	push	{r4, r7, lr}
 8008386:	b085      	sub	sp, #20
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
 800838c:	460b      	mov	r3, r1
 800838e:	70fb      	strb	r3, [r7, #3]
 8008390:	4613      	mov	r3, r2
 8008392:	70bb      	strb	r3, [r7, #2]
    uint16_t pwm;

    if (duty == MOTOR_MIN_DUTY){
 8008394:	78fb      	ldrb	r3, [r7, #3]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d103      	bne.n	80083a2 <compute_pwm+0x1e>
        pwm = m->calib.pwm_stop;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	891b      	ldrh	r3, [r3, #8]
 800839e:	81fb      	strh	r3, [r7, #14]
 80083a0:	e04d      	b.n	800843e <compute_pwm+0xba>
    }

    else if (dir == CLOCKWISE){
 80083a2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80083a6:	2b01      	cmp	r3, #1
 80083a8:	d120      	bne.n	80083ec <compute_pwm+0x68>
        pwm = m->calib.pwm_stop + (uint16_t)roundf((float)duty * m->calib.pwm_scale_forward / MOTOR_MAX_DUTY);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	891c      	ldrh	r4, [r3, #8]
 80083ae:	78fb      	ldrb	r3, [r7, #3]
 80083b0:	ee07 3a90 	vmov	s15, r3
 80083b4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	895b      	ldrh	r3, [r3, #10]
 80083bc:	ee07 3a90 	vmov	s15, r3
 80083c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80083c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80083c8:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8008448 <compute_pwm+0xc4>
 80083cc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80083d0:	eeb0 0a47 	vmov.f32	s0, s14
 80083d4:	f00d fe20 	bl	8016018 <roundf>
 80083d8:	eef0 7a40 	vmov.f32	s15, s0
 80083dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80083e0:	ee17 3a90 	vmov	r3, s15
 80083e4:	b29b      	uxth	r3, r3
 80083e6:	4423      	add	r3, r4
 80083e8:	81fb      	strh	r3, [r7, #14]
 80083ea:	e028      	b.n	800843e <compute_pwm+0xba>
    }

    else if (dir == COUNTERCLOCKWISE){
 80083ec:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80083f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083f4:	d120      	bne.n	8008438 <compute_pwm+0xb4>
        pwm = m->calib.pwm_stop - (uint16_t)roundf((float)duty * m->calib.pwm_scale_backward / MOTOR_MAX_DUTY);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	891c      	ldrh	r4, [r3, #8]
 80083fa:	78fb      	ldrb	r3, [r7, #3]
 80083fc:	ee07 3a90 	vmov	s15, r3
 8008400:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	899b      	ldrh	r3, [r3, #12]
 8008408:	ee07 3a90 	vmov	s15, r3
 800840c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008410:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008414:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8008448 <compute_pwm+0xc4>
 8008418:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800841c:	eeb0 0a47 	vmov.f32	s0, s14
 8008420:	f00d fdfa 	bl	8016018 <roundf>
 8008424:	eef0 7a40 	vmov.f32	s15, s0
 8008428:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800842c:	ee17 3a90 	vmov	r3, s15
 8008430:	b29b      	uxth	r3, r3
 8008432:	1ae3      	subs	r3, r4, r3
 8008434:	81fb      	strh	r3, [r7, #14]
 8008436:	e002      	b.n	800843e <compute_pwm+0xba>
    }

    else{
        pwm = m->calib.pwm_stop;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	891b      	ldrh	r3, [r3, #8]
 800843c:	81fb      	strh	r3, [r7, #14]
    }

    return pwm;
 800843e:	89fb      	ldrh	r3, [r7, #14]
}
 8008440:	4618      	mov	r0, r3
 8008442:	3714      	adds	r7, #20
 8008444:	46bd      	mov	sp, r7
 8008446:	bd90      	pop	{r4, r7, pc}
 8008448:	42c80000 	.word	0x42c80000

0800844c <apply_pwm>:

static inline void apply_pwm(const Motor_t* m, uint16_t value){
 800844c:	b480      	push	{r7}
 800844e:	b083      	sub	sp, #12
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
 8008454:	460b      	mov	r3, r1
 8008456:	807b      	strh	r3, [r7, #2]
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	685b      	ldr	r3, [r3, #4]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d105      	bne.n	800846c <apply_pwm+0x20>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	887a      	ldrh	r2, [r7, #2]
 8008468:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800846a:	e02c      	b.n	80084c6 <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	685b      	ldr	r3, [r3, #4]
 8008470:	2b04      	cmp	r3, #4
 8008472:	d105      	bne.n	8008480 <apply_pwm+0x34>
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	681a      	ldr	r2, [r3, #0]
 800847a:	887b      	ldrh	r3, [r7, #2]
 800847c:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800847e:	e022      	b.n	80084c6 <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	685b      	ldr	r3, [r3, #4]
 8008484:	2b08      	cmp	r3, #8
 8008486:	d105      	bne.n	8008494 <apply_pwm+0x48>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	681a      	ldr	r2, [r3, #0]
 800848e:	887b      	ldrh	r3, [r7, #2]
 8008490:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8008492:	e018      	b.n	80084c6 <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	685b      	ldr	r3, [r3, #4]
 8008498:	2b0c      	cmp	r3, #12
 800849a:	d105      	bne.n	80084a8 <apply_pwm+0x5c>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	681a      	ldr	r2, [r3, #0]
 80084a2:	887b      	ldrh	r3, [r7, #2]
 80084a4:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80084a6:	e00e      	b.n	80084c6 <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	685b      	ldr	r3, [r3, #4]
 80084ac:	2b10      	cmp	r3, #16
 80084ae:	d105      	bne.n	80084bc <apply_pwm+0x70>
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	681a      	ldr	r2, [r3, #0]
 80084b6:	887b      	ldrh	r3, [r7, #2]
 80084b8:	6493      	str	r3, [r2, #72]	@ 0x48
}
 80084ba:	e004      	b.n	80084c6 <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	681a      	ldr	r2, [r3, #0]
 80084c2:	887b      	ldrh	r3, [r7, #2]
 80084c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80084c6:	bf00      	nop
 80084c8:	370c      	adds	r7, #12
 80084ca:	46bd      	mov	sp, r7
 80084cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d0:	4770      	bx	lr

080084d2 <motor_init>:

/* -------------------- API -------------------- */

Motor_Status_t motor_init(Motor_t* motor, TIM_HandleTypeDef* htim, uint32_t channel, const Motor_Calibration_t* calib)
{
 80084d2:	b580      	push	{r7, lr}
 80084d4:	b086      	sub	sp, #24
 80084d6:	af00      	add	r7, sp, #0
 80084d8:	60f8      	str	r0, [r7, #12]
 80084da:	60b9      	str	r1, [r7, #8]
 80084dc:	607a      	str	r2, [r7, #4]
 80084de:	603b      	str	r3, [r7, #0]
    Motor_Status_t status = MOTOR_ERR;
 80084e0:	23ff      	movs	r3, #255	@ 0xff
 80084e2:	75fb      	strb	r3, [r7, #23]

    if ((motor != NULL) && (htim != NULL) && (calib != NULL))
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d01e      	beq.n	8008528 <motor_init+0x56>
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d01b      	beq.n	8008528 <motor_init+0x56>
 80084f0:	683b      	ldr	r3, [r7, #0]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d018      	beq.n	8008528 <motor_init+0x56>
    {
        motor->htim = htim;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	68ba      	ldr	r2, [r7, #8]
 80084fa:	601a      	str	r2, [r3, #0]
        motor->channel = channel;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	687a      	ldr	r2, [r7, #4]
 8008500:	605a      	str	r2, [r3, #4]
        motor->calib = *calib;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	683a      	ldr	r2, [r7, #0]
 8008506:	3308      	adds	r3, #8
 8008508:	6810      	ldr	r0, [r2, #0]
 800850a:	6018      	str	r0, [r3, #0]
 800850c:	8892      	ldrh	r2, [r2, #4]
 800850e:	809a      	strh	r2, [r3, #4]

        apply_pwm(motor, calib->pwm_stop);
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	881b      	ldrh	r3, [r3, #0]
 8008514:	4619      	mov	r1, r3
 8008516:	68f8      	ldr	r0, [r7, #12]
 8008518:	f7ff ff98 	bl	800844c <apply_pwm>
        (void)HAL_TIM_PWM_Start(htim, channel);
 800851c:	6879      	ldr	r1, [r7, #4]
 800851e:	68b8      	ldr	r0, [r7, #8]
 8008520:	f004 fc92 	bl	800ce48 <HAL_TIM_PWM_Start>

        status = MOTOR_OK;
 8008524:	2300      	movs	r3, #0
 8008526:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 8008528:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800852c:	4618      	mov	r0, r3
 800852e:	3718      	adds	r7, #24
 8008530:	46bd      	mov	sp, r7
 8008532:	bd80      	pop	{r7, pc}

08008534 <motor_set>:

Motor_Status_t motor_set(const Motor_t* motor, uint8_t duty, Motor_Direction_t dir)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b084      	sub	sp, #16
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
 800853c:	460b      	mov	r3, r1
 800853e:	70fb      	strb	r3, [r7, #3]
 8008540:	4613      	mov	r3, r2
 8008542:	70bb      	strb	r3, [r7, #2]
    Motor_Status_t status = MOTOR_ERR;
 8008544:	23ff      	movs	r3, #255	@ 0xff
 8008546:	73fb      	strb	r3, [r7, #15]

    if (motor != NULL)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d013      	beq.n	8008576 <motor_set+0x42>
    {
        uint8_t safe_duty = clip_duty(duty);
 800854e:	78fb      	ldrb	r3, [r7, #3]
 8008550:	4618      	mov	r0, r3
 8008552:	f7ff ff03 	bl	800835c <clip_duty>
 8008556:	4603      	mov	r3, r0
 8008558:	73bb      	strb	r3, [r7, #14]

        apply_pwm(motor, compute_pwm(motor, safe_duty, dir));
 800855a:	f997 2002 	ldrsb.w	r2, [r7, #2]
 800855e:	7bbb      	ldrb	r3, [r7, #14]
 8008560:	4619      	mov	r1, r3
 8008562:	6878      	ldr	r0, [r7, #4]
 8008564:	f7ff ff0e 	bl	8008384 <compute_pwm>
 8008568:	4603      	mov	r3, r0
 800856a:	4619      	mov	r1, r3
 800856c:	6878      	ldr	r0, [r7, #4]
 800856e:	f7ff ff6d 	bl	800844c <apply_pwm>

        status = MOTOR_OK;
 8008572:	2300      	movs	r3, #0
 8008574:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8008576:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800857a:	4618      	mov	r0, r3
 800857c:	3710      	adds	r7, #16
 800857e:	46bd      	mov	sp, r7
 8008580:	bd80      	pop	{r7, pc}

08008582 <mpu6050_write_reg>:
#define MPU6050_I2C_TIMEOUT_MS   100u

/* -------------------- Low-level helpers (static) -------------------- */

static MPU60X0_StatusTypeDef mpu6050_write_reg(mpu6050_t* dev, uint8_t reg, uint8_t val)
{
 8008582:	b580      	push	{r7, lr}
 8008584:	b088      	sub	sp, #32
 8008586:	af04      	add	r7, sp, #16
 8008588:	6078      	str	r0, [r7, #4]
 800858a:	460b      	mov	r3, r1
 800858c:	70fb      	strb	r3, [r7, #3]
 800858e:	4613      	mov	r3, r2
 8008590:	70bb      	strb	r3, [r7, #2]
    MPU60X0_StatusTypeDef status = MPU6050_ERR_COMM;
 8008592:	2302      	movs	r3, #2
 8008594:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d015      	beq.n	80085c8 <mpu6050_write_reg+0x46>
    {
        HAL_StatusTypeDef hal_status = HAL_I2C_Mem_Write(dev->i2c, dev->address, (uint16_t)reg,
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6818      	ldr	r0, [r3, #0]
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	8899      	ldrh	r1, [r3, #4]
 80085a4:	78fb      	ldrb	r3, [r7, #3]
 80085a6:	b29a      	uxth	r2, r3
 80085a8:	2364      	movs	r3, #100	@ 0x64
 80085aa:	9302      	str	r3, [sp, #8]
 80085ac:	2301      	movs	r3, #1
 80085ae:	9301      	str	r3, [sp, #4]
 80085b0:	1cbb      	adds	r3, r7, #2
 80085b2:	9300      	str	r3, [sp, #0]
 80085b4:	2301      	movs	r3, #1
 80085b6:	f002 fc0b 	bl	800add0 <HAL_I2C_Mem_Write>
 80085ba:	4603      	mov	r3, r0
 80085bc:	73bb      	strb	r3, [r7, #14]
                                                         I2C_MEMADD_SIZE_8BIT, &val, 1U,
                                                         MPU6050_I2C_TIMEOUT_MS);

        if (hal_status == HAL_OK)
 80085be:	7bbb      	ldrb	r3, [r7, #14]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d101      	bne.n	80085c8 <mpu6050_write_reg+0x46>
        {
            status = MPU6050_OK;
 80085c4:	2300      	movs	r3, #0
 80085c6:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 80085c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80085ca:	4618      	mov	r0, r3
 80085cc:	3710      	adds	r7, #16
 80085ce:	46bd      	mov	sp, r7
 80085d0:	bd80      	pop	{r7, pc}

080085d2 <mpu6050_read_reg>:

static MPU60X0_StatusTypeDef mpu6050_read_reg(mpu6050_t* dev, uint8_t reg, uint8_t* val)
{
 80085d2:	b580      	push	{r7, lr}
 80085d4:	b08a      	sub	sp, #40	@ 0x28
 80085d6:	af04      	add	r7, sp, #16
 80085d8:	60f8      	str	r0, [r7, #12]
 80085da:	460b      	mov	r3, r1
 80085dc:	607a      	str	r2, [r7, #4]
 80085de:	72fb      	strb	r3, [r7, #11]
    MPU60X0_StatusTypeDef status = MPU6050_ERR_COMM;
 80085e0:	2302      	movs	r3, #2
 80085e2:	75fb      	strb	r3, [r7, #23]

    if ((dev != NULL) && (val != NULL))
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d018      	beq.n	800861c <mpu6050_read_reg+0x4a>
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d015      	beq.n	800861c <mpu6050_read_reg+0x4a>
    {
        HAL_StatusTypeDef hal_status = HAL_I2C_Mem_Read(dev->i2c, dev->address, (uint16_t)reg,
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	6818      	ldr	r0, [r3, #0]
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	8899      	ldrh	r1, [r3, #4]
 80085f8:	7afb      	ldrb	r3, [r7, #11]
 80085fa:	b29a      	uxth	r2, r3
 80085fc:	2364      	movs	r3, #100	@ 0x64
 80085fe:	9302      	str	r3, [sp, #8]
 8008600:	2301      	movs	r3, #1
 8008602:	9301      	str	r3, [sp, #4]
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	9300      	str	r3, [sp, #0]
 8008608:	2301      	movs	r3, #1
 800860a:	f002 fcf5 	bl	800aff8 <HAL_I2C_Mem_Read>
 800860e:	4603      	mov	r3, r0
 8008610:	75bb      	strb	r3, [r7, #22]
                                                        I2C_MEMADD_SIZE_8BIT, val, 1U,
                                                        MPU6050_I2C_TIMEOUT_MS);

        if (hal_status == HAL_OK)
 8008612:	7dbb      	ldrb	r3, [r7, #22]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d101      	bne.n	800861c <mpu6050_read_reg+0x4a>
        {
            status = MPU6050_OK;
 8008618:	2300      	movs	r3, #0
 800861a:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800861c:	7dfb      	ldrb	r3, [r7, #23]
}
 800861e:	4618      	mov	r0, r3
 8008620:	3718      	adds	r7, #24
 8008622:	46bd      	mov	sp, r7
 8008624:	bd80      	pop	{r7, pc}

08008626 <mpu6050_read_bytes>:

static MPU60X0_StatusTypeDef mpu6050_read_bytes(mpu6050_t* dev, uint8_t reg, uint8_t* buf, uint16_t len)
{
 8008626:	b580      	push	{r7, lr}
 8008628:	b08a      	sub	sp, #40	@ 0x28
 800862a:	af04      	add	r7, sp, #16
 800862c:	60f8      	str	r0, [r7, #12]
 800862e:	607a      	str	r2, [r7, #4]
 8008630:	461a      	mov	r2, r3
 8008632:	460b      	mov	r3, r1
 8008634:	72fb      	strb	r3, [r7, #11]
 8008636:	4613      	mov	r3, r2
 8008638:	813b      	strh	r3, [r7, #8]
    MPU60X0_StatusTypeDef status = MPU6050_ERR_COMM;
 800863a:	2302      	movs	r3, #2
 800863c:	75fb      	strb	r3, [r7, #23]

    if ((dev != NULL) && (buf != NULL))
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d018      	beq.n	8008676 <mpu6050_read_bytes+0x50>
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d015      	beq.n	8008676 <mpu6050_read_bytes+0x50>
    {
        HAL_StatusTypeDef hal_status = HAL_I2C_Mem_Read(dev->i2c, dev->address, (uint16_t)reg,
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	6818      	ldr	r0, [r3, #0]
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	8899      	ldrh	r1, [r3, #4]
 8008652:	7afb      	ldrb	r3, [r7, #11]
 8008654:	b29a      	uxth	r2, r3
 8008656:	2364      	movs	r3, #100	@ 0x64
 8008658:	9302      	str	r3, [sp, #8]
 800865a:	893b      	ldrh	r3, [r7, #8]
 800865c:	9301      	str	r3, [sp, #4]
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	9300      	str	r3, [sp, #0]
 8008662:	2301      	movs	r3, #1
 8008664:	f002 fcc8 	bl	800aff8 <HAL_I2C_Mem_Read>
 8008668:	4603      	mov	r3, r0
 800866a:	75bb      	strb	r3, [r7, #22]
                                                        I2C_MEMADD_SIZE_8BIT, buf, len,
                                                        MPU6050_I2C_TIMEOUT_MS);

        if (hal_status == HAL_OK)
 800866c:	7dbb      	ldrb	r3, [r7, #22]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d101      	bne.n	8008676 <mpu6050_read_bytes+0x50>
        {
            status = MPU6050_OK;
 8008672:	2300      	movs	r3, #0
 8008674:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 8008676:	7dfb      	ldrb	r3, [r7, #23]
}
 8008678:	4618      	mov	r0, r3
 800867a:	3718      	adds	r7, #24
 800867c:	46bd      	mov	sp, r7
 800867e:	bd80      	pop	{r7, pc}

08008680 <mpu6050_read_axis>:

static MPU60X0_StatusTypeDef mpu6050_read_axis(mpu6050_t* dev, uint8_t reg_h, float sensitivity, float* out)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b086      	sub	sp, #24
 8008684:	af00      	add	r7, sp, #0
 8008686:	60f8      	str	r0, [r7, #12]
 8008688:	460b      	mov	r3, r1
 800868a:	ed87 0a01 	vstr	s0, [r7, #4]
 800868e:	603a      	str	r2, [r7, #0]
 8008690:	72fb      	strb	r3, [r7, #11]
    MPU60X0_StatusTypeDef status = MPU6050_ERR;
 8008692:	2301      	movs	r3, #1
 8008694:	75fb      	strb	r3, [r7, #23]
    uint8_t buf[2];

    if ((dev != NULL) && (out != NULL))
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	2b00      	cmp	r3, #0
 800869a:	d029      	beq.n	80086f0 <mpu6050_read_axis+0x70>
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d026      	beq.n	80086f0 <mpu6050_read_axis+0x70>
    {
        if (mpu6050_read_bytes(dev, reg_h, buf, 2U) != MPU6050_OK)
 80086a2:	f107 0210 	add.w	r2, r7, #16
 80086a6:	7af9      	ldrb	r1, [r7, #11]
 80086a8:	2302      	movs	r3, #2
 80086aa:	68f8      	ldr	r0, [r7, #12]
 80086ac:	f7ff ffbb 	bl	8008626 <mpu6050_read_bytes>
 80086b0:	4603      	mov	r3, r0
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d002      	beq.n	80086bc <mpu6050_read_axis+0x3c>
        {
            status = MPU6050_ERR_COMM;
 80086b6:	2302      	movs	r3, #2
 80086b8:	75fb      	strb	r3, [r7, #23]
 80086ba:	e019      	b.n	80086f0 <mpu6050_read_axis+0x70>
        }
        else
        {
            /* MISRA: Converti in unsigned per l'operazione bitwise, poi casta a signed */
            uint16_t raw_u = ((uint16_t)buf[0] << 8U) | (uint16_t)buf[1];
 80086bc:	7c3b      	ldrb	r3, [r7, #16]
 80086be:	b21b      	sxth	r3, r3
 80086c0:	021b      	lsls	r3, r3, #8
 80086c2:	b21a      	sxth	r2, r3
 80086c4:	7c7b      	ldrb	r3, [r7, #17]
 80086c6:	b21b      	sxth	r3, r3
 80086c8:	4313      	orrs	r3, r2
 80086ca:	b21b      	sxth	r3, r3
 80086cc:	82bb      	strh	r3, [r7, #20]
            int16_t raw_s = (int16_t)raw_u;
 80086ce:	8abb      	ldrh	r3, [r7, #20]
 80086d0:	827b      	strh	r3, [r7, #18]

            *out = (float)raw_s / sensitivity;
 80086d2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80086d6:	ee07 3a90 	vmov	s15, r3
 80086da:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80086de:	ed97 7a01 	vldr	s14, [r7, #4]
 80086e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	edc3 7a00 	vstr	s15, [r3]
            status = MPU6050_OK;
 80086ec:	2300      	movs	r3, #0
 80086ee:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 80086f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80086f2:	4618      	mov	r0, r3
 80086f4:	3718      	adds	r7, #24
 80086f6:	46bd      	mov	sp, r7
 80086f8:	bd80      	pop	{r7, pc}
	...

080086fc <mpu6050_gyro_sensitivity>:

    return sensitivity;
}

static float mpu6050_gyro_sensitivity(mpu6050_gyro_fs_t range)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b085      	sub	sp, #20
 8008700:	af00      	add	r7, sp, #0
 8008702:	4603      	mov	r3, r0
 8008704:	71fb      	strb	r3, [r7, #7]
    float sensitivity;

    switch (range)
 8008706:	79fb      	ldrb	r3, [r7, #7]
 8008708:	2b03      	cmp	r3, #3
 800870a:	d817      	bhi.n	800873c <mpu6050_gyro_sensitivity+0x40>
 800870c:	a201      	add	r2, pc, #4	@ (adr r2, 8008714 <mpu6050_gyro_sensitivity+0x18>)
 800870e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008712:	bf00      	nop
 8008714:	08008725 	.word	0x08008725
 8008718:	0800872b 	.word	0x0800872b
 800871c:	08008731 	.word	0x08008731
 8008720:	08008737 	.word	0x08008737
    {
        case MPU6050_GYRO_FS_250DPS:
            sensitivity = 131.0f;
 8008724:	4b0c      	ldr	r3, [pc, #48]	@ (8008758 <mpu6050_gyro_sensitivity+0x5c>)
 8008726:	60fb      	str	r3, [r7, #12]
            break;
 8008728:	e00b      	b.n	8008742 <mpu6050_gyro_sensitivity+0x46>
        case MPU6050_GYRO_FS_500DPS:
            sensitivity = 65.5f;
 800872a:	4b0c      	ldr	r3, [pc, #48]	@ (800875c <mpu6050_gyro_sensitivity+0x60>)
 800872c:	60fb      	str	r3, [r7, #12]
            break;
 800872e:	e008      	b.n	8008742 <mpu6050_gyro_sensitivity+0x46>
        case MPU6050_GYRO_FS_1000DPS:
            sensitivity = 32.8f;
 8008730:	4b0b      	ldr	r3, [pc, #44]	@ (8008760 <mpu6050_gyro_sensitivity+0x64>)
 8008732:	60fb      	str	r3, [r7, #12]
            break;
 8008734:	e005      	b.n	8008742 <mpu6050_gyro_sensitivity+0x46>
        case MPU6050_GYRO_FS_2000DPS:
            sensitivity = 16.4f;
 8008736:	4b0b      	ldr	r3, [pc, #44]	@ (8008764 <mpu6050_gyro_sensitivity+0x68>)
 8008738:	60fb      	str	r3, [r7, #12]
            break;
 800873a:	e002      	b.n	8008742 <mpu6050_gyro_sensitivity+0x46>
        default:
            sensitivity = 131.0f;
 800873c:	4b06      	ldr	r3, [pc, #24]	@ (8008758 <mpu6050_gyro_sensitivity+0x5c>)
 800873e:	60fb      	str	r3, [r7, #12]
            break;
 8008740:	bf00      	nop
    }

    return sensitivity;
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	ee07 3a90 	vmov	s15, r3
}
 8008748:	eeb0 0a67 	vmov.f32	s0, s15
 800874c:	3714      	adds	r7, #20
 800874e:	46bd      	mov	sp, r7
 8008750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008754:	4770      	bx	lr
 8008756:	bf00      	nop
 8008758:	43030000 	.word	0x43030000
 800875c:	42830000 	.word	0x42830000
 8008760:	42033333 	.word	0x42033333
 8008764:	41833333 	.word	0x41833333

08008768 <mpu6050_reset>:

/* -------------------- Helper configurazione (static) -------------------- */

static MPU60X0_StatusTypeDef mpu6050_reset(mpu6050_t* dev)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b084      	sub	sp, #16
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
    MPU60X0_StatusTypeDef status = MPU6050_ERR;
 8008770:	2301      	movs	r3, #1
 8008772:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2b00      	cmp	r3, #0
 8008778:	d00f      	beq.n	800879a <mpu6050_reset+0x32>
    {
        if (mpu6050_write_reg(dev, PWR_MGMT_1, DEVICE_RESET) != MPU6050_OK)
 800877a:	2280      	movs	r2, #128	@ 0x80
 800877c:	216b      	movs	r1, #107	@ 0x6b
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f7ff feff 	bl	8008582 <mpu6050_write_reg>
 8008784:	4603      	mov	r3, r0
 8008786:	2b00      	cmp	r3, #0
 8008788:	d002      	beq.n	8008790 <mpu6050_reset+0x28>
        {
            status = MPU6050_ERR_COMM;
 800878a:	2302      	movs	r3, #2
 800878c:	73fb      	strb	r3, [r7, #15]
 800878e:	e004      	b.n	800879a <mpu6050_reset+0x32>
        }
        else
        {
            HAL_Delay(100U);
 8008790:	2064      	movs	r0, #100	@ 0x64
 8008792:	f001 f879 	bl	8009888 <HAL_Delay>
            status = MPU6050_OK;
 8008796:	2300      	movs	r3, #0
 8008798:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 800879a:	7bfb      	ldrb	r3, [r7, #15]
}
 800879c:	4618      	mov	r0, r3
 800879e:	3710      	adds	r7, #16
 80087a0:	46bd      	mov	sp, r7
 80087a2:	bd80      	pop	{r7, pc}

080087a4 <mpu6050_wake>:

static MPU60X0_StatusTypeDef mpu6050_wake(mpu6050_t* dev)
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b084      	sub	sp, #16
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
    MPU60X0_StatusTypeDef status = MPU6050_ERR;
 80087ac:	2301      	movs	r3, #1
 80087ae:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d00c      	beq.n	80087d0 <mpu6050_wake+0x2c>
    {
        if (mpu6050_write_reg(dev, PWR_MGMT_1, PWR_MGMT_WAKE) != MPU6050_OK)
 80087b6:	2200      	movs	r2, #0
 80087b8:	216b      	movs	r1, #107	@ 0x6b
 80087ba:	6878      	ldr	r0, [r7, #4]
 80087bc:	f7ff fee1 	bl	8008582 <mpu6050_write_reg>
 80087c0:	4603      	mov	r3, r0
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d002      	beq.n	80087cc <mpu6050_wake+0x28>
        {
            status = MPU6050_ERR_COMM;
 80087c6:	2302      	movs	r3, #2
 80087c8:	73fb      	strb	r3, [r7, #15]
 80087ca:	e001      	b.n	80087d0 <mpu6050_wake+0x2c>
        }
        else
        {
            status = MPU6050_OK;
 80087cc:	2300      	movs	r3, #0
 80087ce:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 80087d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	3710      	adds	r7, #16
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}

080087da <mpu6050_set_accel_range_lowlevel>:

static MPU60X0_StatusTypeDef mpu6050_set_accel_range_lowlevel(mpu6050_t* dev, mpu6050_accel_fs_t range)
{
 80087da:	b580      	push	{r7, lr}
 80087dc:	b084      	sub	sp, #16
 80087de:	af00      	add	r7, sp, #0
 80087e0:	6078      	str	r0, [r7, #4]
 80087e2:	460b      	mov	r3, r1
 80087e4:	70fb      	strb	r3, [r7, #3]
    MPU60X0_StatusTypeDef status = MPU6050_ERR;
 80087e6:	2301      	movs	r3, #1
 80087e8:	73fb      	strb	r3, [r7, #15]
    uint8_t reg = 0U;
 80087ea:	2300      	movs	r3, #0
 80087ec:	73bb      	strb	r3, [r7, #14]

    if (dev != NULL)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d026      	beq.n	8008842 <mpu6050_set_accel_range_lowlevel+0x68>
    {
        if (mpu6050_read_reg(dev, ACCEL_CONFIG, &reg) != MPU6050_OK)
 80087f4:	f107 030e 	add.w	r3, r7, #14
 80087f8:	461a      	mov	r2, r3
 80087fa:	211c      	movs	r1, #28
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	f7ff fee8 	bl	80085d2 <mpu6050_read_reg>
 8008802:	4603      	mov	r3, r0
 8008804:	2b00      	cmp	r3, #0
 8008806:	d002      	beq.n	800880e <mpu6050_set_accel_range_lowlevel+0x34>
        {
            status = MPU6050_ERR_COMM;
 8008808:	2302      	movs	r3, #2
 800880a:	73fb      	strb	r3, [r7, #15]
 800880c:	e019      	b.n	8008842 <mpu6050_set_accel_range_lowlevel+0x68>
        }
        else
        {
            reg &= (uint8_t)(~0x18U);
 800880e:	7bbb      	ldrb	r3, [r7, #14]
 8008810:	f023 0318 	bic.w	r3, r3, #24
 8008814:	b2db      	uxtb	r3, r3
 8008816:	73bb      	strb	r3, [r7, #14]
            reg |= (uint8_t)((uint8_t)range << 3U);
 8008818:	78fb      	ldrb	r3, [r7, #3]
 800881a:	00db      	lsls	r3, r3, #3
 800881c:	b2da      	uxtb	r2, r3
 800881e:	7bbb      	ldrb	r3, [r7, #14]
 8008820:	4313      	orrs	r3, r2
 8008822:	b2db      	uxtb	r3, r3
 8008824:	73bb      	strb	r3, [r7, #14]

            if (mpu6050_write_reg(dev, ACCEL_CONFIG, reg) != MPU6050_OK)
 8008826:	7bbb      	ldrb	r3, [r7, #14]
 8008828:	461a      	mov	r2, r3
 800882a:	211c      	movs	r1, #28
 800882c:	6878      	ldr	r0, [r7, #4]
 800882e:	f7ff fea8 	bl	8008582 <mpu6050_write_reg>
 8008832:	4603      	mov	r3, r0
 8008834:	2b00      	cmp	r3, #0
 8008836:	d002      	beq.n	800883e <mpu6050_set_accel_range_lowlevel+0x64>
            {
                status = MPU6050_ERR_COMM;
 8008838:	2302      	movs	r3, #2
 800883a:	73fb      	strb	r3, [r7, #15]
 800883c:	e001      	b.n	8008842 <mpu6050_set_accel_range_lowlevel+0x68>
            }
            else
            {
                status = MPU6050_OK;
 800883e:	2300      	movs	r3, #0
 8008840:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return status;
 8008842:	7bfb      	ldrb	r3, [r7, #15]
}
 8008844:	4618      	mov	r0, r3
 8008846:	3710      	adds	r7, #16
 8008848:	46bd      	mov	sp, r7
 800884a:	bd80      	pop	{r7, pc}

0800884c <mpu6050_set_gyro_range_lowlevel>:

static MPU60X0_StatusTypeDef mpu6050_set_gyro_range_lowlevel(mpu6050_t* dev, mpu6050_gyro_fs_t range)
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b084      	sub	sp, #16
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
 8008854:	460b      	mov	r3, r1
 8008856:	70fb      	strb	r3, [r7, #3]
    MPU60X0_StatusTypeDef status = MPU6050_ERR;
 8008858:	2301      	movs	r3, #1
 800885a:	73fb      	strb	r3, [r7, #15]
    uint8_t reg = 0U;
 800885c:	2300      	movs	r3, #0
 800885e:	73bb      	strb	r3, [r7, #14]

    if (dev != NULL)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d026      	beq.n	80088b4 <mpu6050_set_gyro_range_lowlevel+0x68>
    {
        if (mpu6050_read_reg(dev, GYRO_CONFIG, &reg) != MPU6050_OK)
 8008866:	f107 030e 	add.w	r3, r7, #14
 800886a:	461a      	mov	r2, r3
 800886c:	211b      	movs	r1, #27
 800886e:	6878      	ldr	r0, [r7, #4]
 8008870:	f7ff feaf 	bl	80085d2 <mpu6050_read_reg>
 8008874:	4603      	mov	r3, r0
 8008876:	2b00      	cmp	r3, #0
 8008878:	d002      	beq.n	8008880 <mpu6050_set_gyro_range_lowlevel+0x34>
        {
            status = MPU6050_ERR_COMM;
 800887a:	2302      	movs	r3, #2
 800887c:	73fb      	strb	r3, [r7, #15]
 800887e:	e019      	b.n	80088b4 <mpu6050_set_gyro_range_lowlevel+0x68>
        }
        else
        {
            reg &= (uint8_t)(~0x18U);
 8008880:	7bbb      	ldrb	r3, [r7, #14]
 8008882:	f023 0318 	bic.w	r3, r3, #24
 8008886:	b2db      	uxtb	r3, r3
 8008888:	73bb      	strb	r3, [r7, #14]
            reg |= (uint8_t)((uint8_t)range << 3U);
 800888a:	78fb      	ldrb	r3, [r7, #3]
 800888c:	00db      	lsls	r3, r3, #3
 800888e:	b2da      	uxtb	r2, r3
 8008890:	7bbb      	ldrb	r3, [r7, #14]
 8008892:	4313      	orrs	r3, r2
 8008894:	b2db      	uxtb	r3, r3
 8008896:	73bb      	strb	r3, [r7, #14]

            if (mpu6050_write_reg(dev, GYRO_CONFIG, reg) != MPU6050_OK)
 8008898:	7bbb      	ldrb	r3, [r7, #14]
 800889a:	461a      	mov	r2, r3
 800889c:	211b      	movs	r1, #27
 800889e:	6878      	ldr	r0, [r7, #4]
 80088a0:	f7ff fe6f 	bl	8008582 <mpu6050_write_reg>
 80088a4:	4603      	mov	r3, r0
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d002      	beq.n	80088b0 <mpu6050_set_gyro_range_lowlevel+0x64>
            {
                status = MPU6050_ERR_COMM;
 80088aa:	2302      	movs	r3, #2
 80088ac:	73fb      	strb	r3, [r7, #15]
 80088ae:	e001      	b.n	80088b4 <mpu6050_set_gyro_range_lowlevel+0x68>
            }
            else
            {
                status = MPU6050_OK;
 80088b0:	2300      	movs	r3, #0
 80088b2:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return status;
 80088b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80088b6:	4618      	mov	r0, r3
 80088b8:	3710      	adds	r7, #16
 80088ba:	46bd      	mov	sp, r7
 80088bc:	bd80      	pop	{r7, pc}

080088be <mpu6050_apply_config>:


static MPU60X0_StatusTypeDef mpu6050_apply_config(mpu6050_t* dev, const mpu6050_config_t* cfg)
{
 80088be:	b580      	push	{r7, lr}
 80088c0:	b084      	sub	sp, #16
 80088c2:	af00      	add	r7, sp, #0
 80088c4:	6078      	str	r0, [r7, #4]
 80088c6:	6039      	str	r1, [r7, #0]
    MPU60X0_StatusTypeDef st = MPU6050_ERR;
 80088c8:	2301      	movs	r3, #1
 80088ca:	73fb      	strb	r3, [r7, #15]

    if ((dev != NULL) && (cfg != NULL))
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d036      	beq.n	8008940 <mpu6050_apply_config+0x82>
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d033      	beq.n	8008940 <mpu6050_apply_config+0x82>
    {
        st = mpu6050_set_dlpf(dev, cfg->dlpf_cfg);
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	781b      	ldrb	r3, [r3, #0]
 80088dc:	4619      	mov	r1, r3
 80088de:	6878      	ldr	r0, [r7, #4]
 80088e0:	f000 f8ac 	bl	8008a3c <mpu6050_set_dlpf>
 80088e4:	4603      	mov	r3, r0
 80088e6:	73fb      	strb	r3, [r7, #15]

        if (st == MPU6050_OK)
 80088e8:	7bfb      	ldrb	r3, [r7, #15]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d107      	bne.n	80088fe <mpu6050_apply_config+0x40>
        {
            st = mpu6050_set_sample_div(dev, cfg->smplrt_div);
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	785b      	ldrb	r3, [r3, #1]
 80088f2:	4619      	mov	r1, r3
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	f000 f8df 	bl	8008ab8 <mpu6050_set_sample_div>
 80088fa:	4603      	mov	r3, r0
 80088fc:	73fb      	strb	r3, [r7, #15]
        }

        if (st == MPU6050_OK)
 80088fe:	7bfb      	ldrb	r3, [r7, #15]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d107      	bne.n	8008914 <mpu6050_apply_config+0x56>
        {
            st = mpu6050_set_accel_fs(dev, cfg->accel_range);
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	789b      	ldrb	r3, [r3, #2]
 8008908:	4619      	mov	r1, r3
 800890a:	6878      	ldr	r0, [r7, #4]
 800890c:	f000 f8f5 	bl	8008afa <mpu6050_set_accel_fs>
 8008910:	4603      	mov	r3, r0
 8008912:	73fb      	strb	r3, [r7, #15]
        }

        if (st == MPU6050_OK)
 8008914:	7bfb      	ldrb	r3, [r7, #15]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d107      	bne.n	800892a <mpu6050_apply_config+0x6c>
        {
            st = mpu6050_set_gyro_fs(dev, cfg->gyro_range);
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	78db      	ldrb	r3, [r3, #3]
 800891e:	4619      	mov	r1, r3
 8008920:	6878      	ldr	r0, [r7, #4]
 8008922:	f000 f90d 	bl	8008b40 <mpu6050_set_gyro_fs>
 8008926:	4603      	mov	r3, r0
 8008928:	73fb      	strb	r3, [r7, #15]
        }

        if (st == MPU6050_OK)
 800892a:	7bfb      	ldrb	r3, [r7, #15]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d107      	bne.n	8008940 <mpu6050_apply_config+0x82>
        {
            st = mpu6050_set_interrupt_mask(dev, cfg->int_enable);
 8008930:	683b      	ldr	r3, [r7, #0]
 8008932:	791b      	ldrb	r3, [r3, #4]
 8008934:	4619      	mov	r1, r3
 8008936:	6878      	ldr	r0, [r7, #4]
 8008938:	f000 f925 	bl	8008b86 <mpu6050_set_interrupt_mask>
 800893c:	4603      	mov	r3, r0
 800893e:	73fb      	strb	r3, [r7, #15]
        }
    }

    return st;
 8008940:	7bfb      	ldrb	r3, [r7, #15]
}
 8008942:	4618      	mov	r0, r3
 8008944:	3710      	adds	r7, #16
 8008946:	46bd      	mov	sp, r7
 8008948:	bd80      	pop	{r7, pc}

0800894a <mpu6050_init>:

/* -------------------- API di base -------------------- */

MPU60X0_StatusTypeDef mpu6050_init(mpu6050_t* dev, I2C_HandleTypeDef* i2c, uint16_t address, const mpu6050_config_t* mpu_cfg)
{
 800894a:	b580      	push	{r7, lr}
 800894c:	b086      	sub	sp, #24
 800894e:	af00      	add	r7, sp, #0
 8008950:	60f8      	str	r0, [r7, #12]
 8008952:	60b9      	str	r1, [r7, #8]
 8008954:	603b      	str	r3, [r7, #0]
 8008956:	4613      	mov	r3, r2
 8008958:	80fb      	strh	r3, [r7, #6]
    MPU60X0_StatusTypeDef st = MPU6050_ERR;
 800895a:	2301      	movs	r3, #1
 800895c:	75fb      	strb	r3, [r7, #23]

    if ((dev != NULL) && (i2c != NULL) && (mpu_cfg != NULL))
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d033      	beq.n	80089cc <mpu6050_init+0x82>
 8008964:	68bb      	ldr	r3, [r7, #8]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d030      	beq.n	80089cc <mpu6050_init+0x82>
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d02d      	beq.n	80089cc <mpu6050_init+0x82>
    {
        dev->i2c = i2c;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	68ba      	ldr	r2, [r7, #8]
 8008974:	601a      	str	r2, [r3, #0]

        if (address != 0U)
 8008976:	88fb      	ldrh	r3, [r7, #6]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d003      	beq.n	8008984 <mpu6050_init+0x3a>
        {
            dev->address = address;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	88fa      	ldrh	r2, [r7, #6]
 8008980:	809a      	strh	r2, [r3, #4]
 8008982:	e002      	b.n	800898a <mpu6050_init+0x40>
        }
        else
        {
            dev->address = MPU60X0_ADDRESS;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	22d0      	movs	r2, #208	@ 0xd0
 8008988:	809a      	strh	r2, [r3, #4]
        }

        if (mpu6050_reset(dev) != MPU6050_OK)
 800898a:	68f8      	ldr	r0, [r7, #12]
 800898c:	f7ff feec 	bl	8008768 <mpu6050_reset>
 8008990:	4603      	mov	r3, r0
 8008992:	2b00      	cmp	r3, #0
 8008994:	d002      	beq.n	800899c <mpu6050_init+0x52>
        {
            st = MPU6050_ERR_COMM;
 8008996:	2302      	movs	r3, #2
 8008998:	75fb      	strb	r3, [r7, #23]
 800899a:	e017      	b.n	80089cc <mpu6050_init+0x82>
        }
        else if (mpu6050_wake(dev) != MPU6050_OK)
 800899c:	68f8      	ldr	r0, [r7, #12]
 800899e:	f7ff ff01 	bl	80087a4 <mpu6050_wake>
 80089a2:	4603      	mov	r3, r0
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d002      	beq.n	80089ae <mpu6050_init+0x64>
        {
            st = MPU6050_ERR_COMM;
 80089a8:	2302      	movs	r3, #2
 80089aa:	75fb      	strb	r3, [r7, #23]
 80089ac:	e00e      	b.n	80089cc <mpu6050_init+0x82>
        }
        else
        {
            dev->mpu6050_cfg = *mpu_cfg;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	683a      	ldr	r2, [r7, #0]
 80089b2:	3306      	adds	r3, #6
 80089b4:	6811      	ldr	r1, [r2, #0]
 80089b6:	6019      	str	r1, [r3, #0]
 80089b8:	7912      	ldrb	r2, [r2, #4]
 80089ba:	711a      	strb	r2, [r3, #4]
            st = mpu6050_apply_config(dev, &dev->mpu6050_cfg);
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	3306      	adds	r3, #6
 80089c0:	4619      	mov	r1, r3
 80089c2:	68f8      	ldr	r0, [r7, #12]
 80089c4:	f7ff ff7b 	bl	80088be <mpu6050_apply_config>
 80089c8:	4603      	mov	r3, r0
 80089ca:	75fb      	strb	r3, [r7, #23]
        }
    }

    return st;
 80089cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80089ce:	4618      	mov	r0, r3
 80089d0:	3718      	adds	r7, #24
 80089d2:	46bd      	mov	sp, r7
 80089d4:	bd80      	pop	{r7, pc}

080089d6 <mpu6050_recovery_init>:

MPU60X0_StatusTypeDef mpu6050_recovery_init(mpu6050_t* dev)
{
 80089d6:	b580      	push	{r7, lr}
 80089d8:	b084      	sub	sp, #16
 80089da:	af00      	add	r7, sp, #0
 80089dc:	6078      	str	r0, [r7, #4]
    MPU60X0_StatusTypeDef st = MPU6050_ERR;
 80089de:	2301      	movs	r3, #1
 80089e0:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d00f      	beq.n	8008a08 <mpu6050_recovery_init+0x32>
    {
        st = mpu6050_signal_path_reset(dev);
 80089e8:	6878      	ldr	r0, [r7, #4]
 80089ea:	f000 f812 	bl	8008a12 <mpu6050_signal_path_reset>
 80089ee:	4603      	mov	r3, r0
 80089f0:	73fb      	strb	r3, [r7, #15]

        if (st == MPU6050_OK)
 80089f2:	7bfb      	ldrb	r3, [r7, #15]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d107      	bne.n	8008a08 <mpu6050_recovery_init+0x32>
        {
            st = mpu6050_apply_config(dev, &dev->mpu6050_cfg);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	3306      	adds	r3, #6
 80089fc:	4619      	mov	r1, r3
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f7ff ff5d 	bl	80088be <mpu6050_apply_config>
 8008a04:	4603      	mov	r3, r0
 8008a06:	73fb      	strb	r3, [r7, #15]
        }
    }

    return st;
 8008a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	3710      	adds	r7, #16
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	bd80      	pop	{r7, pc}

08008a12 <mpu6050_signal_path_reset>:
}

/* -------------------- API di configurazione -------------------- */

MPU60X0_StatusTypeDef mpu6050_signal_path_reset(mpu6050_t* dev)
{
 8008a12:	b580      	push	{r7, lr}
 8008a14:	b084      	sub	sp, #16
 8008a16:	af00      	add	r7, sp, #0
 8008a18:	6078      	str	r0, [r7, #4]
    MPU60X0_StatusTypeDef status = MPU6050_ERR;
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d006      	beq.n	8008a32 <mpu6050_signal_path_reset+0x20>
    {
        status = mpu6050_write_reg(dev, SIGNAL_PATH_RESET, (uint8_t)(GYRO_RESET | ACCEL_RESET | TEMP_RESET));
 8008a24:	2207      	movs	r2, #7
 8008a26:	2168      	movs	r1, #104	@ 0x68
 8008a28:	6878      	ldr	r0, [r7, #4]
 8008a2a:	f7ff fdaa 	bl	8008582 <mpu6050_write_reg>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8008a32:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a34:	4618      	mov	r0, r3
 8008a36:	3710      	adds	r7, #16
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	bd80      	pop	{r7, pc}

08008a3c <mpu6050_set_dlpf>:

MPU60X0_StatusTypeDef mpu6050_set_dlpf(mpu6050_t* dev, uint8_t dlpf_cfg)
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b084      	sub	sp, #16
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
 8008a44:	460b      	mov	r3, r1
 8008a46:	70fb      	strb	r3, [r7, #3]
    MPU60X0_StatusTypeDef status = MPU6050_ERR;
 8008a48:	2301      	movs	r3, #1
 8008a4a:	73fb      	strb	r3, [r7, #15]
    uint8_t reg = 0U;
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	737b      	strb	r3, [r7, #13]
    uint8_t cfg_masked;

    if (dev != NULL)
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d02b      	beq.n	8008aae <mpu6050_set_dlpf+0x72>
    {
        cfg_masked = (dlpf_cfg & 0x07U);
 8008a56:	78fb      	ldrb	r3, [r7, #3]
 8008a58:	f003 0307 	and.w	r3, r3, #7
 8008a5c:	73bb      	strb	r3, [r7, #14]

        if (mpu6050_read_reg(dev, CONFIG, &reg) != MPU6050_OK)
 8008a5e:	f107 030d 	add.w	r3, r7, #13
 8008a62:	461a      	mov	r2, r3
 8008a64:	211a      	movs	r1, #26
 8008a66:	6878      	ldr	r0, [r7, #4]
 8008a68:	f7ff fdb3 	bl	80085d2 <mpu6050_read_reg>
 8008a6c:	4603      	mov	r3, r0
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d002      	beq.n	8008a78 <mpu6050_set_dlpf+0x3c>
        {
            status = MPU6050_ERR_COMM;
 8008a72:	2302      	movs	r3, #2
 8008a74:	73fb      	strb	r3, [r7, #15]
 8008a76:	e01a      	b.n	8008aae <mpu6050_set_dlpf+0x72>
        }
        else
        {
            reg &= (uint8_t)(~0x07U);
 8008a78:	7b7b      	ldrb	r3, [r7, #13]
 8008a7a:	f023 0307 	bic.w	r3, r3, #7
 8008a7e:	b2db      	uxtb	r3, r3
 8008a80:	737b      	strb	r3, [r7, #13]
            reg |= cfg_masked;
 8008a82:	7b7a      	ldrb	r2, [r7, #13]
 8008a84:	7bbb      	ldrb	r3, [r7, #14]
 8008a86:	4313      	orrs	r3, r2
 8008a88:	b2db      	uxtb	r3, r3
 8008a8a:	737b      	strb	r3, [r7, #13]

            if (mpu6050_write_reg(dev, CONFIG, reg) != MPU6050_OK)
 8008a8c:	7b7b      	ldrb	r3, [r7, #13]
 8008a8e:	461a      	mov	r2, r3
 8008a90:	211a      	movs	r1, #26
 8008a92:	6878      	ldr	r0, [r7, #4]
 8008a94:	f7ff fd75 	bl	8008582 <mpu6050_write_reg>
 8008a98:	4603      	mov	r3, r0
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d002      	beq.n	8008aa4 <mpu6050_set_dlpf+0x68>
            {
                status = MPU6050_ERR_COMM;
 8008a9e:	2302      	movs	r3, #2
 8008aa0:	73fb      	strb	r3, [r7, #15]
 8008aa2:	e004      	b.n	8008aae <mpu6050_set_dlpf+0x72>
            }
            else
            {
                dev->mpu6050_cfg.dlpf_cfg = cfg_masked;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	7bba      	ldrb	r2, [r7, #14]
 8008aa8:	719a      	strb	r2, [r3, #6]
                status = MPU6050_OK;
 8008aaa:	2300      	movs	r3, #0
 8008aac:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return status;
 8008aae:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	3710      	adds	r7, #16
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	bd80      	pop	{r7, pc}

08008ab8 <mpu6050_set_sample_div>:

    return status;
}

MPU60X0_StatusTypeDef mpu6050_set_sample_div(mpu6050_t* dev, uint8_t smplrt_div)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b084      	sub	sp, #16
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
 8008ac0:	460b      	mov	r3, r1
 8008ac2:	70fb      	strb	r3, [r7, #3]
    MPU60X0_StatusTypeDef status = MPU6050_ERR;
 8008ac4:	2301      	movs	r3, #1
 8008ac6:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d010      	beq.n	8008af0 <mpu6050_set_sample_div+0x38>
    {
        if (mpu6050_write_reg(dev, SMPRT_DIV, smplrt_div) != MPU6050_OK)
 8008ace:	78fb      	ldrb	r3, [r7, #3]
 8008ad0:	461a      	mov	r2, r3
 8008ad2:	2119      	movs	r1, #25
 8008ad4:	6878      	ldr	r0, [r7, #4]
 8008ad6:	f7ff fd54 	bl	8008582 <mpu6050_write_reg>
 8008ada:	4603      	mov	r3, r0
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d002      	beq.n	8008ae6 <mpu6050_set_sample_div+0x2e>
        {
            status = MPU6050_ERR_COMM;
 8008ae0:	2302      	movs	r3, #2
 8008ae2:	73fb      	strb	r3, [r7, #15]
 8008ae4:	e004      	b.n	8008af0 <mpu6050_set_sample_div+0x38>
        }
        else
        {
            dev->mpu6050_cfg.smplrt_div = smplrt_div;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	78fa      	ldrb	r2, [r7, #3]
 8008aea:	71da      	strb	r2, [r3, #7]
            status = MPU6050_OK;
 8008aec:	2300      	movs	r3, #0
 8008aee:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 8008af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	3710      	adds	r7, #16
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bd80      	pop	{r7, pc}

08008afa <mpu6050_set_accel_fs>:

    return status;
}

MPU60X0_StatusTypeDef mpu6050_set_accel_fs(mpu6050_t* dev, mpu6050_accel_fs_t fs)
{
 8008afa:	b580      	push	{r7, lr}
 8008afc:	b084      	sub	sp, #16
 8008afe:	af00      	add	r7, sp, #0
 8008b00:	6078      	str	r0, [r7, #4]
 8008b02:	460b      	mov	r3, r1
 8008b04:	70fb      	strb	r3, [r7, #3]
    MPU60X0_StatusTypeDef status = MPU6050_ERR;
 8008b06:	2301      	movs	r3, #1
 8008b08:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d012      	beq.n	8008b36 <mpu6050_set_accel_fs+0x3c>
    {
        if (fs <= MPU6050_ACCEL_FS_16G)
 8008b10:	78fb      	ldrb	r3, [r7, #3]
 8008b12:	2b03      	cmp	r3, #3
 8008b14:	d80f      	bhi.n	8008b36 <mpu6050_set_accel_fs+0x3c>
        {
            if (mpu6050_set_accel_range_lowlevel(dev, fs) != MPU6050_OK)
 8008b16:	78fb      	ldrb	r3, [r7, #3]
 8008b18:	4619      	mov	r1, r3
 8008b1a:	6878      	ldr	r0, [r7, #4]
 8008b1c:	f7ff fe5d 	bl	80087da <mpu6050_set_accel_range_lowlevel>
 8008b20:	4603      	mov	r3, r0
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d002      	beq.n	8008b2c <mpu6050_set_accel_fs+0x32>
            {
                status = MPU6050_ERR_COMM;
 8008b26:	2302      	movs	r3, #2
 8008b28:	73fb      	strb	r3, [r7, #15]
 8008b2a:	e004      	b.n	8008b36 <mpu6050_set_accel_fs+0x3c>
            }
            else
            {
                dev->mpu6050_cfg.accel_range = fs;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	78fa      	ldrb	r2, [r7, #3]
 8008b30:	721a      	strb	r2, [r3, #8]
                status = MPU6050_OK;
 8008b32:	2300      	movs	r3, #0
 8008b34:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return status;
 8008b36:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b38:	4618      	mov	r0, r3
 8008b3a:	3710      	adds	r7, #16
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	bd80      	pop	{r7, pc}

08008b40 <mpu6050_set_gyro_fs>:

    return status;
}

MPU60X0_StatusTypeDef mpu6050_set_gyro_fs(mpu6050_t* dev, mpu6050_gyro_fs_t fs)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b084      	sub	sp, #16
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
 8008b48:	460b      	mov	r3, r1
 8008b4a:	70fb      	strb	r3, [r7, #3]
    MPU60X0_StatusTypeDef status = MPU6050_ERR;
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d012      	beq.n	8008b7c <mpu6050_set_gyro_fs+0x3c>
    {
        if (fs <= MPU6050_GYRO_FS_2000DPS)
 8008b56:	78fb      	ldrb	r3, [r7, #3]
 8008b58:	2b03      	cmp	r3, #3
 8008b5a:	d80f      	bhi.n	8008b7c <mpu6050_set_gyro_fs+0x3c>
        {
            if (mpu6050_set_gyro_range_lowlevel(dev, fs) != MPU6050_OK)
 8008b5c:	78fb      	ldrb	r3, [r7, #3]
 8008b5e:	4619      	mov	r1, r3
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f7ff fe73 	bl	800884c <mpu6050_set_gyro_range_lowlevel>
 8008b66:	4603      	mov	r3, r0
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d002      	beq.n	8008b72 <mpu6050_set_gyro_fs+0x32>
            {
                status = MPU6050_ERR_COMM;
 8008b6c:	2302      	movs	r3, #2
 8008b6e:	73fb      	strb	r3, [r7, #15]
 8008b70:	e004      	b.n	8008b7c <mpu6050_set_gyro_fs+0x3c>
            }
            else
            {
                dev->mpu6050_cfg.gyro_range = fs;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	78fa      	ldrb	r2, [r7, #3]
 8008b76:	725a      	strb	r2, [r3, #9]
                status = MPU6050_OK;
 8008b78:	2300      	movs	r3, #0
 8008b7a:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return status;
 8008b7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b7e:	4618      	mov	r0, r3
 8008b80:	3710      	adds	r7, #16
 8008b82:	46bd      	mov	sp, r7
 8008b84:	bd80      	pop	{r7, pc}

08008b86 <mpu6050_set_interrupt_mask>:

    return status;
}

MPU60X0_StatusTypeDef mpu6050_set_interrupt_mask(mpu6050_t* dev, uint8_t int_mask)
{
 8008b86:	b580      	push	{r7, lr}
 8008b88:	b084      	sub	sp, #16
 8008b8a:	af00      	add	r7, sp, #0
 8008b8c:	6078      	str	r0, [r7, #4]
 8008b8e:	460b      	mov	r3, r1
 8008b90:	70fb      	strb	r3, [r7, #3]
    MPU60X0_StatusTypeDef status = MPU6050_ERR;
 8008b92:	2301      	movs	r3, #1
 8008b94:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d010      	beq.n	8008bbe <mpu6050_set_interrupt_mask+0x38>
    {
        if (mpu6050_write_reg(dev, INT_ENABLE, int_mask) != MPU6050_OK)
 8008b9c:	78fb      	ldrb	r3, [r7, #3]
 8008b9e:	461a      	mov	r2, r3
 8008ba0:	2138      	movs	r1, #56	@ 0x38
 8008ba2:	6878      	ldr	r0, [r7, #4]
 8008ba4:	f7ff fced 	bl	8008582 <mpu6050_write_reg>
 8008ba8:	4603      	mov	r3, r0
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d002      	beq.n	8008bb4 <mpu6050_set_interrupt_mask+0x2e>
        {
            status = MPU6050_ERR_COMM;
 8008bae:	2302      	movs	r3, #2
 8008bb0:	73fb      	strb	r3, [r7, #15]
 8008bb2:	e004      	b.n	8008bbe <mpu6050_set_interrupt_mask+0x38>
        }
        else
        {
            dev->mpu6050_cfg.int_enable = int_mask;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	78fa      	ldrb	r2, [r7, #3]
 8008bb8:	729a      	strb	r2, [r3, #10]
            status = MPU6050_OK;
 8008bba:	2300      	movs	r3, #0
 8008bbc:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 8008bbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	3710      	adds	r7, #16
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bd80      	pop	{r7, pc}

08008bc8 <mpu6050_get_gyro_z>:
MPU60X0_StatusTypeDef mpu6050_get_gyro_y(mpu6050_t* dev, float* gy){
    float sens = mpu6050_gyro_sensitivity(dev->mpu6050_cfg.gyro_range);
    return mpu6050_read_axis(dev, GYRO_YOUT_H, sens, gy);
}

MPU60X0_StatusTypeDef mpu6050_get_gyro_z(mpu6050_t* dev, float* gz){
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b084      	sub	sp, #16
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
 8008bd0:	6039      	str	r1, [r7, #0]
    float sens = mpu6050_gyro_sensitivity(dev->mpu6050_cfg.gyro_range);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	7a5b      	ldrb	r3, [r3, #9]
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	f7ff fd90 	bl	80086fc <mpu6050_gyro_sensitivity>
 8008bdc:	ed87 0a03 	vstr	s0, [r7, #12]
    return mpu6050_read_axis(dev, GYRO_ZOUT_H, sens, gz);
 8008be0:	683a      	ldr	r2, [r7, #0]
 8008be2:	ed97 0a03 	vldr	s0, [r7, #12]
 8008be6:	2147      	movs	r1, #71	@ 0x47
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f7ff fd49 	bl	8008680 <mpu6050_read_axis>
 8008bee:	4603      	mov	r3, r0
}
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	3710      	adds	r7, #16
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	bd80      	pop	{r7, pc}

08008bf8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b082      	sub	sp, #8
 8008bfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008bfe:	4b12      	ldr	r3, [pc, #72]	@ (8008c48 <HAL_MspInit+0x50>)
 8008c00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008c02:	4a11      	ldr	r2, [pc, #68]	@ (8008c48 <HAL_MspInit+0x50>)
 8008c04:	f043 0301 	orr.w	r3, r3, #1
 8008c08:	6613      	str	r3, [r2, #96]	@ 0x60
 8008c0a:	4b0f      	ldr	r3, [pc, #60]	@ (8008c48 <HAL_MspInit+0x50>)
 8008c0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008c0e:	f003 0301 	and.w	r3, r3, #1
 8008c12:	607b      	str	r3, [r7, #4]
 8008c14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008c16:	4b0c      	ldr	r3, [pc, #48]	@ (8008c48 <HAL_MspInit+0x50>)
 8008c18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c1a:	4a0b      	ldr	r2, [pc, #44]	@ (8008c48 <HAL_MspInit+0x50>)
 8008c1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008c20:	6593      	str	r3, [r2, #88]	@ 0x58
 8008c22:	4b09      	ldr	r3, [pc, #36]	@ (8008c48 <HAL_MspInit+0x50>)
 8008c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008c2a:	603b      	str	r3, [r7, #0]
 8008c2c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8008c2e:	2200      	movs	r2, #0
 8008c30:	210f      	movs	r1, #15
 8008c32:	f06f 0001 	mvn.w	r0, #1
 8008c36:	f000 ff01 	bl	8009a3c <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8008c3a:	f002 ff81 	bl	800bb40 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008c3e:	bf00      	nop
 8008c40:	3708      	adds	r7, #8
 8008c42:	46bd      	mov	sp, r7
 8008c44:	bd80      	pop	{r7, pc}
 8008c46:	bf00      	nop
 8008c48:	40021000 	.word	0x40021000

08008c4c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b08c      	sub	sp, #48	@ 0x30
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8008c54:	2300      	movs	r3, #0
 8008c56:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8008c58:	2300      	movs	r3, #0
 8008c5a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8008c5c:	4b2c      	ldr	r3, [pc, #176]	@ (8008d10 <HAL_InitTick+0xc4>)
 8008c5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c60:	4a2b      	ldr	r2, [pc, #172]	@ (8008d10 <HAL_InitTick+0xc4>)
 8008c62:	f043 0310 	orr.w	r3, r3, #16
 8008c66:	6593      	str	r3, [r2, #88]	@ 0x58
 8008c68:	4b29      	ldr	r3, [pc, #164]	@ (8008d10 <HAL_InitTick+0xc4>)
 8008c6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c6c:	f003 0310 	and.w	r3, r3, #16
 8008c70:	60bb      	str	r3, [r7, #8]
 8008c72:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8008c74:	f107 020c 	add.w	r2, r7, #12
 8008c78:	f107 0310 	add.w	r3, r7, #16
 8008c7c:	4611      	mov	r1, r2
 8008c7e:	4618      	mov	r0, r3
 8008c80:	f003 fc56 	bl	800c530 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8008c84:	f003 fc28 	bl	800c4d8 <HAL_RCC_GetPCLK1Freq>
 8008c88:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8008c8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c8c:	4a21      	ldr	r2, [pc, #132]	@ (8008d14 <HAL_InitTick+0xc8>)
 8008c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8008c92:	0c9b      	lsrs	r3, r3, #18
 8008c94:	3b01      	subs	r3, #1
 8008c96:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8008c98:	4b1f      	ldr	r3, [pc, #124]	@ (8008d18 <HAL_InitTick+0xcc>)
 8008c9a:	4a20      	ldr	r2, [pc, #128]	@ (8008d1c <HAL_InitTick+0xd0>)
 8008c9c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8008c9e:	4b1e      	ldr	r3, [pc, #120]	@ (8008d18 <HAL_InitTick+0xcc>)
 8008ca0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8008ca4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8008ca6:	4a1c      	ldr	r2, [pc, #112]	@ (8008d18 <HAL_InitTick+0xcc>)
 8008ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008caa:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8008cac:	4b1a      	ldr	r3, [pc, #104]	@ (8008d18 <HAL_InitTick+0xcc>)
 8008cae:	2200      	movs	r2, #0
 8008cb0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008cb2:	4b19      	ldr	r3, [pc, #100]	@ (8008d18 <HAL_InitTick+0xcc>)
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8008cb8:	4817      	ldr	r0, [pc, #92]	@ (8008d18 <HAL_InitTick+0xcc>)
 8008cba:	f003 feff 	bl	800cabc <HAL_TIM_Base_Init>
 8008cbe:	4603      	mov	r3, r0
 8008cc0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8008cc4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d11b      	bne.n	8008d04 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8008ccc:	4812      	ldr	r0, [pc, #72]	@ (8008d18 <HAL_InitTick+0xcc>)
 8008cce:	f003 ffbd 	bl	800cc4c <HAL_TIM_Base_Start_IT>
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8008cd8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d111      	bne.n	8008d04 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8008ce0:	2036      	movs	r0, #54	@ 0x36
 8008ce2:	f000 fec5 	bl	8009a70 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	2b0f      	cmp	r3, #15
 8008cea:	d808      	bhi.n	8008cfe <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8008cec:	2200      	movs	r2, #0
 8008cee:	6879      	ldr	r1, [r7, #4]
 8008cf0:	2036      	movs	r0, #54	@ 0x36
 8008cf2:	f000 fea3 	bl	8009a3c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008cf6:	4a0a      	ldr	r2, [pc, #40]	@ (8008d20 <HAL_InitTick+0xd4>)
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	6013      	str	r3, [r2, #0]
 8008cfc:	e002      	b.n	8008d04 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8008cfe:	2301      	movs	r3, #1
 8008d00:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8008d04:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008d08:	4618      	mov	r0, r3
 8008d0a:	3730      	adds	r7, #48	@ 0x30
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	bd80      	pop	{r7, pc}
 8008d10:	40021000 	.word	0x40021000
 8008d14:	431bde83 	.word	0x431bde83
 8008d18:	20001dec 	.word	0x20001dec
 8008d1c:	40001000 	.word	0x40001000
 8008d20:	20000008 	.word	0x20000008

08008d24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008d24:	b480      	push	{r7}
 8008d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8008d28:	bf00      	nop
 8008d2a:	e7fd      	b.n	8008d28 <NMI_Handler+0x4>

08008d2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008d2c:	b480      	push	{r7}
 8008d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008d30:	bf00      	nop
 8008d32:	e7fd      	b.n	8008d30 <HardFault_Handler+0x4>

08008d34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008d34:	b480      	push	{r7}
 8008d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008d38:	bf00      	nop
 8008d3a:	e7fd      	b.n	8008d38 <MemManage_Handler+0x4>

08008d3c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008d3c:	b480      	push	{r7}
 8008d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008d40:	bf00      	nop
 8008d42:	e7fd      	b.n	8008d40 <BusFault_Handler+0x4>

08008d44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008d44:	b480      	push	{r7}
 8008d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008d48:	bf00      	nop
 8008d4a:	e7fd      	b.n	8008d48 <UsageFault_Handler+0x4>

08008d4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008d4c:	b480      	push	{r7}
 8008d4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008d50:	bf00      	nop
 8008d52:	46bd      	mov	sp, r7
 8008d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d58:	4770      	bx	lr
	...

08008d5c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8008d60:	4802      	ldr	r0, [pc, #8]	@ (8008d6c <DMA1_Channel1_IRQHandler+0x10>)
 8008d62:	f001 fa7e 	bl	800a262 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8008d66:	bf00      	nop
 8008d68:	bd80      	pop	{r7, pc}
 8008d6a:	bf00      	nop
 8008d6c:	20002008 	.word	0x20002008

08008d70 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8008d74:	4802      	ldr	r0, [pc, #8]	@ (8008d80 <DMA1_Channel2_IRQHandler+0x10>)
 8008d76:	f001 fa74 	bl	800a262 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8008d7a:	bf00      	nop
 8008d7c:	bd80      	pop	{r7, pc}
 8008d7e:	bf00      	nop
 8008d80:	20002068 	.word	0x20002068

08008d84 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8008d88:	4802      	ldr	r0, [pc, #8]	@ (8008d94 <TIM2_IRQHandler+0x10>)
 8008d8a:	f004 fbb3 	bl	800d4f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8008d8e:	bf00      	nop
 8008d90:	bd80      	pop	{r7, pc}
 8008d92:	bf00      	nop
 8008d94:	20001e90 	.word	0x20001e90

08008d98 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8008d9c:	4802      	ldr	r0, [pc, #8]	@ (8008da8 <TIM4_IRQHandler+0x10>)
 8008d9e:	f004 fba9 	bl	800d4f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8008da2:	bf00      	nop
 8008da4:	bd80      	pop	{r7, pc}
 8008da6:	bf00      	nop
 8008da8:	20001edc 	.word	0x20001edc

08008dac <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8008db0:	4802      	ldr	r0, [pc, #8]	@ (8008dbc <USART3_IRQHandler+0x10>)
 8008db2:	f006 f90b 	bl	800efcc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8008db6:	bf00      	nop
 8008db8:	bd80      	pop	{r7, pc}
 8008dba:	bf00      	nop
 8008dbc:	20001f74 	.word	0x20001f74

08008dc0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8008dc0:	b580      	push	{r7, lr}
 8008dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8008dc4:	4802      	ldr	r0, [pc, #8]	@ (8008dd0 <TIM6_DAC_IRQHandler+0x10>)
 8008dc6:	f004 fb95 	bl	800d4f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8008dca:	bf00      	nop
 8008dcc:	bd80      	pop	{r7, pc}
 8008dce:	bf00      	nop
 8008dd0:	20001dec 	.word	0x20001dec

08008dd4 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b082      	sub	sp, #8
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	4a08      	ldr	r2, [pc, #32]	@ (8008e04 <HAL_UART_TxCpltCallback+0x30>)
 8008de2:	4293      	cmp	r3, r2
 8008de4:	d10a      	bne.n	8008dfc <HAL_UART_TxCpltCallback+0x28>
    {
    	HAL_UART_DMAStop(&huart3);
 8008de6:	4808      	ldr	r0, [pc, #32]	@ (8008e08 <HAL_UART_TxCpltCallback+0x34>)
 8008de8:	f006 f85a 	bl	800eea0 <HAL_UART_DMAStop>
    	transmitted++;
 8008dec:	4b07      	ldr	r3, [pc, #28]	@ (8008e0c <HAL_UART_TxCpltCallback+0x38>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	3301      	adds	r3, #1
 8008df2:	4a06      	ldr	r2, [pc, #24]	@ (8008e0c <HAL_UART_TxCpltCallback+0x38>)
 8008df4:	6013      	str	r3, [r2, #0]
        tx_complete = 1;
 8008df6:	4b06      	ldr	r3, [pc, #24]	@ (8008e10 <HAL_UART_TxCpltCallback+0x3c>)
 8008df8:	2201      	movs	r2, #1
 8008dfa:	701a      	strb	r2, [r3, #0]
    }
}
 8008dfc:	bf00      	nop
 8008dfe:	3708      	adds	r7, #8
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bd80      	pop	{r7, pc}
 8008e04:	40004800 	.word	0x40004800
 8008e08:	20001f74 	.word	0x20001f74
 8008e0c:	20001e3c 	.word	0x20001e3c
 8008e10:	20001cbc 	.word	0x20001cbc

08008e14 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b082      	sub	sp, #8
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	4a08      	ldr	r2, [pc, #32]	@ (8008e44 <HAL_UART_RxCpltCallback+0x30>)
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d10a      	bne.n	8008e3c <HAL_UART_RxCpltCallback+0x28>
    {
    	HAL_UART_DMAStop(&huart3);
 8008e26:	4808      	ldr	r0, [pc, #32]	@ (8008e48 <HAL_UART_RxCpltCallback+0x34>)
 8008e28:	f006 f83a 	bl	800eea0 <HAL_UART_DMAStop>
    	received++;
 8008e2c:	4b07      	ldr	r3, [pc, #28]	@ (8008e4c <HAL_UART_RxCpltCallback+0x38>)
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	3301      	adds	r3, #1
 8008e32:	4a06      	ldr	r2, [pc, #24]	@ (8008e4c <HAL_UART_RxCpltCallback+0x38>)
 8008e34:	6013      	str	r3, [r2, #0]
    	rx_complete = 1;
 8008e36:	4b06      	ldr	r3, [pc, #24]	@ (8008e50 <HAL_UART_RxCpltCallback+0x3c>)
 8008e38:	2201      	movs	r2, #1
 8008e3a:	701a      	strb	r2, [r3, #0]
    }
}
 8008e3c:	bf00      	nop
 8008e3e:	3708      	adds	r7, #8
 8008e40:	46bd      	mov	sp, r7
 8008e42:	bd80      	pop	{r7, pc}
 8008e44:	40004800 	.word	0x40004800
 8008e48:	20001f74 	.word	0x20001f74
 8008e4c:	20001e38 	.word	0x20001e38
 8008e50:	20001cbd 	.word	0x20001cbd

08008e54 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8008e54:	b480      	push	{r7}
 8008e56:	af00      	add	r7, sp, #0
  return 1;
 8008e58:	2301      	movs	r3, #1
}
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e62:	4770      	bx	lr

08008e64 <_kill>:

int _kill(int pid, int sig)
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b082      	sub	sp, #8
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
 8008e6c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8008e6e:	f00b f9c7 	bl	8014200 <__errno>
 8008e72:	4603      	mov	r3, r0
 8008e74:	2216      	movs	r2, #22
 8008e76:	601a      	str	r2, [r3, #0]
  return -1;
 8008e78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	3708      	adds	r7, #8
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bd80      	pop	{r7, pc}

08008e84 <_exit>:

void _exit (int status)
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b082      	sub	sp, #8
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8008e8c:	f04f 31ff 	mov.w	r1, #4294967295
 8008e90:	6878      	ldr	r0, [r7, #4]
 8008e92:	f7ff ffe7 	bl	8008e64 <_kill>
  while (1) {}    /* Make sure we hang here */
 8008e96:	bf00      	nop
 8008e98:	e7fd      	b.n	8008e96 <_exit+0x12>

08008e9a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008e9a:	b580      	push	{r7, lr}
 8008e9c:	b086      	sub	sp, #24
 8008e9e:	af00      	add	r7, sp, #0
 8008ea0:	60f8      	str	r0, [r7, #12]
 8008ea2:	60b9      	str	r1, [r7, #8]
 8008ea4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	617b      	str	r3, [r7, #20]
 8008eaa:	e00a      	b.n	8008ec2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8008eac:	f3af 8000 	nop.w
 8008eb0:	4601      	mov	r1, r0
 8008eb2:	68bb      	ldr	r3, [r7, #8]
 8008eb4:	1c5a      	adds	r2, r3, #1
 8008eb6:	60ba      	str	r2, [r7, #8]
 8008eb8:	b2ca      	uxtb	r2, r1
 8008eba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008ebc:	697b      	ldr	r3, [r7, #20]
 8008ebe:	3301      	adds	r3, #1
 8008ec0:	617b      	str	r3, [r7, #20]
 8008ec2:	697a      	ldr	r2, [r7, #20]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	429a      	cmp	r2, r3
 8008ec8:	dbf0      	blt.n	8008eac <_read+0x12>
  }

  return len;
 8008eca:	687b      	ldr	r3, [r7, #4]
}
 8008ecc:	4618      	mov	r0, r3
 8008ece:	3718      	adds	r7, #24
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	bd80      	pop	{r7, pc}

08008ed4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b086      	sub	sp, #24
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	60f8      	str	r0, [r7, #12]
 8008edc:	60b9      	str	r1, [r7, #8]
 8008ede:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	617b      	str	r3, [r7, #20]
 8008ee4:	e009      	b.n	8008efa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8008ee6:	68bb      	ldr	r3, [r7, #8]
 8008ee8:	1c5a      	adds	r2, r3, #1
 8008eea:	60ba      	str	r2, [r7, #8]
 8008eec:	781b      	ldrb	r3, [r3, #0]
 8008eee:	4618      	mov	r0, r3
 8008ef0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008ef4:	697b      	ldr	r3, [r7, #20]
 8008ef6:	3301      	adds	r3, #1
 8008ef8:	617b      	str	r3, [r7, #20]
 8008efa:	697a      	ldr	r2, [r7, #20]
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	429a      	cmp	r2, r3
 8008f00:	dbf1      	blt.n	8008ee6 <_write+0x12>
  }
  return len;
 8008f02:	687b      	ldr	r3, [r7, #4]
}
 8008f04:	4618      	mov	r0, r3
 8008f06:	3718      	adds	r7, #24
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	bd80      	pop	{r7, pc}

08008f0c <_close>:

int _close(int file)
{
 8008f0c:	b480      	push	{r7}
 8008f0e:	b083      	sub	sp, #12
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8008f14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008f18:	4618      	mov	r0, r3
 8008f1a:	370c      	adds	r7, #12
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f22:	4770      	bx	lr

08008f24 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008f24:	b480      	push	{r7}
 8008f26:	b083      	sub	sp, #12
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
 8008f2c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8008f2e:	683b      	ldr	r3, [r7, #0]
 8008f30:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8008f34:	605a      	str	r2, [r3, #4]
  return 0;
 8008f36:	2300      	movs	r3, #0
}
 8008f38:	4618      	mov	r0, r3
 8008f3a:	370c      	adds	r7, #12
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f42:	4770      	bx	lr

08008f44 <_isatty>:

int _isatty(int file)
{
 8008f44:	b480      	push	{r7}
 8008f46:	b083      	sub	sp, #12
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8008f4c:	2301      	movs	r3, #1
}
 8008f4e:	4618      	mov	r0, r3
 8008f50:	370c      	adds	r7, #12
 8008f52:	46bd      	mov	sp, r7
 8008f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f58:	4770      	bx	lr

08008f5a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008f5a:	b480      	push	{r7}
 8008f5c:	b085      	sub	sp, #20
 8008f5e:	af00      	add	r7, sp, #0
 8008f60:	60f8      	str	r0, [r7, #12]
 8008f62:	60b9      	str	r1, [r7, #8]
 8008f64:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8008f66:	2300      	movs	r3, #0
}
 8008f68:	4618      	mov	r0, r3
 8008f6a:	3714      	adds	r7, #20
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f72:	4770      	bx	lr

08008f74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b086      	sub	sp, #24
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008f7c:	4a14      	ldr	r2, [pc, #80]	@ (8008fd0 <_sbrk+0x5c>)
 8008f7e:	4b15      	ldr	r3, [pc, #84]	@ (8008fd4 <_sbrk+0x60>)
 8008f80:	1ad3      	subs	r3, r2, r3
 8008f82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8008f84:	697b      	ldr	r3, [r7, #20]
 8008f86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008f88:	4b13      	ldr	r3, [pc, #76]	@ (8008fd8 <_sbrk+0x64>)
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d102      	bne.n	8008f96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008f90:	4b11      	ldr	r3, [pc, #68]	@ (8008fd8 <_sbrk+0x64>)
 8008f92:	4a12      	ldr	r2, [pc, #72]	@ (8008fdc <_sbrk+0x68>)
 8008f94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008f96:	4b10      	ldr	r3, [pc, #64]	@ (8008fd8 <_sbrk+0x64>)
 8008f98:	681a      	ldr	r2, [r3, #0]
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	4413      	add	r3, r2
 8008f9e:	693a      	ldr	r2, [r7, #16]
 8008fa0:	429a      	cmp	r2, r3
 8008fa2:	d207      	bcs.n	8008fb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008fa4:	f00b f92c 	bl	8014200 <__errno>
 8008fa8:	4603      	mov	r3, r0
 8008faa:	220c      	movs	r2, #12
 8008fac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8008fae:	f04f 33ff 	mov.w	r3, #4294967295
 8008fb2:	e009      	b.n	8008fc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008fb4:	4b08      	ldr	r3, [pc, #32]	@ (8008fd8 <_sbrk+0x64>)
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008fba:	4b07      	ldr	r3, [pc, #28]	@ (8008fd8 <_sbrk+0x64>)
 8008fbc:	681a      	ldr	r2, [r3, #0]
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	4413      	add	r3, r2
 8008fc2:	4a05      	ldr	r2, [pc, #20]	@ (8008fd8 <_sbrk+0x64>)
 8008fc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
}
 8008fc8:	4618      	mov	r0, r3
 8008fca:	3718      	adds	r7, #24
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	bd80      	pop	{r7, pc}
 8008fd0:	20020000 	.word	0x20020000
 8008fd4:	00000400 	.word	0x00000400
 8008fd8:	20001e40 	.word	0x20001e40
 8008fdc:	20006c00 	.word	0x20006c00

08008fe0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8008fe0:	b480      	push	{r7}
 8008fe2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8008fe4:	4b06      	ldr	r3, [pc, #24]	@ (8009000 <SystemInit+0x20>)
 8008fe6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fea:	4a05      	ldr	r2, [pc, #20]	@ (8009000 <SystemInit+0x20>)
 8008fec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008ff0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8008ff4:	bf00      	nop
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffc:	4770      	bx	lr
 8008ffe:	bf00      	nop
 8009000:	e000ed00 	.word	0xe000ed00

08009004 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b098      	sub	sp, #96	@ 0x60
 8009008:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800900a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800900e:	2200      	movs	r2, #0
 8009010:	601a      	str	r2, [r3, #0]
 8009012:	605a      	str	r2, [r3, #4]
 8009014:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8009016:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800901a:	2200      	movs	r2, #0
 800901c:	601a      	str	r2, [r3, #0]
 800901e:	605a      	str	r2, [r3, #4]
 8009020:	609a      	str	r2, [r3, #8]
 8009022:	60da      	str	r2, [r3, #12]
 8009024:	611a      	str	r2, [r3, #16]
 8009026:	615a      	str	r2, [r3, #20]
 8009028:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800902a:	1d3b      	adds	r3, r7, #4
 800902c:	2234      	movs	r2, #52	@ 0x34
 800902e:	2100      	movs	r1, #0
 8009030:	4618      	mov	r0, r3
 8009032:	f00b f834 	bl	801409e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8009036:	4b4d      	ldr	r3, [pc, #308]	@ (800916c <MX_TIM1_Init+0x168>)
 8009038:	4a4d      	ldr	r2, [pc, #308]	@ (8009170 <MX_TIM1_Init+0x16c>)
 800903a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 800903c:	4b4b      	ldr	r3, [pc, #300]	@ (800916c <MX_TIM1_Init+0x168>)
 800903e:	2201      	movs	r2, #1
 8009040:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009042:	4b4a      	ldr	r3, [pc, #296]	@ (800916c <MX_TIM1_Init+0x168>)
 8009044:	2200      	movs	r2, #0
 8009046:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4249;
 8009048:	4b48      	ldr	r3, [pc, #288]	@ (800916c <MX_TIM1_Init+0x168>)
 800904a:	f241 0299 	movw	r2, #4249	@ 0x1099
 800904e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009050:	4b46      	ldr	r3, [pc, #280]	@ (800916c <MX_TIM1_Init+0x168>)
 8009052:	2200      	movs	r2, #0
 8009054:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8009056:	4b45      	ldr	r3, [pc, #276]	@ (800916c <MX_TIM1_Init+0x168>)
 8009058:	2200      	movs	r2, #0
 800905a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800905c:	4b43      	ldr	r3, [pc, #268]	@ (800916c <MX_TIM1_Init+0x168>)
 800905e:	2200      	movs	r2, #0
 8009060:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8009062:	4842      	ldr	r0, [pc, #264]	@ (800916c <MX_TIM1_Init+0x168>)
 8009064:	f003 fe99 	bl	800cd9a <HAL_TIM_PWM_Init>
 8009068:	4603      	mov	r3, r0
 800906a:	2b00      	cmp	r3, #0
 800906c:	d001      	beq.n	8009072 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800906e:	f7ff f96f 	bl	8008350 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009072:	2300      	movs	r3, #0
 8009074:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8009076:	2300      	movs	r3, #0
 8009078:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800907a:	2300      	movs	r3, #0
 800907c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800907e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8009082:	4619      	mov	r1, r3
 8009084:	4839      	ldr	r0, [pc, #228]	@ (800916c <MX_TIM1_Init+0x168>)
 8009086:	f005 fc77 	bl	800e978 <HAL_TIMEx_MasterConfigSynchronization>
 800908a:	4603      	mov	r3, r0
 800908c:	2b00      	cmp	r3, #0
 800908e:	d001      	beq.n	8009094 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8009090:	f7ff f95e 	bl	8008350 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009094:	2360      	movs	r3, #96	@ 0x60
 8009096:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8009098:	2300      	movs	r3, #0
 800909a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800909c:	2300      	movs	r3, #0
 800909e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80090a0:	2300      	movs	r3, #0
 80090a2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80090a4:	2300      	movs	r3, #0
 80090a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80090a8:	2300      	movs	r3, #0
 80090aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80090ac:	2300      	movs	r3, #0
 80090ae:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80090b0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80090b4:	2200      	movs	r2, #0
 80090b6:	4619      	mov	r1, r3
 80090b8:	482c      	ldr	r0, [pc, #176]	@ (800916c <MX_TIM1_Init+0x168>)
 80090ba:	f004 fc07 	bl	800d8cc <HAL_TIM_PWM_ConfigChannel>
 80090be:	4603      	mov	r3, r0
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d001      	beq.n	80090c8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80090c4:	f7ff f944 	bl	8008350 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80090c8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80090cc:	2204      	movs	r2, #4
 80090ce:	4619      	mov	r1, r3
 80090d0:	4826      	ldr	r0, [pc, #152]	@ (800916c <MX_TIM1_Init+0x168>)
 80090d2:	f004 fbfb 	bl	800d8cc <HAL_TIM_PWM_ConfigChannel>
 80090d6:	4603      	mov	r3, r0
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d001      	beq.n	80090e0 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80090dc:	f7ff f938 	bl	8008350 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80090e0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80090e4:	2208      	movs	r2, #8
 80090e6:	4619      	mov	r1, r3
 80090e8:	4820      	ldr	r0, [pc, #128]	@ (800916c <MX_TIM1_Init+0x168>)
 80090ea:	f004 fbef 	bl	800d8cc <HAL_TIM_PWM_ConfigChannel>
 80090ee:	4603      	mov	r3, r0
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d001      	beq.n	80090f8 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 80090f4:	f7ff f92c 	bl	8008350 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80090f8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80090fc:	220c      	movs	r2, #12
 80090fe:	4619      	mov	r1, r3
 8009100:	481a      	ldr	r0, [pc, #104]	@ (800916c <MX_TIM1_Init+0x168>)
 8009102:	f004 fbe3 	bl	800d8cc <HAL_TIM_PWM_ConfigChannel>
 8009106:	4603      	mov	r3, r0
 8009108:	2b00      	cmp	r3, #0
 800910a:	d001      	beq.n	8009110 <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 800910c:	f7ff f920 	bl	8008350 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8009110:	2300      	movs	r3, #0
 8009112:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8009114:	2300      	movs	r3, #0
 8009116:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8009118:	2300      	movs	r3, #0
 800911a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800911c:	2300      	movs	r3, #0
 800911e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8009120:	2300      	movs	r3, #0
 8009122:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8009124:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009128:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800912a:	2300      	movs	r3, #0
 800912c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800912e:	2300      	movs	r3, #0
 8009130:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8009132:	2300      	movs	r3, #0
 8009134:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8009136:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800913a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800913c:	2300      	movs	r3, #0
 800913e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8009140:	2300      	movs	r3, #0
 8009142:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8009144:	2300      	movs	r3, #0
 8009146:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8009148:	1d3b      	adds	r3, r7, #4
 800914a:	4619      	mov	r1, r3
 800914c:	4807      	ldr	r0, [pc, #28]	@ (800916c <MX_TIM1_Init+0x168>)
 800914e:	f005 fca9 	bl	800eaa4 <HAL_TIMEx_ConfigBreakDeadTime>
 8009152:	4603      	mov	r3, r0
 8009154:	2b00      	cmp	r3, #0
 8009156:	d001      	beq.n	800915c <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 8009158:	f7ff f8fa 	bl	8008350 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800915c:	4803      	ldr	r0, [pc, #12]	@ (800916c <MX_TIM1_Init+0x168>)
 800915e:	f000 f9d3 	bl	8009508 <HAL_TIM_MspPostInit>

}
 8009162:	bf00      	nop
 8009164:	3760      	adds	r7, #96	@ 0x60
 8009166:	46bd      	mov	sp, r7
 8009168:	bd80      	pop	{r7, pc}
 800916a:	bf00      	nop
 800916c:	20001e44 	.word	0x20001e44
 8009170:	40012c00 	.word	0x40012c00

08009174 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b088      	sub	sp, #32
 8009178:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800917a:	f107 0314 	add.w	r3, r7, #20
 800917e:	2200      	movs	r2, #0
 8009180:	601a      	str	r2, [r3, #0]
 8009182:	605a      	str	r2, [r3, #4]
 8009184:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8009186:	1d3b      	adds	r3, r7, #4
 8009188:	2200      	movs	r2, #0
 800918a:	601a      	str	r2, [r3, #0]
 800918c:	605a      	str	r2, [r3, #4]
 800918e:	609a      	str	r2, [r3, #8]
 8009190:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8009192:	4b2c      	ldr	r3, [pc, #176]	@ (8009244 <MX_TIM2_Init+0xd0>)
 8009194:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8009198:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 800919a:	4b2a      	ldr	r3, [pc, #168]	@ (8009244 <MX_TIM2_Init+0xd0>)
 800919c:	22a9      	movs	r2, #169	@ 0xa9
 800919e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80091a0:	4b28      	ldr	r3, [pc, #160]	@ (8009244 <MX_TIM2_Init+0xd0>)
 80091a2:	2200      	movs	r2, #0
 80091a4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80091a6:	4b27      	ldr	r3, [pc, #156]	@ (8009244 <MX_TIM2_Init+0xd0>)
 80091a8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80091ac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80091ae:	4b25      	ldr	r3, [pc, #148]	@ (8009244 <MX_TIM2_Init+0xd0>)
 80091b0:	2200      	movs	r2, #0
 80091b2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80091b4:	4b23      	ldr	r3, [pc, #140]	@ (8009244 <MX_TIM2_Init+0xd0>)
 80091b6:	2200      	movs	r2, #0
 80091b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80091ba:	4822      	ldr	r0, [pc, #136]	@ (8009244 <MX_TIM2_Init+0xd0>)
 80091bc:	f003 fff2 	bl	800d1a4 <HAL_TIM_IC_Init>
 80091c0:	4603      	mov	r3, r0
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d001      	beq.n	80091ca <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80091c6:	f7ff f8c3 	bl	8008350 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80091ca:	2300      	movs	r3, #0
 80091cc:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80091ce:	2300      	movs	r3, #0
 80091d0:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80091d2:	f107 0314 	add.w	r3, r7, #20
 80091d6:	4619      	mov	r1, r3
 80091d8:	481a      	ldr	r0, [pc, #104]	@ (8009244 <MX_TIM2_Init+0xd0>)
 80091da:	f005 fbcd 	bl	800e978 <HAL_TIMEx_MasterConfigSynchronization>
 80091de:	4603      	mov	r3, r0
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d001      	beq.n	80091e8 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80091e4:	f7ff f8b4 	bl	8008350 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80091e8:	2300      	movs	r3, #0
 80091ea:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80091ec:	2301      	movs	r3, #1
 80091ee:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80091f0:	2300      	movs	r3, #0
 80091f2:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80091f4:	2300      	movs	r3, #0
 80091f6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80091f8:	1d3b      	adds	r3, r7, #4
 80091fa:	2200      	movs	r2, #0
 80091fc:	4619      	mov	r1, r3
 80091fe:	4811      	ldr	r0, [pc, #68]	@ (8009244 <MX_TIM2_Init+0xd0>)
 8009200:	f004 fac7 	bl	800d792 <HAL_TIM_IC_ConfigChannel>
 8009204:	4603      	mov	r3, r0
 8009206:	2b00      	cmp	r3, #0
 8009208:	d001      	beq.n	800920e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800920a:	f7ff f8a1 	bl	8008350 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800920e:	1d3b      	adds	r3, r7, #4
 8009210:	2204      	movs	r2, #4
 8009212:	4619      	mov	r1, r3
 8009214:	480b      	ldr	r0, [pc, #44]	@ (8009244 <MX_TIM2_Init+0xd0>)
 8009216:	f004 fabc 	bl	800d792 <HAL_TIM_IC_ConfigChannel>
 800921a:	4603      	mov	r3, r0
 800921c:	2b00      	cmp	r3, #0
 800921e:	d001      	beq.n	8009224 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8009220:	f7ff f896 	bl	8008350 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8009224:	1d3b      	adds	r3, r7, #4
 8009226:	2208      	movs	r2, #8
 8009228:	4619      	mov	r1, r3
 800922a:	4806      	ldr	r0, [pc, #24]	@ (8009244 <MX_TIM2_Init+0xd0>)
 800922c:	f004 fab1 	bl	800d792 <HAL_TIM_IC_ConfigChannel>
 8009230:	4603      	mov	r3, r0
 8009232:	2b00      	cmp	r3, #0
 8009234:	d001      	beq.n	800923a <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8009236:	f7ff f88b 	bl	8008350 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800923a:	bf00      	nop
 800923c:	3720      	adds	r7, #32
 800923e:	46bd      	mov	sp, r7
 8009240:	bd80      	pop	{r7, pc}
 8009242:	bf00      	nop
 8009244:	20001e90 	.word	0x20001e90

08009248 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b088      	sub	sp, #32
 800924c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800924e:	f107 0310 	add.w	r3, r7, #16
 8009252:	2200      	movs	r2, #0
 8009254:	601a      	str	r2, [r3, #0]
 8009256:	605a      	str	r2, [r3, #4]
 8009258:	609a      	str	r2, [r3, #8]
 800925a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800925c:	1d3b      	adds	r3, r7, #4
 800925e:	2200      	movs	r2, #0
 8009260:	601a      	str	r2, [r3, #0]
 8009262:	605a      	str	r2, [r3, #4]
 8009264:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8009266:	4b1e      	ldr	r3, [pc, #120]	@ (80092e0 <MX_TIM4_Init+0x98>)
 8009268:	4a1e      	ldr	r2, [pc, #120]	@ (80092e4 <MX_TIM4_Init+0x9c>)
 800926a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1699;
 800926c:	4b1c      	ldr	r3, [pc, #112]	@ (80092e0 <MX_TIM4_Init+0x98>)
 800926e:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8009272:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009274:	4b1a      	ldr	r3, [pc, #104]	@ (80092e0 <MX_TIM4_Init+0x98>)
 8009276:	2200      	movs	r2, #0
 8009278:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800927a:	4b19      	ldr	r3, [pc, #100]	@ (80092e0 <MX_TIM4_Init+0x98>)
 800927c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009280:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009282:	4b17      	ldr	r3, [pc, #92]	@ (80092e0 <MX_TIM4_Init+0x98>)
 8009284:	2200      	movs	r2, #0
 8009286:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009288:	4b15      	ldr	r3, [pc, #84]	@ (80092e0 <MX_TIM4_Init+0x98>)
 800928a:	2200      	movs	r2, #0
 800928c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800928e:	4814      	ldr	r0, [pc, #80]	@ (80092e0 <MX_TIM4_Init+0x98>)
 8009290:	f003 fc14 	bl	800cabc <HAL_TIM_Base_Init>
 8009294:	4603      	mov	r3, r0
 8009296:	2b00      	cmp	r3, #0
 8009298:	d001      	beq.n	800929e <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 800929a:	f7ff f859 	bl	8008350 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800929e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80092a2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80092a4:	f107 0310 	add.w	r3, r7, #16
 80092a8:	4619      	mov	r1, r3
 80092aa:	480d      	ldr	r0, [pc, #52]	@ (80092e0 <MX_TIM4_Init+0x98>)
 80092ac:	f004 fc22 	bl	800daf4 <HAL_TIM_ConfigClockSource>
 80092b0:	4603      	mov	r3, r0
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d001      	beq.n	80092ba <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 80092b6:	f7ff f84b 	bl	8008350 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80092ba:	2300      	movs	r3, #0
 80092bc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80092be:	2300      	movs	r3, #0
 80092c0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80092c2:	1d3b      	adds	r3, r7, #4
 80092c4:	4619      	mov	r1, r3
 80092c6:	4806      	ldr	r0, [pc, #24]	@ (80092e0 <MX_TIM4_Init+0x98>)
 80092c8:	f005 fb56 	bl	800e978 <HAL_TIMEx_MasterConfigSynchronization>
 80092cc:	4603      	mov	r3, r0
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d001      	beq.n	80092d6 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 80092d2:	f7ff f83d 	bl	8008350 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80092d6:	bf00      	nop
 80092d8:	3720      	adds	r7, #32
 80092da:	46bd      	mov	sp, r7
 80092dc:	bd80      	pop	{r7, pc}
 80092de:	bf00      	nop
 80092e0:	20001edc 	.word	0x20001edc
 80092e4:	40000800 	.word	0x40000800

080092e8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80092e8:	b580      	push	{r7, lr}
 80092ea:	b088      	sub	sp, #32
 80092ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80092ee:	f107 0310 	add.w	r3, r7, #16
 80092f2:	2200      	movs	r2, #0
 80092f4:	601a      	str	r2, [r3, #0]
 80092f6:	605a      	str	r2, [r3, #4]
 80092f8:	609a      	str	r2, [r3, #8]
 80092fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80092fc:	1d3b      	adds	r3, r7, #4
 80092fe:	2200      	movs	r2, #0
 8009300:	601a      	str	r2, [r3, #0]
 8009302:	605a      	str	r2, [r3, #4]
 8009304:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8009306:	4b1d      	ldr	r3, [pc, #116]	@ (800937c <MX_TIM5_Init+0x94>)
 8009308:	4a1d      	ldr	r2, [pc, #116]	@ (8009380 <MX_TIM5_Init+0x98>)
 800930a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 800930c:	4b1b      	ldr	r3, [pc, #108]	@ (800937c <MX_TIM5_Init+0x94>)
 800930e:	22a9      	movs	r2, #169	@ 0xa9
 8009310:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009312:	4b1a      	ldr	r3, [pc, #104]	@ (800937c <MX_TIM5_Init+0x94>)
 8009314:	2200      	movs	r2, #0
 8009316:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8009318:	4b18      	ldr	r3, [pc, #96]	@ (800937c <MX_TIM5_Init+0x94>)
 800931a:	f04f 32ff 	mov.w	r2, #4294967295
 800931e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009320:	4b16      	ldr	r3, [pc, #88]	@ (800937c <MX_TIM5_Init+0x94>)
 8009322:	2200      	movs	r2, #0
 8009324:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009326:	4b15      	ldr	r3, [pc, #84]	@ (800937c <MX_TIM5_Init+0x94>)
 8009328:	2200      	movs	r2, #0
 800932a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800932c:	4813      	ldr	r0, [pc, #76]	@ (800937c <MX_TIM5_Init+0x94>)
 800932e:	f003 fbc5 	bl	800cabc <HAL_TIM_Base_Init>
 8009332:	4603      	mov	r3, r0
 8009334:	2b00      	cmp	r3, #0
 8009336:	d001      	beq.n	800933c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8009338:	f7ff f80a 	bl	8008350 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800933c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009340:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8009342:	f107 0310 	add.w	r3, r7, #16
 8009346:	4619      	mov	r1, r3
 8009348:	480c      	ldr	r0, [pc, #48]	@ (800937c <MX_TIM5_Init+0x94>)
 800934a:	f004 fbd3 	bl	800daf4 <HAL_TIM_ConfigClockSource>
 800934e:	4603      	mov	r3, r0
 8009350:	2b00      	cmp	r3, #0
 8009352:	d001      	beq.n	8009358 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8009354:	f7fe fffc 	bl	8008350 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009358:	2300      	movs	r3, #0
 800935a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800935c:	2300      	movs	r3, #0
 800935e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8009360:	1d3b      	adds	r3, r7, #4
 8009362:	4619      	mov	r1, r3
 8009364:	4805      	ldr	r0, [pc, #20]	@ (800937c <MX_TIM5_Init+0x94>)
 8009366:	f005 fb07 	bl	800e978 <HAL_TIMEx_MasterConfigSynchronization>
 800936a:	4603      	mov	r3, r0
 800936c:	2b00      	cmp	r3, #0
 800936e:	d001      	beq.n	8009374 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8009370:	f7fe ffee 	bl	8008350 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8009374:	bf00      	nop
 8009376:	3720      	adds	r7, #32
 8009378:	46bd      	mov	sp, r7
 800937a:	bd80      	pop	{r7, pc}
 800937c:	20001f28 	.word	0x20001f28
 8009380:	40000c00 	.word	0x40000c00

08009384 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8009384:	b480      	push	{r7}
 8009386:	b085      	sub	sp, #20
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	4a0a      	ldr	r2, [pc, #40]	@ (80093bc <HAL_TIM_PWM_MspInit+0x38>)
 8009392:	4293      	cmp	r3, r2
 8009394:	d10b      	bne.n	80093ae <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8009396:	4b0a      	ldr	r3, [pc, #40]	@ (80093c0 <HAL_TIM_PWM_MspInit+0x3c>)
 8009398:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800939a:	4a09      	ldr	r2, [pc, #36]	@ (80093c0 <HAL_TIM_PWM_MspInit+0x3c>)
 800939c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80093a0:	6613      	str	r3, [r2, #96]	@ 0x60
 80093a2:	4b07      	ldr	r3, [pc, #28]	@ (80093c0 <HAL_TIM_PWM_MspInit+0x3c>)
 80093a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80093a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80093aa:	60fb      	str	r3, [r7, #12]
 80093ac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80093ae:	bf00      	nop
 80093b0:	3714      	adds	r7, #20
 80093b2:	46bd      	mov	sp, r7
 80093b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b8:	4770      	bx	lr
 80093ba:	bf00      	nop
 80093bc:	40012c00 	.word	0x40012c00
 80093c0:	40021000 	.word	0x40021000

080093c4 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b08a      	sub	sp, #40	@ 0x28
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80093cc:	f107 0314 	add.w	r3, r7, #20
 80093d0:	2200      	movs	r2, #0
 80093d2:	601a      	str	r2, [r3, #0]
 80093d4:	605a      	str	r2, [r3, #4]
 80093d6:	609a      	str	r2, [r3, #8]
 80093d8:	60da      	str	r2, [r3, #12]
 80093da:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80093e4:	d14e      	bne.n	8009484 <HAL_TIM_IC_MspInit+0xc0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80093e6:	4b29      	ldr	r3, [pc, #164]	@ (800948c <HAL_TIM_IC_MspInit+0xc8>)
 80093e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093ea:	4a28      	ldr	r2, [pc, #160]	@ (800948c <HAL_TIM_IC_MspInit+0xc8>)
 80093ec:	f043 0301 	orr.w	r3, r3, #1
 80093f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80093f2:	4b26      	ldr	r3, [pc, #152]	@ (800948c <HAL_TIM_IC_MspInit+0xc8>)
 80093f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093f6:	f003 0301 	and.w	r3, r3, #1
 80093fa:	613b      	str	r3, [r7, #16]
 80093fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80093fe:	4b23      	ldr	r3, [pc, #140]	@ (800948c <HAL_TIM_IC_MspInit+0xc8>)
 8009400:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009402:	4a22      	ldr	r2, [pc, #136]	@ (800948c <HAL_TIM_IC_MspInit+0xc8>)
 8009404:	f043 0302 	orr.w	r3, r3, #2
 8009408:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800940a:	4b20      	ldr	r3, [pc, #128]	@ (800948c <HAL_TIM_IC_MspInit+0xc8>)
 800940c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800940e:	f003 0302 	and.w	r3, r3, #2
 8009412:	60fb      	str	r3, [r7, #12]
 8009414:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009416:	4b1d      	ldr	r3, [pc, #116]	@ (800948c <HAL_TIM_IC_MspInit+0xc8>)
 8009418:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800941a:	4a1c      	ldr	r2, [pc, #112]	@ (800948c <HAL_TIM_IC_MspInit+0xc8>)
 800941c:	f043 0301 	orr.w	r3, r3, #1
 8009420:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009422:	4b1a      	ldr	r3, [pc, #104]	@ (800948c <HAL_TIM_IC_MspInit+0xc8>)
 8009424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009426:	f003 0301 	and.w	r3, r3, #1
 800942a:	60bb      	str	r3, [r7, #8]
 800942c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ECHO_RIGHT_Pin|ECHO_CENTER_Pin;
 800942e:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8009432:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009434:	2302      	movs	r3, #2
 8009436:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8009438:	2302      	movs	r3, #2
 800943a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800943c:	2300      	movs	r3, #0
 800943e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8009440:	2301      	movs	r3, #1
 8009442:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009444:	f107 0314 	add.w	r3, r7, #20
 8009448:	4619      	mov	r1, r3
 800944a:	4811      	ldr	r0, [pc, #68]	@ (8009490 <HAL_TIM_IC_MspInit+0xcc>)
 800944c:	f001 f864 	bl	800a518 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ECHO_LEFT_Pin;
 8009450:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009454:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009456:	2302      	movs	r3, #2
 8009458:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800945a:	2302      	movs	r3, #2
 800945c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800945e:	2300      	movs	r3, #0
 8009460:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8009462:	2301      	movs	r3, #1
 8009464:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ECHO_LEFT_GPIO_Port, &GPIO_InitStruct);
 8009466:	f107 0314 	add.w	r3, r7, #20
 800946a:	4619      	mov	r1, r3
 800946c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009470:	f001 f852 	bl	800a518 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8009474:	2200      	movs	r2, #0
 8009476:	2105      	movs	r1, #5
 8009478:	201c      	movs	r0, #28
 800947a:	f000 fadf 	bl	8009a3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800947e:	201c      	movs	r0, #28
 8009480:	f000 faf6 	bl	8009a70 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8009484:	bf00      	nop
 8009486:	3728      	adds	r7, #40	@ 0x28
 8009488:	46bd      	mov	sp, r7
 800948a:	bd80      	pop	{r7, pc}
 800948c:	40021000 	.word	0x40021000
 8009490:	48000400 	.word	0x48000400

08009494 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8009494:	b580      	push	{r7, lr}
 8009496:	b084      	sub	sp, #16
 8009498:	af00      	add	r7, sp, #0
 800949a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	4a16      	ldr	r2, [pc, #88]	@ (80094fc <HAL_TIM_Base_MspInit+0x68>)
 80094a2:	4293      	cmp	r3, r2
 80094a4:	d114      	bne.n	80094d0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80094a6:	4b16      	ldr	r3, [pc, #88]	@ (8009500 <HAL_TIM_Base_MspInit+0x6c>)
 80094a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094aa:	4a15      	ldr	r2, [pc, #84]	@ (8009500 <HAL_TIM_Base_MspInit+0x6c>)
 80094ac:	f043 0304 	orr.w	r3, r3, #4
 80094b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80094b2:	4b13      	ldr	r3, [pc, #76]	@ (8009500 <HAL_TIM_Base_MspInit+0x6c>)
 80094b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094b6:	f003 0304 	and.w	r3, r3, #4
 80094ba:	60fb      	str	r3, [r7, #12]
 80094bc:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 80094be:	2200      	movs	r2, #0
 80094c0:	2105      	movs	r1, #5
 80094c2:	201e      	movs	r0, #30
 80094c4:	f000 faba 	bl	8009a3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80094c8:	201e      	movs	r0, #30
 80094ca:	f000 fad1 	bl	8009a70 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 80094ce:	e010      	b.n	80094f2 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM5)
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	4a0b      	ldr	r2, [pc, #44]	@ (8009504 <HAL_TIM_Base_MspInit+0x70>)
 80094d6:	4293      	cmp	r3, r2
 80094d8:	d10b      	bne.n	80094f2 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80094da:	4b09      	ldr	r3, [pc, #36]	@ (8009500 <HAL_TIM_Base_MspInit+0x6c>)
 80094dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094de:	4a08      	ldr	r2, [pc, #32]	@ (8009500 <HAL_TIM_Base_MspInit+0x6c>)
 80094e0:	f043 0308 	orr.w	r3, r3, #8
 80094e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80094e6:	4b06      	ldr	r3, [pc, #24]	@ (8009500 <HAL_TIM_Base_MspInit+0x6c>)
 80094e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094ea:	f003 0308 	and.w	r3, r3, #8
 80094ee:	60bb      	str	r3, [r7, #8]
 80094f0:	68bb      	ldr	r3, [r7, #8]
}
 80094f2:	bf00      	nop
 80094f4:	3710      	adds	r7, #16
 80094f6:	46bd      	mov	sp, r7
 80094f8:	bd80      	pop	{r7, pc}
 80094fa:	bf00      	nop
 80094fc:	40000800 	.word	0x40000800
 8009500:	40021000 	.word	0x40021000
 8009504:	40000c00 	.word	0x40000c00

08009508 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8009508:	b580      	push	{r7, lr}
 800950a:	b08a      	sub	sp, #40	@ 0x28
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009510:	f107 0314 	add.w	r3, r7, #20
 8009514:	2200      	movs	r2, #0
 8009516:	601a      	str	r2, [r3, #0]
 8009518:	605a      	str	r2, [r3, #4]
 800951a:	609a      	str	r2, [r3, #8]
 800951c:	60da      	str	r2, [r3, #12]
 800951e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	4a20      	ldr	r2, [pc, #128]	@ (80095a8 <HAL_TIM_MspPostInit+0xa0>)
 8009526:	4293      	cmp	r3, r2
 8009528:	d139      	bne.n	800959e <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800952a:	4b20      	ldr	r3, [pc, #128]	@ (80095ac <HAL_TIM_MspPostInit+0xa4>)
 800952c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800952e:	4a1f      	ldr	r2, [pc, #124]	@ (80095ac <HAL_TIM_MspPostInit+0xa4>)
 8009530:	f043 0304 	orr.w	r3, r3, #4
 8009534:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009536:	4b1d      	ldr	r3, [pc, #116]	@ (80095ac <HAL_TIM_MspPostInit+0xa4>)
 8009538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800953a:	f003 0304 	and.w	r3, r3, #4
 800953e:	613b      	str	r3, [r7, #16]
 8009540:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009542:	4b1a      	ldr	r3, [pc, #104]	@ (80095ac <HAL_TIM_MspPostInit+0xa4>)
 8009544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009546:	4a19      	ldr	r2, [pc, #100]	@ (80095ac <HAL_TIM_MspPostInit+0xa4>)
 8009548:	f043 0301 	orr.w	r3, r3, #1
 800954c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800954e:	4b17      	ldr	r3, [pc, #92]	@ (80095ac <HAL_TIM_MspPostInit+0xa4>)
 8009550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009552:	f003 0301 	and.w	r3, r3, #1
 8009556:	60fb      	str	r3, [r7, #12]
 8009558:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> TIM1_CH3
    PC3     ------> TIM1_CH4
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = MOTOR_BB_Pin|MOTOR_BA_Pin;
 800955a:	230c      	movs	r3, #12
 800955c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800955e:	2302      	movs	r3, #2
 8009560:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009562:	2300      	movs	r3, #0
 8009564:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009566:	2300      	movs	r3, #0
 8009568:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800956a:	2302      	movs	r3, #2
 800956c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800956e:	f107 0314 	add.w	r3, r7, #20
 8009572:	4619      	mov	r1, r3
 8009574:	480e      	ldr	r0, [pc, #56]	@ (80095b0 <HAL_TIM_MspPostInit+0xa8>)
 8009576:	f000 ffcf 	bl	800a518 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTOR_FB_Pin|MOTOR_FA_Pin;
 800957a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800957e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009580:	2302      	movs	r3, #2
 8009582:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009584:	2300      	movs	r3, #0
 8009586:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009588:	2300      	movs	r3, #0
 800958a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800958c:	2306      	movs	r3, #6
 800958e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009590:	f107 0314 	add.w	r3, r7, #20
 8009594:	4619      	mov	r1, r3
 8009596:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800959a:	f000 ffbd 	bl	800a518 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800959e:	bf00      	nop
 80095a0:	3728      	adds	r7, #40	@ 0x28
 80095a2:	46bd      	mov	sp, r7
 80095a4:	bd80      	pop	{r7, pc}
 80095a6:	bf00      	nop
 80095a8:	40012c00 	.word	0x40012c00
 80095ac:	40021000 	.word	0x40021000
 80095b0:	48000800 	.word	0x48000800

080095b4 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80095b4:	b580      	push	{r7, lr}
 80095b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80095b8:	4b22      	ldr	r3, [pc, #136]	@ (8009644 <MX_USART3_UART_Init+0x90>)
 80095ba:	4a23      	ldr	r2, [pc, #140]	@ (8009648 <MX_USART3_UART_Init+0x94>)
 80095bc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80095be:	4b21      	ldr	r3, [pc, #132]	@ (8009644 <MX_USART3_UART_Init+0x90>)
 80095c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80095c4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80095c6:	4b1f      	ldr	r3, [pc, #124]	@ (8009644 <MX_USART3_UART_Init+0x90>)
 80095c8:	2200      	movs	r2, #0
 80095ca:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80095cc:	4b1d      	ldr	r3, [pc, #116]	@ (8009644 <MX_USART3_UART_Init+0x90>)
 80095ce:	2200      	movs	r2, #0
 80095d0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80095d2:	4b1c      	ldr	r3, [pc, #112]	@ (8009644 <MX_USART3_UART_Init+0x90>)
 80095d4:	2200      	movs	r2, #0
 80095d6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80095d8:	4b1a      	ldr	r3, [pc, #104]	@ (8009644 <MX_USART3_UART_Init+0x90>)
 80095da:	220c      	movs	r2, #12
 80095dc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80095de:	4b19      	ldr	r3, [pc, #100]	@ (8009644 <MX_USART3_UART_Init+0x90>)
 80095e0:	2200      	movs	r2, #0
 80095e2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80095e4:	4b17      	ldr	r3, [pc, #92]	@ (8009644 <MX_USART3_UART_Init+0x90>)
 80095e6:	2200      	movs	r2, #0
 80095e8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80095ea:	4b16      	ldr	r3, [pc, #88]	@ (8009644 <MX_USART3_UART_Init+0x90>)
 80095ec:	2200      	movs	r2, #0
 80095ee:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80095f0:	4b14      	ldr	r3, [pc, #80]	@ (8009644 <MX_USART3_UART_Init+0x90>)
 80095f2:	2200      	movs	r2, #0
 80095f4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80095f6:	4b13      	ldr	r3, [pc, #76]	@ (8009644 <MX_USART3_UART_Init+0x90>)
 80095f8:	2200      	movs	r2, #0
 80095fa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 80095fc:	4811      	ldr	r0, [pc, #68]	@ (8009644 <MX_USART3_UART_Init+0x90>)
 80095fe:	f005 fb2b 	bl	800ec58 <HAL_HalfDuplex_Init>
 8009602:	4603      	mov	r3, r0
 8009604:	2b00      	cmp	r3, #0
 8009606:	d001      	beq.n	800960c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8009608:	f7fe fea2 	bl	8008350 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800960c:	2100      	movs	r1, #0
 800960e:	480d      	ldr	r0, [pc, #52]	@ (8009644 <MX_USART3_UART_Init+0x90>)
 8009610:	f007 f8d7 	bl	80107c2 <HAL_UARTEx_SetTxFifoThreshold>
 8009614:	4603      	mov	r3, r0
 8009616:	2b00      	cmp	r3, #0
 8009618:	d001      	beq.n	800961e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800961a:	f7fe fe99 	bl	8008350 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800961e:	2100      	movs	r1, #0
 8009620:	4808      	ldr	r0, [pc, #32]	@ (8009644 <MX_USART3_UART_Init+0x90>)
 8009622:	f007 f90c 	bl	801083e <HAL_UARTEx_SetRxFifoThreshold>
 8009626:	4603      	mov	r3, r0
 8009628:	2b00      	cmp	r3, #0
 800962a:	d001      	beq.n	8009630 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800962c:	f7fe fe90 	bl	8008350 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8009630:	4804      	ldr	r0, [pc, #16]	@ (8009644 <MX_USART3_UART_Init+0x90>)
 8009632:	f007 f88d 	bl	8010750 <HAL_UARTEx_DisableFifoMode>
 8009636:	4603      	mov	r3, r0
 8009638:	2b00      	cmp	r3, #0
 800963a:	d001      	beq.n	8009640 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800963c:	f7fe fe88 	bl	8008350 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8009640:	bf00      	nop
 8009642:	bd80      	pop	{r7, pc}
 8009644:	20001f74 	.word	0x20001f74
 8009648:	40004800 	.word	0x40004800

0800964c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800964c:	b580      	push	{r7, lr}
 800964e:	b09e      	sub	sp, #120	@ 0x78
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009654:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8009658:	2200      	movs	r2, #0
 800965a:	601a      	str	r2, [r3, #0]
 800965c:	605a      	str	r2, [r3, #4]
 800965e:	609a      	str	r2, [r3, #8]
 8009660:	60da      	str	r2, [r3, #12]
 8009662:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8009664:	f107 0310 	add.w	r3, r7, #16
 8009668:	2254      	movs	r2, #84	@ 0x54
 800966a:	2100      	movs	r1, #0
 800966c:	4618      	mov	r0, r3
 800966e:	f00a fd16 	bl	801409e <memset>
  if(uartHandle->Instance==USART3)
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	4a4d      	ldr	r2, [pc, #308]	@ (80097ac <HAL_UART_MspInit+0x160>)
 8009678:	4293      	cmp	r3, r2
 800967a:	f040 8092 	bne.w	80097a2 <HAL_UART_MspInit+0x156>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800967e:	2304      	movs	r3, #4
 8009680:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8009682:	2300      	movs	r3, #0
 8009684:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009686:	f107 0310 	add.w	r3, r7, #16
 800968a:	4618      	mov	r0, r3
 800968c:	f002 ffc8 	bl	800c620 <HAL_RCCEx_PeriphCLKConfig>
 8009690:	4603      	mov	r3, r0
 8009692:	2b00      	cmp	r3, #0
 8009694:	d001      	beq.n	800969a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8009696:	f7fe fe5b 	bl	8008350 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800969a:	4b45      	ldr	r3, [pc, #276]	@ (80097b0 <HAL_UART_MspInit+0x164>)
 800969c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800969e:	4a44      	ldr	r2, [pc, #272]	@ (80097b0 <HAL_UART_MspInit+0x164>)
 80096a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80096a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80096a6:	4b42      	ldr	r3, [pc, #264]	@ (80097b0 <HAL_UART_MspInit+0x164>)
 80096a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80096ae:	60fb      	str	r3, [r7, #12]
 80096b0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80096b2:	4b3f      	ldr	r3, [pc, #252]	@ (80097b0 <HAL_UART_MspInit+0x164>)
 80096b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096b6:	4a3e      	ldr	r2, [pc, #248]	@ (80097b0 <HAL_UART_MspInit+0x164>)
 80096b8:	f043 0304 	orr.w	r3, r3, #4
 80096bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80096be:	4b3c      	ldr	r3, [pc, #240]	@ (80097b0 <HAL_UART_MspInit+0x164>)
 80096c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096c2:	f003 0304 	and.w	r3, r3, #4
 80096c6:	60bb      	str	r3, [r7, #8]
 80096c8:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80096ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80096ce:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80096d0:	2312      	movs	r3, #18
 80096d2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80096d4:	2300      	movs	r3, #0
 80096d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80096d8:	2300      	movs	r3, #0
 80096da:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80096dc:	2307      	movs	r3, #7
 80096de:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80096e0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80096e4:	4619      	mov	r1, r3
 80096e6:	4833      	ldr	r0, [pc, #204]	@ (80097b4 <HAL_UART_MspInit+0x168>)
 80096e8:	f000 ff16 	bl	800a518 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel1;
 80096ec:	4b32      	ldr	r3, [pc, #200]	@ (80097b8 <HAL_UART_MspInit+0x16c>)
 80096ee:	4a33      	ldr	r2, [pc, #204]	@ (80097bc <HAL_UART_MspInit+0x170>)
 80096f0:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 80096f2:	4b31      	ldr	r3, [pc, #196]	@ (80097b8 <HAL_UART_MspInit+0x16c>)
 80096f4:	221c      	movs	r2, #28
 80096f6:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80096f8:	4b2f      	ldr	r3, [pc, #188]	@ (80097b8 <HAL_UART_MspInit+0x16c>)
 80096fa:	2200      	movs	r2, #0
 80096fc:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80096fe:	4b2e      	ldr	r3, [pc, #184]	@ (80097b8 <HAL_UART_MspInit+0x16c>)
 8009700:	2200      	movs	r2, #0
 8009702:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8009704:	4b2c      	ldr	r3, [pc, #176]	@ (80097b8 <HAL_UART_MspInit+0x16c>)
 8009706:	2280      	movs	r2, #128	@ 0x80
 8009708:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800970a:	4b2b      	ldr	r3, [pc, #172]	@ (80097b8 <HAL_UART_MspInit+0x16c>)
 800970c:	2200      	movs	r2, #0
 800970e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009710:	4b29      	ldr	r3, [pc, #164]	@ (80097b8 <HAL_UART_MspInit+0x16c>)
 8009712:	2200      	movs	r2, #0
 8009714:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8009716:	4b28      	ldr	r3, [pc, #160]	@ (80097b8 <HAL_UART_MspInit+0x16c>)
 8009718:	2200      	movs	r2, #0
 800971a:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800971c:	4b26      	ldr	r3, [pc, #152]	@ (80097b8 <HAL_UART_MspInit+0x16c>)
 800971e:	2200      	movs	r2, #0
 8009720:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8009722:	4825      	ldr	r0, [pc, #148]	@ (80097b8 <HAL_UART_MspInit+0x16c>)
 8009724:	f000 fbba 	bl	8009e9c <HAL_DMA_Init>
 8009728:	4603      	mov	r3, r0
 800972a:	2b00      	cmp	r3, #0
 800972c:	d001      	beq.n	8009732 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 800972e:	f7fe fe0f 	bl	8008350 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	4a20      	ldr	r2, [pc, #128]	@ (80097b8 <HAL_UART_MspInit+0x16c>)
 8009736:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800973a:	4a1f      	ldr	r2, [pc, #124]	@ (80097b8 <HAL_UART_MspInit+0x16c>)
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8009740:	4b1f      	ldr	r3, [pc, #124]	@ (80097c0 <HAL_UART_MspInit+0x174>)
 8009742:	4a20      	ldr	r2, [pc, #128]	@ (80097c4 <HAL_UART_MspInit+0x178>)
 8009744:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8009746:	4b1e      	ldr	r3, [pc, #120]	@ (80097c0 <HAL_UART_MspInit+0x174>)
 8009748:	221d      	movs	r2, #29
 800974a:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800974c:	4b1c      	ldr	r3, [pc, #112]	@ (80097c0 <HAL_UART_MspInit+0x174>)
 800974e:	2210      	movs	r2, #16
 8009750:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009752:	4b1b      	ldr	r3, [pc, #108]	@ (80097c0 <HAL_UART_MspInit+0x174>)
 8009754:	2200      	movs	r2, #0
 8009756:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8009758:	4b19      	ldr	r3, [pc, #100]	@ (80097c0 <HAL_UART_MspInit+0x174>)
 800975a:	2280      	movs	r2, #128	@ 0x80
 800975c:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800975e:	4b18      	ldr	r3, [pc, #96]	@ (80097c0 <HAL_UART_MspInit+0x174>)
 8009760:	2200      	movs	r2, #0
 8009762:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009764:	4b16      	ldr	r3, [pc, #88]	@ (80097c0 <HAL_UART_MspInit+0x174>)
 8009766:	2200      	movs	r2, #0
 8009768:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800976a:	4b15      	ldr	r3, [pc, #84]	@ (80097c0 <HAL_UART_MspInit+0x174>)
 800976c:	2200      	movs	r2, #0
 800976e:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8009770:	4b13      	ldr	r3, [pc, #76]	@ (80097c0 <HAL_UART_MspInit+0x174>)
 8009772:	2200      	movs	r2, #0
 8009774:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8009776:	4812      	ldr	r0, [pc, #72]	@ (80097c0 <HAL_UART_MspInit+0x174>)
 8009778:	f000 fb90 	bl	8009e9c <HAL_DMA_Init>
 800977c:	4603      	mov	r3, r0
 800977e:	2b00      	cmp	r3, #0
 8009780:	d001      	beq.n	8009786 <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 8009782:	f7fe fde5 	bl	8008350 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	4a0d      	ldr	r2, [pc, #52]	@ (80097c0 <HAL_UART_MspInit+0x174>)
 800978a:	67da      	str	r2, [r3, #124]	@ 0x7c
 800978c:	4a0c      	ldr	r2, [pc, #48]	@ (80097c0 <HAL_UART_MspInit+0x174>)
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8009792:	2200      	movs	r2, #0
 8009794:	2105      	movs	r1, #5
 8009796:	2027      	movs	r0, #39	@ 0x27
 8009798:	f000 f950 	bl	8009a3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800979c:	2027      	movs	r0, #39	@ 0x27
 800979e:	f000 f967 	bl	8009a70 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80097a2:	bf00      	nop
 80097a4:	3778      	adds	r7, #120	@ 0x78
 80097a6:	46bd      	mov	sp, r7
 80097a8:	bd80      	pop	{r7, pc}
 80097aa:	bf00      	nop
 80097ac:	40004800 	.word	0x40004800
 80097b0:	40021000 	.word	0x40021000
 80097b4:	48000800 	.word	0x48000800
 80097b8:	20002008 	.word	0x20002008
 80097bc:	40020008 	.word	0x40020008
 80097c0:	20002068 	.word	0x20002068
 80097c4:	4002001c 	.word	0x4002001c

080097c8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80097c8:	480d      	ldr	r0, [pc, #52]	@ (8009800 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80097ca:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80097cc:	f7ff fc08 	bl	8008fe0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80097d0:	480c      	ldr	r0, [pc, #48]	@ (8009804 <LoopForever+0x6>)
  ldr r1, =_edata
 80097d2:	490d      	ldr	r1, [pc, #52]	@ (8009808 <LoopForever+0xa>)
  ldr r2, =_sidata
 80097d4:	4a0d      	ldr	r2, [pc, #52]	@ (800980c <LoopForever+0xe>)
  movs r3, #0
 80097d6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80097d8:	e002      	b.n	80097e0 <LoopCopyDataInit>

080097da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80097da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80097dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80097de:	3304      	adds	r3, #4

080097e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80097e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80097e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80097e4:	d3f9      	bcc.n	80097da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80097e6:	4a0a      	ldr	r2, [pc, #40]	@ (8009810 <LoopForever+0x12>)
  ldr r4, =_ebss
 80097e8:	4c0a      	ldr	r4, [pc, #40]	@ (8009814 <LoopForever+0x16>)
  movs r3, #0
 80097ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80097ec:	e001      	b.n	80097f2 <LoopFillZerobss>

080097ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80097ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80097f0:	3204      	adds	r2, #4

080097f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80097f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80097f4:	d3fb      	bcc.n	80097ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80097f6:	f00a fd09 	bl	801420c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80097fa:	f7fe fd0f 	bl	800821c <main>

080097fe <LoopForever>:

LoopForever:
    b LoopForever
 80097fe:	e7fe      	b.n	80097fe <LoopForever>
  ldr   r0, =_estack
 8009800:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8009804:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8009808:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800980c:	0801659c 	.word	0x0801659c
  ldr r2, =_sbss
 8009810:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8009814:	20006c00 	.word	0x20006c00

08009818 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8009818:	e7fe      	b.n	8009818 <ADC1_2_IRQHandler>

0800981a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800981a:	b580      	push	{r7, lr}
 800981c:	b082      	sub	sp, #8
 800981e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8009820:	2300      	movs	r3, #0
 8009822:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009824:	2003      	movs	r0, #3
 8009826:	f000 f8fe 	bl	8009a26 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800982a:	200f      	movs	r0, #15
 800982c:	f7ff fa0e 	bl	8008c4c <HAL_InitTick>
 8009830:	4603      	mov	r3, r0
 8009832:	2b00      	cmp	r3, #0
 8009834:	d002      	beq.n	800983c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8009836:	2301      	movs	r3, #1
 8009838:	71fb      	strb	r3, [r7, #7]
 800983a:	e001      	b.n	8009840 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800983c:	f7ff f9dc 	bl	8008bf8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8009840:	79fb      	ldrb	r3, [r7, #7]

}
 8009842:	4618      	mov	r0, r3
 8009844:	3708      	adds	r7, #8
 8009846:	46bd      	mov	sp, r7
 8009848:	bd80      	pop	{r7, pc}
	...

0800984c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800984c:	b480      	push	{r7}
 800984e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8009850:	4b05      	ldr	r3, [pc, #20]	@ (8009868 <HAL_IncTick+0x1c>)
 8009852:	681a      	ldr	r2, [r3, #0]
 8009854:	4b05      	ldr	r3, [pc, #20]	@ (800986c <HAL_IncTick+0x20>)
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	4413      	add	r3, r2
 800985a:	4a03      	ldr	r2, [pc, #12]	@ (8009868 <HAL_IncTick+0x1c>)
 800985c:	6013      	str	r3, [r2, #0]
}
 800985e:	bf00      	nop
 8009860:	46bd      	mov	sp, r7
 8009862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009866:	4770      	bx	lr
 8009868:	200020c8 	.word	0x200020c8
 800986c:	2000000c 	.word	0x2000000c

08009870 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009870:	b480      	push	{r7}
 8009872:	af00      	add	r7, sp, #0
  return uwTick;
 8009874:	4b03      	ldr	r3, [pc, #12]	@ (8009884 <HAL_GetTick+0x14>)
 8009876:	681b      	ldr	r3, [r3, #0]
}
 8009878:	4618      	mov	r0, r3
 800987a:	46bd      	mov	sp, r7
 800987c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009880:	4770      	bx	lr
 8009882:	bf00      	nop
 8009884:	200020c8 	.word	0x200020c8

08009888 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b084      	sub	sp, #16
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009890:	f7ff ffee 	bl	8009870 <HAL_GetTick>
 8009894:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098a0:	d004      	beq.n	80098ac <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80098a2:	4b09      	ldr	r3, [pc, #36]	@ (80098c8 <HAL_Delay+0x40>)
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	68fa      	ldr	r2, [r7, #12]
 80098a8:	4413      	add	r3, r2
 80098aa:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80098ac:	bf00      	nop
 80098ae:	f7ff ffdf 	bl	8009870 <HAL_GetTick>
 80098b2:	4602      	mov	r2, r0
 80098b4:	68bb      	ldr	r3, [r7, #8]
 80098b6:	1ad3      	subs	r3, r2, r3
 80098b8:	68fa      	ldr	r2, [r7, #12]
 80098ba:	429a      	cmp	r2, r3
 80098bc:	d8f7      	bhi.n	80098ae <HAL_Delay+0x26>
  {
  }
}
 80098be:	bf00      	nop
 80098c0:	bf00      	nop
 80098c2:	3710      	adds	r7, #16
 80098c4:	46bd      	mov	sp, r7
 80098c6:	bd80      	pop	{r7, pc}
 80098c8:	2000000c 	.word	0x2000000c

080098cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80098cc:	b480      	push	{r7}
 80098ce:	b085      	sub	sp, #20
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	f003 0307 	and.w	r3, r3, #7
 80098da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80098dc:	4b0c      	ldr	r3, [pc, #48]	@ (8009910 <__NVIC_SetPriorityGrouping+0x44>)
 80098de:	68db      	ldr	r3, [r3, #12]
 80098e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80098e2:	68ba      	ldr	r2, [r7, #8]
 80098e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80098e8:	4013      	ands	r3, r2
 80098ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80098f0:	68bb      	ldr	r3, [r7, #8]
 80098f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80098f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80098f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80098fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80098fe:	4a04      	ldr	r2, [pc, #16]	@ (8009910 <__NVIC_SetPriorityGrouping+0x44>)
 8009900:	68bb      	ldr	r3, [r7, #8]
 8009902:	60d3      	str	r3, [r2, #12]
}
 8009904:	bf00      	nop
 8009906:	3714      	adds	r7, #20
 8009908:	46bd      	mov	sp, r7
 800990a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990e:	4770      	bx	lr
 8009910:	e000ed00 	.word	0xe000ed00

08009914 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009914:	b480      	push	{r7}
 8009916:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009918:	4b04      	ldr	r3, [pc, #16]	@ (800992c <__NVIC_GetPriorityGrouping+0x18>)
 800991a:	68db      	ldr	r3, [r3, #12]
 800991c:	0a1b      	lsrs	r3, r3, #8
 800991e:	f003 0307 	and.w	r3, r3, #7
}
 8009922:	4618      	mov	r0, r3
 8009924:	46bd      	mov	sp, r7
 8009926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992a:	4770      	bx	lr
 800992c:	e000ed00 	.word	0xe000ed00

08009930 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009930:	b480      	push	{r7}
 8009932:	b083      	sub	sp, #12
 8009934:	af00      	add	r7, sp, #0
 8009936:	4603      	mov	r3, r0
 8009938:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800993a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800993e:	2b00      	cmp	r3, #0
 8009940:	db0b      	blt.n	800995a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009942:	79fb      	ldrb	r3, [r7, #7]
 8009944:	f003 021f 	and.w	r2, r3, #31
 8009948:	4907      	ldr	r1, [pc, #28]	@ (8009968 <__NVIC_EnableIRQ+0x38>)
 800994a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800994e:	095b      	lsrs	r3, r3, #5
 8009950:	2001      	movs	r0, #1
 8009952:	fa00 f202 	lsl.w	r2, r0, r2
 8009956:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800995a:	bf00      	nop
 800995c:	370c      	adds	r7, #12
 800995e:	46bd      	mov	sp, r7
 8009960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009964:	4770      	bx	lr
 8009966:	bf00      	nop
 8009968:	e000e100 	.word	0xe000e100

0800996c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800996c:	b480      	push	{r7}
 800996e:	b083      	sub	sp, #12
 8009970:	af00      	add	r7, sp, #0
 8009972:	4603      	mov	r3, r0
 8009974:	6039      	str	r1, [r7, #0]
 8009976:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009978:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800997c:	2b00      	cmp	r3, #0
 800997e:	db0a      	blt.n	8009996 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	b2da      	uxtb	r2, r3
 8009984:	490c      	ldr	r1, [pc, #48]	@ (80099b8 <__NVIC_SetPriority+0x4c>)
 8009986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800998a:	0112      	lsls	r2, r2, #4
 800998c:	b2d2      	uxtb	r2, r2
 800998e:	440b      	add	r3, r1
 8009990:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009994:	e00a      	b.n	80099ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009996:	683b      	ldr	r3, [r7, #0]
 8009998:	b2da      	uxtb	r2, r3
 800999a:	4908      	ldr	r1, [pc, #32]	@ (80099bc <__NVIC_SetPriority+0x50>)
 800999c:	79fb      	ldrb	r3, [r7, #7]
 800999e:	f003 030f 	and.w	r3, r3, #15
 80099a2:	3b04      	subs	r3, #4
 80099a4:	0112      	lsls	r2, r2, #4
 80099a6:	b2d2      	uxtb	r2, r2
 80099a8:	440b      	add	r3, r1
 80099aa:	761a      	strb	r2, [r3, #24]
}
 80099ac:	bf00      	nop
 80099ae:	370c      	adds	r7, #12
 80099b0:	46bd      	mov	sp, r7
 80099b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b6:	4770      	bx	lr
 80099b8:	e000e100 	.word	0xe000e100
 80099bc:	e000ed00 	.word	0xe000ed00

080099c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80099c0:	b480      	push	{r7}
 80099c2:	b089      	sub	sp, #36	@ 0x24
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	60f8      	str	r0, [r7, #12]
 80099c8:	60b9      	str	r1, [r7, #8]
 80099ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	f003 0307 	and.w	r3, r3, #7
 80099d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80099d4:	69fb      	ldr	r3, [r7, #28]
 80099d6:	f1c3 0307 	rsb	r3, r3, #7
 80099da:	2b04      	cmp	r3, #4
 80099dc:	bf28      	it	cs
 80099de:	2304      	movcs	r3, #4
 80099e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80099e2:	69fb      	ldr	r3, [r7, #28]
 80099e4:	3304      	adds	r3, #4
 80099e6:	2b06      	cmp	r3, #6
 80099e8:	d902      	bls.n	80099f0 <NVIC_EncodePriority+0x30>
 80099ea:	69fb      	ldr	r3, [r7, #28]
 80099ec:	3b03      	subs	r3, #3
 80099ee:	e000      	b.n	80099f2 <NVIC_EncodePriority+0x32>
 80099f0:	2300      	movs	r3, #0
 80099f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80099f4:	f04f 32ff 	mov.w	r2, #4294967295
 80099f8:	69bb      	ldr	r3, [r7, #24]
 80099fa:	fa02 f303 	lsl.w	r3, r2, r3
 80099fe:	43da      	mvns	r2, r3
 8009a00:	68bb      	ldr	r3, [r7, #8]
 8009a02:	401a      	ands	r2, r3
 8009a04:	697b      	ldr	r3, [r7, #20]
 8009a06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009a08:	f04f 31ff 	mov.w	r1, #4294967295
 8009a0c:	697b      	ldr	r3, [r7, #20]
 8009a0e:	fa01 f303 	lsl.w	r3, r1, r3
 8009a12:	43d9      	mvns	r1, r3
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009a18:	4313      	orrs	r3, r2
         );
}
 8009a1a:	4618      	mov	r0, r3
 8009a1c:	3724      	adds	r7, #36	@ 0x24
 8009a1e:	46bd      	mov	sp, r7
 8009a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a24:	4770      	bx	lr

08009a26 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009a26:	b580      	push	{r7, lr}
 8009a28:	b082      	sub	sp, #8
 8009a2a:	af00      	add	r7, sp, #0
 8009a2c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009a2e:	6878      	ldr	r0, [r7, #4]
 8009a30:	f7ff ff4c 	bl	80098cc <__NVIC_SetPriorityGrouping>
}
 8009a34:	bf00      	nop
 8009a36:	3708      	adds	r7, #8
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bd80      	pop	{r7, pc}

08009a3c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b086      	sub	sp, #24
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	4603      	mov	r3, r0
 8009a44:	60b9      	str	r1, [r7, #8]
 8009a46:	607a      	str	r2, [r7, #4]
 8009a48:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8009a4a:	f7ff ff63 	bl	8009914 <__NVIC_GetPriorityGrouping>
 8009a4e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009a50:	687a      	ldr	r2, [r7, #4]
 8009a52:	68b9      	ldr	r1, [r7, #8]
 8009a54:	6978      	ldr	r0, [r7, #20]
 8009a56:	f7ff ffb3 	bl	80099c0 <NVIC_EncodePriority>
 8009a5a:	4602      	mov	r2, r0
 8009a5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009a60:	4611      	mov	r1, r2
 8009a62:	4618      	mov	r0, r3
 8009a64:	f7ff ff82 	bl	800996c <__NVIC_SetPriority>
}
 8009a68:	bf00      	nop
 8009a6a:	3718      	adds	r7, #24
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	bd80      	pop	{r7, pc}

08009a70 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	b082      	sub	sp, #8
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	4603      	mov	r3, r0
 8009a78:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009a7e:	4618      	mov	r0, r3
 8009a80:	f7ff ff56 	bl	8009930 <__NVIC_EnableIRQ>
}
 8009a84:	bf00      	nop
 8009a86:	3708      	adds	r7, #8
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	bd80      	pop	{r7, pc}

08009a8c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	b082      	sub	sp, #8
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d101      	bne.n	8009a9e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8009a9a:	2301      	movs	r3, #1
 8009a9c:	e054      	b.n	8009b48 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	7f5b      	ldrb	r3, [r3, #29]
 8009aa2:	b2db      	uxtb	r3, r3
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d105      	bne.n	8009ab4 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2200      	movs	r2, #0
 8009aac:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8009aae:	6878      	ldr	r0, [r7, #4]
 8009ab0:	f7fd fd60 	bl	8007574 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2202      	movs	r2, #2
 8009ab8:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	791b      	ldrb	r3, [r3, #4]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d10c      	bne.n	8009adc <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	4a22      	ldr	r2, [pc, #136]	@ (8009b50 <HAL_CRC_Init+0xc4>)
 8009ac8:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	689a      	ldr	r2, [r3, #8]
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	f022 0218 	bic.w	r2, r2, #24
 8009ad8:	609a      	str	r2, [r3, #8]
 8009ada:	e00c      	b.n	8009af6 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	6899      	ldr	r1, [r3, #8]
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	68db      	ldr	r3, [r3, #12]
 8009ae4:	461a      	mov	r2, r3
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f000 f94a 	bl	8009d80 <HAL_CRCEx_Polynomial_Set>
 8009aec:	4603      	mov	r3, r0
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d001      	beq.n	8009af6 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8009af2:	2301      	movs	r3, #1
 8009af4:	e028      	b.n	8009b48 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	795b      	ldrb	r3, [r3, #5]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d105      	bne.n	8009b0a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	f04f 32ff 	mov.w	r2, #4294967295
 8009b06:	611a      	str	r2, [r3, #16]
 8009b08:	e004      	b.n	8009b14 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	687a      	ldr	r2, [r7, #4]
 8009b10:	6912      	ldr	r2, [r2, #16]
 8009b12:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	689b      	ldr	r3, [r3, #8]
 8009b1a:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	695a      	ldr	r2, [r3, #20]
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	430a      	orrs	r2, r1
 8009b28:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	689b      	ldr	r3, [r3, #8]
 8009b30:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	699a      	ldr	r2, [r3, #24]
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	430a      	orrs	r2, r1
 8009b3e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2201      	movs	r2, #1
 8009b44:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8009b46:	2300      	movs	r3, #0
}
 8009b48:	4618      	mov	r0, r3
 8009b4a:	3708      	adds	r7, #8
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	bd80      	pop	{r7, pc}
 8009b50:	04c11db7 	.word	0x04c11db7

08009b54 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8009b54:	b580      	push	{r7, lr}
 8009b56:	b086      	sub	sp, #24
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	60f8      	str	r0, [r7, #12]
 8009b5c:	60b9      	str	r1, [r7, #8]
 8009b5e:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8009b60:	2300      	movs	r3, #0
 8009b62:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	2202      	movs	r2, #2
 8009b68:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	689a      	ldr	r2, [r3, #8]
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	f042 0201 	orr.w	r2, r2, #1
 8009b78:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	6a1b      	ldr	r3, [r3, #32]
 8009b7e:	2b03      	cmp	r3, #3
 8009b80:	d006      	beq.n	8009b90 <HAL_CRC_Calculate+0x3c>
 8009b82:	2b03      	cmp	r3, #3
 8009b84:	d829      	bhi.n	8009bda <HAL_CRC_Calculate+0x86>
 8009b86:	2b01      	cmp	r3, #1
 8009b88:	d019      	beq.n	8009bbe <HAL_CRC_Calculate+0x6a>
 8009b8a:	2b02      	cmp	r3, #2
 8009b8c:	d01e      	beq.n	8009bcc <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 8009b8e:	e024      	b.n	8009bda <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 8009b90:	2300      	movs	r3, #0
 8009b92:	617b      	str	r3, [r7, #20]
 8009b94:	e00a      	b.n	8009bac <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 8009b96:	697b      	ldr	r3, [r7, #20]
 8009b98:	009b      	lsls	r3, r3, #2
 8009b9a:	68ba      	ldr	r2, [r7, #8]
 8009b9c:	441a      	add	r2, r3
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	6812      	ldr	r2, [r2, #0]
 8009ba4:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8009ba6:	697b      	ldr	r3, [r7, #20]
 8009ba8:	3301      	adds	r3, #1
 8009baa:	617b      	str	r3, [r7, #20]
 8009bac:	697a      	ldr	r2, [r7, #20]
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	429a      	cmp	r2, r3
 8009bb2:	d3f0      	bcc.n	8009b96 <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	613b      	str	r3, [r7, #16]
      break;
 8009bbc:	e00e      	b.n	8009bdc <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8009bbe:	687a      	ldr	r2, [r7, #4]
 8009bc0:	68b9      	ldr	r1, [r7, #8]
 8009bc2:	68f8      	ldr	r0, [r7, #12]
 8009bc4:	f000 f812 	bl	8009bec <CRC_Handle_8>
 8009bc8:	6138      	str	r0, [r7, #16]
      break;
 8009bca:	e007      	b.n	8009bdc <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8009bcc:	687a      	ldr	r2, [r7, #4]
 8009bce:	68b9      	ldr	r1, [r7, #8]
 8009bd0:	68f8      	ldr	r0, [r7, #12]
 8009bd2:	f000 f89b 	bl	8009d0c <CRC_Handle_16>
 8009bd6:	6138      	str	r0, [r7, #16]
      break;
 8009bd8:	e000      	b.n	8009bdc <HAL_CRC_Calculate+0x88>
      break;
 8009bda:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	2201      	movs	r2, #1
 8009be0:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 8009be2:	693b      	ldr	r3, [r7, #16]
}
 8009be4:	4618      	mov	r0, r3
 8009be6:	3718      	adds	r7, #24
 8009be8:	46bd      	mov	sp, r7
 8009bea:	bd80      	pop	{r7, pc}

08009bec <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8009bec:	b480      	push	{r7}
 8009bee:	b089      	sub	sp, #36	@ 0x24
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	60f8      	str	r0, [r7, #12]
 8009bf4:	60b9      	str	r1, [r7, #8]
 8009bf6:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	61fb      	str	r3, [r7, #28]
 8009bfc:	e023      	b.n	8009c46 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8009bfe:	69fb      	ldr	r3, [r7, #28]
 8009c00:	009b      	lsls	r3, r3, #2
 8009c02:	68ba      	ldr	r2, [r7, #8]
 8009c04:	4413      	add	r3, r2
 8009c06:	781b      	ldrb	r3, [r3, #0]
 8009c08:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8009c0a:	69fb      	ldr	r3, [r7, #28]
 8009c0c:	009b      	lsls	r3, r3, #2
 8009c0e:	3301      	adds	r3, #1
 8009c10:	68b9      	ldr	r1, [r7, #8]
 8009c12:	440b      	add	r3, r1
 8009c14:	781b      	ldrb	r3, [r3, #0]
 8009c16:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8009c18:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8009c1a:	69fb      	ldr	r3, [r7, #28]
 8009c1c:	009b      	lsls	r3, r3, #2
 8009c1e:	3302      	adds	r3, #2
 8009c20:	68b9      	ldr	r1, [r7, #8]
 8009c22:	440b      	add	r3, r1
 8009c24:	781b      	ldrb	r3, [r3, #0]
 8009c26:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8009c28:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8009c2a:	69fb      	ldr	r3, [r7, #28]
 8009c2c:	009b      	lsls	r3, r3, #2
 8009c2e:	3303      	adds	r3, #3
 8009c30:	68b9      	ldr	r1, [r7, #8]
 8009c32:	440b      	add	r3, r1
 8009c34:	781b      	ldrb	r3, [r3, #0]
 8009c36:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8009c3c:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8009c3e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8009c40:	69fb      	ldr	r3, [r7, #28]
 8009c42:	3301      	adds	r3, #1
 8009c44:	61fb      	str	r3, [r7, #28]
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	089b      	lsrs	r3, r3, #2
 8009c4a:	69fa      	ldr	r2, [r7, #28]
 8009c4c:	429a      	cmp	r2, r3
 8009c4e:	d3d6      	bcc.n	8009bfe <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	f003 0303 	and.w	r3, r3, #3
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d04f      	beq.n	8009cfa <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	f003 0303 	and.w	r3, r3, #3
 8009c60:	2b01      	cmp	r3, #1
 8009c62:	d107      	bne.n	8009c74 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8009c64:	69fb      	ldr	r3, [r7, #28]
 8009c66:	009b      	lsls	r3, r3, #2
 8009c68:	68ba      	ldr	r2, [r7, #8]
 8009c6a:	4413      	add	r3, r2
 8009c6c:	68fa      	ldr	r2, [r7, #12]
 8009c6e:	6812      	ldr	r2, [r2, #0]
 8009c70:	781b      	ldrb	r3, [r3, #0]
 8009c72:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	f003 0303 	and.w	r3, r3, #3
 8009c7a:	2b02      	cmp	r3, #2
 8009c7c:	d117      	bne.n	8009cae <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8009c7e:	69fb      	ldr	r3, [r7, #28]
 8009c80:	009b      	lsls	r3, r3, #2
 8009c82:	68ba      	ldr	r2, [r7, #8]
 8009c84:	4413      	add	r3, r2
 8009c86:	781b      	ldrb	r3, [r3, #0]
 8009c88:	b21b      	sxth	r3, r3
 8009c8a:	021b      	lsls	r3, r3, #8
 8009c8c:	b21a      	sxth	r2, r3
 8009c8e:	69fb      	ldr	r3, [r7, #28]
 8009c90:	009b      	lsls	r3, r3, #2
 8009c92:	3301      	adds	r3, #1
 8009c94:	68b9      	ldr	r1, [r7, #8]
 8009c96:	440b      	add	r3, r1
 8009c98:	781b      	ldrb	r3, [r3, #0]
 8009c9a:	b21b      	sxth	r3, r3
 8009c9c:	4313      	orrs	r3, r2
 8009c9e:	b21b      	sxth	r3, r3
 8009ca0:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8009ca8:	697b      	ldr	r3, [r7, #20]
 8009caa:	8b7a      	ldrh	r2, [r7, #26]
 8009cac:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	f003 0303 	and.w	r3, r3, #3
 8009cb4:	2b03      	cmp	r3, #3
 8009cb6:	d120      	bne.n	8009cfa <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8009cb8:	69fb      	ldr	r3, [r7, #28]
 8009cba:	009b      	lsls	r3, r3, #2
 8009cbc:	68ba      	ldr	r2, [r7, #8]
 8009cbe:	4413      	add	r3, r2
 8009cc0:	781b      	ldrb	r3, [r3, #0]
 8009cc2:	b21b      	sxth	r3, r3
 8009cc4:	021b      	lsls	r3, r3, #8
 8009cc6:	b21a      	sxth	r2, r3
 8009cc8:	69fb      	ldr	r3, [r7, #28]
 8009cca:	009b      	lsls	r3, r3, #2
 8009ccc:	3301      	adds	r3, #1
 8009cce:	68b9      	ldr	r1, [r7, #8]
 8009cd0:	440b      	add	r3, r1
 8009cd2:	781b      	ldrb	r3, [r3, #0]
 8009cd4:	b21b      	sxth	r3, r3
 8009cd6:	4313      	orrs	r3, r2
 8009cd8:	b21b      	sxth	r3, r3
 8009cda:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8009ce2:	697b      	ldr	r3, [r7, #20]
 8009ce4:	8b7a      	ldrh	r2, [r7, #26]
 8009ce6:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8009ce8:	69fb      	ldr	r3, [r7, #28]
 8009cea:	009b      	lsls	r3, r3, #2
 8009cec:	3302      	adds	r3, #2
 8009cee:	68ba      	ldr	r2, [r7, #8]
 8009cf0:	4413      	add	r3, r2
 8009cf2:	68fa      	ldr	r2, [r7, #12]
 8009cf4:	6812      	ldr	r2, [r2, #0]
 8009cf6:	781b      	ldrb	r3, [r3, #0]
 8009cf8:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	681b      	ldr	r3, [r3, #0]
}
 8009d00:	4618      	mov	r0, r3
 8009d02:	3724      	adds	r7, #36	@ 0x24
 8009d04:	46bd      	mov	sp, r7
 8009d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0a:	4770      	bx	lr

08009d0c <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 8009d0c:	b480      	push	{r7}
 8009d0e:	b087      	sub	sp, #28
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	60f8      	str	r0, [r7, #12]
 8009d14:	60b9      	str	r1, [r7, #8]
 8009d16:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8009d18:	2300      	movs	r3, #0
 8009d1a:	617b      	str	r3, [r7, #20]
 8009d1c:	e013      	b.n	8009d46 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	009b      	lsls	r3, r3, #2
 8009d22:	68ba      	ldr	r2, [r7, #8]
 8009d24:	4413      	add	r3, r2
 8009d26:	881b      	ldrh	r3, [r3, #0]
 8009d28:	041a      	lsls	r2, r3, #16
 8009d2a:	697b      	ldr	r3, [r7, #20]
 8009d2c:	009b      	lsls	r3, r3, #2
 8009d2e:	3302      	adds	r3, #2
 8009d30:	68b9      	ldr	r1, [r7, #8]
 8009d32:	440b      	add	r3, r1
 8009d34:	881b      	ldrh	r3, [r3, #0]
 8009d36:	4619      	mov	r1, r3
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	430a      	orrs	r2, r1
 8009d3e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8009d40:	697b      	ldr	r3, [r7, #20]
 8009d42:	3301      	adds	r3, #1
 8009d44:	617b      	str	r3, [r7, #20]
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	085b      	lsrs	r3, r3, #1
 8009d4a:	697a      	ldr	r2, [r7, #20]
 8009d4c:	429a      	cmp	r2, r3
 8009d4e:	d3e6      	bcc.n	8009d1e <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	f003 0301 	and.w	r3, r3, #1
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d009      	beq.n	8009d6e <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 8009d60:	697b      	ldr	r3, [r7, #20]
 8009d62:	009b      	lsls	r3, r3, #2
 8009d64:	68ba      	ldr	r2, [r7, #8]
 8009d66:	4413      	add	r3, r2
 8009d68:	881a      	ldrh	r2, [r3, #0]
 8009d6a:	693b      	ldr	r3, [r7, #16]
 8009d6c:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	681b      	ldr	r3, [r3, #0]
}
 8009d74:	4618      	mov	r0, r3
 8009d76:	371c      	adds	r7, #28
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7e:	4770      	bx	lr

08009d80 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8009d80:	b480      	push	{r7}
 8009d82:	b087      	sub	sp, #28
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	60f8      	str	r0, [r7, #12]
 8009d88:	60b9      	str	r1, [r7, #8]
 8009d8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8009d90:	231f      	movs	r3, #31
 8009d92:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8009d94:	68bb      	ldr	r3, [r7, #8]
 8009d96:	f003 0301 	and.w	r3, r3, #1
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d102      	bne.n	8009da4 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8009d9e:	2301      	movs	r3, #1
 8009da0:	75fb      	strb	r3, [r7, #23]
 8009da2:	e063      	b.n	8009e6c <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8009da4:	bf00      	nop
 8009da6:	693b      	ldr	r3, [r7, #16]
 8009da8:	1e5a      	subs	r2, r3, #1
 8009daa:	613a      	str	r2, [r7, #16]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d009      	beq.n	8009dc4 <HAL_CRCEx_Polynomial_Set+0x44>
 8009db0:	693b      	ldr	r3, [r7, #16]
 8009db2:	f003 031f 	and.w	r3, r3, #31
 8009db6:	68ba      	ldr	r2, [r7, #8]
 8009db8:	fa22 f303 	lsr.w	r3, r2, r3
 8009dbc:	f003 0301 	and.w	r3, r3, #1
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d0f0      	beq.n	8009da6 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2b18      	cmp	r3, #24
 8009dc8:	d846      	bhi.n	8009e58 <HAL_CRCEx_Polynomial_Set+0xd8>
 8009dca:	a201      	add	r2, pc, #4	@ (adr r2, 8009dd0 <HAL_CRCEx_Polynomial_Set+0x50>)
 8009dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dd0:	08009e5f 	.word	0x08009e5f
 8009dd4:	08009e59 	.word	0x08009e59
 8009dd8:	08009e59 	.word	0x08009e59
 8009ddc:	08009e59 	.word	0x08009e59
 8009de0:	08009e59 	.word	0x08009e59
 8009de4:	08009e59 	.word	0x08009e59
 8009de8:	08009e59 	.word	0x08009e59
 8009dec:	08009e59 	.word	0x08009e59
 8009df0:	08009e4d 	.word	0x08009e4d
 8009df4:	08009e59 	.word	0x08009e59
 8009df8:	08009e59 	.word	0x08009e59
 8009dfc:	08009e59 	.word	0x08009e59
 8009e00:	08009e59 	.word	0x08009e59
 8009e04:	08009e59 	.word	0x08009e59
 8009e08:	08009e59 	.word	0x08009e59
 8009e0c:	08009e59 	.word	0x08009e59
 8009e10:	08009e41 	.word	0x08009e41
 8009e14:	08009e59 	.word	0x08009e59
 8009e18:	08009e59 	.word	0x08009e59
 8009e1c:	08009e59 	.word	0x08009e59
 8009e20:	08009e59 	.word	0x08009e59
 8009e24:	08009e59 	.word	0x08009e59
 8009e28:	08009e59 	.word	0x08009e59
 8009e2c:	08009e59 	.word	0x08009e59
 8009e30:	08009e35 	.word	0x08009e35
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8009e34:	693b      	ldr	r3, [r7, #16]
 8009e36:	2b06      	cmp	r3, #6
 8009e38:	d913      	bls.n	8009e62 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8009e3e:	e010      	b.n	8009e62 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8009e40:	693b      	ldr	r3, [r7, #16]
 8009e42:	2b07      	cmp	r3, #7
 8009e44:	d90f      	bls.n	8009e66 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8009e46:	2301      	movs	r3, #1
 8009e48:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8009e4a:	e00c      	b.n	8009e66 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8009e4c:	693b      	ldr	r3, [r7, #16]
 8009e4e:	2b0f      	cmp	r3, #15
 8009e50:	d90b      	bls.n	8009e6a <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8009e52:	2301      	movs	r3, #1
 8009e54:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8009e56:	e008      	b.n	8009e6a <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8009e58:	2301      	movs	r3, #1
 8009e5a:	75fb      	strb	r3, [r7, #23]
        break;
 8009e5c:	e006      	b.n	8009e6c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8009e5e:	bf00      	nop
 8009e60:	e004      	b.n	8009e6c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8009e62:	bf00      	nop
 8009e64:	e002      	b.n	8009e6c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8009e66:	bf00      	nop
 8009e68:	e000      	b.n	8009e6c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8009e6a:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8009e6c:	7dfb      	ldrb	r3, [r7, #23]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d10d      	bne.n	8009e8e <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	68ba      	ldr	r2, [r7, #8]
 8009e78:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	689b      	ldr	r3, [r3, #8]
 8009e80:	f023 0118 	bic.w	r1, r3, #24
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	687a      	ldr	r2, [r7, #4]
 8009e8a:	430a      	orrs	r2, r1
 8009e8c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8009e8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e90:	4618      	mov	r0, r3
 8009e92:	371c      	adds	r7, #28
 8009e94:	46bd      	mov	sp, r7
 8009e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9a:	4770      	bx	lr

08009e9c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b084      	sub	sp, #16
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d101      	bne.n	8009eae <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8009eaa:	2301      	movs	r3, #1
 8009eac:	e08d      	b.n	8009fca <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	461a      	mov	r2, r3
 8009eb4:	4b47      	ldr	r3, [pc, #284]	@ (8009fd4 <HAL_DMA_Init+0x138>)
 8009eb6:	429a      	cmp	r2, r3
 8009eb8:	d80f      	bhi.n	8009eda <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	461a      	mov	r2, r3
 8009ec0:	4b45      	ldr	r3, [pc, #276]	@ (8009fd8 <HAL_DMA_Init+0x13c>)
 8009ec2:	4413      	add	r3, r2
 8009ec4:	4a45      	ldr	r2, [pc, #276]	@ (8009fdc <HAL_DMA_Init+0x140>)
 8009ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8009eca:	091b      	lsrs	r3, r3, #4
 8009ecc:	009a      	lsls	r2, r3, #2
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	4a42      	ldr	r2, [pc, #264]	@ (8009fe0 <HAL_DMA_Init+0x144>)
 8009ed6:	641a      	str	r2, [r3, #64]	@ 0x40
 8009ed8:	e00e      	b.n	8009ef8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	461a      	mov	r2, r3
 8009ee0:	4b40      	ldr	r3, [pc, #256]	@ (8009fe4 <HAL_DMA_Init+0x148>)
 8009ee2:	4413      	add	r3, r2
 8009ee4:	4a3d      	ldr	r2, [pc, #244]	@ (8009fdc <HAL_DMA_Init+0x140>)
 8009ee6:	fba2 2303 	umull	r2, r3, r2, r3
 8009eea:	091b      	lsrs	r3, r3, #4
 8009eec:	009a      	lsls	r2, r3, #2
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	4a3c      	ldr	r2, [pc, #240]	@ (8009fe8 <HAL_DMA_Init+0x14c>)
 8009ef6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2202      	movs	r2, #2
 8009efc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8009f0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009f12:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8009f1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	691b      	ldr	r3, [r3, #16]
 8009f22:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009f28:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	699b      	ldr	r3, [r3, #24]
 8009f2e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009f34:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	6a1b      	ldr	r3, [r3, #32]
 8009f3a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8009f3c:	68fa      	ldr	r2, [r7, #12]
 8009f3e:	4313      	orrs	r3, r2
 8009f40:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	68fa      	ldr	r2, [r7, #12]
 8009f48:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8009f4a:	6878      	ldr	r0, [r7, #4]
 8009f4c:	f000 fa82 	bl	800a454 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	689b      	ldr	r3, [r3, #8]
 8009f54:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009f58:	d102      	bne.n	8009f60 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	685a      	ldr	r2, [r3, #4]
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009f68:	b2d2      	uxtb	r2, r2
 8009f6a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f70:	687a      	ldr	r2, [r7, #4]
 8009f72:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009f74:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	685b      	ldr	r3, [r3, #4]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d010      	beq.n	8009fa0 <HAL_DMA_Init+0x104>
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	685b      	ldr	r3, [r3, #4]
 8009f82:	2b04      	cmp	r3, #4
 8009f84:	d80c      	bhi.n	8009fa0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8009f86:	6878      	ldr	r0, [r7, #4]
 8009f88:	f000 faa2 	bl	800a4d0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f90:	2200      	movs	r2, #0
 8009f92:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f98:	687a      	ldr	r2, [r7, #4]
 8009f9a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8009f9c:	605a      	str	r2, [r3, #4]
 8009f9e:	e008      	b.n	8009fb2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2200      	movs	r2, #0
 8009faa:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2200      	movs	r2, #0
 8009fb0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	2200      	movs	r2, #0
 8009fb6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	2201      	movs	r2, #1
 8009fbc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8009fc8:	2300      	movs	r3, #0
}
 8009fca:	4618      	mov	r0, r3
 8009fcc:	3710      	adds	r7, #16
 8009fce:	46bd      	mov	sp, r7
 8009fd0:	bd80      	pop	{r7, pc}
 8009fd2:	bf00      	nop
 8009fd4:	40020407 	.word	0x40020407
 8009fd8:	bffdfff8 	.word	0xbffdfff8
 8009fdc:	cccccccd 	.word	0xcccccccd
 8009fe0:	40020000 	.word	0x40020000
 8009fe4:	bffdfbf8 	.word	0xbffdfbf8
 8009fe8:	40020400 	.word	0x40020400

08009fec <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b086      	sub	sp, #24
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	60f8      	str	r0, [r7, #12]
 8009ff4:	60b9      	str	r1, [r7, #8]
 8009ff6:	607a      	str	r2, [r7, #4]
 8009ff8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a004:	2b01      	cmp	r3, #1
 800a006:	d101      	bne.n	800a00c <HAL_DMA_Start_IT+0x20>
 800a008:	2302      	movs	r3, #2
 800a00a:	e066      	b.n	800a0da <HAL_DMA_Start_IT+0xee>
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	2201      	movs	r2, #1
 800a010:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a01a:	b2db      	uxtb	r3, r3
 800a01c:	2b01      	cmp	r3, #1
 800a01e:	d155      	bne.n	800a0cc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	2202      	movs	r2, #2
 800a024:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	2200      	movs	r2, #0
 800a02c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	681a      	ldr	r2, [r3, #0]
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	f022 0201 	bic.w	r2, r2, #1
 800a03c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a03e:	683b      	ldr	r3, [r7, #0]
 800a040:	687a      	ldr	r2, [r7, #4]
 800a042:	68b9      	ldr	r1, [r7, #8]
 800a044:	68f8      	ldr	r0, [r7, #12]
 800a046:	f000 f9c7 	bl	800a3d8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d008      	beq.n	800a064 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	681a      	ldr	r2, [r3, #0]
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	f042 020e 	orr.w	r2, r2, #14
 800a060:	601a      	str	r2, [r3, #0]
 800a062:	e00f      	b.n	800a084 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	681a      	ldr	r2, [r3, #0]
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	f022 0204 	bic.w	r2, r2, #4
 800a072:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	681a      	ldr	r2, [r3, #0]
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	f042 020a 	orr.w	r2, r2, #10
 800a082:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d007      	beq.n	800a0a2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a096:	681a      	ldr	r2, [r3, #0]
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a09c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a0a0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d007      	beq.n	800a0ba <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a0ae:	681a      	ldr	r2, [r3, #0]
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a0b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a0b8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	681a      	ldr	r2, [r3, #0]
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	f042 0201 	orr.w	r2, r2, #1
 800a0c8:	601a      	str	r2, [r3, #0]
 800a0ca:	e005      	b.n	800a0d8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800a0d4:	2302      	movs	r3, #2
 800a0d6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800a0d8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0da:	4618      	mov	r0, r3
 800a0dc:	3718      	adds	r7, #24
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	bd80      	pop	{r7, pc}

0800a0e2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a0e2:	b480      	push	{r7}
 800a0e4:	b085      	sub	sp, #20
 800a0e6:	af00      	add	r7, sp, #0
 800a0e8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a0f4:	b2db      	uxtb	r3, r3
 800a0f6:	2b02      	cmp	r3, #2
 800a0f8:	d005      	beq.n	800a106 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	2204      	movs	r2, #4
 800a0fe:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800a100:	2301      	movs	r3, #1
 800a102:	73fb      	strb	r3, [r7, #15]
 800a104:	e037      	b.n	800a176 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	681a      	ldr	r2, [r3, #0]
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	f022 020e 	bic.w	r2, r2, #14
 800a114:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a11a:	681a      	ldr	r2, [r3, #0]
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a120:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a124:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	681a      	ldr	r2, [r3, #0]
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	f022 0201 	bic.w	r2, r2, #1
 800a134:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a13a:	f003 021f 	and.w	r2, r3, #31
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a142:	2101      	movs	r1, #1
 800a144:	fa01 f202 	lsl.w	r2, r1, r2
 800a148:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a14e:	687a      	ldr	r2, [r7, #4]
 800a150:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a152:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d00c      	beq.n	800a176 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a160:	681a      	ldr	r2, [r3, #0]
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a166:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a16a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a170:	687a      	ldr	r2, [r7, #4]
 800a172:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a174:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	2201      	movs	r2, #1
 800a17a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	2200      	movs	r2, #0
 800a182:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800a186:	7bfb      	ldrb	r3, [r7, #15]
}
 800a188:	4618      	mov	r0, r3
 800a18a:	3714      	adds	r7, #20
 800a18c:	46bd      	mov	sp, r7
 800a18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a192:	4770      	bx	lr

0800a194 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b084      	sub	sp, #16
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a19c:	2300      	movs	r3, #0
 800a19e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a1a6:	b2db      	uxtb	r3, r3
 800a1a8:	2b02      	cmp	r3, #2
 800a1aa:	d00d      	beq.n	800a1c8 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	2204      	movs	r2, #4
 800a1b0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	2201      	movs	r2, #1
 800a1b6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	2200      	movs	r2, #0
 800a1be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800a1c2:	2301      	movs	r3, #1
 800a1c4:	73fb      	strb	r3, [r7, #15]
 800a1c6:	e047      	b.n	800a258 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	681a      	ldr	r2, [r3, #0]
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f022 020e 	bic.w	r2, r2, #14
 800a1d6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	681a      	ldr	r2, [r3, #0]
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	f022 0201 	bic.w	r2, r2, #1
 800a1e6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a1ec:	681a      	ldr	r2, [r3, #0]
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a1f2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a1f6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a1fc:	f003 021f 	and.w	r2, r3, #31
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a204:	2101      	movs	r1, #1
 800a206:	fa01 f202 	lsl.w	r2, r1, r2
 800a20a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a210:	687a      	ldr	r2, [r7, #4]
 800a212:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a214:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d00c      	beq.n	800a238 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a222:	681a      	ldr	r2, [r3, #0]
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a228:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a22c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a232:	687a      	ldr	r2, [r7, #4]
 800a234:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a236:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	2201      	movs	r2, #1
 800a23c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	2200      	movs	r2, #0
 800a244:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d003      	beq.n	800a258 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a254:	6878      	ldr	r0, [r7, #4]
 800a256:	4798      	blx	r3
    }
  }
  return status;
 800a258:	7bfb      	ldrb	r3, [r7, #15]
}
 800a25a:	4618      	mov	r0, r3
 800a25c:	3710      	adds	r7, #16
 800a25e:	46bd      	mov	sp, r7
 800a260:	bd80      	pop	{r7, pc}

0800a262 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a262:	b580      	push	{r7, lr}
 800a264:	b084      	sub	sp, #16
 800a266:	af00      	add	r7, sp, #0
 800a268:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a27e:	f003 031f 	and.w	r3, r3, #31
 800a282:	2204      	movs	r2, #4
 800a284:	409a      	lsls	r2, r3
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	4013      	ands	r3, r2
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d026      	beq.n	800a2dc <HAL_DMA_IRQHandler+0x7a>
 800a28e:	68bb      	ldr	r3, [r7, #8]
 800a290:	f003 0304 	and.w	r3, r3, #4
 800a294:	2b00      	cmp	r3, #0
 800a296:	d021      	beq.n	800a2dc <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	f003 0320 	and.w	r3, r3, #32
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d107      	bne.n	800a2b6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	681a      	ldr	r2, [r3, #0]
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	f022 0204 	bic.w	r2, r2, #4
 800a2b4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a2ba:	f003 021f 	and.w	r2, r3, #31
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2c2:	2104      	movs	r1, #4
 800a2c4:	fa01 f202 	lsl.w	r2, r1, r2
 800a2c8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d071      	beq.n	800a3b6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2d6:	6878      	ldr	r0, [r7, #4]
 800a2d8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800a2da:	e06c      	b.n	800a3b6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a2e0:	f003 031f 	and.w	r3, r3, #31
 800a2e4:	2202      	movs	r2, #2
 800a2e6:	409a      	lsls	r2, r3
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	4013      	ands	r3, r2
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d02e      	beq.n	800a34e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800a2f0:	68bb      	ldr	r3, [r7, #8]
 800a2f2:	f003 0302 	and.w	r3, r3, #2
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d029      	beq.n	800a34e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	f003 0320 	and.w	r3, r3, #32
 800a304:	2b00      	cmp	r3, #0
 800a306:	d10b      	bne.n	800a320 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	681a      	ldr	r2, [r3, #0]
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	f022 020a 	bic.w	r2, r2, #10
 800a316:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2201      	movs	r2, #1
 800a31c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a324:	f003 021f 	and.w	r2, r3, #31
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a32c:	2102      	movs	r1, #2
 800a32e:	fa01 f202 	lsl.w	r2, r1, r2
 800a332:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2200      	movs	r2, #0
 800a338:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a340:	2b00      	cmp	r3, #0
 800a342:	d038      	beq.n	800a3b6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a348:	6878      	ldr	r0, [r7, #4]
 800a34a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800a34c:	e033      	b.n	800a3b6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a352:	f003 031f 	and.w	r3, r3, #31
 800a356:	2208      	movs	r2, #8
 800a358:	409a      	lsls	r2, r3
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	4013      	ands	r3, r2
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d02a      	beq.n	800a3b8 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800a362:	68bb      	ldr	r3, [r7, #8]
 800a364:	f003 0308 	and.w	r3, r3, #8
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d025      	beq.n	800a3b8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	681a      	ldr	r2, [r3, #0]
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	f022 020e 	bic.w	r2, r2, #14
 800a37a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a380:	f003 021f 	and.w	r2, r3, #31
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a388:	2101      	movs	r1, #1
 800a38a:	fa01 f202 	lsl.w	r2, r1, r2
 800a38e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	2201      	movs	r2, #1
 800a394:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	2201      	movs	r2, #1
 800a39a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	2200      	movs	r2, #0
 800a3a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d004      	beq.n	800a3b8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3b2:	6878      	ldr	r0, [r7, #4]
 800a3b4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800a3b6:	bf00      	nop
 800a3b8:	bf00      	nop
}
 800a3ba:	3710      	adds	r7, #16
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	bd80      	pop	{r7, pc}

0800a3c0 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800a3c0:	b480      	push	{r7}
 800a3c2:	b083      	sub	sp, #12
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	370c      	adds	r7, #12
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d6:	4770      	bx	lr

0800a3d8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a3d8:	b480      	push	{r7}
 800a3da:	b085      	sub	sp, #20
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	60f8      	str	r0, [r7, #12]
 800a3e0:	60b9      	str	r1, [r7, #8]
 800a3e2:	607a      	str	r2, [r7, #4]
 800a3e4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3ea:	68fa      	ldr	r2, [r7, #12]
 800a3ec:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a3ee:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d004      	beq.n	800a402 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3fc:	68fa      	ldr	r2, [r7, #12]
 800a3fe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a400:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a406:	f003 021f 	and.w	r2, r3, #31
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a40e:	2101      	movs	r1, #1
 800a410:	fa01 f202 	lsl.w	r2, r1, r2
 800a414:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	683a      	ldr	r2, [r7, #0]
 800a41c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	689b      	ldr	r3, [r3, #8]
 800a422:	2b10      	cmp	r3, #16
 800a424:	d108      	bne.n	800a438 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	687a      	ldr	r2, [r7, #4]
 800a42c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	68ba      	ldr	r2, [r7, #8]
 800a434:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800a436:	e007      	b.n	800a448 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	68ba      	ldr	r2, [r7, #8]
 800a43e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	687a      	ldr	r2, [r7, #4]
 800a446:	60da      	str	r2, [r3, #12]
}
 800a448:	bf00      	nop
 800a44a:	3714      	adds	r7, #20
 800a44c:	46bd      	mov	sp, r7
 800a44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a452:	4770      	bx	lr

0800a454 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a454:	b480      	push	{r7}
 800a456:	b087      	sub	sp, #28
 800a458:	af00      	add	r7, sp, #0
 800a45a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	461a      	mov	r2, r3
 800a462:	4b16      	ldr	r3, [pc, #88]	@ (800a4bc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800a464:	429a      	cmp	r2, r3
 800a466:	d802      	bhi.n	800a46e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800a468:	4b15      	ldr	r3, [pc, #84]	@ (800a4c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800a46a:	617b      	str	r3, [r7, #20]
 800a46c:	e001      	b.n	800a472 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800a46e:	4b15      	ldr	r3, [pc, #84]	@ (800a4c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800a470:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800a472:	697b      	ldr	r3, [r7, #20]
 800a474:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	b2db      	uxtb	r3, r3
 800a47c:	3b08      	subs	r3, #8
 800a47e:	4a12      	ldr	r2, [pc, #72]	@ (800a4c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800a480:	fba2 2303 	umull	r2, r3, r2, r3
 800a484:	091b      	lsrs	r3, r3, #4
 800a486:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a48c:	089b      	lsrs	r3, r3, #2
 800a48e:	009a      	lsls	r2, r3, #2
 800a490:	693b      	ldr	r3, [r7, #16]
 800a492:	4413      	add	r3, r2
 800a494:	461a      	mov	r2, r3
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	4a0b      	ldr	r2, [pc, #44]	@ (800a4cc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800a49e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	f003 031f 	and.w	r3, r3, #31
 800a4a6:	2201      	movs	r2, #1
 800a4a8:	409a      	lsls	r2, r3
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800a4ae:	bf00      	nop
 800a4b0:	371c      	adds	r7, #28
 800a4b2:	46bd      	mov	sp, r7
 800a4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b8:	4770      	bx	lr
 800a4ba:	bf00      	nop
 800a4bc:	40020407 	.word	0x40020407
 800a4c0:	40020800 	.word	0x40020800
 800a4c4:	40020820 	.word	0x40020820
 800a4c8:	cccccccd 	.word	0xcccccccd
 800a4cc:	40020880 	.word	0x40020880

0800a4d0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a4d0:	b480      	push	{r7}
 800a4d2:	b085      	sub	sp, #20
 800a4d4:	af00      	add	r7, sp, #0
 800a4d6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	685b      	ldr	r3, [r3, #4]
 800a4dc:	b2db      	uxtb	r3, r3
 800a4de:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a4e0:	68fa      	ldr	r2, [r7, #12]
 800a4e2:	4b0b      	ldr	r3, [pc, #44]	@ (800a510 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800a4e4:	4413      	add	r3, r2
 800a4e6:	009b      	lsls	r3, r3, #2
 800a4e8:	461a      	mov	r2, r3
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	4a08      	ldr	r2, [pc, #32]	@ (800a514 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800a4f2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	3b01      	subs	r3, #1
 800a4f8:	f003 031f 	and.w	r3, r3, #31
 800a4fc:	2201      	movs	r2, #1
 800a4fe:	409a      	lsls	r2, r3
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800a504:	bf00      	nop
 800a506:	3714      	adds	r7, #20
 800a508:	46bd      	mov	sp, r7
 800a50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50e:	4770      	bx	lr
 800a510:	1000823f 	.word	0x1000823f
 800a514:	40020940 	.word	0x40020940

0800a518 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a518:	b480      	push	{r7}
 800a51a:	b087      	sub	sp, #28
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
 800a520:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a522:	2300      	movs	r3, #0
 800a524:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a526:	e15a      	b.n	800a7de <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a528:	683b      	ldr	r3, [r7, #0]
 800a52a:	681a      	ldr	r2, [r3, #0]
 800a52c:	2101      	movs	r1, #1
 800a52e:	697b      	ldr	r3, [r7, #20]
 800a530:	fa01 f303 	lsl.w	r3, r1, r3
 800a534:	4013      	ands	r3, r2
 800a536:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	f000 814c 	beq.w	800a7d8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a540:	683b      	ldr	r3, [r7, #0]
 800a542:	685b      	ldr	r3, [r3, #4]
 800a544:	f003 0303 	and.w	r3, r3, #3
 800a548:	2b01      	cmp	r3, #1
 800a54a:	d005      	beq.n	800a558 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a54c:	683b      	ldr	r3, [r7, #0]
 800a54e:	685b      	ldr	r3, [r3, #4]
 800a550:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a554:	2b02      	cmp	r3, #2
 800a556:	d130      	bne.n	800a5ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	689b      	ldr	r3, [r3, #8]
 800a55c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a55e:	697b      	ldr	r3, [r7, #20]
 800a560:	005b      	lsls	r3, r3, #1
 800a562:	2203      	movs	r2, #3
 800a564:	fa02 f303 	lsl.w	r3, r2, r3
 800a568:	43db      	mvns	r3, r3
 800a56a:	693a      	ldr	r2, [r7, #16]
 800a56c:	4013      	ands	r3, r2
 800a56e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a570:	683b      	ldr	r3, [r7, #0]
 800a572:	68da      	ldr	r2, [r3, #12]
 800a574:	697b      	ldr	r3, [r7, #20]
 800a576:	005b      	lsls	r3, r3, #1
 800a578:	fa02 f303 	lsl.w	r3, r2, r3
 800a57c:	693a      	ldr	r2, [r7, #16]
 800a57e:	4313      	orrs	r3, r2
 800a580:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	693a      	ldr	r2, [r7, #16]
 800a586:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	685b      	ldr	r3, [r3, #4]
 800a58c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a58e:	2201      	movs	r2, #1
 800a590:	697b      	ldr	r3, [r7, #20]
 800a592:	fa02 f303 	lsl.w	r3, r2, r3
 800a596:	43db      	mvns	r3, r3
 800a598:	693a      	ldr	r2, [r7, #16]
 800a59a:	4013      	ands	r3, r2
 800a59c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a59e:	683b      	ldr	r3, [r7, #0]
 800a5a0:	685b      	ldr	r3, [r3, #4]
 800a5a2:	091b      	lsrs	r3, r3, #4
 800a5a4:	f003 0201 	and.w	r2, r3, #1
 800a5a8:	697b      	ldr	r3, [r7, #20]
 800a5aa:	fa02 f303 	lsl.w	r3, r2, r3
 800a5ae:	693a      	ldr	r2, [r7, #16]
 800a5b0:	4313      	orrs	r3, r2
 800a5b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	693a      	ldr	r2, [r7, #16]
 800a5b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a5ba:	683b      	ldr	r3, [r7, #0]
 800a5bc:	685b      	ldr	r3, [r3, #4]
 800a5be:	f003 0303 	and.w	r3, r3, #3
 800a5c2:	2b03      	cmp	r3, #3
 800a5c4:	d017      	beq.n	800a5f6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	68db      	ldr	r3, [r3, #12]
 800a5ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a5cc:	697b      	ldr	r3, [r7, #20]
 800a5ce:	005b      	lsls	r3, r3, #1
 800a5d0:	2203      	movs	r2, #3
 800a5d2:	fa02 f303 	lsl.w	r3, r2, r3
 800a5d6:	43db      	mvns	r3, r3
 800a5d8:	693a      	ldr	r2, [r7, #16]
 800a5da:	4013      	ands	r3, r2
 800a5dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a5de:	683b      	ldr	r3, [r7, #0]
 800a5e0:	689a      	ldr	r2, [r3, #8]
 800a5e2:	697b      	ldr	r3, [r7, #20]
 800a5e4:	005b      	lsls	r3, r3, #1
 800a5e6:	fa02 f303 	lsl.w	r3, r2, r3
 800a5ea:	693a      	ldr	r2, [r7, #16]
 800a5ec:	4313      	orrs	r3, r2
 800a5ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	693a      	ldr	r2, [r7, #16]
 800a5f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a5f6:	683b      	ldr	r3, [r7, #0]
 800a5f8:	685b      	ldr	r3, [r3, #4]
 800a5fa:	f003 0303 	and.w	r3, r3, #3
 800a5fe:	2b02      	cmp	r3, #2
 800a600:	d123      	bne.n	800a64a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a602:	697b      	ldr	r3, [r7, #20]
 800a604:	08da      	lsrs	r2, r3, #3
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	3208      	adds	r2, #8
 800a60a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a60e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a610:	697b      	ldr	r3, [r7, #20]
 800a612:	f003 0307 	and.w	r3, r3, #7
 800a616:	009b      	lsls	r3, r3, #2
 800a618:	220f      	movs	r2, #15
 800a61a:	fa02 f303 	lsl.w	r3, r2, r3
 800a61e:	43db      	mvns	r3, r3
 800a620:	693a      	ldr	r2, [r7, #16]
 800a622:	4013      	ands	r3, r2
 800a624:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a626:	683b      	ldr	r3, [r7, #0]
 800a628:	691a      	ldr	r2, [r3, #16]
 800a62a:	697b      	ldr	r3, [r7, #20]
 800a62c:	f003 0307 	and.w	r3, r3, #7
 800a630:	009b      	lsls	r3, r3, #2
 800a632:	fa02 f303 	lsl.w	r3, r2, r3
 800a636:	693a      	ldr	r2, [r7, #16]
 800a638:	4313      	orrs	r3, r2
 800a63a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800a63c:	697b      	ldr	r3, [r7, #20]
 800a63e:	08da      	lsrs	r2, r3, #3
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	3208      	adds	r2, #8
 800a644:	6939      	ldr	r1, [r7, #16]
 800a646:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a650:	697b      	ldr	r3, [r7, #20]
 800a652:	005b      	lsls	r3, r3, #1
 800a654:	2203      	movs	r2, #3
 800a656:	fa02 f303 	lsl.w	r3, r2, r3
 800a65a:	43db      	mvns	r3, r3
 800a65c:	693a      	ldr	r2, [r7, #16]
 800a65e:	4013      	ands	r3, r2
 800a660:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a662:	683b      	ldr	r3, [r7, #0]
 800a664:	685b      	ldr	r3, [r3, #4]
 800a666:	f003 0203 	and.w	r2, r3, #3
 800a66a:	697b      	ldr	r3, [r7, #20]
 800a66c:	005b      	lsls	r3, r3, #1
 800a66e:	fa02 f303 	lsl.w	r3, r2, r3
 800a672:	693a      	ldr	r2, [r7, #16]
 800a674:	4313      	orrs	r3, r2
 800a676:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	693a      	ldr	r2, [r7, #16]
 800a67c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800a67e:	683b      	ldr	r3, [r7, #0]
 800a680:	685b      	ldr	r3, [r3, #4]
 800a682:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a686:	2b00      	cmp	r3, #0
 800a688:	f000 80a6 	beq.w	800a7d8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a68c:	4b5b      	ldr	r3, [pc, #364]	@ (800a7fc <HAL_GPIO_Init+0x2e4>)
 800a68e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a690:	4a5a      	ldr	r2, [pc, #360]	@ (800a7fc <HAL_GPIO_Init+0x2e4>)
 800a692:	f043 0301 	orr.w	r3, r3, #1
 800a696:	6613      	str	r3, [r2, #96]	@ 0x60
 800a698:	4b58      	ldr	r3, [pc, #352]	@ (800a7fc <HAL_GPIO_Init+0x2e4>)
 800a69a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a69c:	f003 0301 	and.w	r3, r3, #1
 800a6a0:	60bb      	str	r3, [r7, #8]
 800a6a2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a6a4:	4a56      	ldr	r2, [pc, #344]	@ (800a800 <HAL_GPIO_Init+0x2e8>)
 800a6a6:	697b      	ldr	r3, [r7, #20]
 800a6a8:	089b      	lsrs	r3, r3, #2
 800a6aa:	3302      	adds	r3, #2
 800a6ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a6b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a6b2:	697b      	ldr	r3, [r7, #20]
 800a6b4:	f003 0303 	and.w	r3, r3, #3
 800a6b8:	009b      	lsls	r3, r3, #2
 800a6ba:	220f      	movs	r2, #15
 800a6bc:	fa02 f303 	lsl.w	r3, r2, r3
 800a6c0:	43db      	mvns	r3, r3
 800a6c2:	693a      	ldr	r2, [r7, #16]
 800a6c4:	4013      	ands	r3, r2
 800a6c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800a6ce:	d01f      	beq.n	800a710 <HAL_GPIO_Init+0x1f8>
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	4a4c      	ldr	r2, [pc, #304]	@ (800a804 <HAL_GPIO_Init+0x2ec>)
 800a6d4:	4293      	cmp	r3, r2
 800a6d6:	d019      	beq.n	800a70c <HAL_GPIO_Init+0x1f4>
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	4a4b      	ldr	r2, [pc, #300]	@ (800a808 <HAL_GPIO_Init+0x2f0>)
 800a6dc:	4293      	cmp	r3, r2
 800a6de:	d013      	beq.n	800a708 <HAL_GPIO_Init+0x1f0>
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	4a4a      	ldr	r2, [pc, #296]	@ (800a80c <HAL_GPIO_Init+0x2f4>)
 800a6e4:	4293      	cmp	r3, r2
 800a6e6:	d00d      	beq.n	800a704 <HAL_GPIO_Init+0x1ec>
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	4a49      	ldr	r2, [pc, #292]	@ (800a810 <HAL_GPIO_Init+0x2f8>)
 800a6ec:	4293      	cmp	r3, r2
 800a6ee:	d007      	beq.n	800a700 <HAL_GPIO_Init+0x1e8>
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	4a48      	ldr	r2, [pc, #288]	@ (800a814 <HAL_GPIO_Init+0x2fc>)
 800a6f4:	4293      	cmp	r3, r2
 800a6f6:	d101      	bne.n	800a6fc <HAL_GPIO_Init+0x1e4>
 800a6f8:	2305      	movs	r3, #5
 800a6fa:	e00a      	b.n	800a712 <HAL_GPIO_Init+0x1fa>
 800a6fc:	2306      	movs	r3, #6
 800a6fe:	e008      	b.n	800a712 <HAL_GPIO_Init+0x1fa>
 800a700:	2304      	movs	r3, #4
 800a702:	e006      	b.n	800a712 <HAL_GPIO_Init+0x1fa>
 800a704:	2303      	movs	r3, #3
 800a706:	e004      	b.n	800a712 <HAL_GPIO_Init+0x1fa>
 800a708:	2302      	movs	r3, #2
 800a70a:	e002      	b.n	800a712 <HAL_GPIO_Init+0x1fa>
 800a70c:	2301      	movs	r3, #1
 800a70e:	e000      	b.n	800a712 <HAL_GPIO_Init+0x1fa>
 800a710:	2300      	movs	r3, #0
 800a712:	697a      	ldr	r2, [r7, #20]
 800a714:	f002 0203 	and.w	r2, r2, #3
 800a718:	0092      	lsls	r2, r2, #2
 800a71a:	4093      	lsls	r3, r2
 800a71c:	693a      	ldr	r2, [r7, #16]
 800a71e:	4313      	orrs	r3, r2
 800a720:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a722:	4937      	ldr	r1, [pc, #220]	@ (800a800 <HAL_GPIO_Init+0x2e8>)
 800a724:	697b      	ldr	r3, [r7, #20]
 800a726:	089b      	lsrs	r3, r3, #2
 800a728:	3302      	adds	r3, #2
 800a72a:	693a      	ldr	r2, [r7, #16]
 800a72c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a730:	4b39      	ldr	r3, [pc, #228]	@ (800a818 <HAL_GPIO_Init+0x300>)
 800a732:	689b      	ldr	r3, [r3, #8]
 800a734:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	43db      	mvns	r3, r3
 800a73a:	693a      	ldr	r2, [r7, #16]
 800a73c:	4013      	ands	r3, r2
 800a73e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a740:	683b      	ldr	r3, [r7, #0]
 800a742:	685b      	ldr	r3, [r3, #4]
 800a744:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d003      	beq.n	800a754 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800a74c:	693a      	ldr	r2, [r7, #16]
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	4313      	orrs	r3, r2
 800a752:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a754:	4a30      	ldr	r2, [pc, #192]	@ (800a818 <HAL_GPIO_Init+0x300>)
 800a756:	693b      	ldr	r3, [r7, #16]
 800a758:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800a75a:	4b2f      	ldr	r3, [pc, #188]	@ (800a818 <HAL_GPIO_Init+0x300>)
 800a75c:	68db      	ldr	r3, [r3, #12]
 800a75e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	43db      	mvns	r3, r3
 800a764:	693a      	ldr	r2, [r7, #16]
 800a766:	4013      	ands	r3, r2
 800a768:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a76a:	683b      	ldr	r3, [r7, #0]
 800a76c:	685b      	ldr	r3, [r3, #4]
 800a76e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a772:	2b00      	cmp	r3, #0
 800a774:	d003      	beq.n	800a77e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800a776:	693a      	ldr	r2, [r7, #16]
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	4313      	orrs	r3, r2
 800a77c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a77e:	4a26      	ldr	r2, [pc, #152]	@ (800a818 <HAL_GPIO_Init+0x300>)
 800a780:	693b      	ldr	r3, [r7, #16]
 800a782:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800a784:	4b24      	ldr	r3, [pc, #144]	@ (800a818 <HAL_GPIO_Init+0x300>)
 800a786:	685b      	ldr	r3, [r3, #4]
 800a788:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	43db      	mvns	r3, r3
 800a78e:	693a      	ldr	r2, [r7, #16]
 800a790:	4013      	ands	r3, r2
 800a792:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	685b      	ldr	r3, [r3, #4]
 800a798:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d003      	beq.n	800a7a8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800a7a0:	693a      	ldr	r2, [r7, #16]
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	4313      	orrs	r3, r2
 800a7a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a7a8:	4a1b      	ldr	r2, [pc, #108]	@ (800a818 <HAL_GPIO_Init+0x300>)
 800a7aa:	693b      	ldr	r3, [r7, #16]
 800a7ac:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800a7ae:	4b1a      	ldr	r3, [pc, #104]	@ (800a818 <HAL_GPIO_Init+0x300>)
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	43db      	mvns	r3, r3
 800a7b8:	693a      	ldr	r2, [r7, #16]
 800a7ba:	4013      	ands	r3, r2
 800a7bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a7be:	683b      	ldr	r3, [r7, #0]
 800a7c0:	685b      	ldr	r3, [r3, #4]
 800a7c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d003      	beq.n	800a7d2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800a7ca:	693a      	ldr	r2, [r7, #16]
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	4313      	orrs	r3, r2
 800a7d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a7d2:	4a11      	ldr	r2, [pc, #68]	@ (800a818 <HAL_GPIO_Init+0x300>)
 800a7d4:	693b      	ldr	r3, [r7, #16]
 800a7d6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800a7d8:	697b      	ldr	r3, [r7, #20]
 800a7da:	3301      	adds	r3, #1
 800a7dc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	681a      	ldr	r2, [r3, #0]
 800a7e2:	697b      	ldr	r3, [r7, #20]
 800a7e4:	fa22 f303 	lsr.w	r3, r2, r3
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	f47f ae9d 	bne.w	800a528 <HAL_GPIO_Init+0x10>
  }
}
 800a7ee:	bf00      	nop
 800a7f0:	bf00      	nop
 800a7f2:	371c      	adds	r7, #28
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fa:	4770      	bx	lr
 800a7fc:	40021000 	.word	0x40021000
 800a800:	40010000 	.word	0x40010000
 800a804:	48000400 	.word	0x48000400
 800a808:	48000800 	.word	0x48000800
 800a80c:	48000c00 	.word	0x48000c00
 800a810:	48001000 	.word	0x48001000
 800a814:	48001400 	.word	0x48001400
 800a818:	40010400 	.word	0x40010400

0800a81c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800a81c:	b480      	push	{r7}
 800a81e:	b085      	sub	sp, #20
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
 800a824:	460b      	mov	r3, r1
 800a826:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	691a      	ldr	r2, [r3, #16]
 800a82c:	887b      	ldrh	r3, [r7, #2]
 800a82e:	4013      	ands	r3, r2
 800a830:	2b00      	cmp	r3, #0
 800a832:	d002      	beq.n	800a83a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800a834:	2301      	movs	r3, #1
 800a836:	73fb      	strb	r3, [r7, #15]
 800a838:	e001      	b.n	800a83e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a83a:	2300      	movs	r3, #0
 800a83c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a83e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a840:	4618      	mov	r0, r3
 800a842:	3714      	adds	r7, #20
 800a844:	46bd      	mov	sp, r7
 800a846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84a:	4770      	bx	lr

0800a84c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a84c:	b480      	push	{r7}
 800a84e:	b083      	sub	sp, #12
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]
 800a854:	460b      	mov	r3, r1
 800a856:	807b      	strh	r3, [r7, #2]
 800a858:	4613      	mov	r3, r2
 800a85a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a85c:	787b      	ldrb	r3, [r7, #1]
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d003      	beq.n	800a86a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a862:	887a      	ldrh	r2, [r7, #2]
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800a868:	e002      	b.n	800a870 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800a86a:	887a      	ldrh	r2, [r7, #2]
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800a870:	bf00      	nop
 800a872:	370c      	adds	r7, #12
 800a874:	46bd      	mov	sp, r7
 800a876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87a:	4770      	bx	lr

0800a87c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a87c:	b580      	push	{r7, lr}
 800a87e:	b082      	sub	sp, #8
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d101      	bne.n	800a88e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a88a:	2301      	movs	r3, #1
 800a88c:	e08d      	b.n	800a9aa <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a894:	b2db      	uxtb	r3, r3
 800a896:	2b00      	cmp	r3, #0
 800a898:	d106      	bne.n	800a8a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2200      	movs	r2, #0
 800a89e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a8a2:	6878      	ldr	r0, [r7, #4]
 800a8a4:	f7fd fc60 	bl	8008168 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2224      	movs	r2, #36	@ 0x24
 800a8ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	681a      	ldr	r2, [r3, #0]
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	f022 0201 	bic.w	r2, r2, #1
 800a8be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	685a      	ldr	r2, [r3, #4]
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800a8cc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	689a      	ldr	r2, [r3, #8]
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a8dc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	68db      	ldr	r3, [r3, #12]
 800a8e2:	2b01      	cmp	r3, #1
 800a8e4:	d107      	bne.n	800a8f6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	689a      	ldr	r2, [r3, #8]
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a8f2:	609a      	str	r2, [r3, #8]
 800a8f4:	e006      	b.n	800a904 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	689a      	ldr	r2, [r3, #8]
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800a902:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	68db      	ldr	r3, [r3, #12]
 800a908:	2b02      	cmp	r3, #2
 800a90a:	d108      	bne.n	800a91e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	685a      	ldr	r2, [r3, #4]
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a91a:	605a      	str	r2, [r3, #4]
 800a91c:	e007      	b.n	800a92e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	685a      	ldr	r2, [r3, #4]
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a92c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	685b      	ldr	r3, [r3, #4]
 800a934:	687a      	ldr	r2, [r7, #4]
 800a936:	6812      	ldr	r2, [r2, #0]
 800a938:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a93c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a940:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	68da      	ldr	r2, [r3, #12]
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a950:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	691a      	ldr	r2, [r3, #16]
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	695b      	ldr	r3, [r3, #20]
 800a95a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	699b      	ldr	r3, [r3, #24]
 800a962:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	430a      	orrs	r2, r1
 800a96a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	69d9      	ldr	r1, [r3, #28]
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	6a1a      	ldr	r2, [r3, #32]
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	430a      	orrs	r2, r1
 800a97a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	681a      	ldr	r2, [r3, #0]
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	f042 0201 	orr.w	r2, r2, #1
 800a98a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	2200      	movs	r2, #0
 800a990:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	2220      	movs	r2, #32
 800a996:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	2200      	movs	r2, #0
 800a99e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800a9a8:	2300      	movs	r3, #0
}
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	3708      	adds	r7, #8
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bd80      	pop	{r7, pc}
	...

0800a9b4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800a9b4:	b580      	push	{r7, lr}
 800a9b6:	b088      	sub	sp, #32
 800a9b8:	af02      	add	r7, sp, #8
 800a9ba:	60f8      	str	r0, [r7, #12]
 800a9bc:	607a      	str	r2, [r7, #4]
 800a9be:	461a      	mov	r2, r3
 800a9c0:	460b      	mov	r3, r1
 800a9c2:	817b      	strh	r3, [r7, #10]
 800a9c4:	4613      	mov	r3, r2
 800a9c6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a9ce:	b2db      	uxtb	r3, r3
 800a9d0:	2b20      	cmp	r3, #32
 800a9d2:	f040 80fd 	bne.w	800abd0 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a9dc:	2b01      	cmp	r3, #1
 800a9de:	d101      	bne.n	800a9e4 <HAL_I2C_Master_Transmit+0x30>
 800a9e0:	2302      	movs	r3, #2
 800a9e2:	e0f6      	b.n	800abd2 <HAL_I2C_Master_Transmit+0x21e>
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	2201      	movs	r2, #1
 800a9e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a9ec:	f7fe ff40 	bl	8009870 <HAL_GetTick>
 800a9f0:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a9f2:	693b      	ldr	r3, [r7, #16]
 800a9f4:	9300      	str	r3, [sp, #0]
 800a9f6:	2319      	movs	r3, #25
 800a9f8:	2201      	movs	r2, #1
 800a9fa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a9fe:	68f8      	ldr	r0, [r7, #12]
 800aa00:	f000 fce0 	bl	800b3c4 <I2C_WaitOnFlagUntilTimeout>
 800aa04:	4603      	mov	r3, r0
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d001      	beq.n	800aa0e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800aa0a:	2301      	movs	r3, #1
 800aa0c:	e0e1      	b.n	800abd2 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	2221      	movs	r2, #33	@ 0x21
 800aa12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	2210      	movs	r2, #16
 800aa1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	2200      	movs	r2, #0
 800aa22:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	687a      	ldr	r2, [r7, #4]
 800aa28:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	893a      	ldrh	r2, [r7, #8]
 800aa2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	2200      	movs	r2, #0
 800aa34:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa3a:	b29b      	uxth	r3, r3
 800aa3c:	2bff      	cmp	r3, #255	@ 0xff
 800aa3e:	d906      	bls.n	800aa4e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	22ff      	movs	r2, #255	@ 0xff
 800aa44:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800aa46:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800aa4a:	617b      	str	r3, [r7, #20]
 800aa4c:	e007      	b.n	800aa5e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa52:	b29a      	uxth	r2, r3
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800aa58:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800aa5c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d024      	beq.n	800aab0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa6a:	781a      	ldrb	r2, [r3, #0]
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa76:	1c5a      	adds	r2, r3, #1
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa80:	b29b      	uxth	r3, r3
 800aa82:	3b01      	subs	r3, #1
 800aa84:	b29a      	uxth	r2, r3
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa8e:	3b01      	subs	r3, #1
 800aa90:	b29a      	uxth	r2, r3
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa9a:	b2db      	uxtb	r3, r3
 800aa9c:	3301      	adds	r3, #1
 800aa9e:	b2da      	uxtb	r2, r3
 800aaa0:	8979      	ldrh	r1, [r7, #10]
 800aaa2:	4b4e      	ldr	r3, [pc, #312]	@ (800abdc <HAL_I2C_Master_Transmit+0x228>)
 800aaa4:	9300      	str	r3, [sp, #0]
 800aaa6:	697b      	ldr	r3, [r7, #20]
 800aaa8:	68f8      	ldr	r0, [r7, #12]
 800aaaa:	f000 fedb 	bl	800b864 <I2C_TransferConfig>
 800aaae:	e066      	b.n	800ab7e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aab4:	b2da      	uxtb	r2, r3
 800aab6:	8979      	ldrh	r1, [r7, #10]
 800aab8:	4b48      	ldr	r3, [pc, #288]	@ (800abdc <HAL_I2C_Master_Transmit+0x228>)
 800aaba:	9300      	str	r3, [sp, #0]
 800aabc:	697b      	ldr	r3, [r7, #20]
 800aabe:	68f8      	ldr	r0, [r7, #12]
 800aac0:	f000 fed0 	bl	800b864 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800aac4:	e05b      	b.n	800ab7e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800aac6:	693a      	ldr	r2, [r7, #16]
 800aac8:	6a39      	ldr	r1, [r7, #32]
 800aaca:	68f8      	ldr	r0, [r7, #12]
 800aacc:	f000 fcd3 	bl	800b476 <I2C_WaitOnTXISFlagUntilTimeout>
 800aad0:	4603      	mov	r3, r0
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d001      	beq.n	800aada <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800aad6:	2301      	movs	r3, #1
 800aad8:	e07b      	b.n	800abd2 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aade:	781a      	ldrb	r2, [r3, #0]
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aaea:	1c5a      	adds	r2, r3, #1
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aaf4:	b29b      	uxth	r3, r3
 800aaf6:	3b01      	subs	r3, #1
 800aaf8:	b29a      	uxth	r2, r3
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab02:	3b01      	subs	r3, #1
 800ab04:	b29a      	uxth	r2, r3
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab0e:	b29b      	uxth	r3, r3
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d034      	beq.n	800ab7e <HAL_I2C_Master_Transmit+0x1ca>
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d130      	bne.n	800ab7e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800ab1c:	693b      	ldr	r3, [r7, #16]
 800ab1e:	9300      	str	r3, [sp, #0]
 800ab20:	6a3b      	ldr	r3, [r7, #32]
 800ab22:	2200      	movs	r2, #0
 800ab24:	2180      	movs	r1, #128	@ 0x80
 800ab26:	68f8      	ldr	r0, [r7, #12]
 800ab28:	f000 fc4c 	bl	800b3c4 <I2C_WaitOnFlagUntilTimeout>
 800ab2c:	4603      	mov	r3, r0
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d001      	beq.n	800ab36 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800ab32:	2301      	movs	r3, #1
 800ab34:	e04d      	b.n	800abd2 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab3a:	b29b      	uxth	r3, r3
 800ab3c:	2bff      	cmp	r3, #255	@ 0xff
 800ab3e:	d90e      	bls.n	800ab5e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	22ff      	movs	r2, #255	@ 0xff
 800ab44:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab4a:	b2da      	uxtb	r2, r3
 800ab4c:	8979      	ldrh	r1, [r7, #10]
 800ab4e:	2300      	movs	r3, #0
 800ab50:	9300      	str	r3, [sp, #0]
 800ab52:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ab56:	68f8      	ldr	r0, [r7, #12]
 800ab58:	f000 fe84 	bl	800b864 <I2C_TransferConfig>
 800ab5c:	e00f      	b.n	800ab7e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab62:	b29a      	uxth	r2, r3
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab6c:	b2da      	uxtb	r2, r3
 800ab6e:	8979      	ldrh	r1, [r7, #10]
 800ab70:	2300      	movs	r3, #0
 800ab72:	9300      	str	r3, [sp, #0]
 800ab74:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ab78:	68f8      	ldr	r0, [r7, #12]
 800ab7a:	f000 fe73 	bl	800b864 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab82:	b29b      	uxth	r3, r3
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d19e      	bne.n	800aac6 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ab88:	693a      	ldr	r2, [r7, #16]
 800ab8a:	6a39      	ldr	r1, [r7, #32]
 800ab8c:	68f8      	ldr	r0, [r7, #12]
 800ab8e:	f000 fcb9 	bl	800b504 <I2C_WaitOnSTOPFlagUntilTimeout>
 800ab92:	4603      	mov	r3, r0
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d001      	beq.n	800ab9c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800ab98:	2301      	movs	r3, #1
 800ab9a:	e01a      	b.n	800abd2 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	2220      	movs	r2, #32
 800aba2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	6859      	ldr	r1, [r3, #4]
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	681a      	ldr	r2, [r3, #0]
 800abae:	4b0c      	ldr	r3, [pc, #48]	@ (800abe0 <HAL_I2C_Master_Transmit+0x22c>)
 800abb0:	400b      	ands	r3, r1
 800abb2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	2220      	movs	r2, #32
 800abb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	2200      	movs	r2, #0
 800abc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	2200      	movs	r2, #0
 800abc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800abcc:	2300      	movs	r3, #0
 800abce:	e000      	b.n	800abd2 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800abd0:	2302      	movs	r3, #2
  }
}
 800abd2:	4618      	mov	r0, r3
 800abd4:	3718      	adds	r7, #24
 800abd6:	46bd      	mov	sp, r7
 800abd8:	bd80      	pop	{r7, pc}
 800abda:	bf00      	nop
 800abdc:	80002000 	.word	0x80002000
 800abe0:	fe00e800 	.word	0xfe00e800

0800abe4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	b088      	sub	sp, #32
 800abe8:	af02      	add	r7, sp, #8
 800abea:	60f8      	str	r0, [r7, #12]
 800abec:	607a      	str	r2, [r7, #4]
 800abee:	461a      	mov	r2, r3
 800abf0:	460b      	mov	r3, r1
 800abf2:	817b      	strh	r3, [r7, #10]
 800abf4:	4613      	mov	r3, r2
 800abf6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800abfe:	b2db      	uxtb	r3, r3
 800ac00:	2b20      	cmp	r3, #32
 800ac02:	f040 80db 	bne.w	800adbc <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ac0c:	2b01      	cmp	r3, #1
 800ac0e:	d101      	bne.n	800ac14 <HAL_I2C_Master_Receive+0x30>
 800ac10:	2302      	movs	r3, #2
 800ac12:	e0d4      	b.n	800adbe <HAL_I2C_Master_Receive+0x1da>
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	2201      	movs	r2, #1
 800ac18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800ac1c:	f7fe fe28 	bl	8009870 <HAL_GetTick>
 800ac20:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800ac22:	697b      	ldr	r3, [r7, #20]
 800ac24:	9300      	str	r3, [sp, #0]
 800ac26:	2319      	movs	r3, #25
 800ac28:	2201      	movs	r2, #1
 800ac2a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ac2e:	68f8      	ldr	r0, [r7, #12]
 800ac30:	f000 fbc8 	bl	800b3c4 <I2C_WaitOnFlagUntilTimeout>
 800ac34:	4603      	mov	r3, r0
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d001      	beq.n	800ac3e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800ac3a:	2301      	movs	r3, #1
 800ac3c:	e0bf      	b.n	800adbe <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	2222      	movs	r2, #34	@ 0x22
 800ac42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	2210      	movs	r2, #16
 800ac4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	2200      	movs	r2, #0
 800ac52:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	687a      	ldr	r2, [r7, #4]
 800ac58:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	893a      	ldrh	r2, [r7, #8]
 800ac5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	2200      	movs	r2, #0
 800ac64:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac6a:	b29b      	uxth	r3, r3
 800ac6c:	2bff      	cmp	r3, #255	@ 0xff
 800ac6e:	d90e      	bls.n	800ac8e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	22ff      	movs	r2, #255	@ 0xff
 800ac74:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac7a:	b2da      	uxtb	r2, r3
 800ac7c:	8979      	ldrh	r1, [r7, #10]
 800ac7e:	4b52      	ldr	r3, [pc, #328]	@ (800adc8 <HAL_I2C_Master_Receive+0x1e4>)
 800ac80:	9300      	str	r3, [sp, #0]
 800ac82:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ac86:	68f8      	ldr	r0, [r7, #12]
 800ac88:	f000 fdec 	bl	800b864 <I2C_TransferConfig>
 800ac8c:	e06d      	b.n	800ad6a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac92:	b29a      	uxth	r2, r3
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac9c:	b2da      	uxtb	r2, r3
 800ac9e:	8979      	ldrh	r1, [r7, #10]
 800aca0:	4b49      	ldr	r3, [pc, #292]	@ (800adc8 <HAL_I2C_Master_Receive+0x1e4>)
 800aca2:	9300      	str	r3, [sp, #0]
 800aca4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800aca8:	68f8      	ldr	r0, [r7, #12]
 800acaa:	f000 fddb 	bl	800b864 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800acae:	e05c      	b.n	800ad6a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800acb0:	697a      	ldr	r2, [r7, #20]
 800acb2:	6a39      	ldr	r1, [r7, #32]
 800acb4:	68f8      	ldr	r0, [r7, #12]
 800acb6:	f000 fc69 	bl	800b58c <I2C_WaitOnRXNEFlagUntilTimeout>
 800acba:	4603      	mov	r3, r0
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d001      	beq.n	800acc4 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800acc0:	2301      	movs	r3, #1
 800acc2:	e07c      	b.n	800adbe <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acce:	b2d2      	uxtb	r2, r2
 800acd0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acd6:	1c5a      	adds	r2, r3, #1
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ace0:	3b01      	subs	r3, #1
 800ace2:	b29a      	uxth	r2, r3
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acec:	b29b      	uxth	r3, r3
 800acee:	3b01      	subs	r3, #1
 800acf0:	b29a      	uxth	r2, r3
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acfa:	b29b      	uxth	r3, r3
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d034      	beq.n	800ad6a <HAL_I2C_Master_Receive+0x186>
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d130      	bne.n	800ad6a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800ad08:	697b      	ldr	r3, [r7, #20]
 800ad0a:	9300      	str	r3, [sp, #0]
 800ad0c:	6a3b      	ldr	r3, [r7, #32]
 800ad0e:	2200      	movs	r2, #0
 800ad10:	2180      	movs	r1, #128	@ 0x80
 800ad12:	68f8      	ldr	r0, [r7, #12]
 800ad14:	f000 fb56 	bl	800b3c4 <I2C_WaitOnFlagUntilTimeout>
 800ad18:	4603      	mov	r3, r0
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d001      	beq.n	800ad22 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800ad1e:	2301      	movs	r3, #1
 800ad20:	e04d      	b.n	800adbe <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad26:	b29b      	uxth	r3, r3
 800ad28:	2bff      	cmp	r3, #255	@ 0xff
 800ad2a:	d90e      	bls.n	800ad4a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	22ff      	movs	r2, #255	@ 0xff
 800ad30:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad36:	b2da      	uxtb	r2, r3
 800ad38:	8979      	ldrh	r1, [r7, #10]
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	9300      	str	r3, [sp, #0]
 800ad3e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ad42:	68f8      	ldr	r0, [r7, #12]
 800ad44:	f000 fd8e 	bl	800b864 <I2C_TransferConfig>
 800ad48:	e00f      	b.n	800ad6a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad4e:	b29a      	uxth	r2, r3
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad58:	b2da      	uxtb	r2, r3
 800ad5a:	8979      	ldrh	r1, [r7, #10]
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	9300      	str	r3, [sp, #0]
 800ad60:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ad64:	68f8      	ldr	r0, [r7, #12]
 800ad66:	f000 fd7d 	bl	800b864 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad6e:	b29b      	uxth	r3, r3
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d19d      	bne.n	800acb0 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ad74:	697a      	ldr	r2, [r7, #20]
 800ad76:	6a39      	ldr	r1, [r7, #32]
 800ad78:	68f8      	ldr	r0, [r7, #12]
 800ad7a:	f000 fbc3 	bl	800b504 <I2C_WaitOnSTOPFlagUntilTimeout>
 800ad7e:	4603      	mov	r3, r0
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d001      	beq.n	800ad88 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800ad84:	2301      	movs	r3, #1
 800ad86:	e01a      	b.n	800adbe <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	2220      	movs	r2, #32
 800ad8e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	6859      	ldr	r1, [r3, #4]
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	681a      	ldr	r2, [r3, #0]
 800ad9a:	4b0c      	ldr	r3, [pc, #48]	@ (800adcc <HAL_I2C_Master_Receive+0x1e8>)
 800ad9c:	400b      	ands	r3, r1
 800ad9e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	2220      	movs	r2, #32
 800ada4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	2200      	movs	r2, #0
 800adac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	2200      	movs	r2, #0
 800adb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800adb8:	2300      	movs	r3, #0
 800adba:	e000      	b.n	800adbe <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800adbc:	2302      	movs	r3, #2
  }
}
 800adbe:	4618      	mov	r0, r3
 800adc0:	3718      	adds	r7, #24
 800adc2:	46bd      	mov	sp, r7
 800adc4:	bd80      	pop	{r7, pc}
 800adc6:	bf00      	nop
 800adc8:	80002400 	.word	0x80002400
 800adcc:	fe00e800 	.word	0xfe00e800

0800add0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800add0:	b580      	push	{r7, lr}
 800add2:	b088      	sub	sp, #32
 800add4:	af02      	add	r7, sp, #8
 800add6:	60f8      	str	r0, [r7, #12]
 800add8:	4608      	mov	r0, r1
 800adda:	4611      	mov	r1, r2
 800addc:	461a      	mov	r2, r3
 800adde:	4603      	mov	r3, r0
 800ade0:	817b      	strh	r3, [r7, #10]
 800ade2:	460b      	mov	r3, r1
 800ade4:	813b      	strh	r3, [r7, #8]
 800ade6:	4613      	mov	r3, r2
 800ade8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800adf0:	b2db      	uxtb	r3, r3
 800adf2:	2b20      	cmp	r3, #32
 800adf4:	f040 80f9 	bne.w	800afea <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800adf8:	6a3b      	ldr	r3, [r7, #32]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d002      	beq.n	800ae04 <HAL_I2C_Mem_Write+0x34>
 800adfe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d105      	bne.n	800ae10 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ae0a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800ae0c:	2301      	movs	r3, #1
 800ae0e:	e0ed      	b.n	800afec <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ae16:	2b01      	cmp	r3, #1
 800ae18:	d101      	bne.n	800ae1e <HAL_I2C_Mem_Write+0x4e>
 800ae1a:	2302      	movs	r3, #2
 800ae1c:	e0e6      	b.n	800afec <HAL_I2C_Mem_Write+0x21c>
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	2201      	movs	r2, #1
 800ae22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800ae26:	f7fe fd23 	bl	8009870 <HAL_GetTick>
 800ae2a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800ae2c:	697b      	ldr	r3, [r7, #20]
 800ae2e:	9300      	str	r3, [sp, #0]
 800ae30:	2319      	movs	r3, #25
 800ae32:	2201      	movs	r2, #1
 800ae34:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ae38:	68f8      	ldr	r0, [r7, #12]
 800ae3a:	f000 fac3 	bl	800b3c4 <I2C_WaitOnFlagUntilTimeout>
 800ae3e:	4603      	mov	r3, r0
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d001      	beq.n	800ae48 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800ae44:	2301      	movs	r3, #1
 800ae46:	e0d1      	b.n	800afec <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	2221      	movs	r2, #33	@ 0x21
 800ae4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	2240      	movs	r2, #64	@ 0x40
 800ae54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	6a3a      	ldr	r2, [r7, #32]
 800ae62:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800ae68:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	2200      	movs	r2, #0
 800ae6e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800ae70:	88f8      	ldrh	r0, [r7, #6]
 800ae72:	893a      	ldrh	r2, [r7, #8]
 800ae74:	8979      	ldrh	r1, [r7, #10]
 800ae76:	697b      	ldr	r3, [r7, #20]
 800ae78:	9301      	str	r3, [sp, #4]
 800ae7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae7c:	9300      	str	r3, [sp, #0]
 800ae7e:	4603      	mov	r3, r0
 800ae80:	68f8      	ldr	r0, [r7, #12]
 800ae82:	f000 f9d3 	bl	800b22c <I2C_RequestMemoryWrite>
 800ae86:	4603      	mov	r3, r0
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d005      	beq.n	800ae98 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	2200      	movs	r2, #0
 800ae90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800ae94:	2301      	movs	r3, #1
 800ae96:	e0a9      	b.n	800afec <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ae9c:	b29b      	uxth	r3, r3
 800ae9e:	2bff      	cmp	r3, #255	@ 0xff
 800aea0:	d90e      	bls.n	800aec0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	22ff      	movs	r2, #255	@ 0xff
 800aea6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aeac:	b2da      	uxtb	r2, r3
 800aeae:	8979      	ldrh	r1, [r7, #10]
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	9300      	str	r3, [sp, #0]
 800aeb4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800aeb8:	68f8      	ldr	r0, [r7, #12]
 800aeba:	f000 fcd3 	bl	800b864 <I2C_TransferConfig>
 800aebe:	e00f      	b.n	800aee0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aec4:	b29a      	uxth	r2, r3
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aece:	b2da      	uxtb	r2, r3
 800aed0:	8979      	ldrh	r1, [r7, #10]
 800aed2:	2300      	movs	r3, #0
 800aed4:	9300      	str	r3, [sp, #0]
 800aed6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800aeda:	68f8      	ldr	r0, [r7, #12]
 800aedc:	f000 fcc2 	bl	800b864 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800aee0:	697a      	ldr	r2, [r7, #20]
 800aee2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aee4:	68f8      	ldr	r0, [r7, #12]
 800aee6:	f000 fac6 	bl	800b476 <I2C_WaitOnTXISFlagUntilTimeout>
 800aeea:	4603      	mov	r3, r0
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d001      	beq.n	800aef4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800aef0:	2301      	movs	r3, #1
 800aef2:	e07b      	b.n	800afec <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aef8:	781a      	ldrb	r2, [r3, #0]
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af04:	1c5a      	adds	r2, r3, #1
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af0e:	b29b      	uxth	r3, r3
 800af10:	3b01      	subs	r3, #1
 800af12:	b29a      	uxth	r2, r3
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af1c:	3b01      	subs	r3, #1
 800af1e:	b29a      	uxth	r2, r3
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af28:	b29b      	uxth	r3, r3
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d034      	beq.n	800af98 <HAL_I2C_Mem_Write+0x1c8>
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af32:	2b00      	cmp	r3, #0
 800af34:	d130      	bne.n	800af98 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800af36:	697b      	ldr	r3, [r7, #20]
 800af38:	9300      	str	r3, [sp, #0]
 800af3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af3c:	2200      	movs	r2, #0
 800af3e:	2180      	movs	r1, #128	@ 0x80
 800af40:	68f8      	ldr	r0, [r7, #12]
 800af42:	f000 fa3f 	bl	800b3c4 <I2C_WaitOnFlagUntilTimeout>
 800af46:	4603      	mov	r3, r0
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d001      	beq.n	800af50 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800af4c:	2301      	movs	r3, #1
 800af4e:	e04d      	b.n	800afec <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af54:	b29b      	uxth	r3, r3
 800af56:	2bff      	cmp	r3, #255	@ 0xff
 800af58:	d90e      	bls.n	800af78 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	22ff      	movs	r2, #255	@ 0xff
 800af5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af64:	b2da      	uxtb	r2, r3
 800af66:	8979      	ldrh	r1, [r7, #10]
 800af68:	2300      	movs	r3, #0
 800af6a:	9300      	str	r3, [sp, #0]
 800af6c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800af70:	68f8      	ldr	r0, [r7, #12]
 800af72:	f000 fc77 	bl	800b864 <I2C_TransferConfig>
 800af76:	e00f      	b.n	800af98 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af7c:	b29a      	uxth	r2, r3
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af86:	b2da      	uxtb	r2, r3
 800af88:	8979      	ldrh	r1, [r7, #10]
 800af8a:	2300      	movs	r3, #0
 800af8c:	9300      	str	r3, [sp, #0]
 800af8e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800af92:	68f8      	ldr	r0, [r7, #12]
 800af94:	f000 fc66 	bl	800b864 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af9c:	b29b      	uxth	r3, r3
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d19e      	bne.n	800aee0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800afa2:	697a      	ldr	r2, [r7, #20]
 800afa4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800afa6:	68f8      	ldr	r0, [r7, #12]
 800afa8:	f000 faac 	bl	800b504 <I2C_WaitOnSTOPFlagUntilTimeout>
 800afac:	4603      	mov	r3, r0
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d001      	beq.n	800afb6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800afb2:	2301      	movs	r3, #1
 800afb4:	e01a      	b.n	800afec <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	2220      	movs	r2, #32
 800afbc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	6859      	ldr	r1, [r3, #4]
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	681a      	ldr	r2, [r3, #0]
 800afc8:	4b0a      	ldr	r3, [pc, #40]	@ (800aff4 <HAL_I2C_Mem_Write+0x224>)
 800afca:	400b      	ands	r3, r1
 800afcc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	2220      	movs	r2, #32
 800afd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	2200      	movs	r2, #0
 800afda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	2200      	movs	r2, #0
 800afe2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800afe6:	2300      	movs	r3, #0
 800afe8:	e000      	b.n	800afec <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800afea:	2302      	movs	r3, #2
  }
}
 800afec:	4618      	mov	r0, r3
 800afee:	3718      	adds	r7, #24
 800aff0:	46bd      	mov	sp, r7
 800aff2:	bd80      	pop	{r7, pc}
 800aff4:	fe00e800 	.word	0xfe00e800

0800aff8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800aff8:	b580      	push	{r7, lr}
 800affa:	b088      	sub	sp, #32
 800affc:	af02      	add	r7, sp, #8
 800affe:	60f8      	str	r0, [r7, #12]
 800b000:	4608      	mov	r0, r1
 800b002:	4611      	mov	r1, r2
 800b004:	461a      	mov	r2, r3
 800b006:	4603      	mov	r3, r0
 800b008:	817b      	strh	r3, [r7, #10]
 800b00a:	460b      	mov	r3, r1
 800b00c:	813b      	strh	r3, [r7, #8]
 800b00e:	4613      	mov	r3, r2
 800b010:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b018:	b2db      	uxtb	r3, r3
 800b01a:	2b20      	cmp	r3, #32
 800b01c:	f040 80fd 	bne.w	800b21a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800b020:	6a3b      	ldr	r3, [r7, #32]
 800b022:	2b00      	cmp	r3, #0
 800b024:	d002      	beq.n	800b02c <HAL_I2C_Mem_Read+0x34>
 800b026:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d105      	bne.n	800b038 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b032:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800b034:	2301      	movs	r3, #1
 800b036:	e0f1      	b.n	800b21c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b03e:	2b01      	cmp	r3, #1
 800b040:	d101      	bne.n	800b046 <HAL_I2C_Mem_Read+0x4e>
 800b042:	2302      	movs	r3, #2
 800b044:	e0ea      	b.n	800b21c <HAL_I2C_Mem_Read+0x224>
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	2201      	movs	r2, #1
 800b04a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b04e:	f7fe fc0f 	bl	8009870 <HAL_GetTick>
 800b052:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b054:	697b      	ldr	r3, [r7, #20]
 800b056:	9300      	str	r3, [sp, #0]
 800b058:	2319      	movs	r3, #25
 800b05a:	2201      	movs	r2, #1
 800b05c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b060:	68f8      	ldr	r0, [r7, #12]
 800b062:	f000 f9af 	bl	800b3c4 <I2C_WaitOnFlagUntilTimeout>
 800b066:	4603      	mov	r3, r0
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d001      	beq.n	800b070 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800b06c:	2301      	movs	r3, #1
 800b06e:	e0d5      	b.n	800b21c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	2222      	movs	r2, #34	@ 0x22
 800b074:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	2240      	movs	r2, #64	@ 0x40
 800b07c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	2200      	movs	r2, #0
 800b084:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	6a3a      	ldr	r2, [r7, #32]
 800b08a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b090:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	2200      	movs	r2, #0
 800b096:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800b098:	88f8      	ldrh	r0, [r7, #6]
 800b09a:	893a      	ldrh	r2, [r7, #8]
 800b09c:	8979      	ldrh	r1, [r7, #10]
 800b09e:	697b      	ldr	r3, [r7, #20]
 800b0a0:	9301      	str	r3, [sp, #4]
 800b0a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0a4:	9300      	str	r3, [sp, #0]
 800b0a6:	4603      	mov	r3, r0
 800b0a8:	68f8      	ldr	r0, [r7, #12]
 800b0aa:	f000 f913 	bl	800b2d4 <I2C_RequestMemoryRead>
 800b0ae:	4603      	mov	r3, r0
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d005      	beq.n	800b0c0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	2200      	movs	r2, #0
 800b0b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800b0bc:	2301      	movs	r3, #1
 800b0be:	e0ad      	b.n	800b21c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b0c4:	b29b      	uxth	r3, r3
 800b0c6:	2bff      	cmp	r3, #255	@ 0xff
 800b0c8:	d90e      	bls.n	800b0e8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	22ff      	movs	r2, #255	@ 0xff
 800b0ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b0d4:	b2da      	uxtb	r2, r3
 800b0d6:	8979      	ldrh	r1, [r7, #10]
 800b0d8:	4b52      	ldr	r3, [pc, #328]	@ (800b224 <HAL_I2C_Mem_Read+0x22c>)
 800b0da:	9300      	str	r3, [sp, #0]
 800b0dc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b0e0:	68f8      	ldr	r0, [r7, #12]
 800b0e2:	f000 fbbf 	bl	800b864 <I2C_TransferConfig>
 800b0e6:	e00f      	b.n	800b108 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b0ec:	b29a      	uxth	r2, r3
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b0f6:	b2da      	uxtb	r2, r3
 800b0f8:	8979      	ldrh	r1, [r7, #10]
 800b0fa:	4b4a      	ldr	r3, [pc, #296]	@ (800b224 <HAL_I2C_Mem_Read+0x22c>)
 800b0fc:	9300      	str	r3, [sp, #0]
 800b0fe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b102:	68f8      	ldr	r0, [r7, #12]
 800b104:	f000 fbae 	bl	800b864 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800b108:	697b      	ldr	r3, [r7, #20]
 800b10a:	9300      	str	r3, [sp, #0]
 800b10c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b10e:	2200      	movs	r2, #0
 800b110:	2104      	movs	r1, #4
 800b112:	68f8      	ldr	r0, [r7, #12]
 800b114:	f000 f956 	bl	800b3c4 <I2C_WaitOnFlagUntilTimeout>
 800b118:	4603      	mov	r3, r0
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d001      	beq.n	800b122 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800b11e:	2301      	movs	r3, #1
 800b120:	e07c      	b.n	800b21c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b12c:	b2d2      	uxtb	r2, r2
 800b12e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b134:	1c5a      	adds	r2, r3, #1
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b13e:	3b01      	subs	r3, #1
 800b140:	b29a      	uxth	r2, r3
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b14a:	b29b      	uxth	r3, r3
 800b14c:	3b01      	subs	r3, #1
 800b14e:	b29a      	uxth	r2, r3
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b158:	b29b      	uxth	r3, r3
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d034      	beq.n	800b1c8 <HAL_I2C_Mem_Read+0x1d0>
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b162:	2b00      	cmp	r3, #0
 800b164:	d130      	bne.n	800b1c8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b166:	697b      	ldr	r3, [r7, #20]
 800b168:	9300      	str	r3, [sp, #0]
 800b16a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b16c:	2200      	movs	r2, #0
 800b16e:	2180      	movs	r1, #128	@ 0x80
 800b170:	68f8      	ldr	r0, [r7, #12]
 800b172:	f000 f927 	bl	800b3c4 <I2C_WaitOnFlagUntilTimeout>
 800b176:	4603      	mov	r3, r0
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d001      	beq.n	800b180 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800b17c:	2301      	movs	r3, #1
 800b17e:	e04d      	b.n	800b21c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b184:	b29b      	uxth	r3, r3
 800b186:	2bff      	cmp	r3, #255	@ 0xff
 800b188:	d90e      	bls.n	800b1a8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	22ff      	movs	r2, #255	@ 0xff
 800b18e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b194:	b2da      	uxtb	r2, r3
 800b196:	8979      	ldrh	r1, [r7, #10]
 800b198:	2300      	movs	r3, #0
 800b19a:	9300      	str	r3, [sp, #0]
 800b19c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b1a0:	68f8      	ldr	r0, [r7, #12]
 800b1a2:	f000 fb5f 	bl	800b864 <I2C_TransferConfig>
 800b1a6:	e00f      	b.n	800b1c8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b1ac:	b29a      	uxth	r2, r3
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b1b6:	b2da      	uxtb	r2, r3
 800b1b8:	8979      	ldrh	r1, [r7, #10]
 800b1ba:	2300      	movs	r3, #0
 800b1bc:	9300      	str	r3, [sp, #0]
 800b1be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b1c2:	68f8      	ldr	r0, [r7, #12]
 800b1c4:	f000 fb4e 	bl	800b864 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b1cc:	b29b      	uxth	r3, r3
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d19a      	bne.n	800b108 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b1d2:	697a      	ldr	r2, [r7, #20]
 800b1d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b1d6:	68f8      	ldr	r0, [r7, #12]
 800b1d8:	f000 f994 	bl	800b504 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b1dc:	4603      	mov	r3, r0
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d001      	beq.n	800b1e6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800b1e2:	2301      	movs	r3, #1
 800b1e4:	e01a      	b.n	800b21c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	2220      	movs	r2, #32
 800b1ec:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	6859      	ldr	r1, [r3, #4]
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	681a      	ldr	r2, [r3, #0]
 800b1f8:	4b0b      	ldr	r3, [pc, #44]	@ (800b228 <HAL_I2C_Mem_Read+0x230>)
 800b1fa:	400b      	ands	r3, r1
 800b1fc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	2220      	movs	r2, #32
 800b202:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	2200      	movs	r2, #0
 800b20a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	2200      	movs	r2, #0
 800b212:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b216:	2300      	movs	r3, #0
 800b218:	e000      	b.n	800b21c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800b21a:	2302      	movs	r3, #2
  }
}
 800b21c:	4618      	mov	r0, r3
 800b21e:	3718      	adds	r7, #24
 800b220:	46bd      	mov	sp, r7
 800b222:	bd80      	pop	{r7, pc}
 800b224:	80002400 	.word	0x80002400
 800b228:	fe00e800 	.word	0xfe00e800

0800b22c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800b22c:	b580      	push	{r7, lr}
 800b22e:	b086      	sub	sp, #24
 800b230:	af02      	add	r7, sp, #8
 800b232:	60f8      	str	r0, [r7, #12]
 800b234:	4608      	mov	r0, r1
 800b236:	4611      	mov	r1, r2
 800b238:	461a      	mov	r2, r3
 800b23a:	4603      	mov	r3, r0
 800b23c:	817b      	strh	r3, [r7, #10]
 800b23e:	460b      	mov	r3, r1
 800b240:	813b      	strh	r3, [r7, #8]
 800b242:	4613      	mov	r3, r2
 800b244:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800b246:	88fb      	ldrh	r3, [r7, #6]
 800b248:	b2da      	uxtb	r2, r3
 800b24a:	8979      	ldrh	r1, [r7, #10]
 800b24c:	4b20      	ldr	r3, [pc, #128]	@ (800b2d0 <I2C_RequestMemoryWrite+0xa4>)
 800b24e:	9300      	str	r3, [sp, #0]
 800b250:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b254:	68f8      	ldr	r0, [r7, #12]
 800b256:	f000 fb05 	bl	800b864 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b25a:	69fa      	ldr	r2, [r7, #28]
 800b25c:	69b9      	ldr	r1, [r7, #24]
 800b25e:	68f8      	ldr	r0, [r7, #12]
 800b260:	f000 f909 	bl	800b476 <I2C_WaitOnTXISFlagUntilTimeout>
 800b264:	4603      	mov	r3, r0
 800b266:	2b00      	cmp	r3, #0
 800b268:	d001      	beq.n	800b26e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800b26a:	2301      	movs	r3, #1
 800b26c:	e02c      	b.n	800b2c8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b26e:	88fb      	ldrh	r3, [r7, #6]
 800b270:	2b01      	cmp	r3, #1
 800b272:	d105      	bne.n	800b280 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b274:	893b      	ldrh	r3, [r7, #8]
 800b276:	b2da      	uxtb	r2, r3
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	629a      	str	r2, [r3, #40]	@ 0x28
 800b27e:	e015      	b.n	800b2ac <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800b280:	893b      	ldrh	r3, [r7, #8]
 800b282:	0a1b      	lsrs	r3, r3, #8
 800b284:	b29b      	uxth	r3, r3
 800b286:	b2da      	uxtb	r2, r3
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b28e:	69fa      	ldr	r2, [r7, #28]
 800b290:	69b9      	ldr	r1, [r7, #24]
 800b292:	68f8      	ldr	r0, [r7, #12]
 800b294:	f000 f8ef 	bl	800b476 <I2C_WaitOnTXISFlagUntilTimeout>
 800b298:	4603      	mov	r3, r0
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d001      	beq.n	800b2a2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800b29e:	2301      	movs	r3, #1
 800b2a0:	e012      	b.n	800b2c8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b2a2:	893b      	ldrh	r3, [r7, #8]
 800b2a4:	b2da      	uxtb	r2, r3
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800b2ac:	69fb      	ldr	r3, [r7, #28]
 800b2ae:	9300      	str	r3, [sp, #0]
 800b2b0:	69bb      	ldr	r3, [r7, #24]
 800b2b2:	2200      	movs	r2, #0
 800b2b4:	2180      	movs	r1, #128	@ 0x80
 800b2b6:	68f8      	ldr	r0, [r7, #12]
 800b2b8:	f000 f884 	bl	800b3c4 <I2C_WaitOnFlagUntilTimeout>
 800b2bc:	4603      	mov	r3, r0
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d001      	beq.n	800b2c6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800b2c2:	2301      	movs	r3, #1
 800b2c4:	e000      	b.n	800b2c8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800b2c6:	2300      	movs	r3, #0
}
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	3710      	adds	r7, #16
 800b2cc:	46bd      	mov	sp, r7
 800b2ce:	bd80      	pop	{r7, pc}
 800b2d0:	80002000 	.word	0x80002000

0800b2d4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800b2d4:	b580      	push	{r7, lr}
 800b2d6:	b086      	sub	sp, #24
 800b2d8:	af02      	add	r7, sp, #8
 800b2da:	60f8      	str	r0, [r7, #12]
 800b2dc:	4608      	mov	r0, r1
 800b2de:	4611      	mov	r1, r2
 800b2e0:	461a      	mov	r2, r3
 800b2e2:	4603      	mov	r3, r0
 800b2e4:	817b      	strh	r3, [r7, #10]
 800b2e6:	460b      	mov	r3, r1
 800b2e8:	813b      	strh	r3, [r7, #8]
 800b2ea:	4613      	mov	r3, r2
 800b2ec:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800b2ee:	88fb      	ldrh	r3, [r7, #6]
 800b2f0:	b2da      	uxtb	r2, r3
 800b2f2:	8979      	ldrh	r1, [r7, #10]
 800b2f4:	4b20      	ldr	r3, [pc, #128]	@ (800b378 <I2C_RequestMemoryRead+0xa4>)
 800b2f6:	9300      	str	r3, [sp, #0]
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	68f8      	ldr	r0, [r7, #12]
 800b2fc:	f000 fab2 	bl	800b864 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b300:	69fa      	ldr	r2, [r7, #28]
 800b302:	69b9      	ldr	r1, [r7, #24]
 800b304:	68f8      	ldr	r0, [r7, #12]
 800b306:	f000 f8b6 	bl	800b476 <I2C_WaitOnTXISFlagUntilTimeout>
 800b30a:	4603      	mov	r3, r0
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d001      	beq.n	800b314 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800b310:	2301      	movs	r3, #1
 800b312:	e02c      	b.n	800b36e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b314:	88fb      	ldrh	r3, [r7, #6]
 800b316:	2b01      	cmp	r3, #1
 800b318:	d105      	bne.n	800b326 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b31a:	893b      	ldrh	r3, [r7, #8]
 800b31c:	b2da      	uxtb	r2, r3
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	629a      	str	r2, [r3, #40]	@ 0x28
 800b324:	e015      	b.n	800b352 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800b326:	893b      	ldrh	r3, [r7, #8]
 800b328:	0a1b      	lsrs	r3, r3, #8
 800b32a:	b29b      	uxth	r3, r3
 800b32c:	b2da      	uxtb	r2, r3
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b334:	69fa      	ldr	r2, [r7, #28]
 800b336:	69b9      	ldr	r1, [r7, #24]
 800b338:	68f8      	ldr	r0, [r7, #12]
 800b33a:	f000 f89c 	bl	800b476 <I2C_WaitOnTXISFlagUntilTimeout>
 800b33e:	4603      	mov	r3, r0
 800b340:	2b00      	cmp	r3, #0
 800b342:	d001      	beq.n	800b348 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800b344:	2301      	movs	r3, #1
 800b346:	e012      	b.n	800b36e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b348:	893b      	ldrh	r3, [r7, #8]
 800b34a:	b2da      	uxtb	r2, r3
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800b352:	69fb      	ldr	r3, [r7, #28]
 800b354:	9300      	str	r3, [sp, #0]
 800b356:	69bb      	ldr	r3, [r7, #24]
 800b358:	2200      	movs	r2, #0
 800b35a:	2140      	movs	r1, #64	@ 0x40
 800b35c:	68f8      	ldr	r0, [r7, #12]
 800b35e:	f000 f831 	bl	800b3c4 <I2C_WaitOnFlagUntilTimeout>
 800b362:	4603      	mov	r3, r0
 800b364:	2b00      	cmp	r3, #0
 800b366:	d001      	beq.n	800b36c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800b368:	2301      	movs	r3, #1
 800b36a:	e000      	b.n	800b36e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800b36c:	2300      	movs	r3, #0
}
 800b36e:	4618      	mov	r0, r3
 800b370:	3710      	adds	r7, #16
 800b372:	46bd      	mov	sp, r7
 800b374:	bd80      	pop	{r7, pc}
 800b376:	bf00      	nop
 800b378:	80002000 	.word	0x80002000

0800b37c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800b37c:	b480      	push	{r7}
 800b37e:	b083      	sub	sp, #12
 800b380:	af00      	add	r7, sp, #0
 800b382:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	699b      	ldr	r3, [r3, #24]
 800b38a:	f003 0302 	and.w	r3, r3, #2
 800b38e:	2b02      	cmp	r3, #2
 800b390:	d103      	bne.n	800b39a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	2200      	movs	r2, #0
 800b398:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	699b      	ldr	r3, [r3, #24]
 800b3a0:	f003 0301 	and.w	r3, r3, #1
 800b3a4:	2b01      	cmp	r3, #1
 800b3a6:	d007      	beq.n	800b3b8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	699a      	ldr	r2, [r3, #24]
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	f042 0201 	orr.w	r2, r2, #1
 800b3b6:	619a      	str	r2, [r3, #24]
  }
}
 800b3b8:	bf00      	nop
 800b3ba:	370c      	adds	r7, #12
 800b3bc:	46bd      	mov	sp, r7
 800b3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c2:	4770      	bx	lr

0800b3c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800b3c4:	b580      	push	{r7, lr}
 800b3c6:	b084      	sub	sp, #16
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	60f8      	str	r0, [r7, #12]
 800b3cc:	60b9      	str	r1, [r7, #8]
 800b3ce:	603b      	str	r3, [r7, #0]
 800b3d0:	4613      	mov	r3, r2
 800b3d2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b3d4:	e03b      	b.n	800b44e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b3d6:	69ba      	ldr	r2, [r7, #24]
 800b3d8:	6839      	ldr	r1, [r7, #0]
 800b3da:	68f8      	ldr	r0, [r7, #12]
 800b3dc:	f000 f962 	bl	800b6a4 <I2C_IsErrorOccurred>
 800b3e0:	4603      	mov	r3, r0
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d001      	beq.n	800b3ea <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800b3e6:	2301      	movs	r3, #1
 800b3e8:	e041      	b.n	800b46e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b3ea:	683b      	ldr	r3, [r7, #0]
 800b3ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3f0:	d02d      	beq.n	800b44e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b3f2:	f7fe fa3d 	bl	8009870 <HAL_GetTick>
 800b3f6:	4602      	mov	r2, r0
 800b3f8:	69bb      	ldr	r3, [r7, #24]
 800b3fa:	1ad3      	subs	r3, r2, r3
 800b3fc:	683a      	ldr	r2, [r7, #0]
 800b3fe:	429a      	cmp	r2, r3
 800b400:	d302      	bcc.n	800b408 <I2C_WaitOnFlagUntilTimeout+0x44>
 800b402:	683b      	ldr	r3, [r7, #0]
 800b404:	2b00      	cmp	r3, #0
 800b406:	d122      	bne.n	800b44e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	699a      	ldr	r2, [r3, #24]
 800b40e:	68bb      	ldr	r3, [r7, #8]
 800b410:	4013      	ands	r3, r2
 800b412:	68ba      	ldr	r2, [r7, #8]
 800b414:	429a      	cmp	r2, r3
 800b416:	bf0c      	ite	eq
 800b418:	2301      	moveq	r3, #1
 800b41a:	2300      	movne	r3, #0
 800b41c:	b2db      	uxtb	r3, r3
 800b41e:	461a      	mov	r2, r3
 800b420:	79fb      	ldrb	r3, [r7, #7]
 800b422:	429a      	cmp	r2, r3
 800b424:	d113      	bne.n	800b44e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b42a:	f043 0220 	orr.w	r2, r3, #32
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	2220      	movs	r2, #32
 800b436:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	2200      	movs	r2, #0
 800b43e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	2200      	movs	r2, #0
 800b446:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800b44a:	2301      	movs	r3, #1
 800b44c:	e00f      	b.n	800b46e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	699a      	ldr	r2, [r3, #24]
 800b454:	68bb      	ldr	r3, [r7, #8]
 800b456:	4013      	ands	r3, r2
 800b458:	68ba      	ldr	r2, [r7, #8]
 800b45a:	429a      	cmp	r2, r3
 800b45c:	bf0c      	ite	eq
 800b45e:	2301      	moveq	r3, #1
 800b460:	2300      	movne	r3, #0
 800b462:	b2db      	uxtb	r3, r3
 800b464:	461a      	mov	r2, r3
 800b466:	79fb      	ldrb	r3, [r7, #7]
 800b468:	429a      	cmp	r2, r3
 800b46a:	d0b4      	beq.n	800b3d6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b46c:	2300      	movs	r3, #0
}
 800b46e:	4618      	mov	r0, r3
 800b470:	3710      	adds	r7, #16
 800b472:	46bd      	mov	sp, r7
 800b474:	bd80      	pop	{r7, pc}

0800b476 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b476:	b580      	push	{r7, lr}
 800b478:	b084      	sub	sp, #16
 800b47a:	af00      	add	r7, sp, #0
 800b47c:	60f8      	str	r0, [r7, #12]
 800b47e:	60b9      	str	r1, [r7, #8]
 800b480:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b482:	e033      	b.n	800b4ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b484:	687a      	ldr	r2, [r7, #4]
 800b486:	68b9      	ldr	r1, [r7, #8]
 800b488:	68f8      	ldr	r0, [r7, #12]
 800b48a:	f000 f90b 	bl	800b6a4 <I2C_IsErrorOccurred>
 800b48e:	4603      	mov	r3, r0
 800b490:	2b00      	cmp	r3, #0
 800b492:	d001      	beq.n	800b498 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b494:	2301      	movs	r3, #1
 800b496:	e031      	b.n	800b4fc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b498:	68bb      	ldr	r3, [r7, #8]
 800b49a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b49e:	d025      	beq.n	800b4ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b4a0:	f7fe f9e6 	bl	8009870 <HAL_GetTick>
 800b4a4:	4602      	mov	r2, r0
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	1ad3      	subs	r3, r2, r3
 800b4aa:	68ba      	ldr	r2, [r7, #8]
 800b4ac:	429a      	cmp	r2, r3
 800b4ae:	d302      	bcc.n	800b4b6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800b4b0:	68bb      	ldr	r3, [r7, #8]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d11a      	bne.n	800b4ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	699b      	ldr	r3, [r3, #24]
 800b4bc:	f003 0302 	and.w	r3, r3, #2
 800b4c0:	2b02      	cmp	r3, #2
 800b4c2:	d013      	beq.n	800b4ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4c8:	f043 0220 	orr.w	r2, r3, #32
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	2220      	movs	r2, #32
 800b4d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	2200      	movs	r2, #0
 800b4dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800b4e8:	2301      	movs	r3, #1
 800b4ea:	e007      	b.n	800b4fc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	699b      	ldr	r3, [r3, #24]
 800b4f2:	f003 0302 	and.w	r3, r3, #2
 800b4f6:	2b02      	cmp	r3, #2
 800b4f8:	d1c4      	bne.n	800b484 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800b4fa:	2300      	movs	r3, #0
}
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	3710      	adds	r7, #16
 800b500:	46bd      	mov	sp, r7
 800b502:	bd80      	pop	{r7, pc}

0800b504 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b504:	b580      	push	{r7, lr}
 800b506:	b084      	sub	sp, #16
 800b508:	af00      	add	r7, sp, #0
 800b50a:	60f8      	str	r0, [r7, #12]
 800b50c:	60b9      	str	r1, [r7, #8]
 800b50e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b510:	e02f      	b.n	800b572 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b512:	687a      	ldr	r2, [r7, #4]
 800b514:	68b9      	ldr	r1, [r7, #8]
 800b516:	68f8      	ldr	r0, [r7, #12]
 800b518:	f000 f8c4 	bl	800b6a4 <I2C_IsErrorOccurred>
 800b51c:	4603      	mov	r3, r0
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d001      	beq.n	800b526 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b522:	2301      	movs	r3, #1
 800b524:	e02d      	b.n	800b582 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b526:	f7fe f9a3 	bl	8009870 <HAL_GetTick>
 800b52a:	4602      	mov	r2, r0
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	1ad3      	subs	r3, r2, r3
 800b530:	68ba      	ldr	r2, [r7, #8]
 800b532:	429a      	cmp	r2, r3
 800b534:	d302      	bcc.n	800b53c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800b536:	68bb      	ldr	r3, [r7, #8]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d11a      	bne.n	800b572 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	699b      	ldr	r3, [r3, #24]
 800b542:	f003 0320 	and.w	r3, r3, #32
 800b546:	2b20      	cmp	r3, #32
 800b548:	d013      	beq.n	800b572 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b54e:	f043 0220 	orr.w	r2, r3, #32
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	2220      	movs	r2, #32
 800b55a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	2200      	movs	r2, #0
 800b562:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	2200      	movs	r2, #0
 800b56a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800b56e:	2301      	movs	r3, #1
 800b570:	e007      	b.n	800b582 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	699b      	ldr	r3, [r3, #24]
 800b578:	f003 0320 	and.w	r3, r3, #32
 800b57c:	2b20      	cmp	r3, #32
 800b57e:	d1c8      	bne.n	800b512 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b580:	2300      	movs	r3, #0
}
 800b582:	4618      	mov	r0, r3
 800b584:	3710      	adds	r7, #16
 800b586:	46bd      	mov	sp, r7
 800b588:	bd80      	pop	{r7, pc}
	...

0800b58c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b58c:	b580      	push	{r7, lr}
 800b58e:	b086      	sub	sp, #24
 800b590:	af00      	add	r7, sp, #0
 800b592:	60f8      	str	r0, [r7, #12]
 800b594:	60b9      	str	r1, [r7, #8]
 800b596:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b598:	2300      	movs	r3, #0
 800b59a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800b59c:	e071      	b.n	800b682 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b59e:	687a      	ldr	r2, [r7, #4]
 800b5a0:	68b9      	ldr	r1, [r7, #8]
 800b5a2:	68f8      	ldr	r0, [r7, #12]
 800b5a4:	f000 f87e 	bl	800b6a4 <I2C_IsErrorOccurred>
 800b5a8:	4603      	mov	r3, r0
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d001      	beq.n	800b5b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800b5ae:	2301      	movs	r3, #1
 800b5b0:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	699b      	ldr	r3, [r3, #24]
 800b5b8:	f003 0320 	and.w	r3, r3, #32
 800b5bc:	2b20      	cmp	r3, #32
 800b5be:	d13b      	bne.n	800b638 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800b5c0:	7dfb      	ldrb	r3, [r7, #23]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d138      	bne.n	800b638 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	699b      	ldr	r3, [r3, #24]
 800b5cc:	f003 0304 	and.w	r3, r3, #4
 800b5d0:	2b04      	cmp	r3, #4
 800b5d2:	d105      	bne.n	800b5e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d001      	beq.n	800b5e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800b5dc:	2300      	movs	r3, #0
 800b5de:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	699b      	ldr	r3, [r3, #24]
 800b5e6:	f003 0310 	and.w	r3, r3, #16
 800b5ea:	2b10      	cmp	r3, #16
 800b5ec:	d121      	bne.n	800b632 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	2210      	movs	r2, #16
 800b5f4:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	2204      	movs	r2, #4
 800b5fa:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	2220      	movs	r2, #32
 800b602:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	6859      	ldr	r1, [r3, #4]
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	681a      	ldr	r2, [r3, #0]
 800b60e:	4b24      	ldr	r3, [pc, #144]	@ (800b6a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800b610:	400b      	ands	r3, r1
 800b612:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	2220      	movs	r2, #32
 800b618:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	2200      	movs	r2, #0
 800b620:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	2200      	movs	r2, #0
 800b628:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800b62c:	2301      	movs	r3, #1
 800b62e:	75fb      	strb	r3, [r7, #23]
 800b630:	e002      	b.n	800b638 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	2200      	movs	r2, #0
 800b636:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800b638:	f7fe f91a 	bl	8009870 <HAL_GetTick>
 800b63c:	4602      	mov	r2, r0
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	1ad3      	subs	r3, r2, r3
 800b642:	68ba      	ldr	r2, [r7, #8]
 800b644:	429a      	cmp	r2, r3
 800b646:	d302      	bcc.n	800b64e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800b648:	68bb      	ldr	r3, [r7, #8]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d119      	bne.n	800b682 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800b64e:	7dfb      	ldrb	r3, [r7, #23]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d116      	bne.n	800b682 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	699b      	ldr	r3, [r3, #24]
 800b65a:	f003 0304 	and.w	r3, r3, #4
 800b65e:	2b04      	cmp	r3, #4
 800b660:	d00f      	beq.n	800b682 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b666:	f043 0220 	orr.w	r2, r3, #32
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	2220      	movs	r2, #32
 800b672:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	2200      	movs	r2, #0
 800b67a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800b67e:	2301      	movs	r3, #1
 800b680:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	699b      	ldr	r3, [r3, #24]
 800b688:	f003 0304 	and.w	r3, r3, #4
 800b68c:	2b04      	cmp	r3, #4
 800b68e:	d002      	beq.n	800b696 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800b690:	7dfb      	ldrb	r3, [r7, #23]
 800b692:	2b00      	cmp	r3, #0
 800b694:	d083      	beq.n	800b59e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800b696:	7dfb      	ldrb	r3, [r7, #23]
}
 800b698:	4618      	mov	r0, r3
 800b69a:	3718      	adds	r7, #24
 800b69c:	46bd      	mov	sp, r7
 800b69e:	bd80      	pop	{r7, pc}
 800b6a0:	fe00e800 	.word	0xfe00e800

0800b6a4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b6a4:	b580      	push	{r7, lr}
 800b6a6:	b08a      	sub	sp, #40	@ 0x28
 800b6a8:	af00      	add	r7, sp, #0
 800b6aa:	60f8      	str	r0, [r7, #12]
 800b6ac:	60b9      	str	r1, [r7, #8]
 800b6ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	699b      	ldr	r3, [r3, #24]
 800b6bc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800b6be:	2300      	movs	r3, #0
 800b6c0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800b6c6:	69bb      	ldr	r3, [r7, #24]
 800b6c8:	f003 0310 	and.w	r3, r3, #16
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d068      	beq.n	800b7a2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	2210      	movs	r2, #16
 800b6d6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b6d8:	e049      	b.n	800b76e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800b6da:	68bb      	ldr	r3, [r7, #8]
 800b6dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6e0:	d045      	beq.n	800b76e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800b6e2:	f7fe f8c5 	bl	8009870 <HAL_GetTick>
 800b6e6:	4602      	mov	r2, r0
 800b6e8:	69fb      	ldr	r3, [r7, #28]
 800b6ea:	1ad3      	subs	r3, r2, r3
 800b6ec:	68ba      	ldr	r2, [r7, #8]
 800b6ee:	429a      	cmp	r2, r3
 800b6f0:	d302      	bcc.n	800b6f8 <I2C_IsErrorOccurred+0x54>
 800b6f2:	68bb      	ldr	r3, [r7, #8]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d13a      	bne.n	800b76e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	685b      	ldr	r3, [r3, #4]
 800b6fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b702:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b70a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	699b      	ldr	r3, [r3, #24]
 800b712:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b716:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b71a:	d121      	bne.n	800b760 <I2C_IsErrorOccurred+0xbc>
 800b71c:	697b      	ldr	r3, [r7, #20]
 800b71e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b722:	d01d      	beq.n	800b760 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800b724:	7cfb      	ldrb	r3, [r7, #19]
 800b726:	2b20      	cmp	r3, #32
 800b728:	d01a      	beq.n	800b760 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	685a      	ldr	r2, [r3, #4]
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b738:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800b73a:	f7fe f899 	bl	8009870 <HAL_GetTick>
 800b73e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b740:	e00e      	b.n	800b760 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800b742:	f7fe f895 	bl	8009870 <HAL_GetTick>
 800b746:	4602      	mov	r2, r0
 800b748:	69fb      	ldr	r3, [r7, #28]
 800b74a:	1ad3      	subs	r3, r2, r3
 800b74c:	2b19      	cmp	r3, #25
 800b74e:	d907      	bls.n	800b760 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800b750:	6a3b      	ldr	r3, [r7, #32]
 800b752:	f043 0320 	orr.w	r3, r3, #32
 800b756:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800b758:	2301      	movs	r3, #1
 800b75a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800b75e:	e006      	b.n	800b76e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	699b      	ldr	r3, [r3, #24]
 800b766:	f003 0320 	and.w	r3, r3, #32
 800b76a:	2b20      	cmp	r3, #32
 800b76c:	d1e9      	bne.n	800b742 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	699b      	ldr	r3, [r3, #24]
 800b774:	f003 0320 	and.w	r3, r3, #32
 800b778:	2b20      	cmp	r3, #32
 800b77a:	d003      	beq.n	800b784 <I2C_IsErrorOccurred+0xe0>
 800b77c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b780:	2b00      	cmp	r3, #0
 800b782:	d0aa      	beq.n	800b6da <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800b784:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d103      	bne.n	800b794 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	2220      	movs	r2, #32
 800b792:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800b794:	6a3b      	ldr	r3, [r7, #32]
 800b796:	f043 0304 	orr.w	r3, r3, #4
 800b79a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800b79c:	2301      	movs	r3, #1
 800b79e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	699b      	ldr	r3, [r3, #24]
 800b7a8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800b7aa:	69bb      	ldr	r3, [r7, #24]
 800b7ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d00b      	beq.n	800b7cc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800b7b4:	6a3b      	ldr	r3, [r7, #32]
 800b7b6:	f043 0301 	orr.w	r3, r3, #1
 800b7ba:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b7c4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b7c6:	2301      	movs	r3, #1
 800b7c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800b7cc:	69bb      	ldr	r3, [r7, #24]
 800b7ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d00b      	beq.n	800b7ee <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800b7d6:	6a3b      	ldr	r3, [r7, #32]
 800b7d8:	f043 0308 	orr.w	r3, r3, #8
 800b7dc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b7e6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b7e8:	2301      	movs	r3, #1
 800b7ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800b7ee:	69bb      	ldr	r3, [r7, #24]
 800b7f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d00b      	beq.n	800b810 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800b7f8:	6a3b      	ldr	r3, [r7, #32]
 800b7fa:	f043 0302 	orr.w	r3, r3, #2
 800b7fe:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b808:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b80a:	2301      	movs	r3, #1
 800b80c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800b810:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b814:	2b00      	cmp	r3, #0
 800b816:	d01c      	beq.n	800b852 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b818:	68f8      	ldr	r0, [r7, #12]
 800b81a:	f7ff fdaf 	bl	800b37c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	6859      	ldr	r1, [r3, #4]
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	681a      	ldr	r2, [r3, #0]
 800b828:	4b0d      	ldr	r3, [pc, #52]	@ (800b860 <I2C_IsErrorOccurred+0x1bc>)
 800b82a:	400b      	ands	r3, r1
 800b82c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b832:	6a3b      	ldr	r3, [r7, #32]
 800b834:	431a      	orrs	r2, r3
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	2220      	movs	r2, #32
 800b83e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	2200      	movs	r2, #0
 800b846:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	2200      	movs	r2, #0
 800b84e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800b852:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b856:	4618      	mov	r0, r3
 800b858:	3728      	adds	r7, #40	@ 0x28
 800b85a:	46bd      	mov	sp, r7
 800b85c:	bd80      	pop	{r7, pc}
 800b85e:	bf00      	nop
 800b860:	fe00e800 	.word	0xfe00e800

0800b864 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800b864:	b480      	push	{r7}
 800b866:	b087      	sub	sp, #28
 800b868:	af00      	add	r7, sp, #0
 800b86a:	60f8      	str	r0, [r7, #12]
 800b86c:	607b      	str	r3, [r7, #4]
 800b86e:	460b      	mov	r3, r1
 800b870:	817b      	strh	r3, [r7, #10]
 800b872:	4613      	mov	r3, r2
 800b874:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b876:	897b      	ldrh	r3, [r7, #10]
 800b878:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b87c:	7a7b      	ldrb	r3, [r7, #9]
 800b87e:	041b      	lsls	r3, r3, #16
 800b880:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b884:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b88a:	6a3b      	ldr	r3, [r7, #32]
 800b88c:	4313      	orrs	r3, r2
 800b88e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b892:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	685a      	ldr	r2, [r3, #4]
 800b89a:	6a3b      	ldr	r3, [r7, #32]
 800b89c:	0d5b      	lsrs	r3, r3, #21
 800b89e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800b8a2:	4b08      	ldr	r3, [pc, #32]	@ (800b8c4 <I2C_TransferConfig+0x60>)
 800b8a4:	430b      	orrs	r3, r1
 800b8a6:	43db      	mvns	r3, r3
 800b8a8:	ea02 0103 	and.w	r1, r2, r3
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	697a      	ldr	r2, [r7, #20]
 800b8b2:	430a      	orrs	r2, r1
 800b8b4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800b8b6:	bf00      	nop
 800b8b8:	371c      	adds	r7, #28
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c0:	4770      	bx	lr
 800b8c2:	bf00      	nop
 800b8c4:	03ff63ff 	.word	0x03ff63ff

0800b8c8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800b8c8:	b480      	push	{r7}
 800b8ca:	b083      	sub	sp, #12
 800b8cc:	af00      	add	r7, sp, #0
 800b8ce:	6078      	str	r0, [r7, #4]
 800b8d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b8d8:	b2db      	uxtb	r3, r3
 800b8da:	2b20      	cmp	r3, #32
 800b8dc:	d138      	bne.n	800b950 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b8e4:	2b01      	cmp	r3, #1
 800b8e6:	d101      	bne.n	800b8ec <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800b8e8:	2302      	movs	r3, #2
 800b8ea:	e032      	b.n	800b952 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	2201      	movs	r2, #1
 800b8f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	2224      	movs	r2, #36	@ 0x24
 800b8f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	681a      	ldr	r2, [r3, #0]
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	f022 0201 	bic.w	r2, r2, #1
 800b90a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	681a      	ldr	r2, [r3, #0]
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b91a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	6819      	ldr	r1, [r3, #0]
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	683a      	ldr	r2, [r7, #0]
 800b928:	430a      	orrs	r2, r1
 800b92a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	681a      	ldr	r2, [r3, #0]
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	f042 0201 	orr.w	r2, r2, #1
 800b93a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	2220      	movs	r2, #32
 800b940:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	2200      	movs	r2, #0
 800b948:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b94c:	2300      	movs	r3, #0
 800b94e:	e000      	b.n	800b952 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b950:	2302      	movs	r3, #2
  }
}
 800b952:	4618      	mov	r0, r3
 800b954:	370c      	adds	r7, #12
 800b956:	46bd      	mov	sp, r7
 800b958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b95c:	4770      	bx	lr

0800b95e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800b95e:	b480      	push	{r7}
 800b960:	b085      	sub	sp, #20
 800b962:	af00      	add	r7, sp, #0
 800b964:	6078      	str	r0, [r7, #4]
 800b966:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b96e:	b2db      	uxtb	r3, r3
 800b970:	2b20      	cmp	r3, #32
 800b972:	d139      	bne.n	800b9e8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b97a:	2b01      	cmp	r3, #1
 800b97c:	d101      	bne.n	800b982 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800b97e:	2302      	movs	r3, #2
 800b980:	e033      	b.n	800b9ea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	2201      	movs	r2, #1
 800b986:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	2224      	movs	r2, #36	@ 0x24
 800b98e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	681a      	ldr	r2, [r3, #0]
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	f022 0201 	bic.w	r2, r2, #1
 800b9a0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800b9b0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800b9b2:	683b      	ldr	r3, [r7, #0]
 800b9b4:	021b      	lsls	r3, r3, #8
 800b9b6:	68fa      	ldr	r2, [r7, #12]
 800b9b8:	4313      	orrs	r3, r2
 800b9ba:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	68fa      	ldr	r2, [r7, #12]
 800b9c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	681a      	ldr	r2, [r3, #0]
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	f042 0201 	orr.w	r2, r2, #1
 800b9d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	2220      	movs	r2, #32
 800b9d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	2200      	movs	r2, #0
 800b9e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b9e4:	2300      	movs	r3, #0
 800b9e6:	e000      	b.n	800b9ea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800b9e8:	2302      	movs	r3, #2
  }
}
 800b9ea:	4618      	mov	r0, r3
 800b9ec:	3714      	adds	r7, #20
 800b9ee:	46bd      	mov	sp, r7
 800b9f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f4:	4770      	bx	lr
	...

0800b9f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b9f8:	b480      	push	{r7}
 800b9fa:	b085      	sub	sp, #20
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d141      	bne.n	800ba8a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800ba06:	4b4b      	ldr	r3, [pc, #300]	@ (800bb34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ba0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ba12:	d131      	bne.n	800ba78 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ba14:	4b47      	ldr	r3, [pc, #284]	@ (800bb34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ba1a:	4a46      	ldr	r2, [pc, #280]	@ (800bb34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ba20:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800ba24:	4b43      	ldr	r3, [pc, #268]	@ (800bb34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800ba2c:	4a41      	ldr	r2, [pc, #260]	@ (800bb34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800ba32:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800ba34:	4b40      	ldr	r3, [pc, #256]	@ (800bb38 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	2232      	movs	r2, #50	@ 0x32
 800ba3a:	fb02 f303 	mul.w	r3, r2, r3
 800ba3e:	4a3f      	ldr	r2, [pc, #252]	@ (800bb3c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800ba40:	fba2 2303 	umull	r2, r3, r2, r3
 800ba44:	0c9b      	lsrs	r3, r3, #18
 800ba46:	3301      	adds	r3, #1
 800ba48:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ba4a:	e002      	b.n	800ba52 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	3b01      	subs	r3, #1
 800ba50:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ba52:	4b38      	ldr	r3, [pc, #224]	@ (800bb34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba54:	695b      	ldr	r3, [r3, #20]
 800ba56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ba5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ba5e:	d102      	bne.n	800ba66 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d1f2      	bne.n	800ba4c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ba66:	4b33      	ldr	r3, [pc, #204]	@ (800bb34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba68:	695b      	ldr	r3, [r3, #20]
 800ba6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ba6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ba72:	d158      	bne.n	800bb26 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800ba74:	2303      	movs	r3, #3
 800ba76:	e057      	b.n	800bb28 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ba78:	4b2e      	ldr	r3, [pc, #184]	@ (800bb34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ba7e:	4a2d      	ldr	r2, [pc, #180]	@ (800bb34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ba84:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800ba88:	e04d      	b.n	800bb26 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ba90:	d141      	bne.n	800bb16 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800ba92:	4b28      	ldr	r3, [pc, #160]	@ (800bb34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ba9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ba9e:	d131      	bne.n	800bb04 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800baa0:	4b24      	ldr	r3, [pc, #144]	@ (800bb34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800baa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800baa6:	4a23      	ldr	r2, [pc, #140]	@ (800bb34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800baa8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800baac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800bab0:	4b20      	ldr	r3, [pc, #128]	@ (800bb34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800bab8:	4a1e      	ldr	r2, [pc, #120]	@ (800bb34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800baba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800babe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800bac0:	4b1d      	ldr	r3, [pc, #116]	@ (800bb38 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	2232      	movs	r2, #50	@ 0x32
 800bac6:	fb02 f303 	mul.w	r3, r2, r3
 800baca:	4a1c      	ldr	r2, [pc, #112]	@ (800bb3c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800bacc:	fba2 2303 	umull	r2, r3, r2, r3
 800bad0:	0c9b      	lsrs	r3, r3, #18
 800bad2:	3301      	adds	r3, #1
 800bad4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800bad6:	e002      	b.n	800bade <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	3b01      	subs	r3, #1
 800badc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800bade:	4b15      	ldr	r3, [pc, #84]	@ (800bb34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bae0:	695b      	ldr	r3, [r3, #20]
 800bae2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bae6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800baea:	d102      	bne.n	800baf2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d1f2      	bne.n	800bad8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800baf2:	4b10      	ldr	r3, [pc, #64]	@ (800bb34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800baf4:	695b      	ldr	r3, [r3, #20]
 800baf6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bafa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bafe:	d112      	bne.n	800bb26 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800bb00:	2303      	movs	r3, #3
 800bb02:	e011      	b.n	800bb28 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800bb04:	4b0b      	ldr	r3, [pc, #44]	@ (800bb34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bb06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bb0a:	4a0a      	ldr	r2, [pc, #40]	@ (800bb34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bb0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bb10:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800bb14:	e007      	b.n	800bb26 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800bb16:	4b07      	ldr	r3, [pc, #28]	@ (800bb34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800bb1e:	4a05      	ldr	r2, [pc, #20]	@ (800bb34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bb20:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800bb24:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800bb26:	2300      	movs	r3, #0
}
 800bb28:	4618      	mov	r0, r3
 800bb2a:	3714      	adds	r7, #20
 800bb2c:	46bd      	mov	sp, r7
 800bb2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb32:	4770      	bx	lr
 800bb34:	40007000 	.word	0x40007000
 800bb38:	20000004 	.word	0x20000004
 800bb3c:	431bde83 	.word	0x431bde83

0800bb40 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800bb40:	b480      	push	{r7}
 800bb42:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800bb44:	4b05      	ldr	r3, [pc, #20]	@ (800bb5c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800bb46:	689b      	ldr	r3, [r3, #8]
 800bb48:	4a04      	ldr	r2, [pc, #16]	@ (800bb5c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800bb4a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bb4e:	6093      	str	r3, [r2, #8]
}
 800bb50:	bf00      	nop
 800bb52:	46bd      	mov	sp, r7
 800bb54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb58:	4770      	bx	lr
 800bb5a:	bf00      	nop
 800bb5c:	40007000 	.word	0x40007000

0800bb60 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800bb60:	b580      	push	{r7, lr}
 800bb62:	b088      	sub	sp, #32
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d101      	bne.n	800bb72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800bb6e:	2301      	movs	r3, #1
 800bb70:	e2fe      	b.n	800c170 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	f003 0301 	and.w	r3, r3, #1
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d075      	beq.n	800bc6a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bb7e:	4b97      	ldr	r3, [pc, #604]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bb80:	689b      	ldr	r3, [r3, #8]
 800bb82:	f003 030c 	and.w	r3, r3, #12
 800bb86:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bb88:	4b94      	ldr	r3, [pc, #592]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bb8a:	68db      	ldr	r3, [r3, #12]
 800bb8c:	f003 0303 	and.w	r3, r3, #3
 800bb90:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800bb92:	69bb      	ldr	r3, [r7, #24]
 800bb94:	2b0c      	cmp	r3, #12
 800bb96:	d102      	bne.n	800bb9e <HAL_RCC_OscConfig+0x3e>
 800bb98:	697b      	ldr	r3, [r7, #20]
 800bb9a:	2b03      	cmp	r3, #3
 800bb9c:	d002      	beq.n	800bba4 <HAL_RCC_OscConfig+0x44>
 800bb9e:	69bb      	ldr	r3, [r7, #24]
 800bba0:	2b08      	cmp	r3, #8
 800bba2:	d10b      	bne.n	800bbbc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bba4:	4b8d      	ldr	r3, [pc, #564]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d05b      	beq.n	800bc68 <HAL_RCC_OscConfig+0x108>
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	685b      	ldr	r3, [r3, #4]
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d157      	bne.n	800bc68 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800bbb8:	2301      	movs	r3, #1
 800bbba:	e2d9      	b.n	800c170 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	685b      	ldr	r3, [r3, #4]
 800bbc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bbc4:	d106      	bne.n	800bbd4 <HAL_RCC_OscConfig+0x74>
 800bbc6:	4b85      	ldr	r3, [pc, #532]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	4a84      	ldr	r2, [pc, #528]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bbcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bbd0:	6013      	str	r3, [r2, #0]
 800bbd2:	e01d      	b.n	800bc10 <HAL_RCC_OscConfig+0xb0>
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	685b      	ldr	r3, [r3, #4]
 800bbd8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800bbdc:	d10c      	bne.n	800bbf8 <HAL_RCC_OscConfig+0x98>
 800bbde:	4b7f      	ldr	r3, [pc, #508]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	4a7e      	ldr	r2, [pc, #504]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bbe4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800bbe8:	6013      	str	r3, [r2, #0]
 800bbea:	4b7c      	ldr	r3, [pc, #496]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bbec:	681b      	ldr	r3, [r3, #0]
 800bbee:	4a7b      	ldr	r2, [pc, #492]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bbf0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bbf4:	6013      	str	r3, [r2, #0]
 800bbf6:	e00b      	b.n	800bc10 <HAL_RCC_OscConfig+0xb0>
 800bbf8:	4b78      	ldr	r3, [pc, #480]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	4a77      	ldr	r2, [pc, #476]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bbfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bc02:	6013      	str	r3, [r2, #0]
 800bc04:	4b75      	ldr	r3, [pc, #468]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	4a74      	ldr	r2, [pc, #464]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bc0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bc0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	685b      	ldr	r3, [r3, #4]
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d013      	beq.n	800bc40 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bc18:	f7fd fe2a 	bl	8009870 <HAL_GetTick>
 800bc1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bc1e:	e008      	b.n	800bc32 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bc20:	f7fd fe26 	bl	8009870 <HAL_GetTick>
 800bc24:	4602      	mov	r2, r0
 800bc26:	693b      	ldr	r3, [r7, #16]
 800bc28:	1ad3      	subs	r3, r2, r3
 800bc2a:	2b64      	cmp	r3, #100	@ 0x64
 800bc2c:	d901      	bls.n	800bc32 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800bc2e:	2303      	movs	r3, #3
 800bc30:	e29e      	b.n	800c170 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bc32:	4b6a      	ldr	r3, [pc, #424]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d0f0      	beq.n	800bc20 <HAL_RCC_OscConfig+0xc0>
 800bc3e:	e014      	b.n	800bc6a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bc40:	f7fd fe16 	bl	8009870 <HAL_GetTick>
 800bc44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800bc46:	e008      	b.n	800bc5a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bc48:	f7fd fe12 	bl	8009870 <HAL_GetTick>
 800bc4c:	4602      	mov	r2, r0
 800bc4e:	693b      	ldr	r3, [r7, #16]
 800bc50:	1ad3      	subs	r3, r2, r3
 800bc52:	2b64      	cmp	r3, #100	@ 0x64
 800bc54:	d901      	bls.n	800bc5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800bc56:	2303      	movs	r3, #3
 800bc58:	e28a      	b.n	800c170 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800bc5a:	4b60      	ldr	r3, [pc, #384]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d1f0      	bne.n	800bc48 <HAL_RCC_OscConfig+0xe8>
 800bc66:	e000      	b.n	800bc6a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bc68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	f003 0302 	and.w	r3, r3, #2
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d075      	beq.n	800bd62 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bc76:	4b59      	ldr	r3, [pc, #356]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bc78:	689b      	ldr	r3, [r3, #8]
 800bc7a:	f003 030c 	and.w	r3, r3, #12
 800bc7e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bc80:	4b56      	ldr	r3, [pc, #344]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bc82:	68db      	ldr	r3, [r3, #12]
 800bc84:	f003 0303 	and.w	r3, r3, #3
 800bc88:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800bc8a:	69bb      	ldr	r3, [r7, #24]
 800bc8c:	2b0c      	cmp	r3, #12
 800bc8e:	d102      	bne.n	800bc96 <HAL_RCC_OscConfig+0x136>
 800bc90:	697b      	ldr	r3, [r7, #20]
 800bc92:	2b02      	cmp	r3, #2
 800bc94:	d002      	beq.n	800bc9c <HAL_RCC_OscConfig+0x13c>
 800bc96:	69bb      	ldr	r3, [r7, #24]
 800bc98:	2b04      	cmp	r3, #4
 800bc9a:	d11f      	bne.n	800bcdc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bc9c:	4b4f      	ldr	r3, [pc, #316]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d005      	beq.n	800bcb4 <HAL_RCC_OscConfig+0x154>
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	68db      	ldr	r3, [r3, #12]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d101      	bne.n	800bcb4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800bcb0:	2301      	movs	r3, #1
 800bcb2:	e25d      	b.n	800c170 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bcb4:	4b49      	ldr	r3, [pc, #292]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bcb6:	685b      	ldr	r3, [r3, #4]
 800bcb8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	691b      	ldr	r3, [r3, #16]
 800bcc0:	061b      	lsls	r3, r3, #24
 800bcc2:	4946      	ldr	r1, [pc, #280]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bcc4:	4313      	orrs	r3, r2
 800bcc6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800bcc8:	4b45      	ldr	r3, [pc, #276]	@ (800bde0 <HAL_RCC_OscConfig+0x280>)
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	4618      	mov	r0, r3
 800bcce:	f7fc ffbd 	bl	8008c4c <HAL_InitTick>
 800bcd2:	4603      	mov	r3, r0
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d043      	beq.n	800bd60 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800bcd8:	2301      	movs	r3, #1
 800bcda:	e249      	b.n	800c170 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	68db      	ldr	r3, [r3, #12]
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d023      	beq.n	800bd2c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800bce4:	4b3d      	ldr	r3, [pc, #244]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	4a3c      	ldr	r2, [pc, #240]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bcea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bcee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bcf0:	f7fd fdbe 	bl	8009870 <HAL_GetTick>
 800bcf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bcf6:	e008      	b.n	800bd0a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bcf8:	f7fd fdba 	bl	8009870 <HAL_GetTick>
 800bcfc:	4602      	mov	r2, r0
 800bcfe:	693b      	ldr	r3, [r7, #16]
 800bd00:	1ad3      	subs	r3, r2, r3
 800bd02:	2b02      	cmp	r3, #2
 800bd04:	d901      	bls.n	800bd0a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800bd06:	2303      	movs	r3, #3
 800bd08:	e232      	b.n	800c170 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bd0a:	4b34      	ldr	r3, [pc, #208]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d0f0      	beq.n	800bcf8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bd16:	4b31      	ldr	r3, [pc, #196]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bd18:	685b      	ldr	r3, [r3, #4]
 800bd1a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	691b      	ldr	r3, [r3, #16]
 800bd22:	061b      	lsls	r3, r3, #24
 800bd24:	492d      	ldr	r1, [pc, #180]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bd26:	4313      	orrs	r3, r2
 800bd28:	604b      	str	r3, [r1, #4]
 800bd2a:	e01a      	b.n	800bd62 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800bd2c:	4b2b      	ldr	r3, [pc, #172]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	4a2a      	ldr	r2, [pc, #168]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bd32:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bd36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd38:	f7fd fd9a 	bl	8009870 <HAL_GetTick>
 800bd3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800bd3e:	e008      	b.n	800bd52 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bd40:	f7fd fd96 	bl	8009870 <HAL_GetTick>
 800bd44:	4602      	mov	r2, r0
 800bd46:	693b      	ldr	r3, [r7, #16]
 800bd48:	1ad3      	subs	r3, r2, r3
 800bd4a:	2b02      	cmp	r3, #2
 800bd4c:	d901      	bls.n	800bd52 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800bd4e:	2303      	movs	r3, #3
 800bd50:	e20e      	b.n	800c170 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800bd52:	4b22      	ldr	r3, [pc, #136]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d1f0      	bne.n	800bd40 <HAL_RCC_OscConfig+0x1e0>
 800bd5e:	e000      	b.n	800bd62 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bd60:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	f003 0308 	and.w	r3, r3, #8
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d041      	beq.n	800bdf2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	695b      	ldr	r3, [r3, #20]
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d01c      	beq.n	800bdb0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800bd76:	4b19      	ldr	r3, [pc, #100]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bd78:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bd7c:	4a17      	ldr	r2, [pc, #92]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bd7e:	f043 0301 	orr.w	r3, r3, #1
 800bd82:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bd86:	f7fd fd73 	bl	8009870 <HAL_GetTick>
 800bd8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800bd8c:	e008      	b.n	800bda0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bd8e:	f7fd fd6f 	bl	8009870 <HAL_GetTick>
 800bd92:	4602      	mov	r2, r0
 800bd94:	693b      	ldr	r3, [r7, #16]
 800bd96:	1ad3      	subs	r3, r2, r3
 800bd98:	2b02      	cmp	r3, #2
 800bd9a:	d901      	bls.n	800bda0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800bd9c:	2303      	movs	r3, #3
 800bd9e:	e1e7      	b.n	800c170 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800bda0:	4b0e      	ldr	r3, [pc, #56]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bda2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bda6:	f003 0302 	and.w	r3, r3, #2
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d0ef      	beq.n	800bd8e <HAL_RCC_OscConfig+0x22e>
 800bdae:	e020      	b.n	800bdf2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800bdb0:	4b0a      	ldr	r3, [pc, #40]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bdb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bdb6:	4a09      	ldr	r2, [pc, #36]	@ (800bddc <HAL_RCC_OscConfig+0x27c>)
 800bdb8:	f023 0301 	bic.w	r3, r3, #1
 800bdbc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bdc0:	f7fd fd56 	bl	8009870 <HAL_GetTick>
 800bdc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800bdc6:	e00d      	b.n	800bde4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bdc8:	f7fd fd52 	bl	8009870 <HAL_GetTick>
 800bdcc:	4602      	mov	r2, r0
 800bdce:	693b      	ldr	r3, [r7, #16]
 800bdd0:	1ad3      	subs	r3, r2, r3
 800bdd2:	2b02      	cmp	r3, #2
 800bdd4:	d906      	bls.n	800bde4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800bdd6:	2303      	movs	r3, #3
 800bdd8:	e1ca      	b.n	800c170 <HAL_RCC_OscConfig+0x610>
 800bdda:	bf00      	nop
 800bddc:	40021000 	.word	0x40021000
 800bde0:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800bde4:	4b8c      	ldr	r3, [pc, #560]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800bde6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bdea:	f003 0302 	and.w	r3, r3, #2
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d1ea      	bne.n	800bdc8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	f003 0304 	and.w	r3, r3, #4
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	f000 80a6 	beq.w	800bf4c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800be00:	2300      	movs	r3, #0
 800be02:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800be04:	4b84      	ldr	r3, [pc, #528]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800be06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d101      	bne.n	800be14 <HAL_RCC_OscConfig+0x2b4>
 800be10:	2301      	movs	r3, #1
 800be12:	e000      	b.n	800be16 <HAL_RCC_OscConfig+0x2b6>
 800be14:	2300      	movs	r3, #0
 800be16:	2b00      	cmp	r3, #0
 800be18:	d00d      	beq.n	800be36 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800be1a:	4b7f      	ldr	r3, [pc, #508]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800be1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be1e:	4a7e      	ldr	r2, [pc, #504]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800be20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800be24:	6593      	str	r3, [r2, #88]	@ 0x58
 800be26:	4b7c      	ldr	r3, [pc, #496]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800be28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800be2e:	60fb      	str	r3, [r7, #12]
 800be30:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800be32:	2301      	movs	r3, #1
 800be34:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800be36:	4b79      	ldr	r3, [pc, #484]	@ (800c01c <HAL_RCC_OscConfig+0x4bc>)
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d118      	bne.n	800be74 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800be42:	4b76      	ldr	r3, [pc, #472]	@ (800c01c <HAL_RCC_OscConfig+0x4bc>)
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	4a75      	ldr	r2, [pc, #468]	@ (800c01c <HAL_RCC_OscConfig+0x4bc>)
 800be48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800be4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800be4e:	f7fd fd0f 	bl	8009870 <HAL_GetTick>
 800be52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800be54:	e008      	b.n	800be68 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800be56:	f7fd fd0b 	bl	8009870 <HAL_GetTick>
 800be5a:	4602      	mov	r2, r0
 800be5c:	693b      	ldr	r3, [r7, #16]
 800be5e:	1ad3      	subs	r3, r2, r3
 800be60:	2b02      	cmp	r3, #2
 800be62:	d901      	bls.n	800be68 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800be64:	2303      	movs	r3, #3
 800be66:	e183      	b.n	800c170 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800be68:	4b6c      	ldr	r3, [pc, #432]	@ (800c01c <HAL_RCC_OscConfig+0x4bc>)
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800be70:	2b00      	cmp	r3, #0
 800be72:	d0f0      	beq.n	800be56 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	689b      	ldr	r3, [r3, #8]
 800be78:	2b01      	cmp	r3, #1
 800be7a:	d108      	bne.n	800be8e <HAL_RCC_OscConfig+0x32e>
 800be7c:	4b66      	ldr	r3, [pc, #408]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800be7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be82:	4a65      	ldr	r2, [pc, #404]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800be84:	f043 0301 	orr.w	r3, r3, #1
 800be88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800be8c:	e024      	b.n	800bed8 <HAL_RCC_OscConfig+0x378>
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	689b      	ldr	r3, [r3, #8]
 800be92:	2b05      	cmp	r3, #5
 800be94:	d110      	bne.n	800beb8 <HAL_RCC_OscConfig+0x358>
 800be96:	4b60      	ldr	r3, [pc, #384]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800be98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be9c:	4a5e      	ldr	r2, [pc, #376]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800be9e:	f043 0304 	orr.w	r3, r3, #4
 800bea2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800bea6:	4b5c      	ldr	r3, [pc, #368]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800bea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800beac:	4a5a      	ldr	r2, [pc, #360]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800beae:	f043 0301 	orr.w	r3, r3, #1
 800beb2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800beb6:	e00f      	b.n	800bed8 <HAL_RCC_OscConfig+0x378>
 800beb8:	4b57      	ldr	r3, [pc, #348]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800beba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bebe:	4a56      	ldr	r2, [pc, #344]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800bec0:	f023 0301 	bic.w	r3, r3, #1
 800bec4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800bec8:	4b53      	ldr	r3, [pc, #332]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800beca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bece:	4a52      	ldr	r2, [pc, #328]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800bed0:	f023 0304 	bic.w	r3, r3, #4
 800bed4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	689b      	ldr	r3, [r3, #8]
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d016      	beq.n	800bf0e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bee0:	f7fd fcc6 	bl	8009870 <HAL_GetTick>
 800bee4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bee6:	e00a      	b.n	800befe <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bee8:	f7fd fcc2 	bl	8009870 <HAL_GetTick>
 800beec:	4602      	mov	r2, r0
 800beee:	693b      	ldr	r3, [r7, #16]
 800bef0:	1ad3      	subs	r3, r2, r3
 800bef2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bef6:	4293      	cmp	r3, r2
 800bef8:	d901      	bls.n	800befe <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800befa:	2303      	movs	r3, #3
 800befc:	e138      	b.n	800c170 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800befe:	4b46      	ldr	r3, [pc, #280]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800bf00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf04:	f003 0302 	and.w	r3, r3, #2
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d0ed      	beq.n	800bee8 <HAL_RCC_OscConfig+0x388>
 800bf0c:	e015      	b.n	800bf3a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bf0e:	f7fd fcaf 	bl	8009870 <HAL_GetTick>
 800bf12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bf14:	e00a      	b.n	800bf2c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bf16:	f7fd fcab 	bl	8009870 <HAL_GetTick>
 800bf1a:	4602      	mov	r2, r0
 800bf1c:	693b      	ldr	r3, [r7, #16]
 800bf1e:	1ad3      	subs	r3, r2, r3
 800bf20:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bf24:	4293      	cmp	r3, r2
 800bf26:	d901      	bls.n	800bf2c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800bf28:	2303      	movs	r3, #3
 800bf2a:	e121      	b.n	800c170 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bf2c:	4b3a      	ldr	r3, [pc, #232]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800bf2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf32:	f003 0302 	and.w	r3, r3, #2
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d1ed      	bne.n	800bf16 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800bf3a:	7ffb      	ldrb	r3, [r7, #31]
 800bf3c:	2b01      	cmp	r3, #1
 800bf3e:	d105      	bne.n	800bf4c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bf40:	4b35      	ldr	r3, [pc, #212]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800bf42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf44:	4a34      	ldr	r2, [pc, #208]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800bf46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bf4a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	f003 0320 	and.w	r3, r3, #32
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d03c      	beq.n	800bfd2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	699b      	ldr	r3, [r3, #24]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d01c      	beq.n	800bf9a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800bf60:	4b2d      	ldr	r3, [pc, #180]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800bf62:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bf66:	4a2c      	ldr	r2, [pc, #176]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800bf68:	f043 0301 	orr.w	r3, r3, #1
 800bf6c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bf70:	f7fd fc7e 	bl	8009870 <HAL_GetTick>
 800bf74:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800bf76:	e008      	b.n	800bf8a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bf78:	f7fd fc7a 	bl	8009870 <HAL_GetTick>
 800bf7c:	4602      	mov	r2, r0
 800bf7e:	693b      	ldr	r3, [r7, #16]
 800bf80:	1ad3      	subs	r3, r2, r3
 800bf82:	2b02      	cmp	r3, #2
 800bf84:	d901      	bls.n	800bf8a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800bf86:	2303      	movs	r3, #3
 800bf88:	e0f2      	b.n	800c170 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800bf8a:	4b23      	ldr	r3, [pc, #140]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800bf8c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bf90:	f003 0302 	and.w	r3, r3, #2
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d0ef      	beq.n	800bf78 <HAL_RCC_OscConfig+0x418>
 800bf98:	e01b      	b.n	800bfd2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800bf9a:	4b1f      	ldr	r3, [pc, #124]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800bf9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bfa0:	4a1d      	ldr	r2, [pc, #116]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800bfa2:	f023 0301 	bic.w	r3, r3, #1
 800bfa6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bfaa:	f7fd fc61 	bl	8009870 <HAL_GetTick>
 800bfae:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800bfb0:	e008      	b.n	800bfc4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bfb2:	f7fd fc5d 	bl	8009870 <HAL_GetTick>
 800bfb6:	4602      	mov	r2, r0
 800bfb8:	693b      	ldr	r3, [r7, #16]
 800bfba:	1ad3      	subs	r3, r2, r3
 800bfbc:	2b02      	cmp	r3, #2
 800bfbe:	d901      	bls.n	800bfc4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800bfc0:	2303      	movs	r3, #3
 800bfc2:	e0d5      	b.n	800c170 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800bfc4:	4b14      	ldr	r3, [pc, #80]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800bfc6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bfca:	f003 0302 	and.w	r3, r3, #2
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d1ef      	bne.n	800bfb2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	69db      	ldr	r3, [r3, #28]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	f000 80c9 	beq.w	800c16e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800bfdc:	4b0e      	ldr	r3, [pc, #56]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800bfde:	689b      	ldr	r3, [r3, #8]
 800bfe0:	f003 030c 	and.w	r3, r3, #12
 800bfe4:	2b0c      	cmp	r3, #12
 800bfe6:	f000 8083 	beq.w	800c0f0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	69db      	ldr	r3, [r3, #28]
 800bfee:	2b02      	cmp	r3, #2
 800bff0:	d15e      	bne.n	800c0b0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bff2:	4b09      	ldr	r3, [pc, #36]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	4a08      	ldr	r2, [pc, #32]	@ (800c018 <HAL_RCC_OscConfig+0x4b8>)
 800bff8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bffc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bffe:	f7fd fc37 	bl	8009870 <HAL_GetTick>
 800c002:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c004:	e00c      	b.n	800c020 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c006:	f7fd fc33 	bl	8009870 <HAL_GetTick>
 800c00a:	4602      	mov	r2, r0
 800c00c:	693b      	ldr	r3, [r7, #16]
 800c00e:	1ad3      	subs	r3, r2, r3
 800c010:	2b02      	cmp	r3, #2
 800c012:	d905      	bls.n	800c020 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800c014:	2303      	movs	r3, #3
 800c016:	e0ab      	b.n	800c170 <HAL_RCC_OscConfig+0x610>
 800c018:	40021000 	.word	0x40021000
 800c01c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c020:	4b55      	ldr	r3, [pc, #340]	@ (800c178 <HAL_RCC_OscConfig+0x618>)
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d1ec      	bne.n	800c006 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800c02c:	4b52      	ldr	r3, [pc, #328]	@ (800c178 <HAL_RCC_OscConfig+0x618>)
 800c02e:	68da      	ldr	r2, [r3, #12]
 800c030:	4b52      	ldr	r3, [pc, #328]	@ (800c17c <HAL_RCC_OscConfig+0x61c>)
 800c032:	4013      	ands	r3, r2
 800c034:	687a      	ldr	r2, [r7, #4]
 800c036:	6a11      	ldr	r1, [r2, #32]
 800c038:	687a      	ldr	r2, [r7, #4]
 800c03a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800c03c:	3a01      	subs	r2, #1
 800c03e:	0112      	lsls	r2, r2, #4
 800c040:	4311      	orrs	r1, r2
 800c042:	687a      	ldr	r2, [r7, #4]
 800c044:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800c046:	0212      	lsls	r2, r2, #8
 800c048:	4311      	orrs	r1, r2
 800c04a:	687a      	ldr	r2, [r7, #4]
 800c04c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800c04e:	0852      	lsrs	r2, r2, #1
 800c050:	3a01      	subs	r2, #1
 800c052:	0552      	lsls	r2, r2, #21
 800c054:	4311      	orrs	r1, r2
 800c056:	687a      	ldr	r2, [r7, #4]
 800c058:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800c05a:	0852      	lsrs	r2, r2, #1
 800c05c:	3a01      	subs	r2, #1
 800c05e:	0652      	lsls	r2, r2, #25
 800c060:	4311      	orrs	r1, r2
 800c062:	687a      	ldr	r2, [r7, #4]
 800c064:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800c066:	06d2      	lsls	r2, r2, #27
 800c068:	430a      	orrs	r2, r1
 800c06a:	4943      	ldr	r1, [pc, #268]	@ (800c178 <HAL_RCC_OscConfig+0x618>)
 800c06c:	4313      	orrs	r3, r2
 800c06e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c070:	4b41      	ldr	r3, [pc, #260]	@ (800c178 <HAL_RCC_OscConfig+0x618>)
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	4a40      	ldr	r2, [pc, #256]	@ (800c178 <HAL_RCC_OscConfig+0x618>)
 800c076:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c07a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800c07c:	4b3e      	ldr	r3, [pc, #248]	@ (800c178 <HAL_RCC_OscConfig+0x618>)
 800c07e:	68db      	ldr	r3, [r3, #12]
 800c080:	4a3d      	ldr	r2, [pc, #244]	@ (800c178 <HAL_RCC_OscConfig+0x618>)
 800c082:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c086:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c088:	f7fd fbf2 	bl	8009870 <HAL_GetTick>
 800c08c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c08e:	e008      	b.n	800c0a2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c090:	f7fd fbee 	bl	8009870 <HAL_GetTick>
 800c094:	4602      	mov	r2, r0
 800c096:	693b      	ldr	r3, [r7, #16]
 800c098:	1ad3      	subs	r3, r2, r3
 800c09a:	2b02      	cmp	r3, #2
 800c09c:	d901      	bls.n	800c0a2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800c09e:	2303      	movs	r3, #3
 800c0a0:	e066      	b.n	800c170 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c0a2:	4b35      	ldr	r3, [pc, #212]	@ (800c178 <HAL_RCC_OscConfig+0x618>)
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d0f0      	beq.n	800c090 <HAL_RCC_OscConfig+0x530>
 800c0ae:	e05e      	b.n	800c16e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c0b0:	4b31      	ldr	r3, [pc, #196]	@ (800c178 <HAL_RCC_OscConfig+0x618>)
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	4a30      	ldr	r2, [pc, #192]	@ (800c178 <HAL_RCC_OscConfig+0x618>)
 800c0b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c0ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c0bc:	f7fd fbd8 	bl	8009870 <HAL_GetTick>
 800c0c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c0c2:	e008      	b.n	800c0d6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c0c4:	f7fd fbd4 	bl	8009870 <HAL_GetTick>
 800c0c8:	4602      	mov	r2, r0
 800c0ca:	693b      	ldr	r3, [r7, #16]
 800c0cc:	1ad3      	subs	r3, r2, r3
 800c0ce:	2b02      	cmp	r3, #2
 800c0d0:	d901      	bls.n	800c0d6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800c0d2:	2303      	movs	r3, #3
 800c0d4:	e04c      	b.n	800c170 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c0d6:	4b28      	ldr	r3, [pc, #160]	@ (800c178 <HAL_RCC_OscConfig+0x618>)
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d1f0      	bne.n	800c0c4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800c0e2:	4b25      	ldr	r3, [pc, #148]	@ (800c178 <HAL_RCC_OscConfig+0x618>)
 800c0e4:	68da      	ldr	r2, [r3, #12]
 800c0e6:	4924      	ldr	r1, [pc, #144]	@ (800c178 <HAL_RCC_OscConfig+0x618>)
 800c0e8:	4b25      	ldr	r3, [pc, #148]	@ (800c180 <HAL_RCC_OscConfig+0x620>)
 800c0ea:	4013      	ands	r3, r2
 800c0ec:	60cb      	str	r3, [r1, #12]
 800c0ee:	e03e      	b.n	800c16e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	69db      	ldr	r3, [r3, #28]
 800c0f4:	2b01      	cmp	r3, #1
 800c0f6:	d101      	bne.n	800c0fc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800c0f8:	2301      	movs	r3, #1
 800c0fa:	e039      	b.n	800c170 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800c0fc:	4b1e      	ldr	r3, [pc, #120]	@ (800c178 <HAL_RCC_OscConfig+0x618>)
 800c0fe:	68db      	ldr	r3, [r3, #12]
 800c100:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c102:	697b      	ldr	r3, [r7, #20]
 800c104:	f003 0203 	and.w	r2, r3, #3
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	6a1b      	ldr	r3, [r3, #32]
 800c10c:	429a      	cmp	r2, r3
 800c10e:	d12c      	bne.n	800c16a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800c110:	697b      	ldr	r3, [r7, #20]
 800c112:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c11a:	3b01      	subs	r3, #1
 800c11c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c11e:	429a      	cmp	r2, r3
 800c120:	d123      	bne.n	800c16a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800c122:	697b      	ldr	r3, [r7, #20]
 800c124:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c12c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800c12e:	429a      	cmp	r2, r3
 800c130:	d11b      	bne.n	800c16a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800c132:	697b      	ldr	r3, [r7, #20]
 800c134:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c13c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800c13e:	429a      	cmp	r2, r3
 800c140:	d113      	bne.n	800c16a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c142:	697b      	ldr	r3, [r7, #20]
 800c144:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c14c:	085b      	lsrs	r3, r3, #1
 800c14e:	3b01      	subs	r3, #1
 800c150:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800c152:	429a      	cmp	r2, r3
 800c154:	d109      	bne.n	800c16a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800c156:	697b      	ldr	r3, [r7, #20]
 800c158:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c160:	085b      	lsrs	r3, r3, #1
 800c162:	3b01      	subs	r3, #1
 800c164:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c166:	429a      	cmp	r2, r3
 800c168:	d001      	beq.n	800c16e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800c16a:	2301      	movs	r3, #1
 800c16c:	e000      	b.n	800c170 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800c16e:	2300      	movs	r3, #0
}
 800c170:	4618      	mov	r0, r3
 800c172:	3720      	adds	r7, #32
 800c174:	46bd      	mov	sp, r7
 800c176:	bd80      	pop	{r7, pc}
 800c178:	40021000 	.word	0x40021000
 800c17c:	019f800c 	.word	0x019f800c
 800c180:	feeefffc 	.word	0xfeeefffc

0800c184 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c184:	b580      	push	{r7, lr}
 800c186:	b086      	sub	sp, #24
 800c188:	af00      	add	r7, sp, #0
 800c18a:	6078      	str	r0, [r7, #4]
 800c18c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800c18e:	2300      	movs	r3, #0
 800c190:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	2b00      	cmp	r3, #0
 800c196:	d101      	bne.n	800c19c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800c198:	2301      	movs	r3, #1
 800c19a:	e11e      	b.n	800c3da <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c19c:	4b91      	ldr	r3, [pc, #580]	@ (800c3e4 <HAL_RCC_ClockConfig+0x260>)
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	f003 030f 	and.w	r3, r3, #15
 800c1a4:	683a      	ldr	r2, [r7, #0]
 800c1a6:	429a      	cmp	r2, r3
 800c1a8:	d910      	bls.n	800c1cc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c1aa:	4b8e      	ldr	r3, [pc, #568]	@ (800c3e4 <HAL_RCC_ClockConfig+0x260>)
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	f023 020f 	bic.w	r2, r3, #15
 800c1b2:	498c      	ldr	r1, [pc, #560]	@ (800c3e4 <HAL_RCC_ClockConfig+0x260>)
 800c1b4:	683b      	ldr	r3, [r7, #0]
 800c1b6:	4313      	orrs	r3, r2
 800c1b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c1ba:	4b8a      	ldr	r3, [pc, #552]	@ (800c3e4 <HAL_RCC_ClockConfig+0x260>)
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	f003 030f 	and.w	r3, r3, #15
 800c1c2:	683a      	ldr	r2, [r7, #0]
 800c1c4:	429a      	cmp	r2, r3
 800c1c6:	d001      	beq.n	800c1cc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800c1c8:	2301      	movs	r3, #1
 800c1ca:	e106      	b.n	800c3da <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	f003 0301 	and.w	r3, r3, #1
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d073      	beq.n	800c2c0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	685b      	ldr	r3, [r3, #4]
 800c1dc:	2b03      	cmp	r3, #3
 800c1de:	d129      	bne.n	800c234 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c1e0:	4b81      	ldr	r3, [pc, #516]	@ (800c3e8 <HAL_RCC_ClockConfig+0x264>)
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d101      	bne.n	800c1f0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800c1ec:	2301      	movs	r3, #1
 800c1ee:	e0f4      	b.n	800c3da <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800c1f0:	f000 f9d0 	bl	800c594 <RCC_GetSysClockFreqFromPLLSource>
 800c1f4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800c1f6:	693b      	ldr	r3, [r7, #16]
 800c1f8:	4a7c      	ldr	r2, [pc, #496]	@ (800c3ec <HAL_RCC_ClockConfig+0x268>)
 800c1fa:	4293      	cmp	r3, r2
 800c1fc:	d93f      	bls.n	800c27e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800c1fe:	4b7a      	ldr	r3, [pc, #488]	@ (800c3e8 <HAL_RCC_ClockConfig+0x264>)
 800c200:	689b      	ldr	r3, [r3, #8]
 800c202:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c206:	2b00      	cmp	r3, #0
 800c208:	d009      	beq.n	800c21e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800c212:	2b00      	cmp	r3, #0
 800c214:	d033      	beq.n	800c27e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d12f      	bne.n	800c27e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800c21e:	4b72      	ldr	r3, [pc, #456]	@ (800c3e8 <HAL_RCC_ClockConfig+0x264>)
 800c220:	689b      	ldr	r3, [r3, #8]
 800c222:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c226:	4a70      	ldr	r2, [pc, #448]	@ (800c3e8 <HAL_RCC_ClockConfig+0x264>)
 800c228:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c22c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800c22e:	2380      	movs	r3, #128	@ 0x80
 800c230:	617b      	str	r3, [r7, #20]
 800c232:	e024      	b.n	800c27e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	685b      	ldr	r3, [r3, #4]
 800c238:	2b02      	cmp	r3, #2
 800c23a:	d107      	bne.n	800c24c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c23c:	4b6a      	ldr	r3, [pc, #424]	@ (800c3e8 <HAL_RCC_ClockConfig+0x264>)
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c244:	2b00      	cmp	r3, #0
 800c246:	d109      	bne.n	800c25c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800c248:	2301      	movs	r3, #1
 800c24a:	e0c6      	b.n	800c3da <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c24c:	4b66      	ldr	r3, [pc, #408]	@ (800c3e8 <HAL_RCC_ClockConfig+0x264>)
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c254:	2b00      	cmp	r3, #0
 800c256:	d101      	bne.n	800c25c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800c258:	2301      	movs	r3, #1
 800c25a:	e0be      	b.n	800c3da <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800c25c:	f000 f8ce 	bl	800c3fc <HAL_RCC_GetSysClockFreq>
 800c260:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800c262:	693b      	ldr	r3, [r7, #16]
 800c264:	4a61      	ldr	r2, [pc, #388]	@ (800c3ec <HAL_RCC_ClockConfig+0x268>)
 800c266:	4293      	cmp	r3, r2
 800c268:	d909      	bls.n	800c27e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800c26a:	4b5f      	ldr	r3, [pc, #380]	@ (800c3e8 <HAL_RCC_ClockConfig+0x264>)
 800c26c:	689b      	ldr	r3, [r3, #8]
 800c26e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c272:	4a5d      	ldr	r2, [pc, #372]	@ (800c3e8 <HAL_RCC_ClockConfig+0x264>)
 800c274:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c278:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800c27a:	2380      	movs	r3, #128	@ 0x80
 800c27c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c27e:	4b5a      	ldr	r3, [pc, #360]	@ (800c3e8 <HAL_RCC_ClockConfig+0x264>)
 800c280:	689b      	ldr	r3, [r3, #8]
 800c282:	f023 0203 	bic.w	r2, r3, #3
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	685b      	ldr	r3, [r3, #4]
 800c28a:	4957      	ldr	r1, [pc, #348]	@ (800c3e8 <HAL_RCC_ClockConfig+0x264>)
 800c28c:	4313      	orrs	r3, r2
 800c28e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c290:	f7fd faee 	bl	8009870 <HAL_GetTick>
 800c294:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c296:	e00a      	b.n	800c2ae <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c298:	f7fd faea 	bl	8009870 <HAL_GetTick>
 800c29c:	4602      	mov	r2, r0
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	1ad3      	subs	r3, r2, r3
 800c2a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c2a6:	4293      	cmp	r3, r2
 800c2a8:	d901      	bls.n	800c2ae <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800c2aa:	2303      	movs	r3, #3
 800c2ac:	e095      	b.n	800c3da <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c2ae:	4b4e      	ldr	r3, [pc, #312]	@ (800c3e8 <HAL_RCC_ClockConfig+0x264>)
 800c2b0:	689b      	ldr	r3, [r3, #8]
 800c2b2:	f003 020c 	and.w	r2, r3, #12
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	685b      	ldr	r3, [r3, #4]
 800c2ba:	009b      	lsls	r3, r3, #2
 800c2bc:	429a      	cmp	r2, r3
 800c2be:	d1eb      	bne.n	800c298 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	f003 0302 	and.w	r3, r3, #2
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d023      	beq.n	800c314 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	f003 0304 	and.w	r3, r3, #4
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d005      	beq.n	800c2e4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800c2d8:	4b43      	ldr	r3, [pc, #268]	@ (800c3e8 <HAL_RCC_ClockConfig+0x264>)
 800c2da:	689b      	ldr	r3, [r3, #8]
 800c2dc:	4a42      	ldr	r2, [pc, #264]	@ (800c3e8 <HAL_RCC_ClockConfig+0x264>)
 800c2de:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800c2e2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	f003 0308 	and.w	r3, r3, #8
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d007      	beq.n	800c300 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800c2f0:	4b3d      	ldr	r3, [pc, #244]	@ (800c3e8 <HAL_RCC_ClockConfig+0x264>)
 800c2f2:	689b      	ldr	r3, [r3, #8]
 800c2f4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800c2f8:	4a3b      	ldr	r2, [pc, #236]	@ (800c3e8 <HAL_RCC_ClockConfig+0x264>)
 800c2fa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800c2fe:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c300:	4b39      	ldr	r3, [pc, #228]	@ (800c3e8 <HAL_RCC_ClockConfig+0x264>)
 800c302:	689b      	ldr	r3, [r3, #8]
 800c304:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	689b      	ldr	r3, [r3, #8]
 800c30c:	4936      	ldr	r1, [pc, #216]	@ (800c3e8 <HAL_RCC_ClockConfig+0x264>)
 800c30e:	4313      	orrs	r3, r2
 800c310:	608b      	str	r3, [r1, #8]
 800c312:	e008      	b.n	800c326 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800c314:	697b      	ldr	r3, [r7, #20]
 800c316:	2b80      	cmp	r3, #128	@ 0x80
 800c318:	d105      	bne.n	800c326 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800c31a:	4b33      	ldr	r3, [pc, #204]	@ (800c3e8 <HAL_RCC_ClockConfig+0x264>)
 800c31c:	689b      	ldr	r3, [r3, #8]
 800c31e:	4a32      	ldr	r2, [pc, #200]	@ (800c3e8 <HAL_RCC_ClockConfig+0x264>)
 800c320:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c324:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c326:	4b2f      	ldr	r3, [pc, #188]	@ (800c3e4 <HAL_RCC_ClockConfig+0x260>)
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	f003 030f 	and.w	r3, r3, #15
 800c32e:	683a      	ldr	r2, [r7, #0]
 800c330:	429a      	cmp	r2, r3
 800c332:	d21d      	bcs.n	800c370 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c334:	4b2b      	ldr	r3, [pc, #172]	@ (800c3e4 <HAL_RCC_ClockConfig+0x260>)
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	f023 020f 	bic.w	r2, r3, #15
 800c33c:	4929      	ldr	r1, [pc, #164]	@ (800c3e4 <HAL_RCC_ClockConfig+0x260>)
 800c33e:	683b      	ldr	r3, [r7, #0]
 800c340:	4313      	orrs	r3, r2
 800c342:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800c344:	f7fd fa94 	bl	8009870 <HAL_GetTick>
 800c348:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c34a:	e00a      	b.n	800c362 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c34c:	f7fd fa90 	bl	8009870 <HAL_GetTick>
 800c350:	4602      	mov	r2, r0
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	1ad3      	subs	r3, r2, r3
 800c356:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c35a:	4293      	cmp	r3, r2
 800c35c:	d901      	bls.n	800c362 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800c35e:	2303      	movs	r3, #3
 800c360:	e03b      	b.n	800c3da <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c362:	4b20      	ldr	r3, [pc, #128]	@ (800c3e4 <HAL_RCC_ClockConfig+0x260>)
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	f003 030f 	and.w	r3, r3, #15
 800c36a:	683a      	ldr	r2, [r7, #0]
 800c36c:	429a      	cmp	r2, r3
 800c36e:	d1ed      	bne.n	800c34c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	f003 0304 	and.w	r3, r3, #4
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d008      	beq.n	800c38e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c37c:	4b1a      	ldr	r3, [pc, #104]	@ (800c3e8 <HAL_RCC_ClockConfig+0x264>)
 800c37e:	689b      	ldr	r3, [r3, #8]
 800c380:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	68db      	ldr	r3, [r3, #12]
 800c388:	4917      	ldr	r1, [pc, #92]	@ (800c3e8 <HAL_RCC_ClockConfig+0x264>)
 800c38a:	4313      	orrs	r3, r2
 800c38c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	f003 0308 	and.w	r3, r3, #8
 800c396:	2b00      	cmp	r3, #0
 800c398:	d009      	beq.n	800c3ae <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c39a:	4b13      	ldr	r3, [pc, #76]	@ (800c3e8 <HAL_RCC_ClockConfig+0x264>)
 800c39c:	689b      	ldr	r3, [r3, #8]
 800c39e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	691b      	ldr	r3, [r3, #16]
 800c3a6:	00db      	lsls	r3, r3, #3
 800c3a8:	490f      	ldr	r1, [pc, #60]	@ (800c3e8 <HAL_RCC_ClockConfig+0x264>)
 800c3aa:	4313      	orrs	r3, r2
 800c3ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800c3ae:	f000 f825 	bl	800c3fc <HAL_RCC_GetSysClockFreq>
 800c3b2:	4602      	mov	r2, r0
 800c3b4:	4b0c      	ldr	r3, [pc, #48]	@ (800c3e8 <HAL_RCC_ClockConfig+0x264>)
 800c3b6:	689b      	ldr	r3, [r3, #8]
 800c3b8:	091b      	lsrs	r3, r3, #4
 800c3ba:	f003 030f 	and.w	r3, r3, #15
 800c3be:	490c      	ldr	r1, [pc, #48]	@ (800c3f0 <HAL_RCC_ClockConfig+0x26c>)
 800c3c0:	5ccb      	ldrb	r3, [r1, r3]
 800c3c2:	f003 031f 	and.w	r3, r3, #31
 800c3c6:	fa22 f303 	lsr.w	r3, r2, r3
 800c3ca:	4a0a      	ldr	r2, [pc, #40]	@ (800c3f4 <HAL_RCC_ClockConfig+0x270>)
 800c3cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800c3ce:	4b0a      	ldr	r3, [pc, #40]	@ (800c3f8 <HAL_RCC_ClockConfig+0x274>)
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	4618      	mov	r0, r3
 800c3d4:	f7fc fc3a 	bl	8008c4c <HAL_InitTick>
 800c3d8:	4603      	mov	r3, r0
}
 800c3da:	4618      	mov	r0, r3
 800c3dc:	3718      	adds	r7, #24
 800c3de:	46bd      	mov	sp, r7
 800c3e0:	bd80      	pop	{r7, pc}
 800c3e2:	bf00      	nop
 800c3e4:	40022000 	.word	0x40022000
 800c3e8:	40021000 	.word	0x40021000
 800c3ec:	04c4b400 	.word	0x04c4b400
 800c3f0:	080161d8 	.word	0x080161d8
 800c3f4:	20000004 	.word	0x20000004
 800c3f8:	20000008 	.word	0x20000008

0800c3fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c3fc:	b480      	push	{r7}
 800c3fe:	b087      	sub	sp, #28
 800c400:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800c402:	4b2c      	ldr	r3, [pc, #176]	@ (800c4b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c404:	689b      	ldr	r3, [r3, #8]
 800c406:	f003 030c 	and.w	r3, r3, #12
 800c40a:	2b04      	cmp	r3, #4
 800c40c:	d102      	bne.n	800c414 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800c40e:	4b2a      	ldr	r3, [pc, #168]	@ (800c4b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800c410:	613b      	str	r3, [r7, #16]
 800c412:	e047      	b.n	800c4a4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800c414:	4b27      	ldr	r3, [pc, #156]	@ (800c4b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c416:	689b      	ldr	r3, [r3, #8]
 800c418:	f003 030c 	and.w	r3, r3, #12
 800c41c:	2b08      	cmp	r3, #8
 800c41e:	d102      	bne.n	800c426 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800c420:	4b26      	ldr	r3, [pc, #152]	@ (800c4bc <HAL_RCC_GetSysClockFreq+0xc0>)
 800c422:	613b      	str	r3, [r7, #16]
 800c424:	e03e      	b.n	800c4a4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800c426:	4b23      	ldr	r3, [pc, #140]	@ (800c4b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c428:	689b      	ldr	r3, [r3, #8]
 800c42a:	f003 030c 	and.w	r3, r3, #12
 800c42e:	2b0c      	cmp	r3, #12
 800c430:	d136      	bne.n	800c4a0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c432:	4b20      	ldr	r3, [pc, #128]	@ (800c4b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c434:	68db      	ldr	r3, [r3, #12]
 800c436:	f003 0303 	and.w	r3, r3, #3
 800c43a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c43c:	4b1d      	ldr	r3, [pc, #116]	@ (800c4b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c43e:	68db      	ldr	r3, [r3, #12]
 800c440:	091b      	lsrs	r3, r3, #4
 800c442:	f003 030f 	and.w	r3, r3, #15
 800c446:	3301      	adds	r3, #1
 800c448:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	2b03      	cmp	r3, #3
 800c44e:	d10c      	bne.n	800c46a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c450:	4a1a      	ldr	r2, [pc, #104]	@ (800c4bc <HAL_RCC_GetSysClockFreq+0xc0>)
 800c452:	68bb      	ldr	r3, [r7, #8]
 800c454:	fbb2 f3f3 	udiv	r3, r2, r3
 800c458:	4a16      	ldr	r2, [pc, #88]	@ (800c4b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c45a:	68d2      	ldr	r2, [r2, #12]
 800c45c:	0a12      	lsrs	r2, r2, #8
 800c45e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c462:	fb02 f303 	mul.w	r3, r2, r3
 800c466:	617b      	str	r3, [r7, #20]
      break;
 800c468:	e00c      	b.n	800c484 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c46a:	4a13      	ldr	r2, [pc, #76]	@ (800c4b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800c46c:	68bb      	ldr	r3, [r7, #8]
 800c46e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c472:	4a10      	ldr	r2, [pc, #64]	@ (800c4b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c474:	68d2      	ldr	r2, [r2, #12]
 800c476:	0a12      	lsrs	r2, r2, #8
 800c478:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c47c:	fb02 f303 	mul.w	r3, r2, r3
 800c480:	617b      	str	r3, [r7, #20]
      break;
 800c482:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c484:	4b0b      	ldr	r3, [pc, #44]	@ (800c4b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c486:	68db      	ldr	r3, [r3, #12]
 800c488:	0e5b      	lsrs	r3, r3, #25
 800c48a:	f003 0303 	and.w	r3, r3, #3
 800c48e:	3301      	adds	r3, #1
 800c490:	005b      	lsls	r3, r3, #1
 800c492:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800c494:	697a      	ldr	r2, [r7, #20]
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	fbb2 f3f3 	udiv	r3, r2, r3
 800c49c:	613b      	str	r3, [r7, #16]
 800c49e:	e001      	b.n	800c4a4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800c4a0:	2300      	movs	r3, #0
 800c4a2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800c4a4:	693b      	ldr	r3, [r7, #16]
}
 800c4a6:	4618      	mov	r0, r3
 800c4a8:	371c      	adds	r7, #28
 800c4aa:	46bd      	mov	sp, r7
 800c4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b0:	4770      	bx	lr
 800c4b2:	bf00      	nop
 800c4b4:	40021000 	.word	0x40021000
 800c4b8:	00f42400 	.word	0x00f42400
 800c4bc:	007a1200 	.word	0x007a1200

0800c4c0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c4c0:	b480      	push	{r7}
 800c4c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c4c4:	4b03      	ldr	r3, [pc, #12]	@ (800c4d4 <HAL_RCC_GetHCLKFreq+0x14>)
 800c4c6:	681b      	ldr	r3, [r3, #0]
}
 800c4c8:	4618      	mov	r0, r3
 800c4ca:	46bd      	mov	sp, r7
 800c4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4d0:	4770      	bx	lr
 800c4d2:	bf00      	nop
 800c4d4:	20000004 	.word	0x20000004

0800c4d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c4d8:	b580      	push	{r7, lr}
 800c4da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800c4dc:	f7ff fff0 	bl	800c4c0 <HAL_RCC_GetHCLKFreq>
 800c4e0:	4602      	mov	r2, r0
 800c4e2:	4b06      	ldr	r3, [pc, #24]	@ (800c4fc <HAL_RCC_GetPCLK1Freq+0x24>)
 800c4e4:	689b      	ldr	r3, [r3, #8]
 800c4e6:	0a1b      	lsrs	r3, r3, #8
 800c4e8:	f003 0307 	and.w	r3, r3, #7
 800c4ec:	4904      	ldr	r1, [pc, #16]	@ (800c500 <HAL_RCC_GetPCLK1Freq+0x28>)
 800c4ee:	5ccb      	ldrb	r3, [r1, r3]
 800c4f0:	f003 031f 	and.w	r3, r3, #31
 800c4f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	bd80      	pop	{r7, pc}
 800c4fc:	40021000 	.word	0x40021000
 800c500:	080161e8 	.word	0x080161e8

0800c504 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c504:	b580      	push	{r7, lr}
 800c506:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800c508:	f7ff ffda 	bl	800c4c0 <HAL_RCC_GetHCLKFreq>
 800c50c:	4602      	mov	r2, r0
 800c50e:	4b06      	ldr	r3, [pc, #24]	@ (800c528 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c510:	689b      	ldr	r3, [r3, #8]
 800c512:	0adb      	lsrs	r3, r3, #11
 800c514:	f003 0307 	and.w	r3, r3, #7
 800c518:	4904      	ldr	r1, [pc, #16]	@ (800c52c <HAL_RCC_GetPCLK2Freq+0x28>)
 800c51a:	5ccb      	ldrb	r3, [r1, r3]
 800c51c:	f003 031f 	and.w	r3, r3, #31
 800c520:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c524:	4618      	mov	r0, r3
 800c526:	bd80      	pop	{r7, pc}
 800c528:	40021000 	.word	0x40021000
 800c52c:	080161e8 	.word	0x080161e8

0800c530 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800c530:	b480      	push	{r7}
 800c532:	b083      	sub	sp, #12
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
 800c538:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	220f      	movs	r2, #15
 800c53e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800c540:	4b12      	ldr	r3, [pc, #72]	@ (800c58c <HAL_RCC_GetClockConfig+0x5c>)
 800c542:	689b      	ldr	r3, [r3, #8]
 800c544:	f003 0203 	and.w	r2, r3, #3
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800c54c:	4b0f      	ldr	r3, [pc, #60]	@ (800c58c <HAL_RCC_GetClockConfig+0x5c>)
 800c54e:	689b      	ldr	r3, [r3, #8]
 800c550:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800c558:	4b0c      	ldr	r3, [pc, #48]	@ (800c58c <HAL_RCC_GetClockConfig+0x5c>)
 800c55a:	689b      	ldr	r3, [r3, #8]
 800c55c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800c564:	4b09      	ldr	r3, [pc, #36]	@ (800c58c <HAL_RCC_GetClockConfig+0x5c>)
 800c566:	689b      	ldr	r3, [r3, #8]
 800c568:	08db      	lsrs	r3, r3, #3
 800c56a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800c572:	4b07      	ldr	r3, [pc, #28]	@ (800c590 <HAL_RCC_GetClockConfig+0x60>)
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	f003 020f 	and.w	r2, r3, #15
 800c57a:	683b      	ldr	r3, [r7, #0]
 800c57c:	601a      	str	r2, [r3, #0]
}
 800c57e:	bf00      	nop
 800c580:	370c      	adds	r7, #12
 800c582:	46bd      	mov	sp, r7
 800c584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c588:	4770      	bx	lr
 800c58a:	bf00      	nop
 800c58c:	40021000 	.word	0x40021000
 800c590:	40022000 	.word	0x40022000

0800c594 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800c594:	b480      	push	{r7}
 800c596:	b087      	sub	sp, #28
 800c598:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c59a:	4b1e      	ldr	r3, [pc, #120]	@ (800c614 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c59c:	68db      	ldr	r3, [r3, #12]
 800c59e:	f003 0303 	and.w	r3, r3, #3
 800c5a2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c5a4:	4b1b      	ldr	r3, [pc, #108]	@ (800c614 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c5a6:	68db      	ldr	r3, [r3, #12]
 800c5a8:	091b      	lsrs	r3, r3, #4
 800c5aa:	f003 030f 	and.w	r3, r3, #15
 800c5ae:	3301      	adds	r3, #1
 800c5b0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800c5b2:	693b      	ldr	r3, [r7, #16]
 800c5b4:	2b03      	cmp	r3, #3
 800c5b6:	d10c      	bne.n	800c5d2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c5b8:	4a17      	ldr	r2, [pc, #92]	@ (800c618 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5c0:	4a14      	ldr	r2, [pc, #80]	@ (800c614 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c5c2:	68d2      	ldr	r2, [r2, #12]
 800c5c4:	0a12      	lsrs	r2, r2, #8
 800c5c6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c5ca:	fb02 f303 	mul.w	r3, r2, r3
 800c5ce:	617b      	str	r3, [r7, #20]
    break;
 800c5d0:	e00c      	b.n	800c5ec <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c5d2:	4a12      	ldr	r2, [pc, #72]	@ (800c61c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5da:	4a0e      	ldr	r2, [pc, #56]	@ (800c614 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c5dc:	68d2      	ldr	r2, [r2, #12]
 800c5de:	0a12      	lsrs	r2, r2, #8
 800c5e0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c5e4:	fb02 f303 	mul.w	r3, r2, r3
 800c5e8:	617b      	str	r3, [r7, #20]
    break;
 800c5ea:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c5ec:	4b09      	ldr	r3, [pc, #36]	@ (800c614 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c5ee:	68db      	ldr	r3, [r3, #12]
 800c5f0:	0e5b      	lsrs	r3, r3, #25
 800c5f2:	f003 0303 	and.w	r3, r3, #3
 800c5f6:	3301      	adds	r3, #1
 800c5f8:	005b      	lsls	r3, r3, #1
 800c5fa:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800c5fc:	697a      	ldr	r2, [r7, #20]
 800c5fe:	68bb      	ldr	r3, [r7, #8]
 800c600:	fbb2 f3f3 	udiv	r3, r2, r3
 800c604:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800c606:	687b      	ldr	r3, [r7, #4]
}
 800c608:	4618      	mov	r0, r3
 800c60a:	371c      	adds	r7, #28
 800c60c:	46bd      	mov	sp, r7
 800c60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c612:	4770      	bx	lr
 800c614:	40021000 	.word	0x40021000
 800c618:	007a1200 	.word	0x007a1200
 800c61c:	00f42400 	.word	0x00f42400

0800c620 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c620:	b580      	push	{r7, lr}
 800c622:	b086      	sub	sp, #24
 800c624:	af00      	add	r7, sp, #0
 800c626:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c628:	2300      	movs	r3, #0
 800c62a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c62c:	2300      	movs	r3, #0
 800c62e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c638:	2b00      	cmp	r3, #0
 800c63a:	f000 8098 	beq.w	800c76e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c63e:	2300      	movs	r3, #0
 800c640:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c642:	4b43      	ldr	r3, [pc, #268]	@ (800c750 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c644:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c646:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d10d      	bne.n	800c66a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c64e:	4b40      	ldr	r3, [pc, #256]	@ (800c750 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c652:	4a3f      	ldr	r2, [pc, #252]	@ (800c750 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c654:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c658:	6593      	str	r3, [r2, #88]	@ 0x58
 800c65a:	4b3d      	ldr	r3, [pc, #244]	@ (800c750 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c65c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c65e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c662:	60bb      	str	r3, [r7, #8]
 800c664:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c666:	2301      	movs	r3, #1
 800c668:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c66a:	4b3a      	ldr	r3, [pc, #232]	@ (800c754 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	4a39      	ldr	r2, [pc, #228]	@ (800c754 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c670:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c674:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c676:	f7fd f8fb 	bl	8009870 <HAL_GetTick>
 800c67a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c67c:	e009      	b.n	800c692 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c67e:	f7fd f8f7 	bl	8009870 <HAL_GetTick>
 800c682:	4602      	mov	r2, r0
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	1ad3      	subs	r3, r2, r3
 800c688:	2b02      	cmp	r3, #2
 800c68a:	d902      	bls.n	800c692 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800c68c:	2303      	movs	r3, #3
 800c68e:	74fb      	strb	r3, [r7, #19]
        break;
 800c690:	e005      	b.n	800c69e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c692:	4b30      	ldr	r3, [pc, #192]	@ (800c754 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d0ef      	beq.n	800c67e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800c69e:	7cfb      	ldrb	r3, [r7, #19]
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d159      	bne.n	800c758 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800c6a4:	4b2a      	ldr	r3, [pc, #168]	@ (800c750 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c6a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c6ae:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800c6b0:	697b      	ldr	r3, [r7, #20]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d01e      	beq.n	800c6f4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c6ba:	697a      	ldr	r2, [r7, #20]
 800c6bc:	429a      	cmp	r2, r3
 800c6be:	d019      	beq.n	800c6f4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c6c0:	4b23      	ldr	r3, [pc, #140]	@ (800c750 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c6c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c6ca:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c6cc:	4b20      	ldr	r3, [pc, #128]	@ (800c750 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c6ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6d2:	4a1f      	ldr	r2, [pc, #124]	@ (800c750 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c6d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c6d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c6dc:	4b1c      	ldr	r3, [pc, #112]	@ (800c750 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c6de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6e2:	4a1b      	ldr	r2, [pc, #108]	@ (800c750 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c6e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c6e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c6ec:	4a18      	ldr	r2, [pc, #96]	@ (800c750 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c6ee:	697b      	ldr	r3, [r7, #20]
 800c6f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800c6f4:	697b      	ldr	r3, [r7, #20]
 800c6f6:	f003 0301 	and.w	r3, r3, #1
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d016      	beq.n	800c72c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c6fe:	f7fd f8b7 	bl	8009870 <HAL_GetTick>
 800c702:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c704:	e00b      	b.n	800c71e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c706:	f7fd f8b3 	bl	8009870 <HAL_GetTick>
 800c70a:	4602      	mov	r2, r0
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	1ad3      	subs	r3, r2, r3
 800c710:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c714:	4293      	cmp	r3, r2
 800c716:	d902      	bls.n	800c71e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800c718:	2303      	movs	r3, #3
 800c71a:	74fb      	strb	r3, [r7, #19]
            break;
 800c71c:	e006      	b.n	800c72c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c71e:	4b0c      	ldr	r3, [pc, #48]	@ (800c750 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c720:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c724:	f003 0302 	and.w	r3, r3, #2
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d0ec      	beq.n	800c706 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800c72c:	7cfb      	ldrb	r3, [r7, #19]
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d10b      	bne.n	800c74a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c732:	4b07      	ldr	r3, [pc, #28]	@ (800c750 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c734:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c738:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c740:	4903      	ldr	r1, [pc, #12]	@ (800c750 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c742:	4313      	orrs	r3, r2
 800c744:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800c748:	e008      	b.n	800c75c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c74a:	7cfb      	ldrb	r3, [r7, #19]
 800c74c:	74bb      	strb	r3, [r7, #18]
 800c74e:	e005      	b.n	800c75c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800c750:	40021000 	.word	0x40021000
 800c754:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c758:	7cfb      	ldrb	r3, [r7, #19]
 800c75a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c75c:	7c7b      	ldrb	r3, [r7, #17]
 800c75e:	2b01      	cmp	r3, #1
 800c760:	d105      	bne.n	800c76e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c762:	4ba7      	ldr	r3, [pc, #668]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c764:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c766:	4aa6      	ldr	r2, [pc, #664]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c768:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c76c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	f003 0301 	and.w	r3, r3, #1
 800c776:	2b00      	cmp	r3, #0
 800c778:	d00a      	beq.n	800c790 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c77a:	4ba1      	ldr	r3, [pc, #644]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c77c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c780:	f023 0203 	bic.w	r2, r3, #3
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	685b      	ldr	r3, [r3, #4]
 800c788:	499d      	ldr	r1, [pc, #628]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c78a:	4313      	orrs	r3, r2
 800c78c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	f003 0302 	and.w	r3, r3, #2
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d00a      	beq.n	800c7b2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c79c:	4b98      	ldr	r3, [pc, #608]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c79e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c7a2:	f023 020c 	bic.w	r2, r3, #12
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	689b      	ldr	r3, [r3, #8]
 800c7aa:	4995      	ldr	r1, [pc, #596]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c7ac:	4313      	orrs	r3, r2
 800c7ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	f003 0304 	and.w	r3, r3, #4
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d00a      	beq.n	800c7d4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c7be:	4b90      	ldr	r3, [pc, #576]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c7c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c7c4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	68db      	ldr	r3, [r3, #12]
 800c7cc:	498c      	ldr	r1, [pc, #560]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c7ce:	4313      	orrs	r3, r2
 800c7d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	f003 0308 	and.w	r3, r3, #8
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d00a      	beq.n	800c7f6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800c7e0:	4b87      	ldr	r3, [pc, #540]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c7e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c7e6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	691b      	ldr	r3, [r3, #16]
 800c7ee:	4984      	ldr	r1, [pc, #528]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c7f0:	4313      	orrs	r3, r2
 800c7f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	f003 0310 	and.w	r3, r3, #16
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d00a      	beq.n	800c818 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800c802:	4b7f      	ldr	r3, [pc, #508]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c804:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c808:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	695b      	ldr	r3, [r3, #20]
 800c810:	497b      	ldr	r1, [pc, #492]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c812:	4313      	orrs	r3, r2
 800c814:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	f003 0320 	and.w	r3, r3, #32
 800c820:	2b00      	cmp	r3, #0
 800c822:	d00a      	beq.n	800c83a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c824:	4b76      	ldr	r3, [pc, #472]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c826:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c82a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	699b      	ldr	r3, [r3, #24]
 800c832:	4973      	ldr	r1, [pc, #460]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c834:	4313      	orrs	r3, r2
 800c836:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c842:	2b00      	cmp	r3, #0
 800c844:	d00a      	beq.n	800c85c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c846:	4b6e      	ldr	r3, [pc, #440]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c848:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c84c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	69db      	ldr	r3, [r3, #28]
 800c854:	496a      	ldr	r1, [pc, #424]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c856:	4313      	orrs	r3, r2
 800c858:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c864:	2b00      	cmp	r3, #0
 800c866:	d00a      	beq.n	800c87e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c868:	4b65      	ldr	r3, [pc, #404]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c86a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c86e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	6a1b      	ldr	r3, [r3, #32]
 800c876:	4962      	ldr	r1, [pc, #392]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c878:	4313      	orrs	r3, r2
 800c87a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c886:	2b00      	cmp	r3, #0
 800c888:	d00a      	beq.n	800c8a0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c88a:	4b5d      	ldr	r3, [pc, #372]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c88c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c890:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c898:	4959      	ldr	r1, [pc, #356]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c89a:	4313      	orrs	r3, r2
 800c89c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d00a      	beq.n	800c8c2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c8ac:	4b54      	ldr	r3, [pc, #336]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c8ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c8b2:	f023 0203 	bic.w	r2, r3, #3
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c8ba:	4951      	ldr	r1, [pc, #324]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c8bc:	4313      	orrs	r3, r2
 800c8be:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d00a      	beq.n	800c8e4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c8ce:	4b4c      	ldr	r3, [pc, #304]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c8d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c8d4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8dc:	4948      	ldr	r1, [pc, #288]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c8de:	4313      	orrs	r3, r2
 800c8e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d015      	beq.n	800c91c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c8f0:	4b43      	ldr	r3, [pc, #268]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c8f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c8f6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c8fe:	4940      	ldr	r1, [pc, #256]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c900:	4313      	orrs	r3, r2
 800c902:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c90a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c90e:	d105      	bne.n	800c91c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c910:	4b3b      	ldr	r3, [pc, #236]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c912:	68db      	ldr	r3, [r3, #12]
 800c914:	4a3a      	ldr	r2, [pc, #232]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c916:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c91a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c924:	2b00      	cmp	r3, #0
 800c926:	d015      	beq.n	800c954 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800c928:	4b35      	ldr	r3, [pc, #212]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c92a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c92e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c936:	4932      	ldr	r1, [pc, #200]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c938:	4313      	orrs	r3, r2
 800c93a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c942:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c946:	d105      	bne.n	800c954 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c948:	4b2d      	ldr	r3, [pc, #180]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c94a:	68db      	ldr	r3, [r3, #12]
 800c94c:	4a2c      	ldr	r2, [pc, #176]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c94e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c952:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d015      	beq.n	800c98c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c960:	4b27      	ldr	r3, [pc, #156]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c962:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c966:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c96e:	4924      	ldr	r1, [pc, #144]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c970:	4313      	orrs	r3, r2
 800c972:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c97a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c97e:	d105      	bne.n	800c98c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c980:	4b1f      	ldr	r3, [pc, #124]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c982:	68db      	ldr	r3, [r3, #12]
 800c984:	4a1e      	ldr	r2, [pc, #120]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c986:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c98a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c994:	2b00      	cmp	r3, #0
 800c996:	d015      	beq.n	800c9c4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c998:	4b19      	ldr	r3, [pc, #100]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c99a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c99e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c9a6:	4916      	ldr	r1, [pc, #88]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c9a8:	4313      	orrs	r3, r2
 800c9aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c9b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c9b6:	d105      	bne.n	800c9c4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c9b8:	4b11      	ldr	r3, [pc, #68]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c9ba:	68db      	ldr	r3, [r3, #12]
 800c9bc:	4a10      	ldr	r2, [pc, #64]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c9be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c9c2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d019      	beq.n	800ca04 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c9d0:	4b0b      	ldr	r3, [pc, #44]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c9d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c9d6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9de:	4908      	ldr	r1, [pc, #32]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c9e0:	4313      	orrs	r3, r2
 800c9e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c9ee:	d109      	bne.n	800ca04 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c9f0:	4b03      	ldr	r3, [pc, #12]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c9f2:	68db      	ldr	r3, [r3, #12]
 800c9f4:	4a02      	ldr	r2, [pc, #8]	@ (800ca00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c9f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c9fa:	60d3      	str	r3, [r2, #12]
 800c9fc:	e002      	b.n	800ca04 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800c9fe:	bf00      	nop
 800ca00:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d015      	beq.n	800ca3c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800ca10:	4b29      	ldr	r3, [pc, #164]	@ (800cab8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ca12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca16:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca1e:	4926      	ldr	r1, [pc, #152]	@ (800cab8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ca20:	4313      	orrs	r3, r2
 800ca22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ca2e:	d105      	bne.n	800ca3c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800ca30:	4b21      	ldr	r3, [pc, #132]	@ (800cab8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ca32:	68db      	ldr	r3, [r3, #12]
 800ca34:	4a20      	ldr	r2, [pc, #128]	@ (800cab8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ca36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ca3a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d015      	beq.n	800ca74 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800ca48:	4b1b      	ldr	r3, [pc, #108]	@ (800cab8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ca4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca4e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ca56:	4918      	ldr	r1, [pc, #96]	@ (800cab8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ca58:	4313      	orrs	r3, r2
 800ca5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ca62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ca66:	d105      	bne.n	800ca74 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800ca68:	4b13      	ldr	r3, [pc, #76]	@ (800cab8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ca6a:	68db      	ldr	r3, [r3, #12]
 800ca6c:	4a12      	ldr	r2, [pc, #72]	@ (800cab8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ca6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ca72:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d015      	beq.n	800caac <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800ca80:	4b0d      	ldr	r3, [pc, #52]	@ (800cab8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ca82:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ca86:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ca8e:	490a      	ldr	r1, [pc, #40]	@ (800cab8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ca90:	4313      	orrs	r3, r2
 800ca92:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ca9a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ca9e:	d105      	bne.n	800caac <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800caa0:	4b05      	ldr	r3, [pc, #20]	@ (800cab8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800caa2:	68db      	ldr	r3, [r3, #12]
 800caa4:	4a04      	ldr	r2, [pc, #16]	@ (800cab8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800caa6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800caaa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800caac:	7cbb      	ldrb	r3, [r7, #18]
}
 800caae:	4618      	mov	r0, r3
 800cab0:	3718      	adds	r7, #24
 800cab2:	46bd      	mov	sp, r7
 800cab4:	bd80      	pop	{r7, pc}
 800cab6:	bf00      	nop
 800cab8:	40021000 	.word	0x40021000

0800cabc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cabc:	b580      	push	{r7, lr}
 800cabe:	b082      	sub	sp, #8
 800cac0:	af00      	add	r7, sp, #0
 800cac2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d101      	bne.n	800cace <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800caca:	2301      	movs	r3, #1
 800cacc:	e049      	b.n	800cb62 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cad4:	b2db      	uxtb	r3, r3
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d106      	bne.n	800cae8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	2200      	movs	r2, #0
 800cade:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cae2:	6878      	ldr	r0, [r7, #4]
 800cae4:	f7fc fcd6 	bl	8009494 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	2202      	movs	r2, #2
 800caec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	681a      	ldr	r2, [r3, #0]
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	3304      	adds	r3, #4
 800caf8:	4619      	mov	r1, r3
 800cafa:	4610      	mov	r0, r2
 800cafc:	f001 f972 	bl	800dde4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	2201      	movs	r2, #1
 800cb04:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	2201      	movs	r2, #1
 800cb0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	2201      	movs	r2, #1
 800cb14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	2201      	movs	r2, #1
 800cb1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	2201      	movs	r2, #1
 800cb24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	2201      	movs	r2, #1
 800cb2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	2201      	movs	r2, #1
 800cb34:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	2201      	movs	r2, #1
 800cb3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	2201      	movs	r2, #1
 800cb44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	2201      	movs	r2, #1
 800cb4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	2201      	movs	r2, #1
 800cb54:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	2201      	movs	r2, #1
 800cb5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800cb60:	2300      	movs	r3, #0
}
 800cb62:	4618      	mov	r0, r3
 800cb64:	3708      	adds	r7, #8
 800cb66:	46bd      	mov	sp, r7
 800cb68:	bd80      	pop	{r7, pc}
	...

0800cb6c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800cb6c:	b480      	push	{r7}
 800cb6e:	b085      	sub	sp, #20
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cb7a:	b2db      	uxtb	r3, r3
 800cb7c:	2b01      	cmp	r3, #1
 800cb7e:	d001      	beq.n	800cb84 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800cb80:	2301      	movs	r3, #1
 800cb82:	e04c      	b.n	800cc1e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	2202      	movs	r2, #2
 800cb88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	4a26      	ldr	r2, [pc, #152]	@ (800cc2c <HAL_TIM_Base_Start+0xc0>)
 800cb92:	4293      	cmp	r3, r2
 800cb94:	d022      	beq.n	800cbdc <HAL_TIM_Base_Start+0x70>
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cb9e:	d01d      	beq.n	800cbdc <HAL_TIM_Base_Start+0x70>
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	4a22      	ldr	r2, [pc, #136]	@ (800cc30 <HAL_TIM_Base_Start+0xc4>)
 800cba6:	4293      	cmp	r3, r2
 800cba8:	d018      	beq.n	800cbdc <HAL_TIM_Base_Start+0x70>
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	4a21      	ldr	r2, [pc, #132]	@ (800cc34 <HAL_TIM_Base_Start+0xc8>)
 800cbb0:	4293      	cmp	r3, r2
 800cbb2:	d013      	beq.n	800cbdc <HAL_TIM_Base_Start+0x70>
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	4a1f      	ldr	r2, [pc, #124]	@ (800cc38 <HAL_TIM_Base_Start+0xcc>)
 800cbba:	4293      	cmp	r3, r2
 800cbbc:	d00e      	beq.n	800cbdc <HAL_TIM_Base_Start+0x70>
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	4a1e      	ldr	r2, [pc, #120]	@ (800cc3c <HAL_TIM_Base_Start+0xd0>)
 800cbc4:	4293      	cmp	r3, r2
 800cbc6:	d009      	beq.n	800cbdc <HAL_TIM_Base_Start+0x70>
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	4a1c      	ldr	r2, [pc, #112]	@ (800cc40 <HAL_TIM_Base_Start+0xd4>)
 800cbce:	4293      	cmp	r3, r2
 800cbd0:	d004      	beq.n	800cbdc <HAL_TIM_Base_Start+0x70>
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	4a1b      	ldr	r2, [pc, #108]	@ (800cc44 <HAL_TIM_Base_Start+0xd8>)
 800cbd8:	4293      	cmp	r3, r2
 800cbda:	d115      	bne.n	800cc08 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	689a      	ldr	r2, [r3, #8]
 800cbe2:	4b19      	ldr	r3, [pc, #100]	@ (800cc48 <HAL_TIM_Base_Start+0xdc>)
 800cbe4:	4013      	ands	r3, r2
 800cbe6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	2b06      	cmp	r3, #6
 800cbec:	d015      	beq.n	800cc1a <HAL_TIM_Base_Start+0xae>
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cbf4:	d011      	beq.n	800cc1a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	681a      	ldr	r2, [r3, #0]
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	f042 0201 	orr.w	r2, r2, #1
 800cc04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cc06:	e008      	b.n	800cc1a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	681a      	ldr	r2, [r3, #0]
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	f042 0201 	orr.w	r2, r2, #1
 800cc16:	601a      	str	r2, [r3, #0]
 800cc18:	e000      	b.n	800cc1c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cc1a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cc1c:	2300      	movs	r3, #0
}
 800cc1e:	4618      	mov	r0, r3
 800cc20:	3714      	adds	r7, #20
 800cc22:	46bd      	mov	sp, r7
 800cc24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc28:	4770      	bx	lr
 800cc2a:	bf00      	nop
 800cc2c:	40012c00 	.word	0x40012c00
 800cc30:	40000400 	.word	0x40000400
 800cc34:	40000800 	.word	0x40000800
 800cc38:	40000c00 	.word	0x40000c00
 800cc3c:	40013400 	.word	0x40013400
 800cc40:	40014000 	.word	0x40014000
 800cc44:	40015000 	.word	0x40015000
 800cc48:	00010007 	.word	0x00010007

0800cc4c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cc4c:	b480      	push	{r7}
 800cc4e:	b085      	sub	sp, #20
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cc5a:	b2db      	uxtb	r3, r3
 800cc5c:	2b01      	cmp	r3, #1
 800cc5e:	d001      	beq.n	800cc64 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800cc60:	2301      	movs	r3, #1
 800cc62:	e054      	b.n	800cd0e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	2202      	movs	r2, #2
 800cc68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	68da      	ldr	r2, [r3, #12]
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	f042 0201 	orr.w	r2, r2, #1
 800cc7a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	4a26      	ldr	r2, [pc, #152]	@ (800cd1c <HAL_TIM_Base_Start_IT+0xd0>)
 800cc82:	4293      	cmp	r3, r2
 800cc84:	d022      	beq.n	800cccc <HAL_TIM_Base_Start_IT+0x80>
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cc8e:	d01d      	beq.n	800cccc <HAL_TIM_Base_Start_IT+0x80>
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	4a22      	ldr	r2, [pc, #136]	@ (800cd20 <HAL_TIM_Base_Start_IT+0xd4>)
 800cc96:	4293      	cmp	r3, r2
 800cc98:	d018      	beq.n	800cccc <HAL_TIM_Base_Start_IT+0x80>
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	4a21      	ldr	r2, [pc, #132]	@ (800cd24 <HAL_TIM_Base_Start_IT+0xd8>)
 800cca0:	4293      	cmp	r3, r2
 800cca2:	d013      	beq.n	800cccc <HAL_TIM_Base_Start_IT+0x80>
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	4a1f      	ldr	r2, [pc, #124]	@ (800cd28 <HAL_TIM_Base_Start_IT+0xdc>)
 800ccaa:	4293      	cmp	r3, r2
 800ccac:	d00e      	beq.n	800cccc <HAL_TIM_Base_Start_IT+0x80>
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	4a1e      	ldr	r2, [pc, #120]	@ (800cd2c <HAL_TIM_Base_Start_IT+0xe0>)
 800ccb4:	4293      	cmp	r3, r2
 800ccb6:	d009      	beq.n	800cccc <HAL_TIM_Base_Start_IT+0x80>
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	4a1c      	ldr	r2, [pc, #112]	@ (800cd30 <HAL_TIM_Base_Start_IT+0xe4>)
 800ccbe:	4293      	cmp	r3, r2
 800ccc0:	d004      	beq.n	800cccc <HAL_TIM_Base_Start_IT+0x80>
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	4a1b      	ldr	r2, [pc, #108]	@ (800cd34 <HAL_TIM_Base_Start_IT+0xe8>)
 800ccc8:	4293      	cmp	r3, r2
 800ccca:	d115      	bne.n	800ccf8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	689a      	ldr	r2, [r3, #8]
 800ccd2:	4b19      	ldr	r3, [pc, #100]	@ (800cd38 <HAL_TIM_Base_Start_IT+0xec>)
 800ccd4:	4013      	ands	r3, r2
 800ccd6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	2b06      	cmp	r3, #6
 800ccdc:	d015      	beq.n	800cd0a <HAL_TIM_Base_Start_IT+0xbe>
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cce4:	d011      	beq.n	800cd0a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	681a      	ldr	r2, [r3, #0]
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	f042 0201 	orr.w	r2, r2, #1
 800ccf4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ccf6:	e008      	b.n	800cd0a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	681a      	ldr	r2, [r3, #0]
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	f042 0201 	orr.w	r2, r2, #1
 800cd06:	601a      	str	r2, [r3, #0]
 800cd08:	e000      	b.n	800cd0c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cd0a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cd0c:	2300      	movs	r3, #0
}
 800cd0e:	4618      	mov	r0, r3
 800cd10:	3714      	adds	r7, #20
 800cd12:	46bd      	mov	sp, r7
 800cd14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd18:	4770      	bx	lr
 800cd1a:	bf00      	nop
 800cd1c:	40012c00 	.word	0x40012c00
 800cd20:	40000400 	.word	0x40000400
 800cd24:	40000800 	.word	0x40000800
 800cd28:	40000c00 	.word	0x40000c00
 800cd2c:	40013400 	.word	0x40013400
 800cd30:	40014000 	.word	0x40014000
 800cd34:	40015000 	.word	0x40015000
 800cd38:	00010007 	.word	0x00010007

0800cd3c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800cd3c:	b480      	push	{r7}
 800cd3e:	b083      	sub	sp, #12
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	68da      	ldr	r2, [r3, #12]
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	f022 0201 	bic.w	r2, r2, #1
 800cd52:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	6a1a      	ldr	r2, [r3, #32]
 800cd5a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800cd5e:	4013      	ands	r3, r2
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d10f      	bne.n	800cd84 <HAL_TIM_Base_Stop_IT+0x48>
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	6a1a      	ldr	r2, [r3, #32]
 800cd6a:	f244 4344 	movw	r3, #17476	@ 0x4444
 800cd6e:	4013      	ands	r3, r2
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d107      	bne.n	800cd84 <HAL_TIM_Base_Stop_IT+0x48>
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	681a      	ldr	r2, [r3, #0]
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	f022 0201 	bic.w	r2, r2, #1
 800cd82:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	2201      	movs	r2, #1
 800cd88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800cd8c:	2300      	movs	r3, #0
}
 800cd8e:	4618      	mov	r0, r3
 800cd90:	370c      	adds	r7, #12
 800cd92:	46bd      	mov	sp, r7
 800cd94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd98:	4770      	bx	lr

0800cd9a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800cd9a:	b580      	push	{r7, lr}
 800cd9c:	b082      	sub	sp, #8
 800cd9e:	af00      	add	r7, sp, #0
 800cda0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d101      	bne.n	800cdac <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800cda8:	2301      	movs	r3, #1
 800cdaa:	e049      	b.n	800ce40 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cdb2:	b2db      	uxtb	r3, r3
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d106      	bne.n	800cdc6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	2200      	movs	r2, #0
 800cdbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800cdc0:	6878      	ldr	r0, [r7, #4]
 800cdc2:	f7fc fadf 	bl	8009384 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	2202      	movs	r2, #2
 800cdca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	681a      	ldr	r2, [r3, #0]
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	3304      	adds	r3, #4
 800cdd6:	4619      	mov	r1, r3
 800cdd8:	4610      	mov	r0, r2
 800cdda:	f001 f803 	bl	800dde4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	2201      	movs	r2, #1
 800cde2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	2201      	movs	r2, #1
 800cdea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	2201      	movs	r2, #1
 800cdf2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	2201      	movs	r2, #1
 800cdfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	2201      	movs	r2, #1
 800ce02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	2201      	movs	r2, #1
 800ce0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	2201      	movs	r2, #1
 800ce12:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	2201      	movs	r2, #1
 800ce1a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	2201      	movs	r2, #1
 800ce22:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	2201      	movs	r2, #1
 800ce2a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	2201      	movs	r2, #1
 800ce32:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	2201      	movs	r2, #1
 800ce3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ce3e:	2300      	movs	r3, #0
}
 800ce40:	4618      	mov	r0, r3
 800ce42:	3708      	adds	r7, #8
 800ce44:	46bd      	mov	sp, r7
 800ce46:	bd80      	pop	{r7, pc}

0800ce48 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ce48:	b580      	push	{r7, lr}
 800ce4a:	b084      	sub	sp, #16
 800ce4c:	af00      	add	r7, sp, #0
 800ce4e:	6078      	str	r0, [r7, #4]
 800ce50:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ce52:	683b      	ldr	r3, [r7, #0]
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	d109      	bne.n	800ce6c <HAL_TIM_PWM_Start+0x24>
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ce5e:	b2db      	uxtb	r3, r3
 800ce60:	2b01      	cmp	r3, #1
 800ce62:	bf14      	ite	ne
 800ce64:	2301      	movne	r3, #1
 800ce66:	2300      	moveq	r3, #0
 800ce68:	b2db      	uxtb	r3, r3
 800ce6a:	e03c      	b.n	800cee6 <HAL_TIM_PWM_Start+0x9e>
 800ce6c:	683b      	ldr	r3, [r7, #0]
 800ce6e:	2b04      	cmp	r3, #4
 800ce70:	d109      	bne.n	800ce86 <HAL_TIM_PWM_Start+0x3e>
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ce78:	b2db      	uxtb	r3, r3
 800ce7a:	2b01      	cmp	r3, #1
 800ce7c:	bf14      	ite	ne
 800ce7e:	2301      	movne	r3, #1
 800ce80:	2300      	moveq	r3, #0
 800ce82:	b2db      	uxtb	r3, r3
 800ce84:	e02f      	b.n	800cee6 <HAL_TIM_PWM_Start+0x9e>
 800ce86:	683b      	ldr	r3, [r7, #0]
 800ce88:	2b08      	cmp	r3, #8
 800ce8a:	d109      	bne.n	800cea0 <HAL_TIM_PWM_Start+0x58>
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ce92:	b2db      	uxtb	r3, r3
 800ce94:	2b01      	cmp	r3, #1
 800ce96:	bf14      	ite	ne
 800ce98:	2301      	movne	r3, #1
 800ce9a:	2300      	moveq	r3, #0
 800ce9c:	b2db      	uxtb	r3, r3
 800ce9e:	e022      	b.n	800cee6 <HAL_TIM_PWM_Start+0x9e>
 800cea0:	683b      	ldr	r3, [r7, #0]
 800cea2:	2b0c      	cmp	r3, #12
 800cea4:	d109      	bne.n	800ceba <HAL_TIM_PWM_Start+0x72>
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ceac:	b2db      	uxtb	r3, r3
 800ceae:	2b01      	cmp	r3, #1
 800ceb0:	bf14      	ite	ne
 800ceb2:	2301      	movne	r3, #1
 800ceb4:	2300      	moveq	r3, #0
 800ceb6:	b2db      	uxtb	r3, r3
 800ceb8:	e015      	b.n	800cee6 <HAL_TIM_PWM_Start+0x9e>
 800ceba:	683b      	ldr	r3, [r7, #0]
 800cebc:	2b10      	cmp	r3, #16
 800cebe:	d109      	bne.n	800ced4 <HAL_TIM_PWM_Start+0x8c>
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800cec6:	b2db      	uxtb	r3, r3
 800cec8:	2b01      	cmp	r3, #1
 800ceca:	bf14      	ite	ne
 800cecc:	2301      	movne	r3, #1
 800cece:	2300      	moveq	r3, #0
 800ced0:	b2db      	uxtb	r3, r3
 800ced2:	e008      	b.n	800cee6 <HAL_TIM_PWM_Start+0x9e>
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800ceda:	b2db      	uxtb	r3, r3
 800cedc:	2b01      	cmp	r3, #1
 800cede:	bf14      	ite	ne
 800cee0:	2301      	movne	r3, #1
 800cee2:	2300      	moveq	r3, #0
 800cee4:	b2db      	uxtb	r3, r3
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d001      	beq.n	800ceee <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800ceea:	2301      	movs	r3, #1
 800ceec:	e0a6      	b.n	800d03c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ceee:	683b      	ldr	r3, [r7, #0]
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d104      	bne.n	800cefe <HAL_TIM_PWM_Start+0xb6>
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	2202      	movs	r2, #2
 800cef8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cefc:	e023      	b.n	800cf46 <HAL_TIM_PWM_Start+0xfe>
 800cefe:	683b      	ldr	r3, [r7, #0]
 800cf00:	2b04      	cmp	r3, #4
 800cf02:	d104      	bne.n	800cf0e <HAL_TIM_PWM_Start+0xc6>
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	2202      	movs	r2, #2
 800cf08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cf0c:	e01b      	b.n	800cf46 <HAL_TIM_PWM_Start+0xfe>
 800cf0e:	683b      	ldr	r3, [r7, #0]
 800cf10:	2b08      	cmp	r3, #8
 800cf12:	d104      	bne.n	800cf1e <HAL_TIM_PWM_Start+0xd6>
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	2202      	movs	r2, #2
 800cf18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cf1c:	e013      	b.n	800cf46 <HAL_TIM_PWM_Start+0xfe>
 800cf1e:	683b      	ldr	r3, [r7, #0]
 800cf20:	2b0c      	cmp	r3, #12
 800cf22:	d104      	bne.n	800cf2e <HAL_TIM_PWM_Start+0xe6>
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	2202      	movs	r2, #2
 800cf28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800cf2c:	e00b      	b.n	800cf46 <HAL_TIM_PWM_Start+0xfe>
 800cf2e:	683b      	ldr	r3, [r7, #0]
 800cf30:	2b10      	cmp	r3, #16
 800cf32:	d104      	bne.n	800cf3e <HAL_TIM_PWM_Start+0xf6>
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	2202      	movs	r2, #2
 800cf38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cf3c:	e003      	b.n	800cf46 <HAL_TIM_PWM_Start+0xfe>
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	2202      	movs	r2, #2
 800cf42:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	2201      	movs	r2, #1
 800cf4c:	6839      	ldr	r1, [r7, #0]
 800cf4e:	4618      	mov	r0, r3
 800cf50:	f001 fcec 	bl	800e92c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	4a3a      	ldr	r2, [pc, #232]	@ (800d044 <HAL_TIM_PWM_Start+0x1fc>)
 800cf5a:	4293      	cmp	r3, r2
 800cf5c:	d018      	beq.n	800cf90 <HAL_TIM_PWM_Start+0x148>
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	4a39      	ldr	r2, [pc, #228]	@ (800d048 <HAL_TIM_PWM_Start+0x200>)
 800cf64:	4293      	cmp	r3, r2
 800cf66:	d013      	beq.n	800cf90 <HAL_TIM_PWM_Start+0x148>
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	4a37      	ldr	r2, [pc, #220]	@ (800d04c <HAL_TIM_PWM_Start+0x204>)
 800cf6e:	4293      	cmp	r3, r2
 800cf70:	d00e      	beq.n	800cf90 <HAL_TIM_PWM_Start+0x148>
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	4a36      	ldr	r2, [pc, #216]	@ (800d050 <HAL_TIM_PWM_Start+0x208>)
 800cf78:	4293      	cmp	r3, r2
 800cf7a:	d009      	beq.n	800cf90 <HAL_TIM_PWM_Start+0x148>
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	4a34      	ldr	r2, [pc, #208]	@ (800d054 <HAL_TIM_PWM_Start+0x20c>)
 800cf82:	4293      	cmp	r3, r2
 800cf84:	d004      	beq.n	800cf90 <HAL_TIM_PWM_Start+0x148>
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	4a33      	ldr	r2, [pc, #204]	@ (800d058 <HAL_TIM_PWM_Start+0x210>)
 800cf8c:	4293      	cmp	r3, r2
 800cf8e:	d101      	bne.n	800cf94 <HAL_TIM_PWM_Start+0x14c>
 800cf90:	2301      	movs	r3, #1
 800cf92:	e000      	b.n	800cf96 <HAL_TIM_PWM_Start+0x14e>
 800cf94:	2300      	movs	r3, #0
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d007      	beq.n	800cfaa <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800cfa8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	4a25      	ldr	r2, [pc, #148]	@ (800d044 <HAL_TIM_PWM_Start+0x1fc>)
 800cfb0:	4293      	cmp	r3, r2
 800cfb2:	d022      	beq.n	800cffa <HAL_TIM_PWM_Start+0x1b2>
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cfbc:	d01d      	beq.n	800cffa <HAL_TIM_PWM_Start+0x1b2>
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	4a26      	ldr	r2, [pc, #152]	@ (800d05c <HAL_TIM_PWM_Start+0x214>)
 800cfc4:	4293      	cmp	r3, r2
 800cfc6:	d018      	beq.n	800cffa <HAL_TIM_PWM_Start+0x1b2>
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	4a24      	ldr	r2, [pc, #144]	@ (800d060 <HAL_TIM_PWM_Start+0x218>)
 800cfce:	4293      	cmp	r3, r2
 800cfd0:	d013      	beq.n	800cffa <HAL_TIM_PWM_Start+0x1b2>
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	4a23      	ldr	r2, [pc, #140]	@ (800d064 <HAL_TIM_PWM_Start+0x21c>)
 800cfd8:	4293      	cmp	r3, r2
 800cfda:	d00e      	beq.n	800cffa <HAL_TIM_PWM_Start+0x1b2>
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	4a19      	ldr	r2, [pc, #100]	@ (800d048 <HAL_TIM_PWM_Start+0x200>)
 800cfe2:	4293      	cmp	r3, r2
 800cfe4:	d009      	beq.n	800cffa <HAL_TIM_PWM_Start+0x1b2>
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	4a18      	ldr	r2, [pc, #96]	@ (800d04c <HAL_TIM_PWM_Start+0x204>)
 800cfec:	4293      	cmp	r3, r2
 800cfee:	d004      	beq.n	800cffa <HAL_TIM_PWM_Start+0x1b2>
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	4a18      	ldr	r2, [pc, #96]	@ (800d058 <HAL_TIM_PWM_Start+0x210>)
 800cff6:	4293      	cmp	r3, r2
 800cff8:	d115      	bne.n	800d026 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	689a      	ldr	r2, [r3, #8]
 800d000:	4b19      	ldr	r3, [pc, #100]	@ (800d068 <HAL_TIM_PWM_Start+0x220>)
 800d002:	4013      	ands	r3, r2
 800d004:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d006:	68fb      	ldr	r3, [r7, #12]
 800d008:	2b06      	cmp	r3, #6
 800d00a:	d015      	beq.n	800d038 <HAL_TIM_PWM_Start+0x1f0>
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d012:	d011      	beq.n	800d038 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	681a      	ldr	r2, [r3, #0]
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	f042 0201 	orr.w	r2, r2, #1
 800d022:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d024:	e008      	b.n	800d038 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	681a      	ldr	r2, [r3, #0]
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	f042 0201 	orr.w	r2, r2, #1
 800d034:	601a      	str	r2, [r3, #0]
 800d036:	e000      	b.n	800d03a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d038:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d03a:	2300      	movs	r3, #0
}
 800d03c:	4618      	mov	r0, r3
 800d03e:	3710      	adds	r7, #16
 800d040:	46bd      	mov	sp, r7
 800d042:	bd80      	pop	{r7, pc}
 800d044:	40012c00 	.word	0x40012c00
 800d048:	40013400 	.word	0x40013400
 800d04c:	40014000 	.word	0x40014000
 800d050:	40014400 	.word	0x40014400
 800d054:	40014800 	.word	0x40014800
 800d058:	40015000 	.word	0x40015000
 800d05c:	40000400 	.word	0x40000400
 800d060:	40000800 	.word	0x40000800
 800d064:	40000c00 	.word	0x40000c00
 800d068:	00010007 	.word	0x00010007

0800d06c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d06c:	b580      	push	{r7, lr}
 800d06e:	b082      	sub	sp, #8
 800d070:	af00      	add	r7, sp, #0
 800d072:	6078      	str	r0, [r7, #4]
 800d074:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	2200      	movs	r2, #0
 800d07c:	6839      	ldr	r1, [r7, #0]
 800d07e:	4618      	mov	r0, r3
 800d080:	f001 fc54 	bl	800e92c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	4a40      	ldr	r2, [pc, #256]	@ (800d18c <HAL_TIM_PWM_Stop+0x120>)
 800d08a:	4293      	cmp	r3, r2
 800d08c:	d018      	beq.n	800d0c0 <HAL_TIM_PWM_Stop+0x54>
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	4a3f      	ldr	r2, [pc, #252]	@ (800d190 <HAL_TIM_PWM_Stop+0x124>)
 800d094:	4293      	cmp	r3, r2
 800d096:	d013      	beq.n	800d0c0 <HAL_TIM_PWM_Stop+0x54>
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	4a3d      	ldr	r2, [pc, #244]	@ (800d194 <HAL_TIM_PWM_Stop+0x128>)
 800d09e:	4293      	cmp	r3, r2
 800d0a0:	d00e      	beq.n	800d0c0 <HAL_TIM_PWM_Stop+0x54>
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	4a3c      	ldr	r2, [pc, #240]	@ (800d198 <HAL_TIM_PWM_Stop+0x12c>)
 800d0a8:	4293      	cmp	r3, r2
 800d0aa:	d009      	beq.n	800d0c0 <HAL_TIM_PWM_Stop+0x54>
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	4a3a      	ldr	r2, [pc, #232]	@ (800d19c <HAL_TIM_PWM_Stop+0x130>)
 800d0b2:	4293      	cmp	r3, r2
 800d0b4:	d004      	beq.n	800d0c0 <HAL_TIM_PWM_Stop+0x54>
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	4a39      	ldr	r2, [pc, #228]	@ (800d1a0 <HAL_TIM_PWM_Stop+0x134>)
 800d0bc:	4293      	cmp	r3, r2
 800d0be:	d101      	bne.n	800d0c4 <HAL_TIM_PWM_Stop+0x58>
 800d0c0:	2301      	movs	r3, #1
 800d0c2:	e000      	b.n	800d0c6 <HAL_TIM_PWM_Stop+0x5a>
 800d0c4:	2300      	movs	r3, #0
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d017      	beq.n	800d0fa <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	6a1a      	ldr	r2, [r3, #32]
 800d0d0:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d0d4:	4013      	ands	r3, r2
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d10f      	bne.n	800d0fa <HAL_TIM_PWM_Stop+0x8e>
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	6a1a      	ldr	r2, [r3, #32]
 800d0e0:	f244 4344 	movw	r3, #17476	@ 0x4444
 800d0e4:	4013      	ands	r3, r2
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d107      	bne.n	800d0fa <HAL_TIM_PWM_Stop+0x8e>
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d0f8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	6a1a      	ldr	r2, [r3, #32]
 800d100:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d104:	4013      	ands	r3, r2
 800d106:	2b00      	cmp	r3, #0
 800d108:	d10f      	bne.n	800d12a <HAL_TIM_PWM_Stop+0xbe>
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	6a1a      	ldr	r2, [r3, #32]
 800d110:	f244 4344 	movw	r3, #17476	@ 0x4444
 800d114:	4013      	ands	r3, r2
 800d116:	2b00      	cmp	r3, #0
 800d118:	d107      	bne.n	800d12a <HAL_TIM_PWM_Stop+0xbe>
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	681a      	ldr	r2, [r3, #0]
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	f022 0201 	bic.w	r2, r2, #1
 800d128:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800d12a:	683b      	ldr	r3, [r7, #0]
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d104      	bne.n	800d13a <HAL_TIM_PWM_Stop+0xce>
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	2201      	movs	r2, #1
 800d134:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d138:	e023      	b.n	800d182 <HAL_TIM_PWM_Stop+0x116>
 800d13a:	683b      	ldr	r3, [r7, #0]
 800d13c:	2b04      	cmp	r3, #4
 800d13e:	d104      	bne.n	800d14a <HAL_TIM_PWM_Stop+0xde>
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	2201      	movs	r2, #1
 800d144:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d148:	e01b      	b.n	800d182 <HAL_TIM_PWM_Stop+0x116>
 800d14a:	683b      	ldr	r3, [r7, #0]
 800d14c:	2b08      	cmp	r3, #8
 800d14e:	d104      	bne.n	800d15a <HAL_TIM_PWM_Stop+0xee>
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	2201      	movs	r2, #1
 800d154:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d158:	e013      	b.n	800d182 <HAL_TIM_PWM_Stop+0x116>
 800d15a:	683b      	ldr	r3, [r7, #0]
 800d15c:	2b0c      	cmp	r3, #12
 800d15e:	d104      	bne.n	800d16a <HAL_TIM_PWM_Stop+0xfe>
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	2201      	movs	r2, #1
 800d164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d168:	e00b      	b.n	800d182 <HAL_TIM_PWM_Stop+0x116>
 800d16a:	683b      	ldr	r3, [r7, #0]
 800d16c:	2b10      	cmp	r3, #16
 800d16e:	d104      	bne.n	800d17a <HAL_TIM_PWM_Stop+0x10e>
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	2201      	movs	r2, #1
 800d174:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d178:	e003      	b.n	800d182 <HAL_TIM_PWM_Stop+0x116>
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	2201      	movs	r2, #1
 800d17e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800d182:	2300      	movs	r3, #0
}
 800d184:	4618      	mov	r0, r3
 800d186:	3708      	adds	r7, #8
 800d188:	46bd      	mov	sp, r7
 800d18a:	bd80      	pop	{r7, pc}
 800d18c:	40012c00 	.word	0x40012c00
 800d190:	40013400 	.word	0x40013400
 800d194:	40014000 	.word	0x40014000
 800d198:	40014400 	.word	0x40014400
 800d19c:	40014800 	.word	0x40014800
 800d1a0:	40015000 	.word	0x40015000

0800d1a4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800d1a4:	b580      	push	{r7, lr}
 800d1a6:	b082      	sub	sp, #8
 800d1a8:	af00      	add	r7, sp, #0
 800d1aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d101      	bne.n	800d1b6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800d1b2:	2301      	movs	r3, #1
 800d1b4:	e049      	b.n	800d24a <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d1bc:	b2db      	uxtb	r3, r3
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d106      	bne.n	800d1d0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	2200      	movs	r2, #0
 800d1c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800d1ca:	6878      	ldr	r0, [r7, #4]
 800d1cc:	f7fc f8fa 	bl	80093c4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	2202      	movs	r2, #2
 800d1d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	681a      	ldr	r2, [r3, #0]
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	3304      	adds	r3, #4
 800d1e0:	4619      	mov	r1, r3
 800d1e2:	4610      	mov	r0, r2
 800d1e4:	f000 fdfe 	bl	800dde4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	2201      	movs	r2, #1
 800d1ec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	2201      	movs	r2, #1
 800d1f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	2201      	movs	r2, #1
 800d1fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	2201      	movs	r2, #1
 800d204:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	2201      	movs	r2, #1
 800d20c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	2201      	movs	r2, #1
 800d214:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	2201      	movs	r2, #1
 800d21c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	2201      	movs	r2, #1
 800d224:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	2201      	movs	r2, #1
 800d22c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	2201      	movs	r2, #1
 800d234:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	2201      	movs	r2, #1
 800d23c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	2201      	movs	r2, #1
 800d244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d248:	2300      	movs	r3, #0
}
 800d24a:	4618      	mov	r0, r3
 800d24c:	3708      	adds	r7, #8
 800d24e:	46bd      	mov	sp, r7
 800d250:	bd80      	pop	{r7, pc}
	...

0800d254 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d254:	b580      	push	{r7, lr}
 800d256:	b084      	sub	sp, #16
 800d258:	af00      	add	r7, sp, #0
 800d25a:	6078      	str	r0, [r7, #4]
 800d25c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d25e:	2300      	movs	r3, #0
 800d260:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800d262:	683b      	ldr	r3, [r7, #0]
 800d264:	2b00      	cmp	r3, #0
 800d266:	d104      	bne.n	800d272 <HAL_TIM_IC_Start_IT+0x1e>
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d26e:	b2db      	uxtb	r3, r3
 800d270:	e023      	b.n	800d2ba <HAL_TIM_IC_Start_IT+0x66>
 800d272:	683b      	ldr	r3, [r7, #0]
 800d274:	2b04      	cmp	r3, #4
 800d276:	d104      	bne.n	800d282 <HAL_TIM_IC_Start_IT+0x2e>
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d27e:	b2db      	uxtb	r3, r3
 800d280:	e01b      	b.n	800d2ba <HAL_TIM_IC_Start_IT+0x66>
 800d282:	683b      	ldr	r3, [r7, #0]
 800d284:	2b08      	cmp	r3, #8
 800d286:	d104      	bne.n	800d292 <HAL_TIM_IC_Start_IT+0x3e>
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d28e:	b2db      	uxtb	r3, r3
 800d290:	e013      	b.n	800d2ba <HAL_TIM_IC_Start_IT+0x66>
 800d292:	683b      	ldr	r3, [r7, #0]
 800d294:	2b0c      	cmp	r3, #12
 800d296:	d104      	bne.n	800d2a2 <HAL_TIM_IC_Start_IT+0x4e>
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d29e:	b2db      	uxtb	r3, r3
 800d2a0:	e00b      	b.n	800d2ba <HAL_TIM_IC_Start_IT+0x66>
 800d2a2:	683b      	ldr	r3, [r7, #0]
 800d2a4:	2b10      	cmp	r3, #16
 800d2a6:	d104      	bne.n	800d2b2 <HAL_TIM_IC_Start_IT+0x5e>
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d2ae:	b2db      	uxtb	r3, r3
 800d2b0:	e003      	b.n	800d2ba <HAL_TIM_IC_Start_IT+0x66>
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d2b8:	b2db      	uxtb	r3, r3
 800d2ba:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800d2bc:	683b      	ldr	r3, [r7, #0]
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d104      	bne.n	800d2cc <HAL_TIM_IC_Start_IT+0x78>
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d2c8:	b2db      	uxtb	r3, r3
 800d2ca:	e013      	b.n	800d2f4 <HAL_TIM_IC_Start_IT+0xa0>
 800d2cc:	683b      	ldr	r3, [r7, #0]
 800d2ce:	2b04      	cmp	r3, #4
 800d2d0:	d104      	bne.n	800d2dc <HAL_TIM_IC_Start_IT+0x88>
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d2d8:	b2db      	uxtb	r3, r3
 800d2da:	e00b      	b.n	800d2f4 <HAL_TIM_IC_Start_IT+0xa0>
 800d2dc:	683b      	ldr	r3, [r7, #0]
 800d2de:	2b08      	cmp	r3, #8
 800d2e0:	d104      	bne.n	800d2ec <HAL_TIM_IC_Start_IT+0x98>
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800d2e8:	b2db      	uxtb	r3, r3
 800d2ea:	e003      	b.n	800d2f4 <HAL_TIM_IC_Start_IT+0xa0>
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800d2f2:	b2db      	uxtb	r3, r3
 800d2f4:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800d2f6:	7bbb      	ldrb	r3, [r7, #14]
 800d2f8:	2b01      	cmp	r3, #1
 800d2fa:	d102      	bne.n	800d302 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800d2fc:	7b7b      	ldrb	r3, [r7, #13]
 800d2fe:	2b01      	cmp	r3, #1
 800d300:	d001      	beq.n	800d306 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800d302:	2301      	movs	r3, #1
 800d304:	e0e2      	b.n	800d4cc <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d306:	683b      	ldr	r3, [r7, #0]
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d104      	bne.n	800d316 <HAL_TIM_IC_Start_IT+0xc2>
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	2202      	movs	r2, #2
 800d310:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d314:	e023      	b.n	800d35e <HAL_TIM_IC_Start_IT+0x10a>
 800d316:	683b      	ldr	r3, [r7, #0]
 800d318:	2b04      	cmp	r3, #4
 800d31a:	d104      	bne.n	800d326 <HAL_TIM_IC_Start_IT+0xd2>
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	2202      	movs	r2, #2
 800d320:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d324:	e01b      	b.n	800d35e <HAL_TIM_IC_Start_IT+0x10a>
 800d326:	683b      	ldr	r3, [r7, #0]
 800d328:	2b08      	cmp	r3, #8
 800d32a:	d104      	bne.n	800d336 <HAL_TIM_IC_Start_IT+0xe2>
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	2202      	movs	r2, #2
 800d330:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d334:	e013      	b.n	800d35e <HAL_TIM_IC_Start_IT+0x10a>
 800d336:	683b      	ldr	r3, [r7, #0]
 800d338:	2b0c      	cmp	r3, #12
 800d33a:	d104      	bne.n	800d346 <HAL_TIM_IC_Start_IT+0xf2>
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	2202      	movs	r2, #2
 800d340:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d344:	e00b      	b.n	800d35e <HAL_TIM_IC_Start_IT+0x10a>
 800d346:	683b      	ldr	r3, [r7, #0]
 800d348:	2b10      	cmp	r3, #16
 800d34a:	d104      	bne.n	800d356 <HAL_TIM_IC_Start_IT+0x102>
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	2202      	movs	r2, #2
 800d350:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d354:	e003      	b.n	800d35e <HAL_TIM_IC_Start_IT+0x10a>
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	2202      	movs	r2, #2
 800d35a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d35e:	683b      	ldr	r3, [r7, #0]
 800d360:	2b00      	cmp	r3, #0
 800d362:	d104      	bne.n	800d36e <HAL_TIM_IC_Start_IT+0x11a>
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	2202      	movs	r2, #2
 800d368:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d36c:	e013      	b.n	800d396 <HAL_TIM_IC_Start_IT+0x142>
 800d36e:	683b      	ldr	r3, [r7, #0]
 800d370:	2b04      	cmp	r3, #4
 800d372:	d104      	bne.n	800d37e <HAL_TIM_IC_Start_IT+0x12a>
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	2202      	movs	r2, #2
 800d378:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d37c:	e00b      	b.n	800d396 <HAL_TIM_IC_Start_IT+0x142>
 800d37e:	683b      	ldr	r3, [r7, #0]
 800d380:	2b08      	cmp	r3, #8
 800d382:	d104      	bne.n	800d38e <HAL_TIM_IC_Start_IT+0x13a>
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	2202      	movs	r2, #2
 800d388:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d38c:	e003      	b.n	800d396 <HAL_TIM_IC_Start_IT+0x142>
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	2202      	movs	r2, #2
 800d392:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800d396:	683b      	ldr	r3, [r7, #0]
 800d398:	2b0c      	cmp	r3, #12
 800d39a:	d841      	bhi.n	800d420 <HAL_TIM_IC_Start_IT+0x1cc>
 800d39c:	a201      	add	r2, pc, #4	@ (adr r2, 800d3a4 <HAL_TIM_IC_Start_IT+0x150>)
 800d39e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3a2:	bf00      	nop
 800d3a4:	0800d3d9 	.word	0x0800d3d9
 800d3a8:	0800d421 	.word	0x0800d421
 800d3ac:	0800d421 	.word	0x0800d421
 800d3b0:	0800d421 	.word	0x0800d421
 800d3b4:	0800d3eb 	.word	0x0800d3eb
 800d3b8:	0800d421 	.word	0x0800d421
 800d3bc:	0800d421 	.word	0x0800d421
 800d3c0:	0800d421 	.word	0x0800d421
 800d3c4:	0800d3fd 	.word	0x0800d3fd
 800d3c8:	0800d421 	.word	0x0800d421
 800d3cc:	0800d421 	.word	0x0800d421
 800d3d0:	0800d421 	.word	0x0800d421
 800d3d4:	0800d40f 	.word	0x0800d40f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	68da      	ldr	r2, [r3, #12]
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	f042 0202 	orr.w	r2, r2, #2
 800d3e6:	60da      	str	r2, [r3, #12]
      break;
 800d3e8:	e01d      	b.n	800d426 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	68da      	ldr	r2, [r3, #12]
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	f042 0204 	orr.w	r2, r2, #4
 800d3f8:	60da      	str	r2, [r3, #12]
      break;
 800d3fa:	e014      	b.n	800d426 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	68da      	ldr	r2, [r3, #12]
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	f042 0208 	orr.w	r2, r2, #8
 800d40a:	60da      	str	r2, [r3, #12]
      break;
 800d40c:	e00b      	b.n	800d426 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	68da      	ldr	r2, [r3, #12]
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	f042 0210 	orr.w	r2, r2, #16
 800d41c:	60da      	str	r2, [r3, #12]
      break;
 800d41e:	e002      	b.n	800d426 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800d420:	2301      	movs	r3, #1
 800d422:	73fb      	strb	r3, [r7, #15]
      break;
 800d424:	bf00      	nop
  }

  if (status == HAL_OK)
 800d426:	7bfb      	ldrb	r3, [r7, #15]
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d14e      	bne.n	800d4ca <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	2201      	movs	r2, #1
 800d432:	6839      	ldr	r1, [r7, #0]
 800d434:	4618      	mov	r0, r3
 800d436:	f001 fa79 	bl	800e92c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	4a25      	ldr	r2, [pc, #148]	@ (800d4d4 <HAL_TIM_IC_Start_IT+0x280>)
 800d440:	4293      	cmp	r3, r2
 800d442:	d022      	beq.n	800d48a <HAL_TIM_IC_Start_IT+0x236>
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d44c:	d01d      	beq.n	800d48a <HAL_TIM_IC_Start_IT+0x236>
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	681b      	ldr	r3, [r3, #0]
 800d452:	4a21      	ldr	r2, [pc, #132]	@ (800d4d8 <HAL_TIM_IC_Start_IT+0x284>)
 800d454:	4293      	cmp	r3, r2
 800d456:	d018      	beq.n	800d48a <HAL_TIM_IC_Start_IT+0x236>
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	4a1f      	ldr	r2, [pc, #124]	@ (800d4dc <HAL_TIM_IC_Start_IT+0x288>)
 800d45e:	4293      	cmp	r3, r2
 800d460:	d013      	beq.n	800d48a <HAL_TIM_IC_Start_IT+0x236>
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	4a1e      	ldr	r2, [pc, #120]	@ (800d4e0 <HAL_TIM_IC_Start_IT+0x28c>)
 800d468:	4293      	cmp	r3, r2
 800d46a:	d00e      	beq.n	800d48a <HAL_TIM_IC_Start_IT+0x236>
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	4a1c      	ldr	r2, [pc, #112]	@ (800d4e4 <HAL_TIM_IC_Start_IT+0x290>)
 800d472:	4293      	cmp	r3, r2
 800d474:	d009      	beq.n	800d48a <HAL_TIM_IC_Start_IT+0x236>
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	4a1b      	ldr	r2, [pc, #108]	@ (800d4e8 <HAL_TIM_IC_Start_IT+0x294>)
 800d47c:	4293      	cmp	r3, r2
 800d47e:	d004      	beq.n	800d48a <HAL_TIM_IC_Start_IT+0x236>
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	4a19      	ldr	r2, [pc, #100]	@ (800d4ec <HAL_TIM_IC_Start_IT+0x298>)
 800d486:	4293      	cmp	r3, r2
 800d488:	d115      	bne.n	800d4b6 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	689a      	ldr	r2, [r3, #8]
 800d490:	4b17      	ldr	r3, [pc, #92]	@ (800d4f0 <HAL_TIM_IC_Start_IT+0x29c>)
 800d492:	4013      	ands	r3, r2
 800d494:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d496:	68bb      	ldr	r3, [r7, #8]
 800d498:	2b06      	cmp	r3, #6
 800d49a:	d015      	beq.n	800d4c8 <HAL_TIM_IC_Start_IT+0x274>
 800d49c:	68bb      	ldr	r3, [r7, #8]
 800d49e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d4a2:	d011      	beq.n	800d4c8 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	681a      	ldr	r2, [r3, #0]
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	f042 0201 	orr.w	r2, r2, #1
 800d4b2:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d4b4:	e008      	b.n	800d4c8 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	681a      	ldr	r2, [r3, #0]
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	f042 0201 	orr.w	r2, r2, #1
 800d4c4:	601a      	str	r2, [r3, #0]
 800d4c6:	e000      	b.n	800d4ca <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d4c8:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800d4ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4cc:	4618      	mov	r0, r3
 800d4ce:	3710      	adds	r7, #16
 800d4d0:	46bd      	mov	sp, r7
 800d4d2:	bd80      	pop	{r7, pc}
 800d4d4:	40012c00 	.word	0x40012c00
 800d4d8:	40000400 	.word	0x40000400
 800d4dc:	40000800 	.word	0x40000800
 800d4e0:	40000c00 	.word	0x40000c00
 800d4e4:	40013400 	.word	0x40013400
 800d4e8:	40014000 	.word	0x40014000
 800d4ec:	40015000 	.word	0x40015000
 800d4f0:	00010007 	.word	0x00010007

0800d4f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d4f4:	b580      	push	{r7, lr}
 800d4f6:	b084      	sub	sp, #16
 800d4f8:	af00      	add	r7, sp, #0
 800d4fa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	68db      	ldr	r3, [r3, #12]
 800d502:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	691b      	ldr	r3, [r3, #16]
 800d50a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800d50c:	68bb      	ldr	r3, [r7, #8]
 800d50e:	f003 0302 	and.w	r3, r3, #2
 800d512:	2b00      	cmp	r3, #0
 800d514:	d020      	beq.n	800d558 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	f003 0302 	and.w	r3, r3, #2
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d01b      	beq.n	800d558 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	f06f 0202 	mvn.w	r2, #2
 800d528:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	2201      	movs	r2, #1
 800d52e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	699b      	ldr	r3, [r3, #24]
 800d536:	f003 0303 	and.w	r3, r3, #3
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d003      	beq.n	800d546 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d53e:	6878      	ldr	r0, [r7, #4]
 800d540:	f7fa fedd 	bl	80082fe <HAL_TIM_IC_CaptureCallback>
 800d544:	e005      	b.n	800d552 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d546:	6878      	ldr	r0, [r7, #4]
 800d548:	f000 fc2e 	bl	800dda8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d54c:	6878      	ldr	r0, [r7, #4]
 800d54e:	f000 fc35 	bl	800ddbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	2200      	movs	r2, #0
 800d556:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800d558:	68bb      	ldr	r3, [r7, #8]
 800d55a:	f003 0304 	and.w	r3, r3, #4
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d020      	beq.n	800d5a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	f003 0304 	and.w	r3, r3, #4
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d01b      	beq.n	800d5a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	f06f 0204 	mvn.w	r2, #4
 800d574:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	2202      	movs	r2, #2
 800d57a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	699b      	ldr	r3, [r3, #24]
 800d582:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d586:	2b00      	cmp	r3, #0
 800d588:	d003      	beq.n	800d592 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d58a:	6878      	ldr	r0, [r7, #4]
 800d58c:	f7fa feb7 	bl	80082fe <HAL_TIM_IC_CaptureCallback>
 800d590:	e005      	b.n	800d59e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d592:	6878      	ldr	r0, [r7, #4]
 800d594:	f000 fc08 	bl	800dda8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d598:	6878      	ldr	r0, [r7, #4]
 800d59a:	f000 fc0f 	bl	800ddbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	2200      	movs	r2, #0
 800d5a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800d5a4:	68bb      	ldr	r3, [r7, #8]
 800d5a6:	f003 0308 	and.w	r3, r3, #8
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d020      	beq.n	800d5f0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	f003 0308 	and.w	r3, r3, #8
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d01b      	beq.n	800d5f0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	f06f 0208 	mvn.w	r2, #8
 800d5c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	2204      	movs	r2, #4
 800d5c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	69db      	ldr	r3, [r3, #28]
 800d5ce:	f003 0303 	and.w	r3, r3, #3
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d003      	beq.n	800d5de <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d5d6:	6878      	ldr	r0, [r7, #4]
 800d5d8:	f7fa fe91 	bl	80082fe <HAL_TIM_IC_CaptureCallback>
 800d5dc:	e005      	b.n	800d5ea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d5de:	6878      	ldr	r0, [r7, #4]
 800d5e0:	f000 fbe2 	bl	800dda8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d5e4:	6878      	ldr	r0, [r7, #4]
 800d5e6:	f000 fbe9 	bl	800ddbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	2200      	movs	r2, #0
 800d5ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800d5f0:	68bb      	ldr	r3, [r7, #8]
 800d5f2:	f003 0310 	and.w	r3, r3, #16
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d020      	beq.n	800d63c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	f003 0310 	and.w	r3, r3, #16
 800d600:	2b00      	cmp	r3, #0
 800d602:	d01b      	beq.n	800d63c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	f06f 0210 	mvn.w	r2, #16
 800d60c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	2208      	movs	r2, #8
 800d612:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	69db      	ldr	r3, [r3, #28]
 800d61a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d003      	beq.n	800d62a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d622:	6878      	ldr	r0, [r7, #4]
 800d624:	f7fa fe6b 	bl	80082fe <HAL_TIM_IC_CaptureCallback>
 800d628:	e005      	b.n	800d636 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d62a:	6878      	ldr	r0, [r7, #4]
 800d62c:	f000 fbbc 	bl	800dda8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d630:	6878      	ldr	r0, [r7, #4]
 800d632:	f000 fbc3 	bl	800ddbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	2200      	movs	r2, #0
 800d63a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800d63c:	68bb      	ldr	r3, [r7, #8]
 800d63e:	f003 0301 	and.w	r3, r3, #1
 800d642:	2b00      	cmp	r3, #0
 800d644:	d00c      	beq.n	800d660 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	f003 0301 	and.w	r3, r3, #1
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d007      	beq.n	800d660 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	f06f 0201 	mvn.w	r2, #1
 800d658:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d65a:	6878      	ldr	r0, [r7, #4]
 800d65c:	f7fa fe60 	bl	8008320 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d660:	68bb      	ldr	r3, [r7, #8]
 800d662:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d666:	2b00      	cmp	r3, #0
 800d668:	d104      	bne.n	800d674 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800d66a:	68bb      	ldr	r3, [r7, #8]
 800d66c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d670:	2b00      	cmp	r3, #0
 800d672:	d00c      	beq.n	800d68e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d007      	beq.n	800d68e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800d686:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d688:	6878      	ldr	r0, [r7, #4]
 800d68a:	f001 faa9 	bl	800ebe0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800d68e:	68bb      	ldr	r3, [r7, #8]
 800d690:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d694:	2b00      	cmp	r3, #0
 800d696:	d00c      	beq.n	800d6b2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	d007      	beq.n	800d6b2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800d6aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d6ac:	6878      	ldr	r0, [r7, #4]
 800d6ae:	f001 faa1 	bl	800ebf4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800d6b2:	68bb      	ldr	r3, [r7, #8]
 800d6b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d00c      	beq.n	800d6d6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	d007      	beq.n	800d6d6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800d6ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d6d0:	6878      	ldr	r0, [r7, #4]
 800d6d2:	f000 fb7d 	bl	800ddd0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800d6d6:	68bb      	ldr	r3, [r7, #8]
 800d6d8:	f003 0320 	and.w	r3, r3, #32
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	d00c      	beq.n	800d6fa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	f003 0320 	and.w	r3, r3, #32
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d007      	beq.n	800d6fa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	f06f 0220 	mvn.w	r2, #32
 800d6f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d6f4:	6878      	ldr	r0, [r7, #4]
 800d6f6:	f001 fa69 	bl	800ebcc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800d6fa:	68bb      	ldr	r3, [r7, #8]
 800d6fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d700:	2b00      	cmp	r3, #0
 800d702:	d00c      	beq.n	800d71e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d007      	beq.n	800d71e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800d716:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800d718:	6878      	ldr	r0, [r7, #4]
 800d71a:	f001 fa75 	bl	800ec08 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800d71e:	68bb      	ldr	r3, [r7, #8]
 800d720:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800d724:	2b00      	cmp	r3, #0
 800d726:	d00c      	beq.n	800d742 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d007      	beq.n	800d742 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800d73a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800d73c:	6878      	ldr	r0, [r7, #4]
 800d73e:	f001 fa6d 	bl	800ec1c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800d742:	68bb      	ldr	r3, [r7, #8]
 800d744:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d00c      	beq.n	800d766 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800d74c:	68fb      	ldr	r3, [r7, #12]
 800d74e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d752:	2b00      	cmp	r3, #0
 800d754:	d007      	beq.n	800d766 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800d75e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800d760:	6878      	ldr	r0, [r7, #4]
 800d762:	f001 fa65 	bl	800ec30 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800d766:	68bb      	ldr	r3, [r7, #8]
 800d768:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d00c      	beq.n	800d78a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d776:	2b00      	cmp	r3, #0
 800d778:	d007      	beq.n	800d78a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800d782:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800d784:	6878      	ldr	r0, [r7, #4]
 800d786:	f001 fa5d 	bl	800ec44 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d78a:	bf00      	nop
 800d78c:	3710      	adds	r7, #16
 800d78e:	46bd      	mov	sp, r7
 800d790:	bd80      	pop	{r7, pc}

0800d792 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800d792:	b580      	push	{r7, lr}
 800d794:	b086      	sub	sp, #24
 800d796:	af00      	add	r7, sp, #0
 800d798:	60f8      	str	r0, [r7, #12]
 800d79a:	60b9      	str	r1, [r7, #8]
 800d79c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d79e:	2300      	movs	r3, #0
 800d7a0:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d7a2:	68fb      	ldr	r3, [r7, #12]
 800d7a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d7a8:	2b01      	cmp	r3, #1
 800d7aa:	d101      	bne.n	800d7b0 <HAL_TIM_IC_ConfigChannel+0x1e>
 800d7ac:	2302      	movs	r3, #2
 800d7ae:	e088      	b.n	800d8c2 <HAL_TIM_IC_ConfigChannel+0x130>
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	2201      	movs	r2, #1
 800d7b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d11b      	bne.n	800d7f6 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800d7be:	68fb      	ldr	r3, [r7, #12]
 800d7c0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800d7c2:	68bb      	ldr	r3, [r7, #8]
 800d7c4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800d7c6:	68bb      	ldr	r3, [r7, #8]
 800d7c8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800d7ca:	68bb      	ldr	r3, [r7, #8]
 800d7cc:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800d7ce:	f000 fee7 	bl	800e5a0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	699a      	ldr	r2, [r3, #24]
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	f022 020c 	bic.w	r2, r2, #12
 800d7e0:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	6999      	ldr	r1, [r3, #24]
 800d7e8:	68bb      	ldr	r3, [r7, #8]
 800d7ea:	689a      	ldr	r2, [r3, #8]
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	430a      	orrs	r2, r1
 800d7f2:	619a      	str	r2, [r3, #24]
 800d7f4:	e060      	b.n	800d8b8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	2b04      	cmp	r3, #4
 800d7fa:	d11c      	bne.n	800d836 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800d800:	68bb      	ldr	r3, [r7, #8]
 800d802:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800d804:	68bb      	ldr	r3, [r7, #8]
 800d806:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800d808:	68bb      	ldr	r3, [r7, #8]
 800d80a:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800d80c:	f000 ff6b 	bl	800e6e6 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	699a      	ldr	r2, [r3, #24]
 800d816:	68fb      	ldr	r3, [r7, #12]
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800d81e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	6999      	ldr	r1, [r3, #24]
 800d826:	68bb      	ldr	r3, [r7, #8]
 800d828:	689b      	ldr	r3, [r3, #8]
 800d82a:	021a      	lsls	r2, r3, #8
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	430a      	orrs	r2, r1
 800d832:	619a      	str	r2, [r3, #24]
 800d834:	e040      	b.n	800d8b8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	2b08      	cmp	r3, #8
 800d83a:	d11b      	bne.n	800d874 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800d840:	68bb      	ldr	r3, [r7, #8]
 800d842:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800d844:	68bb      	ldr	r3, [r7, #8]
 800d846:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800d848:	68bb      	ldr	r3, [r7, #8]
 800d84a:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800d84c:	f000 ffb8 	bl	800e7c0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	69da      	ldr	r2, [r3, #28]
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	f022 020c 	bic.w	r2, r2, #12
 800d85e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	69d9      	ldr	r1, [r3, #28]
 800d866:	68bb      	ldr	r3, [r7, #8]
 800d868:	689a      	ldr	r2, [r3, #8]
 800d86a:	68fb      	ldr	r3, [r7, #12]
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	430a      	orrs	r2, r1
 800d870:	61da      	str	r2, [r3, #28]
 800d872:	e021      	b.n	800d8b8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	2b0c      	cmp	r3, #12
 800d878:	d11c      	bne.n	800d8b4 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800d87e:	68bb      	ldr	r3, [r7, #8]
 800d880:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800d882:	68bb      	ldr	r3, [r7, #8]
 800d884:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800d886:	68bb      	ldr	r3, [r7, #8]
 800d888:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800d88a:	f000 ffd5 	bl	800e838 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800d88e:	68fb      	ldr	r3, [r7, #12]
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	69da      	ldr	r2, [r3, #28]
 800d894:	68fb      	ldr	r3, [r7, #12]
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800d89c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	69d9      	ldr	r1, [r3, #28]
 800d8a4:	68bb      	ldr	r3, [r7, #8]
 800d8a6:	689b      	ldr	r3, [r3, #8]
 800d8a8:	021a      	lsls	r2, r3, #8
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	430a      	orrs	r2, r1
 800d8b0:	61da      	str	r2, [r3, #28]
 800d8b2:	e001      	b.n	800d8b8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800d8b4:	2301      	movs	r3, #1
 800d8b6:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	2200      	movs	r2, #0
 800d8bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d8c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d8c2:	4618      	mov	r0, r3
 800d8c4:	3718      	adds	r7, #24
 800d8c6:	46bd      	mov	sp, r7
 800d8c8:	bd80      	pop	{r7, pc}
	...

0800d8cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d8cc:	b580      	push	{r7, lr}
 800d8ce:	b086      	sub	sp, #24
 800d8d0:	af00      	add	r7, sp, #0
 800d8d2:	60f8      	str	r0, [r7, #12]
 800d8d4:	60b9      	str	r1, [r7, #8]
 800d8d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d8d8:	2300      	movs	r3, #0
 800d8da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d8dc:	68fb      	ldr	r3, [r7, #12]
 800d8de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d8e2:	2b01      	cmp	r3, #1
 800d8e4:	d101      	bne.n	800d8ea <HAL_TIM_PWM_ConfigChannel+0x1e>
 800d8e6:	2302      	movs	r3, #2
 800d8e8:	e0ff      	b.n	800daea <HAL_TIM_PWM_ConfigChannel+0x21e>
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	2201      	movs	r2, #1
 800d8ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	2b14      	cmp	r3, #20
 800d8f6:	f200 80f0 	bhi.w	800dada <HAL_TIM_PWM_ConfigChannel+0x20e>
 800d8fa:	a201      	add	r2, pc, #4	@ (adr r2, 800d900 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800d8fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d900:	0800d955 	.word	0x0800d955
 800d904:	0800dadb 	.word	0x0800dadb
 800d908:	0800dadb 	.word	0x0800dadb
 800d90c:	0800dadb 	.word	0x0800dadb
 800d910:	0800d995 	.word	0x0800d995
 800d914:	0800dadb 	.word	0x0800dadb
 800d918:	0800dadb 	.word	0x0800dadb
 800d91c:	0800dadb 	.word	0x0800dadb
 800d920:	0800d9d7 	.word	0x0800d9d7
 800d924:	0800dadb 	.word	0x0800dadb
 800d928:	0800dadb 	.word	0x0800dadb
 800d92c:	0800dadb 	.word	0x0800dadb
 800d930:	0800da17 	.word	0x0800da17
 800d934:	0800dadb 	.word	0x0800dadb
 800d938:	0800dadb 	.word	0x0800dadb
 800d93c:	0800dadb 	.word	0x0800dadb
 800d940:	0800da59 	.word	0x0800da59
 800d944:	0800dadb 	.word	0x0800dadb
 800d948:	0800dadb 	.word	0x0800dadb
 800d94c:	0800dadb 	.word	0x0800dadb
 800d950:	0800da99 	.word	0x0800da99
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d954:	68fb      	ldr	r3, [r7, #12]
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	68b9      	ldr	r1, [r7, #8]
 800d95a:	4618      	mov	r0, r3
 800d95c:	f000 faf6 	bl	800df4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d960:	68fb      	ldr	r3, [r7, #12]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	699a      	ldr	r2, [r3, #24]
 800d966:	68fb      	ldr	r3, [r7, #12]
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	f042 0208 	orr.w	r2, r2, #8
 800d96e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	699a      	ldr	r2, [r3, #24]
 800d976:	68fb      	ldr	r3, [r7, #12]
 800d978:	681b      	ldr	r3, [r3, #0]
 800d97a:	f022 0204 	bic.w	r2, r2, #4
 800d97e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	6999      	ldr	r1, [r3, #24]
 800d986:	68bb      	ldr	r3, [r7, #8]
 800d988:	691a      	ldr	r2, [r3, #16]
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	430a      	orrs	r2, r1
 800d990:	619a      	str	r2, [r3, #24]
      break;
 800d992:	e0a5      	b.n	800dae0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	68b9      	ldr	r1, [r7, #8]
 800d99a:	4618      	mov	r0, r3
 800d99c:	f000 fb70 	bl	800e080 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	699a      	ldr	r2, [r3, #24]
 800d9a6:	68fb      	ldr	r3, [r7, #12]
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d9ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d9b0:	68fb      	ldr	r3, [r7, #12]
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	699a      	ldr	r2, [r3, #24]
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d9be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d9c0:	68fb      	ldr	r3, [r7, #12]
 800d9c2:	681b      	ldr	r3, [r3, #0]
 800d9c4:	6999      	ldr	r1, [r3, #24]
 800d9c6:	68bb      	ldr	r3, [r7, #8]
 800d9c8:	691b      	ldr	r3, [r3, #16]
 800d9ca:	021a      	lsls	r2, r3, #8
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	430a      	orrs	r2, r1
 800d9d2:	619a      	str	r2, [r3, #24]
      break;
 800d9d4:	e084      	b.n	800dae0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d9d6:	68fb      	ldr	r3, [r7, #12]
 800d9d8:	681b      	ldr	r3, [r3, #0]
 800d9da:	68b9      	ldr	r1, [r7, #8]
 800d9dc:	4618      	mov	r0, r3
 800d9de:	f000 fbe3 	bl	800e1a8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	681b      	ldr	r3, [r3, #0]
 800d9e6:	69da      	ldr	r2, [r3, #28]
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	f042 0208 	orr.w	r2, r2, #8
 800d9f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	69da      	ldr	r2, [r3, #28]
 800d9f8:	68fb      	ldr	r3, [r7, #12]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	f022 0204 	bic.w	r2, r2, #4
 800da00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	681b      	ldr	r3, [r3, #0]
 800da06:	69d9      	ldr	r1, [r3, #28]
 800da08:	68bb      	ldr	r3, [r7, #8]
 800da0a:	691a      	ldr	r2, [r3, #16]
 800da0c:	68fb      	ldr	r3, [r7, #12]
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	430a      	orrs	r2, r1
 800da12:	61da      	str	r2, [r3, #28]
      break;
 800da14:	e064      	b.n	800dae0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800da16:	68fb      	ldr	r3, [r7, #12]
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	68b9      	ldr	r1, [r7, #8]
 800da1c:	4618      	mov	r0, r3
 800da1e:	f000 fc55 	bl	800e2cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	681b      	ldr	r3, [r3, #0]
 800da26:	69da      	ldr	r2, [r3, #28]
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800da30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800da32:	68fb      	ldr	r3, [r7, #12]
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	69da      	ldr	r2, [r3, #28]
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800da40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	69d9      	ldr	r1, [r3, #28]
 800da48:	68bb      	ldr	r3, [r7, #8]
 800da4a:	691b      	ldr	r3, [r3, #16]
 800da4c:	021a      	lsls	r2, r3, #8
 800da4e:	68fb      	ldr	r3, [r7, #12]
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	430a      	orrs	r2, r1
 800da54:	61da      	str	r2, [r3, #28]
      break;
 800da56:	e043      	b.n	800dae0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	68b9      	ldr	r1, [r7, #8]
 800da5e:	4618      	mov	r0, r3
 800da60:	f000 fcc8 	bl	800e3f4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	f042 0208 	orr.w	r2, r2, #8
 800da72:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	681b      	ldr	r3, [r3, #0]
 800da7e:	f022 0204 	bic.w	r2, r2, #4
 800da82:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800da8a:	68bb      	ldr	r3, [r7, #8]
 800da8c:	691a      	ldr	r2, [r3, #16]
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	430a      	orrs	r2, r1
 800da94:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800da96:	e023      	b.n	800dae0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800da98:	68fb      	ldr	r3, [r7, #12]
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	68b9      	ldr	r1, [r7, #8]
 800da9e:	4618      	mov	r0, r3
 800daa0:	f000 fd12 	bl	800e4c8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	681b      	ldr	r3, [r3, #0]
 800daa8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dab2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dac2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800daca:	68bb      	ldr	r3, [r7, #8]
 800dacc:	691b      	ldr	r3, [r3, #16]
 800dace:	021a      	lsls	r2, r3, #8
 800dad0:	68fb      	ldr	r3, [r7, #12]
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	430a      	orrs	r2, r1
 800dad6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800dad8:	e002      	b.n	800dae0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800dada:	2301      	movs	r3, #1
 800dadc:	75fb      	strb	r3, [r7, #23]
      break;
 800dade:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800dae0:	68fb      	ldr	r3, [r7, #12]
 800dae2:	2200      	movs	r2, #0
 800dae4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800dae8:	7dfb      	ldrb	r3, [r7, #23]
}
 800daea:	4618      	mov	r0, r3
 800daec:	3718      	adds	r7, #24
 800daee:	46bd      	mov	sp, r7
 800daf0:	bd80      	pop	{r7, pc}
 800daf2:	bf00      	nop

0800daf4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800daf4:	b580      	push	{r7, lr}
 800daf6:	b084      	sub	sp, #16
 800daf8:	af00      	add	r7, sp, #0
 800dafa:	6078      	str	r0, [r7, #4]
 800dafc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800dafe:	2300      	movs	r3, #0
 800db00:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800db08:	2b01      	cmp	r3, #1
 800db0a:	d101      	bne.n	800db10 <HAL_TIM_ConfigClockSource+0x1c>
 800db0c:	2302      	movs	r3, #2
 800db0e:	e0f6      	b.n	800dcfe <HAL_TIM_ConfigClockSource+0x20a>
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	2201      	movs	r2, #1
 800db14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	2202      	movs	r2, #2
 800db1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	689b      	ldr	r3, [r3, #8]
 800db26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800db28:	68bb      	ldr	r3, [r7, #8]
 800db2a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800db2e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800db32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800db34:	68bb      	ldr	r3, [r7, #8]
 800db36:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800db3a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	68ba      	ldr	r2, [r7, #8]
 800db42:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800db44:	683b      	ldr	r3, [r7, #0]
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	4a6f      	ldr	r2, [pc, #444]	@ (800dd08 <HAL_TIM_ConfigClockSource+0x214>)
 800db4a:	4293      	cmp	r3, r2
 800db4c:	f000 80c1 	beq.w	800dcd2 <HAL_TIM_ConfigClockSource+0x1de>
 800db50:	4a6d      	ldr	r2, [pc, #436]	@ (800dd08 <HAL_TIM_ConfigClockSource+0x214>)
 800db52:	4293      	cmp	r3, r2
 800db54:	f200 80c6 	bhi.w	800dce4 <HAL_TIM_ConfigClockSource+0x1f0>
 800db58:	4a6c      	ldr	r2, [pc, #432]	@ (800dd0c <HAL_TIM_ConfigClockSource+0x218>)
 800db5a:	4293      	cmp	r3, r2
 800db5c:	f000 80b9 	beq.w	800dcd2 <HAL_TIM_ConfigClockSource+0x1de>
 800db60:	4a6a      	ldr	r2, [pc, #424]	@ (800dd0c <HAL_TIM_ConfigClockSource+0x218>)
 800db62:	4293      	cmp	r3, r2
 800db64:	f200 80be 	bhi.w	800dce4 <HAL_TIM_ConfigClockSource+0x1f0>
 800db68:	4a69      	ldr	r2, [pc, #420]	@ (800dd10 <HAL_TIM_ConfigClockSource+0x21c>)
 800db6a:	4293      	cmp	r3, r2
 800db6c:	f000 80b1 	beq.w	800dcd2 <HAL_TIM_ConfigClockSource+0x1de>
 800db70:	4a67      	ldr	r2, [pc, #412]	@ (800dd10 <HAL_TIM_ConfigClockSource+0x21c>)
 800db72:	4293      	cmp	r3, r2
 800db74:	f200 80b6 	bhi.w	800dce4 <HAL_TIM_ConfigClockSource+0x1f0>
 800db78:	4a66      	ldr	r2, [pc, #408]	@ (800dd14 <HAL_TIM_ConfigClockSource+0x220>)
 800db7a:	4293      	cmp	r3, r2
 800db7c:	f000 80a9 	beq.w	800dcd2 <HAL_TIM_ConfigClockSource+0x1de>
 800db80:	4a64      	ldr	r2, [pc, #400]	@ (800dd14 <HAL_TIM_ConfigClockSource+0x220>)
 800db82:	4293      	cmp	r3, r2
 800db84:	f200 80ae 	bhi.w	800dce4 <HAL_TIM_ConfigClockSource+0x1f0>
 800db88:	4a63      	ldr	r2, [pc, #396]	@ (800dd18 <HAL_TIM_ConfigClockSource+0x224>)
 800db8a:	4293      	cmp	r3, r2
 800db8c:	f000 80a1 	beq.w	800dcd2 <HAL_TIM_ConfigClockSource+0x1de>
 800db90:	4a61      	ldr	r2, [pc, #388]	@ (800dd18 <HAL_TIM_ConfigClockSource+0x224>)
 800db92:	4293      	cmp	r3, r2
 800db94:	f200 80a6 	bhi.w	800dce4 <HAL_TIM_ConfigClockSource+0x1f0>
 800db98:	4a60      	ldr	r2, [pc, #384]	@ (800dd1c <HAL_TIM_ConfigClockSource+0x228>)
 800db9a:	4293      	cmp	r3, r2
 800db9c:	f000 8099 	beq.w	800dcd2 <HAL_TIM_ConfigClockSource+0x1de>
 800dba0:	4a5e      	ldr	r2, [pc, #376]	@ (800dd1c <HAL_TIM_ConfigClockSource+0x228>)
 800dba2:	4293      	cmp	r3, r2
 800dba4:	f200 809e 	bhi.w	800dce4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dba8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800dbac:	f000 8091 	beq.w	800dcd2 <HAL_TIM_ConfigClockSource+0x1de>
 800dbb0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800dbb4:	f200 8096 	bhi.w	800dce4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dbb8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dbbc:	f000 8089 	beq.w	800dcd2 <HAL_TIM_ConfigClockSource+0x1de>
 800dbc0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dbc4:	f200 808e 	bhi.w	800dce4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dbc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dbcc:	d03e      	beq.n	800dc4c <HAL_TIM_ConfigClockSource+0x158>
 800dbce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dbd2:	f200 8087 	bhi.w	800dce4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dbd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dbda:	f000 8086 	beq.w	800dcea <HAL_TIM_ConfigClockSource+0x1f6>
 800dbde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dbe2:	d87f      	bhi.n	800dce4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dbe4:	2b70      	cmp	r3, #112	@ 0x70
 800dbe6:	d01a      	beq.n	800dc1e <HAL_TIM_ConfigClockSource+0x12a>
 800dbe8:	2b70      	cmp	r3, #112	@ 0x70
 800dbea:	d87b      	bhi.n	800dce4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dbec:	2b60      	cmp	r3, #96	@ 0x60
 800dbee:	d050      	beq.n	800dc92 <HAL_TIM_ConfigClockSource+0x19e>
 800dbf0:	2b60      	cmp	r3, #96	@ 0x60
 800dbf2:	d877      	bhi.n	800dce4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dbf4:	2b50      	cmp	r3, #80	@ 0x50
 800dbf6:	d03c      	beq.n	800dc72 <HAL_TIM_ConfigClockSource+0x17e>
 800dbf8:	2b50      	cmp	r3, #80	@ 0x50
 800dbfa:	d873      	bhi.n	800dce4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dbfc:	2b40      	cmp	r3, #64	@ 0x40
 800dbfe:	d058      	beq.n	800dcb2 <HAL_TIM_ConfigClockSource+0x1be>
 800dc00:	2b40      	cmp	r3, #64	@ 0x40
 800dc02:	d86f      	bhi.n	800dce4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dc04:	2b30      	cmp	r3, #48	@ 0x30
 800dc06:	d064      	beq.n	800dcd2 <HAL_TIM_ConfigClockSource+0x1de>
 800dc08:	2b30      	cmp	r3, #48	@ 0x30
 800dc0a:	d86b      	bhi.n	800dce4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dc0c:	2b20      	cmp	r3, #32
 800dc0e:	d060      	beq.n	800dcd2 <HAL_TIM_ConfigClockSource+0x1de>
 800dc10:	2b20      	cmp	r3, #32
 800dc12:	d867      	bhi.n	800dce4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d05c      	beq.n	800dcd2 <HAL_TIM_ConfigClockSource+0x1de>
 800dc18:	2b10      	cmp	r3, #16
 800dc1a:	d05a      	beq.n	800dcd2 <HAL_TIM_ConfigClockSource+0x1de>
 800dc1c:	e062      	b.n	800dce4 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800dc22:	683b      	ldr	r3, [r7, #0]
 800dc24:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800dc26:	683b      	ldr	r3, [r7, #0]
 800dc28:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800dc2a:	683b      	ldr	r3, [r7, #0]
 800dc2c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800dc2e:	f000 fe5d 	bl	800e8ec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	681b      	ldr	r3, [r3, #0]
 800dc36:	689b      	ldr	r3, [r3, #8]
 800dc38:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800dc3a:	68bb      	ldr	r3, [r7, #8]
 800dc3c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800dc40:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	681b      	ldr	r3, [r3, #0]
 800dc46:	68ba      	ldr	r2, [r7, #8]
 800dc48:	609a      	str	r2, [r3, #8]
      break;
 800dc4a:	e04f      	b.n	800dcec <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800dc50:	683b      	ldr	r3, [r7, #0]
 800dc52:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800dc54:	683b      	ldr	r3, [r7, #0]
 800dc56:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800dc58:	683b      	ldr	r3, [r7, #0]
 800dc5a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800dc5c:	f000 fe46 	bl	800e8ec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	689a      	ldr	r2, [r3, #8]
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800dc6e:	609a      	str	r2, [r3, #8]
      break;
 800dc70:	e03c      	b.n	800dcec <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800dc76:	683b      	ldr	r3, [r7, #0]
 800dc78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800dc7a:	683b      	ldr	r3, [r7, #0]
 800dc7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800dc7e:	461a      	mov	r2, r3
 800dc80:	f000 fd02 	bl	800e688 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	2150      	movs	r1, #80	@ 0x50
 800dc8a:	4618      	mov	r0, r3
 800dc8c:	f000 fe11 	bl	800e8b2 <TIM_ITRx_SetConfig>
      break;
 800dc90:	e02c      	b.n	800dcec <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800dc96:	683b      	ldr	r3, [r7, #0]
 800dc98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800dc9a:	683b      	ldr	r3, [r7, #0]
 800dc9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800dc9e:	461a      	mov	r2, r3
 800dca0:	f000 fd5e 	bl	800e760 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	2160      	movs	r1, #96	@ 0x60
 800dcaa:	4618      	mov	r0, r3
 800dcac:	f000 fe01 	bl	800e8b2 <TIM_ITRx_SetConfig>
      break;
 800dcb0:	e01c      	b.n	800dcec <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800dcb6:	683b      	ldr	r3, [r7, #0]
 800dcb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800dcba:	683b      	ldr	r3, [r7, #0]
 800dcbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800dcbe:	461a      	mov	r2, r3
 800dcc0:	f000 fce2 	bl	800e688 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	2140      	movs	r1, #64	@ 0x40
 800dcca:	4618      	mov	r0, r3
 800dccc:	f000 fdf1 	bl	800e8b2 <TIM_ITRx_SetConfig>
      break;
 800dcd0:	e00c      	b.n	800dcec <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	681a      	ldr	r2, [r3, #0]
 800dcd6:	683b      	ldr	r3, [r7, #0]
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	4619      	mov	r1, r3
 800dcdc:	4610      	mov	r0, r2
 800dcde:	f000 fde8 	bl	800e8b2 <TIM_ITRx_SetConfig>
      break;
 800dce2:	e003      	b.n	800dcec <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800dce4:	2301      	movs	r3, #1
 800dce6:	73fb      	strb	r3, [r7, #15]
      break;
 800dce8:	e000      	b.n	800dcec <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800dcea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	2201      	movs	r2, #1
 800dcf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	2200      	movs	r2, #0
 800dcf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800dcfc:	7bfb      	ldrb	r3, [r7, #15]
}
 800dcfe:	4618      	mov	r0, r3
 800dd00:	3710      	adds	r7, #16
 800dd02:	46bd      	mov	sp, r7
 800dd04:	bd80      	pop	{r7, pc}
 800dd06:	bf00      	nop
 800dd08:	00100070 	.word	0x00100070
 800dd0c:	00100060 	.word	0x00100060
 800dd10:	00100050 	.word	0x00100050
 800dd14:	00100040 	.word	0x00100040
 800dd18:	00100030 	.word	0x00100030
 800dd1c:	00100020 	.word	0x00100020

0800dd20 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800dd20:	b480      	push	{r7}
 800dd22:	b085      	sub	sp, #20
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	6078      	str	r0, [r7, #4]
 800dd28:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800dd2a:	2300      	movs	r3, #0
 800dd2c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800dd2e:	683b      	ldr	r3, [r7, #0]
 800dd30:	2b0c      	cmp	r3, #12
 800dd32:	d831      	bhi.n	800dd98 <HAL_TIM_ReadCapturedValue+0x78>
 800dd34:	a201      	add	r2, pc, #4	@ (adr r2, 800dd3c <HAL_TIM_ReadCapturedValue+0x1c>)
 800dd36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd3a:	bf00      	nop
 800dd3c:	0800dd71 	.word	0x0800dd71
 800dd40:	0800dd99 	.word	0x0800dd99
 800dd44:	0800dd99 	.word	0x0800dd99
 800dd48:	0800dd99 	.word	0x0800dd99
 800dd4c:	0800dd7b 	.word	0x0800dd7b
 800dd50:	0800dd99 	.word	0x0800dd99
 800dd54:	0800dd99 	.word	0x0800dd99
 800dd58:	0800dd99 	.word	0x0800dd99
 800dd5c:	0800dd85 	.word	0x0800dd85
 800dd60:	0800dd99 	.word	0x0800dd99
 800dd64:	0800dd99 	.word	0x0800dd99
 800dd68:	0800dd99 	.word	0x0800dd99
 800dd6c:	0800dd8f 	.word	0x0800dd8f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd76:	60fb      	str	r3, [r7, #12]

      break;
 800dd78:	e00f      	b.n	800dd9a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd80:	60fb      	str	r3, [r7, #12]

      break;
 800dd82:	e00a      	b.n	800dd9a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd8a:	60fb      	str	r3, [r7, #12]

      break;
 800dd8c:	e005      	b.n	800dd9a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	681b      	ldr	r3, [r3, #0]
 800dd92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd94:	60fb      	str	r3, [r7, #12]

      break;
 800dd96:	e000      	b.n	800dd9a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800dd98:	bf00      	nop
  }

  return tmpreg;
 800dd9a:	68fb      	ldr	r3, [r7, #12]
}
 800dd9c:	4618      	mov	r0, r3
 800dd9e:	3714      	adds	r7, #20
 800dda0:	46bd      	mov	sp, r7
 800dda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda6:	4770      	bx	lr

0800dda8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800dda8:	b480      	push	{r7}
 800ddaa:	b083      	sub	sp, #12
 800ddac:	af00      	add	r7, sp, #0
 800ddae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ddb0:	bf00      	nop
 800ddb2:	370c      	adds	r7, #12
 800ddb4:	46bd      	mov	sp, r7
 800ddb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddba:	4770      	bx	lr

0800ddbc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ddbc:	b480      	push	{r7}
 800ddbe:	b083      	sub	sp, #12
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ddc4:	bf00      	nop
 800ddc6:	370c      	adds	r7, #12
 800ddc8:	46bd      	mov	sp, r7
 800ddca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddce:	4770      	bx	lr

0800ddd0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ddd0:	b480      	push	{r7}
 800ddd2:	b083      	sub	sp, #12
 800ddd4:	af00      	add	r7, sp, #0
 800ddd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ddd8:	bf00      	nop
 800ddda:	370c      	adds	r7, #12
 800dddc:	46bd      	mov	sp, r7
 800ddde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dde2:	4770      	bx	lr

0800dde4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800dde4:	b480      	push	{r7}
 800dde6:	b085      	sub	sp, #20
 800dde8:	af00      	add	r7, sp, #0
 800ddea:	6078      	str	r0, [r7, #4]
 800ddec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	681b      	ldr	r3, [r3, #0]
 800ddf2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	4a4c      	ldr	r2, [pc, #304]	@ (800df28 <TIM_Base_SetConfig+0x144>)
 800ddf8:	4293      	cmp	r3, r2
 800ddfa:	d017      	beq.n	800de2c <TIM_Base_SetConfig+0x48>
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800de02:	d013      	beq.n	800de2c <TIM_Base_SetConfig+0x48>
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	4a49      	ldr	r2, [pc, #292]	@ (800df2c <TIM_Base_SetConfig+0x148>)
 800de08:	4293      	cmp	r3, r2
 800de0a:	d00f      	beq.n	800de2c <TIM_Base_SetConfig+0x48>
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	4a48      	ldr	r2, [pc, #288]	@ (800df30 <TIM_Base_SetConfig+0x14c>)
 800de10:	4293      	cmp	r3, r2
 800de12:	d00b      	beq.n	800de2c <TIM_Base_SetConfig+0x48>
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	4a47      	ldr	r2, [pc, #284]	@ (800df34 <TIM_Base_SetConfig+0x150>)
 800de18:	4293      	cmp	r3, r2
 800de1a:	d007      	beq.n	800de2c <TIM_Base_SetConfig+0x48>
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	4a46      	ldr	r2, [pc, #280]	@ (800df38 <TIM_Base_SetConfig+0x154>)
 800de20:	4293      	cmp	r3, r2
 800de22:	d003      	beq.n	800de2c <TIM_Base_SetConfig+0x48>
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	4a45      	ldr	r2, [pc, #276]	@ (800df3c <TIM_Base_SetConfig+0x158>)
 800de28:	4293      	cmp	r3, r2
 800de2a:	d108      	bne.n	800de3e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800de2c:	68fb      	ldr	r3, [r7, #12]
 800de2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800de32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800de34:	683b      	ldr	r3, [r7, #0]
 800de36:	685b      	ldr	r3, [r3, #4]
 800de38:	68fa      	ldr	r2, [r7, #12]
 800de3a:	4313      	orrs	r3, r2
 800de3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	4a39      	ldr	r2, [pc, #228]	@ (800df28 <TIM_Base_SetConfig+0x144>)
 800de42:	4293      	cmp	r3, r2
 800de44:	d023      	beq.n	800de8e <TIM_Base_SetConfig+0xaa>
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800de4c:	d01f      	beq.n	800de8e <TIM_Base_SetConfig+0xaa>
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	4a36      	ldr	r2, [pc, #216]	@ (800df2c <TIM_Base_SetConfig+0x148>)
 800de52:	4293      	cmp	r3, r2
 800de54:	d01b      	beq.n	800de8e <TIM_Base_SetConfig+0xaa>
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	4a35      	ldr	r2, [pc, #212]	@ (800df30 <TIM_Base_SetConfig+0x14c>)
 800de5a:	4293      	cmp	r3, r2
 800de5c:	d017      	beq.n	800de8e <TIM_Base_SetConfig+0xaa>
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	4a34      	ldr	r2, [pc, #208]	@ (800df34 <TIM_Base_SetConfig+0x150>)
 800de62:	4293      	cmp	r3, r2
 800de64:	d013      	beq.n	800de8e <TIM_Base_SetConfig+0xaa>
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	4a33      	ldr	r2, [pc, #204]	@ (800df38 <TIM_Base_SetConfig+0x154>)
 800de6a:	4293      	cmp	r3, r2
 800de6c:	d00f      	beq.n	800de8e <TIM_Base_SetConfig+0xaa>
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	4a33      	ldr	r2, [pc, #204]	@ (800df40 <TIM_Base_SetConfig+0x15c>)
 800de72:	4293      	cmp	r3, r2
 800de74:	d00b      	beq.n	800de8e <TIM_Base_SetConfig+0xaa>
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	4a32      	ldr	r2, [pc, #200]	@ (800df44 <TIM_Base_SetConfig+0x160>)
 800de7a:	4293      	cmp	r3, r2
 800de7c:	d007      	beq.n	800de8e <TIM_Base_SetConfig+0xaa>
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	4a31      	ldr	r2, [pc, #196]	@ (800df48 <TIM_Base_SetConfig+0x164>)
 800de82:	4293      	cmp	r3, r2
 800de84:	d003      	beq.n	800de8e <TIM_Base_SetConfig+0xaa>
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	4a2c      	ldr	r2, [pc, #176]	@ (800df3c <TIM_Base_SetConfig+0x158>)
 800de8a:	4293      	cmp	r3, r2
 800de8c:	d108      	bne.n	800dea0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800de94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800de96:	683b      	ldr	r3, [r7, #0]
 800de98:	68db      	ldr	r3, [r3, #12]
 800de9a:	68fa      	ldr	r2, [r7, #12]
 800de9c:	4313      	orrs	r3, r2
 800de9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800dea6:	683b      	ldr	r3, [r7, #0]
 800dea8:	695b      	ldr	r3, [r3, #20]
 800deaa:	4313      	orrs	r3, r2
 800deac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	68fa      	ldr	r2, [r7, #12]
 800deb2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800deb4:	683b      	ldr	r3, [r7, #0]
 800deb6:	689a      	ldr	r2, [r3, #8]
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800debc:	683b      	ldr	r3, [r7, #0]
 800debe:	681a      	ldr	r2, [r3, #0]
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	4a18      	ldr	r2, [pc, #96]	@ (800df28 <TIM_Base_SetConfig+0x144>)
 800dec8:	4293      	cmp	r3, r2
 800deca:	d013      	beq.n	800def4 <TIM_Base_SetConfig+0x110>
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	4a1a      	ldr	r2, [pc, #104]	@ (800df38 <TIM_Base_SetConfig+0x154>)
 800ded0:	4293      	cmp	r3, r2
 800ded2:	d00f      	beq.n	800def4 <TIM_Base_SetConfig+0x110>
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	4a1a      	ldr	r2, [pc, #104]	@ (800df40 <TIM_Base_SetConfig+0x15c>)
 800ded8:	4293      	cmp	r3, r2
 800deda:	d00b      	beq.n	800def4 <TIM_Base_SetConfig+0x110>
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	4a19      	ldr	r2, [pc, #100]	@ (800df44 <TIM_Base_SetConfig+0x160>)
 800dee0:	4293      	cmp	r3, r2
 800dee2:	d007      	beq.n	800def4 <TIM_Base_SetConfig+0x110>
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	4a18      	ldr	r2, [pc, #96]	@ (800df48 <TIM_Base_SetConfig+0x164>)
 800dee8:	4293      	cmp	r3, r2
 800deea:	d003      	beq.n	800def4 <TIM_Base_SetConfig+0x110>
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	4a13      	ldr	r2, [pc, #76]	@ (800df3c <TIM_Base_SetConfig+0x158>)
 800def0:	4293      	cmp	r3, r2
 800def2:	d103      	bne.n	800defc <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800def4:	683b      	ldr	r3, [r7, #0]
 800def6:	691a      	ldr	r2, [r3, #16]
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	2201      	movs	r2, #1
 800df00:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	691b      	ldr	r3, [r3, #16]
 800df06:	f003 0301 	and.w	r3, r3, #1
 800df0a:	2b01      	cmp	r3, #1
 800df0c:	d105      	bne.n	800df1a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	691b      	ldr	r3, [r3, #16]
 800df12:	f023 0201 	bic.w	r2, r3, #1
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	611a      	str	r2, [r3, #16]
  }
}
 800df1a:	bf00      	nop
 800df1c:	3714      	adds	r7, #20
 800df1e:	46bd      	mov	sp, r7
 800df20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df24:	4770      	bx	lr
 800df26:	bf00      	nop
 800df28:	40012c00 	.word	0x40012c00
 800df2c:	40000400 	.word	0x40000400
 800df30:	40000800 	.word	0x40000800
 800df34:	40000c00 	.word	0x40000c00
 800df38:	40013400 	.word	0x40013400
 800df3c:	40015000 	.word	0x40015000
 800df40:	40014000 	.word	0x40014000
 800df44:	40014400 	.word	0x40014400
 800df48:	40014800 	.word	0x40014800

0800df4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800df4c:	b480      	push	{r7}
 800df4e:	b087      	sub	sp, #28
 800df50:	af00      	add	r7, sp, #0
 800df52:	6078      	str	r0, [r7, #4]
 800df54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	6a1b      	ldr	r3, [r3, #32]
 800df5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	6a1b      	ldr	r3, [r3, #32]
 800df60:	f023 0201 	bic.w	r2, r3, #1
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	685b      	ldr	r3, [r3, #4]
 800df6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	699b      	ldr	r3, [r3, #24]
 800df72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800df7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800df7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	f023 0303 	bic.w	r3, r3, #3
 800df86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800df88:	683b      	ldr	r3, [r7, #0]
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	68fa      	ldr	r2, [r7, #12]
 800df8e:	4313      	orrs	r3, r2
 800df90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800df92:	697b      	ldr	r3, [r7, #20]
 800df94:	f023 0302 	bic.w	r3, r3, #2
 800df98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800df9a:	683b      	ldr	r3, [r7, #0]
 800df9c:	689b      	ldr	r3, [r3, #8]
 800df9e:	697a      	ldr	r2, [r7, #20]
 800dfa0:	4313      	orrs	r3, r2
 800dfa2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	4a30      	ldr	r2, [pc, #192]	@ (800e068 <TIM_OC1_SetConfig+0x11c>)
 800dfa8:	4293      	cmp	r3, r2
 800dfaa:	d013      	beq.n	800dfd4 <TIM_OC1_SetConfig+0x88>
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	4a2f      	ldr	r2, [pc, #188]	@ (800e06c <TIM_OC1_SetConfig+0x120>)
 800dfb0:	4293      	cmp	r3, r2
 800dfb2:	d00f      	beq.n	800dfd4 <TIM_OC1_SetConfig+0x88>
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	4a2e      	ldr	r2, [pc, #184]	@ (800e070 <TIM_OC1_SetConfig+0x124>)
 800dfb8:	4293      	cmp	r3, r2
 800dfba:	d00b      	beq.n	800dfd4 <TIM_OC1_SetConfig+0x88>
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	4a2d      	ldr	r2, [pc, #180]	@ (800e074 <TIM_OC1_SetConfig+0x128>)
 800dfc0:	4293      	cmp	r3, r2
 800dfc2:	d007      	beq.n	800dfd4 <TIM_OC1_SetConfig+0x88>
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	4a2c      	ldr	r2, [pc, #176]	@ (800e078 <TIM_OC1_SetConfig+0x12c>)
 800dfc8:	4293      	cmp	r3, r2
 800dfca:	d003      	beq.n	800dfd4 <TIM_OC1_SetConfig+0x88>
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	4a2b      	ldr	r2, [pc, #172]	@ (800e07c <TIM_OC1_SetConfig+0x130>)
 800dfd0:	4293      	cmp	r3, r2
 800dfd2:	d10c      	bne.n	800dfee <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800dfd4:	697b      	ldr	r3, [r7, #20]
 800dfd6:	f023 0308 	bic.w	r3, r3, #8
 800dfda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800dfdc:	683b      	ldr	r3, [r7, #0]
 800dfde:	68db      	ldr	r3, [r3, #12]
 800dfe0:	697a      	ldr	r2, [r7, #20]
 800dfe2:	4313      	orrs	r3, r2
 800dfe4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800dfe6:	697b      	ldr	r3, [r7, #20]
 800dfe8:	f023 0304 	bic.w	r3, r3, #4
 800dfec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	4a1d      	ldr	r2, [pc, #116]	@ (800e068 <TIM_OC1_SetConfig+0x11c>)
 800dff2:	4293      	cmp	r3, r2
 800dff4:	d013      	beq.n	800e01e <TIM_OC1_SetConfig+0xd2>
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	4a1c      	ldr	r2, [pc, #112]	@ (800e06c <TIM_OC1_SetConfig+0x120>)
 800dffa:	4293      	cmp	r3, r2
 800dffc:	d00f      	beq.n	800e01e <TIM_OC1_SetConfig+0xd2>
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	4a1b      	ldr	r2, [pc, #108]	@ (800e070 <TIM_OC1_SetConfig+0x124>)
 800e002:	4293      	cmp	r3, r2
 800e004:	d00b      	beq.n	800e01e <TIM_OC1_SetConfig+0xd2>
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	4a1a      	ldr	r2, [pc, #104]	@ (800e074 <TIM_OC1_SetConfig+0x128>)
 800e00a:	4293      	cmp	r3, r2
 800e00c:	d007      	beq.n	800e01e <TIM_OC1_SetConfig+0xd2>
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	4a19      	ldr	r2, [pc, #100]	@ (800e078 <TIM_OC1_SetConfig+0x12c>)
 800e012:	4293      	cmp	r3, r2
 800e014:	d003      	beq.n	800e01e <TIM_OC1_SetConfig+0xd2>
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	4a18      	ldr	r2, [pc, #96]	@ (800e07c <TIM_OC1_SetConfig+0x130>)
 800e01a:	4293      	cmp	r3, r2
 800e01c:	d111      	bne.n	800e042 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e01e:	693b      	ldr	r3, [r7, #16]
 800e020:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e024:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e026:	693b      	ldr	r3, [r7, #16]
 800e028:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e02c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e02e:	683b      	ldr	r3, [r7, #0]
 800e030:	695b      	ldr	r3, [r3, #20]
 800e032:	693a      	ldr	r2, [r7, #16]
 800e034:	4313      	orrs	r3, r2
 800e036:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e038:	683b      	ldr	r3, [r7, #0]
 800e03a:	699b      	ldr	r3, [r3, #24]
 800e03c:	693a      	ldr	r2, [r7, #16]
 800e03e:	4313      	orrs	r3, r2
 800e040:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	693a      	ldr	r2, [r7, #16]
 800e046:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	68fa      	ldr	r2, [r7, #12]
 800e04c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e04e:	683b      	ldr	r3, [r7, #0]
 800e050:	685a      	ldr	r2, [r3, #4]
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	697a      	ldr	r2, [r7, #20]
 800e05a:	621a      	str	r2, [r3, #32]
}
 800e05c:	bf00      	nop
 800e05e:	371c      	adds	r7, #28
 800e060:	46bd      	mov	sp, r7
 800e062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e066:	4770      	bx	lr
 800e068:	40012c00 	.word	0x40012c00
 800e06c:	40013400 	.word	0x40013400
 800e070:	40014000 	.word	0x40014000
 800e074:	40014400 	.word	0x40014400
 800e078:	40014800 	.word	0x40014800
 800e07c:	40015000 	.word	0x40015000

0800e080 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e080:	b480      	push	{r7}
 800e082:	b087      	sub	sp, #28
 800e084:	af00      	add	r7, sp, #0
 800e086:	6078      	str	r0, [r7, #4]
 800e088:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	6a1b      	ldr	r3, [r3, #32]
 800e08e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	6a1b      	ldr	r3, [r3, #32]
 800e094:	f023 0210 	bic.w	r2, r3, #16
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	685b      	ldr	r3, [r3, #4]
 800e0a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	699b      	ldr	r3, [r3, #24]
 800e0a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e0ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e0b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e0ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e0bc:	683b      	ldr	r3, [r7, #0]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	021b      	lsls	r3, r3, #8
 800e0c2:	68fa      	ldr	r2, [r7, #12]
 800e0c4:	4313      	orrs	r3, r2
 800e0c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e0c8:	697b      	ldr	r3, [r7, #20]
 800e0ca:	f023 0320 	bic.w	r3, r3, #32
 800e0ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e0d0:	683b      	ldr	r3, [r7, #0]
 800e0d2:	689b      	ldr	r3, [r3, #8]
 800e0d4:	011b      	lsls	r3, r3, #4
 800e0d6:	697a      	ldr	r2, [r7, #20]
 800e0d8:	4313      	orrs	r3, r2
 800e0da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	4a2c      	ldr	r2, [pc, #176]	@ (800e190 <TIM_OC2_SetConfig+0x110>)
 800e0e0:	4293      	cmp	r3, r2
 800e0e2:	d007      	beq.n	800e0f4 <TIM_OC2_SetConfig+0x74>
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	4a2b      	ldr	r2, [pc, #172]	@ (800e194 <TIM_OC2_SetConfig+0x114>)
 800e0e8:	4293      	cmp	r3, r2
 800e0ea:	d003      	beq.n	800e0f4 <TIM_OC2_SetConfig+0x74>
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	4a2a      	ldr	r2, [pc, #168]	@ (800e198 <TIM_OC2_SetConfig+0x118>)
 800e0f0:	4293      	cmp	r3, r2
 800e0f2:	d10d      	bne.n	800e110 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e0f4:	697b      	ldr	r3, [r7, #20]
 800e0f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e0fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e0fc:	683b      	ldr	r3, [r7, #0]
 800e0fe:	68db      	ldr	r3, [r3, #12]
 800e100:	011b      	lsls	r3, r3, #4
 800e102:	697a      	ldr	r2, [r7, #20]
 800e104:	4313      	orrs	r3, r2
 800e106:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e108:	697b      	ldr	r3, [r7, #20]
 800e10a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e10e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	4a1f      	ldr	r2, [pc, #124]	@ (800e190 <TIM_OC2_SetConfig+0x110>)
 800e114:	4293      	cmp	r3, r2
 800e116:	d013      	beq.n	800e140 <TIM_OC2_SetConfig+0xc0>
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	4a1e      	ldr	r2, [pc, #120]	@ (800e194 <TIM_OC2_SetConfig+0x114>)
 800e11c:	4293      	cmp	r3, r2
 800e11e:	d00f      	beq.n	800e140 <TIM_OC2_SetConfig+0xc0>
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	4a1e      	ldr	r2, [pc, #120]	@ (800e19c <TIM_OC2_SetConfig+0x11c>)
 800e124:	4293      	cmp	r3, r2
 800e126:	d00b      	beq.n	800e140 <TIM_OC2_SetConfig+0xc0>
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	4a1d      	ldr	r2, [pc, #116]	@ (800e1a0 <TIM_OC2_SetConfig+0x120>)
 800e12c:	4293      	cmp	r3, r2
 800e12e:	d007      	beq.n	800e140 <TIM_OC2_SetConfig+0xc0>
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	4a1c      	ldr	r2, [pc, #112]	@ (800e1a4 <TIM_OC2_SetConfig+0x124>)
 800e134:	4293      	cmp	r3, r2
 800e136:	d003      	beq.n	800e140 <TIM_OC2_SetConfig+0xc0>
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	4a17      	ldr	r2, [pc, #92]	@ (800e198 <TIM_OC2_SetConfig+0x118>)
 800e13c:	4293      	cmp	r3, r2
 800e13e:	d113      	bne.n	800e168 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e140:	693b      	ldr	r3, [r7, #16]
 800e142:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e146:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e148:	693b      	ldr	r3, [r7, #16]
 800e14a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e14e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e150:	683b      	ldr	r3, [r7, #0]
 800e152:	695b      	ldr	r3, [r3, #20]
 800e154:	009b      	lsls	r3, r3, #2
 800e156:	693a      	ldr	r2, [r7, #16]
 800e158:	4313      	orrs	r3, r2
 800e15a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e15c:	683b      	ldr	r3, [r7, #0]
 800e15e:	699b      	ldr	r3, [r3, #24]
 800e160:	009b      	lsls	r3, r3, #2
 800e162:	693a      	ldr	r2, [r7, #16]
 800e164:	4313      	orrs	r3, r2
 800e166:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	693a      	ldr	r2, [r7, #16]
 800e16c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	68fa      	ldr	r2, [r7, #12]
 800e172:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e174:	683b      	ldr	r3, [r7, #0]
 800e176:	685a      	ldr	r2, [r3, #4]
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	697a      	ldr	r2, [r7, #20]
 800e180:	621a      	str	r2, [r3, #32]
}
 800e182:	bf00      	nop
 800e184:	371c      	adds	r7, #28
 800e186:	46bd      	mov	sp, r7
 800e188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e18c:	4770      	bx	lr
 800e18e:	bf00      	nop
 800e190:	40012c00 	.word	0x40012c00
 800e194:	40013400 	.word	0x40013400
 800e198:	40015000 	.word	0x40015000
 800e19c:	40014000 	.word	0x40014000
 800e1a0:	40014400 	.word	0x40014400
 800e1a4:	40014800 	.word	0x40014800

0800e1a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e1a8:	b480      	push	{r7}
 800e1aa:	b087      	sub	sp, #28
 800e1ac:	af00      	add	r7, sp, #0
 800e1ae:	6078      	str	r0, [r7, #4]
 800e1b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	6a1b      	ldr	r3, [r3, #32]
 800e1b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	6a1b      	ldr	r3, [r3, #32]
 800e1bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	685b      	ldr	r3, [r3, #4]
 800e1c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	69db      	ldr	r3, [r3, #28]
 800e1ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e1d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e1da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	f023 0303 	bic.w	r3, r3, #3
 800e1e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e1e4:	683b      	ldr	r3, [r7, #0]
 800e1e6:	681b      	ldr	r3, [r3, #0]
 800e1e8:	68fa      	ldr	r2, [r7, #12]
 800e1ea:	4313      	orrs	r3, r2
 800e1ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e1ee:	697b      	ldr	r3, [r7, #20]
 800e1f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e1f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e1f6:	683b      	ldr	r3, [r7, #0]
 800e1f8:	689b      	ldr	r3, [r3, #8]
 800e1fa:	021b      	lsls	r3, r3, #8
 800e1fc:	697a      	ldr	r2, [r7, #20]
 800e1fe:	4313      	orrs	r3, r2
 800e200:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	4a2b      	ldr	r2, [pc, #172]	@ (800e2b4 <TIM_OC3_SetConfig+0x10c>)
 800e206:	4293      	cmp	r3, r2
 800e208:	d007      	beq.n	800e21a <TIM_OC3_SetConfig+0x72>
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	4a2a      	ldr	r2, [pc, #168]	@ (800e2b8 <TIM_OC3_SetConfig+0x110>)
 800e20e:	4293      	cmp	r3, r2
 800e210:	d003      	beq.n	800e21a <TIM_OC3_SetConfig+0x72>
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	4a29      	ldr	r2, [pc, #164]	@ (800e2bc <TIM_OC3_SetConfig+0x114>)
 800e216:	4293      	cmp	r3, r2
 800e218:	d10d      	bne.n	800e236 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e21a:	697b      	ldr	r3, [r7, #20]
 800e21c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e220:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e222:	683b      	ldr	r3, [r7, #0]
 800e224:	68db      	ldr	r3, [r3, #12]
 800e226:	021b      	lsls	r3, r3, #8
 800e228:	697a      	ldr	r2, [r7, #20]
 800e22a:	4313      	orrs	r3, r2
 800e22c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e22e:	697b      	ldr	r3, [r7, #20]
 800e230:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e234:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	4a1e      	ldr	r2, [pc, #120]	@ (800e2b4 <TIM_OC3_SetConfig+0x10c>)
 800e23a:	4293      	cmp	r3, r2
 800e23c:	d013      	beq.n	800e266 <TIM_OC3_SetConfig+0xbe>
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	4a1d      	ldr	r2, [pc, #116]	@ (800e2b8 <TIM_OC3_SetConfig+0x110>)
 800e242:	4293      	cmp	r3, r2
 800e244:	d00f      	beq.n	800e266 <TIM_OC3_SetConfig+0xbe>
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	4a1d      	ldr	r2, [pc, #116]	@ (800e2c0 <TIM_OC3_SetConfig+0x118>)
 800e24a:	4293      	cmp	r3, r2
 800e24c:	d00b      	beq.n	800e266 <TIM_OC3_SetConfig+0xbe>
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	4a1c      	ldr	r2, [pc, #112]	@ (800e2c4 <TIM_OC3_SetConfig+0x11c>)
 800e252:	4293      	cmp	r3, r2
 800e254:	d007      	beq.n	800e266 <TIM_OC3_SetConfig+0xbe>
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	4a1b      	ldr	r2, [pc, #108]	@ (800e2c8 <TIM_OC3_SetConfig+0x120>)
 800e25a:	4293      	cmp	r3, r2
 800e25c:	d003      	beq.n	800e266 <TIM_OC3_SetConfig+0xbe>
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	4a16      	ldr	r2, [pc, #88]	@ (800e2bc <TIM_OC3_SetConfig+0x114>)
 800e262:	4293      	cmp	r3, r2
 800e264:	d113      	bne.n	800e28e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e266:	693b      	ldr	r3, [r7, #16]
 800e268:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e26c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e26e:	693b      	ldr	r3, [r7, #16]
 800e270:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e274:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e276:	683b      	ldr	r3, [r7, #0]
 800e278:	695b      	ldr	r3, [r3, #20]
 800e27a:	011b      	lsls	r3, r3, #4
 800e27c:	693a      	ldr	r2, [r7, #16]
 800e27e:	4313      	orrs	r3, r2
 800e280:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e282:	683b      	ldr	r3, [r7, #0]
 800e284:	699b      	ldr	r3, [r3, #24]
 800e286:	011b      	lsls	r3, r3, #4
 800e288:	693a      	ldr	r2, [r7, #16]
 800e28a:	4313      	orrs	r3, r2
 800e28c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	693a      	ldr	r2, [r7, #16]
 800e292:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	68fa      	ldr	r2, [r7, #12]
 800e298:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e29a:	683b      	ldr	r3, [r7, #0]
 800e29c:	685a      	ldr	r2, [r3, #4]
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	697a      	ldr	r2, [r7, #20]
 800e2a6:	621a      	str	r2, [r3, #32]
}
 800e2a8:	bf00      	nop
 800e2aa:	371c      	adds	r7, #28
 800e2ac:	46bd      	mov	sp, r7
 800e2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2b2:	4770      	bx	lr
 800e2b4:	40012c00 	.word	0x40012c00
 800e2b8:	40013400 	.word	0x40013400
 800e2bc:	40015000 	.word	0x40015000
 800e2c0:	40014000 	.word	0x40014000
 800e2c4:	40014400 	.word	0x40014400
 800e2c8:	40014800 	.word	0x40014800

0800e2cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e2cc:	b480      	push	{r7}
 800e2ce:	b087      	sub	sp, #28
 800e2d0:	af00      	add	r7, sp, #0
 800e2d2:	6078      	str	r0, [r7, #4]
 800e2d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	6a1b      	ldr	r3, [r3, #32]
 800e2da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	6a1b      	ldr	r3, [r3, #32]
 800e2e0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	685b      	ldr	r3, [r3, #4]
 800e2ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	69db      	ldr	r3, [r3, #28]
 800e2f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e2f4:	68fb      	ldr	r3, [r7, #12]
 800e2f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e2fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e2fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e300:	68fb      	ldr	r3, [r7, #12]
 800e302:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e306:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e308:	683b      	ldr	r3, [r7, #0]
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	021b      	lsls	r3, r3, #8
 800e30e:	68fa      	ldr	r2, [r7, #12]
 800e310:	4313      	orrs	r3, r2
 800e312:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e314:	697b      	ldr	r3, [r7, #20]
 800e316:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e31a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e31c:	683b      	ldr	r3, [r7, #0]
 800e31e:	689b      	ldr	r3, [r3, #8]
 800e320:	031b      	lsls	r3, r3, #12
 800e322:	697a      	ldr	r2, [r7, #20]
 800e324:	4313      	orrs	r3, r2
 800e326:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	4a2c      	ldr	r2, [pc, #176]	@ (800e3dc <TIM_OC4_SetConfig+0x110>)
 800e32c:	4293      	cmp	r3, r2
 800e32e:	d007      	beq.n	800e340 <TIM_OC4_SetConfig+0x74>
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	4a2b      	ldr	r2, [pc, #172]	@ (800e3e0 <TIM_OC4_SetConfig+0x114>)
 800e334:	4293      	cmp	r3, r2
 800e336:	d003      	beq.n	800e340 <TIM_OC4_SetConfig+0x74>
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	4a2a      	ldr	r2, [pc, #168]	@ (800e3e4 <TIM_OC4_SetConfig+0x118>)
 800e33c:	4293      	cmp	r3, r2
 800e33e:	d10d      	bne.n	800e35c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800e340:	697b      	ldr	r3, [r7, #20]
 800e342:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800e346:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800e348:	683b      	ldr	r3, [r7, #0]
 800e34a:	68db      	ldr	r3, [r3, #12]
 800e34c:	031b      	lsls	r3, r3, #12
 800e34e:	697a      	ldr	r2, [r7, #20]
 800e350:	4313      	orrs	r3, r2
 800e352:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800e354:	697b      	ldr	r3, [r7, #20]
 800e356:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e35a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	4a1f      	ldr	r2, [pc, #124]	@ (800e3dc <TIM_OC4_SetConfig+0x110>)
 800e360:	4293      	cmp	r3, r2
 800e362:	d013      	beq.n	800e38c <TIM_OC4_SetConfig+0xc0>
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	4a1e      	ldr	r2, [pc, #120]	@ (800e3e0 <TIM_OC4_SetConfig+0x114>)
 800e368:	4293      	cmp	r3, r2
 800e36a:	d00f      	beq.n	800e38c <TIM_OC4_SetConfig+0xc0>
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	4a1e      	ldr	r2, [pc, #120]	@ (800e3e8 <TIM_OC4_SetConfig+0x11c>)
 800e370:	4293      	cmp	r3, r2
 800e372:	d00b      	beq.n	800e38c <TIM_OC4_SetConfig+0xc0>
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	4a1d      	ldr	r2, [pc, #116]	@ (800e3ec <TIM_OC4_SetConfig+0x120>)
 800e378:	4293      	cmp	r3, r2
 800e37a:	d007      	beq.n	800e38c <TIM_OC4_SetConfig+0xc0>
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	4a1c      	ldr	r2, [pc, #112]	@ (800e3f0 <TIM_OC4_SetConfig+0x124>)
 800e380:	4293      	cmp	r3, r2
 800e382:	d003      	beq.n	800e38c <TIM_OC4_SetConfig+0xc0>
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	4a17      	ldr	r2, [pc, #92]	@ (800e3e4 <TIM_OC4_SetConfig+0x118>)
 800e388:	4293      	cmp	r3, r2
 800e38a:	d113      	bne.n	800e3b4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e38c:	693b      	ldr	r3, [r7, #16]
 800e38e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e392:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800e394:	693b      	ldr	r3, [r7, #16]
 800e396:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800e39a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e39c:	683b      	ldr	r3, [r7, #0]
 800e39e:	695b      	ldr	r3, [r3, #20]
 800e3a0:	019b      	lsls	r3, r3, #6
 800e3a2:	693a      	ldr	r2, [r7, #16]
 800e3a4:	4313      	orrs	r3, r2
 800e3a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800e3a8:	683b      	ldr	r3, [r7, #0]
 800e3aa:	699b      	ldr	r3, [r3, #24]
 800e3ac:	019b      	lsls	r3, r3, #6
 800e3ae:	693a      	ldr	r2, [r7, #16]
 800e3b0:	4313      	orrs	r3, r2
 800e3b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	693a      	ldr	r2, [r7, #16]
 800e3b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	68fa      	ldr	r2, [r7, #12]
 800e3be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e3c0:	683b      	ldr	r3, [r7, #0]
 800e3c2:	685a      	ldr	r2, [r3, #4]
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	697a      	ldr	r2, [r7, #20]
 800e3cc:	621a      	str	r2, [r3, #32]
}
 800e3ce:	bf00      	nop
 800e3d0:	371c      	adds	r7, #28
 800e3d2:	46bd      	mov	sp, r7
 800e3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3d8:	4770      	bx	lr
 800e3da:	bf00      	nop
 800e3dc:	40012c00 	.word	0x40012c00
 800e3e0:	40013400 	.word	0x40013400
 800e3e4:	40015000 	.word	0x40015000
 800e3e8:	40014000 	.word	0x40014000
 800e3ec:	40014400 	.word	0x40014400
 800e3f0:	40014800 	.word	0x40014800

0800e3f4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e3f4:	b480      	push	{r7}
 800e3f6:	b087      	sub	sp, #28
 800e3f8:	af00      	add	r7, sp, #0
 800e3fa:	6078      	str	r0, [r7, #4]
 800e3fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	6a1b      	ldr	r3, [r3, #32]
 800e402:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	6a1b      	ldr	r3, [r3, #32]
 800e408:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	685b      	ldr	r3, [r3, #4]
 800e414:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e41a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e422:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e426:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e428:	683b      	ldr	r3, [r7, #0]
 800e42a:	681b      	ldr	r3, [r3, #0]
 800e42c:	68fa      	ldr	r2, [r7, #12]
 800e42e:	4313      	orrs	r3, r2
 800e430:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800e432:	693b      	ldr	r3, [r7, #16]
 800e434:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800e438:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800e43a:	683b      	ldr	r3, [r7, #0]
 800e43c:	689b      	ldr	r3, [r3, #8]
 800e43e:	041b      	lsls	r3, r3, #16
 800e440:	693a      	ldr	r2, [r7, #16]
 800e442:	4313      	orrs	r3, r2
 800e444:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	4a19      	ldr	r2, [pc, #100]	@ (800e4b0 <TIM_OC5_SetConfig+0xbc>)
 800e44a:	4293      	cmp	r3, r2
 800e44c:	d013      	beq.n	800e476 <TIM_OC5_SetConfig+0x82>
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	4a18      	ldr	r2, [pc, #96]	@ (800e4b4 <TIM_OC5_SetConfig+0xc0>)
 800e452:	4293      	cmp	r3, r2
 800e454:	d00f      	beq.n	800e476 <TIM_OC5_SetConfig+0x82>
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	4a17      	ldr	r2, [pc, #92]	@ (800e4b8 <TIM_OC5_SetConfig+0xc4>)
 800e45a:	4293      	cmp	r3, r2
 800e45c:	d00b      	beq.n	800e476 <TIM_OC5_SetConfig+0x82>
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	4a16      	ldr	r2, [pc, #88]	@ (800e4bc <TIM_OC5_SetConfig+0xc8>)
 800e462:	4293      	cmp	r3, r2
 800e464:	d007      	beq.n	800e476 <TIM_OC5_SetConfig+0x82>
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	4a15      	ldr	r2, [pc, #84]	@ (800e4c0 <TIM_OC5_SetConfig+0xcc>)
 800e46a:	4293      	cmp	r3, r2
 800e46c:	d003      	beq.n	800e476 <TIM_OC5_SetConfig+0x82>
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	4a14      	ldr	r2, [pc, #80]	@ (800e4c4 <TIM_OC5_SetConfig+0xd0>)
 800e472:	4293      	cmp	r3, r2
 800e474:	d109      	bne.n	800e48a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800e476:	697b      	ldr	r3, [r7, #20]
 800e478:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e47c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800e47e:	683b      	ldr	r3, [r7, #0]
 800e480:	695b      	ldr	r3, [r3, #20]
 800e482:	021b      	lsls	r3, r3, #8
 800e484:	697a      	ldr	r2, [r7, #20]
 800e486:	4313      	orrs	r3, r2
 800e488:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	697a      	ldr	r2, [r7, #20]
 800e48e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	68fa      	ldr	r2, [r7, #12]
 800e494:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800e496:	683b      	ldr	r3, [r7, #0]
 800e498:	685a      	ldr	r2, [r3, #4]
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	693a      	ldr	r2, [r7, #16]
 800e4a2:	621a      	str	r2, [r3, #32]
}
 800e4a4:	bf00      	nop
 800e4a6:	371c      	adds	r7, #28
 800e4a8:	46bd      	mov	sp, r7
 800e4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ae:	4770      	bx	lr
 800e4b0:	40012c00 	.word	0x40012c00
 800e4b4:	40013400 	.word	0x40013400
 800e4b8:	40014000 	.word	0x40014000
 800e4bc:	40014400 	.word	0x40014400
 800e4c0:	40014800 	.word	0x40014800
 800e4c4:	40015000 	.word	0x40015000

0800e4c8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e4c8:	b480      	push	{r7}
 800e4ca:	b087      	sub	sp, #28
 800e4cc:	af00      	add	r7, sp, #0
 800e4ce:	6078      	str	r0, [r7, #4]
 800e4d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	6a1b      	ldr	r3, [r3, #32]
 800e4d6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	6a1b      	ldr	r3, [r3, #32]
 800e4dc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	685b      	ldr	r3, [r3, #4]
 800e4e8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e4ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e4f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e4fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e4fc:	683b      	ldr	r3, [r7, #0]
 800e4fe:	681b      	ldr	r3, [r3, #0]
 800e500:	021b      	lsls	r3, r3, #8
 800e502:	68fa      	ldr	r2, [r7, #12]
 800e504:	4313      	orrs	r3, r2
 800e506:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e508:	693b      	ldr	r3, [r7, #16]
 800e50a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800e50e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e510:	683b      	ldr	r3, [r7, #0]
 800e512:	689b      	ldr	r3, [r3, #8]
 800e514:	051b      	lsls	r3, r3, #20
 800e516:	693a      	ldr	r2, [r7, #16]
 800e518:	4313      	orrs	r3, r2
 800e51a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	4a1a      	ldr	r2, [pc, #104]	@ (800e588 <TIM_OC6_SetConfig+0xc0>)
 800e520:	4293      	cmp	r3, r2
 800e522:	d013      	beq.n	800e54c <TIM_OC6_SetConfig+0x84>
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	4a19      	ldr	r2, [pc, #100]	@ (800e58c <TIM_OC6_SetConfig+0xc4>)
 800e528:	4293      	cmp	r3, r2
 800e52a:	d00f      	beq.n	800e54c <TIM_OC6_SetConfig+0x84>
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	4a18      	ldr	r2, [pc, #96]	@ (800e590 <TIM_OC6_SetConfig+0xc8>)
 800e530:	4293      	cmp	r3, r2
 800e532:	d00b      	beq.n	800e54c <TIM_OC6_SetConfig+0x84>
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	4a17      	ldr	r2, [pc, #92]	@ (800e594 <TIM_OC6_SetConfig+0xcc>)
 800e538:	4293      	cmp	r3, r2
 800e53a:	d007      	beq.n	800e54c <TIM_OC6_SetConfig+0x84>
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	4a16      	ldr	r2, [pc, #88]	@ (800e598 <TIM_OC6_SetConfig+0xd0>)
 800e540:	4293      	cmp	r3, r2
 800e542:	d003      	beq.n	800e54c <TIM_OC6_SetConfig+0x84>
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	4a15      	ldr	r2, [pc, #84]	@ (800e59c <TIM_OC6_SetConfig+0xd4>)
 800e548:	4293      	cmp	r3, r2
 800e54a:	d109      	bne.n	800e560 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e54c:	697b      	ldr	r3, [r7, #20]
 800e54e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e552:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e554:	683b      	ldr	r3, [r7, #0]
 800e556:	695b      	ldr	r3, [r3, #20]
 800e558:	029b      	lsls	r3, r3, #10
 800e55a:	697a      	ldr	r2, [r7, #20]
 800e55c:	4313      	orrs	r3, r2
 800e55e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	697a      	ldr	r2, [r7, #20]
 800e564:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	68fa      	ldr	r2, [r7, #12]
 800e56a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e56c:	683b      	ldr	r3, [r7, #0]
 800e56e:	685a      	ldr	r2, [r3, #4]
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	693a      	ldr	r2, [r7, #16]
 800e578:	621a      	str	r2, [r3, #32]
}
 800e57a:	bf00      	nop
 800e57c:	371c      	adds	r7, #28
 800e57e:	46bd      	mov	sp, r7
 800e580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e584:	4770      	bx	lr
 800e586:	bf00      	nop
 800e588:	40012c00 	.word	0x40012c00
 800e58c:	40013400 	.word	0x40013400
 800e590:	40014000 	.word	0x40014000
 800e594:	40014400 	.word	0x40014400
 800e598:	40014800 	.word	0x40014800
 800e59c:	40015000 	.word	0x40015000

0800e5a0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800e5a0:	b480      	push	{r7}
 800e5a2:	b087      	sub	sp, #28
 800e5a4:	af00      	add	r7, sp, #0
 800e5a6:	60f8      	str	r0, [r7, #12]
 800e5a8:	60b9      	str	r1, [r7, #8]
 800e5aa:	607a      	str	r2, [r7, #4]
 800e5ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	6a1b      	ldr	r3, [r3, #32]
 800e5b2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	6a1b      	ldr	r3, [r3, #32]
 800e5b8:	f023 0201 	bic.w	r2, r3, #1
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	699b      	ldr	r3, [r3, #24]
 800e5c4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	4a28      	ldr	r2, [pc, #160]	@ (800e66c <TIM_TI1_SetConfig+0xcc>)
 800e5ca:	4293      	cmp	r3, r2
 800e5cc:	d01b      	beq.n	800e606 <TIM_TI1_SetConfig+0x66>
 800e5ce:	68fb      	ldr	r3, [r7, #12]
 800e5d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e5d4:	d017      	beq.n	800e606 <TIM_TI1_SetConfig+0x66>
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	4a25      	ldr	r2, [pc, #148]	@ (800e670 <TIM_TI1_SetConfig+0xd0>)
 800e5da:	4293      	cmp	r3, r2
 800e5dc:	d013      	beq.n	800e606 <TIM_TI1_SetConfig+0x66>
 800e5de:	68fb      	ldr	r3, [r7, #12]
 800e5e0:	4a24      	ldr	r2, [pc, #144]	@ (800e674 <TIM_TI1_SetConfig+0xd4>)
 800e5e2:	4293      	cmp	r3, r2
 800e5e4:	d00f      	beq.n	800e606 <TIM_TI1_SetConfig+0x66>
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	4a23      	ldr	r2, [pc, #140]	@ (800e678 <TIM_TI1_SetConfig+0xd8>)
 800e5ea:	4293      	cmp	r3, r2
 800e5ec:	d00b      	beq.n	800e606 <TIM_TI1_SetConfig+0x66>
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	4a22      	ldr	r2, [pc, #136]	@ (800e67c <TIM_TI1_SetConfig+0xdc>)
 800e5f2:	4293      	cmp	r3, r2
 800e5f4:	d007      	beq.n	800e606 <TIM_TI1_SetConfig+0x66>
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	4a21      	ldr	r2, [pc, #132]	@ (800e680 <TIM_TI1_SetConfig+0xe0>)
 800e5fa:	4293      	cmp	r3, r2
 800e5fc:	d003      	beq.n	800e606 <TIM_TI1_SetConfig+0x66>
 800e5fe:	68fb      	ldr	r3, [r7, #12]
 800e600:	4a20      	ldr	r2, [pc, #128]	@ (800e684 <TIM_TI1_SetConfig+0xe4>)
 800e602:	4293      	cmp	r3, r2
 800e604:	d101      	bne.n	800e60a <TIM_TI1_SetConfig+0x6a>
 800e606:	2301      	movs	r3, #1
 800e608:	e000      	b.n	800e60c <TIM_TI1_SetConfig+0x6c>
 800e60a:	2300      	movs	r3, #0
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d008      	beq.n	800e622 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800e610:	697b      	ldr	r3, [r7, #20]
 800e612:	f023 0303 	bic.w	r3, r3, #3
 800e616:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800e618:	697a      	ldr	r2, [r7, #20]
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	4313      	orrs	r3, r2
 800e61e:	617b      	str	r3, [r7, #20]
 800e620:	e003      	b.n	800e62a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800e622:	697b      	ldr	r3, [r7, #20]
 800e624:	f043 0301 	orr.w	r3, r3, #1
 800e628:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e62a:	697b      	ldr	r3, [r7, #20]
 800e62c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e630:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800e632:	683b      	ldr	r3, [r7, #0]
 800e634:	011b      	lsls	r3, r3, #4
 800e636:	b2db      	uxtb	r3, r3
 800e638:	697a      	ldr	r2, [r7, #20]
 800e63a:	4313      	orrs	r3, r2
 800e63c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e63e:	693b      	ldr	r3, [r7, #16]
 800e640:	f023 030a 	bic.w	r3, r3, #10
 800e644:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800e646:	68bb      	ldr	r3, [r7, #8]
 800e648:	f003 030a 	and.w	r3, r3, #10
 800e64c:	693a      	ldr	r2, [r7, #16]
 800e64e:	4313      	orrs	r3, r2
 800e650:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e652:	68fb      	ldr	r3, [r7, #12]
 800e654:	697a      	ldr	r2, [r7, #20]
 800e656:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e658:	68fb      	ldr	r3, [r7, #12]
 800e65a:	693a      	ldr	r2, [r7, #16]
 800e65c:	621a      	str	r2, [r3, #32]
}
 800e65e:	bf00      	nop
 800e660:	371c      	adds	r7, #28
 800e662:	46bd      	mov	sp, r7
 800e664:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e668:	4770      	bx	lr
 800e66a:	bf00      	nop
 800e66c:	40012c00 	.word	0x40012c00
 800e670:	40000400 	.word	0x40000400
 800e674:	40000800 	.word	0x40000800
 800e678:	40000c00 	.word	0x40000c00
 800e67c:	40013400 	.word	0x40013400
 800e680:	40014000 	.word	0x40014000
 800e684:	40015000 	.word	0x40015000

0800e688 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e688:	b480      	push	{r7}
 800e68a:	b087      	sub	sp, #28
 800e68c:	af00      	add	r7, sp, #0
 800e68e:	60f8      	str	r0, [r7, #12]
 800e690:	60b9      	str	r1, [r7, #8]
 800e692:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	6a1b      	ldr	r3, [r3, #32]
 800e698:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e69a:	68fb      	ldr	r3, [r7, #12]
 800e69c:	6a1b      	ldr	r3, [r3, #32]
 800e69e:	f023 0201 	bic.w	r2, r3, #1
 800e6a2:	68fb      	ldr	r3, [r7, #12]
 800e6a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e6a6:	68fb      	ldr	r3, [r7, #12]
 800e6a8:	699b      	ldr	r3, [r3, #24]
 800e6aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e6ac:	693b      	ldr	r3, [r7, #16]
 800e6ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e6b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	011b      	lsls	r3, r3, #4
 800e6b8:	693a      	ldr	r2, [r7, #16]
 800e6ba:	4313      	orrs	r3, r2
 800e6bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e6be:	697b      	ldr	r3, [r7, #20]
 800e6c0:	f023 030a 	bic.w	r3, r3, #10
 800e6c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e6c6:	697a      	ldr	r2, [r7, #20]
 800e6c8:	68bb      	ldr	r3, [r7, #8]
 800e6ca:	4313      	orrs	r3, r2
 800e6cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	693a      	ldr	r2, [r7, #16]
 800e6d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	697a      	ldr	r2, [r7, #20]
 800e6d8:	621a      	str	r2, [r3, #32]
}
 800e6da:	bf00      	nop
 800e6dc:	371c      	adds	r7, #28
 800e6de:	46bd      	mov	sp, r7
 800e6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6e4:	4770      	bx	lr

0800e6e6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800e6e6:	b480      	push	{r7}
 800e6e8:	b087      	sub	sp, #28
 800e6ea:	af00      	add	r7, sp, #0
 800e6ec:	60f8      	str	r0, [r7, #12]
 800e6ee:	60b9      	str	r1, [r7, #8]
 800e6f0:	607a      	str	r2, [r7, #4]
 800e6f2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	6a1b      	ldr	r3, [r3, #32]
 800e6f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	6a1b      	ldr	r3, [r3, #32]
 800e6fe:	f023 0210 	bic.w	r2, r3, #16
 800e702:	68fb      	ldr	r3, [r7, #12]
 800e704:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	699b      	ldr	r3, [r3, #24]
 800e70a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800e70c:	693b      	ldr	r3, [r7, #16]
 800e70e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e712:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	021b      	lsls	r3, r3, #8
 800e718:	693a      	ldr	r2, [r7, #16]
 800e71a:	4313      	orrs	r3, r2
 800e71c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e71e:	693b      	ldr	r3, [r7, #16]
 800e720:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e724:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800e726:	683b      	ldr	r3, [r7, #0]
 800e728:	031b      	lsls	r3, r3, #12
 800e72a:	b29b      	uxth	r3, r3
 800e72c:	693a      	ldr	r2, [r7, #16]
 800e72e:	4313      	orrs	r3, r2
 800e730:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e732:	697b      	ldr	r3, [r7, #20]
 800e734:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800e738:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800e73a:	68bb      	ldr	r3, [r7, #8]
 800e73c:	011b      	lsls	r3, r3, #4
 800e73e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800e742:	697a      	ldr	r2, [r7, #20]
 800e744:	4313      	orrs	r3, r2
 800e746:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e748:	68fb      	ldr	r3, [r7, #12]
 800e74a:	693a      	ldr	r2, [r7, #16]
 800e74c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e74e:	68fb      	ldr	r3, [r7, #12]
 800e750:	697a      	ldr	r2, [r7, #20]
 800e752:	621a      	str	r2, [r3, #32]
}
 800e754:	bf00      	nop
 800e756:	371c      	adds	r7, #28
 800e758:	46bd      	mov	sp, r7
 800e75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e75e:	4770      	bx	lr

0800e760 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e760:	b480      	push	{r7}
 800e762:	b087      	sub	sp, #28
 800e764:	af00      	add	r7, sp, #0
 800e766:	60f8      	str	r0, [r7, #12]
 800e768:	60b9      	str	r1, [r7, #8]
 800e76a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	6a1b      	ldr	r3, [r3, #32]
 800e770:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	6a1b      	ldr	r3, [r3, #32]
 800e776:	f023 0210 	bic.w	r2, r3, #16
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	699b      	ldr	r3, [r3, #24]
 800e782:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e784:	693b      	ldr	r3, [r7, #16]
 800e786:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e78a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	031b      	lsls	r3, r3, #12
 800e790:	693a      	ldr	r2, [r7, #16]
 800e792:	4313      	orrs	r3, r2
 800e794:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e796:	697b      	ldr	r3, [r7, #20]
 800e798:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800e79c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e79e:	68bb      	ldr	r3, [r7, #8]
 800e7a0:	011b      	lsls	r3, r3, #4
 800e7a2:	697a      	ldr	r2, [r7, #20]
 800e7a4:	4313      	orrs	r3, r2
 800e7a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	693a      	ldr	r2, [r7, #16]
 800e7ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e7ae:	68fb      	ldr	r3, [r7, #12]
 800e7b0:	697a      	ldr	r2, [r7, #20]
 800e7b2:	621a      	str	r2, [r3, #32]
}
 800e7b4:	bf00      	nop
 800e7b6:	371c      	adds	r7, #28
 800e7b8:	46bd      	mov	sp, r7
 800e7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7be:	4770      	bx	lr

0800e7c0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800e7c0:	b480      	push	{r7}
 800e7c2:	b087      	sub	sp, #28
 800e7c4:	af00      	add	r7, sp, #0
 800e7c6:	60f8      	str	r0, [r7, #12]
 800e7c8:	60b9      	str	r1, [r7, #8]
 800e7ca:	607a      	str	r2, [r7, #4]
 800e7cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	6a1b      	ldr	r3, [r3, #32]
 800e7d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e7d4:	68fb      	ldr	r3, [r7, #12]
 800e7d6:	6a1b      	ldr	r3, [r3, #32]
 800e7d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	69db      	ldr	r3, [r3, #28]
 800e7e4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800e7e6:	693b      	ldr	r3, [r7, #16]
 800e7e8:	f023 0303 	bic.w	r3, r3, #3
 800e7ec:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800e7ee:	693a      	ldr	r2, [r7, #16]
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	4313      	orrs	r3, r2
 800e7f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800e7f6:	693b      	ldr	r3, [r7, #16]
 800e7f8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e7fc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800e7fe:	683b      	ldr	r3, [r7, #0]
 800e800:	011b      	lsls	r3, r3, #4
 800e802:	b2db      	uxtb	r3, r3
 800e804:	693a      	ldr	r2, [r7, #16]
 800e806:	4313      	orrs	r3, r2
 800e808:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800e80a:	697b      	ldr	r3, [r7, #20]
 800e80c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800e810:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800e812:	68bb      	ldr	r3, [r7, #8]
 800e814:	021b      	lsls	r3, r3, #8
 800e816:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800e81a:	697a      	ldr	r2, [r7, #20]
 800e81c:	4313      	orrs	r3, r2
 800e81e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	693a      	ldr	r2, [r7, #16]
 800e824:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800e826:	68fb      	ldr	r3, [r7, #12]
 800e828:	697a      	ldr	r2, [r7, #20]
 800e82a:	621a      	str	r2, [r3, #32]
}
 800e82c:	bf00      	nop
 800e82e:	371c      	adds	r7, #28
 800e830:	46bd      	mov	sp, r7
 800e832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e836:	4770      	bx	lr

0800e838 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800e838:	b480      	push	{r7}
 800e83a:	b087      	sub	sp, #28
 800e83c:	af00      	add	r7, sp, #0
 800e83e:	60f8      	str	r0, [r7, #12]
 800e840:	60b9      	str	r1, [r7, #8]
 800e842:	607a      	str	r2, [r7, #4]
 800e844:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	6a1b      	ldr	r3, [r3, #32]
 800e84a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	6a1b      	ldr	r3, [r3, #32]
 800e850:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	69db      	ldr	r3, [r3, #28]
 800e85c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800e85e:	693b      	ldr	r3, [r7, #16]
 800e860:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e864:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	021b      	lsls	r3, r3, #8
 800e86a:	693a      	ldr	r2, [r7, #16]
 800e86c:	4313      	orrs	r3, r2
 800e86e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800e870:	693b      	ldr	r3, [r7, #16]
 800e872:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e876:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800e878:	683b      	ldr	r3, [r7, #0]
 800e87a:	031b      	lsls	r3, r3, #12
 800e87c:	b29b      	uxth	r3, r3
 800e87e:	693a      	ldr	r2, [r7, #16]
 800e880:	4313      	orrs	r3, r2
 800e882:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800e884:	697b      	ldr	r3, [r7, #20]
 800e886:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800e88a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800e88c:	68bb      	ldr	r3, [r7, #8]
 800e88e:	031b      	lsls	r3, r3, #12
 800e890:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800e894:	697a      	ldr	r2, [r7, #20]
 800e896:	4313      	orrs	r3, r2
 800e898:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	693a      	ldr	r2, [r7, #16]
 800e89e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	697a      	ldr	r2, [r7, #20]
 800e8a4:	621a      	str	r2, [r3, #32]
}
 800e8a6:	bf00      	nop
 800e8a8:	371c      	adds	r7, #28
 800e8aa:	46bd      	mov	sp, r7
 800e8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8b0:	4770      	bx	lr

0800e8b2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e8b2:	b480      	push	{r7}
 800e8b4:	b085      	sub	sp, #20
 800e8b6:	af00      	add	r7, sp, #0
 800e8b8:	6078      	str	r0, [r7, #4]
 800e8ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	689b      	ldr	r3, [r3, #8]
 800e8c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e8c2:	68fb      	ldr	r3, [r7, #12]
 800e8c4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800e8c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e8cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e8ce:	683a      	ldr	r2, [r7, #0]
 800e8d0:	68fb      	ldr	r3, [r7, #12]
 800e8d2:	4313      	orrs	r3, r2
 800e8d4:	f043 0307 	orr.w	r3, r3, #7
 800e8d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	68fa      	ldr	r2, [r7, #12]
 800e8de:	609a      	str	r2, [r3, #8]
}
 800e8e0:	bf00      	nop
 800e8e2:	3714      	adds	r7, #20
 800e8e4:	46bd      	mov	sp, r7
 800e8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8ea:	4770      	bx	lr

0800e8ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e8ec:	b480      	push	{r7}
 800e8ee:	b087      	sub	sp, #28
 800e8f0:	af00      	add	r7, sp, #0
 800e8f2:	60f8      	str	r0, [r7, #12]
 800e8f4:	60b9      	str	r1, [r7, #8]
 800e8f6:	607a      	str	r2, [r7, #4]
 800e8f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e8fa:	68fb      	ldr	r3, [r7, #12]
 800e8fc:	689b      	ldr	r3, [r3, #8]
 800e8fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e900:	697b      	ldr	r3, [r7, #20]
 800e902:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e906:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e908:	683b      	ldr	r3, [r7, #0]
 800e90a:	021a      	lsls	r2, r3, #8
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	431a      	orrs	r2, r3
 800e910:	68bb      	ldr	r3, [r7, #8]
 800e912:	4313      	orrs	r3, r2
 800e914:	697a      	ldr	r2, [r7, #20]
 800e916:	4313      	orrs	r3, r2
 800e918:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	697a      	ldr	r2, [r7, #20]
 800e91e:	609a      	str	r2, [r3, #8]
}
 800e920:	bf00      	nop
 800e922:	371c      	adds	r7, #28
 800e924:	46bd      	mov	sp, r7
 800e926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e92a:	4770      	bx	lr

0800e92c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800e92c:	b480      	push	{r7}
 800e92e:	b087      	sub	sp, #28
 800e930:	af00      	add	r7, sp, #0
 800e932:	60f8      	str	r0, [r7, #12]
 800e934:	60b9      	str	r1, [r7, #8]
 800e936:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800e938:	68bb      	ldr	r3, [r7, #8]
 800e93a:	f003 031f 	and.w	r3, r3, #31
 800e93e:	2201      	movs	r2, #1
 800e940:	fa02 f303 	lsl.w	r3, r2, r3
 800e944:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800e946:	68fb      	ldr	r3, [r7, #12]
 800e948:	6a1a      	ldr	r2, [r3, #32]
 800e94a:	697b      	ldr	r3, [r7, #20]
 800e94c:	43db      	mvns	r3, r3
 800e94e:	401a      	ands	r2, r3
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800e954:	68fb      	ldr	r3, [r7, #12]
 800e956:	6a1a      	ldr	r2, [r3, #32]
 800e958:	68bb      	ldr	r3, [r7, #8]
 800e95a:	f003 031f 	and.w	r3, r3, #31
 800e95e:	6879      	ldr	r1, [r7, #4]
 800e960:	fa01 f303 	lsl.w	r3, r1, r3
 800e964:	431a      	orrs	r2, r3
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	621a      	str	r2, [r3, #32]
}
 800e96a:	bf00      	nop
 800e96c:	371c      	adds	r7, #28
 800e96e:	46bd      	mov	sp, r7
 800e970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e974:	4770      	bx	lr
	...

0800e978 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e978:	b480      	push	{r7}
 800e97a:	b085      	sub	sp, #20
 800e97c:	af00      	add	r7, sp, #0
 800e97e:	6078      	str	r0, [r7, #4]
 800e980:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e988:	2b01      	cmp	r3, #1
 800e98a:	d101      	bne.n	800e990 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e98c:	2302      	movs	r3, #2
 800e98e:	e074      	b.n	800ea7a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	2201      	movs	r2, #1
 800e994:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	2202      	movs	r2, #2
 800e99c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	681b      	ldr	r3, [r3, #0]
 800e9a4:	685b      	ldr	r3, [r3, #4]
 800e9a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	689b      	ldr	r3, [r3, #8]
 800e9ae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	4a34      	ldr	r2, [pc, #208]	@ (800ea88 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800e9b6:	4293      	cmp	r3, r2
 800e9b8:	d009      	beq.n	800e9ce <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	681b      	ldr	r3, [r3, #0]
 800e9be:	4a33      	ldr	r2, [pc, #204]	@ (800ea8c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e9c0:	4293      	cmp	r3, r2
 800e9c2:	d004      	beq.n	800e9ce <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	681b      	ldr	r3, [r3, #0]
 800e9c8:	4a31      	ldr	r2, [pc, #196]	@ (800ea90 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e9ca:	4293      	cmp	r3, r2
 800e9cc:	d108      	bne.n	800e9e0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e9ce:	68fb      	ldr	r3, [r7, #12]
 800e9d0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800e9d4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e9d6:	683b      	ldr	r3, [r7, #0]
 800e9d8:	685b      	ldr	r3, [r3, #4]
 800e9da:	68fa      	ldr	r2, [r7, #12]
 800e9dc:	4313      	orrs	r3, r2
 800e9de:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e9e0:	68fb      	ldr	r3, [r7, #12]
 800e9e2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800e9e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e9ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e9ec:	683b      	ldr	r3, [r7, #0]
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	68fa      	ldr	r2, [r7, #12]
 800e9f2:	4313      	orrs	r3, r2
 800e9f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	681b      	ldr	r3, [r3, #0]
 800e9fa:	68fa      	ldr	r2, [r7, #12]
 800e9fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	681b      	ldr	r3, [r3, #0]
 800ea02:	4a21      	ldr	r2, [pc, #132]	@ (800ea88 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ea04:	4293      	cmp	r3, r2
 800ea06:	d022      	beq.n	800ea4e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	681b      	ldr	r3, [r3, #0]
 800ea0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ea10:	d01d      	beq.n	800ea4e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	681b      	ldr	r3, [r3, #0]
 800ea16:	4a1f      	ldr	r2, [pc, #124]	@ (800ea94 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800ea18:	4293      	cmp	r3, r2
 800ea1a:	d018      	beq.n	800ea4e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	681b      	ldr	r3, [r3, #0]
 800ea20:	4a1d      	ldr	r2, [pc, #116]	@ (800ea98 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800ea22:	4293      	cmp	r3, r2
 800ea24:	d013      	beq.n	800ea4e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	681b      	ldr	r3, [r3, #0]
 800ea2a:	4a1c      	ldr	r2, [pc, #112]	@ (800ea9c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800ea2c:	4293      	cmp	r3, r2
 800ea2e:	d00e      	beq.n	800ea4e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	4a15      	ldr	r2, [pc, #84]	@ (800ea8c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ea36:	4293      	cmp	r3, r2
 800ea38:	d009      	beq.n	800ea4e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	681b      	ldr	r3, [r3, #0]
 800ea3e:	4a18      	ldr	r2, [pc, #96]	@ (800eaa0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800ea40:	4293      	cmp	r3, r2
 800ea42:	d004      	beq.n	800ea4e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	681b      	ldr	r3, [r3, #0]
 800ea48:	4a11      	ldr	r2, [pc, #68]	@ (800ea90 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ea4a:	4293      	cmp	r3, r2
 800ea4c:	d10c      	bne.n	800ea68 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ea4e:	68bb      	ldr	r3, [r7, #8]
 800ea50:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ea54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ea56:	683b      	ldr	r3, [r7, #0]
 800ea58:	689b      	ldr	r3, [r3, #8]
 800ea5a:	68ba      	ldr	r2, [r7, #8]
 800ea5c:	4313      	orrs	r3, r2
 800ea5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	68ba      	ldr	r2, [r7, #8]
 800ea66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	2201      	movs	r2, #1
 800ea6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	2200      	movs	r2, #0
 800ea74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ea78:	2300      	movs	r3, #0
}
 800ea7a:	4618      	mov	r0, r3
 800ea7c:	3714      	adds	r7, #20
 800ea7e:	46bd      	mov	sp, r7
 800ea80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea84:	4770      	bx	lr
 800ea86:	bf00      	nop
 800ea88:	40012c00 	.word	0x40012c00
 800ea8c:	40013400 	.word	0x40013400
 800ea90:	40015000 	.word	0x40015000
 800ea94:	40000400 	.word	0x40000400
 800ea98:	40000800 	.word	0x40000800
 800ea9c:	40000c00 	.word	0x40000c00
 800eaa0:	40014000 	.word	0x40014000

0800eaa4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800eaa4:	b480      	push	{r7}
 800eaa6:	b085      	sub	sp, #20
 800eaa8:	af00      	add	r7, sp, #0
 800eaaa:	6078      	str	r0, [r7, #4]
 800eaac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800eaae:	2300      	movs	r3, #0
 800eab0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800eab8:	2b01      	cmp	r3, #1
 800eaba:	d101      	bne.n	800eac0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800eabc:	2302      	movs	r3, #2
 800eabe:	e078      	b.n	800ebb2 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	2201      	movs	r2, #1
 800eac4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800eace:	683b      	ldr	r3, [r7, #0]
 800ead0:	68db      	ldr	r3, [r3, #12]
 800ead2:	4313      	orrs	r3, r2
 800ead4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ead6:	68fb      	ldr	r3, [r7, #12]
 800ead8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800eadc:	683b      	ldr	r3, [r7, #0]
 800eade:	689b      	ldr	r3, [r3, #8]
 800eae0:	4313      	orrs	r3, r2
 800eae2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800eae4:	68fb      	ldr	r3, [r7, #12]
 800eae6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800eaea:	683b      	ldr	r3, [r7, #0]
 800eaec:	685b      	ldr	r3, [r3, #4]
 800eaee:	4313      	orrs	r3, r2
 800eaf0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800eaf8:	683b      	ldr	r3, [r7, #0]
 800eafa:	681b      	ldr	r3, [r3, #0]
 800eafc:	4313      	orrs	r3, r2
 800eafe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800eb00:	68fb      	ldr	r3, [r7, #12]
 800eb02:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800eb06:	683b      	ldr	r3, [r7, #0]
 800eb08:	691b      	ldr	r3, [r3, #16]
 800eb0a:	4313      	orrs	r3, r2
 800eb0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800eb14:	683b      	ldr	r3, [r7, #0]
 800eb16:	695b      	ldr	r3, [r3, #20]
 800eb18:	4313      	orrs	r3, r2
 800eb1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800eb1c:	68fb      	ldr	r3, [r7, #12]
 800eb1e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800eb22:	683b      	ldr	r3, [r7, #0]
 800eb24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eb26:	4313      	orrs	r3, r2
 800eb28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800eb30:	683b      	ldr	r3, [r7, #0]
 800eb32:	699b      	ldr	r3, [r3, #24]
 800eb34:	041b      	lsls	r3, r3, #16
 800eb36:	4313      	orrs	r3, r2
 800eb38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800eb3a:	68fb      	ldr	r3, [r7, #12]
 800eb3c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800eb40:	683b      	ldr	r3, [r7, #0]
 800eb42:	69db      	ldr	r3, [r3, #28]
 800eb44:	4313      	orrs	r3, r2
 800eb46:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	681b      	ldr	r3, [r3, #0]
 800eb4c:	4a1c      	ldr	r2, [pc, #112]	@ (800ebc0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800eb4e:	4293      	cmp	r3, r2
 800eb50:	d009      	beq.n	800eb66 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	681b      	ldr	r3, [r3, #0]
 800eb56:	4a1b      	ldr	r2, [pc, #108]	@ (800ebc4 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800eb58:	4293      	cmp	r3, r2
 800eb5a:	d004      	beq.n	800eb66 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	681b      	ldr	r3, [r3, #0]
 800eb60:	4a19      	ldr	r2, [pc, #100]	@ (800ebc8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800eb62:	4293      	cmp	r3, r2
 800eb64:	d11c      	bne.n	800eba0 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800eb66:	68fb      	ldr	r3, [r7, #12]
 800eb68:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800eb6c:	683b      	ldr	r3, [r7, #0]
 800eb6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb70:	051b      	lsls	r3, r3, #20
 800eb72:	4313      	orrs	r3, r2
 800eb74:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800eb7c:	683b      	ldr	r3, [r7, #0]
 800eb7e:	6a1b      	ldr	r3, [r3, #32]
 800eb80:	4313      	orrs	r3, r2
 800eb82:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800eb8a:	683b      	ldr	r3, [r7, #0]
 800eb8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb8e:	4313      	orrs	r3, r2
 800eb90:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800eb92:	68fb      	ldr	r3, [r7, #12]
 800eb94:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800eb98:	683b      	ldr	r3, [r7, #0]
 800eb9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb9c:	4313      	orrs	r3, r2
 800eb9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	681b      	ldr	r3, [r3, #0]
 800eba4:	68fa      	ldr	r2, [r7, #12]
 800eba6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	2200      	movs	r2, #0
 800ebac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ebb0:	2300      	movs	r3, #0
}
 800ebb2:	4618      	mov	r0, r3
 800ebb4:	3714      	adds	r7, #20
 800ebb6:	46bd      	mov	sp, r7
 800ebb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebbc:	4770      	bx	lr
 800ebbe:	bf00      	nop
 800ebc0:	40012c00 	.word	0x40012c00
 800ebc4:	40013400 	.word	0x40013400
 800ebc8:	40015000 	.word	0x40015000

0800ebcc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ebcc:	b480      	push	{r7}
 800ebce:	b083      	sub	sp, #12
 800ebd0:	af00      	add	r7, sp, #0
 800ebd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ebd4:	bf00      	nop
 800ebd6:	370c      	adds	r7, #12
 800ebd8:	46bd      	mov	sp, r7
 800ebda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebde:	4770      	bx	lr

0800ebe0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ebe0:	b480      	push	{r7}
 800ebe2:	b083      	sub	sp, #12
 800ebe4:	af00      	add	r7, sp, #0
 800ebe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ebe8:	bf00      	nop
 800ebea:	370c      	adds	r7, #12
 800ebec:	46bd      	mov	sp, r7
 800ebee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebf2:	4770      	bx	lr

0800ebf4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ebf4:	b480      	push	{r7}
 800ebf6:	b083      	sub	sp, #12
 800ebf8:	af00      	add	r7, sp, #0
 800ebfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ebfc:	bf00      	nop
 800ebfe:	370c      	adds	r7, #12
 800ec00:	46bd      	mov	sp, r7
 800ec02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec06:	4770      	bx	lr

0800ec08 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800ec08:	b480      	push	{r7}
 800ec0a:	b083      	sub	sp, #12
 800ec0c:	af00      	add	r7, sp, #0
 800ec0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800ec10:	bf00      	nop
 800ec12:	370c      	adds	r7, #12
 800ec14:	46bd      	mov	sp, r7
 800ec16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec1a:	4770      	bx	lr

0800ec1c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800ec1c:	b480      	push	{r7}
 800ec1e:	b083      	sub	sp, #12
 800ec20:	af00      	add	r7, sp, #0
 800ec22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800ec24:	bf00      	nop
 800ec26:	370c      	adds	r7, #12
 800ec28:	46bd      	mov	sp, r7
 800ec2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec2e:	4770      	bx	lr

0800ec30 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800ec30:	b480      	push	{r7}
 800ec32:	b083      	sub	sp, #12
 800ec34:	af00      	add	r7, sp, #0
 800ec36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800ec38:	bf00      	nop
 800ec3a:	370c      	adds	r7, #12
 800ec3c:	46bd      	mov	sp, r7
 800ec3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec42:	4770      	bx	lr

0800ec44 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800ec44:	b480      	push	{r7}
 800ec46:	b083      	sub	sp, #12
 800ec48:	af00      	add	r7, sp, #0
 800ec4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800ec4c:	bf00      	nop
 800ec4e:	370c      	adds	r7, #12
 800ec50:	46bd      	mov	sp, r7
 800ec52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec56:	4770      	bx	lr

0800ec58 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 800ec58:	b580      	push	{r7, lr}
 800ec5a:	b082      	sub	sp, #8
 800ec5c:	af00      	add	r7, sp, #0
 800ec5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d101      	bne.n	800ec6a <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800ec66:	2301      	movs	r3, #1
 800ec68:	e04a      	b.n	800ed00 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec70:	2b00      	cmp	r3, #0
 800ec72:	d106      	bne.n	800ec82 <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	2200      	movs	r2, #0
 800ec78:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ec7c:	6878      	ldr	r0, [r7, #4]
 800ec7e:	f7fa fce5 	bl	800964c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	2224      	movs	r2, #36	@ 0x24
 800ec86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	681b      	ldr	r3, [r3, #0]
 800ec8e:	681a      	ldr	r2, [r3, #0]
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	681b      	ldr	r3, [r3, #0]
 800ec94:	f022 0201 	bic.w	r2, r2, #1
 800ec98:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d002      	beq.n	800eca8 <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800eca2:	6878      	ldr	r0, [r7, #4]
 800eca4:	f001 f8a2 	bl	800fdec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800eca8:	6878      	ldr	r0, [r7, #4]
 800ecaa:	f000 fda3 	bl	800f7f4 <UART_SetConfig>
 800ecae:	4603      	mov	r3, r0
 800ecb0:	2b01      	cmp	r3, #1
 800ecb2:	d101      	bne.n	800ecb8 <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 800ecb4:	2301      	movs	r3, #1
 800ecb6:	e023      	b.n	800ed00 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	681b      	ldr	r3, [r3, #0]
 800ecbc:	685a      	ldr	r2, [r3, #4]
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	681b      	ldr	r3, [r3, #0]
 800ecc2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ecc6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	681b      	ldr	r3, [r3, #0]
 800eccc:	689a      	ldr	r2, [r3, #8]
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	681b      	ldr	r3, [r3, #0]
 800ecd2:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 800ecd6:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	681b      	ldr	r3, [r3, #0]
 800ecdc:	689a      	ldr	r2, [r3, #8]
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	681b      	ldr	r3, [r3, #0]
 800ece2:	f042 0208 	orr.w	r2, r2, #8
 800ece6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	681a      	ldr	r2, [r3, #0]
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	f042 0201 	orr.w	r2, r2, #1
 800ecf6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ecf8:	6878      	ldr	r0, [r7, #4]
 800ecfa:	f001 f919 	bl	800ff30 <UART_CheckIdleState>
 800ecfe:	4603      	mov	r3, r0
}
 800ed00:	4618      	mov	r0, r3
 800ed02:	3708      	adds	r7, #8
 800ed04:	46bd      	mov	sp, r7
 800ed06:	bd80      	pop	{r7, pc}

0800ed08 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800ed08:	b580      	push	{r7, lr}
 800ed0a:	b08a      	sub	sp, #40	@ 0x28
 800ed0c:	af00      	add	r7, sp, #0
 800ed0e:	60f8      	str	r0, [r7, #12]
 800ed10:	60b9      	str	r1, [r7, #8]
 800ed12:	4613      	mov	r3, r2
 800ed14:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ed1c:	2b20      	cmp	r3, #32
 800ed1e:	d167      	bne.n	800edf0 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800ed20:	68bb      	ldr	r3, [r7, #8]
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	d002      	beq.n	800ed2c <HAL_UART_Transmit_DMA+0x24>
 800ed26:	88fb      	ldrh	r3, [r7, #6]
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	d101      	bne.n	800ed30 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800ed2c:	2301      	movs	r3, #1
 800ed2e:	e060      	b.n	800edf2 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800ed30:	68fb      	ldr	r3, [r7, #12]
 800ed32:	68ba      	ldr	r2, [r7, #8]
 800ed34:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800ed36:	68fb      	ldr	r3, [r7, #12]
 800ed38:	88fa      	ldrh	r2, [r7, #6]
 800ed3a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	88fa      	ldrh	r2, [r7, #6]
 800ed42:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ed46:	68fb      	ldr	r3, [r7, #12]
 800ed48:	2200      	movs	r2, #0
 800ed4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ed4e:	68fb      	ldr	r3, [r7, #12]
 800ed50:	2221      	movs	r2, #33	@ 0x21
 800ed52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800ed56:	68fb      	ldr	r3, [r7, #12]
 800ed58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ed5a:	2b00      	cmp	r3, #0
 800ed5c:	d028      	beq.n	800edb0 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800ed5e:	68fb      	ldr	r3, [r7, #12]
 800ed60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ed62:	4a26      	ldr	r2, [pc, #152]	@ (800edfc <HAL_UART_Transmit_DMA+0xf4>)
 800ed64:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800ed66:	68fb      	ldr	r3, [r7, #12]
 800ed68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ed6a:	4a25      	ldr	r2, [pc, #148]	@ (800ee00 <HAL_UART_Transmit_DMA+0xf8>)
 800ed6c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800ed6e:	68fb      	ldr	r3, [r7, #12]
 800ed70:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ed72:	4a24      	ldr	r2, [pc, #144]	@ (800ee04 <HAL_UART_Transmit_DMA+0xfc>)
 800ed74:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800ed76:	68fb      	ldr	r3, [r7, #12]
 800ed78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ed7a:	2200      	movs	r2, #0
 800ed7c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800ed7e:	68fb      	ldr	r3, [r7, #12]
 800ed80:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800ed82:	68fb      	ldr	r3, [r7, #12]
 800ed84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ed86:	4619      	mov	r1, r3
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	3328      	adds	r3, #40	@ 0x28
 800ed8e:	461a      	mov	r2, r3
 800ed90:	88fb      	ldrh	r3, [r7, #6]
 800ed92:	f7fb f92b 	bl	8009fec <HAL_DMA_Start_IT>
 800ed96:	4603      	mov	r3, r0
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d009      	beq.n	800edb0 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ed9c:	68fb      	ldr	r3, [r7, #12]
 800ed9e:	2210      	movs	r2, #16
 800eda0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800eda4:	68fb      	ldr	r3, [r7, #12]
 800eda6:	2220      	movs	r2, #32
 800eda8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800edac:	2301      	movs	r3, #1
 800edae:	e020      	b.n	800edf2 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800edb0:	68fb      	ldr	r3, [r7, #12]
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	2240      	movs	r2, #64	@ 0x40
 800edb6:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800edb8:	68fb      	ldr	r3, [r7, #12]
 800edba:	681b      	ldr	r3, [r3, #0]
 800edbc:	3308      	adds	r3, #8
 800edbe:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edc0:	697b      	ldr	r3, [r7, #20]
 800edc2:	e853 3f00 	ldrex	r3, [r3]
 800edc6:	613b      	str	r3, [r7, #16]
   return(result);
 800edc8:	693b      	ldr	r3, [r7, #16]
 800edca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800edce:	627b      	str	r3, [r7, #36]	@ 0x24
 800edd0:	68fb      	ldr	r3, [r7, #12]
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	3308      	adds	r3, #8
 800edd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800edd8:	623a      	str	r2, [r7, #32]
 800edda:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eddc:	69f9      	ldr	r1, [r7, #28]
 800edde:	6a3a      	ldr	r2, [r7, #32]
 800ede0:	e841 2300 	strex	r3, r2, [r1]
 800ede4:	61bb      	str	r3, [r7, #24]
   return(result);
 800ede6:	69bb      	ldr	r3, [r7, #24]
 800ede8:	2b00      	cmp	r3, #0
 800edea:	d1e5      	bne.n	800edb8 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800edec:	2300      	movs	r3, #0
 800edee:	e000      	b.n	800edf2 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800edf0:	2302      	movs	r3, #2
  }
}
 800edf2:	4618      	mov	r0, r3
 800edf4:	3728      	adds	r7, #40	@ 0x28
 800edf6:	46bd      	mov	sp, r7
 800edf8:	bd80      	pop	{r7, pc}
 800edfa:	bf00      	nop
 800edfc:	080103fb 	.word	0x080103fb
 800ee00:	08010495 	.word	0x08010495
 800ee04:	0801061b 	.word	0x0801061b

0800ee08 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ee08:	b580      	push	{r7, lr}
 800ee0a:	b08a      	sub	sp, #40	@ 0x28
 800ee0c:	af00      	add	r7, sp, #0
 800ee0e:	60f8      	str	r0, [r7, #12]
 800ee10:	60b9      	str	r1, [r7, #8]
 800ee12:	4613      	mov	r3, r2
 800ee14:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ee16:	68fb      	ldr	r3, [r7, #12]
 800ee18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ee1c:	2b20      	cmp	r3, #32
 800ee1e:	d137      	bne.n	800ee90 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800ee20:	68bb      	ldr	r3, [r7, #8]
 800ee22:	2b00      	cmp	r3, #0
 800ee24:	d002      	beq.n	800ee2c <HAL_UART_Receive_DMA+0x24>
 800ee26:	88fb      	ldrh	r3, [r7, #6]
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d101      	bne.n	800ee30 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800ee2c:	2301      	movs	r3, #1
 800ee2e:	e030      	b.n	800ee92 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	2200      	movs	r2, #0
 800ee34:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ee36:	68fb      	ldr	r3, [r7, #12]
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	4a18      	ldr	r2, [pc, #96]	@ (800ee9c <HAL_UART_Receive_DMA+0x94>)
 800ee3c:	4293      	cmp	r3, r2
 800ee3e:	d01f      	beq.n	800ee80 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	681b      	ldr	r3, [r3, #0]
 800ee44:	685b      	ldr	r3, [r3, #4]
 800ee46:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	d018      	beq.n	800ee80 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ee4e:	68fb      	ldr	r3, [r7, #12]
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee54:	697b      	ldr	r3, [r7, #20]
 800ee56:	e853 3f00 	ldrex	r3, [r3]
 800ee5a:	613b      	str	r3, [r7, #16]
   return(result);
 800ee5c:	693b      	ldr	r3, [r7, #16]
 800ee5e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ee62:	627b      	str	r3, [r7, #36]	@ 0x24
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	681b      	ldr	r3, [r3, #0]
 800ee68:	461a      	mov	r2, r3
 800ee6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee6c:	623b      	str	r3, [r7, #32]
 800ee6e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee70:	69f9      	ldr	r1, [r7, #28]
 800ee72:	6a3a      	ldr	r2, [r7, #32]
 800ee74:	e841 2300 	strex	r3, r2, [r1]
 800ee78:	61bb      	str	r3, [r7, #24]
   return(result);
 800ee7a:	69bb      	ldr	r3, [r7, #24]
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d1e6      	bne.n	800ee4e <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800ee80:	88fb      	ldrh	r3, [r7, #6]
 800ee82:	461a      	mov	r2, r3
 800ee84:	68b9      	ldr	r1, [r7, #8]
 800ee86:	68f8      	ldr	r0, [r7, #12]
 800ee88:	f001 f96a 	bl	8010160 <UART_Start_Receive_DMA>
 800ee8c:	4603      	mov	r3, r0
 800ee8e:	e000      	b.n	800ee92 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800ee90:	2302      	movs	r3, #2
  }
}
 800ee92:	4618      	mov	r0, r3
 800ee94:	3728      	adds	r7, #40	@ 0x28
 800ee96:	46bd      	mov	sp, r7
 800ee98:	bd80      	pop	{r7, pc}
 800ee9a:	bf00      	nop
 800ee9c:	40008000 	.word	0x40008000

0800eea0 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800eea0:	b580      	push	{r7, lr}
 800eea2:	b090      	sub	sp, #64	@ 0x40
 800eea4:	af00      	add	r7, sp, #0
 800eea6:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eeae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800eeb6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	681b      	ldr	r3, [r3, #0]
 800eebc:	689b      	ldr	r3, [r3, #8]
 800eebe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800eec2:	2b80      	cmp	r3, #128	@ 0x80
 800eec4:	d139      	bne.n	800ef3a <HAL_UART_DMAStop+0x9a>
 800eec6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eec8:	2b21      	cmp	r3, #33	@ 0x21
 800eeca:	d136      	bne.n	800ef3a <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	681b      	ldr	r3, [r3, #0]
 800eed0:	3308      	adds	r3, #8
 800eed2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eed4:	6a3b      	ldr	r3, [r7, #32]
 800eed6:	e853 3f00 	ldrex	r3, [r3]
 800eeda:	61fb      	str	r3, [r7, #28]
   return(result);
 800eedc:	69fb      	ldr	r3, [r7, #28]
 800eede:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800eee2:	637b      	str	r3, [r7, #52]	@ 0x34
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	681b      	ldr	r3, [r3, #0]
 800eee8:	3308      	adds	r3, #8
 800eeea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800eeec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800eeee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eef0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800eef2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eef4:	e841 2300 	strex	r3, r2, [r1]
 800eef8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800eefa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d1e5      	bne.n	800eecc <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	d015      	beq.n	800ef34 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ef0c:	4618      	mov	r0, r3
 800ef0e:	f7fb f8e8 	bl	800a0e2 <HAL_DMA_Abort>
 800ef12:	4603      	mov	r3, r0
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d00d      	beq.n	800ef34 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ef1c:	4618      	mov	r0, r3
 800ef1e:	f7fb fa4f 	bl	800a3c0 <HAL_DMA_GetError>
 800ef22:	4603      	mov	r3, r0
 800ef24:	2b20      	cmp	r3, #32
 800ef26:	d105      	bne.n	800ef34 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	2210      	movs	r2, #16
 800ef2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800ef30:	2303      	movs	r3, #3
 800ef32:	e047      	b.n	800efc4 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800ef34:	6878      	ldr	r0, [r7, #4]
 800ef36:	f001 f9b9 	bl	80102ac <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	681b      	ldr	r3, [r3, #0]
 800ef3e:	689b      	ldr	r3, [r3, #8]
 800ef40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ef44:	2b40      	cmp	r3, #64	@ 0x40
 800ef46:	d13c      	bne.n	800efc2 <HAL_UART_DMAStop+0x122>
 800ef48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef4a:	2b22      	cmp	r3, #34	@ 0x22
 800ef4c:	d139      	bne.n	800efc2 <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	681b      	ldr	r3, [r3, #0]
 800ef52:	3308      	adds	r3, #8
 800ef54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef56:	68fb      	ldr	r3, [r7, #12]
 800ef58:	e853 3f00 	ldrex	r3, [r3]
 800ef5c:	60bb      	str	r3, [r7, #8]
   return(result);
 800ef5e:	68bb      	ldr	r3, [r7, #8]
 800ef60:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ef64:	633b      	str	r3, [r7, #48]	@ 0x30
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	3308      	adds	r3, #8
 800ef6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef6e:	61ba      	str	r2, [r7, #24]
 800ef70:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef72:	6979      	ldr	r1, [r7, #20]
 800ef74:	69ba      	ldr	r2, [r7, #24]
 800ef76:	e841 2300 	strex	r3, r2, [r1]
 800ef7a:	613b      	str	r3, [r7, #16]
   return(result);
 800ef7c:	693b      	ldr	r3, [r7, #16]
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d1e5      	bne.n	800ef4e <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ef88:	2b00      	cmp	r3, #0
 800ef8a:	d017      	beq.n	800efbc <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ef92:	4618      	mov	r0, r3
 800ef94:	f7fb f8a5 	bl	800a0e2 <HAL_DMA_Abort>
 800ef98:	4603      	mov	r3, r0
 800ef9a:	2b00      	cmp	r3, #0
 800ef9c:	d00e      	beq.n	800efbc <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800efa4:	4618      	mov	r0, r3
 800efa6:	f7fb fa0b 	bl	800a3c0 <HAL_DMA_GetError>
 800efaa:	4603      	mov	r3, r0
 800efac:	2b20      	cmp	r3, #32
 800efae:	d105      	bne.n	800efbc <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	2210      	movs	r2, #16
 800efb4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800efb8:	2303      	movs	r3, #3
 800efba:	e003      	b.n	800efc4 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800efbc:	6878      	ldr	r0, [r7, #4]
 800efbe:	f001 f9b6 	bl	801032e <UART_EndRxTransfer>
  }

  return HAL_OK;
 800efc2:	2300      	movs	r3, #0
}
 800efc4:	4618      	mov	r0, r3
 800efc6:	3740      	adds	r7, #64	@ 0x40
 800efc8:	46bd      	mov	sp, r7
 800efca:	bd80      	pop	{r7, pc}

0800efcc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800efcc:	b580      	push	{r7, lr}
 800efce:	b0ba      	sub	sp, #232	@ 0xe8
 800efd0:	af00      	add	r7, sp, #0
 800efd2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	681b      	ldr	r3, [r3, #0]
 800efd8:	69db      	ldr	r3, [r3, #28]
 800efda:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	681b      	ldr	r3, [r3, #0]
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	681b      	ldr	r3, [r3, #0]
 800efec:	689b      	ldr	r3, [r3, #8]
 800efee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800eff2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800eff6:	f640 030f 	movw	r3, #2063	@ 0x80f
 800effa:	4013      	ands	r3, r2
 800effc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800f000:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f004:	2b00      	cmp	r3, #0
 800f006:	d11b      	bne.n	800f040 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f008:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f00c:	f003 0320 	and.w	r3, r3, #32
 800f010:	2b00      	cmp	r3, #0
 800f012:	d015      	beq.n	800f040 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f014:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f018:	f003 0320 	and.w	r3, r3, #32
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d105      	bne.n	800f02c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f020:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f024:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d009      	beq.n	800f040 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f030:	2b00      	cmp	r3, #0
 800f032:	f000 8300 	beq.w	800f636 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f03a:	6878      	ldr	r0, [r7, #4]
 800f03c:	4798      	blx	r3
      }
      return;
 800f03e:	e2fa      	b.n	800f636 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f040:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f044:	2b00      	cmp	r3, #0
 800f046:	f000 8123 	beq.w	800f290 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800f04a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f04e:	4b8d      	ldr	r3, [pc, #564]	@ (800f284 <HAL_UART_IRQHandler+0x2b8>)
 800f050:	4013      	ands	r3, r2
 800f052:	2b00      	cmp	r3, #0
 800f054:	d106      	bne.n	800f064 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800f056:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f05a:	4b8b      	ldr	r3, [pc, #556]	@ (800f288 <HAL_UART_IRQHandler+0x2bc>)
 800f05c:	4013      	ands	r3, r2
 800f05e:	2b00      	cmp	r3, #0
 800f060:	f000 8116 	beq.w	800f290 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f064:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f068:	f003 0301 	and.w	r3, r3, #1
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d011      	beq.n	800f094 <HAL_UART_IRQHandler+0xc8>
 800f070:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f074:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d00b      	beq.n	800f094 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	681b      	ldr	r3, [r3, #0]
 800f080:	2201      	movs	r2, #1
 800f082:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f08a:	f043 0201 	orr.w	r2, r3, #1
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f094:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f098:	f003 0302 	and.w	r3, r3, #2
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	d011      	beq.n	800f0c4 <HAL_UART_IRQHandler+0xf8>
 800f0a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f0a4:	f003 0301 	and.w	r3, r3, #1
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d00b      	beq.n	800f0c4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	681b      	ldr	r3, [r3, #0]
 800f0b0:	2202      	movs	r2, #2
 800f0b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f0ba:	f043 0204 	orr.w	r2, r3, #4
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f0c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f0c8:	f003 0304 	and.w	r3, r3, #4
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d011      	beq.n	800f0f4 <HAL_UART_IRQHandler+0x128>
 800f0d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f0d4:	f003 0301 	and.w	r3, r3, #1
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	d00b      	beq.n	800f0f4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	681b      	ldr	r3, [r3, #0]
 800f0e0:	2204      	movs	r2, #4
 800f0e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f0ea:	f043 0202 	orr.w	r2, r3, #2
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f0f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f0f8:	f003 0308 	and.w	r3, r3, #8
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d017      	beq.n	800f130 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f100:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f104:	f003 0320 	and.w	r3, r3, #32
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d105      	bne.n	800f118 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800f10c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f110:	4b5c      	ldr	r3, [pc, #368]	@ (800f284 <HAL_UART_IRQHandler+0x2b8>)
 800f112:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f114:	2b00      	cmp	r3, #0
 800f116:	d00b      	beq.n	800f130 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	2208      	movs	r2, #8
 800f11e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f126:	f043 0208 	orr.w	r2, r3, #8
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f130:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f134:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d012      	beq.n	800f162 <HAL_UART_IRQHandler+0x196>
 800f13c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f140:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800f144:	2b00      	cmp	r3, #0
 800f146:	d00c      	beq.n	800f162 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	681b      	ldr	r3, [r3, #0]
 800f14c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f150:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f158:	f043 0220 	orr.w	r2, r3, #32
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f168:	2b00      	cmp	r3, #0
 800f16a:	f000 8266 	beq.w	800f63a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f16e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f172:	f003 0320 	and.w	r3, r3, #32
 800f176:	2b00      	cmp	r3, #0
 800f178:	d013      	beq.n	800f1a2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f17a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f17e:	f003 0320 	and.w	r3, r3, #32
 800f182:	2b00      	cmp	r3, #0
 800f184:	d105      	bne.n	800f192 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f186:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f18a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d007      	beq.n	800f1a2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f196:	2b00      	cmp	r3, #0
 800f198:	d003      	beq.n	800f1a2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f19e:	6878      	ldr	r0, [r7, #4]
 800f1a0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f1a8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	681b      	ldr	r3, [r3, #0]
 800f1b0:	689b      	ldr	r3, [r3, #8]
 800f1b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f1b6:	2b40      	cmp	r3, #64	@ 0x40
 800f1b8:	d005      	beq.n	800f1c6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f1ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f1be:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d054      	beq.n	800f270 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f1c6:	6878      	ldr	r0, [r7, #4]
 800f1c8:	f001 f8b1 	bl	801032e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	681b      	ldr	r3, [r3, #0]
 800f1d0:	689b      	ldr	r3, [r3, #8]
 800f1d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f1d6:	2b40      	cmp	r3, #64	@ 0x40
 800f1d8:	d146      	bne.n	800f268 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	681b      	ldr	r3, [r3, #0]
 800f1de:	3308      	adds	r3, #8
 800f1e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f1e8:	e853 3f00 	ldrex	r3, [r3]
 800f1ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f1f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f1f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f1f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	3308      	adds	r3, #8
 800f202:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f206:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f20a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f20e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f212:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f216:	e841 2300 	strex	r3, r2, [r1]
 800f21a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f21e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f222:	2b00      	cmp	r3, #0
 800f224:	d1d9      	bne.n	800f1da <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d017      	beq.n	800f260 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f236:	4a15      	ldr	r2, [pc, #84]	@ (800f28c <HAL_UART_IRQHandler+0x2c0>)
 800f238:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f240:	4618      	mov	r0, r3
 800f242:	f7fa ffa7 	bl	800a194 <HAL_DMA_Abort_IT>
 800f246:	4603      	mov	r3, r0
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d019      	beq.n	800f280 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f254:	687a      	ldr	r2, [r7, #4]
 800f256:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800f25a:	4610      	mov	r0, r2
 800f25c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f25e:	e00f      	b.n	800f280 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f260:	6878      	ldr	r0, [r7, #4]
 800f262:	f000 fa09 	bl	800f678 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f266:	e00b      	b.n	800f280 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f268:	6878      	ldr	r0, [r7, #4]
 800f26a:	f000 fa05 	bl	800f678 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f26e:	e007      	b.n	800f280 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f270:	6878      	ldr	r0, [r7, #4]
 800f272:	f000 fa01 	bl	800f678 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	2200      	movs	r2, #0
 800f27a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800f27e:	e1dc      	b.n	800f63a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f280:	bf00      	nop
    return;
 800f282:	e1da      	b.n	800f63a <HAL_UART_IRQHandler+0x66e>
 800f284:	10000001 	.word	0x10000001
 800f288:	04000120 	.word	0x04000120
 800f28c:	0801069b 	.word	0x0801069b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f294:	2b01      	cmp	r3, #1
 800f296:	f040 8170 	bne.w	800f57a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800f29a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f29e:	f003 0310 	and.w	r3, r3, #16
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	f000 8169 	beq.w	800f57a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800f2a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f2ac:	f003 0310 	and.w	r3, r3, #16
 800f2b0:	2b00      	cmp	r3, #0
 800f2b2:	f000 8162 	beq.w	800f57a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	681b      	ldr	r3, [r3, #0]
 800f2ba:	2210      	movs	r2, #16
 800f2bc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	689b      	ldr	r3, [r3, #8]
 800f2c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f2c8:	2b40      	cmp	r3, #64	@ 0x40
 800f2ca:	f040 80d8 	bne.w	800f47e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f2d4:	681b      	ldr	r3, [r3, #0]
 800f2d6:	685b      	ldr	r3, [r3, #4]
 800f2d8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f2dc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	f000 80af 	beq.w	800f444 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f2ec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f2f0:	429a      	cmp	r2, r3
 800f2f2:	f080 80a7 	bcs.w	800f444 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f2fc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f306:	681b      	ldr	r3, [r3, #0]
 800f308:	681b      	ldr	r3, [r3, #0]
 800f30a:	f003 0320 	and.w	r3, r3, #32
 800f30e:	2b00      	cmp	r3, #0
 800f310:	f040 8087 	bne.w	800f422 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f31c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f320:	e853 3f00 	ldrex	r3, [r3]
 800f324:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800f328:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f32c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f330:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	461a      	mov	r2, r3
 800f33a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800f33e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f342:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f346:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800f34a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f34e:	e841 2300 	strex	r3, r2, [r1]
 800f352:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800f356:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d1da      	bne.n	800f314 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	681b      	ldr	r3, [r3, #0]
 800f362:	3308      	adds	r3, #8
 800f364:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f366:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f368:	e853 3f00 	ldrex	r3, [r3]
 800f36c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f36e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f370:	f023 0301 	bic.w	r3, r3, #1
 800f374:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	681b      	ldr	r3, [r3, #0]
 800f37c:	3308      	adds	r3, #8
 800f37e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f382:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800f386:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f388:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f38a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f38e:	e841 2300 	strex	r3, r2, [r1]
 800f392:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800f394:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f396:	2b00      	cmp	r3, #0
 800f398:	d1e1      	bne.n	800f35e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	681b      	ldr	r3, [r3, #0]
 800f39e:	3308      	adds	r3, #8
 800f3a0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f3a4:	e853 3f00 	ldrex	r3, [r3]
 800f3a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800f3aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f3ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f3b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	681b      	ldr	r3, [r3, #0]
 800f3b8:	3308      	adds	r3, #8
 800f3ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800f3be:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f3c0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3c2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f3c4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f3c6:	e841 2300 	strex	r3, r2, [r1]
 800f3ca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800f3cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f3ce:	2b00      	cmp	r3, #0
 800f3d0:	d1e3      	bne.n	800f39a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	2220      	movs	r2, #32
 800f3d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	2200      	movs	r2, #0
 800f3de:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	681b      	ldr	r3, [r3, #0]
 800f3e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f3e8:	e853 3f00 	ldrex	r3, [r3]
 800f3ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f3ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f3f0:	f023 0310 	bic.w	r3, r3, #16
 800f3f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	461a      	mov	r2, r3
 800f3fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f402:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f404:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f406:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f408:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f40a:	e841 2300 	strex	r3, r2, [r1]
 800f40e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f410:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f412:	2b00      	cmp	r3, #0
 800f414:	d1e4      	bne.n	800f3e0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f41c:	4618      	mov	r0, r3
 800f41e:	f7fa fe60 	bl	800a0e2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	2202      	movs	r2, #2
 800f426:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f434:	b29b      	uxth	r3, r3
 800f436:	1ad3      	subs	r3, r2, r3
 800f438:	b29b      	uxth	r3, r3
 800f43a:	4619      	mov	r1, r3
 800f43c:	6878      	ldr	r0, [r7, #4]
 800f43e:	f000 f925 	bl	800f68c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800f442:	e0fc      	b.n	800f63e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f44a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f44e:	429a      	cmp	r2, r3
 800f450:	f040 80f5 	bne.w	800f63e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f45a:	681b      	ldr	r3, [r3, #0]
 800f45c:	681b      	ldr	r3, [r3, #0]
 800f45e:	f003 0320 	and.w	r3, r3, #32
 800f462:	2b20      	cmp	r3, #32
 800f464:	f040 80eb 	bne.w	800f63e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	2202      	movs	r2, #2
 800f46c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f474:	4619      	mov	r1, r3
 800f476:	6878      	ldr	r0, [r7, #4]
 800f478:	f000 f908 	bl	800f68c <HAL_UARTEx_RxEventCallback>
      return;
 800f47c:	e0df      	b.n	800f63e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f48a:	b29b      	uxth	r3, r3
 800f48c:	1ad3      	subs	r3, r2, r3
 800f48e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f498:	b29b      	uxth	r3, r3
 800f49a:	2b00      	cmp	r3, #0
 800f49c:	f000 80d1 	beq.w	800f642 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800f4a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f4a4:	2b00      	cmp	r3, #0
 800f4a6:	f000 80cc 	beq.w	800f642 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	681b      	ldr	r3, [r3, #0]
 800f4ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f4b2:	e853 3f00 	ldrex	r3, [r3]
 800f4b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f4b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f4ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f4be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	681b      	ldr	r3, [r3, #0]
 800f4c6:	461a      	mov	r2, r3
 800f4c8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f4cc:	647b      	str	r3, [r7, #68]	@ 0x44
 800f4ce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f4d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f4d4:	e841 2300 	strex	r3, r2, [r1]
 800f4d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f4da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	d1e4      	bne.n	800f4aa <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	681b      	ldr	r3, [r3, #0]
 800f4e4:	3308      	adds	r3, #8
 800f4e6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4ea:	e853 3f00 	ldrex	r3, [r3]
 800f4ee:	623b      	str	r3, [r7, #32]
   return(result);
 800f4f0:	6a3b      	ldr	r3, [r7, #32]
 800f4f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f4f6:	f023 0301 	bic.w	r3, r3, #1
 800f4fa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	681b      	ldr	r3, [r3, #0]
 800f502:	3308      	adds	r3, #8
 800f504:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800f508:	633a      	str	r2, [r7, #48]	@ 0x30
 800f50a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f50c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f50e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f510:	e841 2300 	strex	r3, r2, [r1]
 800f514:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f518:	2b00      	cmp	r3, #0
 800f51a:	d1e1      	bne.n	800f4e0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	2220      	movs	r2, #32
 800f520:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	2200      	movs	r2, #0
 800f528:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	2200      	movs	r2, #0
 800f52e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	681b      	ldr	r3, [r3, #0]
 800f534:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f536:	693b      	ldr	r3, [r7, #16]
 800f538:	e853 3f00 	ldrex	r3, [r3]
 800f53c:	60fb      	str	r3, [r7, #12]
   return(result);
 800f53e:	68fb      	ldr	r3, [r7, #12]
 800f540:	f023 0310 	bic.w	r3, r3, #16
 800f544:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	681b      	ldr	r3, [r3, #0]
 800f54c:	461a      	mov	r2, r3
 800f54e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f552:	61fb      	str	r3, [r7, #28]
 800f554:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f556:	69b9      	ldr	r1, [r7, #24]
 800f558:	69fa      	ldr	r2, [r7, #28]
 800f55a:	e841 2300 	strex	r3, r2, [r1]
 800f55e:	617b      	str	r3, [r7, #20]
   return(result);
 800f560:	697b      	ldr	r3, [r7, #20]
 800f562:	2b00      	cmp	r3, #0
 800f564:	d1e4      	bne.n	800f530 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	2202      	movs	r2, #2
 800f56a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800f56c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f570:	4619      	mov	r1, r3
 800f572:	6878      	ldr	r0, [r7, #4]
 800f574:	f000 f88a 	bl	800f68c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800f578:	e063      	b.n	800f642 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800f57a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f57e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f582:	2b00      	cmp	r3, #0
 800f584:	d00e      	beq.n	800f5a4 <HAL_UART_IRQHandler+0x5d8>
 800f586:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f58a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f58e:	2b00      	cmp	r3, #0
 800f590:	d008      	beq.n	800f5a4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	681b      	ldr	r3, [r3, #0]
 800f596:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800f59a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800f59c:	6878      	ldr	r0, [r7, #4]
 800f59e:	f001 f8b9 	bl	8010714 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f5a2:	e051      	b.n	800f648 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800f5a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f5a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f5ac:	2b00      	cmp	r3, #0
 800f5ae:	d014      	beq.n	800f5da <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800f5b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f5b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	d105      	bne.n	800f5c8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800f5bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f5c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d008      	beq.n	800f5da <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d03a      	beq.n	800f646 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f5d4:	6878      	ldr	r0, [r7, #4]
 800f5d6:	4798      	blx	r3
    }
    return;
 800f5d8:	e035      	b.n	800f646 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800f5da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f5de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d009      	beq.n	800f5fa <HAL_UART_IRQHandler+0x62e>
 800f5e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f5ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d003      	beq.n	800f5fa <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800f5f2:	6878      	ldr	r0, [r7, #4]
 800f5f4:	f001 f863 	bl	80106be <UART_EndTransmit_IT>
    return;
 800f5f8:	e026      	b.n	800f648 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800f5fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f5fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f602:	2b00      	cmp	r3, #0
 800f604:	d009      	beq.n	800f61a <HAL_UART_IRQHandler+0x64e>
 800f606:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f60a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800f60e:	2b00      	cmp	r3, #0
 800f610:	d003      	beq.n	800f61a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800f612:	6878      	ldr	r0, [r7, #4]
 800f614:	f001 f892 	bl	801073c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f618:	e016      	b.n	800f648 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800f61a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f61e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800f622:	2b00      	cmp	r3, #0
 800f624:	d010      	beq.n	800f648 <HAL_UART_IRQHandler+0x67c>
 800f626:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f62a:	2b00      	cmp	r3, #0
 800f62c:	da0c      	bge.n	800f648 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800f62e:	6878      	ldr	r0, [r7, #4]
 800f630:	f001 f87a 	bl	8010728 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f634:	e008      	b.n	800f648 <HAL_UART_IRQHandler+0x67c>
      return;
 800f636:	bf00      	nop
 800f638:	e006      	b.n	800f648 <HAL_UART_IRQHandler+0x67c>
    return;
 800f63a:	bf00      	nop
 800f63c:	e004      	b.n	800f648 <HAL_UART_IRQHandler+0x67c>
      return;
 800f63e:	bf00      	nop
 800f640:	e002      	b.n	800f648 <HAL_UART_IRQHandler+0x67c>
      return;
 800f642:	bf00      	nop
 800f644:	e000      	b.n	800f648 <HAL_UART_IRQHandler+0x67c>
    return;
 800f646:	bf00      	nop
  }
}
 800f648:	37e8      	adds	r7, #232	@ 0xe8
 800f64a:	46bd      	mov	sp, r7
 800f64c:	bd80      	pop	{r7, pc}
 800f64e:	bf00      	nop

0800f650 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f650:	b480      	push	{r7}
 800f652:	b083      	sub	sp, #12
 800f654:	af00      	add	r7, sp, #0
 800f656:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800f658:	bf00      	nop
 800f65a:	370c      	adds	r7, #12
 800f65c:	46bd      	mov	sp, r7
 800f65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f662:	4770      	bx	lr

0800f664 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f664:	b480      	push	{r7}
 800f666:	b083      	sub	sp, #12
 800f668:	af00      	add	r7, sp, #0
 800f66a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800f66c:	bf00      	nop
 800f66e:	370c      	adds	r7, #12
 800f670:	46bd      	mov	sp, r7
 800f672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f676:	4770      	bx	lr

0800f678 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800f678:	b480      	push	{r7}
 800f67a:	b083      	sub	sp, #12
 800f67c:	af00      	add	r7, sp, #0
 800f67e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800f680:	bf00      	nop
 800f682:	370c      	adds	r7, #12
 800f684:	46bd      	mov	sp, r7
 800f686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f68a:	4770      	bx	lr

0800f68c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800f68c:	b480      	push	{r7}
 800f68e:	b083      	sub	sp, #12
 800f690:	af00      	add	r7, sp, #0
 800f692:	6078      	str	r0, [r7, #4]
 800f694:	460b      	mov	r3, r1
 800f696:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800f698:	bf00      	nop
 800f69a:	370c      	adds	r7, #12
 800f69c:	46bd      	mov	sp, r7
 800f69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6a2:	4770      	bx	lr

0800f6a4 <HAL_HalfDuplex_EnableTransmitter>:
  * @brief  Enable the UART transmitter and disable the UART receiver.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 800f6a4:	b480      	push	{r7}
 800f6a6:	b08f      	sub	sp, #60	@ 0x3c
 800f6a8:	af00      	add	r7, sp, #0
 800f6aa:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f6b2:	2b01      	cmp	r3, #1
 800f6b4:	d101      	bne.n	800f6ba <HAL_HalfDuplex_EnableTransmitter+0x16>
 800f6b6:	2302      	movs	r3, #2
 800f6b8:	e042      	b.n	800f740 <HAL_HalfDuplex_EnableTransmitter+0x9c>
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	2201      	movs	r2, #1
 800f6be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	2224      	movs	r2, #36	@ 0x24
 800f6c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	681b      	ldr	r3, [r3, #0]
 800f6ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6d0:	6a3b      	ldr	r3, [r7, #32]
 800f6d2:	e853 3f00 	ldrex	r3, [r3]
 800f6d6:	61fb      	str	r3, [r7, #28]
   return(result);
 800f6d8:	69fb      	ldr	r3, [r7, #28]
 800f6da:	f023 030c 	bic.w	r3, r3, #12
 800f6de:	637b      	str	r3, [r7, #52]	@ 0x34
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	681b      	ldr	r3, [r3, #0]
 800f6e4:	461a      	mov	r2, r3
 800f6e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f6e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f6ea:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f6ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f6f0:	e841 2300 	strex	r3, r2, [r1]
 800f6f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f6f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	d1e6      	bne.n	800f6ca <HAL_HalfDuplex_EnableTransmitter+0x26>

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	681b      	ldr	r3, [r3, #0]
 800f700:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f702:	68fb      	ldr	r3, [r7, #12]
 800f704:	e853 3f00 	ldrex	r3, [r3]
 800f708:	60bb      	str	r3, [r7, #8]
   return(result);
 800f70a:	68bb      	ldr	r3, [r7, #8]
 800f70c:	f043 0308 	orr.w	r3, r3, #8
 800f710:	633b      	str	r3, [r7, #48]	@ 0x30
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	681b      	ldr	r3, [r3, #0]
 800f716:	461a      	mov	r2, r3
 800f718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f71a:	61bb      	str	r3, [r7, #24]
 800f71c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f71e:	6979      	ldr	r1, [r7, #20]
 800f720:	69ba      	ldr	r2, [r7, #24]
 800f722:	e841 2300 	strex	r3, r2, [r1]
 800f726:	613b      	str	r3, [r7, #16]
   return(result);
 800f728:	693b      	ldr	r3, [r7, #16]
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	d1e6      	bne.n	800f6fc <HAL_HalfDuplex_EnableTransmitter+0x58>

  huart->gState = HAL_UART_STATE_READY;
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	2220      	movs	r2, #32
 800f732:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	2200      	movs	r2, #0
 800f73a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f73e:	2300      	movs	r3, #0
}
 800f740:	4618      	mov	r0, r3
 800f742:	373c      	adds	r7, #60	@ 0x3c
 800f744:	46bd      	mov	sp, r7
 800f746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f74a:	4770      	bx	lr

0800f74c <HAL_HalfDuplex_EnableReceiver>:
  * @brief  Enable the UART receiver and disable the UART transmitter.
  * @param  huart UART handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 800f74c:	b480      	push	{r7}
 800f74e:	b08f      	sub	sp, #60	@ 0x3c
 800f750:	af00      	add	r7, sp, #0
 800f752:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f75a:	2b01      	cmp	r3, #1
 800f75c:	d101      	bne.n	800f762 <HAL_HalfDuplex_EnableReceiver+0x16>
 800f75e:	2302      	movs	r3, #2
 800f760:	e042      	b.n	800f7e8 <HAL_HalfDuplex_EnableReceiver+0x9c>
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	2201      	movs	r2, #1
 800f766:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	2224      	movs	r2, #36	@ 0x24
 800f76e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	681b      	ldr	r3, [r3, #0]
 800f776:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f778:	6a3b      	ldr	r3, [r7, #32]
 800f77a:	e853 3f00 	ldrex	r3, [r3]
 800f77e:	61fb      	str	r3, [r7, #28]
   return(result);
 800f780:	69fb      	ldr	r3, [r7, #28]
 800f782:	f023 030c 	bic.w	r3, r3, #12
 800f786:	637b      	str	r3, [r7, #52]	@ 0x34
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	461a      	mov	r2, r3
 800f78e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f790:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f792:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f794:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f796:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f798:	e841 2300 	strex	r3, r2, [r1]
 800f79c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f79e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7a0:	2b00      	cmp	r3, #0
 800f7a2:	d1e6      	bne.n	800f772 <HAL_HalfDuplex_EnableReceiver+0x26>

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7aa:	68fb      	ldr	r3, [r7, #12]
 800f7ac:	e853 3f00 	ldrex	r3, [r3]
 800f7b0:	60bb      	str	r3, [r7, #8]
   return(result);
 800f7b2:	68bb      	ldr	r3, [r7, #8]
 800f7b4:	f043 0304 	orr.w	r3, r3, #4
 800f7b8:	633b      	str	r3, [r7, #48]	@ 0x30
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	681b      	ldr	r3, [r3, #0]
 800f7be:	461a      	mov	r2, r3
 800f7c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7c2:	61bb      	str	r3, [r7, #24]
 800f7c4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7c6:	6979      	ldr	r1, [r7, #20]
 800f7c8:	69ba      	ldr	r2, [r7, #24]
 800f7ca:	e841 2300 	strex	r3, r2, [r1]
 800f7ce:	613b      	str	r3, [r7, #16]
   return(result);
 800f7d0:	693b      	ldr	r3, [r7, #16]
 800f7d2:	2b00      	cmp	r3, #0
 800f7d4:	d1e6      	bne.n	800f7a4 <HAL_HalfDuplex_EnableReceiver+0x58>

  huart->gState = HAL_UART_STATE_READY;
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	2220      	movs	r2, #32
 800f7da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	2200      	movs	r2, #0
 800f7e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f7e6:	2300      	movs	r3, #0
}
 800f7e8:	4618      	mov	r0, r3
 800f7ea:	373c      	adds	r7, #60	@ 0x3c
 800f7ec:	46bd      	mov	sp, r7
 800f7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7f2:	4770      	bx	lr

0800f7f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f7f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f7f8:	b08c      	sub	sp, #48	@ 0x30
 800f7fa:	af00      	add	r7, sp, #0
 800f7fc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f7fe:	2300      	movs	r3, #0
 800f800:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f804:	697b      	ldr	r3, [r7, #20]
 800f806:	689a      	ldr	r2, [r3, #8]
 800f808:	697b      	ldr	r3, [r7, #20]
 800f80a:	691b      	ldr	r3, [r3, #16]
 800f80c:	431a      	orrs	r2, r3
 800f80e:	697b      	ldr	r3, [r7, #20]
 800f810:	695b      	ldr	r3, [r3, #20]
 800f812:	431a      	orrs	r2, r3
 800f814:	697b      	ldr	r3, [r7, #20]
 800f816:	69db      	ldr	r3, [r3, #28]
 800f818:	4313      	orrs	r3, r2
 800f81a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f81c:	697b      	ldr	r3, [r7, #20]
 800f81e:	681b      	ldr	r3, [r3, #0]
 800f820:	681a      	ldr	r2, [r3, #0]
 800f822:	4baa      	ldr	r3, [pc, #680]	@ (800facc <UART_SetConfig+0x2d8>)
 800f824:	4013      	ands	r3, r2
 800f826:	697a      	ldr	r2, [r7, #20]
 800f828:	6812      	ldr	r2, [r2, #0]
 800f82a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f82c:	430b      	orrs	r3, r1
 800f82e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f830:	697b      	ldr	r3, [r7, #20]
 800f832:	681b      	ldr	r3, [r3, #0]
 800f834:	685b      	ldr	r3, [r3, #4]
 800f836:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f83a:	697b      	ldr	r3, [r7, #20]
 800f83c:	68da      	ldr	r2, [r3, #12]
 800f83e:	697b      	ldr	r3, [r7, #20]
 800f840:	681b      	ldr	r3, [r3, #0]
 800f842:	430a      	orrs	r2, r1
 800f844:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f846:	697b      	ldr	r3, [r7, #20]
 800f848:	699b      	ldr	r3, [r3, #24]
 800f84a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f84c:	697b      	ldr	r3, [r7, #20]
 800f84e:	681b      	ldr	r3, [r3, #0]
 800f850:	4a9f      	ldr	r2, [pc, #636]	@ (800fad0 <UART_SetConfig+0x2dc>)
 800f852:	4293      	cmp	r3, r2
 800f854:	d004      	beq.n	800f860 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f856:	697b      	ldr	r3, [r7, #20]
 800f858:	6a1b      	ldr	r3, [r3, #32]
 800f85a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f85c:	4313      	orrs	r3, r2
 800f85e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f860:	697b      	ldr	r3, [r7, #20]
 800f862:	681b      	ldr	r3, [r3, #0]
 800f864:	689b      	ldr	r3, [r3, #8]
 800f866:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800f86a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800f86e:	697a      	ldr	r2, [r7, #20]
 800f870:	6812      	ldr	r2, [r2, #0]
 800f872:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f874:	430b      	orrs	r3, r1
 800f876:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800f878:	697b      	ldr	r3, [r7, #20]
 800f87a:	681b      	ldr	r3, [r3, #0]
 800f87c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f87e:	f023 010f 	bic.w	r1, r3, #15
 800f882:	697b      	ldr	r3, [r7, #20]
 800f884:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f886:	697b      	ldr	r3, [r7, #20]
 800f888:	681b      	ldr	r3, [r3, #0]
 800f88a:	430a      	orrs	r2, r1
 800f88c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f88e:	697b      	ldr	r3, [r7, #20]
 800f890:	681b      	ldr	r3, [r3, #0]
 800f892:	4a90      	ldr	r2, [pc, #576]	@ (800fad4 <UART_SetConfig+0x2e0>)
 800f894:	4293      	cmp	r3, r2
 800f896:	d125      	bne.n	800f8e4 <UART_SetConfig+0xf0>
 800f898:	4b8f      	ldr	r3, [pc, #572]	@ (800fad8 <UART_SetConfig+0x2e4>)
 800f89a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f89e:	f003 0303 	and.w	r3, r3, #3
 800f8a2:	2b03      	cmp	r3, #3
 800f8a4:	d81a      	bhi.n	800f8dc <UART_SetConfig+0xe8>
 800f8a6:	a201      	add	r2, pc, #4	@ (adr r2, 800f8ac <UART_SetConfig+0xb8>)
 800f8a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f8ac:	0800f8bd 	.word	0x0800f8bd
 800f8b0:	0800f8cd 	.word	0x0800f8cd
 800f8b4:	0800f8c5 	.word	0x0800f8c5
 800f8b8:	0800f8d5 	.word	0x0800f8d5
 800f8bc:	2301      	movs	r3, #1
 800f8be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8c2:	e116      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800f8c4:	2302      	movs	r3, #2
 800f8c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8ca:	e112      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800f8cc:	2304      	movs	r3, #4
 800f8ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8d2:	e10e      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800f8d4:	2308      	movs	r3, #8
 800f8d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8da:	e10a      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800f8dc:	2310      	movs	r3, #16
 800f8de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8e2:	e106      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800f8e4:	697b      	ldr	r3, [r7, #20]
 800f8e6:	681b      	ldr	r3, [r3, #0]
 800f8e8:	4a7c      	ldr	r2, [pc, #496]	@ (800fadc <UART_SetConfig+0x2e8>)
 800f8ea:	4293      	cmp	r3, r2
 800f8ec:	d138      	bne.n	800f960 <UART_SetConfig+0x16c>
 800f8ee:	4b7a      	ldr	r3, [pc, #488]	@ (800fad8 <UART_SetConfig+0x2e4>)
 800f8f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f8f4:	f003 030c 	and.w	r3, r3, #12
 800f8f8:	2b0c      	cmp	r3, #12
 800f8fa:	d82d      	bhi.n	800f958 <UART_SetConfig+0x164>
 800f8fc:	a201      	add	r2, pc, #4	@ (adr r2, 800f904 <UART_SetConfig+0x110>)
 800f8fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f902:	bf00      	nop
 800f904:	0800f939 	.word	0x0800f939
 800f908:	0800f959 	.word	0x0800f959
 800f90c:	0800f959 	.word	0x0800f959
 800f910:	0800f959 	.word	0x0800f959
 800f914:	0800f949 	.word	0x0800f949
 800f918:	0800f959 	.word	0x0800f959
 800f91c:	0800f959 	.word	0x0800f959
 800f920:	0800f959 	.word	0x0800f959
 800f924:	0800f941 	.word	0x0800f941
 800f928:	0800f959 	.word	0x0800f959
 800f92c:	0800f959 	.word	0x0800f959
 800f930:	0800f959 	.word	0x0800f959
 800f934:	0800f951 	.word	0x0800f951
 800f938:	2300      	movs	r3, #0
 800f93a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f93e:	e0d8      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800f940:	2302      	movs	r3, #2
 800f942:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f946:	e0d4      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800f948:	2304      	movs	r3, #4
 800f94a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f94e:	e0d0      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800f950:	2308      	movs	r3, #8
 800f952:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f956:	e0cc      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800f958:	2310      	movs	r3, #16
 800f95a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f95e:	e0c8      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800f960:	697b      	ldr	r3, [r7, #20]
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	4a5e      	ldr	r2, [pc, #376]	@ (800fae0 <UART_SetConfig+0x2ec>)
 800f966:	4293      	cmp	r3, r2
 800f968:	d125      	bne.n	800f9b6 <UART_SetConfig+0x1c2>
 800f96a:	4b5b      	ldr	r3, [pc, #364]	@ (800fad8 <UART_SetConfig+0x2e4>)
 800f96c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f970:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800f974:	2b30      	cmp	r3, #48	@ 0x30
 800f976:	d016      	beq.n	800f9a6 <UART_SetConfig+0x1b2>
 800f978:	2b30      	cmp	r3, #48	@ 0x30
 800f97a:	d818      	bhi.n	800f9ae <UART_SetConfig+0x1ba>
 800f97c:	2b20      	cmp	r3, #32
 800f97e:	d00a      	beq.n	800f996 <UART_SetConfig+0x1a2>
 800f980:	2b20      	cmp	r3, #32
 800f982:	d814      	bhi.n	800f9ae <UART_SetConfig+0x1ba>
 800f984:	2b00      	cmp	r3, #0
 800f986:	d002      	beq.n	800f98e <UART_SetConfig+0x19a>
 800f988:	2b10      	cmp	r3, #16
 800f98a:	d008      	beq.n	800f99e <UART_SetConfig+0x1aa>
 800f98c:	e00f      	b.n	800f9ae <UART_SetConfig+0x1ba>
 800f98e:	2300      	movs	r3, #0
 800f990:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f994:	e0ad      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800f996:	2302      	movs	r3, #2
 800f998:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f99c:	e0a9      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800f99e:	2304      	movs	r3, #4
 800f9a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9a4:	e0a5      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800f9a6:	2308      	movs	r3, #8
 800f9a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9ac:	e0a1      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800f9ae:	2310      	movs	r3, #16
 800f9b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9b4:	e09d      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800f9b6:	697b      	ldr	r3, [r7, #20]
 800f9b8:	681b      	ldr	r3, [r3, #0]
 800f9ba:	4a4a      	ldr	r2, [pc, #296]	@ (800fae4 <UART_SetConfig+0x2f0>)
 800f9bc:	4293      	cmp	r3, r2
 800f9be:	d125      	bne.n	800fa0c <UART_SetConfig+0x218>
 800f9c0:	4b45      	ldr	r3, [pc, #276]	@ (800fad8 <UART_SetConfig+0x2e4>)
 800f9c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f9c6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800f9ca:	2bc0      	cmp	r3, #192	@ 0xc0
 800f9cc:	d016      	beq.n	800f9fc <UART_SetConfig+0x208>
 800f9ce:	2bc0      	cmp	r3, #192	@ 0xc0
 800f9d0:	d818      	bhi.n	800fa04 <UART_SetConfig+0x210>
 800f9d2:	2b80      	cmp	r3, #128	@ 0x80
 800f9d4:	d00a      	beq.n	800f9ec <UART_SetConfig+0x1f8>
 800f9d6:	2b80      	cmp	r3, #128	@ 0x80
 800f9d8:	d814      	bhi.n	800fa04 <UART_SetConfig+0x210>
 800f9da:	2b00      	cmp	r3, #0
 800f9dc:	d002      	beq.n	800f9e4 <UART_SetConfig+0x1f0>
 800f9de:	2b40      	cmp	r3, #64	@ 0x40
 800f9e0:	d008      	beq.n	800f9f4 <UART_SetConfig+0x200>
 800f9e2:	e00f      	b.n	800fa04 <UART_SetConfig+0x210>
 800f9e4:	2300      	movs	r3, #0
 800f9e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9ea:	e082      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800f9ec:	2302      	movs	r3, #2
 800f9ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9f2:	e07e      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800f9f4:	2304      	movs	r3, #4
 800f9f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9fa:	e07a      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800f9fc:	2308      	movs	r3, #8
 800f9fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa02:	e076      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800fa04:	2310      	movs	r3, #16
 800fa06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa0a:	e072      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800fa0c:	697b      	ldr	r3, [r7, #20]
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	4a35      	ldr	r2, [pc, #212]	@ (800fae8 <UART_SetConfig+0x2f4>)
 800fa12:	4293      	cmp	r3, r2
 800fa14:	d12a      	bne.n	800fa6c <UART_SetConfig+0x278>
 800fa16:	4b30      	ldr	r3, [pc, #192]	@ (800fad8 <UART_SetConfig+0x2e4>)
 800fa18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fa1c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fa20:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fa24:	d01a      	beq.n	800fa5c <UART_SetConfig+0x268>
 800fa26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fa2a:	d81b      	bhi.n	800fa64 <UART_SetConfig+0x270>
 800fa2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fa30:	d00c      	beq.n	800fa4c <UART_SetConfig+0x258>
 800fa32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fa36:	d815      	bhi.n	800fa64 <UART_SetConfig+0x270>
 800fa38:	2b00      	cmp	r3, #0
 800fa3a:	d003      	beq.n	800fa44 <UART_SetConfig+0x250>
 800fa3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fa40:	d008      	beq.n	800fa54 <UART_SetConfig+0x260>
 800fa42:	e00f      	b.n	800fa64 <UART_SetConfig+0x270>
 800fa44:	2300      	movs	r3, #0
 800fa46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa4a:	e052      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800fa4c:	2302      	movs	r3, #2
 800fa4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa52:	e04e      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800fa54:	2304      	movs	r3, #4
 800fa56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa5a:	e04a      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800fa5c:	2308      	movs	r3, #8
 800fa5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa62:	e046      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800fa64:	2310      	movs	r3, #16
 800fa66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa6a:	e042      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800fa6c:	697b      	ldr	r3, [r7, #20]
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	4a17      	ldr	r2, [pc, #92]	@ (800fad0 <UART_SetConfig+0x2dc>)
 800fa72:	4293      	cmp	r3, r2
 800fa74:	d13a      	bne.n	800faec <UART_SetConfig+0x2f8>
 800fa76:	4b18      	ldr	r3, [pc, #96]	@ (800fad8 <UART_SetConfig+0x2e4>)
 800fa78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fa7c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800fa80:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800fa84:	d01a      	beq.n	800fabc <UART_SetConfig+0x2c8>
 800fa86:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800fa8a:	d81b      	bhi.n	800fac4 <UART_SetConfig+0x2d0>
 800fa8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fa90:	d00c      	beq.n	800faac <UART_SetConfig+0x2b8>
 800fa92:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fa96:	d815      	bhi.n	800fac4 <UART_SetConfig+0x2d0>
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d003      	beq.n	800faa4 <UART_SetConfig+0x2b0>
 800fa9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800faa0:	d008      	beq.n	800fab4 <UART_SetConfig+0x2c0>
 800faa2:	e00f      	b.n	800fac4 <UART_SetConfig+0x2d0>
 800faa4:	2300      	movs	r3, #0
 800faa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800faaa:	e022      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800faac:	2302      	movs	r3, #2
 800faae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fab2:	e01e      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800fab4:	2304      	movs	r3, #4
 800fab6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800faba:	e01a      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800fabc:	2308      	movs	r3, #8
 800fabe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fac2:	e016      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800fac4:	2310      	movs	r3, #16
 800fac6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800faca:	e012      	b.n	800faf2 <UART_SetConfig+0x2fe>
 800facc:	cfff69f3 	.word	0xcfff69f3
 800fad0:	40008000 	.word	0x40008000
 800fad4:	40013800 	.word	0x40013800
 800fad8:	40021000 	.word	0x40021000
 800fadc:	40004400 	.word	0x40004400
 800fae0:	40004800 	.word	0x40004800
 800fae4:	40004c00 	.word	0x40004c00
 800fae8:	40005000 	.word	0x40005000
 800faec:	2310      	movs	r3, #16
 800faee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800faf2:	697b      	ldr	r3, [r7, #20]
 800faf4:	681b      	ldr	r3, [r3, #0]
 800faf6:	4aae      	ldr	r2, [pc, #696]	@ (800fdb0 <UART_SetConfig+0x5bc>)
 800faf8:	4293      	cmp	r3, r2
 800fafa:	f040 8097 	bne.w	800fc2c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800fafe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fb02:	2b08      	cmp	r3, #8
 800fb04:	d823      	bhi.n	800fb4e <UART_SetConfig+0x35a>
 800fb06:	a201      	add	r2, pc, #4	@ (adr r2, 800fb0c <UART_SetConfig+0x318>)
 800fb08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb0c:	0800fb31 	.word	0x0800fb31
 800fb10:	0800fb4f 	.word	0x0800fb4f
 800fb14:	0800fb39 	.word	0x0800fb39
 800fb18:	0800fb4f 	.word	0x0800fb4f
 800fb1c:	0800fb3f 	.word	0x0800fb3f
 800fb20:	0800fb4f 	.word	0x0800fb4f
 800fb24:	0800fb4f 	.word	0x0800fb4f
 800fb28:	0800fb4f 	.word	0x0800fb4f
 800fb2c:	0800fb47 	.word	0x0800fb47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fb30:	f7fc fcd2 	bl	800c4d8 <HAL_RCC_GetPCLK1Freq>
 800fb34:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fb36:	e010      	b.n	800fb5a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fb38:	4b9e      	ldr	r3, [pc, #632]	@ (800fdb4 <UART_SetConfig+0x5c0>)
 800fb3a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fb3c:	e00d      	b.n	800fb5a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fb3e:	f7fc fc5d 	bl	800c3fc <HAL_RCC_GetSysClockFreq>
 800fb42:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fb44:	e009      	b.n	800fb5a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fb46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fb4a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fb4c:	e005      	b.n	800fb5a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800fb4e:	2300      	movs	r3, #0
 800fb50:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800fb52:	2301      	movs	r3, #1
 800fb54:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800fb58:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800fb5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	f000 8130 	beq.w	800fdc2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800fb62:	697b      	ldr	r3, [r7, #20]
 800fb64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb66:	4a94      	ldr	r2, [pc, #592]	@ (800fdb8 <UART_SetConfig+0x5c4>)
 800fb68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fb6c:	461a      	mov	r2, r3
 800fb6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb70:	fbb3 f3f2 	udiv	r3, r3, r2
 800fb74:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fb76:	697b      	ldr	r3, [r7, #20]
 800fb78:	685a      	ldr	r2, [r3, #4]
 800fb7a:	4613      	mov	r3, r2
 800fb7c:	005b      	lsls	r3, r3, #1
 800fb7e:	4413      	add	r3, r2
 800fb80:	69ba      	ldr	r2, [r7, #24]
 800fb82:	429a      	cmp	r2, r3
 800fb84:	d305      	bcc.n	800fb92 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800fb86:	697b      	ldr	r3, [r7, #20]
 800fb88:	685b      	ldr	r3, [r3, #4]
 800fb8a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fb8c:	69ba      	ldr	r2, [r7, #24]
 800fb8e:	429a      	cmp	r2, r3
 800fb90:	d903      	bls.n	800fb9a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800fb92:	2301      	movs	r3, #1
 800fb94:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fb98:	e113      	b.n	800fdc2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fb9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb9c:	2200      	movs	r2, #0
 800fb9e:	60bb      	str	r3, [r7, #8]
 800fba0:	60fa      	str	r2, [r7, #12]
 800fba2:	697b      	ldr	r3, [r7, #20]
 800fba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fba6:	4a84      	ldr	r2, [pc, #528]	@ (800fdb8 <UART_SetConfig+0x5c4>)
 800fba8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fbac:	b29b      	uxth	r3, r3
 800fbae:	2200      	movs	r2, #0
 800fbb0:	603b      	str	r3, [r7, #0]
 800fbb2:	607a      	str	r2, [r7, #4]
 800fbb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fbb8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800fbbc:	f7f1 f81c 	bl	8000bf8 <__aeabi_uldivmod>
 800fbc0:	4602      	mov	r2, r0
 800fbc2:	460b      	mov	r3, r1
 800fbc4:	4610      	mov	r0, r2
 800fbc6:	4619      	mov	r1, r3
 800fbc8:	f04f 0200 	mov.w	r2, #0
 800fbcc:	f04f 0300 	mov.w	r3, #0
 800fbd0:	020b      	lsls	r3, r1, #8
 800fbd2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800fbd6:	0202      	lsls	r2, r0, #8
 800fbd8:	6979      	ldr	r1, [r7, #20]
 800fbda:	6849      	ldr	r1, [r1, #4]
 800fbdc:	0849      	lsrs	r1, r1, #1
 800fbde:	2000      	movs	r0, #0
 800fbe0:	460c      	mov	r4, r1
 800fbe2:	4605      	mov	r5, r0
 800fbe4:	eb12 0804 	adds.w	r8, r2, r4
 800fbe8:	eb43 0905 	adc.w	r9, r3, r5
 800fbec:	697b      	ldr	r3, [r7, #20]
 800fbee:	685b      	ldr	r3, [r3, #4]
 800fbf0:	2200      	movs	r2, #0
 800fbf2:	469a      	mov	sl, r3
 800fbf4:	4693      	mov	fp, r2
 800fbf6:	4652      	mov	r2, sl
 800fbf8:	465b      	mov	r3, fp
 800fbfa:	4640      	mov	r0, r8
 800fbfc:	4649      	mov	r1, r9
 800fbfe:	f7f0 fffb 	bl	8000bf8 <__aeabi_uldivmod>
 800fc02:	4602      	mov	r2, r0
 800fc04:	460b      	mov	r3, r1
 800fc06:	4613      	mov	r3, r2
 800fc08:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800fc0a:	6a3b      	ldr	r3, [r7, #32]
 800fc0c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fc10:	d308      	bcc.n	800fc24 <UART_SetConfig+0x430>
 800fc12:	6a3b      	ldr	r3, [r7, #32]
 800fc14:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fc18:	d204      	bcs.n	800fc24 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800fc1a:	697b      	ldr	r3, [r7, #20]
 800fc1c:	681b      	ldr	r3, [r3, #0]
 800fc1e:	6a3a      	ldr	r2, [r7, #32]
 800fc20:	60da      	str	r2, [r3, #12]
 800fc22:	e0ce      	b.n	800fdc2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800fc24:	2301      	movs	r3, #1
 800fc26:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fc2a:	e0ca      	b.n	800fdc2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fc2c:	697b      	ldr	r3, [r7, #20]
 800fc2e:	69db      	ldr	r3, [r3, #28]
 800fc30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fc34:	d166      	bne.n	800fd04 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800fc36:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fc3a:	2b08      	cmp	r3, #8
 800fc3c:	d827      	bhi.n	800fc8e <UART_SetConfig+0x49a>
 800fc3e:	a201      	add	r2, pc, #4	@ (adr r2, 800fc44 <UART_SetConfig+0x450>)
 800fc40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc44:	0800fc69 	.word	0x0800fc69
 800fc48:	0800fc71 	.word	0x0800fc71
 800fc4c:	0800fc79 	.word	0x0800fc79
 800fc50:	0800fc8f 	.word	0x0800fc8f
 800fc54:	0800fc7f 	.word	0x0800fc7f
 800fc58:	0800fc8f 	.word	0x0800fc8f
 800fc5c:	0800fc8f 	.word	0x0800fc8f
 800fc60:	0800fc8f 	.word	0x0800fc8f
 800fc64:	0800fc87 	.word	0x0800fc87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fc68:	f7fc fc36 	bl	800c4d8 <HAL_RCC_GetPCLK1Freq>
 800fc6c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fc6e:	e014      	b.n	800fc9a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fc70:	f7fc fc48 	bl	800c504 <HAL_RCC_GetPCLK2Freq>
 800fc74:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fc76:	e010      	b.n	800fc9a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fc78:	4b4e      	ldr	r3, [pc, #312]	@ (800fdb4 <UART_SetConfig+0x5c0>)
 800fc7a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fc7c:	e00d      	b.n	800fc9a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fc7e:	f7fc fbbd 	bl	800c3fc <HAL_RCC_GetSysClockFreq>
 800fc82:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fc84:	e009      	b.n	800fc9a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fc86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fc8a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fc8c:	e005      	b.n	800fc9a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800fc8e:	2300      	movs	r3, #0
 800fc90:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800fc92:	2301      	movs	r3, #1
 800fc94:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800fc98:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800fc9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc9c:	2b00      	cmp	r3, #0
 800fc9e:	f000 8090 	beq.w	800fdc2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fca2:	697b      	ldr	r3, [r7, #20]
 800fca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fca6:	4a44      	ldr	r2, [pc, #272]	@ (800fdb8 <UART_SetConfig+0x5c4>)
 800fca8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fcac:	461a      	mov	r2, r3
 800fcae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fcb0:	fbb3 f3f2 	udiv	r3, r3, r2
 800fcb4:	005a      	lsls	r2, r3, #1
 800fcb6:	697b      	ldr	r3, [r7, #20]
 800fcb8:	685b      	ldr	r3, [r3, #4]
 800fcba:	085b      	lsrs	r3, r3, #1
 800fcbc:	441a      	add	r2, r3
 800fcbe:	697b      	ldr	r3, [r7, #20]
 800fcc0:	685b      	ldr	r3, [r3, #4]
 800fcc2:	fbb2 f3f3 	udiv	r3, r2, r3
 800fcc6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fcc8:	6a3b      	ldr	r3, [r7, #32]
 800fcca:	2b0f      	cmp	r3, #15
 800fccc:	d916      	bls.n	800fcfc <UART_SetConfig+0x508>
 800fcce:	6a3b      	ldr	r3, [r7, #32]
 800fcd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fcd4:	d212      	bcs.n	800fcfc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800fcd6:	6a3b      	ldr	r3, [r7, #32]
 800fcd8:	b29b      	uxth	r3, r3
 800fcda:	f023 030f 	bic.w	r3, r3, #15
 800fcde:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800fce0:	6a3b      	ldr	r3, [r7, #32]
 800fce2:	085b      	lsrs	r3, r3, #1
 800fce4:	b29b      	uxth	r3, r3
 800fce6:	f003 0307 	and.w	r3, r3, #7
 800fcea:	b29a      	uxth	r2, r3
 800fcec:	8bfb      	ldrh	r3, [r7, #30]
 800fcee:	4313      	orrs	r3, r2
 800fcf0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800fcf2:	697b      	ldr	r3, [r7, #20]
 800fcf4:	681b      	ldr	r3, [r3, #0]
 800fcf6:	8bfa      	ldrh	r2, [r7, #30]
 800fcf8:	60da      	str	r2, [r3, #12]
 800fcfa:	e062      	b.n	800fdc2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800fcfc:	2301      	movs	r3, #1
 800fcfe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fd02:	e05e      	b.n	800fdc2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800fd04:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fd08:	2b08      	cmp	r3, #8
 800fd0a:	d828      	bhi.n	800fd5e <UART_SetConfig+0x56a>
 800fd0c:	a201      	add	r2, pc, #4	@ (adr r2, 800fd14 <UART_SetConfig+0x520>)
 800fd0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd12:	bf00      	nop
 800fd14:	0800fd39 	.word	0x0800fd39
 800fd18:	0800fd41 	.word	0x0800fd41
 800fd1c:	0800fd49 	.word	0x0800fd49
 800fd20:	0800fd5f 	.word	0x0800fd5f
 800fd24:	0800fd4f 	.word	0x0800fd4f
 800fd28:	0800fd5f 	.word	0x0800fd5f
 800fd2c:	0800fd5f 	.word	0x0800fd5f
 800fd30:	0800fd5f 	.word	0x0800fd5f
 800fd34:	0800fd57 	.word	0x0800fd57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fd38:	f7fc fbce 	bl	800c4d8 <HAL_RCC_GetPCLK1Freq>
 800fd3c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fd3e:	e014      	b.n	800fd6a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fd40:	f7fc fbe0 	bl	800c504 <HAL_RCC_GetPCLK2Freq>
 800fd44:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fd46:	e010      	b.n	800fd6a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fd48:	4b1a      	ldr	r3, [pc, #104]	@ (800fdb4 <UART_SetConfig+0x5c0>)
 800fd4a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fd4c:	e00d      	b.n	800fd6a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fd4e:	f7fc fb55 	bl	800c3fc <HAL_RCC_GetSysClockFreq>
 800fd52:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fd54:	e009      	b.n	800fd6a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fd56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fd5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fd5c:	e005      	b.n	800fd6a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800fd5e:	2300      	movs	r3, #0
 800fd60:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800fd62:	2301      	movs	r3, #1
 800fd64:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800fd68:	bf00      	nop
    }

    if (pclk != 0U)
 800fd6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	d028      	beq.n	800fdc2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fd70:	697b      	ldr	r3, [r7, #20]
 800fd72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd74:	4a10      	ldr	r2, [pc, #64]	@ (800fdb8 <UART_SetConfig+0x5c4>)
 800fd76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fd7a:	461a      	mov	r2, r3
 800fd7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd7e:	fbb3 f2f2 	udiv	r2, r3, r2
 800fd82:	697b      	ldr	r3, [r7, #20]
 800fd84:	685b      	ldr	r3, [r3, #4]
 800fd86:	085b      	lsrs	r3, r3, #1
 800fd88:	441a      	add	r2, r3
 800fd8a:	697b      	ldr	r3, [r7, #20]
 800fd8c:	685b      	ldr	r3, [r3, #4]
 800fd8e:	fbb2 f3f3 	udiv	r3, r2, r3
 800fd92:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fd94:	6a3b      	ldr	r3, [r7, #32]
 800fd96:	2b0f      	cmp	r3, #15
 800fd98:	d910      	bls.n	800fdbc <UART_SetConfig+0x5c8>
 800fd9a:	6a3b      	ldr	r3, [r7, #32]
 800fd9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fda0:	d20c      	bcs.n	800fdbc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800fda2:	6a3b      	ldr	r3, [r7, #32]
 800fda4:	b29a      	uxth	r2, r3
 800fda6:	697b      	ldr	r3, [r7, #20]
 800fda8:	681b      	ldr	r3, [r3, #0]
 800fdaa:	60da      	str	r2, [r3, #12]
 800fdac:	e009      	b.n	800fdc2 <UART_SetConfig+0x5ce>
 800fdae:	bf00      	nop
 800fdb0:	40008000 	.word	0x40008000
 800fdb4:	00f42400 	.word	0x00f42400
 800fdb8:	080161f0 	.word	0x080161f0
      }
      else
      {
        ret = HAL_ERROR;
 800fdbc:	2301      	movs	r3, #1
 800fdbe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800fdc2:	697b      	ldr	r3, [r7, #20]
 800fdc4:	2201      	movs	r2, #1
 800fdc6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800fdca:	697b      	ldr	r3, [r7, #20]
 800fdcc:	2201      	movs	r2, #1
 800fdce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800fdd2:	697b      	ldr	r3, [r7, #20]
 800fdd4:	2200      	movs	r2, #0
 800fdd6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800fdd8:	697b      	ldr	r3, [r7, #20]
 800fdda:	2200      	movs	r2, #0
 800fddc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800fdde:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800fde2:	4618      	mov	r0, r3
 800fde4:	3730      	adds	r7, #48	@ 0x30
 800fde6:	46bd      	mov	sp, r7
 800fde8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800fdec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800fdec:	b480      	push	{r7}
 800fdee:	b083      	sub	sp, #12
 800fdf0:	af00      	add	r7, sp, #0
 800fdf2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fdf8:	f003 0308 	and.w	r3, r3, #8
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d00a      	beq.n	800fe16 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	685b      	ldr	r3, [r3, #4]
 800fe06:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	681b      	ldr	r3, [r3, #0]
 800fe12:	430a      	orrs	r2, r1
 800fe14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe1a:	f003 0301 	and.w	r3, r3, #1
 800fe1e:	2b00      	cmp	r3, #0
 800fe20:	d00a      	beq.n	800fe38 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	681b      	ldr	r3, [r3, #0]
 800fe26:	685b      	ldr	r3, [r3, #4]
 800fe28:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	681b      	ldr	r3, [r3, #0]
 800fe34:	430a      	orrs	r2, r1
 800fe36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe3c:	f003 0302 	and.w	r3, r3, #2
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	d00a      	beq.n	800fe5a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	681b      	ldr	r3, [r3, #0]
 800fe48:	685b      	ldr	r3, [r3, #4]
 800fe4a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	681b      	ldr	r3, [r3, #0]
 800fe56:	430a      	orrs	r2, r1
 800fe58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe5e:	f003 0304 	and.w	r3, r3, #4
 800fe62:	2b00      	cmp	r3, #0
 800fe64:	d00a      	beq.n	800fe7c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	681b      	ldr	r3, [r3, #0]
 800fe6a:	685b      	ldr	r3, [r3, #4]
 800fe6c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	681b      	ldr	r3, [r3, #0]
 800fe78:	430a      	orrs	r2, r1
 800fe7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe80:	f003 0310 	and.w	r3, r3, #16
 800fe84:	2b00      	cmp	r3, #0
 800fe86:	d00a      	beq.n	800fe9e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	681b      	ldr	r3, [r3, #0]
 800fe8c:	689b      	ldr	r3, [r3, #8]
 800fe8e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800fe92:	687b      	ldr	r3, [r7, #4]
 800fe94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	430a      	orrs	r2, r1
 800fe9c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fea2:	f003 0320 	and.w	r3, r3, #32
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d00a      	beq.n	800fec0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	681b      	ldr	r3, [r3, #0]
 800feae:	689b      	ldr	r3, [r3, #8]
 800feb0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	681b      	ldr	r3, [r3, #0]
 800febc:	430a      	orrs	r2, r1
 800febe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fec4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fec8:	2b00      	cmp	r3, #0
 800feca:	d01a      	beq.n	800ff02 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	685b      	ldr	r3, [r3, #4]
 800fed2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	430a      	orrs	r2, r1
 800fee0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fee6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800feea:	d10a      	bne.n	800ff02 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	681b      	ldr	r3, [r3, #0]
 800fef0:	685b      	ldr	r3, [r3, #4]
 800fef2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	681b      	ldr	r3, [r3, #0]
 800fefe:	430a      	orrs	r2, r1
 800ff00:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	d00a      	beq.n	800ff24 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	681b      	ldr	r3, [r3, #0]
 800ff12:	685b      	ldr	r3, [r3, #4]
 800ff14:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	430a      	orrs	r2, r1
 800ff22:	605a      	str	r2, [r3, #4]
  }
}
 800ff24:	bf00      	nop
 800ff26:	370c      	adds	r7, #12
 800ff28:	46bd      	mov	sp, r7
 800ff2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff2e:	4770      	bx	lr

0800ff30 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ff30:	b580      	push	{r7, lr}
 800ff32:	b098      	sub	sp, #96	@ 0x60
 800ff34:	af02      	add	r7, sp, #8
 800ff36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	2200      	movs	r2, #0
 800ff3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ff40:	f7f9 fc96 	bl	8009870 <HAL_GetTick>
 800ff44:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	681b      	ldr	r3, [r3, #0]
 800ff4a:	681b      	ldr	r3, [r3, #0]
 800ff4c:	f003 0308 	and.w	r3, r3, #8
 800ff50:	2b08      	cmp	r3, #8
 800ff52:	d12f      	bne.n	800ffb4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ff54:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ff58:	9300      	str	r3, [sp, #0]
 800ff5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ff5c:	2200      	movs	r2, #0
 800ff5e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ff62:	6878      	ldr	r0, [r7, #4]
 800ff64:	f000 f88e 	bl	8010084 <UART_WaitOnFlagUntilTimeout>
 800ff68:	4603      	mov	r3, r0
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d022      	beq.n	800ffb4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	681b      	ldr	r3, [r3, #0]
 800ff72:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff76:	e853 3f00 	ldrex	r3, [r3]
 800ff7a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ff7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ff82:	653b      	str	r3, [r7, #80]	@ 0x50
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	681b      	ldr	r3, [r3, #0]
 800ff88:	461a      	mov	r2, r3
 800ff8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ff8c:	647b      	str	r3, [r7, #68]	@ 0x44
 800ff8e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff90:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ff92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ff94:	e841 2300 	strex	r3, r2, [r1]
 800ff98:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ff9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ff9c:	2b00      	cmp	r3, #0
 800ff9e:	d1e6      	bne.n	800ff6e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	2220      	movs	r2, #32
 800ffa4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	2200      	movs	r2, #0
 800ffac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ffb0:	2303      	movs	r3, #3
 800ffb2:	e063      	b.n	801007c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	681b      	ldr	r3, [r3, #0]
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	f003 0304 	and.w	r3, r3, #4
 800ffbe:	2b04      	cmp	r3, #4
 800ffc0:	d149      	bne.n	8010056 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ffc2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ffc6:	9300      	str	r3, [sp, #0]
 800ffc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ffca:	2200      	movs	r2, #0
 800ffcc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800ffd0:	6878      	ldr	r0, [r7, #4]
 800ffd2:	f000 f857 	bl	8010084 <UART_WaitOnFlagUntilTimeout>
 800ffd6:	4603      	mov	r3, r0
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	d03c      	beq.n	8010056 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	681b      	ldr	r3, [r3, #0]
 800ffe0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffe4:	e853 3f00 	ldrex	r3, [r3]
 800ffe8:	623b      	str	r3, [r7, #32]
   return(result);
 800ffea:	6a3b      	ldr	r3, [r7, #32]
 800ffec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fff0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	681b      	ldr	r3, [r3, #0]
 800fff6:	461a      	mov	r2, r3
 800fff8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fffa:	633b      	str	r3, [r7, #48]	@ 0x30
 800fffc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fffe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010000:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010002:	e841 2300 	strex	r3, r2, [r1]
 8010006:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801000a:	2b00      	cmp	r3, #0
 801000c:	d1e6      	bne.n	800ffdc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	681b      	ldr	r3, [r3, #0]
 8010012:	3308      	adds	r3, #8
 8010014:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010016:	693b      	ldr	r3, [r7, #16]
 8010018:	e853 3f00 	ldrex	r3, [r3]
 801001c:	60fb      	str	r3, [r7, #12]
   return(result);
 801001e:	68fb      	ldr	r3, [r7, #12]
 8010020:	f023 0301 	bic.w	r3, r3, #1
 8010024:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	681b      	ldr	r3, [r3, #0]
 801002a:	3308      	adds	r3, #8
 801002c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801002e:	61fa      	str	r2, [r7, #28]
 8010030:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010032:	69b9      	ldr	r1, [r7, #24]
 8010034:	69fa      	ldr	r2, [r7, #28]
 8010036:	e841 2300 	strex	r3, r2, [r1]
 801003a:	617b      	str	r3, [r7, #20]
   return(result);
 801003c:	697b      	ldr	r3, [r7, #20]
 801003e:	2b00      	cmp	r3, #0
 8010040:	d1e5      	bne.n	801000e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	2220      	movs	r2, #32
 8010046:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	2200      	movs	r2, #0
 801004e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010052:	2303      	movs	r3, #3
 8010054:	e012      	b.n	801007c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	2220      	movs	r2, #32
 801005a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801005e:	687b      	ldr	r3, [r7, #4]
 8010060:	2220      	movs	r2, #32
 8010062:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	2200      	movs	r2, #0
 801006a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	2200      	movs	r2, #0
 8010070:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	2200      	movs	r2, #0
 8010076:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801007a:	2300      	movs	r3, #0
}
 801007c:	4618      	mov	r0, r3
 801007e:	3758      	adds	r7, #88	@ 0x58
 8010080:	46bd      	mov	sp, r7
 8010082:	bd80      	pop	{r7, pc}

08010084 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010084:	b580      	push	{r7, lr}
 8010086:	b084      	sub	sp, #16
 8010088:	af00      	add	r7, sp, #0
 801008a:	60f8      	str	r0, [r7, #12]
 801008c:	60b9      	str	r1, [r7, #8]
 801008e:	603b      	str	r3, [r7, #0]
 8010090:	4613      	mov	r3, r2
 8010092:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010094:	e04f      	b.n	8010136 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010096:	69bb      	ldr	r3, [r7, #24]
 8010098:	f1b3 3fff 	cmp.w	r3, #4294967295
 801009c:	d04b      	beq.n	8010136 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801009e:	f7f9 fbe7 	bl	8009870 <HAL_GetTick>
 80100a2:	4602      	mov	r2, r0
 80100a4:	683b      	ldr	r3, [r7, #0]
 80100a6:	1ad3      	subs	r3, r2, r3
 80100a8:	69ba      	ldr	r2, [r7, #24]
 80100aa:	429a      	cmp	r2, r3
 80100ac:	d302      	bcc.n	80100b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80100ae:	69bb      	ldr	r3, [r7, #24]
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	d101      	bne.n	80100b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80100b4:	2303      	movs	r3, #3
 80100b6:	e04e      	b.n	8010156 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80100b8:	68fb      	ldr	r3, [r7, #12]
 80100ba:	681b      	ldr	r3, [r3, #0]
 80100bc:	681b      	ldr	r3, [r3, #0]
 80100be:	f003 0304 	and.w	r3, r3, #4
 80100c2:	2b00      	cmp	r3, #0
 80100c4:	d037      	beq.n	8010136 <UART_WaitOnFlagUntilTimeout+0xb2>
 80100c6:	68bb      	ldr	r3, [r7, #8]
 80100c8:	2b80      	cmp	r3, #128	@ 0x80
 80100ca:	d034      	beq.n	8010136 <UART_WaitOnFlagUntilTimeout+0xb2>
 80100cc:	68bb      	ldr	r3, [r7, #8]
 80100ce:	2b40      	cmp	r3, #64	@ 0x40
 80100d0:	d031      	beq.n	8010136 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80100d2:	68fb      	ldr	r3, [r7, #12]
 80100d4:	681b      	ldr	r3, [r3, #0]
 80100d6:	69db      	ldr	r3, [r3, #28]
 80100d8:	f003 0308 	and.w	r3, r3, #8
 80100dc:	2b08      	cmp	r3, #8
 80100de:	d110      	bne.n	8010102 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80100e0:	68fb      	ldr	r3, [r7, #12]
 80100e2:	681b      	ldr	r3, [r3, #0]
 80100e4:	2208      	movs	r2, #8
 80100e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80100e8:	68f8      	ldr	r0, [r7, #12]
 80100ea:	f000 f920 	bl	801032e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80100ee:	68fb      	ldr	r3, [r7, #12]
 80100f0:	2208      	movs	r2, #8
 80100f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80100f6:	68fb      	ldr	r3, [r7, #12]
 80100f8:	2200      	movs	r2, #0
 80100fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80100fe:	2301      	movs	r3, #1
 8010100:	e029      	b.n	8010156 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010102:	68fb      	ldr	r3, [r7, #12]
 8010104:	681b      	ldr	r3, [r3, #0]
 8010106:	69db      	ldr	r3, [r3, #28]
 8010108:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801010c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010110:	d111      	bne.n	8010136 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010112:	68fb      	ldr	r3, [r7, #12]
 8010114:	681b      	ldr	r3, [r3, #0]
 8010116:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801011a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801011c:	68f8      	ldr	r0, [r7, #12]
 801011e:	f000 f906 	bl	801032e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010122:	68fb      	ldr	r3, [r7, #12]
 8010124:	2220      	movs	r2, #32
 8010126:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801012a:	68fb      	ldr	r3, [r7, #12]
 801012c:	2200      	movs	r2, #0
 801012e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8010132:	2303      	movs	r3, #3
 8010134:	e00f      	b.n	8010156 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010136:	68fb      	ldr	r3, [r7, #12]
 8010138:	681b      	ldr	r3, [r3, #0]
 801013a:	69da      	ldr	r2, [r3, #28]
 801013c:	68bb      	ldr	r3, [r7, #8]
 801013e:	4013      	ands	r3, r2
 8010140:	68ba      	ldr	r2, [r7, #8]
 8010142:	429a      	cmp	r2, r3
 8010144:	bf0c      	ite	eq
 8010146:	2301      	moveq	r3, #1
 8010148:	2300      	movne	r3, #0
 801014a:	b2db      	uxtb	r3, r3
 801014c:	461a      	mov	r2, r3
 801014e:	79fb      	ldrb	r3, [r7, #7]
 8010150:	429a      	cmp	r2, r3
 8010152:	d0a0      	beq.n	8010096 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010154:	2300      	movs	r3, #0
}
 8010156:	4618      	mov	r0, r3
 8010158:	3710      	adds	r7, #16
 801015a:	46bd      	mov	sp, r7
 801015c:	bd80      	pop	{r7, pc}
	...

08010160 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010160:	b580      	push	{r7, lr}
 8010162:	b096      	sub	sp, #88	@ 0x58
 8010164:	af00      	add	r7, sp, #0
 8010166:	60f8      	str	r0, [r7, #12]
 8010168:	60b9      	str	r1, [r7, #8]
 801016a:	4613      	mov	r3, r2
 801016c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 801016e:	68fb      	ldr	r3, [r7, #12]
 8010170:	68ba      	ldr	r2, [r7, #8]
 8010172:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8010174:	68fb      	ldr	r3, [r7, #12]
 8010176:	88fa      	ldrh	r2, [r7, #6]
 8010178:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801017c:	68fb      	ldr	r3, [r7, #12]
 801017e:	2200      	movs	r2, #0
 8010180:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010184:	68fb      	ldr	r3, [r7, #12]
 8010186:	2222      	movs	r2, #34	@ 0x22
 8010188:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 801018c:	68fb      	ldr	r3, [r7, #12]
 801018e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010192:	2b00      	cmp	r3, #0
 8010194:	d02d      	beq.n	80101f2 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8010196:	68fb      	ldr	r3, [r7, #12]
 8010198:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801019c:	4a40      	ldr	r2, [pc, #256]	@ (80102a0 <UART_Start_Receive_DMA+0x140>)
 801019e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80101a0:	68fb      	ldr	r3, [r7, #12]
 80101a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80101a6:	4a3f      	ldr	r2, [pc, #252]	@ (80102a4 <UART_Start_Receive_DMA+0x144>)
 80101a8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80101aa:	68fb      	ldr	r3, [r7, #12]
 80101ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80101b0:	4a3d      	ldr	r2, [pc, #244]	@ (80102a8 <UART_Start_Receive_DMA+0x148>)
 80101b2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80101b4:	68fb      	ldr	r3, [r7, #12]
 80101b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80101ba:	2200      	movs	r2, #0
 80101bc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80101be:	68fb      	ldr	r3, [r7, #12]
 80101c0:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80101c4:	68fb      	ldr	r3, [r7, #12]
 80101c6:	681b      	ldr	r3, [r3, #0]
 80101c8:	3324      	adds	r3, #36	@ 0x24
 80101ca:	4619      	mov	r1, r3
 80101cc:	68fb      	ldr	r3, [r7, #12]
 80101ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80101d0:	461a      	mov	r2, r3
 80101d2:	88fb      	ldrh	r3, [r7, #6]
 80101d4:	f7f9 ff0a 	bl	8009fec <HAL_DMA_Start_IT>
 80101d8:	4603      	mov	r3, r0
 80101da:	2b00      	cmp	r3, #0
 80101dc:	d009      	beq.n	80101f2 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80101de:	68fb      	ldr	r3, [r7, #12]
 80101e0:	2210      	movs	r2, #16
 80101e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80101e6:	68fb      	ldr	r3, [r7, #12]
 80101e8:	2220      	movs	r2, #32
 80101ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80101ee:	2301      	movs	r3, #1
 80101f0:	e051      	b.n	8010296 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80101f2:	68fb      	ldr	r3, [r7, #12]
 80101f4:	691b      	ldr	r3, [r3, #16]
 80101f6:	2b00      	cmp	r3, #0
 80101f8:	d018      	beq.n	801022c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80101fa:	68fb      	ldr	r3, [r7, #12]
 80101fc:	681b      	ldr	r3, [r3, #0]
 80101fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010200:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010202:	e853 3f00 	ldrex	r3, [r3]
 8010206:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801020a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801020e:	657b      	str	r3, [r7, #84]	@ 0x54
 8010210:	68fb      	ldr	r3, [r7, #12]
 8010212:	681b      	ldr	r3, [r3, #0]
 8010214:	461a      	mov	r2, r3
 8010216:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010218:	64bb      	str	r3, [r7, #72]	@ 0x48
 801021a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801021c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801021e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010220:	e841 2300 	strex	r3, r2, [r1]
 8010224:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8010226:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010228:	2b00      	cmp	r3, #0
 801022a:	d1e6      	bne.n	80101fa <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801022c:	68fb      	ldr	r3, [r7, #12]
 801022e:	681b      	ldr	r3, [r3, #0]
 8010230:	3308      	adds	r3, #8
 8010232:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010236:	e853 3f00 	ldrex	r3, [r3]
 801023a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801023c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801023e:	f043 0301 	orr.w	r3, r3, #1
 8010242:	653b      	str	r3, [r7, #80]	@ 0x50
 8010244:	68fb      	ldr	r3, [r7, #12]
 8010246:	681b      	ldr	r3, [r3, #0]
 8010248:	3308      	adds	r3, #8
 801024a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801024c:	637a      	str	r2, [r7, #52]	@ 0x34
 801024e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010250:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010252:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010254:	e841 2300 	strex	r3, r2, [r1]
 8010258:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801025a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801025c:	2b00      	cmp	r3, #0
 801025e:	d1e5      	bne.n	801022c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010260:	68fb      	ldr	r3, [r7, #12]
 8010262:	681b      	ldr	r3, [r3, #0]
 8010264:	3308      	adds	r3, #8
 8010266:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010268:	697b      	ldr	r3, [r7, #20]
 801026a:	e853 3f00 	ldrex	r3, [r3]
 801026e:	613b      	str	r3, [r7, #16]
   return(result);
 8010270:	693b      	ldr	r3, [r7, #16]
 8010272:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010276:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010278:	68fb      	ldr	r3, [r7, #12]
 801027a:	681b      	ldr	r3, [r3, #0]
 801027c:	3308      	adds	r3, #8
 801027e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010280:	623a      	str	r2, [r7, #32]
 8010282:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010284:	69f9      	ldr	r1, [r7, #28]
 8010286:	6a3a      	ldr	r2, [r7, #32]
 8010288:	e841 2300 	strex	r3, r2, [r1]
 801028c:	61bb      	str	r3, [r7, #24]
   return(result);
 801028e:	69bb      	ldr	r3, [r7, #24]
 8010290:	2b00      	cmp	r3, #0
 8010292:	d1e5      	bne.n	8010260 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8010294:	2300      	movs	r3, #0
}
 8010296:	4618      	mov	r0, r3
 8010298:	3758      	adds	r7, #88	@ 0x58
 801029a:	46bd      	mov	sp, r7
 801029c:	bd80      	pop	{r7, pc}
 801029e:	bf00      	nop
 80102a0:	080104b1 	.word	0x080104b1
 80102a4:	080105dd 	.word	0x080105dd
 80102a8:	0801061b 	.word	0x0801061b

080102ac <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80102ac:	b480      	push	{r7}
 80102ae:	b08f      	sub	sp, #60	@ 0x3c
 80102b0:	af00      	add	r7, sp, #0
 80102b2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	681b      	ldr	r3, [r3, #0]
 80102b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102ba:	6a3b      	ldr	r3, [r7, #32]
 80102bc:	e853 3f00 	ldrex	r3, [r3]
 80102c0:	61fb      	str	r3, [r7, #28]
   return(result);
 80102c2:	69fb      	ldr	r3, [r7, #28]
 80102c4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80102c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	681b      	ldr	r3, [r3, #0]
 80102ce:	461a      	mov	r2, r3
 80102d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80102d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80102d4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80102d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80102da:	e841 2300 	strex	r3, r2, [r1]
 80102de:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80102e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	d1e6      	bne.n	80102b4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	681b      	ldr	r3, [r3, #0]
 80102ea:	3308      	adds	r3, #8
 80102ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102ee:	68fb      	ldr	r3, [r7, #12]
 80102f0:	e853 3f00 	ldrex	r3, [r3]
 80102f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80102f6:	68bb      	ldr	r3, [r7, #8]
 80102f8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80102fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	681b      	ldr	r3, [r3, #0]
 8010302:	3308      	adds	r3, #8
 8010304:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010306:	61ba      	str	r2, [r7, #24]
 8010308:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801030a:	6979      	ldr	r1, [r7, #20]
 801030c:	69ba      	ldr	r2, [r7, #24]
 801030e:	e841 2300 	strex	r3, r2, [r1]
 8010312:	613b      	str	r3, [r7, #16]
   return(result);
 8010314:	693b      	ldr	r3, [r7, #16]
 8010316:	2b00      	cmp	r3, #0
 8010318:	d1e5      	bne.n	80102e6 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	2220      	movs	r2, #32
 801031e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8010322:	bf00      	nop
 8010324:	373c      	adds	r7, #60	@ 0x3c
 8010326:	46bd      	mov	sp, r7
 8010328:	f85d 7b04 	ldr.w	r7, [sp], #4
 801032c:	4770      	bx	lr

0801032e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801032e:	b480      	push	{r7}
 8010330:	b095      	sub	sp, #84	@ 0x54
 8010332:	af00      	add	r7, sp, #0
 8010334:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	681b      	ldr	r3, [r3, #0]
 801033a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801033c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801033e:	e853 3f00 	ldrex	r3, [r3]
 8010342:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010346:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801034a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	461a      	mov	r2, r3
 8010352:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010354:	643b      	str	r3, [r7, #64]	@ 0x40
 8010356:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010358:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801035a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801035c:	e841 2300 	strex	r3, r2, [r1]
 8010360:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010362:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010364:	2b00      	cmp	r3, #0
 8010366:	d1e6      	bne.n	8010336 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	681b      	ldr	r3, [r3, #0]
 801036c:	3308      	adds	r3, #8
 801036e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010370:	6a3b      	ldr	r3, [r7, #32]
 8010372:	e853 3f00 	ldrex	r3, [r3]
 8010376:	61fb      	str	r3, [r7, #28]
   return(result);
 8010378:	69fb      	ldr	r3, [r7, #28]
 801037a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801037e:	f023 0301 	bic.w	r3, r3, #1
 8010382:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	681b      	ldr	r3, [r3, #0]
 8010388:	3308      	adds	r3, #8
 801038a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801038c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801038e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010390:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010392:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010394:	e841 2300 	strex	r3, r2, [r1]
 8010398:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801039a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801039c:	2b00      	cmp	r3, #0
 801039e:	d1e3      	bne.n	8010368 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80103a4:	2b01      	cmp	r3, #1
 80103a6:	d118      	bne.n	80103da <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	681b      	ldr	r3, [r3, #0]
 80103ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103ae:	68fb      	ldr	r3, [r7, #12]
 80103b0:	e853 3f00 	ldrex	r3, [r3]
 80103b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80103b6:	68bb      	ldr	r3, [r7, #8]
 80103b8:	f023 0310 	bic.w	r3, r3, #16
 80103bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	681b      	ldr	r3, [r3, #0]
 80103c2:	461a      	mov	r2, r3
 80103c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80103c6:	61bb      	str	r3, [r7, #24]
 80103c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103ca:	6979      	ldr	r1, [r7, #20]
 80103cc:	69ba      	ldr	r2, [r7, #24]
 80103ce:	e841 2300 	strex	r3, r2, [r1]
 80103d2:	613b      	str	r3, [r7, #16]
   return(result);
 80103d4:	693b      	ldr	r3, [r7, #16]
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	d1e6      	bne.n	80103a8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	2220      	movs	r2, #32
 80103de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	2200      	movs	r2, #0
 80103e6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	2200      	movs	r2, #0
 80103ec:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80103ee:	bf00      	nop
 80103f0:	3754      	adds	r7, #84	@ 0x54
 80103f2:	46bd      	mov	sp, r7
 80103f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103f8:	4770      	bx	lr

080103fa <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80103fa:	b580      	push	{r7, lr}
 80103fc:	b090      	sub	sp, #64	@ 0x40
 80103fe:	af00      	add	r7, sp, #0
 8010400:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010406:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	681b      	ldr	r3, [r3, #0]
 801040c:	681b      	ldr	r3, [r3, #0]
 801040e:	f003 0320 	and.w	r3, r3, #32
 8010412:	2b00      	cmp	r3, #0
 8010414:	d137      	bne.n	8010486 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8010416:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010418:	2200      	movs	r2, #0
 801041a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801041e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010420:	681b      	ldr	r3, [r3, #0]
 8010422:	3308      	adds	r3, #8
 8010424:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010428:	e853 3f00 	ldrex	r3, [r3]
 801042c:	623b      	str	r3, [r7, #32]
   return(result);
 801042e:	6a3b      	ldr	r3, [r7, #32]
 8010430:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010434:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010436:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010438:	681b      	ldr	r3, [r3, #0]
 801043a:	3308      	adds	r3, #8
 801043c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801043e:	633a      	str	r2, [r7, #48]	@ 0x30
 8010440:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010442:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010444:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010446:	e841 2300 	strex	r3, r2, [r1]
 801044a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801044c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801044e:	2b00      	cmp	r3, #0
 8010450:	d1e5      	bne.n	801041e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010452:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010454:	681b      	ldr	r3, [r3, #0]
 8010456:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010458:	693b      	ldr	r3, [r7, #16]
 801045a:	e853 3f00 	ldrex	r3, [r3]
 801045e:	60fb      	str	r3, [r7, #12]
   return(result);
 8010460:	68fb      	ldr	r3, [r7, #12]
 8010462:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010466:	637b      	str	r3, [r7, #52]	@ 0x34
 8010468:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801046a:	681b      	ldr	r3, [r3, #0]
 801046c:	461a      	mov	r2, r3
 801046e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010470:	61fb      	str	r3, [r7, #28]
 8010472:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010474:	69b9      	ldr	r1, [r7, #24]
 8010476:	69fa      	ldr	r2, [r7, #28]
 8010478:	e841 2300 	strex	r3, r2, [r1]
 801047c:	617b      	str	r3, [r7, #20]
   return(result);
 801047e:	697b      	ldr	r3, [r7, #20]
 8010480:	2b00      	cmp	r3, #0
 8010482:	d1e6      	bne.n	8010452 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010484:	e002      	b.n	801048c <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8010486:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8010488:	f7f8 fca4 	bl	8008dd4 <HAL_UART_TxCpltCallback>
}
 801048c:	bf00      	nop
 801048e:	3740      	adds	r7, #64	@ 0x40
 8010490:	46bd      	mov	sp, r7
 8010492:	bd80      	pop	{r7, pc}

08010494 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010494:	b580      	push	{r7, lr}
 8010496:	b084      	sub	sp, #16
 8010498:	af00      	add	r7, sp, #0
 801049a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104a0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80104a2:	68f8      	ldr	r0, [r7, #12]
 80104a4:	f7ff f8d4 	bl	800f650 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80104a8:	bf00      	nop
 80104aa:	3710      	adds	r7, #16
 80104ac:	46bd      	mov	sp, r7
 80104ae:	bd80      	pop	{r7, pc}

080104b0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80104b0:	b580      	push	{r7, lr}
 80104b2:	b09c      	sub	sp, #112	@ 0x70
 80104b4:	af00      	add	r7, sp, #0
 80104b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104bc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	681b      	ldr	r3, [r3, #0]
 80104c2:	681b      	ldr	r3, [r3, #0]
 80104c4:	f003 0320 	and.w	r3, r3, #32
 80104c8:	2b00      	cmp	r3, #0
 80104ca:	d171      	bne.n	80105b0 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80104cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80104ce:	2200      	movs	r2, #0
 80104d0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80104d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80104d6:	681b      	ldr	r3, [r3, #0]
 80104d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80104dc:	e853 3f00 	ldrex	r3, [r3]
 80104e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80104e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80104e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80104e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80104ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80104ec:	681b      	ldr	r3, [r3, #0]
 80104ee:	461a      	mov	r2, r3
 80104f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80104f2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80104f4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80104f6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80104f8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80104fa:	e841 2300 	strex	r3, r2, [r1]
 80104fe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010500:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010502:	2b00      	cmp	r3, #0
 8010504:	d1e6      	bne.n	80104d4 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010506:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010508:	681b      	ldr	r3, [r3, #0]
 801050a:	3308      	adds	r3, #8
 801050c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801050e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010510:	e853 3f00 	ldrex	r3, [r3]
 8010514:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010516:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010518:	f023 0301 	bic.w	r3, r3, #1
 801051c:	667b      	str	r3, [r7, #100]	@ 0x64
 801051e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010520:	681b      	ldr	r3, [r3, #0]
 8010522:	3308      	adds	r3, #8
 8010524:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010526:	647a      	str	r2, [r7, #68]	@ 0x44
 8010528:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801052a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801052c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801052e:	e841 2300 	strex	r3, r2, [r1]
 8010532:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010534:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010536:	2b00      	cmp	r3, #0
 8010538:	d1e5      	bne.n	8010506 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801053a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801053c:	681b      	ldr	r3, [r3, #0]
 801053e:	3308      	adds	r3, #8
 8010540:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010544:	e853 3f00 	ldrex	r3, [r3]
 8010548:	623b      	str	r3, [r7, #32]
   return(result);
 801054a:	6a3b      	ldr	r3, [r7, #32]
 801054c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010550:	663b      	str	r3, [r7, #96]	@ 0x60
 8010552:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010554:	681b      	ldr	r3, [r3, #0]
 8010556:	3308      	adds	r3, #8
 8010558:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801055a:	633a      	str	r2, [r7, #48]	@ 0x30
 801055c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801055e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010560:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010562:	e841 2300 	strex	r3, r2, [r1]
 8010566:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801056a:	2b00      	cmp	r3, #0
 801056c:	d1e5      	bne.n	801053a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801056e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010570:	2220      	movs	r2, #32
 8010572:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010576:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010578:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801057a:	2b01      	cmp	r3, #1
 801057c:	d118      	bne.n	80105b0 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801057e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010580:	681b      	ldr	r3, [r3, #0]
 8010582:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010584:	693b      	ldr	r3, [r7, #16]
 8010586:	e853 3f00 	ldrex	r3, [r3]
 801058a:	60fb      	str	r3, [r7, #12]
   return(result);
 801058c:	68fb      	ldr	r3, [r7, #12]
 801058e:	f023 0310 	bic.w	r3, r3, #16
 8010592:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010594:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010596:	681b      	ldr	r3, [r3, #0]
 8010598:	461a      	mov	r2, r3
 801059a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801059c:	61fb      	str	r3, [r7, #28]
 801059e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105a0:	69b9      	ldr	r1, [r7, #24]
 80105a2:	69fa      	ldr	r2, [r7, #28]
 80105a4:	e841 2300 	strex	r3, r2, [r1]
 80105a8:	617b      	str	r3, [r7, #20]
   return(result);
 80105aa:	697b      	ldr	r3, [r7, #20]
 80105ac:	2b00      	cmp	r3, #0
 80105ae:	d1e6      	bne.n	801057e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80105b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80105b2:	2200      	movs	r2, #0
 80105b4:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80105b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80105b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80105ba:	2b01      	cmp	r3, #1
 80105bc:	d107      	bne.n	80105ce <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80105be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80105c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80105c4:	4619      	mov	r1, r3
 80105c6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80105c8:	f7ff f860 	bl	800f68c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80105cc:	e002      	b.n	80105d4 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80105ce:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80105d0:	f7f8 fc20 	bl	8008e14 <HAL_UART_RxCpltCallback>
}
 80105d4:	bf00      	nop
 80105d6:	3770      	adds	r7, #112	@ 0x70
 80105d8:	46bd      	mov	sp, r7
 80105da:	bd80      	pop	{r7, pc}

080105dc <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80105dc:	b580      	push	{r7, lr}
 80105de:	b084      	sub	sp, #16
 80105e0:	af00      	add	r7, sp, #0
 80105e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80105e8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80105ea:	68fb      	ldr	r3, [r7, #12]
 80105ec:	2201      	movs	r2, #1
 80105ee:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80105f0:	68fb      	ldr	r3, [r7, #12]
 80105f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80105f4:	2b01      	cmp	r3, #1
 80105f6:	d109      	bne.n	801060c <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80105f8:	68fb      	ldr	r3, [r7, #12]
 80105fa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80105fe:	085b      	lsrs	r3, r3, #1
 8010600:	b29b      	uxth	r3, r3
 8010602:	4619      	mov	r1, r3
 8010604:	68f8      	ldr	r0, [r7, #12]
 8010606:	f7ff f841 	bl	800f68c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801060a:	e002      	b.n	8010612 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 801060c:	68f8      	ldr	r0, [r7, #12]
 801060e:	f7ff f829 	bl	800f664 <HAL_UART_RxHalfCpltCallback>
}
 8010612:	bf00      	nop
 8010614:	3710      	adds	r7, #16
 8010616:	46bd      	mov	sp, r7
 8010618:	bd80      	pop	{r7, pc}

0801061a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 801061a:	b580      	push	{r7, lr}
 801061c:	b086      	sub	sp, #24
 801061e:	af00      	add	r7, sp, #0
 8010620:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010626:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8010628:	697b      	ldr	r3, [r7, #20]
 801062a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801062e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8010630:	697b      	ldr	r3, [r7, #20]
 8010632:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010636:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8010638:	697b      	ldr	r3, [r7, #20]
 801063a:	681b      	ldr	r3, [r3, #0]
 801063c:	689b      	ldr	r3, [r3, #8]
 801063e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010642:	2b80      	cmp	r3, #128	@ 0x80
 8010644:	d109      	bne.n	801065a <UART_DMAError+0x40>
 8010646:	693b      	ldr	r3, [r7, #16]
 8010648:	2b21      	cmp	r3, #33	@ 0x21
 801064a:	d106      	bne.n	801065a <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 801064c:	697b      	ldr	r3, [r7, #20]
 801064e:	2200      	movs	r2, #0
 8010650:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8010654:	6978      	ldr	r0, [r7, #20]
 8010656:	f7ff fe29 	bl	80102ac <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 801065a:	697b      	ldr	r3, [r7, #20]
 801065c:	681b      	ldr	r3, [r3, #0]
 801065e:	689b      	ldr	r3, [r3, #8]
 8010660:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010664:	2b40      	cmp	r3, #64	@ 0x40
 8010666:	d109      	bne.n	801067c <UART_DMAError+0x62>
 8010668:	68fb      	ldr	r3, [r7, #12]
 801066a:	2b22      	cmp	r3, #34	@ 0x22
 801066c:	d106      	bne.n	801067c <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 801066e:	697b      	ldr	r3, [r7, #20]
 8010670:	2200      	movs	r2, #0
 8010672:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8010676:	6978      	ldr	r0, [r7, #20]
 8010678:	f7ff fe59 	bl	801032e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 801067c:	697b      	ldr	r3, [r7, #20]
 801067e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010682:	f043 0210 	orr.w	r2, r3, #16
 8010686:	697b      	ldr	r3, [r7, #20]
 8010688:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801068c:	6978      	ldr	r0, [r7, #20]
 801068e:	f7fe fff3 	bl	800f678 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010692:	bf00      	nop
 8010694:	3718      	adds	r7, #24
 8010696:	46bd      	mov	sp, r7
 8010698:	bd80      	pop	{r7, pc}

0801069a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801069a:	b580      	push	{r7, lr}
 801069c:	b084      	sub	sp, #16
 801069e:	af00      	add	r7, sp, #0
 80106a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80106a6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80106a8:	68fb      	ldr	r3, [r7, #12]
 80106aa:	2200      	movs	r2, #0
 80106ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80106b0:	68f8      	ldr	r0, [r7, #12]
 80106b2:	f7fe ffe1 	bl	800f678 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80106b6:	bf00      	nop
 80106b8:	3710      	adds	r7, #16
 80106ba:	46bd      	mov	sp, r7
 80106bc:	bd80      	pop	{r7, pc}

080106be <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80106be:	b580      	push	{r7, lr}
 80106c0:	b088      	sub	sp, #32
 80106c2:	af00      	add	r7, sp, #0
 80106c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	681b      	ldr	r3, [r3, #0]
 80106ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106cc:	68fb      	ldr	r3, [r7, #12]
 80106ce:	e853 3f00 	ldrex	r3, [r3]
 80106d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80106d4:	68bb      	ldr	r3, [r7, #8]
 80106d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80106da:	61fb      	str	r3, [r7, #28]
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	681b      	ldr	r3, [r3, #0]
 80106e0:	461a      	mov	r2, r3
 80106e2:	69fb      	ldr	r3, [r7, #28]
 80106e4:	61bb      	str	r3, [r7, #24]
 80106e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106e8:	6979      	ldr	r1, [r7, #20]
 80106ea:	69ba      	ldr	r2, [r7, #24]
 80106ec:	e841 2300 	strex	r3, r2, [r1]
 80106f0:	613b      	str	r3, [r7, #16]
   return(result);
 80106f2:	693b      	ldr	r3, [r7, #16]
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	d1e6      	bne.n	80106c6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	2220      	movs	r2, #32
 80106fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8010700:	687b      	ldr	r3, [r7, #4]
 8010702:	2200      	movs	r2, #0
 8010704:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010706:	6878      	ldr	r0, [r7, #4]
 8010708:	f7f8 fb64 	bl	8008dd4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801070c:	bf00      	nop
 801070e:	3720      	adds	r7, #32
 8010710:	46bd      	mov	sp, r7
 8010712:	bd80      	pop	{r7, pc}

08010714 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010714:	b480      	push	{r7}
 8010716:	b083      	sub	sp, #12
 8010718:	af00      	add	r7, sp, #0
 801071a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801071c:	bf00      	nop
 801071e:	370c      	adds	r7, #12
 8010720:	46bd      	mov	sp, r7
 8010722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010726:	4770      	bx	lr

08010728 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8010728:	b480      	push	{r7}
 801072a:	b083      	sub	sp, #12
 801072c:	af00      	add	r7, sp, #0
 801072e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010730:	bf00      	nop
 8010732:	370c      	adds	r7, #12
 8010734:	46bd      	mov	sp, r7
 8010736:	f85d 7b04 	ldr.w	r7, [sp], #4
 801073a:	4770      	bx	lr

0801073c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 801073c:	b480      	push	{r7}
 801073e:	b083      	sub	sp, #12
 8010740:	af00      	add	r7, sp, #0
 8010742:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8010744:	bf00      	nop
 8010746:	370c      	adds	r7, #12
 8010748:	46bd      	mov	sp, r7
 801074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801074e:	4770      	bx	lr

08010750 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010750:	b480      	push	{r7}
 8010752:	b085      	sub	sp, #20
 8010754:	af00      	add	r7, sp, #0
 8010756:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801075e:	2b01      	cmp	r3, #1
 8010760:	d101      	bne.n	8010766 <HAL_UARTEx_DisableFifoMode+0x16>
 8010762:	2302      	movs	r3, #2
 8010764:	e027      	b.n	80107b6 <HAL_UARTEx_DisableFifoMode+0x66>
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	2201      	movs	r2, #1
 801076a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	2224      	movs	r2, #36	@ 0x24
 8010772:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	681b      	ldr	r3, [r3, #0]
 801077a:	681b      	ldr	r3, [r3, #0]
 801077c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	681b      	ldr	r3, [r3, #0]
 8010782:	681a      	ldr	r2, [r3, #0]
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	681b      	ldr	r3, [r3, #0]
 8010788:	f022 0201 	bic.w	r2, r2, #1
 801078c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801078e:	68fb      	ldr	r3, [r7, #12]
 8010790:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8010794:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	2200      	movs	r2, #0
 801079a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	681b      	ldr	r3, [r3, #0]
 80107a0:	68fa      	ldr	r2, [r7, #12]
 80107a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	2220      	movs	r2, #32
 80107a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	2200      	movs	r2, #0
 80107b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80107b4:	2300      	movs	r3, #0
}
 80107b6:	4618      	mov	r0, r3
 80107b8:	3714      	adds	r7, #20
 80107ba:	46bd      	mov	sp, r7
 80107bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107c0:	4770      	bx	lr

080107c2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80107c2:	b580      	push	{r7, lr}
 80107c4:	b084      	sub	sp, #16
 80107c6:	af00      	add	r7, sp, #0
 80107c8:	6078      	str	r0, [r7, #4]
 80107ca:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80107d2:	2b01      	cmp	r3, #1
 80107d4:	d101      	bne.n	80107da <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80107d6:	2302      	movs	r3, #2
 80107d8:	e02d      	b.n	8010836 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	2201      	movs	r2, #1
 80107de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	2224      	movs	r2, #36	@ 0x24
 80107e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	681b      	ldr	r3, [r3, #0]
 80107ee:	681b      	ldr	r3, [r3, #0]
 80107f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	681a      	ldr	r2, [r3, #0]
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	681b      	ldr	r3, [r3, #0]
 80107fc:	f022 0201 	bic.w	r2, r2, #1
 8010800:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	689b      	ldr	r3, [r3, #8]
 8010808:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	681b      	ldr	r3, [r3, #0]
 8010810:	683a      	ldr	r2, [r7, #0]
 8010812:	430a      	orrs	r2, r1
 8010814:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010816:	6878      	ldr	r0, [r7, #4]
 8010818:	f000 f850 	bl	80108bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	681b      	ldr	r3, [r3, #0]
 8010820:	68fa      	ldr	r2, [r7, #12]
 8010822:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	2220      	movs	r2, #32
 8010828:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	2200      	movs	r2, #0
 8010830:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010834:	2300      	movs	r3, #0
}
 8010836:	4618      	mov	r0, r3
 8010838:	3710      	adds	r7, #16
 801083a:	46bd      	mov	sp, r7
 801083c:	bd80      	pop	{r7, pc}

0801083e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801083e:	b580      	push	{r7, lr}
 8010840:	b084      	sub	sp, #16
 8010842:	af00      	add	r7, sp, #0
 8010844:	6078      	str	r0, [r7, #4]
 8010846:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801084e:	2b01      	cmp	r3, #1
 8010850:	d101      	bne.n	8010856 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010852:	2302      	movs	r3, #2
 8010854:	e02d      	b.n	80108b2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	2201      	movs	r2, #1
 801085a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	2224      	movs	r2, #36	@ 0x24
 8010862:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	681b      	ldr	r3, [r3, #0]
 801086a:	681b      	ldr	r3, [r3, #0]
 801086c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	681b      	ldr	r3, [r3, #0]
 8010872:	681a      	ldr	r2, [r3, #0]
 8010874:	687b      	ldr	r3, [r7, #4]
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	f022 0201 	bic.w	r2, r2, #1
 801087c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	681b      	ldr	r3, [r3, #0]
 8010882:	689b      	ldr	r3, [r3, #8]
 8010884:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	681b      	ldr	r3, [r3, #0]
 801088c:	683a      	ldr	r2, [r7, #0]
 801088e:	430a      	orrs	r2, r1
 8010890:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010892:	6878      	ldr	r0, [r7, #4]
 8010894:	f000 f812 	bl	80108bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	68fa      	ldr	r2, [r7, #12]
 801089e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	2220      	movs	r2, #32
 80108a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	2200      	movs	r2, #0
 80108ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80108b0:	2300      	movs	r3, #0
}
 80108b2:	4618      	mov	r0, r3
 80108b4:	3710      	adds	r7, #16
 80108b6:	46bd      	mov	sp, r7
 80108b8:	bd80      	pop	{r7, pc}
	...

080108bc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80108bc:	b480      	push	{r7}
 80108be:	b085      	sub	sp, #20
 80108c0:	af00      	add	r7, sp, #0
 80108c2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d108      	bne.n	80108de <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	2201      	movs	r2, #1
 80108d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	2201      	movs	r2, #1
 80108d8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80108dc:	e031      	b.n	8010942 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80108de:	2308      	movs	r3, #8
 80108e0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80108e2:	2308      	movs	r3, #8
 80108e4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	681b      	ldr	r3, [r3, #0]
 80108ea:	689b      	ldr	r3, [r3, #8]
 80108ec:	0e5b      	lsrs	r3, r3, #25
 80108ee:	b2db      	uxtb	r3, r3
 80108f0:	f003 0307 	and.w	r3, r3, #7
 80108f4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	681b      	ldr	r3, [r3, #0]
 80108fa:	689b      	ldr	r3, [r3, #8]
 80108fc:	0f5b      	lsrs	r3, r3, #29
 80108fe:	b2db      	uxtb	r3, r3
 8010900:	f003 0307 	and.w	r3, r3, #7
 8010904:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010906:	7bbb      	ldrb	r3, [r7, #14]
 8010908:	7b3a      	ldrb	r2, [r7, #12]
 801090a:	4911      	ldr	r1, [pc, #68]	@ (8010950 <UARTEx_SetNbDataToProcess+0x94>)
 801090c:	5c8a      	ldrb	r2, [r1, r2]
 801090e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8010912:	7b3a      	ldrb	r2, [r7, #12]
 8010914:	490f      	ldr	r1, [pc, #60]	@ (8010954 <UARTEx_SetNbDataToProcess+0x98>)
 8010916:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010918:	fb93 f3f2 	sdiv	r3, r3, r2
 801091c:	b29a      	uxth	r2, r3
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010924:	7bfb      	ldrb	r3, [r7, #15]
 8010926:	7b7a      	ldrb	r2, [r7, #13]
 8010928:	4909      	ldr	r1, [pc, #36]	@ (8010950 <UARTEx_SetNbDataToProcess+0x94>)
 801092a:	5c8a      	ldrb	r2, [r1, r2]
 801092c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010930:	7b7a      	ldrb	r2, [r7, #13]
 8010932:	4908      	ldr	r1, [pc, #32]	@ (8010954 <UARTEx_SetNbDataToProcess+0x98>)
 8010934:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010936:	fb93 f3f2 	sdiv	r3, r3, r2
 801093a:	b29a      	uxth	r2, r3
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8010942:	bf00      	nop
 8010944:	3714      	adds	r7, #20
 8010946:	46bd      	mov	sp, r7
 8010948:	f85d 7b04 	ldr.w	r7, [sp], #4
 801094c:	4770      	bx	lr
 801094e:	bf00      	nop
 8010950:	08016208 	.word	0x08016208
 8010954:	08016210 	.word	0x08016210

08010958 <__NVIC_SetPriority>:
{
 8010958:	b480      	push	{r7}
 801095a:	b083      	sub	sp, #12
 801095c:	af00      	add	r7, sp, #0
 801095e:	4603      	mov	r3, r0
 8010960:	6039      	str	r1, [r7, #0]
 8010962:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010964:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010968:	2b00      	cmp	r3, #0
 801096a:	db0a      	blt.n	8010982 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801096c:	683b      	ldr	r3, [r7, #0]
 801096e:	b2da      	uxtb	r2, r3
 8010970:	490c      	ldr	r1, [pc, #48]	@ (80109a4 <__NVIC_SetPriority+0x4c>)
 8010972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010976:	0112      	lsls	r2, r2, #4
 8010978:	b2d2      	uxtb	r2, r2
 801097a:	440b      	add	r3, r1
 801097c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8010980:	e00a      	b.n	8010998 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010982:	683b      	ldr	r3, [r7, #0]
 8010984:	b2da      	uxtb	r2, r3
 8010986:	4908      	ldr	r1, [pc, #32]	@ (80109a8 <__NVIC_SetPriority+0x50>)
 8010988:	79fb      	ldrb	r3, [r7, #7]
 801098a:	f003 030f 	and.w	r3, r3, #15
 801098e:	3b04      	subs	r3, #4
 8010990:	0112      	lsls	r2, r2, #4
 8010992:	b2d2      	uxtb	r2, r2
 8010994:	440b      	add	r3, r1
 8010996:	761a      	strb	r2, [r3, #24]
}
 8010998:	bf00      	nop
 801099a:	370c      	adds	r7, #12
 801099c:	46bd      	mov	sp, r7
 801099e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109a2:	4770      	bx	lr
 80109a4:	e000e100 	.word	0xe000e100
 80109a8:	e000ed00 	.word	0xe000ed00

080109ac <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80109ac:	b580      	push	{r7, lr}
 80109ae:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80109b0:	4b05      	ldr	r3, [pc, #20]	@ (80109c8 <SysTick_Handler+0x1c>)
 80109b2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80109b4:	f001 fd82 	bl	80124bc <xTaskGetSchedulerState>
 80109b8:	4603      	mov	r3, r0
 80109ba:	2b01      	cmp	r3, #1
 80109bc:	d001      	beq.n	80109c2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80109be:	f002 fb93 	bl	80130e8 <xPortSysTickHandler>
  }
}
 80109c2:	bf00      	nop
 80109c4:	bd80      	pop	{r7, pc}
 80109c6:	bf00      	nop
 80109c8:	e000e010 	.word	0xe000e010

080109cc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80109cc:	b580      	push	{r7, lr}
 80109ce:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80109d0:	2100      	movs	r1, #0
 80109d2:	f06f 0004 	mvn.w	r0, #4
 80109d6:	f7ff ffbf 	bl	8010958 <__NVIC_SetPriority>
#endif
}
 80109da:	bf00      	nop
 80109dc:	bd80      	pop	{r7, pc}
	...

080109e0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80109e0:	b480      	push	{r7}
 80109e2:	b083      	sub	sp, #12
 80109e4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80109e6:	f3ef 8305 	mrs	r3, IPSR
 80109ea:	603b      	str	r3, [r7, #0]
  return(result);
 80109ec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	d003      	beq.n	80109fa <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80109f2:	f06f 0305 	mvn.w	r3, #5
 80109f6:	607b      	str	r3, [r7, #4]
 80109f8:	e00c      	b.n	8010a14 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80109fa:	4b0a      	ldr	r3, [pc, #40]	@ (8010a24 <osKernelInitialize+0x44>)
 80109fc:	681b      	ldr	r3, [r3, #0]
 80109fe:	2b00      	cmp	r3, #0
 8010a00:	d105      	bne.n	8010a0e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8010a02:	4b08      	ldr	r3, [pc, #32]	@ (8010a24 <osKernelInitialize+0x44>)
 8010a04:	2201      	movs	r2, #1
 8010a06:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8010a08:	2300      	movs	r3, #0
 8010a0a:	607b      	str	r3, [r7, #4]
 8010a0c:	e002      	b.n	8010a14 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8010a0e:	f04f 33ff 	mov.w	r3, #4294967295
 8010a12:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010a14:	687b      	ldr	r3, [r7, #4]
}
 8010a16:	4618      	mov	r0, r3
 8010a18:	370c      	adds	r7, #12
 8010a1a:	46bd      	mov	sp, r7
 8010a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a20:	4770      	bx	lr
 8010a22:	bf00      	nop
 8010a24:	200020cc 	.word	0x200020cc

08010a28 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8010a28:	b580      	push	{r7, lr}
 8010a2a:	b082      	sub	sp, #8
 8010a2c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010a2e:	f3ef 8305 	mrs	r3, IPSR
 8010a32:	603b      	str	r3, [r7, #0]
  return(result);
 8010a34:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010a36:	2b00      	cmp	r3, #0
 8010a38:	d003      	beq.n	8010a42 <osKernelStart+0x1a>
    stat = osErrorISR;
 8010a3a:	f06f 0305 	mvn.w	r3, #5
 8010a3e:	607b      	str	r3, [r7, #4]
 8010a40:	e010      	b.n	8010a64 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8010a42:	4b0b      	ldr	r3, [pc, #44]	@ (8010a70 <osKernelStart+0x48>)
 8010a44:	681b      	ldr	r3, [r3, #0]
 8010a46:	2b01      	cmp	r3, #1
 8010a48:	d109      	bne.n	8010a5e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8010a4a:	f7ff ffbf 	bl	80109cc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8010a4e:	4b08      	ldr	r3, [pc, #32]	@ (8010a70 <osKernelStart+0x48>)
 8010a50:	2202      	movs	r2, #2
 8010a52:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8010a54:	f001 f8c0 	bl	8011bd8 <vTaskStartScheduler>
      stat = osOK;
 8010a58:	2300      	movs	r3, #0
 8010a5a:	607b      	str	r3, [r7, #4]
 8010a5c:	e002      	b.n	8010a64 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8010a5e:	f04f 33ff 	mov.w	r3, #4294967295
 8010a62:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010a64:	687b      	ldr	r3, [r7, #4]
}
 8010a66:	4618      	mov	r0, r3
 8010a68:	3708      	adds	r7, #8
 8010a6a:	46bd      	mov	sp, r7
 8010a6c:	bd80      	pop	{r7, pc}
 8010a6e:	bf00      	nop
 8010a70:	200020cc 	.word	0x200020cc

08010a74 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8010a74:	b580      	push	{r7, lr}
 8010a76:	b08e      	sub	sp, #56	@ 0x38
 8010a78:	af04      	add	r7, sp, #16
 8010a7a:	60f8      	str	r0, [r7, #12]
 8010a7c:	60b9      	str	r1, [r7, #8]
 8010a7e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8010a80:	2300      	movs	r3, #0
 8010a82:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010a84:	f3ef 8305 	mrs	r3, IPSR
 8010a88:	617b      	str	r3, [r7, #20]
  return(result);
 8010a8a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8010a8c:	2b00      	cmp	r3, #0
 8010a8e:	d17e      	bne.n	8010b8e <osThreadNew+0x11a>
 8010a90:	68fb      	ldr	r3, [r7, #12]
 8010a92:	2b00      	cmp	r3, #0
 8010a94:	d07b      	beq.n	8010b8e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8010a96:	2380      	movs	r3, #128	@ 0x80
 8010a98:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8010a9a:	2318      	movs	r3, #24
 8010a9c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8010a9e:	2300      	movs	r3, #0
 8010aa0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8010aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8010aa6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	2b00      	cmp	r3, #0
 8010aac:	d045      	beq.n	8010b3a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	681b      	ldr	r3, [r3, #0]
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	d002      	beq.n	8010abc <osThreadNew+0x48>
        name = attr->name;
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	681b      	ldr	r3, [r3, #0]
 8010aba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8010abc:	687b      	ldr	r3, [r7, #4]
 8010abe:	699b      	ldr	r3, [r3, #24]
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d002      	beq.n	8010aca <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	699b      	ldr	r3, [r3, #24]
 8010ac8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8010aca:	69fb      	ldr	r3, [r7, #28]
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	d008      	beq.n	8010ae2 <osThreadNew+0x6e>
 8010ad0:	69fb      	ldr	r3, [r7, #28]
 8010ad2:	2b38      	cmp	r3, #56	@ 0x38
 8010ad4:	d805      	bhi.n	8010ae2 <osThreadNew+0x6e>
 8010ad6:	687b      	ldr	r3, [r7, #4]
 8010ad8:	685b      	ldr	r3, [r3, #4]
 8010ada:	f003 0301 	and.w	r3, r3, #1
 8010ade:	2b00      	cmp	r3, #0
 8010ae0:	d001      	beq.n	8010ae6 <osThreadNew+0x72>
        return (NULL);
 8010ae2:	2300      	movs	r3, #0
 8010ae4:	e054      	b.n	8010b90 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	695b      	ldr	r3, [r3, #20]
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	d003      	beq.n	8010af6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	695b      	ldr	r3, [r3, #20]
 8010af2:	089b      	lsrs	r3, r3, #2
 8010af4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	689b      	ldr	r3, [r3, #8]
 8010afa:	2b00      	cmp	r3, #0
 8010afc:	d00e      	beq.n	8010b1c <osThreadNew+0xa8>
 8010afe:	687b      	ldr	r3, [r7, #4]
 8010b00:	68db      	ldr	r3, [r3, #12]
 8010b02:	2ba7      	cmp	r3, #167	@ 0xa7
 8010b04:	d90a      	bls.n	8010b1c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8010b06:	687b      	ldr	r3, [r7, #4]
 8010b08:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8010b0a:	2b00      	cmp	r3, #0
 8010b0c:	d006      	beq.n	8010b1c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8010b0e:	687b      	ldr	r3, [r7, #4]
 8010b10:	695b      	ldr	r3, [r3, #20]
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	d002      	beq.n	8010b1c <osThreadNew+0xa8>
        mem = 1;
 8010b16:	2301      	movs	r3, #1
 8010b18:	61bb      	str	r3, [r7, #24]
 8010b1a:	e010      	b.n	8010b3e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8010b1c:	687b      	ldr	r3, [r7, #4]
 8010b1e:	689b      	ldr	r3, [r3, #8]
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	d10c      	bne.n	8010b3e <osThreadNew+0xca>
 8010b24:	687b      	ldr	r3, [r7, #4]
 8010b26:	68db      	ldr	r3, [r3, #12]
 8010b28:	2b00      	cmp	r3, #0
 8010b2a:	d108      	bne.n	8010b3e <osThreadNew+0xca>
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	691b      	ldr	r3, [r3, #16]
 8010b30:	2b00      	cmp	r3, #0
 8010b32:	d104      	bne.n	8010b3e <osThreadNew+0xca>
          mem = 0;
 8010b34:	2300      	movs	r3, #0
 8010b36:	61bb      	str	r3, [r7, #24]
 8010b38:	e001      	b.n	8010b3e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8010b3a:	2300      	movs	r3, #0
 8010b3c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8010b3e:	69bb      	ldr	r3, [r7, #24]
 8010b40:	2b01      	cmp	r3, #1
 8010b42:	d110      	bne.n	8010b66 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010b44:	687b      	ldr	r3, [r7, #4]
 8010b46:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8010b48:	687a      	ldr	r2, [r7, #4]
 8010b4a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010b4c:	9202      	str	r2, [sp, #8]
 8010b4e:	9301      	str	r3, [sp, #4]
 8010b50:	69fb      	ldr	r3, [r7, #28]
 8010b52:	9300      	str	r3, [sp, #0]
 8010b54:	68bb      	ldr	r3, [r7, #8]
 8010b56:	6a3a      	ldr	r2, [r7, #32]
 8010b58:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010b5a:	68f8      	ldr	r0, [r7, #12]
 8010b5c:	f000 fdfe 	bl	801175c <xTaskCreateStatic>
 8010b60:	4603      	mov	r3, r0
 8010b62:	613b      	str	r3, [r7, #16]
 8010b64:	e013      	b.n	8010b8e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8010b66:	69bb      	ldr	r3, [r7, #24]
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	d110      	bne.n	8010b8e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8010b6c:	6a3b      	ldr	r3, [r7, #32]
 8010b6e:	b29a      	uxth	r2, r3
 8010b70:	f107 0310 	add.w	r3, r7, #16
 8010b74:	9301      	str	r3, [sp, #4]
 8010b76:	69fb      	ldr	r3, [r7, #28]
 8010b78:	9300      	str	r3, [sp, #0]
 8010b7a:	68bb      	ldr	r3, [r7, #8]
 8010b7c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010b7e:	68f8      	ldr	r0, [r7, #12]
 8010b80:	f000 fe4c 	bl	801181c <xTaskCreate>
 8010b84:	4603      	mov	r3, r0
 8010b86:	2b01      	cmp	r3, #1
 8010b88:	d001      	beq.n	8010b8e <osThreadNew+0x11a>
            hTask = NULL;
 8010b8a:	2300      	movs	r3, #0
 8010b8c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8010b8e:	693b      	ldr	r3, [r7, #16]
}
 8010b90:	4618      	mov	r0, r3
 8010b92:	3728      	adds	r7, #40	@ 0x28
 8010b94:	46bd      	mov	sp, r7
 8010b96:	bd80      	pop	{r7, pc}

08010b98 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8010b98:	b480      	push	{r7}
 8010b9a:	b085      	sub	sp, #20
 8010b9c:	af00      	add	r7, sp, #0
 8010b9e:	60f8      	str	r0, [r7, #12]
 8010ba0:	60b9      	str	r1, [r7, #8]
 8010ba2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8010ba4:	68fb      	ldr	r3, [r7, #12]
 8010ba6:	4a07      	ldr	r2, [pc, #28]	@ (8010bc4 <vApplicationGetIdleTaskMemory+0x2c>)
 8010ba8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8010baa:	68bb      	ldr	r3, [r7, #8]
 8010bac:	4a06      	ldr	r2, [pc, #24]	@ (8010bc8 <vApplicationGetIdleTaskMemory+0x30>)
 8010bae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8010bb0:	687b      	ldr	r3, [r7, #4]
 8010bb2:	2280      	movs	r2, #128	@ 0x80
 8010bb4:	601a      	str	r2, [r3, #0]
}
 8010bb6:	bf00      	nop
 8010bb8:	3714      	adds	r7, #20
 8010bba:	46bd      	mov	sp, r7
 8010bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bc0:	4770      	bx	lr
 8010bc2:	bf00      	nop
 8010bc4:	200020d0 	.word	0x200020d0
 8010bc8:	20002178 	.word	0x20002178

08010bcc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8010bcc:	b480      	push	{r7}
 8010bce:	b085      	sub	sp, #20
 8010bd0:	af00      	add	r7, sp, #0
 8010bd2:	60f8      	str	r0, [r7, #12]
 8010bd4:	60b9      	str	r1, [r7, #8]
 8010bd6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8010bd8:	68fb      	ldr	r3, [r7, #12]
 8010bda:	4a07      	ldr	r2, [pc, #28]	@ (8010bf8 <vApplicationGetTimerTaskMemory+0x2c>)
 8010bdc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8010bde:	68bb      	ldr	r3, [r7, #8]
 8010be0:	4a06      	ldr	r2, [pc, #24]	@ (8010bfc <vApplicationGetTimerTaskMemory+0x30>)
 8010be2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010bea:	601a      	str	r2, [r3, #0]
}
 8010bec:	bf00      	nop
 8010bee:	3714      	adds	r7, #20
 8010bf0:	46bd      	mov	sp, r7
 8010bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bf6:	4770      	bx	lr
 8010bf8:	20002378 	.word	0x20002378
 8010bfc:	20002420 	.word	0x20002420

08010c00 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8010c00:	b480      	push	{r7}
 8010c02:	b083      	sub	sp, #12
 8010c04:	af00      	add	r7, sp, #0
 8010c06:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	f103 0208 	add.w	r2, r3, #8
 8010c0e:	687b      	ldr	r3, [r7, #4]
 8010c10:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	f04f 32ff 	mov.w	r2, #4294967295
 8010c18:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010c1a:	687b      	ldr	r3, [r7, #4]
 8010c1c:	f103 0208 	add.w	r2, r3, #8
 8010c20:	687b      	ldr	r3, [r7, #4]
 8010c22:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	f103 0208 	add.w	r2, r3, #8
 8010c2a:	687b      	ldr	r3, [r7, #4]
 8010c2c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8010c2e:	687b      	ldr	r3, [r7, #4]
 8010c30:	2200      	movs	r2, #0
 8010c32:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8010c34:	bf00      	nop
 8010c36:	370c      	adds	r7, #12
 8010c38:	46bd      	mov	sp, r7
 8010c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c3e:	4770      	bx	lr

08010c40 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8010c40:	b480      	push	{r7}
 8010c42:	b083      	sub	sp, #12
 8010c44:	af00      	add	r7, sp, #0
 8010c46:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8010c48:	687b      	ldr	r3, [r7, #4]
 8010c4a:	2200      	movs	r2, #0
 8010c4c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8010c4e:	bf00      	nop
 8010c50:	370c      	adds	r7, #12
 8010c52:	46bd      	mov	sp, r7
 8010c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c58:	4770      	bx	lr

08010c5a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010c5a:	b480      	push	{r7}
 8010c5c:	b085      	sub	sp, #20
 8010c5e:	af00      	add	r7, sp, #0
 8010c60:	6078      	str	r0, [r7, #4]
 8010c62:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8010c64:	687b      	ldr	r3, [r7, #4]
 8010c66:	685b      	ldr	r3, [r3, #4]
 8010c68:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8010c6a:	683b      	ldr	r3, [r7, #0]
 8010c6c:	68fa      	ldr	r2, [r7, #12]
 8010c6e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8010c70:	68fb      	ldr	r3, [r7, #12]
 8010c72:	689a      	ldr	r2, [r3, #8]
 8010c74:	683b      	ldr	r3, [r7, #0]
 8010c76:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8010c78:	68fb      	ldr	r3, [r7, #12]
 8010c7a:	689b      	ldr	r3, [r3, #8]
 8010c7c:	683a      	ldr	r2, [r7, #0]
 8010c7e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8010c80:	68fb      	ldr	r3, [r7, #12]
 8010c82:	683a      	ldr	r2, [r7, #0]
 8010c84:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8010c86:	683b      	ldr	r3, [r7, #0]
 8010c88:	687a      	ldr	r2, [r7, #4]
 8010c8a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010c8c:	687b      	ldr	r3, [r7, #4]
 8010c8e:	681b      	ldr	r3, [r3, #0]
 8010c90:	1c5a      	adds	r2, r3, #1
 8010c92:	687b      	ldr	r3, [r7, #4]
 8010c94:	601a      	str	r2, [r3, #0]
}
 8010c96:	bf00      	nop
 8010c98:	3714      	adds	r7, #20
 8010c9a:	46bd      	mov	sp, r7
 8010c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ca0:	4770      	bx	lr

08010ca2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010ca2:	b480      	push	{r7}
 8010ca4:	b085      	sub	sp, #20
 8010ca6:	af00      	add	r7, sp, #0
 8010ca8:	6078      	str	r0, [r7, #4]
 8010caa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8010cac:	683b      	ldr	r3, [r7, #0]
 8010cae:	681b      	ldr	r3, [r3, #0]
 8010cb0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8010cb2:	68bb      	ldr	r3, [r7, #8]
 8010cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010cb8:	d103      	bne.n	8010cc2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	691b      	ldr	r3, [r3, #16]
 8010cbe:	60fb      	str	r3, [r7, #12]
 8010cc0:	e00c      	b.n	8010cdc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	3308      	adds	r3, #8
 8010cc6:	60fb      	str	r3, [r7, #12]
 8010cc8:	e002      	b.n	8010cd0 <vListInsert+0x2e>
 8010cca:	68fb      	ldr	r3, [r7, #12]
 8010ccc:	685b      	ldr	r3, [r3, #4]
 8010cce:	60fb      	str	r3, [r7, #12]
 8010cd0:	68fb      	ldr	r3, [r7, #12]
 8010cd2:	685b      	ldr	r3, [r3, #4]
 8010cd4:	681b      	ldr	r3, [r3, #0]
 8010cd6:	68ba      	ldr	r2, [r7, #8]
 8010cd8:	429a      	cmp	r2, r3
 8010cda:	d2f6      	bcs.n	8010cca <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8010cdc:	68fb      	ldr	r3, [r7, #12]
 8010cde:	685a      	ldr	r2, [r3, #4]
 8010ce0:	683b      	ldr	r3, [r7, #0]
 8010ce2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8010ce4:	683b      	ldr	r3, [r7, #0]
 8010ce6:	685b      	ldr	r3, [r3, #4]
 8010ce8:	683a      	ldr	r2, [r7, #0]
 8010cea:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8010cec:	683b      	ldr	r3, [r7, #0]
 8010cee:	68fa      	ldr	r2, [r7, #12]
 8010cf0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8010cf2:	68fb      	ldr	r3, [r7, #12]
 8010cf4:	683a      	ldr	r2, [r7, #0]
 8010cf6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8010cf8:	683b      	ldr	r3, [r7, #0]
 8010cfa:	687a      	ldr	r2, [r7, #4]
 8010cfc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	681b      	ldr	r3, [r3, #0]
 8010d02:	1c5a      	adds	r2, r3, #1
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	601a      	str	r2, [r3, #0]
}
 8010d08:	bf00      	nop
 8010d0a:	3714      	adds	r7, #20
 8010d0c:	46bd      	mov	sp, r7
 8010d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d12:	4770      	bx	lr

08010d14 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8010d14:	b480      	push	{r7}
 8010d16:	b085      	sub	sp, #20
 8010d18:	af00      	add	r7, sp, #0
 8010d1a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	691b      	ldr	r3, [r3, #16]
 8010d20:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8010d22:	687b      	ldr	r3, [r7, #4]
 8010d24:	685b      	ldr	r3, [r3, #4]
 8010d26:	687a      	ldr	r2, [r7, #4]
 8010d28:	6892      	ldr	r2, [r2, #8]
 8010d2a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	689b      	ldr	r3, [r3, #8]
 8010d30:	687a      	ldr	r2, [r7, #4]
 8010d32:	6852      	ldr	r2, [r2, #4]
 8010d34:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8010d36:	68fb      	ldr	r3, [r7, #12]
 8010d38:	685b      	ldr	r3, [r3, #4]
 8010d3a:	687a      	ldr	r2, [r7, #4]
 8010d3c:	429a      	cmp	r2, r3
 8010d3e:	d103      	bne.n	8010d48 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	689a      	ldr	r2, [r3, #8]
 8010d44:	68fb      	ldr	r3, [r7, #12]
 8010d46:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8010d48:	687b      	ldr	r3, [r7, #4]
 8010d4a:	2200      	movs	r2, #0
 8010d4c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8010d4e:	68fb      	ldr	r3, [r7, #12]
 8010d50:	681b      	ldr	r3, [r3, #0]
 8010d52:	1e5a      	subs	r2, r3, #1
 8010d54:	68fb      	ldr	r3, [r7, #12]
 8010d56:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8010d58:	68fb      	ldr	r3, [r7, #12]
 8010d5a:	681b      	ldr	r3, [r3, #0]
}
 8010d5c:	4618      	mov	r0, r3
 8010d5e:	3714      	adds	r7, #20
 8010d60:	46bd      	mov	sp, r7
 8010d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d66:	4770      	bx	lr

08010d68 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8010d68:	b580      	push	{r7, lr}
 8010d6a:	b084      	sub	sp, #16
 8010d6c:	af00      	add	r7, sp, #0
 8010d6e:	6078      	str	r0, [r7, #4]
 8010d70:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8010d76:	68fb      	ldr	r3, [r7, #12]
 8010d78:	2b00      	cmp	r3, #0
 8010d7a:	d10b      	bne.n	8010d94 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8010d7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d80:	f383 8811 	msr	BASEPRI, r3
 8010d84:	f3bf 8f6f 	isb	sy
 8010d88:	f3bf 8f4f 	dsb	sy
 8010d8c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8010d8e:	bf00      	nop
 8010d90:	bf00      	nop
 8010d92:	e7fd      	b.n	8010d90 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8010d94:	f002 f912 	bl	8012fbc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010d98:	68fb      	ldr	r3, [r7, #12]
 8010d9a:	681a      	ldr	r2, [r3, #0]
 8010d9c:	68fb      	ldr	r3, [r7, #12]
 8010d9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010da0:	68f9      	ldr	r1, [r7, #12]
 8010da2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8010da4:	fb01 f303 	mul.w	r3, r1, r3
 8010da8:	441a      	add	r2, r3
 8010daa:	68fb      	ldr	r3, [r7, #12]
 8010dac:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8010dae:	68fb      	ldr	r3, [r7, #12]
 8010db0:	2200      	movs	r2, #0
 8010db2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8010db4:	68fb      	ldr	r3, [r7, #12]
 8010db6:	681a      	ldr	r2, [r3, #0]
 8010db8:	68fb      	ldr	r3, [r7, #12]
 8010dba:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010dbc:	68fb      	ldr	r3, [r7, #12]
 8010dbe:	681a      	ldr	r2, [r3, #0]
 8010dc0:	68fb      	ldr	r3, [r7, #12]
 8010dc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010dc4:	3b01      	subs	r3, #1
 8010dc6:	68f9      	ldr	r1, [r7, #12]
 8010dc8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8010dca:	fb01 f303 	mul.w	r3, r1, r3
 8010dce:	441a      	add	r2, r3
 8010dd0:	68fb      	ldr	r3, [r7, #12]
 8010dd2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8010dd4:	68fb      	ldr	r3, [r7, #12]
 8010dd6:	22ff      	movs	r2, #255	@ 0xff
 8010dd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8010ddc:	68fb      	ldr	r3, [r7, #12]
 8010dde:	22ff      	movs	r2, #255	@ 0xff
 8010de0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8010de4:	683b      	ldr	r3, [r7, #0]
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	d114      	bne.n	8010e14 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010dea:	68fb      	ldr	r3, [r7, #12]
 8010dec:	691b      	ldr	r3, [r3, #16]
 8010dee:	2b00      	cmp	r3, #0
 8010df0:	d01a      	beq.n	8010e28 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010df2:	68fb      	ldr	r3, [r7, #12]
 8010df4:	3310      	adds	r3, #16
 8010df6:	4618      	mov	r0, r3
 8010df8:	f001 f99a 	bl	8012130 <xTaskRemoveFromEventList>
 8010dfc:	4603      	mov	r3, r0
 8010dfe:	2b00      	cmp	r3, #0
 8010e00:	d012      	beq.n	8010e28 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8010e02:	4b0d      	ldr	r3, [pc, #52]	@ (8010e38 <xQueueGenericReset+0xd0>)
 8010e04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010e08:	601a      	str	r2, [r3, #0]
 8010e0a:	f3bf 8f4f 	dsb	sy
 8010e0e:	f3bf 8f6f 	isb	sy
 8010e12:	e009      	b.n	8010e28 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8010e14:	68fb      	ldr	r3, [r7, #12]
 8010e16:	3310      	adds	r3, #16
 8010e18:	4618      	mov	r0, r3
 8010e1a:	f7ff fef1 	bl	8010c00 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8010e1e:	68fb      	ldr	r3, [r7, #12]
 8010e20:	3324      	adds	r3, #36	@ 0x24
 8010e22:	4618      	mov	r0, r3
 8010e24:	f7ff feec 	bl	8010c00 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8010e28:	f002 f8fa 	bl	8013020 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8010e2c:	2301      	movs	r3, #1
}
 8010e2e:	4618      	mov	r0, r3
 8010e30:	3710      	adds	r7, #16
 8010e32:	46bd      	mov	sp, r7
 8010e34:	bd80      	pop	{r7, pc}
 8010e36:	bf00      	nop
 8010e38:	e000ed04 	.word	0xe000ed04

08010e3c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8010e3c:	b580      	push	{r7, lr}
 8010e3e:	b08e      	sub	sp, #56	@ 0x38
 8010e40:	af02      	add	r7, sp, #8
 8010e42:	60f8      	str	r0, [r7, #12]
 8010e44:	60b9      	str	r1, [r7, #8]
 8010e46:	607a      	str	r2, [r7, #4]
 8010e48:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010e4a:	68fb      	ldr	r3, [r7, #12]
 8010e4c:	2b00      	cmp	r3, #0
 8010e4e:	d10b      	bne.n	8010e68 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8010e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e54:	f383 8811 	msr	BASEPRI, r3
 8010e58:	f3bf 8f6f 	isb	sy
 8010e5c:	f3bf 8f4f 	dsb	sy
 8010e60:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010e62:	bf00      	nop
 8010e64:	bf00      	nop
 8010e66:	e7fd      	b.n	8010e64 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8010e68:	683b      	ldr	r3, [r7, #0]
 8010e6a:	2b00      	cmp	r3, #0
 8010e6c:	d10b      	bne.n	8010e86 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8010e6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e72:	f383 8811 	msr	BASEPRI, r3
 8010e76:	f3bf 8f6f 	isb	sy
 8010e7a:	f3bf 8f4f 	dsb	sy
 8010e7e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010e80:	bf00      	nop
 8010e82:	bf00      	nop
 8010e84:	e7fd      	b.n	8010e82 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8010e86:	687b      	ldr	r3, [r7, #4]
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	d002      	beq.n	8010e92 <xQueueGenericCreateStatic+0x56>
 8010e8c:	68bb      	ldr	r3, [r7, #8]
 8010e8e:	2b00      	cmp	r3, #0
 8010e90:	d001      	beq.n	8010e96 <xQueueGenericCreateStatic+0x5a>
 8010e92:	2301      	movs	r3, #1
 8010e94:	e000      	b.n	8010e98 <xQueueGenericCreateStatic+0x5c>
 8010e96:	2300      	movs	r3, #0
 8010e98:	2b00      	cmp	r3, #0
 8010e9a:	d10b      	bne.n	8010eb4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8010e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ea0:	f383 8811 	msr	BASEPRI, r3
 8010ea4:	f3bf 8f6f 	isb	sy
 8010ea8:	f3bf 8f4f 	dsb	sy
 8010eac:	623b      	str	r3, [r7, #32]
}
 8010eae:	bf00      	nop
 8010eb0:	bf00      	nop
 8010eb2:	e7fd      	b.n	8010eb0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	d102      	bne.n	8010ec0 <xQueueGenericCreateStatic+0x84>
 8010eba:	68bb      	ldr	r3, [r7, #8]
 8010ebc:	2b00      	cmp	r3, #0
 8010ebe:	d101      	bne.n	8010ec4 <xQueueGenericCreateStatic+0x88>
 8010ec0:	2301      	movs	r3, #1
 8010ec2:	e000      	b.n	8010ec6 <xQueueGenericCreateStatic+0x8a>
 8010ec4:	2300      	movs	r3, #0
 8010ec6:	2b00      	cmp	r3, #0
 8010ec8:	d10b      	bne.n	8010ee2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8010eca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ece:	f383 8811 	msr	BASEPRI, r3
 8010ed2:	f3bf 8f6f 	isb	sy
 8010ed6:	f3bf 8f4f 	dsb	sy
 8010eda:	61fb      	str	r3, [r7, #28]
}
 8010edc:	bf00      	nop
 8010ede:	bf00      	nop
 8010ee0:	e7fd      	b.n	8010ede <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8010ee2:	2350      	movs	r3, #80	@ 0x50
 8010ee4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8010ee6:	697b      	ldr	r3, [r7, #20]
 8010ee8:	2b50      	cmp	r3, #80	@ 0x50
 8010eea:	d00b      	beq.n	8010f04 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8010eec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ef0:	f383 8811 	msr	BASEPRI, r3
 8010ef4:	f3bf 8f6f 	isb	sy
 8010ef8:	f3bf 8f4f 	dsb	sy
 8010efc:	61bb      	str	r3, [r7, #24]
}
 8010efe:	bf00      	nop
 8010f00:	bf00      	nop
 8010f02:	e7fd      	b.n	8010f00 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8010f04:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010f06:	683b      	ldr	r3, [r7, #0]
 8010f08:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8010f0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	d00d      	beq.n	8010f2c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8010f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f12:	2201      	movs	r2, #1
 8010f14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010f18:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8010f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f1e:	9300      	str	r3, [sp, #0]
 8010f20:	4613      	mov	r3, r2
 8010f22:	687a      	ldr	r2, [r7, #4]
 8010f24:	68b9      	ldr	r1, [r7, #8]
 8010f26:	68f8      	ldr	r0, [r7, #12]
 8010f28:	f000 f805 	bl	8010f36 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010f2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8010f2e:	4618      	mov	r0, r3
 8010f30:	3730      	adds	r7, #48	@ 0x30
 8010f32:	46bd      	mov	sp, r7
 8010f34:	bd80      	pop	{r7, pc}

08010f36 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8010f36:	b580      	push	{r7, lr}
 8010f38:	b084      	sub	sp, #16
 8010f3a:	af00      	add	r7, sp, #0
 8010f3c:	60f8      	str	r0, [r7, #12]
 8010f3e:	60b9      	str	r1, [r7, #8]
 8010f40:	607a      	str	r2, [r7, #4]
 8010f42:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8010f44:	68bb      	ldr	r3, [r7, #8]
 8010f46:	2b00      	cmp	r3, #0
 8010f48:	d103      	bne.n	8010f52 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8010f4a:	69bb      	ldr	r3, [r7, #24]
 8010f4c:	69ba      	ldr	r2, [r7, #24]
 8010f4e:	601a      	str	r2, [r3, #0]
 8010f50:	e002      	b.n	8010f58 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8010f52:	69bb      	ldr	r3, [r7, #24]
 8010f54:	687a      	ldr	r2, [r7, #4]
 8010f56:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8010f58:	69bb      	ldr	r3, [r7, #24]
 8010f5a:	68fa      	ldr	r2, [r7, #12]
 8010f5c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8010f5e:	69bb      	ldr	r3, [r7, #24]
 8010f60:	68ba      	ldr	r2, [r7, #8]
 8010f62:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8010f64:	2101      	movs	r1, #1
 8010f66:	69b8      	ldr	r0, [r7, #24]
 8010f68:	f7ff fefe 	bl	8010d68 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8010f6c:	69bb      	ldr	r3, [r7, #24]
 8010f6e:	78fa      	ldrb	r2, [r7, #3]
 8010f70:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8010f74:	bf00      	nop
 8010f76:	3710      	adds	r7, #16
 8010f78:	46bd      	mov	sp, r7
 8010f7a:	bd80      	pop	{r7, pc}

08010f7c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8010f7c:	b580      	push	{r7, lr}
 8010f7e:	b08e      	sub	sp, #56	@ 0x38
 8010f80:	af00      	add	r7, sp, #0
 8010f82:	60f8      	str	r0, [r7, #12]
 8010f84:	60b9      	str	r1, [r7, #8]
 8010f86:	607a      	str	r2, [r7, #4]
 8010f88:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8010f8a:	2300      	movs	r3, #0
 8010f8c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010f8e:	68fb      	ldr	r3, [r7, #12]
 8010f90:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8010f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010f94:	2b00      	cmp	r3, #0
 8010f96:	d10b      	bne.n	8010fb0 <xQueueGenericSend+0x34>
	__asm volatile
 8010f98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f9c:	f383 8811 	msr	BASEPRI, r3
 8010fa0:	f3bf 8f6f 	isb	sy
 8010fa4:	f3bf 8f4f 	dsb	sy
 8010fa8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010faa:	bf00      	nop
 8010fac:	bf00      	nop
 8010fae:	e7fd      	b.n	8010fac <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010fb0:	68bb      	ldr	r3, [r7, #8]
 8010fb2:	2b00      	cmp	r3, #0
 8010fb4:	d103      	bne.n	8010fbe <xQueueGenericSend+0x42>
 8010fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010fba:	2b00      	cmp	r3, #0
 8010fbc:	d101      	bne.n	8010fc2 <xQueueGenericSend+0x46>
 8010fbe:	2301      	movs	r3, #1
 8010fc0:	e000      	b.n	8010fc4 <xQueueGenericSend+0x48>
 8010fc2:	2300      	movs	r3, #0
 8010fc4:	2b00      	cmp	r3, #0
 8010fc6:	d10b      	bne.n	8010fe0 <xQueueGenericSend+0x64>
	__asm volatile
 8010fc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fcc:	f383 8811 	msr	BASEPRI, r3
 8010fd0:	f3bf 8f6f 	isb	sy
 8010fd4:	f3bf 8f4f 	dsb	sy
 8010fd8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010fda:	bf00      	nop
 8010fdc:	bf00      	nop
 8010fde:	e7fd      	b.n	8010fdc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010fe0:	683b      	ldr	r3, [r7, #0]
 8010fe2:	2b02      	cmp	r3, #2
 8010fe4:	d103      	bne.n	8010fee <xQueueGenericSend+0x72>
 8010fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010fe8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010fea:	2b01      	cmp	r3, #1
 8010fec:	d101      	bne.n	8010ff2 <xQueueGenericSend+0x76>
 8010fee:	2301      	movs	r3, #1
 8010ff0:	e000      	b.n	8010ff4 <xQueueGenericSend+0x78>
 8010ff2:	2300      	movs	r3, #0
 8010ff4:	2b00      	cmp	r3, #0
 8010ff6:	d10b      	bne.n	8011010 <xQueueGenericSend+0x94>
	__asm volatile
 8010ff8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ffc:	f383 8811 	msr	BASEPRI, r3
 8011000:	f3bf 8f6f 	isb	sy
 8011004:	f3bf 8f4f 	dsb	sy
 8011008:	623b      	str	r3, [r7, #32]
}
 801100a:	bf00      	nop
 801100c:	bf00      	nop
 801100e:	e7fd      	b.n	801100c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011010:	f001 fa54 	bl	80124bc <xTaskGetSchedulerState>
 8011014:	4603      	mov	r3, r0
 8011016:	2b00      	cmp	r3, #0
 8011018:	d102      	bne.n	8011020 <xQueueGenericSend+0xa4>
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	2b00      	cmp	r3, #0
 801101e:	d101      	bne.n	8011024 <xQueueGenericSend+0xa8>
 8011020:	2301      	movs	r3, #1
 8011022:	e000      	b.n	8011026 <xQueueGenericSend+0xaa>
 8011024:	2300      	movs	r3, #0
 8011026:	2b00      	cmp	r3, #0
 8011028:	d10b      	bne.n	8011042 <xQueueGenericSend+0xc6>
	__asm volatile
 801102a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801102e:	f383 8811 	msr	BASEPRI, r3
 8011032:	f3bf 8f6f 	isb	sy
 8011036:	f3bf 8f4f 	dsb	sy
 801103a:	61fb      	str	r3, [r7, #28]
}
 801103c:	bf00      	nop
 801103e:	bf00      	nop
 8011040:	e7fd      	b.n	801103e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011042:	f001 ffbb 	bl	8012fbc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011048:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801104a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801104c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801104e:	429a      	cmp	r2, r3
 8011050:	d302      	bcc.n	8011058 <xQueueGenericSend+0xdc>
 8011052:	683b      	ldr	r3, [r7, #0]
 8011054:	2b02      	cmp	r3, #2
 8011056:	d129      	bne.n	80110ac <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011058:	683a      	ldr	r2, [r7, #0]
 801105a:	68b9      	ldr	r1, [r7, #8]
 801105c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801105e:	f000 fa0f 	bl	8011480 <prvCopyDataToQueue>
 8011062:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011068:	2b00      	cmp	r3, #0
 801106a:	d010      	beq.n	801108e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801106c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801106e:	3324      	adds	r3, #36	@ 0x24
 8011070:	4618      	mov	r0, r3
 8011072:	f001 f85d 	bl	8012130 <xTaskRemoveFromEventList>
 8011076:	4603      	mov	r3, r0
 8011078:	2b00      	cmp	r3, #0
 801107a:	d013      	beq.n	80110a4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 801107c:	4b3f      	ldr	r3, [pc, #252]	@ (801117c <xQueueGenericSend+0x200>)
 801107e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011082:	601a      	str	r2, [r3, #0]
 8011084:	f3bf 8f4f 	dsb	sy
 8011088:	f3bf 8f6f 	isb	sy
 801108c:	e00a      	b.n	80110a4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 801108e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011090:	2b00      	cmp	r3, #0
 8011092:	d007      	beq.n	80110a4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8011094:	4b39      	ldr	r3, [pc, #228]	@ (801117c <xQueueGenericSend+0x200>)
 8011096:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801109a:	601a      	str	r2, [r3, #0]
 801109c:	f3bf 8f4f 	dsb	sy
 80110a0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80110a4:	f001 ffbc 	bl	8013020 <vPortExitCritical>
				return pdPASS;
 80110a8:	2301      	movs	r3, #1
 80110aa:	e063      	b.n	8011174 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d103      	bne.n	80110ba <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80110b2:	f001 ffb5 	bl	8013020 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80110b6:	2300      	movs	r3, #0
 80110b8:	e05c      	b.n	8011174 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80110ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110bc:	2b00      	cmp	r3, #0
 80110be:	d106      	bne.n	80110ce <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80110c0:	f107 0314 	add.w	r3, r7, #20
 80110c4:	4618      	mov	r0, r3
 80110c6:	f001 f897 	bl	80121f8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80110ca:	2301      	movs	r3, #1
 80110cc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80110ce:	f001 ffa7 	bl	8013020 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80110d2:	f000 fdf1 	bl	8011cb8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80110d6:	f001 ff71 	bl	8012fbc <vPortEnterCritical>
 80110da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80110e0:	b25b      	sxtb	r3, r3
 80110e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80110e6:	d103      	bne.n	80110f0 <xQueueGenericSend+0x174>
 80110e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110ea:	2200      	movs	r2, #0
 80110ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80110f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80110f6:	b25b      	sxtb	r3, r3
 80110f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80110fc:	d103      	bne.n	8011106 <xQueueGenericSend+0x18a>
 80110fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011100:	2200      	movs	r2, #0
 8011102:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011106:	f001 ff8b 	bl	8013020 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801110a:	1d3a      	adds	r2, r7, #4
 801110c:	f107 0314 	add.w	r3, r7, #20
 8011110:	4611      	mov	r1, r2
 8011112:	4618      	mov	r0, r3
 8011114:	f001 f886 	bl	8012224 <xTaskCheckForTimeOut>
 8011118:	4603      	mov	r3, r0
 801111a:	2b00      	cmp	r3, #0
 801111c:	d124      	bne.n	8011168 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 801111e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011120:	f000 faa6 	bl	8011670 <prvIsQueueFull>
 8011124:	4603      	mov	r3, r0
 8011126:	2b00      	cmp	r3, #0
 8011128:	d018      	beq.n	801115c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801112a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801112c:	3310      	adds	r3, #16
 801112e:	687a      	ldr	r2, [r7, #4]
 8011130:	4611      	mov	r1, r2
 8011132:	4618      	mov	r0, r3
 8011134:	f000 ffaa 	bl	801208c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8011138:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801113a:	f000 fa31 	bl	80115a0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 801113e:	f000 fdc9 	bl	8011cd4 <xTaskResumeAll>
 8011142:	4603      	mov	r3, r0
 8011144:	2b00      	cmp	r3, #0
 8011146:	f47f af7c 	bne.w	8011042 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 801114a:	4b0c      	ldr	r3, [pc, #48]	@ (801117c <xQueueGenericSend+0x200>)
 801114c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011150:	601a      	str	r2, [r3, #0]
 8011152:	f3bf 8f4f 	dsb	sy
 8011156:	f3bf 8f6f 	isb	sy
 801115a:	e772      	b.n	8011042 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 801115c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801115e:	f000 fa1f 	bl	80115a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011162:	f000 fdb7 	bl	8011cd4 <xTaskResumeAll>
 8011166:	e76c      	b.n	8011042 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8011168:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801116a:	f000 fa19 	bl	80115a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801116e:	f000 fdb1 	bl	8011cd4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8011172:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8011174:	4618      	mov	r0, r3
 8011176:	3738      	adds	r7, #56	@ 0x38
 8011178:	46bd      	mov	sp, r7
 801117a:	bd80      	pop	{r7, pc}
 801117c:	e000ed04 	.word	0xe000ed04

08011180 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8011180:	b580      	push	{r7, lr}
 8011182:	b090      	sub	sp, #64	@ 0x40
 8011184:	af00      	add	r7, sp, #0
 8011186:	60f8      	str	r0, [r7, #12]
 8011188:	60b9      	str	r1, [r7, #8]
 801118a:	607a      	str	r2, [r7, #4]
 801118c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801118e:	68fb      	ldr	r3, [r7, #12]
 8011190:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8011192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011194:	2b00      	cmp	r3, #0
 8011196:	d10b      	bne.n	80111b0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8011198:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801119c:	f383 8811 	msr	BASEPRI, r3
 80111a0:	f3bf 8f6f 	isb	sy
 80111a4:	f3bf 8f4f 	dsb	sy
 80111a8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80111aa:	bf00      	nop
 80111ac:	bf00      	nop
 80111ae:	e7fd      	b.n	80111ac <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80111b0:	68bb      	ldr	r3, [r7, #8]
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d103      	bne.n	80111be <xQueueGenericSendFromISR+0x3e>
 80111b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80111ba:	2b00      	cmp	r3, #0
 80111bc:	d101      	bne.n	80111c2 <xQueueGenericSendFromISR+0x42>
 80111be:	2301      	movs	r3, #1
 80111c0:	e000      	b.n	80111c4 <xQueueGenericSendFromISR+0x44>
 80111c2:	2300      	movs	r3, #0
 80111c4:	2b00      	cmp	r3, #0
 80111c6:	d10b      	bne.n	80111e0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80111c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111cc:	f383 8811 	msr	BASEPRI, r3
 80111d0:	f3bf 8f6f 	isb	sy
 80111d4:	f3bf 8f4f 	dsb	sy
 80111d8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80111da:	bf00      	nop
 80111dc:	bf00      	nop
 80111de:	e7fd      	b.n	80111dc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80111e0:	683b      	ldr	r3, [r7, #0]
 80111e2:	2b02      	cmp	r3, #2
 80111e4:	d103      	bne.n	80111ee <xQueueGenericSendFromISR+0x6e>
 80111e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80111ea:	2b01      	cmp	r3, #1
 80111ec:	d101      	bne.n	80111f2 <xQueueGenericSendFromISR+0x72>
 80111ee:	2301      	movs	r3, #1
 80111f0:	e000      	b.n	80111f4 <xQueueGenericSendFromISR+0x74>
 80111f2:	2300      	movs	r3, #0
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	d10b      	bne.n	8011210 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80111f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111fc:	f383 8811 	msr	BASEPRI, r3
 8011200:	f3bf 8f6f 	isb	sy
 8011204:	f3bf 8f4f 	dsb	sy
 8011208:	623b      	str	r3, [r7, #32]
}
 801120a:	bf00      	nop
 801120c:	bf00      	nop
 801120e:	e7fd      	b.n	801120c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011210:	f001 ffba 	bl	8013188 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8011214:	f3ef 8211 	mrs	r2, BASEPRI
 8011218:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801121c:	f383 8811 	msr	BASEPRI, r3
 8011220:	f3bf 8f6f 	isb	sy
 8011224:	f3bf 8f4f 	dsb	sy
 8011228:	61fa      	str	r2, [r7, #28]
 801122a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 801122c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801122e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011230:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011232:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011236:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011238:	429a      	cmp	r2, r3
 801123a:	d302      	bcc.n	8011242 <xQueueGenericSendFromISR+0xc2>
 801123c:	683b      	ldr	r3, [r7, #0]
 801123e:	2b02      	cmp	r3, #2
 8011240:	d12f      	bne.n	80112a2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011244:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011248:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 801124c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801124e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011250:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011252:	683a      	ldr	r2, [r7, #0]
 8011254:	68b9      	ldr	r1, [r7, #8]
 8011256:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011258:	f000 f912 	bl	8011480 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801125c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8011260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011264:	d112      	bne.n	801128c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801126a:	2b00      	cmp	r3, #0
 801126c:	d016      	beq.n	801129c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801126e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011270:	3324      	adds	r3, #36	@ 0x24
 8011272:	4618      	mov	r0, r3
 8011274:	f000 ff5c 	bl	8012130 <xTaskRemoveFromEventList>
 8011278:	4603      	mov	r3, r0
 801127a:	2b00      	cmp	r3, #0
 801127c:	d00e      	beq.n	801129c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	2b00      	cmp	r3, #0
 8011282:	d00b      	beq.n	801129c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	2201      	movs	r2, #1
 8011288:	601a      	str	r2, [r3, #0]
 801128a:	e007      	b.n	801129c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801128c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8011290:	3301      	adds	r3, #1
 8011292:	b2db      	uxtb	r3, r3
 8011294:	b25a      	sxtb	r2, r3
 8011296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011298:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 801129c:	2301      	movs	r3, #1
 801129e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80112a0:	e001      	b.n	80112a6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80112a2:	2300      	movs	r3, #0
 80112a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80112a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80112a8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80112aa:	697b      	ldr	r3, [r7, #20]
 80112ac:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80112b0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80112b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80112b4:	4618      	mov	r0, r3
 80112b6:	3740      	adds	r7, #64	@ 0x40
 80112b8:	46bd      	mov	sp, r7
 80112ba:	bd80      	pop	{r7, pc}

080112bc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80112bc:	b580      	push	{r7, lr}
 80112be:	b08c      	sub	sp, #48	@ 0x30
 80112c0:	af00      	add	r7, sp, #0
 80112c2:	60f8      	str	r0, [r7, #12]
 80112c4:	60b9      	str	r1, [r7, #8]
 80112c6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80112c8:	2300      	movs	r3, #0
 80112ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80112cc:	68fb      	ldr	r3, [r7, #12]
 80112ce:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80112d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112d2:	2b00      	cmp	r3, #0
 80112d4:	d10b      	bne.n	80112ee <xQueueReceive+0x32>
	__asm volatile
 80112d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112da:	f383 8811 	msr	BASEPRI, r3
 80112de:	f3bf 8f6f 	isb	sy
 80112e2:	f3bf 8f4f 	dsb	sy
 80112e6:	623b      	str	r3, [r7, #32]
}
 80112e8:	bf00      	nop
 80112ea:	bf00      	nop
 80112ec:	e7fd      	b.n	80112ea <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80112ee:	68bb      	ldr	r3, [r7, #8]
 80112f0:	2b00      	cmp	r3, #0
 80112f2:	d103      	bne.n	80112fc <xQueueReceive+0x40>
 80112f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80112f8:	2b00      	cmp	r3, #0
 80112fa:	d101      	bne.n	8011300 <xQueueReceive+0x44>
 80112fc:	2301      	movs	r3, #1
 80112fe:	e000      	b.n	8011302 <xQueueReceive+0x46>
 8011300:	2300      	movs	r3, #0
 8011302:	2b00      	cmp	r3, #0
 8011304:	d10b      	bne.n	801131e <xQueueReceive+0x62>
	__asm volatile
 8011306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801130a:	f383 8811 	msr	BASEPRI, r3
 801130e:	f3bf 8f6f 	isb	sy
 8011312:	f3bf 8f4f 	dsb	sy
 8011316:	61fb      	str	r3, [r7, #28]
}
 8011318:	bf00      	nop
 801131a:	bf00      	nop
 801131c:	e7fd      	b.n	801131a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801131e:	f001 f8cd 	bl	80124bc <xTaskGetSchedulerState>
 8011322:	4603      	mov	r3, r0
 8011324:	2b00      	cmp	r3, #0
 8011326:	d102      	bne.n	801132e <xQueueReceive+0x72>
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	2b00      	cmp	r3, #0
 801132c:	d101      	bne.n	8011332 <xQueueReceive+0x76>
 801132e:	2301      	movs	r3, #1
 8011330:	e000      	b.n	8011334 <xQueueReceive+0x78>
 8011332:	2300      	movs	r3, #0
 8011334:	2b00      	cmp	r3, #0
 8011336:	d10b      	bne.n	8011350 <xQueueReceive+0x94>
	__asm volatile
 8011338:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801133c:	f383 8811 	msr	BASEPRI, r3
 8011340:	f3bf 8f6f 	isb	sy
 8011344:	f3bf 8f4f 	dsb	sy
 8011348:	61bb      	str	r3, [r7, #24]
}
 801134a:	bf00      	nop
 801134c:	bf00      	nop
 801134e:	e7fd      	b.n	801134c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011350:	f001 fe34 	bl	8012fbc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011356:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011358:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801135a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801135c:	2b00      	cmp	r3, #0
 801135e:	d01f      	beq.n	80113a0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011360:	68b9      	ldr	r1, [r7, #8]
 8011362:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011364:	f000 f8f6 	bl	8011554 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801136a:	1e5a      	subs	r2, r3, #1
 801136c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801136e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011372:	691b      	ldr	r3, [r3, #16]
 8011374:	2b00      	cmp	r3, #0
 8011376:	d00f      	beq.n	8011398 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801137a:	3310      	adds	r3, #16
 801137c:	4618      	mov	r0, r3
 801137e:	f000 fed7 	bl	8012130 <xTaskRemoveFromEventList>
 8011382:	4603      	mov	r3, r0
 8011384:	2b00      	cmp	r3, #0
 8011386:	d007      	beq.n	8011398 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011388:	4b3c      	ldr	r3, [pc, #240]	@ (801147c <xQueueReceive+0x1c0>)
 801138a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801138e:	601a      	str	r2, [r3, #0]
 8011390:	f3bf 8f4f 	dsb	sy
 8011394:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011398:	f001 fe42 	bl	8013020 <vPortExitCritical>
				return pdPASS;
 801139c:	2301      	movs	r3, #1
 801139e:	e069      	b.n	8011474 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80113a0:	687b      	ldr	r3, [r7, #4]
 80113a2:	2b00      	cmp	r3, #0
 80113a4:	d103      	bne.n	80113ae <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80113a6:	f001 fe3b 	bl	8013020 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80113aa:	2300      	movs	r3, #0
 80113ac:	e062      	b.n	8011474 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80113ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80113b0:	2b00      	cmp	r3, #0
 80113b2:	d106      	bne.n	80113c2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80113b4:	f107 0310 	add.w	r3, r7, #16
 80113b8:	4618      	mov	r0, r3
 80113ba:	f000 ff1d 	bl	80121f8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80113be:	2301      	movs	r3, #1
 80113c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80113c2:	f001 fe2d 	bl	8013020 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80113c6:	f000 fc77 	bl	8011cb8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80113ca:	f001 fdf7 	bl	8012fbc <vPortEnterCritical>
 80113ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80113d4:	b25b      	sxtb	r3, r3
 80113d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80113da:	d103      	bne.n	80113e4 <xQueueReceive+0x128>
 80113dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113de:	2200      	movs	r2, #0
 80113e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80113e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80113ea:	b25b      	sxtb	r3, r3
 80113ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80113f0:	d103      	bne.n	80113fa <xQueueReceive+0x13e>
 80113f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113f4:	2200      	movs	r2, #0
 80113f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80113fa:	f001 fe11 	bl	8013020 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80113fe:	1d3a      	adds	r2, r7, #4
 8011400:	f107 0310 	add.w	r3, r7, #16
 8011404:	4611      	mov	r1, r2
 8011406:	4618      	mov	r0, r3
 8011408:	f000 ff0c 	bl	8012224 <xTaskCheckForTimeOut>
 801140c:	4603      	mov	r3, r0
 801140e:	2b00      	cmp	r3, #0
 8011410:	d123      	bne.n	801145a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011412:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011414:	f000 f916 	bl	8011644 <prvIsQueueEmpty>
 8011418:	4603      	mov	r3, r0
 801141a:	2b00      	cmp	r3, #0
 801141c:	d017      	beq.n	801144e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801141e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011420:	3324      	adds	r3, #36	@ 0x24
 8011422:	687a      	ldr	r2, [r7, #4]
 8011424:	4611      	mov	r1, r2
 8011426:	4618      	mov	r0, r3
 8011428:	f000 fe30 	bl	801208c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801142c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801142e:	f000 f8b7 	bl	80115a0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011432:	f000 fc4f 	bl	8011cd4 <xTaskResumeAll>
 8011436:	4603      	mov	r3, r0
 8011438:	2b00      	cmp	r3, #0
 801143a:	d189      	bne.n	8011350 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 801143c:	4b0f      	ldr	r3, [pc, #60]	@ (801147c <xQueueReceive+0x1c0>)
 801143e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011442:	601a      	str	r2, [r3, #0]
 8011444:	f3bf 8f4f 	dsb	sy
 8011448:	f3bf 8f6f 	isb	sy
 801144c:	e780      	b.n	8011350 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801144e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011450:	f000 f8a6 	bl	80115a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011454:	f000 fc3e 	bl	8011cd4 <xTaskResumeAll>
 8011458:	e77a      	b.n	8011350 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801145a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801145c:	f000 f8a0 	bl	80115a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011460:	f000 fc38 	bl	8011cd4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011464:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011466:	f000 f8ed 	bl	8011644 <prvIsQueueEmpty>
 801146a:	4603      	mov	r3, r0
 801146c:	2b00      	cmp	r3, #0
 801146e:	f43f af6f 	beq.w	8011350 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011472:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011474:	4618      	mov	r0, r3
 8011476:	3730      	adds	r7, #48	@ 0x30
 8011478:	46bd      	mov	sp, r7
 801147a:	bd80      	pop	{r7, pc}
 801147c:	e000ed04 	.word	0xe000ed04

08011480 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8011480:	b580      	push	{r7, lr}
 8011482:	b086      	sub	sp, #24
 8011484:	af00      	add	r7, sp, #0
 8011486:	60f8      	str	r0, [r7, #12]
 8011488:	60b9      	str	r1, [r7, #8]
 801148a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801148c:	2300      	movs	r3, #0
 801148e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011490:	68fb      	ldr	r3, [r7, #12]
 8011492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011494:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8011496:	68fb      	ldr	r3, [r7, #12]
 8011498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801149a:	2b00      	cmp	r3, #0
 801149c:	d10d      	bne.n	80114ba <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801149e:	68fb      	ldr	r3, [r7, #12]
 80114a0:	681b      	ldr	r3, [r3, #0]
 80114a2:	2b00      	cmp	r3, #0
 80114a4:	d14d      	bne.n	8011542 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80114a6:	68fb      	ldr	r3, [r7, #12]
 80114a8:	689b      	ldr	r3, [r3, #8]
 80114aa:	4618      	mov	r0, r3
 80114ac:	f001 f824 	bl	80124f8 <xTaskPriorityDisinherit>
 80114b0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80114b2:	68fb      	ldr	r3, [r7, #12]
 80114b4:	2200      	movs	r2, #0
 80114b6:	609a      	str	r2, [r3, #8]
 80114b8:	e043      	b.n	8011542 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	2b00      	cmp	r3, #0
 80114be:	d119      	bne.n	80114f4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80114c0:	68fb      	ldr	r3, [r7, #12]
 80114c2:	6858      	ldr	r0, [r3, #4]
 80114c4:	68fb      	ldr	r3, [r7, #12]
 80114c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80114c8:	461a      	mov	r2, r3
 80114ca:	68b9      	ldr	r1, [r7, #8]
 80114cc:	f002 fec5 	bl	801425a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80114d0:	68fb      	ldr	r3, [r7, #12]
 80114d2:	685a      	ldr	r2, [r3, #4]
 80114d4:	68fb      	ldr	r3, [r7, #12]
 80114d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80114d8:	441a      	add	r2, r3
 80114da:	68fb      	ldr	r3, [r7, #12]
 80114dc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80114de:	68fb      	ldr	r3, [r7, #12]
 80114e0:	685a      	ldr	r2, [r3, #4]
 80114e2:	68fb      	ldr	r3, [r7, #12]
 80114e4:	689b      	ldr	r3, [r3, #8]
 80114e6:	429a      	cmp	r2, r3
 80114e8:	d32b      	bcc.n	8011542 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80114ea:	68fb      	ldr	r3, [r7, #12]
 80114ec:	681a      	ldr	r2, [r3, #0]
 80114ee:	68fb      	ldr	r3, [r7, #12]
 80114f0:	605a      	str	r2, [r3, #4]
 80114f2:	e026      	b.n	8011542 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80114f4:	68fb      	ldr	r3, [r7, #12]
 80114f6:	68d8      	ldr	r0, [r3, #12]
 80114f8:	68fb      	ldr	r3, [r7, #12]
 80114fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80114fc:	461a      	mov	r2, r3
 80114fe:	68b9      	ldr	r1, [r7, #8]
 8011500:	f002 feab 	bl	801425a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8011504:	68fb      	ldr	r3, [r7, #12]
 8011506:	68da      	ldr	r2, [r3, #12]
 8011508:	68fb      	ldr	r3, [r7, #12]
 801150a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801150c:	425b      	negs	r3, r3
 801150e:	441a      	add	r2, r3
 8011510:	68fb      	ldr	r3, [r7, #12]
 8011512:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011514:	68fb      	ldr	r3, [r7, #12]
 8011516:	68da      	ldr	r2, [r3, #12]
 8011518:	68fb      	ldr	r3, [r7, #12]
 801151a:	681b      	ldr	r3, [r3, #0]
 801151c:	429a      	cmp	r2, r3
 801151e:	d207      	bcs.n	8011530 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8011520:	68fb      	ldr	r3, [r7, #12]
 8011522:	689a      	ldr	r2, [r3, #8]
 8011524:	68fb      	ldr	r3, [r7, #12]
 8011526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011528:	425b      	negs	r3, r3
 801152a:	441a      	add	r2, r3
 801152c:	68fb      	ldr	r3, [r7, #12]
 801152e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8011530:	687b      	ldr	r3, [r7, #4]
 8011532:	2b02      	cmp	r3, #2
 8011534:	d105      	bne.n	8011542 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011536:	693b      	ldr	r3, [r7, #16]
 8011538:	2b00      	cmp	r3, #0
 801153a:	d002      	beq.n	8011542 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 801153c:	693b      	ldr	r3, [r7, #16]
 801153e:	3b01      	subs	r3, #1
 8011540:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011542:	693b      	ldr	r3, [r7, #16]
 8011544:	1c5a      	adds	r2, r3, #1
 8011546:	68fb      	ldr	r3, [r7, #12]
 8011548:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 801154a:	697b      	ldr	r3, [r7, #20]
}
 801154c:	4618      	mov	r0, r3
 801154e:	3718      	adds	r7, #24
 8011550:	46bd      	mov	sp, r7
 8011552:	bd80      	pop	{r7, pc}

08011554 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8011554:	b580      	push	{r7, lr}
 8011556:	b082      	sub	sp, #8
 8011558:	af00      	add	r7, sp, #0
 801155a:	6078      	str	r0, [r7, #4]
 801155c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011562:	2b00      	cmp	r3, #0
 8011564:	d018      	beq.n	8011598 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	68da      	ldr	r2, [r3, #12]
 801156a:	687b      	ldr	r3, [r7, #4]
 801156c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801156e:	441a      	add	r2, r3
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8011574:	687b      	ldr	r3, [r7, #4]
 8011576:	68da      	ldr	r2, [r3, #12]
 8011578:	687b      	ldr	r3, [r7, #4]
 801157a:	689b      	ldr	r3, [r3, #8]
 801157c:	429a      	cmp	r2, r3
 801157e:	d303      	bcc.n	8011588 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8011580:	687b      	ldr	r3, [r7, #4]
 8011582:	681a      	ldr	r2, [r3, #0]
 8011584:	687b      	ldr	r3, [r7, #4]
 8011586:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	68d9      	ldr	r1, [r3, #12]
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011590:	461a      	mov	r2, r3
 8011592:	6838      	ldr	r0, [r7, #0]
 8011594:	f002 fe61 	bl	801425a <memcpy>
	}
}
 8011598:	bf00      	nop
 801159a:	3708      	adds	r7, #8
 801159c:	46bd      	mov	sp, r7
 801159e:	bd80      	pop	{r7, pc}

080115a0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80115a0:	b580      	push	{r7, lr}
 80115a2:	b084      	sub	sp, #16
 80115a4:	af00      	add	r7, sp, #0
 80115a6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80115a8:	f001 fd08 	bl	8012fbc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80115ac:	687b      	ldr	r3, [r7, #4]
 80115ae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80115b2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80115b4:	e011      	b.n	80115da <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80115ba:	2b00      	cmp	r3, #0
 80115bc:	d012      	beq.n	80115e4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80115be:	687b      	ldr	r3, [r7, #4]
 80115c0:	3324      	adds	r3, #36	@ 0x24
 80115c2:	4618      	mov	r0, r3
 80115c4:	f000 fdb4 	bl	8012130 <xTaskRemoveFromEventList>
 80115c8:	4603      	mov	r3, r0
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	d001      	beq.n	80115d2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80115ce:	f000 fe8d 	bl	80122ec <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80115d2:	7bfb      	ldrb	r3, [r7, #15]
 80115d4:	3b01      	subs	r3, #1
 80115d6:	b2db      	uxtb	r3, r3
 80115d8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80115da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80115de:	2b00      	cmp	r3, #0
 80115e0:	dce9      	bgt.n	80115b6 <prvUnlockQueue+0x16>
 80115e2:	e000      	b.n	80115e6 <prvUnlockQueue+0x46>
					break;
 80115e4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80115e6:	687b      	ldr	r3, [r7, #4]
 80115e8:	22ff      	movs	r2, #255	@ 0xff
 80115ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80115ee:	f001 fd17 	bl	8013020 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80115f2:	f001 fce3 	bl	8012fbc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80115f6:	687b      	ldr	r3, [r7, #4]
 80115f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80115fc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80115fe:	e011      	b.n	8011624 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	691b      	ldr	r3, [r3, #16]
 8011604:	2b00      	cmp	r3, #0
 8011606:	d012      	beq.n	801162e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	3310      	adds	r3, #16
 801160c:	4618      	mov	r0, r3
 801160e:	f000 fd8f 	bl	8012130 <xTaskRemoveFromEventList>
 8011612:	4603      	mov	r3, r0
 8011614:	2b00      	cmp	r3, #0
 8011616:	d001      	beq.n	801161c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8011618:	f000 fe68 	bl	80122ec <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 801161c:	7bbb      	ldrb	r3, [r7, #14]
 801161e:	3b01      	subs	r3, #1
 8011620:	b2db      	uxtb	r3, r3
 8011622:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011624:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011628:	2b00      	cmp	r3, #0
 801162a:	dce9      	bgt.n	8011600 <prvUnlockQueue+0x60>
 801162c:	e000      	b.n	8011630 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 801162e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8011630:	687b      	ldr	r3, [r7, #4]
 8011632:	22ff      	movs	r2, #255	@ 0xff
 8011634:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8011638:	f001 fcf2 	bl	8013020 <vPortExitCritical>
}
 801163c:	bf00      	nop
 801163e:	3710      	adds	r7, #16
 8011640:	46bd      	mov	sp, r7
 8011642:	bd80      	pop	{r7, pc}

08011644 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8011644:	b580      	push	{r7, lr}
 8011646:	b084      	sub	sp, #16
 8011648:	af00      	add	r7, sp, #0
 801164a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801164c:	f001 fcb6 	bl	8012fbc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011654:	2b00      	cmp	r3, #0
 8011656:	d102      	bne.n	801165e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8011658:	2301      	movs	r3, #1
 801165a:	60fb      	str	r3, [r7, #12]
 801165c:	e001      	b.n	8011662 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801165e:	2300      	movs	r3, #0
 8011660:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011662:	f001 fcdd 	bl	8013020 <vPortExitCritical>

	return xReturn;
 8011666:	68fb      	ldr	r3, [r7, #12]
}
 8011668:	4618      	mov	r0, r3
 801166a:	3710      	adds	r7, #16
 801166c:	46bd      	mov	sp, r7
 801166e:	bd80      	pop	{r7, pc}

08011670 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8011670:	b580      	push	{r7, lr}
 8011672:	b084      	sub	sp, #16
 8011674:	af00      	add	r7, sp, #0
 8011676:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011678:	f001 fca0 	bl	8012fbc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801167c:	687b      	ldr	r3, [r7, #4]
 801167e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011680:	687b      	ldr	r3, [r7, #4]
 8011682:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011684:	429a      	cmp	r2, r3
 8011686:	d102      	bne.n	801168e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8011688:	2301      	movs	r3, #1
 801168a:	60fb      	str	r3, [r7, #12]
 801168c:	e001      	b.n	8011692 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801168e:	2300      	movs	r3, #0
 8011690:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011692:	f001 fcc5 	bl	8013020 <vPortExitCritical>

	return xReturn;
 8011696:	68fb      	ldr	r3, [r7, #12]
}
 8011698:	4618      	mov	r0, r3
 801169a:	3710      	adds	r7, #16
 801169c:	46bd      	mov	sp, r7
 801169e:	bd80      	pop	{r7, pc}

080116a0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80116a0:	b480      	push	{r7}
 80116a2:	b085      	sub	sp, #20
 80116a4:	af00      	add	r7, sp, #0
 80116a6:	6078      	str	r0, [r7, #4]
 80116a8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80116aa:	2300      	movs	r3, #0
 80116ac:	60fb      	str	r3, [r7, #12]
 80116ae:	e014      	b.n	80116da <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80116b0:	4a0f      	ldr	r2, [pc, #60]	@ (80116f0 <vQueueAddToRegistry+0x50>)
 80116b2:	68fb      	ldr	r3, [r7, #12]
 80116b4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80116b8:	2b00      	cmp	r3, #0
 80116ba:	d10b      	bne.n	80116d4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80116bc:	490c      	ldr	r1, [pc, #48]	@ (80116f0 <vQueueAddToRegistry+0x50>)
 80116be:	68fb      	ldr	r3, [r7, #12]
 80116c0:	683a      	ldr	r2, [r7, #0]
 80116c2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80116c6:	4a0a      	ldr	r2, [pc, #40]	@ (80116f0 <vQueueAddToRegistry+0x50>)
 80116c8:	68fb      	ldr	r3, [r7, #12]
 80116ca:	00db      	lsls	r3, r3, #3
 80116cc:	4413      	add	r3, r2
 80116ce:	687a      	ldr	r2, [r7, #4]
 80116d0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80116d2:	e006      	b.n	80116e2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80116d4:	68fb      	ldr	r3, [r7, #12]
 80116d6:	3301      	adds	r3, #1
 80116d8:	60fb      	str	r3, [r7, #12]
 80116da:	68fb      	ldr	r3, [r7, #12]
 80116dc:	2b07      	cmp	r3, #7
 80116de:	d9e7      	bls.n	80116b0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80116e0:	bf00      	nop
 80116e2:	bf00      	nop
 80116e4:	3714      	adds	r7, #20
 80116e6:	46bd      	mov	sp, r7
 80116e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116ec:	4770      	bx	lr
 80116ee:	bf00      	nop
 80116f0:	20002820 	.word	0x20002820

080116f4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80116f4:	b580      	push	{r7, lr}
 80116f6:	b086      	sub	sp, #24
 80116f8:	af00      	add	r7, sp, #0
 80116fa:	60f8      	str	r0, [r7, #12]
 80116fc:	60b9      	str	r1, [r7, #8]
 80116fe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8011700:	68fb      	ldr	r3, [r7, #12]
 8011702:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8011704:	f001 fc5a 	bl	8012fbc <vPortEnterCritical>
 8011708:	697b      	ldr	r3, [r7, #20]
 801170a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801170e:	b25b      	sxtb	r3, r3
 8011710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011714:	d103      	bne.n	801171e <vQueueWaitForMessageRestricted+0x2a>
 8011716:	697b      	ldr	r3, [r7, #20]
 8011718:	2200      	movs	r2, #0
 801171a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801171e:	697b      	ldr	r3, [r7, #20]
 8011720:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011724:	b25b      	sxtb	r3, r3
 8011726:	f1b3 3fff 	cmp.w	r3, #4294967295
 801172a:	d103      	bne.n	8011734 <vQueueWaitForMessageRestricted+0x40>
 801172c:	697b      	ldr	r3, [r7, #20]
 801172e:	2200      	movs	r2, #0
 8011730:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011734:	f001 fc74 	bl	8013020 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8011738:	697b      	ldr	r3, [r7, #20]
 801173a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801173c:	2b00      	cmp	r3, #0
 801173e:	d106      	bne.n	801174e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8011740:	697b      	ldr	r3, [r7, #20]
 8011742:	3324      	adds	r3, #36	@ 0x24
 8011744:	687a      	ldr	r2, [r7, #4]
 8011746:	68b9      	ldr	r1, [r7, #8]
 8011748:	4618      	mov	r0, r3
 801174a:	f000 fcc5 	bl	80120d8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 801174e:	6978      	ldr	r0, [r7, #20]
 8011750:	f7ff ff26 	bl	80115a0 <prvUnlockQueue>
	}
 8011754:	bf00      	nop
 8011756:	3718      	adds	r7, #24
 8011758:	46bd      	mov	sp, r7
 801175a:	bd80      	pop	{r7, pc}

0801175c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 801175c:	b580      	push	{r7, lr}
 801175e:	b08e      	sub	sp, #56	@ 0x38
 8011760:	af04      	add	r7, sp, #16
 8011762:	60f8      	str	r0, [r7, #12]
 8011764:	60b9      	str	r1, [r7, #8]
 8011766:	607a      	str	r2, [r7, #4]
 8011768:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801176a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801176c:	2b00      	cmp	r3, #0
 801176e:	d10b      	bne.n	8011788 <xTaskCreateStatic+0x2c>
	__asm volatile
 8011770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011774:	f383 8811 	msr	BASEPRI, r3
 8011778:	f3bf 8f6f 	isb	sy
 801177c:	f3bf 8f4f 	dsb	sy
 8011780:	623b      	str	r3, [r7, #32]
}
 8011782:	bf00      	nop
 8011784:	bf00      	nop
 8011786:	e7fd      	b.n	8011784 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8011788:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801178a:	2b00      	cmp	r3, #0
 801178c:	d10b      	bne.n	80117a6 <xTaskCreateStatic+0x4a>
	__asm volatile
 801178e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011792:	f383 8811 	msr	BASEPRI, r3
 8011796:	f3bf 8f6f 	isb	sy
 801179a:	f3bf 8f4f 	dsb	sy
 801179e:	61fb      	str	r3, [r7, #28]
}
 80117a0:	bf00      	nop
 80117a2:	bf00      	nop
 80117a4:	e7fd      	b.n	80117a2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80117a6:	23a8      	movs	r3, #168	@ 0xa8
 80117a8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80117aa:	693b      	ldr	r3, [r7, #16]
 80117ac:	2ba8      	cmp	r3, #168	@ 0xa8
 80117ae:	d00b      	beq.n	80117c8 <xTaskCreateStatic+0x6c>
	__asm volatile
 80117b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117b4:	f383 8811 	msr	BASEPRI, r3
 80117b8:	f3bf 8f6f 	isb	sy
 80117bc:	f3bf 8f4f 	dsb	sy
 80117c0:	61bb      	str	r3, [r7, #24]
}
 80117c2:	bf00      	nop
 80117c4:	bf00      	nop
 80117c6:	e7fd      	b.n	80117c4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80117c8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80117ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117cc:	2b00      	cmp	r3, #0
 80117ce:	d01e      	beq.n	801180e <xTaskCreateStatic+0xb2>
 80117d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80117d2:	2b00      	cmp	r3, #0
 80117d4:	d01b      	beq.n	801180e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80117d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117d8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80117da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80117de:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80117e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117e2:	2202      	movs	r2, #2
 80117e4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80117e8:	2300      	movs	r3, #0
 80117ea:	9303      	str	r3, [sp, #12]
 80117ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117ee:	9302      	str	r3, [sp, #8]
 80117f0:	f107 0314 	add.w	r3, r7, #20
 80117f4:	9301      	str	r3, [sp, #4]
 80117f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80117f8:	9300      	str	r3, [sp, #0]
 80117fa:	683b      	ldr	r3, [r7, #0]
 80117fc:	687a      	ldr	r2, [r7, #4]
 80117fe:	68b9      	ldr	r1, [r7, #8]
 8011800:	68f8      	ldr	r0, [r7, #12]
 8011802:	f000 f851 	bl	80118a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011806:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011808:	f000 f8f6 	bl	80119f8 <prvAddNewTaskToReadyList>
 801180c:	e001      	b.n	8011812 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 801180e:	2300      	movs	r3, #0
 8011810:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8011812:	697b      	ldr	r3, [r7, #20]
	}
 8011814:	4618      	mov	r0, r3
 8011816:	3728      	adds	r7, #40	@ 0x28
 8011818:	46bd      	mov	sp, r7
 801181a:	bd80      	pop	{r7, pc}

0801181c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 801181c:	b580      	push	{r7, lr}
 801181e:	b08c      	sub	sp, #48	@ 0x30
 8011820:	af04      	add	r7, sp, #16
 8011822:	60f8      	str	r0, [r7, #12]
 8011824:	60b9      	str	r1, [r7, #8]
 8011826:	603b      	str	r3, [r7, #0]
 8011828:	4613      	mov	r3, r2
 801182a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 801182c:	88fb      	ldrh	r3, [r7, #6]
 801182e:	009b      	lsls	r3, r3, #2
 8011830:	4618      	mov	r0, r3
 8011832:	f001 fceb 	bl	801320c <pvPortMalloc>
 8011836:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8011838:	697b      	ldr	r3, [r7, #20]
 801183a:	2b00      	cmp	r3, #0
 801183c:	d00e      	beq.n	801185c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801183e:	20a8      	movs	r0, #168	@ 0xa8
 8011840:	f001 fce4 	bl	801320c <pvPortMalloc>
 8011844:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8011846:	69fb      	ldr	r3, [r7, #28]
 8011848:	2b00      	cmp	r3, #0
 801184a:	d003      	beq.n	8011854 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 801184c:	69fb      	ldr	r3, [r7, #28]
 801184e:	697a      	ldr	r2, [r7, #20]
 8011850:	631a      	str	r2, [r3, #48]	@ 0x30
 8011852:	e005      	b.n	8011860 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8011854:	6978      	ldr	r0, [r7, #20]
 8011856:	f001 fda7 	bl	80133a8 <vPortFree>
 801185a:	e001      	b.n	8011860 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 801185c:	2300      	movs	r3, #0
 801185e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8011860:	69fb      	ldr	r3, [r7, #28]
 8011862:	2b00      	cmp	r3, #0
 8011864:	d017      	beq.n	8011896 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8011866:	69fb      	ldr	r3, [r7, #28]
 8011868:	2200      	movs	r2, #0
 801186a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801186e:	88fa      	ldrh	r2, [r7, #6]
 8011870:	2300      	movs	r3, #0
 8011872:	9303      	str	r3, [sp, #12]
 8011874:	69fb      	ldr	r3, [r7, #28]
 8011876:	9302      	str	r3, [sp, #8]
 8011878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801187a:	9301      	str	r3, [sp, #4]
 801187c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801187e:	9300      	str	r3, [sp, #0]
 8011880:	683b      	ldr	r3, [r7, #0]
 8011882:	68b9      	ldr	r1, [r7, #8]
 8011884:	68f8      	ldr	r0, [r7, #12]
 8011886:	f000 f80f 	bl	80118a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801188a:	69f8      	ldr	r0, [r7, #28]
 801188c:	f000 f8b4 	bl	80119f8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8011890:	2301      	movs	r3, #1
 8011892:	61bb      	str	r3, [r7, #24]
 8011894:	e002      	b.n	801189c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8011896:	f04f 33ff 	mov.w	r3, #4294967295
 801189a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801189c:	69bb      	ldr	r3, [r7, #24]
	}
 801189e:	4618      	mov	r0, r3
 80118a0:	3720      	adds	r7, #32
 80118a2:	46bd      	mov	sp, r7
 80118a4:	bd80      	pop	{r7, pc}
	...

080118a8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80118a8:	b580      	push	{r7, lr}
 80118aa:	b088      	sub	sp, #32
 80118ac:	af00      	add	r7, sp, #0
 80118ae:	60f8      	str	r0, [r7, #12]
 80118b0:	60b9      	str	r1, [r7, #8]
 80118b2:	607a      	str	r2, [r7, #4]
 80118b4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80118b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118b8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	009b      	lsls	r3, r3, #2
 80118be:	461a      	mov	r2, r3
 80118c0:	21a5      	movs	r1, #165	@ 0xa5
 80118c2:	f002 fbec 	bl	801409e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80118c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80118d0:	3b01      	subs	r3, #1
 80118d2:	009b      	lsls	r3, r3, #2
 80118d4:	4413      	add	r3, r2
 80118d6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80118d8:	69bb      	ldr	r3, [r7, #24]
 80118da:	f023 0307 	bic.w	r3, r3, #7
 80118de:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80118e0:	69bb      	ldr	r3, [r7, #24]
 80118e2:	f003 0307 	and.w	r3, r3, #7
 80118e6:	2b00      	cmp	r3, #0
 80118e8:	d00b      	beq.n	8011902 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80118ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118ee:	f383 8811 	msr	BASEPRI, r3
 80118f2:	f3bf 8f6f 	isb	sy
 80118f6:	f3bf 8f4f 	dsb	sy
 80118fa:	617b      	str	r3, [r7, #20]
}
 80118fc:	bf00      	nop
 80118fe:	bf00      	nop
 8011900:	e7fd      	b.n	80118fe <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8011902:	68bb      	ldr	r3, [r7, #8]
 8011904:	2b00      	cmp	r3, #0
 8011906:	d01f      	beq.n	8011948 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011908:	2300      	movs	r3, #0
 801190a:	61fb      	str	r3, [r7, #28]
 801190c:	e012      	b.n	8011934 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801190e:	68ba      	ldr	r2, [r7, #8]
 8011910:	69fb      	ldr	r3, [r7, #28]
 8011912:	4413      	add	r3, r2
 8011914:	7819      	ldrb	r1, [r3, #0]
 8011916:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011918:	69fb      	ldr	r3, [r7, #28]
 801191a:	4413      	add	r3, r2
 801191c:	3334      	adds	r3, #52	@ 0x34
 801191e:	460a      	mov	r2, r1
 8011920:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8011922:	68ba      	ldr	r2, [r7, #8]
 8011924:	69fb      	ldr	r3, [r7, #28]
 8011926:	4413      	add	r3, r2
 8011928:	781b      	ldrb	r3, [r3, #0]
 801192a:	2b00      	cmp	r3, #0
 801192c:	d006      	beq.n	801193c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801192e:	69fb      	ldr	r3, [r7, #28]
 8011930:	3301      	adds	r3, #1
 8011932:	61fb      	str	r3, [r7, #28]
 8011934:	69fb      	ldr	r3, [r7, #28]
 8011936:	2b0f      	cmp	r3, #15
 8011938:	d9e9      	bls.n	801190e <prvInitialiseNewTask+0x66>
 801193a:	e000      	b.n	801193e <prvInitialiseNewTask+0x96>
			{
				break;
 801193c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801193e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011940:	2200      	movs	r2, #0
 8011942:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8011946:	e003      	b.n	8011950 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8011948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801194a:	2200      	movs	r2, #0
 801194c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8011950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011952:	2b37      	cmp	r3, #55	@ 0x37
 8011954:	d901      	bls.n	801195a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8011956:	2337      	movs	r3, #55	@ 0x37
 8011958:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 801195a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801195c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801195e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8011960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011962:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011964:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8011966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011968:	2200      	movs	r2, #0
 801196a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801196c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801196e:	3304      	adds	r3, #4
 8011970:	4618      	mov	r0, r3
 8011972:	f7ff f965 	bl	8010c40 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8011976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011978:	3318      	adds	r3, #24
 801197a:	4618      	mov	r0, r3
 801197c:	f7ff f960 	bl	8010c40 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8011980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011982:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011984:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011988:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801198c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801198e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8011990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011992:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011994:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8011996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011998:	2200      	movs	r2, #0
 801199a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801199e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119a0:	2200      	movs	r2, #0
 80119a2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80119a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119a8:	3354      	adds	r3, #84	@ 0x54
 80119aa:	224c      	movs	r2, #76	@ 0x4c
 80119ac:	2100      	movs	r1, #0
 80119ae:	4618      	mov	r0, r3
 80119b0:	f002 fb75 	bl	801409e <memset>
 80119b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119b6:	4a0d      	ldr	r2, [pc, #52]	@ (80119ec <prvInitialiseNewTask+0x144>)
 80119b8:	659a      	str	r2, [r3, #88]	@ 0x58
 80119ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119bc:	4a0c      	ldr	r2, [pc, #48]	@ (80119f0 <prvInitialiseNewTask+0x148>)
 80119be:	65da      	str	r2, [r3, #92]	@ 0x5c
 80119c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119c2:	4a0c      	ldr	r2, [pc, #48]	@ (80119f4 <prvInitialiseNewTask+0x14c>)
 80119c4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80119c6:	683a      	ldr	r2, [r7, #0]
 80119c8:	68f9      	ldr	r1, [r7, #12]
 80119ca:	69b8      	ldr	r0, [r7, #24]
 80119cc:	f001 f9b2 	bl	8012d34 <pxPortInitialiseStack>
 80119d0:	4602      	mov	r2, r0
 80119d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119d4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80119d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119d8:	2b00      	cmp	r3, #0
 80119da:	d002      	beq.n	80119e2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80119dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80119e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80119e2:	bf00      	nop
 80119e4:	3720      	adds	r7, #32
 80119e6:	46bd      	mov	sp, r7
 80119e8:	bd80      	pop	{r7, pc}
 80119ea:	bf00      	nop
 80119ec:	20006ab4 	.word	0x20006ab4
 80119f0:	20006b1c 	.word	0x20006b1c
 80119f4:	20006b84 	.word	0x20006b84

080119f8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80119f8:	b580      	push	{r7, lr}
 80119fa:	b082      	sub	sp, #8
 80119fc:	af00      	add	r7, sp, #0
 80119fe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8011a00:	f001 fadc 	bl	8012fbc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8011a04:	4b2d      	ldr	r3, [pc, #180]	@ (8011abc <prvAddNewTaskToReadyList+0xc4>)
 8011a06:	681b      	ldr	r3, [r3, #0]
 8011a08:	3301      	adds	r3, #1
 8011a0a:	4a2c      	ldr	r2, [pc, #176]	@ (8011abc <prvAddNewTaskToReadyList+0xc4>)
 8011a0c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8011a0e:	4b2c      	ldr	r3, [pc, #176]	@ (8011ac0 <prvAddNewTaskToReadyList+0xc8>)
 8011a10:	681b      	ldr	r3, [r3, #0]
 8011a12:	2b00      	cmp	r3, #0
 8011a14:	d109      	bne.n	8011a2a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8011a16:	4a2a      	ldr	r2, [pc, #168]	@ (8011ac0 <prvAddNewTaskToReadyList+0xc8>)
 8011a18:	687b      	ldr	r3, [r7, #4]
 8011a1a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8011a1c:	4b27      	ldr	r3, [pc, #156]	@ (8011abc <prvAddNewTaskToReadyList+0xc4>)
 8011a1e:	681b      	ldr	r3, [r3, #0]
 8011a20:	2b01      	cmp	r3, #1
 8011a22:	d110      	bne.n	8011a46 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8011a24:	f000 fc86 	bl	8012334 <prvInitialiseTaskLists>
 8011a28:	e00d      	b.n	8011a46 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8011a2a:	4b26      	ldr	r3, [pc, #152]	@ (8011ac4 <prvAddNewTaskToReadyList+0xcc>)
 8011a2c:	681b      	ldr	r3, [r3, #0]
 8011a2e:	2b00      	cmp	r3, #0
 8011a30:	d109      	bne.n	8011a46 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8011a32:	4b23      	ldr	r3, [pc, #140]	@ (8011ac0 <prvAddNewTaskToReadyList+0xc8>)
 8011a34:	681b      	ldr	r3, [r3, #0]
 8011a36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a38:	687b      	ldr	r3, [r7, #4]
 8011a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a3c:	429a      	cmp	r2, r3
 8011a3e:	d802      	bhi.n	8011a46 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8011a40:	4a1f      	ldr	r2, [pc, #124]	@ (8011ac0 <prvAddNewTaskToReadyList+0xc8>)
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8011a46:	4b20      	ldr	r3, [pc, #128]	@ (8011ac8 <prvAddNewTaskToReadyList+0xd0>)
 8011a48:	681b      	ldr	r3, [r3, #0]
 8011a4a:	3301      	adds	r3, #1
 8011a4c:	4a1e      	ldr	r2, [pc, #120]	@ (8011ac8 <prvAddNewTaskToReadyList+0xd0>)
 8011a4e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8011a50:	4b1d      	ldr	r3, [pc, #116]	@ (8011ac8 <prvAddNewTaskToReadyList+0xd0>)
 8011a52:	681a      	ldr	r2, [r3, #0]
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8011a58:	687b      	ldr	r3, [r7, #4]
 8011a5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a5c:	4b1b      	ldr	r3, [pc, #108]	@ (8011acc <prvAddNewTaskToReadyList+0xd4>)
 8011a5e:	681b      	ldr	r3, [r3, #0]
 8011a60:	429a      	cmp	r2, r3
 8011a62:	d903      	bls.n	8011a6c <prvAddNewTaskToReadyList+0x74>
 8011a64:	687b      	ldr	r3, [r7, #4]
 8011a66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a68:	4a18      	ldr	r2, [pc, #96]	@ (8011acc <prvAddNewTaskToReadyList+0xd4>)
 8011a6a:	6013      	str	r3, [r2, #0]
 8011a6c:	687b      	ldr	r3, [r7, #4]
 8011a6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a70:	4613      	mov	r3, r2
 8011a72:	009b      	lsls	r3, r3, #2
 8011a74:	4413      	add	r3, r2
 8011a76:	009b      	lsls	r3, r3, #2
 8011a78:	4a15      	ldr	r2, [pc, #84]	@ (8011ad0 <prvAddNewTaskToReadyList+0xd8>)
 8011a7a:	441a      	add	r2, r3
 8011a7c:	687b      	ldr	r3, [r7, #4]
 8011a7e:	3304      	adds	r3, #4
 8011a80:	4619      	mov	r1, r3
 8011a82:	4610      	mov	r0, r2
 8011a84:	f7ff f8e9 	bl	8010c5a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8011a88:	f001 faca 	bl	8013020 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8011a8c:	4b0d      	ldr	r3, [pc, #52]	@ (8011ac4 <prvAddNewTaskToReadyList+0xcc>)
 8011a8e:	681b      	ldr	r3, [r3, #0]
 8011a90:	2b00      	cmp	r3, #0
 8011a92:	d00e      	beq.n	8011ab2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8011a94:	4b0a      	ldr	r3, [pc, #40]	@ (8011ac0 <prvAddNewTaskToReadyList+0xc8>)
 8011a96:	681b      	ldr	r3, [r3, #0]
 8011a98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a9a:	687b      	ldr	r3, [r7, #4]
 8011a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a9e:	429a      	cmp	r2, r3
 8011aa0:	d207      	bcs.n	8011ab2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8011aa2:	4b0c      	ldr	r3, [pc, #48]	@ (8011ad4 <prvAddNewTaskToReadyList+0xdc>)
 8011aa4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011aa8:	601a      	str	r2, [r3, #0]
 8011aaa:	f3bf 8f4f 	dsb	sy
 8011aae:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011ab2:	bf00      	nop
 8011ab4:	3708      	adds	r7, #8
 8011ab6:	46bd      	mov	sp, r7
 8011ab8:	bd80      	pop	{r7, pc}
 8011aba:	bf00      	nop
 8011abc:	20002d34 	.word	0x20002d34
 8011ac0:	20002860 	.word	0x20002860
 8011ac4:	20002d40 	.word	0x20002d40
 8011ac8:	20002d50 	.word	0x20002d50
 8011acc:	20002d3c 	.word	0x20002d3c
 8011ad0:	20002864 	.word	0x20002864
 8011ad4:	e000ed04 	.word	0xe000ed04

08011ad8 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8011ad8:	b580      	push	{r7, lr}
 8011ada:	b08a      	sub	sp, #40	@ 0x28
 8011adc:	af00      	add	r7, sp, #0
 8011ade:	6078      	str	r0, [r7, #4]
 8011ae0:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8011ae2:	2300      	movs	r3, #0
 8011ae4:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	2b00      	cmp	r3, #0
 8011aea:	d10b      	bne.n	8011b04 <vTaskDelayUntil+0x2c>
	__asm volatile
 8011aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011af0:	f383 8811 	msr	BASEPRI, r3
 8011af4:	f3bf 8f6f 	isb	sy
 8011af8:	f3bf 8f4f 	dsb	sy
 8011afc:	617b      	str	r3, [r7, #20]
}
 8011afe:	bf00      	nop
 8011b00:	bf00      	nop
 8011b02:	e7fd      	b.n	8011b00 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8011b04:	683b      	ldr	r3, [r7, #0]
 8011b06:	2b00      	cmp	r3, #0
 8011b08:	d10b      	bne.n	8011b22 <vTaskDelayUntil+0x4a>
	__asm volatile
 8011b0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b0e:	f383 8811 	msr	BASEPRI, r3
 8011b12:	f3bf 8f6f 	isb	sy
 8011b16:	f3bf 8f4f 	dsb	sy
 8011b1a:	613b      	str	r3, [r7, #16]
}
 8011b1c:	bf00      	nop
 8011b1e:	bf00      	nop
 8011b20:	e7fd      	b.n	8011b1e <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8011b22:	4b2a      	ldr	r3, [pc, #168]	@ (8011bcc <vTaskDelayUntil+0xf4>)
 8011b24:	681b      	ldr	r3, [r3, #0]
 8011b26:	2b00      	cmp	r3, #0
 8011b28:	d00b      	beq.n	8011b42 <vTaskDelayUntil+0x6a>
	__asm volatile
 8011b2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b2e:	f383 8811 	msr	BASEPRI, r3
 8011b32:	f3bf 8f6f 	isb	sy
 8011b36:	f3bf 8f4f 	dsb	sy
 8011b3a:	60fb      	str	r3, [r7, #12]
}
 8011b3c:	bf00      	nop
 8011b3e:	bf00      	nop
 8011b40:	e7fd      	b.n	8011b3e <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8011b42:	f000 f8b9 	bl	8011cb8 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8011b46:	4b22      	ldr	r3, [pc, #136]	@ (8011bd0 <vTaskDelayUntil+0xf8>)
 8011b48:	681b      	ldr	r3, [r3, #0]
 8011b4a:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	681b      	ldr	r3, [r3, #0]
 8011b50:	683a      	ldr	r2, [r7, #0]
 8011b52:	4413      	add	r3, r2
 8011b54:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	681b      	ldr	r3, [r3, #0]
 8011b5a:	6a3a      	ldr	r2, [r7, #32]
 8011b5c:	429a      	cmp	r2, r3
 8011b5e:	d20b      	bcs.n	8011b78 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8011b60:	687b      	ldr	r3, [r7, #4]
 8011b62:	681b      	ldr	r3, [r3, #0]
 8011b64:	69fa      	ldr	r2, [r7, #28]
 8011b66:	429a      	cmp	r2, r3
 8011b68:	d211      	bcs.n	8011b8e <vTaskDelayUntil+0xb6>
 8011b6a:	69fa      	ldr	r2, [r7, #28]
 8011b6c:	6a3b      	ldr	r3, [r7, #32]
 8011b6e:	429a      	cmp	r2, r3
 8011b70:	d90d      	bls.n	8011b8e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8011b72:	2301      	movs	r3, #1
 8011b74:	627b      	str	r3, [r7, #36]	@ 0x24
 8011b76:	e00a      	b.n	8011b8e <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8011b78:	687b      	ldr	r3, [r7, #4]
 8011b7a:	681b      	ldr	r3, [r3, #0]
 8011b7c:	69fa      	ldr	r2, [r7, #28]
 8011b7e:	429a      	cmp	r2, r3
 8011b80:	d303      	bcc.n	8011b8a <vTaskDelayUntil+0xb2>
 8011b82:	69fa      	ldr	r2, [r7, #28]
 8011b84:	6a3b      	ldr	r3, [r7, #32]
 8011b86:	429a      	cmp	r2, r3
 8011b88:	d901      	bls.n	8011b8e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8011b8a:	2301      	movs	r3, #1
 8011b8c:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8011b8e:	687b      	ldr	r3, [r7, #4]
 8011b90:	69fa      	ldr	r2, [r7, #28]
 8011b92:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8011b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b96:	2b00      	cmp	r3, #0
 8011b98:	d006      	beq.n	8011ba8 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8011b9a:	69fa      	ldr	r2, [r7, #28]
 8011b9c:	6a3b      	ldr	r3, [r7, #32]
 8011b9e:	1ad3      	subs	r3, r2, r3
 8011ba0:	2100      	movs	r1, #0
 8011ba2:	4618      	mov	r0, r3
 8011ba4:	f000 fd18 	bl	80125d8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8011ba8:	f000 f894 	bl	8011cd4 <xTaskResumeAll>
 8011bac:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8011bae:	69bb      	ldr	r3, [r7, #24]
 8011bb0:	2b00      	cmp	r3, #0
 8011bb2:	d107      	bne.n	8011bc4 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8011bb4:	4b07      	ldr	r3, [pc, #28]	@ (8011bd4 <vTaskDelayUntil+0xfc>)
 8011bb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011bba:	601a      	str	r2, [r3, #0]
 8011bbc:	f3bf 8f4f 	dsb	sy
 8011bc0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011bc4:	bf00      	nop
 8011bc6:	3728      	adds	r7, #40	@ 0x28
 8011bc8:	46bd      	mov	sp, r7
 8011bca:	bd80      	pop	{r7, pc}
 8011bcc:	20002d5c 	.word	0x20002d5c
 8011bd0:	20002d38 	.word	0x20002d38
 8011bd4:	e000ed04 	.word	0xe000ed04

08011bd8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8011bd8:	b580      	push	{r7, lr}
 8011bda:	b08a      	sub	sp, #40	@ 0x28
 8011bdc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8011bde:	2300      	movs	r3, #0
 8011be0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8011be2:	2300      	movs	r3, #0
 8011be4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8011be6:	463a      	mov	r2, r7
 8011be8:	1d39      	adds	r1, r7, #4
 8011bea:	f107 0308 	add.w	r3, r7, #8
 8011bee:	4618      	mov	r0, r3
 8011bf0:	f7fe ffd2 	bl	8010b98 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8011bf4:	6839      	ldr	r1, [r7, #0]
 8011bf6:	687b      	ldr	r3, [r7, #4]
 8011bf8:	68ba      	ldr	r2, [r7, #8]
 8011bfa:	9202      	str	r2, [sp, #8]
 8011bfc:	9301      	str	r3, [sp, #4]
 8011bfe:	2300      	movs	r3, #0
 8011c00:	9300      	str	r3, [sp, #0]
 8011c02:	2300      	movs	r3, #0
 8011c04:	460a      	mov	r2, r1
 8011c06:	4924      	ldr	r1, [pc, #144]	@ (8011c98 <vTaskStartScheduler+0xc0>)
 8011c08:	4824      	ldr	r0, [pc, #144]	@ (8011c9c <vTaskStartScheduler+0xc4>)
 8011c0a:	f7ff fda7 	bl	801175c <xTaskCreateStatic>
 8011c0e:	4603      	mov	r3, r0
 8011c10:	4a23      	ldr	r2, [pc, #140]	@ (8011ca0 <vTaskStartScheduler+0xc8>)
 8011c12:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8011c14:	4b22      	ldr	r3, [pc, #136]	@ (8011ca0 <vTaskStartScheduler+0xc8>)
 8011c16:	681b      	ldr	r3, [r3, #0]
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	d002      	beq.n	8011c22 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8011c1c:	2301      	movs	r3, #1
 8011c1e:	617b      	str	r3, [r7, #20]
 8011c20:	e001      	b.n	8011c26 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8011c22:	2300      	movs	r3, #0
 8011c24:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8011c26:	697b      	ldr	r3, [r7, #20]
 8011c28:	2b01      	cmp	r3, #1
 8011c2a:	d102      	bne.n	8011c32 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8011c2c:	f000 fd28 	bl	8012680 <xTimerCreateTimerTask>
 8011c30:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8011c32:	697b      	ldr	r3, [r7, #20]
 8011c34:	2b01      	cmp	r3, #1
 8011c36:	d11b      	bne.n	8011c70 <vTaskStartScheduler+0x98>
	__asm volatile
 8011c38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c3c:	f383 8811 	msr	BASEPRI, r3
 8011c40:	f3bf 8f6f 	isb	sy
 8011c44:	f3bf 8f4f 	dsb	sy
 8011c48:	613b      	str	r3, [r7, #16]
}
 8011c4a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8011c4c:	4b15      	ldr	r3, [pc, #84]	@ (8011ca4 <vTaskStartScheduler+0xcc>)
 8011c4e:	681b      	ldr	r3, [r3, #0]
 8011c50:	3354      	adds	r3, #84	@ 0x54
 8011c52:	4a15      	ldr	r2, [pc, #84]	@ (8011ca8 <vTaskStartScheduler+0xd0>)
 8011c54:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8011c56:	4b15      	ldr	r3, [pc, #84]	@ (8011cac <vTaskStartScheduler+0xd4>)
 8011c58:	f04f 32ff 	mov.w	r2, #4294967295
 8011c5c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8011c5e:	4b14      	ldr	r3, [pc, #80]	@ (8011cb0 <vTaskStartScheduler+0xd8>)
 8011c60:	2201      	movs	r2, #1
 8011c62:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8011c64:	4b13      	ldr	r3, [pc, #76]	@ (8011cb4 <vTaskStartScheduler+0xdc>)
 8011c66:	2200      	movs	r2, #0
 8011c68:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8011c6a:	f001 f8f1 	bl	8012e50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8011c6e:	e00f      	b.n	8011c90 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8011c70:	697b      	ldr	r3, [r7, #20]
 8011c72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c76:	d10b      	bne.n	8011c90 <vTaskStartScheduler+0xb8>
	__asm volatile
 8011c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c7c:	f383 8811 	msr	BASEPRI, r3
 8011c80:	f3bf 8f6f 	isb	sy
 8011c84:	f3bf 8f4f 	dsb	sy
 8011c88:	60fb      	str	r3, [r7, #12]
}
 8011c8a:	bf00      	nop
 8011c8c:	bf00      	nop
 8011c8e:	e7fd      	b.n	8011c8c <vTaskStartScheduler+0xb4>
}
 8011c90:	bf00      	nop
 8011c92:	3718      	adds	r7, #24
 8011c94:	46bd      	mov	sp, r7
 8011c96:	bd80      	pop	{r7, pc}
 8011c98:	080160ac 	.word	0x080160ac
 8011c9c:	08012305 	.word	0x08012305
 8011ca0:	20002d58 	.word	0x20002d58
 8011ca4:	20002860 	.word	0x20002860
 8011ca8:	20000020 	.word	0x20000020
 8011cac:	20002d54 	.word	0x20002d54
 8011cb0:	20002d40 	.word	0x20002d40
 8011cb4:	20002d38 	.word	0x20002d38

08011cb8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8011cb8:	b480      	push	{r7}
 8011cba:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8011cbc:	4b04      	ldr	r3, [pc, #16]	@ (8011cd0 <vTaskSuspendAll+0x18>)
 8011cbe:	681b      	ldr	r3, [r3, #0]
 8011cc0:	3301      	adds	r3, #1
 8011cc2:	4a03      	ldr	r2, [pc, #12]	@ (8011cd0 <vTaskSuspendAll+0x18>)
 8011cc4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8011cc6:	bf00      	nop
 8011cc8:	46bd      	mov	sp, r7
 8011cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cce:	4770      	bx	lr
 8011cd0:	20002d5c 	.word	0x20002d5c

08011cd4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8011cd4:	b580      	push	{r7, lr}
 8011cd6:	b084      	sub	sp, #16
 8011cd8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8011cda:	2300      	movs	r3, #0
 8011cdc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8011cde:	2300      	movs	r3, #0
 8011ce0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8011ce2:	4b42      	ldr	r3, [pc, #264]	@ (8011dec <xTaskResumeAll+0x118>)
 8011ce4:	681b      	ldr	r3, [r3, #0]
 8011ce6:	2b00      	cmp	r3, #0
 8011ce8:	d10b      	bne.n	8011d02 <xTaskResumeAll+0x2e>
	__asm volatile
 8011cea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011cee:	f383 8811 	msr	BASEPRI, r3
 8011cf2:	f3bf 8f6f 	isb	sy
 8011cf6:	f3bf 8f4f 	dsb	sy
 8011cfa:	603b      	str	r3, [r7, #0]
}
 8011cfc:	bf00      	nop
 8011cfe:	bf00      	nop
 8011d00:	e7fd      	b.n	8011cfe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8011d02:	f001 f95b 	bl	8012fbc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8011d06:	4b39      	ldr	r3, [pc, #228]	@ (8011dec <xTaskResumeAll+0x118>)
 8011d08:	681b      	ldr	r3, [r3, #0]
 8011d0a:	3b01      	subs	r3, #1
 8011d0c:	4a37      	ldr	r2, [pc, #220]	@ (8011dec <xTaskResumeAll+0x118>)
 8011d0e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011d10:	4b36      	ldr	r3, [pc, #216]	@ (8011dec <xTaskResumeAll+0x118>)
 8011d12:	681b      	ldr	r3, [r3, #0]
 8011d14:	2b00      	cmp	r3, #0
 8011d16:	d162      	bne.n	8011dde <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8011d18:	4b35      	ldr	r3, [pc, #212]	@ (8011df0 <xTaskResumeAll+0x11c>)
 8011d1a:	681b      	ldr	r3, [r3, #0]
 8011d1c:	2b00      	cmp	r3, #0
 8011d1e:	d05e      	beq.n	8011dde <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011d20:	e02f      	b.n	8011d82 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011d22:	4b34      	ldr	r3, [pc, #208]	@ (8011df4 <xTaskResumeAll+0x120>)
 8011d24:	68db      	ldr	r3, [r3, #12]
 8011d26:	68db      	ldr	r3, [r3, #12]
 8011d28:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011d2a:	68fb      	ldr	r3, [r7, #12]
 8011d2c:	3318      	adds	r3, #24
 8011d2e:	4618      	mov	r0, r3
 8011d30:	f7fe fff0 	bl	8010d14 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011d34:	68fb      	ldr	r3, [r7, #12]
 8011d36:	3304      	adds	r3, #4
 8011d38:	4618      	mov	r0, r3
 8011d3a:	f7fe ffeb 	bl	8010d14 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8011d3e:	68fb      	ldr	r3, [r7, #12]
 8011d40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011d42:	4b2d      	ldr	r3, [pc, #180]	@ (8011df8 <xTaskResumeAll+0x124>)
 8011d44:	681b      	ldr	r3, [r3, #0]
 8011d46:	429a      	cmp	r2, r3
 8011d48:	d903      	bls.n	8011d52 <xTaskResumeAll+0x7e>
 8011d4a:	68fb      	ldr	r3, [r7, #12]
 8011d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d4e:	4a2a      	ldr	r2, [pc, #168]	@ (8011df8 <xTaskResumeAll+0x124>)
 8011d50:	6013      	str	r3, [r2, #0]
 8011d52:	68fb      	ldr	r3, [r7, #12]
 8011d54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011d56:	4613      	mov	r3, r2
 8011d58:	009b      	lsls	r3, r3, #2
 8011d5a:	4413      	add	r3, r2
 8011d5c:	009b      	lsls	r3, r3, #2
 8011d5e:	4a27      	ldr	r2, [pc, #156]	@ (8011dfc <xTaskResumeAll+0x128>)
 8011d60:	441a      	add	r2, r3
 8011d62:	68fb      	ldr	r3, [r7, #12]
 8011d64:	3304      	adds	r3, #4
 8011d66:	4619      	mov	r1, r3
 8011d68:	4610      	mov	r0, r2
 8011d6a:	f7fe ff76 	bl	8010c5a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011d6e:	68fb      	ldr	r3, [r7, #12]
 8011d70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011d72:	4b23      	ldr	r3, [pc, #140]	@ (8011e00 <xTaskResumeAll+0x12c>)
 8011d74:	681b      	ldr	r3, [r3, #0]
 8011d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d78:	429a      	cmp	r2, r3
 8011d7a:	d302      	bcc.n	8011d82 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8011d7c:	4b21      	ldr	r3, [pc, #132]	@ (8011e04 <xTaskResumeAll+0x130>)
 8011d7e:	2201      	movs	r2, #1
 8011d80:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011d82:	4b1c      	ldr	r3, [pc, #112]	@ (8011df4 <xTaskResumeAll+0x120>)
 8011d84:	681b      	ldr	r3, [r3, #0]
 8011d86:	2b00      	cmp	r3, #0
 8011d88:	d1cb      	bne.n	8011d22 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8011d8a:	68fb      	ldr	r3, [r7, #12]
 8011d8c:	2b00      	cmp	r3, #0
 8011d8e:	d001      	beq.n	8011d94 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8011d90:	f000 fb74 	bl	801247c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8011d94:	4b1c      	ldr	r3, [pc, #112]	@ (8011e08 <xTaskResumeAll+0x134>)
 8011d96:	681b      	ldr	r3, [r3, #0]
 8011d98:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8011d9a:	687b      	ldr	r3, [r7, #4]
 8011d9c:	2b00      	cmp	r3, #0
 8011d9e:	d010      	beq.n	8011dc2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8011da0:	f000 f846 	bl	8011e30 <xTaskIncrementTick>
 8011da4:	4603      	mov	r3, r0
 8011da6:	2b00      	cmp	r3, #0
 8011da8:	d002      	beq.n	8011db0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8011daa:	4b16      	ldr	r3, [pc, #88]	@ (8011e04 <xTaskResumeAll+0x130>)
 8011dac:	2201      	movs	r2, #1
 8011dae:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	3b01      	subs	r3, #1
 8011db4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	2b00      	cmp	r3, #0
 8011dba:	d1f1      	bne.n	8011da0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8011dbc:	4b12      	ldr	r3, [pc, #72]	@ (8011e08 <xTaskResumeAll+0x134>)
 8011dbe:	2200      	movs	r2, #0
 8011dc0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8011dc2:	4b10      	ldr	r3, [pc, #64]	@ (8011e04 <xTaskResumeAll+0x130>)
 8011dc4:	681b      	ldr	r3, [r3, #0]
 8011dc6:	2b00      	cmp	r3, #0
 8011dc8:	d009      	beq.n	8011dde <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8011dca:	2301      	movs	r3, #1
 8011dcc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8011dce:	4b0f      	ldr	r3, [pc, #60]	@ (8011e0c <xTaskResumeAll+0x138>)
 8011dd0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011dd4:	601a      	str	r2, [r3, #0]
 8011dd6:	f3bf 8f4f 	dsb	sy
 8011dda:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011dde:	f001 f91f 	bl	8013020 <vPortExitCritical>

	return xAlreadyYielded;
 8011de2:	68bb      	ldr	r3, [r7, #8]
}
 8011de4:	4618      	mov	r0, r3
 8011de6:	3710      	adds	r7, #16
 8011de8:	46bd      	mov	sp, r7
 8011dea:	bd80      	pop	{r7, pc}
 8011dec:	20002d5c 	.word	0x20002d5c
 8011df0:	20002d34 	.word	0x20002d34
 8011df4:	20002cf4 	.word	0x20002cf4
 8011df8:	20002d3c 	.word	0x20002d3c
 8011dfc:	20002864 	.word	0x20002864
 8011e00:	20002860 	.word	0x20002860
 8011e04:	20002d48 	.word	0x20002d48
 8011e08:	20002d44 	.word	0x20002d44
 8011e0c:	e000ed04 	.word	0xe000ed04

08011e10 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8011e10:	b480      	push	{r7}
 8011e12:	b083      	sub	sp, #12
 8011e14:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8011e16:	4b05      	ldr	r3, [pc, #20]	@ (8011e2c <xTaskGetTickCount+0x1c>)
 8011e18:	681b      	ldr	r3, [r3, #0]
 8011e1a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8011e1c:	687b      	ldr	r3, [r7, #4]
}
 8011e1e:	4618      	mov	r0, r3
 8011e20:	370c      	adds	r7, #12
 8011e22:	46bd      	mov	sp, r7
 8011e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e28:	4770      	bx	lr
 8011e2a:	bf00      	nop
 8011e2c:	20002d38 	.word	0x20002d38

08011e30 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8011e30:	b580      	push	{r7, lr}
 8011e32:	b086      	sub	sp, #24
 8011e34:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8011e36:	2300      	movs	r3, #0
 8011e38:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011e3a:	4b4f      	ldr	r3, [pc, #316]	@ (8011f78 <xTaskIncrementTick+0x148>)
 8011e3c:	681b      	ldr	r3, [r3, #0]
 8011e3e:	2b00      	cmp	r3, #0
 8011e40:	f040 8090 	bne.w	8011f64 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8011e44:	4b4d      	ldr	r3, [pc, #308]	@ (8011f7c <xTaskIncrementTick+0x14c>)
 8011e46:	681b      	ldr	r3, [r3, #0]
 8011e48:	3301      	adds	r3, #1
 8011e4a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8011e4c:	4a4b      	ldr	r2, [pc, #300]	@ (8011f7c <xTaskIncrementTick+0x14c>)
 8011e4e:	693b      	ldr	r3, [r7, #16]
 8011e50:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8011e52:	693b      	ldr	r3, [r7, #16]
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	d121      	bne.n	8011e9c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8011e58:	4b49      	ldr	r3, [pc, #292]	@ (8011f80 <xTaskIncrementTick+0x150>)
 8011e5a:	681b      	ldr	r3, [r3, #0]
 8011e5c:	681b      	ldr	r3, [r3, #0]
 8011e5e:	2b00      	cmp	r3, #0
 8011e60:	d00b      	beq.n	8011e7a <xTaskIncrementTick+0x4a>
	__asm volatile
 8011e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e66:	f383 8811 	msr	BASEPRI, r3
 8011e6a:	f3bf 8f6f 	isb	sy
 8011e6e:	f3bf 8f4f 	dsb	sy
 8011e72:	603b      	str	r3, [r7, #0]
}
 8011e74:	bf00      	nop
 8011e76:	bf00      	nop
 8011e78:	e7fd      	b.n	8011e76 <xTaskIncrementTick+0x46>
 8011e7a:	4b41      	ldr	r3, [pc, #260]	@ (8011f80 <xTaskIncrementTick+0x150>)
 8011e7c:	681b      	ldr	r3, [r3, #0]
 8011e7e:	60fb      	str	r3, [r7, #12]
 8011e80:	4b40      	ldr	r3, [pc, #256]	@ (8011f84 <xTaskIncrementTick+0x154>)
 8011e82:	681b      	ldr	r3, [r3, #0]
 8011e84:	4a3e      	ldr	r2, [pc, #248]	@ (8011f80 <xTaskIncrementTick+0x150>)
 8011e86:	6013      	str	r3, [r2, #0]
 8011e88:	4a3e      	ldr	r2, [pc, #248]	@ (8011f84 <xTaskIncrementTick+0x154>)
 8011e8a:	68fb      	ldr	r3, [r7, #12]
 8011e8c:	6013      	str	r3, [r2, #0]
 8011e8e:	4b3e      	ldr	r3, [pc, #248]	@ (8011f88 <xTaskIncrementTick+0x158>)
 8011e90:	681b      	ldr	r3, [r3, #0]
 8011e92:	3301      	adds	r3, #1
 8011e94:	4a3c      	ldr	r2, [pc, #240]	@ (8011f88 <xTaskIncrementTick+0x158>)
 8011e96:	6013      	str	r3, [r2, #0]
 8011e98:	f000 faf0 	bl	801247c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8011e9c:	4b3b      	ldr	r3, [pc, #236]	@ (8011f8c <xTaskIncrementTick+0x15c>)
 8011e9e:	681b      	ldr	r3, [r3, #0]
 8011ea0:	693a      	ldr	r2, [r7, #16]
 8011ea2:	429a      	cmp	r2, r3
 8011ea4:	d349      	bcc.n	8011f3a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011ea6:	4b36      	ldr	r3, [pc, #216]	@ (8011f80 <xTaskIncrementTick+0x150>)
 8011ea8:	681b      	ldr	r3, [r3, #0]
 8011eaa:	681b      	ldr	r3, [r3, #0]
 8011eac:	2b00      	cmp	r3, #0
 8011eae:	d104      	bne.n	8011eba <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011eb0:	4b36      	ldr	r3, [pc, #216]	@ (8011f8c <xTaskIncrementTick+0x15c>)
 8011eb2:	f04f 32ff 	mov.w	r2, #4294967295
 8011eb6:	601a      	str	r2, [r3, #0]
					break;
 8011eb8:	e03f      	b.n	8011f3a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011eba:	4b31      	ldr	r3, [pc, #196]	@ (8011f80 <xTaskIncrementTick+0x150>)
 8011ebc:	681b      	ldr	r3, [r3, #0]
 8011ebe:	68db      	ldr	r3, [r3, #12]
 8011ec0:	68db      	ldr	r3, [r3, #12]
 8011ec2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8011ec4:	68bb      	ldr	r3, [r7, #8]
 8011ec6:	685b      	ldr	r3, [r3, #4]
 8011ec8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8011eca:	693a      	ldr	r2, [r7, #16]
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	429a      	cmp	r2, r3
 8011ed0:	d203      	bcs.n	8011eda <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8011ed2:	4a2e      	ldr	r2, [pc, #184]	@ (8011f8c <xTaskIncrementTick+0x15c>)
 8011ed4:	687b      	ldr	r3, [r7, #4]
 8011ed6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8011ed8:	e02f      	b.n	8011f3a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011eda:	68bb      	ldr	r3, [r7, #8]
 8011edc:	3304      	adds	r3, #4
 8011ede:	4618      	mov	r0, r3
 8011ee0:	f7fe ff18 	bl	8010d14 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011ee4:	68bb      	ldr	r3, [r7, #8]
 8011ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011ee8:	2b00      	cmp	r3, #0
 8011eea:	d004      	beq.n	8011ef6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011eec:	68bb      	ldr	r3, [r7, #8]
 8011eee:	3318      	adds	r3, #24
 8011ef0:	4618      	mov	r0, r3
 8011ef2:	f7fe ff0f 	bl	8010d14 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8011ef6:	68bb      	ldr	r3, [r7, #8]
 8011ef8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011efa:	4b25      	ldr	r3, [pc, #148]	@ (8011f90 <xTaskIncrementTick+0x160>)
 8011efc:	681b      	ldr	r3, [r3, #0]
 8011efe:	429a      	cmp	r2, r3
 8011f00:	d903      	bls.n	8011f0a <xTaskIncrementTick+0xda>
 8011f02:	68bb      	ldr	r3, [r7, #8]
 8011f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f06:	4a22      	ldr	r2, [pc, #136]	@ (8011f90 <xTaskIncrementTick+0x160>)
 8011f08:	6013      	str	r3, [r2, #0]
 8011f0a:	68bb      	ldr	r3, [r7, #8]
 8011f0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011f0e:	4613      	mov	r3, r2
 8011f10:	009b      	lsls	r3, r3, #2
 8011f12:	4413      	add	r3, r2
 8011f14:	009b      	lsls	r3, r3, #2
 8011f16:	4a1f      	ldr	r2, [pc, #124]	@ (8011f94 <xTaskIncrementTick+0x164>)
 8011f18:	441a      	add	r2, r3
 8011f1a:	68bb      	ldr	r3, [r7, #8]
 8011f1c:	3304      	adds	r3, #4
 8011f1e:	4619      	mov	r1, r3
 8011f20:	4610      	mov	r0, r2
 8011f22:	f7fe fe9a 	bl	8010c5a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011f26:	68bb      	ldr	r3, [r7, #8]
 8011f28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011f2a:	4b1b      	ldr	r3, [pc, #108]	@ (8011f98 <xTaskIncrementTick+0x168>)
 8011f2c:	681b      	ldr	r3, [r3, #0]
 8011f2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f30:	429a      	cmp	r2, r3
 8011f32:	d3b8      	bcc.n	8011ea6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8011f34:	2301      	movs	r3, #1
 8011f36:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011f38:	e7b5      	b.n	8011ea6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8011f3a:	4b17      	ldr	r3, [pc, #92]	@ (8011f98 <xTaskIncrementTick+0x168>)
 8011f3c:	681b      	ldr	r3, [r3, #0]
 8011f3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011f40:	4914      	ldr	r1, [pc, #80]	@ (8011f94 <xTaskIncrementTick+0x164>)
 8011f42:	4613      	mov	r3, r2
 8011f44:	009b      	lsls	r3, r3, #2
 8011f46:	4413      	add	r3, r2
 8011f48:	009b      	lsls	r3, r3, #2
 8011f4a:	440b      	add	r3, r1
 8011f4c:	681b      	ldr	r3, [r3, #0]
 8011f4e:	2b01      	cmp	r3, #1
 8011f50:	d901      	bls.n	8011f56 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8011f52:	2301      	movs	r3, #1
 8011f54:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8011f56:	4b11      	ldr	r3, [pc, #68]	@ (8011f9c <xTaskIncrementTick+0x16c>)
 8011f58:	681b      	ldr	r3, [r3, #0]
 8011f5a:	2b00      	cmp	r3, #0
 8011f5c:	d007      	beq.n	8011f6e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8011f5e:	2301      	movs	r3, #1
 8011f60:	617b      	str	r3, [r7, #20]
 8011f62:	e004      	b.n	8011f6e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8011f64:	4b0e      	ldr	r3, [pc, #56]	@ (8011fa0 <xTaskIncrementTick+0x170>)
 8011f66:	681b      	ldr	r3, [r3, #0]
 8011f68:	3301      	adds	r3, #1
 8011f6a:	4a0d      	ldr	r2, [pc, #52]	@ (8011fa0 <xTaskIncrementTick+0x170>)
 8011f6c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8011f6e:	697b      	ldr	r3, [r7, #20]
}
 8011f70:	4618      	mov	r0, r3
 8011f72:	3718      	adds	r7, #24
 8011f74:	46bd      	mov	sp, r7
 8011f76:	bd80      	pop	{r7, pc}
 8011f78:	20002d5c 	.word	0x20002d5c
 8011f7c:	20002d38 	.word	0x20002d38
 8011f80:	20002cec 	.word	0x20002cec
 8011f84:	20002cf0 	.word	0x20002cf0
 8011f88:	20002d4c 	.word	0x20002d4c
 8011f8c:	20002d54 	.word	0x20002d54
 8011f90:	20002d3c 	.word	0x20002d3c
 8011f94:	20002864 	.word	0x20002864
 8011f98:	20002860 	.word	0x20002860
 8011f9c:	20002d48 	.word	0x20002d48
 8011fa0:	20002d44 	.word	0x20002d44

08011fa4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8011fa4:	b580      	push	{r7, lr}
 8011fa6:	b084      	sub	sp, #16
 8011fa8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8011faa:	4b32      	ldr	r3, [pc, #200]	@ (8012074 <vTaskSwitchContext+0xd0>)
 8011fac:	681b      	ldr	r3, [r3, #0]
 8011fae:	2b00      	cmp	r3, #0
 8011fb0:	d003      	beq.n	8011fba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8011fb2:	4b31      	ldr	r3, [pc, #196]	@ (8012078 <vTaskSwitchContext+0xd4>)
 8011fb4:	2201      	movs	r2, #1
 8011fb6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011fb8:	e058      	b.n	801206c <vTaskSwitchContext+0xc8>
		xYieldPending = pdFALSE;
 8011fba:	4b2f      	ldr	r3, [pc, #188]	@ (8012078 <vTaskSwitchContext+0xd4>)
 8011fbc:	2200      	movs	r2, #0
 8011fbe:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8011fc0:	4b2e      	ldr	r3, [pc, #184]	@ (801207c <vTaskSwitchContext+0xd8>)
 8011fc2:	681b      	ldr	r3, [r3, #0]
 8011fc4:	681a      	ldr	r2, [r3, #0]
 8011fc6:	4b2d      	ldr	r3, [pc, #180]	@ (801207c <vTaskSwitchContext+0xd8>)
 8011fc8:	681b      	ldr	r3, [r3, #0]
 8011fca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011fcc:	429a      	cmp	r2, r3
 8011fce:	d808      	bhi.n	8011fe2 <vTaskSwitchContext+0x3e>
 8011fd0:	4b2a      	ldr	r3, [pc, #168]	@ (801207c <vTaskSwitchContext+0xd8>)
 8011fd2:	681a      	ldr	r2, [r3, #0]
 8011fd4:	4b29      	ldr	r3, [pc, #164]	@ (801207c <vTaskSwitchContext+0xd8>)
 8011fd6:	681b      	ldr	r3, [r3, #0]
 8011fd8:	3334      	adds	r3, #52	@ 0x34
 8011fda:	4619      	mov	r1, r3
 8011fdc:	4610      	mov	r0, r2
 8011fde:	f7f4 fca7 	bl	8006930 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011fe2:	4b27      	ldr	r3, [pc, #156]	@ (8012080 <vTaskSwitchContext+0xdc>)
 8011fe4:	681b      	ldr	r3, [r3, #0]
 8011fe6:	60fb      	str	r3, [r7, #12]
 8011fe8:	e011      	b.n	801200e <vTaskSwitchContext+0x6a>
 8011fea:	68fb      	ldr	r3, [r7, #12]
 8011fec:	2b00      	cmp	r3, #0
 8011fee:	d10b      	bne.n	8012008 <vTaskSwitchContext+0x64>
	__asm volatile
 8011ff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ff4:	f383 8811 	msr	BASEPRI, r3
 8011ff8:	f3bf 8f6f 	isb	sy
 8011ffc:	f3bf 8f4f 	dsb	sy
 8012000:	607b      	str	r3, [r7, #4]
}
 8012002:	bf00      	nop
 8012004:	bf00      	nop
 8012006:	e7fd      	b.n	8012004 <vTaskSwitchContext+0x60>
 8012008:	68fb      	ldr	r3, [r7, #12]
 801200a:	3b01      	subs	r3, #1
 801200c:	60fb      	str	r3, [r7, #12]
 801200e:	491d      	ldr	r1, [pc, #116]	@ (8012084 <vTaskSwitchContext+0xe0>)
 8012010:	68fa      	ldr	r2, [r7, #12]
 8012012:	4613      	mov	r3, r2
 8012014:	009b      	lsls	r3, r3, #2
 8012016:	4413      	add	r3, r2
 8012018:	009b      	lsls	r3, r3, #2
 801201a:	440b      	add	r3, r1
 801201c:	681b      	ldr	r3, [r3, #0]
 801201e:	2b00      	cmp	r3, #0
 8012020:	d0e3      	beq.n	8011fea <vTaskSwitchContext+0x46>
 8012022:	68fa      	ldr	r2, [r7, #12]
 8012024:	4613      	mov	r3, r2
 8012026:	009b      	lsls	r3, r3, #2
 8012028:	4413      	add	r3, r2
 801202a:	009b      	lsls	r3, r3, #2
 801202c:	4a15      	ldr	r2, [pc, #84]	@ (8012084 <vTaskSwitchContext+0xe0>)
 801202e:	4413      	add	r3, r2
 8012030:	60bb      	str	r3, [r7, #8]
 8012032:	68bb      	ldr	r3, [r7, #8]
 8012034:	685b      	ldr	r3, [r3, #4]
 8012036:	685a      	ldr	r2, [r3, #4]
 8012038:	68bb      	ldr	r3, [r7, #8]
 801203a:	605a      	str	r2, [r3, #4]
 801203c:	68bb      	ldr	r3, [r7, #8]
 801203e:	685a      	ldr	r2, [r3, #4]
 8012040:	68bb      	ldr	r3, [r7, #8]
 8012042:	3308      	adds	r3, #8
 8012044:	429a      	cmp	r2, r3
 8012046:	d104      	bne.n	8012052 <vTaskSwitchContext+0xae>
 8012048:	68bb      	ldr	r3, [r7, #8]
 801204a:	685b      	ldr	r3, [r3, #4]
 801204c:	685a      	ldr	r2, [r3, #4]
 801204e:	68bb      	ldr	r3, [r7, #8]
 8012050:	605a      	str	r2, [r3, #4]
 8012052:	68bb      	ldr	r3, [r7, #8]
 8012054:	685b      	ldr	r3, [r3, #4]
 8012056:	68db      	ldr	r3, [r3, #12]
 8012058:	4a08      	ldr	r2, [pc, #32]	@ (801207c <vTaskSwitchContext+0xd8>)
 801205a:	6013      	str	r3, [r2, #0]
 801205c:	4a08      	ldr	r2, [pc, #32]	@ (8012080 <vTaskSwitchContext+0xdc>)
 801205e:	68fb      	ldr	r3, [r7, #12]
 8012060:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012062:	4b06      	ldr	r3, [pc, #24]	@ (801207c <vTaskSwitchContext+0xd8>)
 8012064:	681b      	ldr	r3, [r3, #0]
 8012066:	3354      	adds	r3, #84	@ 0x54
 8012068:	4a07      	ldr	r2, [pc, #28]	@ (8012088 <vTaskSwitchContext+0xe4>)
 801206a:	6013      	str	r3, [r2, #0]
}
 801206c:	bf00      	nop
 801206e:	3710      	adds	r7, #16
 8012070:	46bd      	mov	sp, r7
 8012072:	bd80      	pop	{r7, pc}
 8012074:	20002d5c 	.word	0x20002d5c
 8012078:	20002d48 	.word	0x20002d48
 801207c:	20002860 	.word	0x20002860
 8012080:	20002d3c 	.word	0x20002d3c
 8012084:	20002864 	.word	0x20002864
 8012088:	20000020 	.word	0x20000020

0801208c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 801208c:	b580      	push	{r7, lr}
 801208e:	b084      	sub	sp, #16
 8012090:	af00      	add	r7, sp, #0
 8012092:	6078      	str	r0, [r7, #4]
 8012094:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8012096:	687b      	ldr	r3, [r7, #4]
 8012098:	2b00      	cmp	r3, #0
 801209a:	d10b      	bne.n	80120b4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 801209c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80120a0:	f383 8811 	msr	BASEPRI, r3
 80120a4:	f3bf 8f6f 	isb	sy
 80120a8:	f3bf 8f4f 	dsb	sy
 80120ac:	60fb      	str	r3, [r7, #12]
}
 80120ae:	bf00      	nop
 80120b0:	bf00      	nop
 80120b2:	e7fd      	b.n	80120b0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80120b4:	4b07      	ldr	r3, [pc, #28]	@ (80120d4 <vTaskPlaceOnEventList+0x48>)
 80120b6:	681b      	ldr	r3, [r3, #0]
 80120b8:	3318      	adds	r3, #24
 80120ba:	4619      	mov	r1, r3
 80120bc:	6878      	ldr	r0, [r7, #4]
 80120be:	f7fe fdf0 	bl	8010ca2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80120c2:	2101      	movs	r1, #1
 80120c4:	6838      	ldr	r0, [r7, #0]
 80120c6:	f000 fa87 	bl	80125d8 <prvAddCurrentTaskToDelayedList>
}
 80120ca:	bf00      	nop
 80120cc:	3710      	adds	r7, #16
 80120ce:	46bd      	mov	sp, r7
 80120d0:	bd80      	pop	{r7, pc}
 80120d2:	bf00      	nop
 80120d4:	20002860 	.word	0x20002860

080120d8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80120d8:	b580      	push	{r7, lr}
 80120da:	b086      	sub	sp, #24
 80120dc:	af00      	add	r7, sp, #0
 80120de:	60f8      	str	r0, [r7, #12]
 80120e0:	60b9      	str	r1, [r7, #8]
 80120e2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80120e4:	68fb      	ldr	r3, [r7, #12]
 80120e6:	2b00      	cmp	r3, #0
 80120e8:	d10b      	bne.n	8012102 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80120ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80120ee:	f383 8811 	msr	BASEPRI, r3
 80120f2:	f3bf 8f6f 	isb	sy
 80120f6:	f3bf 8f4f 	dsb	sy
 80120fa:	617b      	str	r3, [r7, #20]
}
 80120fc:	bf00      	nop
 80120fe:	bf00      	nop
 8012100:	e7fd      	b.n	80120fe <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012102:	4b0a      	ldr	r3, [pc, #40]	@ (801212c <vTaskPlaceOnEventListRestricted+0x54>)
 8012104:	681b      	ldr	r3, [r3, #0]
 8012106:	3318      	adds	r3, #24
 8012108:	4619      	mov	r1, r3
 801210a:	68f8      	ldr	r0, [r7, #12]
 801210c:	f7fe fda5 	bl	8010c5a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8012110:	687b      	ldr	r3, [r7, #4]
 8012112:	2b00      	cmp	r3, #0
 8012114:	d002      	beq.n	801211c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8012116:	f04f 33ff 	mov.w	r3, #4294967295
 801211a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 801211c:	6879      	ldr	r1, [r7, #4]
 801211e:	68b8      	ldr	r0, [r7, #8]
 8012120:	f000 fa5a 	bl	80125d8 <prvAddCurrentTaskToDelayedList>
	}
 8012124:	bf00      	nop
 8012126:	3718      	adds	r7, #24
 8012128:	46bd      	mov	sp, r7
 801212a:	bd80      	pop	{r7, pc}
 801212c:	20002860 	.word	0x20002860

08012130 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8012130:	b580      	push	{r7, lr}
 8012132:	b086      	sub	sp, #24
 8012134:	af00      	add	r7, sp, #0
 8012136:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	68db      	ldr	r3, [r3, #12]
 801213c:	68db      	ldr	r3, [r3, #12]
 801213e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8012140:	693b      	ldr	r3, [r7, #16]
 8012142:	2b00      	cmp	r3, #0
 8012144:	d10b      	bne.n	801215e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8012146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801214a:	f383 8811 	msr	BASEPRI, r3
 801214e:	f3bf 8f6f 	isb	sy
 8012152:	f3bf 8f4f 	dsb	sy
 8012156:	60fb      	str	r3, [r7, #12]
}
 8012158:	bf00      	nop
 801215a:	bf00      	nop
 801215c:	e7fd      	b.n	801215a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801215e:	693b      	ldr	r3, [r7, #16]
 8012160:	3318      	adds	r3, #24
 8012162:	4618      	mov	r0, r3
 8012164:	f7fe fdd6 	bl	8010d14 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012168:	4b1d      	ldr	r3, [pc, #116]	@ (80121e0 <xTaskRemoveFromEventList+0xb0>)
 801216a:	681b      	ldr	r3, [r3, #0]
 801216c:	2b00      	cmp	r3, #0
 801216e:	d11d      	bne.n	80121ac <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8012170:	693b      	ldr	r3, [r7, #16]
 8012172:	3304      	adds	r3, #4
 8012174:	4618      	mov	r0, r3
 8012176:	f7fe fdcd 	bl	8010d14 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801217a:	693b      	ldr	r3, [r7, #16]
 801217c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801217e:	4b19      	ldr	r3, [pc, #100]	@ (80121e4 <xTaskRemoveFromEventList+0xb4>)
 8012180:	681b      	ldr	r3, [r3, #0]
 8012182:	429a      	cmp	r2, r3
 8012184:	d903      	bls.n	801218e <xTaskRemoveFromEventList+0x5e>
 8012186:	693b      	ldr	r3, [r7, #16]
 8012188:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801218a:	4a16      	ldr	r2, [pc, #88]	@ (80121e4 <xTaskRemoveFromEventList+0xb4>)
 801218c:	6013      	str	r3, [r2, #0]
 801218e:	693b      	ldr	r3, [r7, #16]
 8012190:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012192:	4613      	mov	r3, r2
 8012194:	009b      	lsls	r3, r3, #2
 8012196:	4413      	add	r3, r2
 8012198:	009b      	lsls	r3, r3, #2
 801219a:	4a13      	ldr	r2, [pc, #76]	@ (80121e8 <xTaskRemoveFromEventList+0xb8>)
 801219c:	441a      	add	r2, r3
 801219e:	693b      	ldr	r3, [r7, #16]
 80121a0:	3304      	adds	r3, #4
 80121a2:	4619      	mov	r1, r3
 80121a4:	4610      	mov	r0, r2
 80121a6:	f7fe fd58 	bl	8010c5a <vListInsertEnd>
 80121aa:	e005      	b.n	80121b8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80121ac:	693b      	ldr	r3, [r7, #16]
 80121ae:	3318      	adds	r3, #24
 80121b0:	4619      	mov	r1, r3
 80121b2:	480e      	ldr	r0, [pc, #56]	@ (80121ec <xTaskRemoveFromEventList+0xbc>)
 80121b4:	f7fe fd51 	bl	8010c5a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80121b8:	693b      	ldr	r3, [r7, #16]
 80121ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80121bc:	4b0c      	ldr	r3, [pc, #48]	@ (80121f0 <xTaskRemoveFromEventList+0xc0>)
 80121be:	681b      	ldr	r3, [r3, #0]
 80121c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80121c2:	429a      	cmp	r2, r3
 80121c4:	d905      	bls.n	80121d2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80121c6:	2301      	movs	r3, #1
 80121c8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80121ca:	4b0a      	ldr	r3, [pc, #40]	@ (80121f4 <xTaskRemoveFromEventList+0xc4>)
 80121cc:	2201      	movs	r2, #1
 80121ce:	601a      	str	r2, [r3, #0]
 80121d0:	e001      	b.n	80121d6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80121d2:	2300      	movs	r3, #0
 80121d4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80121d6:	697b      	ldr	r3, [r7, #20]
}
 80121d8:	4618      	mov	r0, r3
 80121da:	3718      	adds	r7, #24
 80121dc:	46bd      	mov	sp, r7
 80121de:	bd80      	pop	{r7, pc}
 80121e0:	20002d5c 	.word	0x20002d5c
 80121e4:	20002d3c 	.word	0x20002d3c
 80121e8:	20002864 	.word	0x20002864
 80121ec:	20002cf4 	.word	0x20002cf4
 80121f0:	20002860 	.word	0x20002860
 80121f4:	20002d48 	.word	0x20002d48

080121f8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80121f8:	b480      	push	{r7}
 80121fa:	b083      	sub	sp, #12
 80121fc:	af00      	add	r7, sp, #0
 80121fe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8012200:	4b06      	ldr	r3, [pc, #24]	@ (801221c <vTaskInternalSetTimeOutState+0x24>)
 8012202:	681a      	ldr	r2, [r3, #0]
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8012208:	4b05      	ldr	r3, [pc, #20]	@ (8012220 <vTaskInternalSetTimeOutState+0x28>)
 801220a:	681a      	ldr	r2, [r3, #0]
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	605a      	str	r2, [r3, #4]
}
 8012210:	bf00      	nop
 8012212:	370c      	adds	r7, #12
 8012214:	46bd      	mov	sp, r7
 8012216:	f85d 7b04 	ldr.w	r7, [sp], #4
 801221a:	4770      	bx	lr
 801221c:	20002d4c 	.word	0x20002d4c
 8012220:	20002d38 	.word	0x20002d38

08012224 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8012224:	b580      	push	{r7, lr}
 8012226:	b088      	sub	sp, #32
 8012228:	af00      	add	r7, sp, #0
 801222a:	6078      	str	r0, [r7, #4]
 801222c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801222e:	687b      	ldr	r3, [r7, #4]
 8012230:	2b00      	cmp	r3, #0
 8012232:	d10b      	bne.n	801224c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8012234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012238:	f383 8811 	msr	BASEPRI, r3
 801223c:	f3bf 8f6f 	isb	sy
 8012240:	f3bf 8f4f 	dsb	sy
 8012244:	613b      	str	r3, [r7, #16]
}
 8012246:	bf00      	nop
 8012248:	bf00      	nop
 801224a:	e7fd      	b.n	8012248 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 801224c:	683b      	ldr	r3, [r7, #0]
 801224e:	2b00      	cmp	r3, #0
 8012250:	d10b      	bne.n	801226a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8012252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012256:	f383 8811 	msr	BASEPRI, r3
 801225a:	f3bf 8f6f 	isb	sy
 801225e:	f3bf 8f4f 	dsb	sy
 8012262:	60fb      	str	r3, [r7, #12]
}
 8012264:	bf00      	nop
 8012266:	bf00      	nop
 8012268:	e7fd      	b.n	8012266 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 801226a:	f000 fea7 	bl	8012fbc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801226e:	4b1d      	ldr	r3, [pc, #116]	@ (80122e4 <xTaskCheckForTimeOut+0xc0>)
 8012270:	681b      	ldr	r3, [r3, #0]
 8012272:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	685b      	ldr	r3, [r3, #4]
 8012278:	69ba      	ldr	r2, [r7, #24]
 801227a:	1ad3      	subs	r3, r2, r3
 801227c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801227e:	683b      	ldr	r3, [r7, #0]
 8012280:	681b      	ldr	r3, [r3, #0]
 8012282:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012286:	d102      	bne.n	801228e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8012288:	2300      	movs	r3, #0
 801228a:	61fb      	str	r3, [r7, #28]
 801228c:	e023      	b.n	80122d6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801228e:	687b      	ldr	r3, [r7, #4]
 8012290:	681a      	ldr	r2, [r3, #0]
 8012292:	4b15      	ldr	r3, [pc, #84]	@ (80122e8 <xTaskCheckForTimeOut+0xc4>)
 8012294:	681b      	ldr	r3, [r3, #0]
 8012296:	429a      	cmp	r2, r3
 8012298:	d007      	beq.n	80122aa <xTaskCheckForTimeOut+0x86>
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	685b      	ldr	r3, [r3, #4]
 801229e:	69ba      	ldr	r2, [r7, #24]
 80122a0:	429a      	cmp	r2, r3
 80122a2:	d302      	bcc.n	80122aa <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80122a4:	2301      	movs	r3, #1
 80122a6:	61fb      	str	r3, [r7, #28]
 80122a8:	e015      	b.n	80122d6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80122aa:	683b      	ldr	r3, [r7, #0]
 80122ac:	681b      	ldr	r3, [r3, #0]
 80122ae:	697a      	ldr	r2, [r7, #20]
 80122b0:	429a      	cmp	r2, r3
 80122b2:	d20b      	bcs.n	80122cc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80122b4:	683b      	ldr	r3, [r7, #0]
 80122b6:	681a      	ldr	r2, [r3, #0]
 80122b8:	697b      	ldr	r3, [r7, #20]
 80122ba:	1ad2      	subs	r2, r2, r3
 80122bc:	683b      	ldr	r3, [r7, #0]
 80122be:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80122c0:	6878      	ldr	r0, [r7, #4]
 80122c2:	f7ff ff99 	bl	80121f8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80122c6:	2300      	movs	r3, #0
 80122c8:	61fb      	str	r3, [r7, #28]
 80122ca:	e004      	b.n	80122d6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80122cc:	683b      	ldr	r3, [r7, #0]
 80122ce:	2200      	movs	r2, #0
 80122d0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80122d2:	2301      	movs	r3, #1
 80122d4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80122d6:	f000 fea3 	bl	8013020 <vPortExitCritical>

	return xReturn;
 80122da:	69fb      	ldr	r3, [r7, #28]
}
 80122dc:	4618      	mov	r0, r3
 80122de:	3720      	adds	r7, #32
 80122e0:	46bd      	mov	sp, r7
 80122e2:	bd80      	pop	{r7, pc}
 80122e4:	20002d38 	.word	0x20002d38
 80122e8:	20002d4c 	.word	0x20002d4c

080122ec <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80122ec:	b480      	push	{r7}
 80122ee:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80122f0:	4b03      	ldr	r3, [pc, #12]	@ (8012300 <vTaskMissedYield+0x14>)
 80122f2:	2201      	movs	r2, #1
 80122f4:	601a      	str	r2, [r3, #0]
}
 80122f6:	bf00      	nop
 80122f8:	46bd      	mov	sp, r7
 80122fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122fe:	4770      	bx	lr
 8012300:	20002d48 	.word	0x20002d48

08012304 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8012304:	b580      	push	{r7, lr}
 8012306:	b082      	sub	sp, #8
 8012308:	af00      	add	r7, sp, #0
 801230a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 801230c:	f000 f852 	bl	80123b4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8012310:	4b06      	ldr	r3, [pc, #24]	@ (801232c <prvIdleTask+0x28>)
 8012312:	681b      	ldr	r3, [r3, #0]
 8012314:	2b01      	cmp	r3, #1
 8012316:	d9f9      	bls.n	801230c <prvIdleTask+0x8>
			{
				taskYIELD();
 8012318:	4b05      	ldr	r3, [pc, #20]	@ (8012330 <prvIdleTask+0x2c>)
 801231a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801231e:	601a      	str	r2, [r3, #0]
 8012320:	f3bf 8f4f 	dsb	sy
 8012324:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8012328:	e7f0      	b.n	801230c <prvIdleTask+0x8>
 801232a:	bf00      	nop
 801232c:	20002864 	.word	0x20002864
 8012330:	e000ed04 	.word	0xe000ed04

08012334 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8012334:	b580      	push	{r7, lr}
 8012336:	b082      	sub	sp, #8
 8012338:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801233a:	2300      	movs	r3, #0
 801233c:	607b      	str	r3, [r7, #4]
 801233e:	e00c      	b.n	801235a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8012340:	687a      	ldr	r2, [r7, #4]
 8012342:	4613      	mov	r3, r2
 8012344:	009b      	lsls	r3, r3, #2
 8012346:	4413      	add	r3, r2
 8012348:	009b      	lsls	r3, r3, #2
 801234a:	4a12      	ldr	r2, [pc, #72]	@ (8012394 <prvInitialiseTaskLists+0x60>)
 801234c:	4413      	add	r3, r2
 801234e:	4618      	mov	r0, r3
 8012350:	f7fe fc56 	bl	8010c00 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	3301      	adds	r3, #1
 8012358:	607b      	str	r3, [r7, #4]
 801235a:	687b      	ldr	r3, [r7, #4]
 801235c:	2b37      	cmp	r3, #55	@ 0x37
 801235e:	d9ef      	bls.n	8012340 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8012360:	480d      	ldr	r0, [pc, #52]	@ (8012398 <prvInitialiseTaskLists+0x64>)
 8012362:	f7fe fc4d 	bl	8010c00 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8012366:	480d      	ldr	r0, [pc, #52]	@ (801239c <prvInitialiseTaskLists+0x68>)
 8012368:	f7fe fc4a 	bl	8010c00 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801236c:	480c      	ldr	r0, [pc, #48]	@ (80123a0 <prvInitialiseTaskLists+0x6c>)
 801236e:	f7fe fc47 	bl	8010c00 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8012372:	480c      	ldr	r0, [pc, #48]	@ (80123a4 <prvInitialiseTaskLists+0x70>)
 8012374:	f7fe fc44 	bl	8010c00 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8012378:	480b      	ldr	r0, [pc, #44]	@ (80123a8 <prvInitialiseTaskLists+0x74>)
 801237a:	f7fe fc41 	bl	8010c00 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801237e:	4b0b      	ldr	r3, [pc, #44]	@ (80123ac <prvInitialiseTaskLists+0x78>)
 8012380:	4a05      	ldr	r2, [pc, #20]	@ (8012398 <prvInitialiseTaskLists+0x64>)
 8012382:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8012384:	4b0a      	ldr	r3, [pc, #40]	@ (80123b0 <prvInitialiseTaskLists+0x7c>)
 8012386:	4a05      	ldr	r2, [pc, #20]	@ (801239c <prvInitialiseTaskLists+0x68>)
 8012388:	601a      	str	r2, [r3, #0]
}
 801238a:	bf00      	nop
 801238c:	3708      	adds	r7, #8
 801238e:	46bd      	mov	sp, r7
 8012390:	bd80      	pop	{r7, pc}
 8012392:	bf00      	nop
 8012394:	20002864 	.word	0x20002864
 8012398:	20002cc4 	.word	0x20002cc4
 801239c:	20002cd8 	.word	0x20002cd8
 80123a0:	20002cf4 	.word	0x20002cf4
 80123a4:	20002d08 	.word	0x20002d08
 80123a8:	20002d20 	.word	0x20002d20
 80123ac:	20002cec 	.word	0x20002cec
 80123b0:	20002cf0 	.word	0x20002cf0

080123b4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80123b4:	b580      	push	{r7, lr}
 80123b6:	b082      	sub	sp, #8
 80123b8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80123ba:	e019      	b.n	80123f0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80123bc:	f000 fdfe 	bl	8012fbc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80123c0:	4b10      	ldr	r3, [pc, #64]	@ (8012404 <prvCheckTasksWaitingTermination+0x50>)
 80123c2:	68db      	ldr	r3, [r3, #12]
 80123c4:	68db      	ldr	r3, [r3, #12]
 80123c6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80123c8:	687b      	ldr	r3, [r7, #4]
 80123ca:	3304      	adds	r3, #4
 80123cc:	4618      	mov	r0, r3
 80123ce:	f7fe fca1 	bl	8010d14 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80123d2:	4b0d      	ldr	r3, [pc, #52]	@ (8012408 <prvCheckTasksWaitingTermination+0x54>)
 80123d4:	681b      	ldr	r3, [r3, #0]
 80123d6:	3b01      	subs	r3, #1
 80123d8:	4a0b      	ldr	r2, [pc, #44]	@ (8012408 <prvCheckTasksWaitingTermination+0x54>)
 80123da:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80123dc:	4b0b      	ldr	r3, [pc, #44]	@ (801240c <prvCheckTasksWaitingTermination+0x58>)
 80123de:	681b      	ldr	r3, [r3, #0]
 80123e0:	3b01      	subs	r3, #1
 80123e2:	4a0a      	ldr	r2, [pc, #40]	@ (801240c <prvCheckTasksWaitingTermination+0x58>)
 80123e4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80123e6:	f000 fe1b 	bl	8013020 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80123ea:	6878      	ldr	r0, [r7, #4]
 80123ec:	f000 f810 	bl	8012410 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80123f0:	4b06      	ldr	r3, [pc, #24]	@ (801240c <prvCheckTasksWaitingTermination+0x58>)
 80123f2:	681b      	ldr	r3, [r3, #0]
 80123f4:	2b00      	cmp	r3, #0
 80123f6:	d1e1      	bne.n	80123bc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80123f8:	bf00      	nop
 80123fa:	bf00      	nop
 80123fc:	3708      	adds	r7, #8
 80123fe:	46bd      	mov	sp, r7
 8012400:	bd80      	pop	{r7, pc}
 8012402:	bf00      	nop
 8012404:	20002d08 	.word	0x20002d08
 8012408:	20002d34 	.word	0x20002d34
 801240c:	20002d1c 	.word	0x20002d1c

08012410 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8012410:	b580      	push	{r7, lr}
 8012412:	b084      	sub	sp, #16
 8012414:	af00      	add	r7, sp, #0
 8012416:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8012418:	687b      	ldr	r3, [r7, #4]
 801241a:	3354      	adds	r3, #84	@ 0x54
 801241c:	4618      	mov	r0, r3
 801241e:	f001 fe5b 	bl	80140d8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8012422:	687b      	ldr	r3, [r7, #4]
 8012424:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012428:	2b00      	cmp	r3, #0
 801242a:	d108      	bne.n	801243e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801242c:	687b      	ldr	r3, [r7, #4]
 801242e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012430:	4618      	mov	r0, r3
 8012432:	f000 ffb9 	bl	80133a8 <vPortFree>
				vPortFree( pxTCB );
 8012436:	6878      	ldr	r0, [r7, #4]
 8012438:	f000 ffb6 	bl	80133a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801243c:	e019      	b.n	8012472 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801243e:	687b      	ldr	r3, [r7, #4]
 8012440:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012444:	2b01      	cmp	r3, #1
 8012446:	d103      	bne.n	8012450 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8012448:	6878      	ldr	r0, [r7, #4]
 801244a:	f000 ffad 	bl	80133a8 <vPortFree>
	}
 801244e:	e010      	b.n	8012472 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8012450:	687b      	ldr	r3, [r7, #4]
 8012452:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012456:	2b02      	cmp	r3, #2
 8012458:	d00b      	beq.n	8012472 <prvDeleteTCB+0x62>
	__asm volatile
 801245a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801245e:	f383 8811 	msr	BASEPRI, r3
 8012462:	f3bf 8f6f 	isb	sy
 8012466:	f3bf 8f4f 	dsb	sy
 801246a:	60fb      	str	r3, [r7, #12]
}
 801246c:	bf00      	nop
 801246e:	bf00      	nop
 8012470:	e7fd      	b.n	801246e <prvDeleteTCB+0x5e>
	}
 8012472:	bf00      	nop
 8012474:	3710      	adds	r7, #16
 8012476:	46bd      	mov	sp, r7
 8012478:	bd80      	pop	{r7, pc}
	...

0801247c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 801247c:	b480      	push	{r7}
 801247e:	b083      	sub	sp, #12
 8012480:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012482:	4b0c      	ldr	r3, [pc, #48]	@ (80124b4 <prvResetNextTaskUnblockTime+0x38>)
 8012484:	681b      	ldr	r3, [r3, #0]
 8012486:	681b      	ldr	r3, [r3, #0]
 8012488:	2b00      	cmp	r3, #0
 801248a:	d104      	bne.n	8012496 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 801248c:	4b0a      	ldr	r3, [pc, #40]	@ (80124b8 <prvResetNextTaskUnblockTime+0x3c>)
 801248e:	f04f 32ff 	mov.w	r2, #4294967295
 8012492:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8012494:	e008      	b.n	80124a8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012496:	4b07      	ldr	r3, [pc, #28]	@ (80124b4 <prvResetNextTaskUnblockTime+0x38>)
 8012498:	681b      	ldr	r3, [r3, #0]
 801249a:	68db      	ldr	r3, [r3, #12]
 801249c:	68db      	ldr	r3, [r3, #12]
 801249e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80124a0:	687b      	ldr	r3, [r7, #4]
 80124a2:	685b      	ldr	r3, [r3, #4]
 80124a4:	4a04      	ldr	r2, [pc, #16]	@ (80124b8 <prvResetNextTaskUnblockTime+0x3c>)
 80124a6:	6013      	str	r3, [r2, #0]
}
 80124a8:	bf00      	nop
 80124aa:	370c      	adds	r7, #12
 80124ac:	46bd      	mov	sp, r7
 80124ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124b2:	4770      	bx	lr
 80124b4:	20002cec 	.word	0x20002cec
 80124b8:	20002d54 	.word	0x20002d54

080124bc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80124bc:	b480      	push	{r7}
 80124be:	b083      	sub	sp, #12
 80124c0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80124c2:	4b0b      	ldr	r3, [pc, #44]	@ (80124f0 <xTaskGetSchedulerState+0x34>)
 80124c4:	681b      	ldr	r3, [r3, #0]
 80124c6:	2b00      	cmp	r3, #0
 80124c8:	d102      	bne.n	80124d0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80124ca:	2301      	movs	r3, #1
 80124cc:	607b      	str	r3, [r7, #4]
 80124ce:	e008      	b.n	80124e2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80124d0:	4b08      	ldr	r3, [pc, #32]	@ (80124f4 <xTaskGetSchedulerState+0x38>)
 80124d2:	681b      	ldr	r3, [r3, #0]
 80124d4:	2b00      	cmp	r3, #0
 80124d6:	d102      	bne.n	80124de <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80124d8:	2302      	movs	r3, #2
 80124da:	607b      	str	r3, [r7, #4]
 80124dc:	e001      	b.n	80124e2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80124de:	2300      	movs	r3, #0
 80124e0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80124e2:	687b      	ldr	r3, [r7, #4]
	}
 80124e4:	4618      	mov	r0, r3
 80124e6:	370c      	adds	r7, #12
 80124e8:	46bd      	mov	sp, r7
 80124ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124ee:	4770      	bx	lr
 80124f0:	20002d40 	.word	0x20002d40
 80124f4:	20002d5c 	.word	0x20002d5c

080124f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80124f8:	b580      	push	{r7, lr}
 80124fa:	b086      	sub	sp, #24
 80124fc:	af00      	add	r7, sp, #0
 80124fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8012500:	687b      	ldr	r3, [r7, #4]
 8012502:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8012504:	2300      	movs	r3, #0
 8012506:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012508:	687b      	ldr	r3, [r7, #4]
 801250a:	2b00      	cmp	r3, #0
 801250c:	d058      	beq.n	80125c0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801250e:	4b2f      	ldr	r3, [pc, #188]	@ (80125cc <xTaskPriorityDisinherit+0xd4>)
 8012510:	681b      	ldr	r3, [r3, #0]
 8012512:	693a      	ldr	r2, [r7, #16]
 8012514:	429a      	cmp	r2, r3
 8012516:	d00b      	beq.n	8012530 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8012518:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801251c:	f383 8811 	msr	BASEPRI, r3
 8012520:	f3bf 8f6f 	isb	sy
 8012524:	f3bf 8f4f 	dsb	sy
 8012528:	60fb      	str	r3, [r7, #12]
}
 801252a:	bf00      	nop
 801252c:	bf00      	nop
 801252e:	e7fd      	b.n	801252c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8012530:	693b      	ldr	r3, [r7, #16]
 8012532:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012534:	2b00      	cmp	r3, #0
 8012536:	d10b      	bne.n	8012550 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8012538:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801253c:	f383 8811 	msr	BASEPRI, r3
 8012540:	f3bf 8f6f 	isb	sy
 8012544:	f3bf 8f4f 	dsb	sy
 8012548:	60bb      	str	r3, [r7, #8]
}
 801254a:	bf00      	nop
 801254c:	bf00      	nop
 801254e:	e7fd      	b.n	801254c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8012550:	693b      	ldr	r3, [r7, #16]
 8012552:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012554:	1e5a      	subs	r2, r3, #1
 8012556:	693b      	ldr	r3, [r7, #16]
 8012558:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801255a:	693b      	ldr	r3, [r7, #16]
 801255c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801255e:	693b      	ldr	r3, [r7, #16]
 8012560:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012562:	429a      	cmp	r2, r3
 8012564:	d02c      	beq.n	80125c0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8012566:	693b      	ldr	r3, [r7, #16]
 8012568:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801256a:	2b00      	cmp	r3, #0
 801256c:	d128      	bne.n	80125c0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801256e:	693b      	ldr	r3, [r7, #16]
 8012570:	3304      	adds	r3, #4
 8012572:	4618      	mov	r0, r3
 8012574:	f7fe fbce 	bl	8010d14 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8012578:	693b      	ldr	r3, [r7, #16]
 801257a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801257c:	693b      	ldr	r3, [r7, #16]
 801257e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012580:	693b      	ldr	r3, [r7, #16]
 8012582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012584:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012588:	693b      	ldr	r3, [r7, #16]
 801258a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801258c:	693b      	ldr	r3, [r7, #16]
 801258e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012590:	4b0f      	ldr	r3, [pc, #60]	@ (80125d0 <xTaskPriorityDisinherit+0xd8>)
 8012592:	681b      	ldr	r3, [r3, #0]
 8012594:	429a      	cmp	r2, r3
 8012596:	d903      	bls.n	80125a0 <xTaskPriorityDisinherit+0xa8>
 8012598:	693b      	ldr	r3, [r7, #16]
 801259a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801259c:	4a0c      	ldr	r2, [pc, #48]	@ (80125d0 <xTaskPriorityDisinherit+0xd8>)
 801259e:	6013      	str	r3, [r2, #0]
 80125a0:	693b      	ldr	r3, [r7, #16]
 80125a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80125a4:	4613      	mov	r3, r2
 80125a6:	009b      	lsls	r3, r3, #2
 80125a8:	4413      	add	r3, r2
 80125aa:	009b      	lsls	r3, r3, #2
 80125ac:	4a09      	ldr	r2, [pc, #36]	@ (80125d4 <xTaskPriorityDisinherit+0xdc>)
 80125ae:	441a      	add	r2, r3
 80125b0:	693b      	ldr	r3, [r7, #16]
 80125b2:	3304      	adds	r3, #4
 80125b4:	4619      	mov	r1, r3
 80125b6:	4610      	mov	r0, r2
 80125b8:	f7fe fb4f 	bl	8010c5a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80125bc:	2301      	movs	r3, #1
 80125be:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80125c0:	697b      	ldr	r3, [r7, #20]
	}
 80125c2:	4618      	mov	r0, r3
 80125c4:	3718      	adds	r7, #24
 80125c6:	46bd      	mov	sp, r7
 80125c8:	bd80      	pop	{r7, pc}
 80125ca:	bf00      	nop
 80125cc:	20002860 	.word	0x20002860
 80125d0:	20002d3c 	.word	0x20002d3c
 80125d4:	20002864 	.word	0x20002864

080125d8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80125d8:	b580      	push	{r7, lr}
 80125da:	b084      	sub	sp, #16
 80125dc:	af00      	add	r7, sp, #0
 80125de:	6078      	str	r0, [r7, #4]
 80125e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80125e2:	4b21      	ldr	r3, [pc, #132]	@ (8012668 <prvAddCurrentTaskToDelayedList+0x90>)
 80125e4:	681b      	ldr	r3, [r3, #0]
 80125e6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80125e8:	4b20      	ldr	r3, [pc, #128]	@ (801266c <prvAddCurrentTaskToDelayedList+0x94>)
 80125ea:	681b      	ldr	r3, [r3, #0]
 80125ec:	3304      	adds	r3, #4
 80125ee:	4618      	mov	r0, r3
 80125f0:	f7fe fb90 	bl	8010d14 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80125fa:	d10a      	bne.n	8012612 <prvAddCurrentTaskToDelayedList+0x3a>
 80125fc:	683b      	ldr	r3, [r7, #0]
 80125fe:	2b00      	cmp	r3, #0
 8012600:	d007      	beq.n	8012612 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012602:	4b1a      	ldr	r3, [pc, #104]	@ (801266c <prvAddCurrentTaskToDelayedList+0x94>)
 8012604:	681b      	ldr	r3, [r3, #0]
 8012606:	3304      	adds	r3, #4
 8012608:	4619      	mov	r1, r3
 801260a:	4819      	ldr	r0, [pc, #100]	@ (8012670 <prvAddCurrentTaskToDelayedList+0x98>)
 801260c:	f7fe fb25 	bl	8010c5a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8012610:	e026      	b.n	8012660 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8012612:	68fa      	ldr	r2, [r7, #12]
 8012614:	687b      	ldr	r3, [r7, #4]
 8012616:	4413      	add	r3, r2
 8012618:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801261a:	4b14      	ldr	r3, [pc, #80]	@ (801266c <prvAddCurrentTaskToDelayedList+0x94>)
 801261c:	681b      	ldr	r3, [r3, #0]
 801261e:	68ba      	ldr	r2, [r7, #8]
 8012620:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8012622:	68ba      	ldr	r2, [r7, #8]
 8012624:	68fb      	ldr	r3, [r7, #12]
 8012626:	429a      	cmp	r2, r3
 8012628:	d209      	bcs.n	801263e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801262a:	4b12      	ldr	r3, [pc, #72]	@ (8012674 <prvAddCurrentTaskToDelayedList+0x9c>)
 801262c:	681a      	ldr	r2, [r3, #0]
 801262e:	4b0f      	ldr	r3, [pc, #60]	@ (801266c <prvAddCurrentTaskToDelayedList+0x94>)
 8012630:	681b      	ldr	r3, [r3, #0]
 8012632:	3304      	adds	r3, #4
 8012634:	4619      	mov	r1, r3
 8012636:	4610      	mov	r0, r2
 8012638:	f7fe fb33 	bl	8010ca2 <vListInsert>
}
 801263c:	e010      	b.n	8012660 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801263e:	4b0e      	ldr	r3, [pc, #56]	@ (8012678 <prvAddCurrentTaskToDelayedList+0xa0>)
 8012640:	681a      	ldr	r2, [r3, #0]
 8012642:	4b0a      	ldr	r3, [pc, #40]	@ (801266c <prvAddCurrentTaskToDelayedList+0x94>)
 8012644:	681b      	ldr	r3, [r3, #0]
 8012646:	3304      	adds	r3, #4
 8012648:	4619      	mov	r1, r3
 801264a:	4610      	mov	r0, r2
 801264c:	f7fe fb29 	bl	8010ca2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8012650:	4b0a      	ldr	r3, [pc, #40]	@ (801267c <prvAddCurrentTaskToDelayedList+0xa4>)
 8012652:	681b      	ldr	r3, [r3, #0]
 8012654:	68ba      	ldr	r2, [r7, #8]
 8012656:	429a      	cmp	r2, r3
 8012658:	d202      	bcs.n	8012660 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801265a:	4a08      	ldr	r2, [pc, #32]	@ (801267c <prvAddCurrentTaskToDelayedList+0xa4>)
 801265c:	68bb      	ldr	r3, [r7, #8]
 801265e:	6013      	str	r3, [r2, #0]
}
 8012660:	bf00      	nop
 8012662:	3710      	adds	r7, #16
 8012664:	46bd      	mov	sp, r7
 8012666:	bd80      	pop	{r7, pc}
 8012668:	20002d38 	.word	0x20002d38
 801266c:	20002860 	.word	0x20002860
 8012670:	20002d20 	.word	0x20002d20
 8012674:	20002cf0 	.word	0x20002cf0
 8012678:	20002cec 	.word	0x20002cec
 801267c:	20002d54 	.word	0x20002d54

08012680 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8012680:	b580      	push	{r7, lr}
 8012682:	b08a      	sub	sp, #40	@ 0x28
 8012684:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8012686:	2300      	movs	r3, #0
 8012688:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801268a:	f000 fb13 	bl	8012cb4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801268e:	4b1d      	ldr	r3, [pc, #116]	@ (8012704 <xTimerCreateTimerTask+0x84>)
 8012690:	681b      	ldr	r3, [r3, #0]
 8012692:	2b00      	cmp	r3, #0
 8012694:	d021      	beq.n	80126da <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8012696:	2300      	movs	r3, #0
 8012698:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801269a:	2300      	movs	r3, #0
 801269c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801269e:	1d3a      	adds	r2, r7, #4
 80126a0:	f107 0108 	add.w	r1, r7, #8
 80126a4:	f107 030c 	add.w	r3, r7, #12
 80126a8:	4618      	mov	r0, r3
 80126aa:	f7fe fa8f 	bl	8010bcc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80126ae:	6879      	ldr	r1, [r7, #4]
 80126b0:	68bb      	ldr	r3, [r7, #8]
 80126b2:	68fa      	ldr	r2, [r7, #12]
 80126b4:	9202      	str	r2, [sp, #8]
 80126b6:	9301      	str	r3, [sp, #4]
 80126b8:	2302      	movs	r3, #2
 80126ba:	9300      	str	r3, [sp, #0]
 80126bc:	2300      	movs	r3, #0
 80126be:	460a      	mov	r2, r1
 80126c0:	4911      	ldr	r1, [pc, #68]	@ (8012708 <xTimerCreateTimerTask+0x88>)
 80126c2:	4812      	ldr	r0, [pc, #72]	@ (801270c <xTimerCreateTimerTask+0x8c>)
 80126c4:	f7ff f84a 	bl	801175c <xTaskCreateStatic>
 80126c8:	4603      	mov	r3, r0
 80126ca:	4a11      	ldr	r2, [pc, #68]	@ (8012710 <xTimerCreateTimerTask+0x90>)
 80126cc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80126ce:	4b10      	ldr	r3, [pc, #64]	@ (8012710 <xTimerCreateTimerTask+0x90>)
 80126d0:	681b      	ldr	r3, [r3, #0]
 80126d2:	2b00      	cmp	r3, #0
 80126d4:	d001      	beq.n	80126da <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80126d6:	2301      	movs	r3, #1
 80126d8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80126da:	697b      	ldr	r3, [r7, #20]
 80126dc:	2b00      	cmp	r3, #0
 80126de:	d10b      	bne.n	80126f8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80126e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126e4:	f383 8811 	msr	BASEPRI, r3
 80126e8:	f3bf 8f6f 	isb	sy
 80126ec:	f3bf 8f4f 	dsb	sy
 80126f0:	613b      	str	r3, [r7, #16]
}
 80126f2:	bf00      	nop
 80126f4:	bf00      	nop
 80126f6:	e7fd      	b.n	80126f4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80126f8:	697b      	ldr	r3, [r7, #20]
}
 80126fa:	4618      	mov	r0, r3
 80126fc:	3718      	adds	r7, #24
 80126fe:	46bd      	mov	sp, r7
 8012700:	bd80      	pop	{r7, pc}
 8012702:	bf00      	nop
 8012704:	20002d90 	.word	0x20002d90
 8012708:	080160b4 	.word	0x080160b4
 801270c:	0801284d 	.word	0x0801284d
 8012710:	20002d94 	.word	0x20002d94

08012714 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8012714:	b580      	push	{r7, lr}
 8012716:	b08a      	sub	sp, #40	@ 0x28
 8012718:	af00      	add	r7, sp, #0
 801271a:	60f8      	str	r0, [r7, #12]
 801271c:	60b9      	str	r1, [r7, #8]
 801271e:	607a      	str	r2, [r7, #4]
 8012720:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8012722:	2300      	movs	r3, #0
 8012724:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8012726:	68fb      	ldr	r3, [r7, #12]
 8012728:	2b00      	cmp	r3, #0
 801272a:	d10b      	bne.n	8012744 <xTimerGenericCommand+0x30>
	__asm volatile
 801272c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012730:	f383 8811 	msr	BASEPRI, r3
 8012734:	f3bf 8f6f 	isb	sy
 8012738:	f3bf 8f4f 	dsb	sy
 801273c:	623b      	str	r3, [r7, #32]
}
 801273e:	bf00      	nop
 8012740:	bf00      	nop
 8012742:	e7fd      	b.n	8012740 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8012744:	4b19      	ldr	r3, [pc, #100]	@ (80127ac <xTimerGenericCommand+0x98>)
 8012746:	681b      	ldr	r3, [r3, #0]
 8012748:	2b00      	cmp	r3, #0
 801274a:	d02a      	beq.n	80127a2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 801274c:	68bb      	ldr	r3, [r7, #8]
 801274e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8012750:	687b      	ldr	r3, [r7, #4]
 8012752:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8012754:	68fb      	ldr	r3, [r7, #12]
 8012756:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8012758:	68bb      	ldr	r3, [r7, #8]
 801275a:	2b05      	cmp	r3, #5
 801275c:	dc18      	bgt.n	8012790 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 801275e:	f7ff fead 	bl	80124bc <xTaskGetSchedulerState>
 8012762:	4603      	mov	r3, r0
 8012764:	2b02      	cmp	r3, #2
 8012766:	d109      	bne.n	801277c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8012768:	4b10      	ldr	r3, [pc, #64]	@ (80127ac <xTimerGenericCommand+0x98>)
 801276a:	6818      	ldr	r0, [r3, #0]
 801276c:	f107 0110 	add.w	r1, r7, #16
 8012770:	2300      	movs	r3, #0
 8012772:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012774:	f7fe fc02 	bl	8010f7c <xQueueGenericSend>
 8012778:	6278      	str	r0, [r7, #36]	@ 0x24
 801277a:	e012      	b.n	80127a2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 801277c:	4b0b      	ldr	r3, [pc, #44]	@ (80127ac <xTimerGenericCommand+0x98>)
 801277e:	6818      	ldr	r0, [r3, #0]
 8012780:	f107 0110 	add.w	r1, r7, #16
 8012784:	2300      	movs	r3, #0
 8012786:	2200      	movs	r2, #0
 8012788:	f7fe fbf8 	bl	8010f7c <xQueueGenericSend>
 801278c:	6278      	str	r0, [r7, #36]	@ 0x24
 801278e:	e008      	b.n	80127a2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8012790:	4b06      	ldr	r3, [pc, #24]	@ (80127ac <xTimerGenericCommand+0x98>)
 8012792:	6818      	ldr	r0, [r3, #0]
 8012794:	f107 0110 	add.w	r1, r7, #16
 8012798:	2300      	movs	r3, #0
 801279a:	683a      	ldr	r2, [r7, #0]
 801279c:	f7fe fcf0 	bl	8011180 <xQueueGenericSendFromISR>
 80127a0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80127a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80127a4:	4618      	mov	r0, r3
 80127a6:	3728      	adds	r7, #40	@ 0x28
 80127a8:	46bd      	mov	sp, r7
 80127aa:	bd80      	pop	{r7, pc}
 80127ac:	20002d90 	.word	0x20002d90

080127b0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80127b0:	b580      	push	{r7, lr}
 80127b2:	b088      	sub	sp, #32
 80127b4:	af02      	add	r7, sp, #8
 80127b6:	6078      	str	r0, [r7, #4]
 80127b8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80127ba:	4b23      	ldr	r3, [pc, #140]	@ (8012848 <prvProcessExpiredTimer+0x98>)
 80127bc:	681b      	ldr	r3, [r3, #0]
 80127be:	68db      	ldr	r3, [r3, #12]
 80127c0:	68db      	ldr	r3, [r3, #12]
 80127c2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80127c4:	697b      	ldr	r3, [r7, #20]
 80127c6:	3304      	adds	r3, #4
 80127c8:	4618      	mov	r0, r3
 80127ca:	f7fe faa3 	bl	8010d14 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80127ce:	697b      	ldr	r3, [r7, #20]
 80127d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80127d4:	f003 0304 	and.w	r3, r3, #4
 80127d8:	2b00      	cmp	r3, #0
 80127da:	d023      	beq.n	8012824 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80127dc:	697b      	ldr	r3, [r7, #20]
 80127de:	699a      	ldr	r2, [r3, #24]
 80127e0:	687b      	ldr	r3, [r7, #4]
 80127e2:	18d1      	adds	r1, r2, r3
 80127e4:	687b      	ldr	r3, [r7, #4]
 80127e6:	683a      	ldr	r2, [r7, #0]
 80127e8:	6978      	ldr	r0, [r7, #20]
 80127ea:	f000 f8d5 	bl	8012998 <prvInsertTimerInActiveList>
 80127ee:	4603      	mov	r3, r0
 80127f0:	2b00      	cmp	r3, #0
 80127f2:	d020      	beq.n	8012836 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80127f4:	2300      	movs	r3, #0
 80127f6:	9300      	str	r3, [sp, #0]
 80127f8:	2300      	movs	r3, #0
 80127fa:	687a      	ldr	r2, [r7, #4]
 80127fc:	2100      	movs	r1, #0
 80127fe:	6978      	ldr	r0, [r7, #20]
 8012800:	f7ff ff88 	bl	8012714 <xTimerGenericCommand>
 8012804:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8012806:	693b      	ldr	r3, [r7, #16]
 8012808:	2b00      	cmp	r3, #0
 801280a:	d114      	bne.n	8012836 <prvProcessExpiredTimer+0x86>
	__asm volatile
 801280c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012810:	f383 8811 	msr	BASEPRI, r3
 8012814:	f3bf 8f6f 	isb	sy
 8012818:	f3bf 8f4f 	dsb	sy
 801281c:	60fb      	str	r3, [r7, #12]
}
 801281e:	bf00      	nop
 8012820:	bf00      	nop
 8012822:	e7fd      	b.n	8012820 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012824:	697b      	ldr	r3, [r7, #20]
 8012826:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801282a:	f023 0301 	bic.w	r3, r3, #1
 801282e:	b2da      	uxtb	r2, r3
 8012830:	697b      	ldr	r3, [r7, #20]
 8012832:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012836:	697b      	ldr	r3, [r7, #20]
 8012838:	6a1b      	ldr	r3, [r3, #32]
 801283a:	6978      	ldr	r0, [r7, #20]
 801283c:	4798      	blx	r3
}
 801283e:	bf00      	nop
 8012840:	3718      	adds	r7, #24
 8012842:	46bd      	mov	sp, r7
 8012844:	bd80      	pop	{r7, pc}
 8012846:	bf00      	nop
 8012848:	20002d88 	.word	0x20002d88

0801284c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 801284c:	b580      	push	{r7, lr}
 801284e:	b084      	sub	sp, #16
 8012850:	af00      	add	r7, sp, #0
 8012852:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012854:	f107 0308 	add.w	r3, r7, #8
 8012858:	4618      	mov	r0, r3
 801285a:	f000 f859 	bl	8012910 <prvGetNextExpireTime>
 801285e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8012860:	68bb      	ldr	r3, [r7, #8]
 8012862:	4619      	mov	r1, r3
 8012864:	68f8      	ldr	r0, [r7, #12]
 8012866:	f000 f805 	bl	8012874 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 801286a:	f000 f8d7 	bl	8012a1c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801286e:	bf00      	nop
 8012870:	e7f0      	b.n	8012854 <prvTimerTask+0x8>
	...

08012874 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8012874:	b580      	push	{r7, lr}
 8012876:	b084      	sub	sp, #16
 8012878:	af00      	add	r7, sp, #0
 801287a:	6078      	str	r0, [r7, #4]
 801287c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 801287e:	f7ff fa1b 	bl	8011cb8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012882:	f107 0308 	add.w	r3, r7, #8
 8012886:	4618      	mov	r0, r3
 8012888:	f000 f866 	bl	8012958 <prvSampleTimeNow>
 801288c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 801288e:	68bb      	ldr	r3, [r7, #8]
 8012890:	2b00      	cmp	r3, #0
 8012892:	d130      	bne.n	80128f6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8012894:	683b      	ldr	r3, [r7, #0]
 8012896:	2b00      	cmp	r3, #0
 8012898:	d10a      	bne.n	80128b0 <prvProcessTimerOrBlockTask+0x3c>
 801289a:	687a      	ldr	r2, [r7, #4]
 801289c:	68fb      	ldr	r3, [r7, #12]
 801289e:	429a      	cmp	r2, r3
 80128a0:	d806      	bhi.n	80128b0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80128a2:	f7ff fa17 	bl	8011cd4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80128a6:	68f9      	ldr	r1, [r7, #12]
 80128a8:	6878      	ldr	r0, [r7, #4]
 80128aa:	f7ff ff81 	bl	80127b0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80128ae:	e024      	b.n	80128fa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80128b0:	683b      	ldr	r3, [r7, #0]
 80128b2:	2b00      	cmp	r3, #0
 80128b4:	d008      	beq.n	80128c8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80128b6:	4b13      	ldr	r3, [pc, #76]	@ (8012904 <prvProcessTimerOrBlockTask+0x90>)
 80128b8:	681b      	ldr	r3, [r3, #0]
 80128ba:	681b      	ldr	r3, [r3, #0]
 80128bc:	2b00      	cmp	r3, #0
 80128be:	d101      	bne.n	80128c4 <prvProcessTimerOrBlockTask+0x50>
 80128c0:	2301      	movs	r3, #1
 80128c2:	e000      	b.n	80128c6 <prvProcessTimerOrBlockTask+0x52>
 80128c4:	2300      	movs	r3, #0
 80128c6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80128c8:	4b0f      	ldr	r3, [pc, #60]	@ (8012908 <prvProcessTimerOrBlockTask+0x94>)
 80128ca:	6818      	ldr	r0, [r3, #0]
 80128cc:	687a      	ldr	r2, [r7, #4]
 80128ce:	68fb      	ldr	r3, [r7, #12]
 80128d0:	1ad3      	subs	r3, r2, r3
 80128d2:	683a      	ldr	r2, [r7, #0]
 80128d4:	4619      	mov	r1, r3
 80128d6:	f7fe ff0d 	bl	80116f4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80128da:	f7ff f9fb 	bl	8011cd4 <xTaskResumeAll>
 80128de:	4603      	mov	r3, r0
 80128e0:	2b00      	cmp	r3, #0
 80128e2:	d10a      	bne.n	80128fa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80128e4:	4b09      	ldr	r3, [pc, #36]	@ (801290c <prvProcessTimerOrBlockTask+0x98>)
 80128e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80128ea:	601a      	str	r2, [r3, #0]
 80128ec:	f3bf 8f4f 	dsb	sy
 80128f0:	f3bf 8f6f 	isb	sy
}
 80128f4:	e001      	b.n	80128fa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80128f6:	f7ff f9ed 	bl	8011cd4 <xTaskResumeAll>
}
 80128fa:	bf00      	nop
 80128fc:	3710      	adds	r7, #16
 80128fe:	46bd      	mov	sp, r7
 8012900:	bd80      	pop	{r7, pc}
 8012902:	bf00      	nop
 8012904:	20002d8c 	.word	0x20002d8c
 8012908:	20002d90 	.word	0x20002d90
 801290c:	e000ed04 	.word	0xe000ed04

08012910 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8012910:	b480      	push	{r7}
 8012912:	b085      	sub	sp, #20
 8012914:	af00      	add	r7, sp, #0
 8012916:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8012918:	4b0e      	ldr	r3, [pc, #56]	@ (8012954 <prvGetNextExpireTime+0x44>)
 801291a:	681b      	ldr	r3, [r3, #0]
 801291c:	681b      	ldr	r3, [r3, #0]
 801291e:	2b00      	cmp	r3, #0
 8012920:	d101      	bne.n	8012926 <prvGetNextExpireTime+0x16>
 8012922:	2201      	movs	r2, #1
 8012924:	e000      	b.n	8012928 <prvGetNextExpireTime+0x18>
 8012926:	2200      	movs	r2, #0
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 801292c:	687b      	ldr	r3, [r7, #4]
 801292e:	681b      	ldr	r3, [r3, #0]
 8012930:	2b00      	cmp	r3, #0
 8012932:	d105      	bne.n	8012940 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012934:	4b07      	ldr	r3, [pc, #28]	@ (8012954 <prvGetNextExpireTime+0x44>)
 8012936:	681b      	ldr	r3, [r3, #0]
 8012938:	68db      	ldr	r3, [r3, #12]
 801293a:	681b      	ldr	r3, [r3, #0]
 801293c:	60fb      	str	r3, [r7, #12]
 801293e:	e001      	b.n	8012944 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8012940:	2300      	movs	r3, #0
 8012942:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8012944:	68fb      	ldr	r3, [r7, #12]
}
 8012946:	4618      	mov	r0, r3
 8012948:	3714      	adds	r7, #20
 801294a:	46bd      	mov	sp, r7
 801294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012950:	4770      	bx	lr
 8012952:	bf00      	nop
 8012954:	20002d88 	.word	0x20002d88

08012958 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8012958:	b580      	push	{r7, lr}
 801295a:	b084      	sub	sp, #16
 801295c:	af00      	add	r7, sp, #0
 801295e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8012960:	f7ff fa56 	bl	8011e10 <xTaskGetTickCount>
 8012964:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8012966:	4b0b      	ldr	r3, [pc, #44]	@ (8012994 <prvSampleTimeNow+0x3c>)
 8012968:	681b      	ldr	r3, [r3, #0]
 801296a:	68fa      	ldr	r2, [r7, #12]
 801296c:	429a      	cmp	r2, r3
 801296e:	d205      	bcs.n	801297c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8012970:	f000 f93a 	bl	8012be8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	2201      	movs	r2, #1
 8012978:	601a      	str	r2, [r3, #0]
 801297a:	e002      	b.n	8012982 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 801297c:	687b      	ldr	r3, [r7, #4]
 801297e:	2200      	movs	r2, #0
 8012980:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8012982:	4a04      	ldr	r2, [pc, #16]	@ (8012994 <prvSampleTimeNow+0x3c>)
 8012984:	68fb      	ldr	r3, [r7, #12]
 8012986:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8012988:	68fb      	ldr	r3, [r7, #12]
}
 801298a:	4618      	mov	r0, r3
 801298c:	3710      	adds	r7, #16
 801298e:	46bd      	mov	sp, r7
 8012990:	bd80      	pop	{r7, pc}
 8012992:	bf00      	nop
 8012994:	20002d98 	.word	0x20002d98

08012998 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8012998:	b580      	push	{r7, lr}
 801299a:	b086      	sub	sp, #24
 801299c:	af00      	add	r7, sp, #0
 801299e:	60f8      	str	r0, [r7, #12]
 80129a0:	60b9      	str	r1, [r7, #8]
 80129a2:	607a      	str	r2, [r7, #4]
 80129a4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80129a6:	2300      	movs	r3, #0
 80129a8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80129aa:	68fb      	ldr	r3, [r7, #12]
 80129ac:	68ba      	ldr	r2, [r7, #8]
 80129ae:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80129b0:	68fb      	ldr	r3, [r7, #12]
 80129b2:	68fa      	ldr	r2, [r7, #12]
 80129b4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80129b6:	68ba      	ldr	r2, [r7, #8]
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	429a      	cmp	r2, r3
 80129bc:	d812      	bhi.n	80129e4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80129be:	687a      	ldr	r2, [r7, #4]
 80129c0:	683b      	ldr	r3, [r7, #0]
 80129c2:	1ad2      	subs	r2, r2, r3
 80129c4:	68fb      	ldr	r3, [r7, #12]
 80129c6:	699b      	ldr	r3, [r3, #24]
 80129c8:	429a      	cmp	r2, r3
 80129ca:	d302      	bcc.n	80129d2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80129cc:	2301      	movs	r3, #1
 80129ce:	617b      	str	r3, [r7, #20]
 80129d0:	e01b      	b.n	8012a0a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80129d2:	4b10      	ldr	r3, [pc, #64]	@ (8012a14 <prvInsertTimerInActiveList+0x7c>)
 80129d4:	681a      	ldr	r2, [r3, #0]
 80129d6:	68fb      	ldr	r3, [r7, #12]
 80129d8:	3304      	adds	r3, #4
 80129da:	4619      	mov	r1, r3
 80129dc:	4610      	mov	r0, r2
 80129de:	f7fe f960 	bl	8010ca2 <vListInsert>
 80129e2:	e012      	b.n	8012a0a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80129e4:	687a      	ldr	r2, [r7, #4]
 80129e6:	683b      	ldr	r3, [r7, #0]
 80129e8:	429a      	cmp	r2, r3
 80129ea:	d206      	bcs.n	80129fa <prvInsertTimerInActiveList+0x62>
 80129ec:	68ba      	ldr	r2, [r7, #8]
 80129ee:	683b      	ldr	r3, [r7, #0]
 80129f0:	429a      	cmp	r2, r3
 80129f2:	d302      	bcc.n	80129fa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80129f4:	2301      	movs	r3, #1
 80129f6:	617b      	str	r3, [r7, #20]
 80129f8:	e007      	b.n	8012a0a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80129fa:	4b07      	ldr	r3, [pc, #28]	@ (8012a18 <prvInsertTimerInActiveList+0x80>)
 80129fc:	681a      	ldr	r2, [r3, #0]
 80129fe:	68fb      	ldr	r3, [r7, #12]
 8012a00:	3304      	adds	r3, #4
 8012a02:	4619      	mov	r1, r3
 8012a04:	4610      	mov	r0, r2
 8012a06:	f7fe f94c 	bl	8010ca2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8012a0a:	697b      	ldr	r3, [r7, #20]
}
 8012a0c:	4618      	mov	r0, r3
 8012a0e:	3718      	adds	r7, #24
 8012a10:	46bd      	mov	sp, r7
 8012a12:	bd80      	pop	{r7, pc}
 8012a14:	20002d8c 	.word	0x20002d8c
 8012a18:	20002d88 	.word	0x20002d88

08012a1c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8012a1c:	b580      	push	{r7, lr}
 8012a1e:	b08e      	sub	sp, #56	@ 0x38
 8012a20:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012a22:	e0ce      	b.n	8012bc2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	2b00      	cmp	r3, #0
 8012a28:	da19      	bge.n	8012a5e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8012a2a:	1d3b      	adds	r3, r7, #4
 8012a2c:	3304      	adds	r3, #4
 8012a2e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8012a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a32:	2b00      	cmp	r3, #0
 8012a34:	d10b      	bne.n	8012a4e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8012a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a3a:	f383 8811 	msr	BASEPRI, r3
 8012a3e:	f3bf 8f6f 	isb	sy
 8012a42:	f3bf 8f4f 	dsb	sy
 8012a46:	61fb      	str	r3, [r7, #28]
}
 8012a48:	bf00      	nop
 8012a4a:	bf00      	nop
 8012a4c:	e7fd      	b.n	8012a4a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8012a4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a50:	681b      	ldr	r3, [r3, #0]
 8012a52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012a54:	6850      	ldr	r0, [r2, #4]
 8012a56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012a58:	6892      	ldr	r2, [r2, #8]
 8012a5a:	4611      	mov	r1, r2
 8012a5c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8012a5e:	687b      	ldr	r3, [r7, #4]
 8012a60:	2b00      	cmp	r3, #0
 8012a62:	f2c0 80ae 	blt.w	8012bc2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8012a66:	68fb      	ldr	r3, [r7, #12]
 8012a68:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8012a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a6c:	695b      	ldr	r3, [r3, #20]
 8012a6e:	2b00      	cmp	r3, #0
 8012a70:	d004      	beq.n	8012a7c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a74:	3304      	adds	r3, #4
 8012a76:	4618      	mov	r0, r3
 8012a78:	f7fe f94c 	bl	8010d14 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012a7c:	463b      	mov	r3, r7
 8012a7e:	4618      	mov	r0, r3
 8012a80:	f7ff ff6a 	bl	8012958 <prvSampleTimeNow>
 8012a84:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8012a86:	687b      	ldr	r3, [r7, #4]
 8012a88:	2b09      	cmp	r3, #9
 8012a8a:	f200 8097 	bhi.w	8012bbc <prvProcessReceivedCommands+0x1a0>
 8012a8e:	a201      	add	r2, pc, #4	@ (adr r2, 8012a94 <prvProcessReceivedCommands+0x78>)
 8012a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a94:	08012abd 	.word	0x08012abd
 8012a98:	08012abd 	.word	0x08012abd
 8012a9c:	08012abd 	.word	0x08012abd
 8012aa0:	08012b33 	.word	0x08012b33
 8012aa4:	08012b47 	.word	0x08012b47
 8012aa8:	08012b93 	.word	0x08012b93
 8012aac:	08012abd 	.word	0x08012abd
 8012ab0:	08012abd 	.word	0x08012abd
 8012ab4:	08012b33 	.word	0x08012b33
 8012ab8:	08012b47 	.word	0x08012b47
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012abe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012ac2:	f043 0301 	orr.w	r3, r3, #1
 8012ac6:	b2da      	uxtb	r2, r3
 8012ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012aca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8012ace:	68ba      	ldr	r2, [r7, #8]
 8012ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ad2:	699b      	ldr	r3, [r3, #24]
 8012ad4:	18d1      	adds	r1, r2, r3
 8012ad6:	68bb      	ldr	r3, [r7, #8]
 8012ad8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012ada:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012adc:	f7ff ff5c 	bl	8012998 <prvInsertTimerInActiveList>
 8012ae0:	4603      	mov	r3, r0
 8012ae2:	2b00      	cmp	r3, #0
 8012ae4:	d06c      	beq.n	8012bc0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ae8:	6a1b      	ldr	r3, [r3, #32]
 8012aea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012aec:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012af0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012af4:	f003 0304 	and.w	r3, r3, #4
 8012af8:	2b00      	cmp	r3, #0
 8012afa:	d061      	beq.n	8012bc0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8012afc:	68ba      	ldr	r2, [r7, #8]
 8012afe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b00:	699b      	ldr	r3, [r3, #24]
 8012b02:	441a      	add	r2, r3
 8012b04:	2300      	movs	r3, #0
 8012b06:	9300      	str	r3, [sp, #0]
 8012b08:	2300      	movs	r3, #0
 8012b0a:	2100      	movs	r1, #0
 8012b0c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012b0e:	f7ff fe01 	bl	8012714 <xTimerGenericCommand>
 8012b12:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8012b14:	6a3b      	ldr	r3, [r7, #32]
 8012b16:	2b00      	cmp	r3, #0
 8012b18:	d152      	bne.n	8012bc0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8012b1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b1e:	f383 8811 	msr	BASEPRI, r3
 8012b22:	f3bf 8f6f 	isb	sy
 8012b26:	f3bf 8f4f 	dsb	sy
 8012b2a:	61bb      	str	r3, [r7, #24]
}
 8012b2c:	bf00      	nop
 8012b2e:	bf00      	nop
 8012b30:	e7fd      	b.n	8012b2e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012b32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012b38:	f023 0301 	bic.w	r3, r3, #1
 8012b3c:	b2da      	uxtb	r2, r3
 8012b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b40:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8012b44:	e03d      	b.n	8012bc2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012b4c:	f043 0301 	orr.w	r3, r3, #1
 8012b50:	b2da      	uxtb	r2, r3
 8012b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b54:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8012b58:	68ba      	ldr	r2, [r7, #8]
 8012b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b5c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8012b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b60:	699b      	ldr	r3, [r3, #24]
 8012b62:	2b00      	cmp	r3, #0
 8012b64:	d10b      	bne.n	8012b7e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8012b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b6a:	f383 8811 	msr	BASEPRI, r3
 8012b6e:	f3bf 8f6f 	isb	sy
 8012b72:	f3bf 8f4f 	dsb	sy
 8012b76:	617b      	str	r3, [r7, #20]
}
 8012b78:	bf00      	nop
 8012b7a:	bf00      	nop
 8012b7c:	e7fd      	b.n	8012b7a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8012b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b80:	699a      	ldr	r2, [r3, #24]
 8012b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b84:	18d1      	adds	r1, r2, r3
 8012b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012b8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012b8c:	f7ff ff04 	bl	8012998 <prvInsertTimerInActiveList>
					break;
 8012b90:	e017      	b.n	8012bc2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8012b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012b98:	f003 0302 	and.w	r3, r3, #2
 8012b9c:	2b00      	cmp	r3, #0
 8012b9e:	d103      	bne.n	8012ba8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8012ba0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012ba2:	f000 fc01 	bl	80133a8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8012ba6:	e00c      	b.n	8012bc2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012baa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012bae:	f023 0301 	bic.w	r3, r3, #1
 8012bb2:	b2da      	uxtb	r2, r3
 8012bb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012bb6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8012bba:	e002      	b.n	8012bc2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8012bbc:	bf00      	nop
 8012bbe:	e000      	b.n	8012bc2 <prvProcessReceivedCommands+0x1a6>
					break;
 8012bc0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012bc2:	4b08      	ldr	r3, [pc, #32]	@ (8012be4 <prvProcessReceivedCommands+0x1c8>)
 8012bc4:	681b      	ldr	r3, [r3, #0]
 8012bc6:	1d39      	adds	r1, r7, #4
 8012bc8:	2200      	movs	r2, #0
 8012bca:	4618      	mov	r0, r3
 8012bcc:	f7fe fb76 	bl	80112bc <xQueueReceive>
 8012bd0:	4603      	mov	r3, r0
 8012bd2:	2b00      	cmp	r3, #0
 8012bd4:	f47f af26 	bne.w	8012a24 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8012bd8:	bf00      	nop
 8012bda:	bf00      	nop
 8012bdc:	3730      	adds	r7, #48	@ 0x30
 8012bde:	46bd      	mov	sp, r7
 8012be0:	bd80      	pop	{r7, pc}
 8012be2:	bf00      	nop
 8012be4:	20002d90 	.word	0x20002d90

08012be8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8012be8:	b580      	push	{r7, lr}
 8012bea:	b088      	sub	sp, #32
 8012bec:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012bee:	e049      	b.n	8012c84 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012bf0:	4b2e      	ldr	r3, [pc, #184]	@ (8012cac <prvSwitchTimerLists+0xc4>)
 8012bf2:	681b      	ldr	r3, [r3, #0]
 8012bf4:	68db      	ldr	r3, [r3, #12]
 8012bf6:	681b      	ldr	r3, [r3, #0]
 8012bf8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012bfa:	4b2c      	ldr	r3, [pc, #176]	@ (8012cac <prvSwitchTimerLists+0xc4>)
 8012bfc:	681b      	ldr	r3, [r3, #0]
 8012bfe:	68db      	ldr	r3, [r3, #12]
 8012c00:	68db      	ldr	r3, [r3, #12]
 8012c02:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012c04:	68fb      	ldr	r3, [r7, #12]
 8012c06:	3304      	adds	r3, #4
 8012c08:	4618      	mov	r0, r3
 8012c0a:	f7fe f883 	bl	8010d14 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012c0e:	68fb      	ldr	r3, [r7, #12]
 8012c10:	6a1b      	ldr	r3, [r3, #32]
 8012c12:	68f8      	ldr	r0, [r7, #12]
 8012c14:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012c16:	68fb      	ldr	r3, [r7, #12]
 8012c18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012c1c:	f003 0304 	and.w	r3, r3, #4
 8012c20:	2b00      	cmp	r3, #0
 8012c22:	d02f      	beq.n	8012c84 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012c24:	68fb      	ldr	r3, [r7, #12]
 8012c26:	699b      	ldr	r3, [r3, #24]
 8012c28:	693a      	ldr	r2, [r7, #16]
 8012c2a:	4413      	add	r3, r2
 8012c2c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8012c2e:	68ba      	ldr	r2, [r7, #8]
 8012c30:	693b      	ldr	r3, [r7, #16]
 8012c32:	429a      	cmp	r2, r3
 8012c34:	d90e      	bls.n	8012c54 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8012c36:	68fb      	ldr	r3, [r7, #12]
 8012c38:	68ba      	ldr	r2, [r7, #8]
 8012c3a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012c3c:	68fb      	ldr	r3, [r7, #12]
 8012c3e:	68fa      	ldr	r2, [r7, #12]
 8012c40:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012c42:	4b1a      	ldr	r3, [pc, #104]	@ (8012cac <prvSwitchTimerLists+0xc4>)
 8012c44:	681a      	ldr	r2, [r3, #0]
 8012c46:	68fb      	ldr	r3, [r7, #12]
 8012c48:	3304      	adds	r3, #4
 8012c4a:	4619      	mov	r1, r3
 8012c4c:	4610      	mov	r0, r2
 8012c4e:	f7fe f828 	bl	8010ca2 <vListInsert>
 8012c52:	e017      	b.n	8012c84 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012c54:	2300      	movs	r3, #0
 8012c56:	9300      	str	r3, [sp, #0]
 8012c58:	2300      	movs	r3, #0
 8012c5a:	693a      	ldr	r2, [r7, #16]
 8012c5c:	2100      	movs	r1, #0
 8012c5e:	68f8      	ldr	r0, [r7, #12]
 8012c60:	f7ff fd58 	bl	8012714 <xTimerGenericCommand>
 8012c64:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	2b00      	cmp	r3, #0
 8012c6a:	d10b      	bne.n	8012c84 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8012c6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c70:	f383 8811 	msr	BASEPRI, r3
 8012c74:	f3bf 8f6f 	isb	sy
 8012c78:	f3bf 8f4f 	dsb	sy
 8012c7c:	603b      	str	r3, [r7, #0]
}
 8012c7e:	bf00      	nop
 8012c80:	bf00      	nop
 8012c82:	e7fd      	b.n	8012c80 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012c84:	4b09      	ldr	r3, [pc, #36]	@ (8012cac <prvSwitchTimerLists+0xc4>)
 8012c86:	681b      	ldr	r3, [r3, #0]
 8012c88:	681b      	ldr	r3, [r3, #0]
 8012c8a:	2b00      	cmp	r3, #0
 8012c8c:	d1b0      	bne.n	8012bf0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8012c8e:	4b07      	ldr	r3, [pc, #28]	@ (8012cac <prvSwitchTimerLists+0xc4>)
 8012c90:	681b      	ldr	r3, [r3, #0]
 8012c92:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8012c94:	4b06      	ldr	r3, [pc, #24]	@ (8012cb0 <prvSwitchTimerLists+0xc8>)
 8012c96:	681b      	ldr	r3, [r3, #0]
 8012c98:	4a04      	ldr	r2, [pc, #16]	@ (8012cac <prvSwitchTimerLists+0xc4>)
 8012c9a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8012c9c:	4a04      	ldr	r2, [pc, #16]	@ (8012cb0 <prvSwitchTimerLists+0xc8>)
 8012c9e:	697b      	ldr	r3, [r7, #20]
 8012ca0:	6013      	str	r3, [r2, #0]
}
 8012ca2:	bf00      	nop
 8012ca4:	3718      	adds	r7, #24
 8012ca6:	46bd      	mov	sp, r7
 8012ca8:	bd80      	pop	{r7, pc}
 8012caa:	bf00      	nop
 8012cac:	20002d88 	.word	0x20002d88
 8012cb0:	20002d8c 	.word	0x20002d8c

08012cb4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8012cb4:	b580      	push	{r7, lr}
 8012cb6:	b082      	sub	sp, #8
 8012cb8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8012cba:	f000 f97f 	bl	8012fbc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8012cbe:	4b15      	ldr	r3, [pc, #84]	@ (8012d14 <prvCheckForValidListAndQueue+0x60>)
 8012cc0:	681b      	ldr	r3, [r3, #0]
 8012cc2:	2b00      	cmp	r3, #0
 8012cc4:	d120      	bne.n	8012d08 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8012cc6:	4814      	ldr	r0, [pc, #80]	@ (8012d18 <prvCheckForValidListAndQueue+0x64>)
 8012cc8:	f7fd ff9a 	bl	8010c00 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8012ccc:	4813      	ldr	r0, [pc, #76]	@ (8012d1c <prvCheckForValidListAndQueue+0x68>)
 8012cce:	f7fd ff97 	bl	8010c00 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8012cd2:	4b13      	ldr	r3, [pc, #76]	@ (8012d20 <prvCheckForValidListAndQueue+0x6c>)
 8012cd4:	4a10      	ldr	r2, [pc, #64]	@ (8012d18 <prvCheckForValidListAndQueue+0x64>)
 8012cd6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8012cd8:	4b12      	ldr	r3, [pc, #72]	@ (8012d24 <prvCheckForValidListAndQueue+0x70>)
 8012cda:	4a10      	ldr	r2, [pc, #64]	@ (8012d1c <prvCheckForValidListAndQueue+0x68>)
 8012cdc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8012cde:	2300      	movs	r3, #0
 8012ce0:	9300      	str	r3, [sp, #0]
 8012ce2:	4b11      	ldr	r3, [pc, #68]	@ (8012d28 <prvCheckForValidListAndQueue+0x74>)
 8012ce4:	4a11      	ldr	r2, [pc, #68]	@ (8012d2c <prvCheckForValidListAndQueue+0x78>)
 8012ce6:	2110      	movs	r1, #16
 8012ce8:	200a      	movs	r0, #10
 8012cea:	f7fe f8a7 	bl	8010e3c <xQueueGenericCreateStatic>
 8012cee:	4603      	mov	r3, r0
 8012cf0:	4a08      	ldr	r2, [pc, #32]	@ (8012d14 <prvCheckForValidListAndQueue+0x60>)
 8012cf2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8012cf4:	4b07      	ldr	r3, [pc, #28]	@ (8012d14 <prvCheckForValidListAndQueue+0x60>)
 8012cf6:	681b      	ldr	r3, [r3, #0]
 8012cf8:	2b00      	cmp	r3, #0
 8012cfa:	d005      	beq.n	8012d08 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8012cfc:	4b05      	ldr	r3, [pc, #20]	@ (8012d14 <prvCheckForValidListAndQueue+0x60>)
 8012cfe:	681b      	ldr	r3, [r3, #0]
 8012d00:	490b      	ldr	r1, [pc, #44]	@ (8012d30 <prvCheckForValidListAndQueue+0x7c>)
 8012d02:	4618      	mov	r0, r3
 8012d04:	f7fe fccc 	bl	80116a0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012d08:	f000 f98a 	bl	8013020 <vPortExitCritical>
}
 8012d0c:	bf00      	nop
 8012d0e:	46bd      	mov	sp, r7
 8012d10:	bd80      	pop	{r7, pc}
 8012d12:	bf00      	nop
 8012d14:	20002d90 	.word	0x20002d90
 8012d18:	20002d60 	.word	0x20002d60
 8012d1c:	20002d74 	.word	0x20002d74
 8012d20:	20002d88 	.word	0x20002d88
 8012d24:	20002d8c 	.word	0x20002d8c
 8012d28:	20002e3c 	.word	0x20002e3c
 8012d2c:	20002d9c 	.word	0x20002d9c
 8012d30:	080160bc 	.word	0x080160bc

08012d34 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8012d34:	b480      	push	{r7}
 8012d36:	b085      	sub	sp, #20
 8012d38:	af00      	add	r7, sp, #0
 8012d3a:	60f8      	str	r0, [r7, #12]
 8012d3c:	60b9      	str	r1, [r7, #8]
 8012d3e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8012d40:	68fb      	ldr	r3, [r7, #12]
 8012d42:	3b04      	subs	r3, #4
 8012d44:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8012d46:	68fb      	ldr	r3, [r7, #12]
 8012d48:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8012d4c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012d4e:	68fb      	ldr	r3, [r7, #12]
 8012d50:	3b04      	subs	r3, #4
 8012d52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8012d54:	68bb      	ldr	r3, [r7, #8]
 8012d56:	f023 0201 	bic.w	r2, r3, #1
 8012d5a:	68fb      	ldr	r3, [r7, #12]
 8012d5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012d5e:	68fb      	ldr	r3, [r7, #12]
 8012d60:	3b04      	subs	r3, #4
 8012d62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8012d64:	4a0c      	ldr	r2, [pc, #48]	@ (8012d98 <pxPortInitialiseStack+0x64>)
 8012d66:	68fb      	ldr	r3, [r7, #12]
 8012d68:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8012d6a:	68fb      	ldr	r3, [r7, #12]
 8012d6c:	3b14      	subs	r3, #20
 8012d6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8012d70:	687a      	ldr	r2, [r7, #4]
 8012d72:	68fb      	ldr	r3, [r7, #12]
 8012d74:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8012d76:	68fb      	ldr	r3, [r7, #12]
 8012d78:	3b04      	subs	r3, #4
 8012d7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8012d7c:	68fb      	ldr	r3, [r7, #12]
 8012d7e:	f06f 0202 	mvn.w	r2, #2
 8012d82:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8012d84:	68fb      	ldr	r3, [r7, #12]
 8012d86:	3b20      	subs	r3, #32
 8012d88:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8012d8a:	68fb      	ldr	r3, [r7, #12]
}
 8012d8c:	4618      	mov	r0, r3
 8012d8e:	3714      	adds	r7, #20
 8012d90:	46bd      	mov	sp, r7
 8012d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d96:	4770      	bx	lr
 8012d98:	08012d9d 	.word	0x08012d9d

08012d9c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8012d9c:	b480      	push	{r7}
 8012d9e:	b085      	sub	sp, #20
 8012da0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8012da2:	2300      	movs	r3, #0
 8012da4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8012da6:	4b13      	ldr	r3, [pc, #76]	@ (8012df4 <prvTaskExitError+0x58>)
 8012da8:	681b      	ldr	r3, [r3, #0]
 8012daa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012dae:	d00b      	beq.n	8012dc8 <prvTaskExitError+0x2c>
	__asm volatile
 8012db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012db4:	f383 8811 	msr	BASEPRI, r3
 8012db8:	f3bf 8f6f 	isb	sy
 8012dbc:	f3bf 8f4f 	dsb	sy
 8012dc0:	60fb      	str	r3, [r7, #12]
}
 8012dc2:	bf00      	nop
 8012dc4:	bf00      	nop
 8012dc6:	e7fd      	b.n	8012dc4 <prvTaskExitError+0x28>
	__asm volatile
 8012dc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012dcc:	f383 8811 	msr	BASEPRI, r3
 8012dd0:	f3bf 8f6f 	isb	sy
 8012dd4:	f3bf 8f4f 	dsb	sy
 8012dd8:	60bb      	str	r3, [r7, #8]
}
 8012dda:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8012ddc:	bf00      	nop
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	2b00      	cmp	r3, #0
 8012de2:	d0fc      	beq.n	8012dde <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8012de4:	bf00      	nop
 8012de6:	bf00      	nop
 8012de8:	3714      	adds	r7, #20
 8012dea:	46bd      	mov	sp, r7
 8012dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012df0:	4770      	bx	lr
 8012df2:	bf00      	nop
 8012df4:	20000010 	.word	0x20000010
	...

08012e00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8012e00:	4b07      	ldr	r3, [pc, #28]	@ (8012e20 <pxCurrentTCBConst2>)
 8012e02:	6819      	ldr	r1, [r3, #0]
 8012e04:	6808      	ldr	r0, [r1, #0]
 8012e06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e0a:	f380 8809 	msr	PSP, r0
 8012e0e:	f3bf 8f6f 	isb	sy
 8012e12:	f04f 0000 	mov.w	r0, #0
 8012e16:	f380 8811 	msr	BASEPRI, r0
 8012e1a:	4770      	bx	lr
 8012e1c:	f3af 8000 	nop.w

08012e20 <pxCurrentTCBConst2>:
 8012e20:	20002860 	.word	0x20002860
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8012e24:	bf00      	nop
 8012e26:	bf00      	nop

08012e28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8012e28:	4808      	ldr	r0, [pc, #32]	@ (8012e4c <prvPortStartFirstTask+0x24>)
 8012e2a:	6800      	ldr	r0, [r0, #0]
 8012e2c:	6800      	ldr	r0, [r0, #0]
 8012e2e:	f380 8808 	msr	MSP, r0
 8012e32:	f04f 0000 	mov.w	r0, #0
 8012e36:	f380 8814 	msr	CONTROL, r0
 8012e3a:	b662      	cpsie	i
 8012e3c:	b661      	cpsie	f
 8012e3e:	f3bf 8f4f 	dsb	sy
 8012e42:	f3bf 8f6f 	isb	sy
 8012e46:	df00      	svc	0
 8012e48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8012e4a:	bf00      	nop
 8012e4c:	e000ed08 	.word	0xe000ed08

08012e50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8012e50:	b580      	push	{r7, lr}
 8012e52:	b088      	sub	sp, #32
 8012e54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8012e56:	4b50      	ldr	r3, [pc, #320]	@ (8012f98 <xPortStartScheduler+0x148>)
 8012e58:	681b      	ldr	r3, [r3, #0]
 8012e5a:	4a50      	ldr	r2, [pc, #320]	@ (8012f9c <xPortStartScheduler+0x14c>)
 8012e5c:	4293      	cmp	r3, r2
 8012e5e:	d10b      	bne.n	8012e78 <xPortStartScheduler+0x28>
	__asm volatile
 8012e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e64:	f383 8811 	msr	BASEPRI, r3
 8012e68:	f3bf 8f6f 	isb	sy
 8012e6c:	f3bf 8f4f 	dsb	sy
 8012e70:	617b      	str	r3, [r7, #20]
}
 8012e72:	bf00      	nop
 8012e74:	bf00      	nop
 8012e76:	e7fd      	b.n	8012e74 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8012e78:	4b47      	ldr	r3, [pc, #284]	@ (8012f98 <xPortStartScheduler+0x148>)
 8012e7a:	681b      	ldr	r3, [r3, #0]
 8012e7c:	4a48      	ldr	r2, [pc, #288]	@ (8012fa0 <xPortStartScheduler+0x150>)
 8012e7e:	4293      	cmp	r3, r2
 8012e80:	d10b      	bne.n	8012e9a <xPortStartScheduler+0x4a>
	__asm volatile
 8012e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e86:	f383 8811 	msr	BASEPRI, r3
 8012e8a:	f3bf 8f6f 	isb	sy
 8012e8e:	f3bf 8f4f 	dsb	sy
 8012e92:	61bb      	str	r3, [r7, #24]
}
 8012e94:	bf00      	nop
 8012e96:	bf00      	nop
 8012e98:	e7fd      	b.n	8012e96 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8012e9a:	4b42      	ldr	r3, [pc, #264]	@ (8012fa4 <xPortStartScheduler+0x154>)
 8012e9c:	61fb      	str	r3, [r7, #28]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8012e9e:	69fb      	ldr	r3, [r7, #28]
 8012ea0:	781b      	ldrb	r3, [r3, #0]
 8012ea2:	b2db      	uxtb	r3, r3
 8012ea4:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8012ea6:	69fb      	ldr	r3, [r7, #28]
 8012ea8:	22ff      	movs	r2, #255	@ 0xff
 8012eaa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8012eac:	69fb      	ldr	r3, [r7, #28]
 8012eae:	781b      	ldrb	r3, [r3, #0]
 8012eb0:	b2db      	uxtb	r3, r3
 8012eb2:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8012eb4:	79fb      	ldrb	r3, [r7, #7]
 8012eb6:	b2db      	uxtb	r3, r3
 8012eb8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8012ebc:	b2da      	uxtb	r2, r3
 8012ebe:	4b3a      	ldr	r3, [pc, #232]	@ (8012fa8 <xPortStartScheduler+0x158>)
 8012ec0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8012ec2:	4b3a      	ldr	r3, [pc, #232]	@ (8012fac <xPortStartScheduler+0x15c>)
 8012ec4:	2207      	movs	r2, #7
 8012ec6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8012ec8:	e009      	b.n	8012ede <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8012eca:	4b38      	ldr	r3, [pc, #224]	@ (8012fac <xPortStartScheduler+0x15c>)
 8012ecc:	681b      	ldr	r3, [r3, #0]
 8012ece:	3b01      	subs	r3, #1
 8012ed0:	4a36      	ldr	r2, [pc, #216]	@ (8012fac <xPortStartScheduler+0x15c>)
 8012ed2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8012ed4:	79fb      	ldrb	r3, [r7, #7]
 8012ed6:	b2db      	uxtb	r3, r3
 8012ed8:	005b      	lsls	r3, r3, #1
 8012eda:	b2db      	uxtb	r3, r3
 8012edc:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8012ede:	79fb      	ldrb	r3, [r7, #7]
 8012ee0:	b2db      	uxtb	r3, r3
 8012ee2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012ee6:	2b80      	cmp	r3, #128	@ 0x80
 8012ee8:	d0ef      	beq.n	8012eca <xPortStartScheduler+0x7a>
		#ifdef __NVIC_PRIO_BITS
		{
			/* Check the CMSIS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 8012eea:	4b30      	ldr	r3, [pc, #192]	@ (8012fac <xPortStartScheduler+0x15c>)
 8012eec:	681b      	ldr	r3, [r3, #0]
 8012eee:	f1c3 0307 	rsb	r3, r3, #7
 8012ef2:	2b04      	cmp	r3, #4
 8012ef4:	d00b      	beq.n	8012f0e <xPortStartScheduler+0xbe>
	__asm volatile
 8012ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012efa:	f383 8811 	msr	BASEPRI, r3
 8012efe:	f3bf 8f6f 	isb	sy
 8012f02:	f3bf 8f4f 	dsb	sy
 8012f06:	613b      	str	r3, [r7, #16]
}
 8012f08:	bf00      	nop
 8012f0a:	bf00      	nop
 8012f0c:	e7fd      	b.n	8012f0a <xPortStartScheduler+0xba>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8012f0e:	4b27      	ldr	r3, [pc, #156]	@ (8012fac <xPortStartScheduler+0x15c>)
 8012f10:	681b      	ldr	r3, [r3, #0]
 8012f12:	f1c3 0307 	rsb	r3, r3, #7
 8012f16:	2b04      	cmp	r3, #4
 8012f18:	d00b      	beq.n	8012f32 <xPortStartScheduler+0xe2>
	__asm volatile
 8012f1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f1e:	f383 8811 	msr	BASEPRI, r3
 8012f22:	f3bf 8f6f 	isb	sy
 8012f26:	f3bf 8f4f 	dsb	sy
 8012f2a:	60fb      	str	r3, [r7, #12]
}
 8012f2c:	bf00      	nop
 8012f2e:	bf00      	nop
 8012f30:	e7fd      	b.n	8012f2e <xPortStartScheduler+0xde>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8012f32:	4b1e      	ldr	r3, [pc, #120]	@ (8012fac <xPortStartScheduler+0x15c>)
 8012f34:	681b      	ldr	r3, [r3, #0]
 8012f36:	021b      	lsls	r3, r3, #8
 8012f38:	4a1c      	ldr	r2, [pc, #112]	@ (8012fac <xPortStartScheduler+0x15c>)
 8012f3a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8012f3c:	4b1b      	ldr	r3, [pc, #108]	@ (8012fac <xPortStartScheduler+0x15c>)
 8012f3e:	681b      	ldr	r3, [r3, #0]
 8012f40:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8012f44:	4a19      	ldr	r2, [pc, #100]	@ (8012fac <xPortStartScheduler+0x15c>)
 8012f46:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8012f48:	68bb      	ldr	r3, [r7, #8]
 8012f4a:	b2da      	uxtb	r2, r3
 8012f4c:	69fb      	ldr	r3, [r7, #28]
 8012f4e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8012f50:	4b17      	ldr	r3, [pc, #92]	@ (8012fb0 <xPortStartScheduler+0x160>)
 8012f52:	681b      	ldr	r3, [r3, #0]
 8012f54:	4a16      	ldr	r2, [pc, #88]	@ (8012fb0 <xPortStartScheduler+0x160>)
 8012f56:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8012f5a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8012f5c:	4b14      	ldr	r3, [pc, #80]	@ (8012fb0 <xPortStartScheduler+0x160>)
 8012f5e:	681b      	ldr	r3, [r3, #0]
 8012f60:	4a13      	ldr	r2, [pc, #76]	@ (8012fb0 <xPortStartScheduler+0x160>)
 8012f62:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8012f66:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8012f68:	f000 f8e0 	bl	801312c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8012f6c:	4b11      	ldr	r3, [pc, #68]	@ (8012fb4 <xPortStartScheduler+0x164>)
 8012f6e:	2200      	movs	r2, #0
 8012f70:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8012f72:	f000 f8ff 	bl	8013174 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8012f76:	4b10      	ldr	r3, [pc, #64]	@ (8012fb8 <xPortStartScheduler+0x168>)
 8012f78:	681b      	ldr	r3, [r3, #0]
 8012f7a:	4a0f      	ldr	r2, [pc, #60]	@ (8012fb8 <xPortStartScheduler+0x168>)
 8012f7c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8012f80:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8012f82:	f7ff ff51 	bl	8012e28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8012f86:	f7ff f80d 	bl	8011fa4 <vTaskSwitchContext>
	prvTaskExitError();
 8012f8a:	f7ff ff07 	bl	8012d9c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8012f8e:	2300      	movs	r3, #0
}
 8012f90:	4618      	mov	r0, r3
 8012f92:	3720      	adds	r7, #32
 8012f94:	46bd      	mov	sp, r7
 8012f96:	bd80      	pop	{r7, pc}
 8012f98:	e000ed00 	.word	0xe000ed00
 8012f9c:	410fc271 	.word	0x410fc271
 8012fa0:	410fc270 	.word	0x410fc270
 8012fa4:	e000e400 	.word	0xe000e400
 8012fa8:	20002e8c 	.word	0x20002e8c
 8012fac:	20002e90 	.word	0x20002e90
 8012fb0:	e000ed20 	.word	0xe000ed20
 8012fb4:	20000010 	.word	0x20000010
 8012fb8:	e000ef34 	.word	0xe000ef34

08012fbc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8012fbc:	b480      	push	{r7}
 8012fbe:	b083      	sub	sp, #12
 8012fc0:	af00      	add	r7, sp, #0
	__asm volatile
 8012fc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012fc6:	f383 8811 	msr	BASEPRI, r3
 8012fca:	f3bf 8f6f 	isb	sy
 8012fce:	f3bf 8f4f 	dsb	sy
 8012fd2:	607b      	str	r3, [r7, #4]
}
 8012fd4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8012fd6:	4b10      	ldr	r3, [pc, #64]	@ (8013018 <vPortEnterCritical+0x5c>)
 8012fd8:	681b      	ldr	r3, [r3, #0]
 8012fda:	3301      	adds	r3, #1
 8012fdc:	4a0e      	ldr	r2, [pc, #56]	@ (8013018 <vPortEnterCritical+0x5c>)
 8012fde:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8012fe0:	4b0d      	ldr	r3, [pc, #52]	@ (8013018 <vPortEnterCritical+0x5c>)
 8012fe2:	681b      	ldr	r3, [r3, #0]
 8012fe4:	2b01      	cmp	r3, #1
 8012fe6:	d110      	bne.n	801300a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8012fe8:	4b0c      	ldr	r3, [pc, #48]	@ (801301c <vPortEnterCritical+0x60>)
 8012fea:	681b      	ldr	r3, [r3, #0]
 8012fec:	b2db      	uxtb	r3, r3
 8012fee:	2b00      	cmp	r3, #0
 8012ff0:	d00b      	beq.n	801300a <vPortEnterCritical+0x4e>
	__asm volatile
 8012ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ff6:	f383 8811 	msr	BASEPRI, r3
 8012ffa:	f3bf 8f6f 	isb	sy
 8012ffe:	f3bf 8f4f 	dsb	sy
 8013002:	603b      	str	r3, [r7, #0]
}
 8013004:	bf00      	nop
 8013006:	bf00      	nop
 8013008:	e7fd      	b.n	8013006 <vPortEnterCritical+0x4a>
	}
}
 801300a:	bf00      	nop
 801300c:	370c      	adds	r7, #12
 801300e:	46bd      	mov	sp, r7
 8013010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013014:	4770      	bx	lr
 8013016:	bf00      	nop
 8013018:	20000010 	.word	0x20000010
 801301c:	e000ed04 	.word	0xe000ed04

08013020 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8013020:	b480      	push	{r7}
 8013022:	b083      	sub	sp, #12
 8013024:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8013026:	4b12      	ldr	r3, [pc, #72]	@ (8013070 <vPortExitCritical+0x50>)
 8013028:	681b      	ldr	r3, [r3, #0]
 801302a:	2b00      	cmp	r3, #0
 801302c:	d10b      	bne.n	8013046 <vPortExitCritical+0x26>
	__asm volatile
 801302e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013032:	f383 8811 	msr	BASEPRI, r3
 8013036:	f3bf 8f6f 	isb	sy
 801303a:	f3bf 8f4f 	dsb	sy
 801303e:	607b      	str	r3, [r7, #4]
}
 8013040:	bf00      	nop
 8013042:	bf00      	nop
 8013044:	e7fd      	b.n	8013042 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8013046:	4b0a      	ldr	r3, [pc, #40]	@ (8013070 <vPortExitCritical+0x50>)
 8013048:	681b      	ldr	r3, [r3, #0]
 801304a:	3b01      	subs	r3, #1
 801304c:	4a08      	ldr	r2, [pc, #32]	@ (8013070 <vPortExitCritical+0x50>)
 801304e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8013050:	4b07      	ldr	r3, [pc, #28]	@ (8013070 <vPortExitCritical+0x50>)
 8013052:	681b      	ldr	r3, [r3, #0]
 8013054:	2b00      	cmp	r3, #0
 8013056:	d105      	bne.n	8013064 <vPortExitCritical+0x44>
 8013058:	2300      	movs	r3, #0
 801305a:	603b      	str	r3, [r7, #0]
	__asm volatile
 801305c:	683b      	ldr	r3, [r7, #0]
 801305e:	f383 8811 	msr	BASEPRI, r3
}
 8013062:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013064:	bf00      	nop
 8013066:	370c      	adds	r7, #12
 8013068:	46bd      	mov	sp, r7
 801306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801306e:	4770      	bx	lr
 8013070:	20000010 	.word	0x20000010
	...

08013080 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013080:	f3ef 8009 	mrs	r0, PSP
 8013084:	f3bf 8f6f 	isb	sy
 8013088:	4b15      	ldr	r3, [pc, #84]	@ (80130e0 <pxCurrentTCBConst>)
 801308a:	681a      	ldr	r2, [r3, #0]
 801308c:	f01e 0f10 	tst.w	lr, #16
 8013090:	bf08      	it	eq
 8013092:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013096:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801309a:	6010      	str	r0, [r2, #0]
 801309c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80130a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80130a4:	f380 8811 	msr	BASEPRI, r0
 80130a8:	f3bf 8f4f 	dsb	sy
 80130ac:	f3bf 8f6f 	isb	sy
 80130b0:	f7fe ff78 	bl	8011fa4 <vTaskSwitchContext>
 80130b4:	f04f 0000 	mov.w	r0, #0
 80130b8:	f380 8811 	msr	BASEPRI, r0
 80130bc:	bc09      	pop	{r0, r3}
 80130be:	6819      	ldr	r1, [r3, #0]
 80130c0:	6808      	ldr	r0, [r1, #0]
 80130c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80130c6:	f01e 0f10 	tst.w	lr, #16
 80130ca:	bf08      	it	eq
 80130cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80130d0:	f380 8809 	msr	PSP, r0
 80130d4:	f3bf 8f6f 	isb	sy
 80130d8:	4770      	bx	lr
 80130da:	bf00      	nop
 80130dc:	f3af 8000 	nop.w

080130e0 <pxCurrentTCBConst>:
 80130e0:	20002860 	.word	0x20002860
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80130e4:	bf00      	nop
 80130e6:	bf00      	nop

080130e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80130e8:	b580      	push	{r7, lr}
 80130ea:	b082      	sub	sp, #8
 80130ec:	af00      	add	r7, sp, #0
	__asm volatile
 80130ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130f2:	f383 8811 	msr	BASEPRI, r3
 80130f6:	f3bf 8f6f 	isb	sy
 80130fa:	f3bf 8f4f 	dsb	sy
 80130fe:	607b      	str	r3, [r7, #4]
}
 8013100:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8013102:	f7fe fe95 	bl	8011e30 <xTaskIncrementTick>
 8013106:	4603      	mov	r3, r0
 8013108:	2b00      	cmp	r3, #0
 801310a:	d003      	beq.n	8013114 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801310c:	4b06      	ldr	r3, [pc, #24]	@ (8013128 <xPortSysTickHandler+0x40>)
 801310e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013112:	601a      	str	r2, [r3, #0]
 8013114:	2300      	movs	r3, #0
 8013116:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013118:	683b      	ldr	r3, [r7, #0]
 801311a:	f383 8811 	msr	BASEPRI, r3
}
 801311e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013120:	bf00      	nop
 8013122:	3708      	adds	r7, #8
 8013124:	46bd      	mov	sp, r7
 8013126:	bd80      	pop	{r7, pc}
 8013128:	e000ed04 	.word	0xe000ed04

0801312c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801312c:	b480      	push	{r7}
 801312e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013130:	4b0b      	ldr	r3, [pc, #44]	@ (8013160 <vPortSetupTimerInterrupt+0x34>)
 8013132:	2200      	movs	r2, #0
 8013134:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013136:	4b0b      	ldr	r3, [pc, #44]	@ (8013164 <vPortSetupTimerInterrupt+0x38>)
 8013138:	2200      	movs	r2, #0
 801313a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801313c:	4b0a      	ldr	r3, [pc, #40]	@ (8013168 <vPortSetupTimerInterrupt+0x3c>)
 801313e:	681b      	ldr	r3, [r3, #0]
 8013140:	4a0a      	ldr	r2, [pc, #40]	@ (801316c <vPortSetupTimerInterrupt+0x40>)
 8013142:	fba2 2303 	umull	r2, r3, r2, r3
 8013146:	099b      	lsrs	r3, r3, #6
 8013148:	4a09      	ldr	r2, [pc, #36]	@ (8013170 <vPortSetupTimerInterrupt+0x44>)
 801314a:	3b01      	subs	r3, #1
 801314c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801314e:	4b04      	ldr	r3, [pc, #16]	@ (8013160 <vPortSetupTimerInterrupt+0x34>)
 8013150:	2207      	movs	r2, #7
 8013152:	601a      	str	r2, [r3, #0]
}
 8013154:	bf00      	nop
 8013156:	46bd      	mov	sp, r7
 8013158:	f85d 7b04 	ldr.w	r7, [sp], #4
 801315c:	4770      	bx	lr
 801315e:	bf00      	nop
 8013160:	e000e010 	.word	0xe000e010
 8013164:	e000e018 	.word	0xe000e018
 8013168:	20000004 	.word	0x20000004
 801316c:	10624dd3 	.word	0x10624dd3
 8013170:	e000e014 	.word	0xe000e014

08013174 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013174:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8013184 <vPortEnableVFP+0x10>
 8013178:	6801      	ldr	r1, [r0, #0]
 801317a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801317e:	6001      	str	r1, [r0, #0]
 8013180:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013182:	bf00      	nop
 8013184:	e000ed88 	.word	0xe000ed88

08013188 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013188:	b480      	push	{r7}
 801318a:	b085      	sub	sp, #20
 801318c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801318e:	f3ef 8305 	mrs	r3, IPSR
 8013192:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013194:	68fb      	ldr	r3, [r7, #12]
 8013196:	2b0f      	cmp	r3, #15
 8013198:	d915      	bls.n	80131c6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801319a:	4a18      	ldr	r2, [pc, #96]	@ (80131fc <vPortValidateInterruptPriority+0x74>)
 801319c:	68fb      	ldr	r3, [r7, #12]
 801319e:	4413      	add	r3, r2
 80131a0:	781b      	ldrb	r3, [r3, #0]
 80131a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80131a4:	4b16      	ldr	r3, [pc, #88]	@ (8013200 <vPortValidateInterruptPriority+0x78>)
 80131a6:	781b      	ldrb	r3, [r3, #0]
 80131a8:	7afa      	ldrb	r2, [r7, #11]
 80131aa:	429a      	cmp	r2, r3
 80131ac:	d20b      	bcs.n	80131c6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80131ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80131b2:	f383 8811 	msr	BASEPRI, r3
 80131b6:	f3bf 8f6f 	isb	sy
 80131ba:	f3bf 8f4f 	dsb	sy
 80131be:	607b      	str	r3, [r7, #4]
}
 80131c0:	bf00      	nop
 80131c2:	bf00      	nop
 80131c4:	e7fd      	b.n	80131c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80131c6:	4b0f      	ldr	r3, [pc, #60]	@ (8013204 <vPortValidateInterruptPriority+0x7c>)
 80131c8:	681b      	ldr	r3, [r3, #0]
 80131ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80131ce:	4b0e      	ldr	r3, [pc, #56]	@ (8013208 <vPortValidateInterruptPriority+0x80>)
 80131d0:	681b      	ldr	r3, [r3, #0]
 80131d2:	429a      	cmp	r2, r3
 80131d4:	d90b      	bls.n	80131ee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80131d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80131da:	f383 8811 	msr	BASEPRI, r3
 80131de:	f3bf 8f6f 	isb	sy
 80131e2:	f3bf 8f4f 	dsb	sy
 80131e6:	603b      	str	r3, [r7, #0]
}
 80131e8:	bf00      	nop
 80131ea:	bf00      	nop
 80131ec:	e7fd      	b.n	80131ea <vPortValidateInterruptPriority+0x62>
	}
 80131ee:	bf00      	nop
 80131f0:	3714      	adds	r7, #20
 80131f2:	46bd      	mov	sp, r7
 80131f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131f8:	4770      	bx	lr
 80131fa:	bf00      	nop
 80131fc:	e000e3f0 	.word	0xe000e3f0
 8013200:	20002e8c 	.word	0x20002e8c
 8013204:	e000ed0c 	.word	0xe000ed0c
 8013208:	20002e90 	.word	0x20002e90

0801320c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801320c:	b580      	push	{r7, lr}
 801320e:	b08a      	sub	sp, #40	@ 0x28
 8013210:	af00      	add	r7, sp, #0
 8013212:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013214:	2300      	movs	r3, #0
 8013216:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013218:	f7fe fd4e 	bl	8011cb8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801321c:	4b5c      	ldr	r3, [pc, #368]	@ (8013390 <pvPortMalloc+0x184>)
 801321e:	681b      	ldr	r3, [r3, #0]
 8013220:	2b00      	cmp	r3, #0
 8013222:	d101      	bne.n	8013228 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013224:	f000 f924 	bl	8013470 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013228:	4b5a      	ldr	r3, [pc, #360]	@ (8013394 <pvPortMalloc+0x188>)
 801322a:	681a      	ldr	r2, [r3, #0]
 801322c:	687b      	ldr	r3, [r7, #4]
 801322e:	4013      	ands	r3, r2
 8013230:	2b00      	cmp	r3, #0
 8013232:	f040 8095 	bne.w	8013360 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	2b00      	cmp	r3, #0
 801323a:	d01e      	beq.n	801327a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801323c:	2208      	movs	r2, #8
 801323e:	687b      	ldr	r3, [r7, #4]
 8013240:	4413      	add	r3, r2
 8013242:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013244:	687b      	ldr	r3, [r7, #4]
 8013246:	f003 0307 	and.w	r3, r3, #7
 801324a:	2b00      	cmp	r3, #0
 801324c:	d015      	beq.n	801327a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801324e:	687b      	ldr	r3, [r7, #4]
 8013250:	f023 0307 	bic.w	r3, r3, #7
 8013254:	3308      	adds	r3, #8
 8013256:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013258:	687b      	ldr	r3, [r7, #4]
 801325a:	f003 0307 	and.w	r3, r3, #7
 801325e:	2b00      	cmp	r3, #0
 8013260:	d00b      	beq.n	801327a <pvPortMalloc+0x6e>
	__asm volatile
 8013262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013266:	f383 8811 	msr	BASEPRI, r3
 801326a:	f3bf 8f6f 	isb	sy
 801326e:	f3bf 8f4f 	dsb	sy
 8013272:	617b      	str	r3, [r7, #20]
}
 8013274:	bf00      	nop
 8013276:	bf00      	nop
 8013278:	e7fd      	b.n	8013276 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801327a:	687b      	ldr	r3, [r7, #4]
 801327c:	2b00      	cmp	r3, #0
 801327e:	d06f      	beq.n	8013360 <pvPortMalloc+0x154>
 8013280:	4b45      	ldr	r3, [pc, #276]	@ (8013398 <pvPortMalloc+0x18c>)
 8013282:	681b      	ldr	r3, [r3, #0]
 8013284:	687a      	ldr	r2, [r7, #4]
 8013286:	429a      	cmp	r2, r3
 8013288:	d86a      	bhi.n	8013360 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801328a:	4b44      	ldr	r3, [pc, #272]	@ (801339c <pvPortMalloc+0x190>)
 801328c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801328e:	4b43      	ldr	r3, [pc, #268]	@ (801339c <pvPortMalloc+0x190>)
 8013290:	681b      	ldr	r3, [r3, #0]
 8013292:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013294:	e004      	b.n	80132a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8013296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013298:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801329a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801329c:	681b      	ldr	r3, [r3, #0]
 801329e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80132a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80132a2:	685b      	ldr	r3, [r3, #4]
 80132a4:	687a      	ldr	r2, [r7, #4]
 80132a6:	429a      	cmp	r2, r3
 80132a8:	d903      	bls.n	80132b2 <pvPortMalloc+0xa6>
 80132aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80132ac:	681b      	ldr	r3, [r3, #0]
 80132ae:	2b00      	cmp	r3, #0
 80132b0:	d1f1      	bne.n	8013296 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80132b2:	4b37      	ldr	r3, [pc, #220]	@ (8013390 <pvPortMalloc+0x184>)
 80132b4:	681b      	ldr	r3, [r3, #0]
 80132b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80132b8:	429a      	cmp	r2, r3
 80132ba:	d051      	beq.n	8013360 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80132bc:	6a3b      	ldr	r3, [r7, #32]
 80132be:	681b      	ldr	r3, [r3, #0]
 80132c0:	2208      	movs	r2, #8
 80132c2:	4413      	add	r3, r2
 80132c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80132c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80132c8:	681a      	ldr	r2, [r3, #0]
 80132ca:	6a3b      	ldr	r3, [r7, #32]
 80132cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80132ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80132d0:	685a      	ldr	r2, [r3, #4]
 80132d2:	687b      	ldr	r3, [r7, #4]
 80132d4:	1ad2      	subs	r2, r2, r3
 80132d6:	2308      	movs	r3, #8
 80132d8:	005b      	lsls	r3, r3, #1
 80132da:	429a      	cmp	r2, r3
 80132dc:	d920      	bls.n	8013320 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80132de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80132e0:	687b      	ldr	r3, [r7, #4]
 80132e2:	4413      	add	r3, r2
 80132e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80132e6:	69bb      	ldr	r3, [r7, #24]
 80132e8:	f003 0307 	and.w	r3, r3, #7
 80132ec:	2b00      	cmp	r3, #0
 80132ee:	d00b      	beq.n	8013308 <pvPortMalloc+0xfc>
	__asm volatile
 80132f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80132f4:	f383 8811 	msr	BASEPRI, r3
 80132f8:	f3bf 8f6f 	isb	sy
 80132fc:	f3bf 8f4f 	dsb	sy
 8013300:	613b      	str	r3, [r7, #16]
}
 8013302:	bf00      	nop
 8013304:	bf00      	nop
 8013306:	e7fd      	b.n	8013304 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8013308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801330a:	685a      	ldr	r2, [r3, #4]
 801330c:	687b      	ldr	r3, [r7, #4]
 801330e:	1ad2      	subs	r2, r2, r3
 8013310:	69bb      	ldr	r3, [r7, #24]
 8013312:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8013314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013316:	687a      	ldr	r2, [r7, #4]
 8013318:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801331a:	69b8      	ldr	r0, [r7, #24]
 801331c:	f000 f90a 	bl	8013534 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8013320:	4b1d      	ldr	r3, [pc, #116]	@ (8013398 <pvPortMalloc+0x18c>)
 8013322:	681a      	ldr	r2, [r3, #0]
 8013324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013326:	685b      	ldr	r3, [r3, #4]
 8013328:	1ad3      	subs	r3, r2, r3
 801332a:	4a1b      	ldr	r2, [pc, #108]	@ (8013398 <pvPortMalloc+0x18c>)
 801332c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801332e:	4b1a      	ldr	r3, [pc, #104]	@ (8013398 <pvPortMalloc+0x18c>)
 8013330:	681a      	ldr	r2, [r3, #0]
 8013332:	4b1b      	ldr	r3, [pc, #108]	@ (80133a0 <pvPortMalloc+0x194>)
 8013334:	681b      	ldr	r3, [r3, #0]
 8013336:	429a      	cmp	r2, r3
 8013338:	d203      	bcs.n	8013342 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801333a:	4b17      	ldr	r3, [pc, #92]	@ (8013398 <pvPortMalloc+0x18c>)
 801333c:	681b      	ldr	r3, [r3, #0]
 801333e:	4a18      	ldr	r2, [pc, #96]	@ (80133a0 <pvPortMalloc+0x194>)
 8013340:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8013342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013344:	685a      	ldr	r2, [r3, #4]
 8013346:	4b13      	ldr	r3, [pc, #76]	@ (8013394 <pvPortMalloc+0x188>)
 8013348:	681b      	ldr	r3, [r3, #0]
 801334a:	431a      	orrs	r2, r3
 801334c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801334e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8013350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013352:	2200      	movs	r2, #0
 8013354:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8013356:	4b13      	ldr	r3, [pc, #76]	@ (80133a4 <pvPortMalloc+0x198>)
 8013358:	681b      	ldr	r3, [r3, #0]
 801335a:	3301      	adds	r3, #1
 801335c:	4a11      	ldr	r2, [pc, #68]	@ (80133a4 <pvPortMalloc+0x198>)
 801335e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8013360:	f7fe fcb8 	bl	8011cd4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8013364:	69fb      	ldr	r3, [r7, #28]
 8013366:	f003 0307 	and.w	r3, r3, #7
 801336a:	2b00      	cmp	r3, #0
 801336c:	d00b      	beq.n	8013386 <pvPortMalloc+0x17a>
	__asm volatile
 801336e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013372:	f383 8811 	msr	BASEPRI, r3
 8013376:	f3bf 8f6f 	isb	sy
 801337a:	f3bf 8f4f 	dsb	sy
 801337e:	60fb      	str	r3, [r7, #12]
}
 8013380:	bf00      	nop
 8013382:	bf00      	nop
 8013384:	e7fd      	b.n	8013382 <pvPortMalloc+0x176>
	return pvReturn;
 8013386:	69fb      	ldr	r3, [r7, #28]
}
 8013388:	4618      	mov	r0, r3
 801338a:	3728      	adds	r7, #40	@ 0x28
 801338c:	46bd      	mov	sp, r7
 801338e:	bd80      	pop	{r7, pc}
 8013390:	20006a9c 	.word	0x20006a9c
 8013394:	20006ab0 	.word	0x20006ab0
 8013398:	20006aa0 	.word	0x20006aa0
 801339c:	20006a94 	.word	0x20006a94
 80133a0:	20006aa4 	.word	0x20006aa4
 80133a4:	20006aa8 	.word	0x20006aa8

080133a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80133a8:	b580      	push	{r7, lr}
 80133aa:	b086      	sub	sp, #24
 80133ac:	af00      	add	r7, sp, #0
 80133ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80133b0:	687b      	ldr	r3, [r7, #4]
 80133b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80133b4:	687b      	ldr	r3, [r7, #4]
 80133b6:	2b00      	cmp	r3, #0
 80133b8:	d04f      	beq.n	801345a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80133ba:	2308      	movs	r3, #8
 80133bc:	425b      	negs	r3, r3
 80133be:	697a      	ldr	r2, [r7, #20]
 80133c0:	4413      	add	r3, r2
 80133c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80133c4:	697b      	ldr	r3, [r7, #20]
 80133c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80133c8:	693b      	ldr	r3, [r7, #16]
 80133ca:	685a      	ldr	r2, [r3, #4]
 80133cc:	4b25      	ldr	r3, [pc, #148]	@ (8013464 <vPortFree+0xbc>)
 80133ce:	681b      	ldr	r3, [r3, #0]
 80133d0:	4013      	ands	r3, r2
 80133d2:	2b00      	cmp	r3, #0
 80133d4:	d10b      	bne.n	80133ee <vPortFree+0x46>
	__asm volatile
 80133d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133da:	f383 8811 	msr	BASEPRI, r3
 80133de:	f3bf 8f6f 	isb	sy
 80133e2:	f3bf 8f4f 	dsb	sy
 80133e6:	60fb      	str	r3, [r7, #12]
}
 80133e8:	bf00      	nop
 80133ea:	bf00      	nop
 80133ec:	e7fd      	b.n	80133ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80133ee:	693b      	ldr	r3, [r7, #16]
 80133f0:	681b      	ldr	r3, [r3, #0]
 80133f2:	2b00      	cmp	r3, #0
 80133f4:	d00b      	beq.n	801340e <vPortFree+0x66>
	__asm volatile
 80133f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133fa:	f383 8811 	msr	BASEPRI, r3
 80133fe:	f3bf 8f6f 	isb	sy
 8013402:	f3bf 8f4f 	dsb	sy
 8013406:	60bb      	str	r3, [r7, #8]
}
 8013408:	bf00      	nop
 801340a:	bf00      	nop
 801340c:	e7fd      	b.n	801340a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801340e:	693b      	ldr	r3, [r7, #16]
 8013410:	685a      	ldr	r2, [r3, #4]
 8013412:	4b14      	ldr	r3, [pc, #80]	@ (8013464 <vPortFree+0xbc>)
 8013414:	681b      	ldr	r3, [r3, #0]
 8013416:	4013      	ands	r3, r2
 8013418:	2b00      	cmp	r3, #0
 801341a:	d01e      	beq.n	801345a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801341c:	693b      	ldr	r3, [r7, #16]
 801341e:	681b      	ldr	r3, [r3, #0]
 8013420:	2b00      	cmp	r3, #0
 8013422:	d11a      	bne.n	801345a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8013424:	693b      	ldr	r3, [r7, #16]
 8013426:	685a      	ldr	r2, [r3, #4]
 8013428:	4b0e      	ldr	r3, [pc, #56]	@ (8013464 <vPortFree+0xbc>)
 801342a:	681b      	ldr	r3, [r3, #0]
 801342c:	43db      	mvns	r3, r3
 801342e:	401a      	ands	r2, r3
 8013430:	693b      	ldr	r3, [r7, #16]
 8013432:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8013434:	f7fe fc40 	bl	8011cb8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8013438:	693b      	ldr	r3, [r7, #16]
 801343a:	685a      	ldr	r2, [r3, #4]
 801343c:	4b0a      	ldr	r3, [pc, #40]	@ (8013468 <vPortFree+0xc0>)
 801343e:	681b      	ldr	r3, [r3, #0]
 8013440:	4413      	add	r3, r2
 8013442:	4a09      	ldr	r2, [pc, #36]	@ (8013468 <vPortFree+0xc0>)
 8013444:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8013446:	6938      	ldr	r0, [r7, #16]
 8013448:	f000 f874 	bl	8013534 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801344c:	4b07      	ldr	r3, [pc, #28]	@ (801346c <vPortFree+0xc4>)
 801344e:	681b      	ldr	r3, [r3, #0]
 8013450:	3301      	adds	r3, #1
 8013452:	4a06      	ldr	r2, [pc, #24]	@ (801346c <vPortFree+0xc4>)
 8013454:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8013456:	f7fe fc3d 	bl	8011cd4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801345a:	bf00      	nop
 801345c:	3718      	adds	r7, #24
 801345e:	46bd      	mov	sp, r7
 8013460:	bd80      	pop	{r7, pc}
 8013462:	bf00      	nop
 8013464:	20006ab0 	.word	0x20006ab0
 8013468:	20006aa0 	.word	0x20006aa0
 801346c:	20006aac 	.word	0x20006aac

08013470 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8013470:	b480      	push	{r7}
 8013472:	b085      	sub	sp, #20
 8013474:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8013476:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 801347a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801347c:	4b27      	ldr	r3, [pc, #156]	@ (801351c <prvHeapInit+0xac>)
 801347e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8013480:	68fb      	ldr	r3, [r7, #12]
 8013482:	f003 0307 	and.w	r3, r3, #7
 8013486:	2b00      	cmp	r3, #0
 8013488:	d00c      	beq.n	80134a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801348a:	68fb      	ldr	r3, [r7, #12]
 801348c:	3307      	adds	r3, #7
 801348e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013490:	68fb      	ldr	r3, [r7, #12]
 8013492:	f023 0307 	bic.w	r3, r3, #7
 8013496:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8013498:	68ba      	ldr	r2, [r7, #8]
 801349a:	68fb      	ldr	r3, [r7, #12]
 801349c:	1ad3      	subs	r3, r2, r3
 801349e:	4a1f      	ldr	r2, [pc, #124]	@ (801351c <prvHeapInit+0xac>)
 80134a0:	4413      	add	r3, r2
 80134a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80134a4:	68fb      	ldr	r3, [r7, #12]
 80134a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80134a8:	4a1d      	ldr	r2, [pc, #116]	@ (8013520 <prvHeapInit+0xb0>)
 80134aa:	687b      	ldr	r3, [r7, #4]
 80134ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80134ae:	4b1c      	ldr	r3, [pc, #112]	@ (8013520 <prvHeapInit+0xb0>)
 80134b0:	2200      	movs	r2, #0
 80134b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80134b4:	687b      	ldr	r3, [r7, #4]
 80134b6:	68ba      	ldr	r2, [r7, #8]
 80134b8:	4413      	add	r3, r2
 80134ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80134bc:	2208      	movs	r2, #8
 80134be:	68fb      	ldr	r3, [r7, #12]
 80134c0:	1a9b      	subs	r3, r3, r2
 80134c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80134c4:	68fb      	ldr	r3, [r7, #12]
 80134c6:	f023 0307 	bic.w	r3, r3, #7
 80134ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80134cc:	68fb      	ldr	r3, [r7, #12]
 80134ce:	4a15      	ldr	r2, [pc, #84]	@ (8013524 <prvHeapInit+0xb4>)
 80134d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80134d2:	4b14      	ldr	r3, [pc, #80]	@ (8013524 <prvHeapInit+0xb4>)
 80134d4:	681b      	ldr	r3, [r3, #0]
 80134d6:	2200      	movs	r2, #0
 80134d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80134da:	4b12      	ldr	r3, [pc, #72]	@ (8013524 <prvHeapInit+0xb4>)
 80134dc:	681b      	ldr	r3, [r3, #0]
 80134de:	2200      	movs	r2, #0
 80134e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80134e2:	687b      	ldr	r3, [r7, #4]
 80134e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80134e6:	683b      	ldr	r3, [r7, #0]
 80134e8:	68fa      	ldr	r2, [r7, #12]
 80134ea:	1ad2      	subs	r2, r2, r3
 80134ec:	683b      	ldr	r3, [r7, #0]
 80134ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80134f0:	4b0c      	ldr	r3, [pc, #48]	@ (8013524 <prvHeapInit+0xb4>)
 80134f2:	681a      	ldr	r2, [r3, #0]
 80134f4:	683b      	ldr	r3, [r7, #0]
 80134f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80134f8:	683b      	ldr	r3, [r7, #0]
 80134fa:	685b      	ldr	r3, [r3, #4]
 80134fc:	4a0a      	ldr	r2, [pc, #40]	@ (8013528 <prvHeapInit+0xb8>)
 80134fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013500:	683b      	ldr	r3, [r7, #0]
 8013502:	685b      	ldr	r3, [r3, #4]
 8013504:	4a09      	ldr	r2, [pc, #36]	@ (801352c <prvHeapInit+0xbc>)
 8013506:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8013508:	4b09      	ldr	r3, [pc, #36]	@ (8013530 <prvHeapInit+0xc0>)
 801350a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801350e:	601a      	str	r2, [r3, #0]
}
 8013510:	bf00      	nop
 8013512:	3714      	adds	r7, #20
 8013514:	46bd      	mov	sp, r7
 8013516:	f85d 7b04 	ldr.w	r7, [sp], #4
 801351a:	4770      	bx	lr
 801351c:	20002e94 	.word	0x20002e94
 8013520:	20006a94 	.word	0x20006a94
 8013524:	20006a9c 	.word	0x20006a9c
 8013528:	20006aa4 	.word	0x20006aa4
 801352c:	20006aa0 	.word	0x20006aa0
 8013530:	20006ab0 	.word	0x20006ab0

08013534 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8013534:	b480      	push	{r7}
 8013536:	b085      	sub	sp, #20
 8013538:	af00      	add	r7, sp, #0
 801353a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801353c:	4b28      	ldr	r3, [pc, #160]	@ (80135e0 <prvInsertBlockIntoFreeList+0xac>)
 801353e:	60fb      	str	r3, [r7, #12]
 8013540:	e002      	b.n	8013548 <prvInsertBlockIntoFreeList+0x14>
 8013542:	68fb      	ldr	r3, [r7, #12]
 8013544:	681b      	ldr	r3, [r3, #0]
 8013546:	60fb      	str	r3, [r7, #12]
 8013548:	68fb      	ldr	r3, [r7, #12]
 801354a:	681b      	ldr	r3, [r3, #0]
 801354c:	687a      	ldr	r2, [r7, #4]
 801354e:	429a      	cmp	r2, r3
 8013550:	d8f7      	bhi.n	8013542 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8013552:	68fb      	ldr	r3, [r7, #12]
 8013554:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8013556:	68fb      	ldr	r3, [r7, #12]
 8013558:	685b      	ldr	r3, [r3, #4]
 801355a:	68ba      	ldr	r2, [r7, #8]
 801355c:	4413      	add	r3, r2
 801355e:	687a      	ldr	r2, [r7, #4]
 8013560:	429a      	cmp	r2, r3
 8013562:	d108      	bne.n	8013576 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8013564:	68fb      	ldr	r3, [r7, #12]
 8013566:	685a      	ldr	r2, [r3, #4]
 8013568:	687b      	ldr	r3, [r7, #4]
 801356a:	685b      	ldr	r3, [r3, #4]
 801356c:	441a      	add	r2, r3
 801356e:	68fb      	ldr	r3, [r7, #12]
 8013570:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8013572:	68fb      	ldr	r3, [r7, #12]
 8013574:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8013576:	687b      	ldr	r3, [r7, #4]
 8013578:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801357a:	687b      	ldr	r3, [r7, #4]
 801357c:	685b      	ldr	r3, [r3, #4]
 801357e:	68ba      	ldr	r2, [r7, #8]
 8013580:	441a      	add	r2, r3
 8013582:	68fb      	ldr	r3, [r7, #12]
 8013584:	681b      	ldr	r3, [r3, #0]
 8013586:	429a      	cmp	r2, r3
 8013588:	d118      	bne.n	80135bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801358a:	68fb      	ldr	r3, [r7, #12]
 801358c:	681a      	ldr	r2, [r3, #0]
 801358e:	4b15      	ldr	r3, [pc, #84]	@ (80135e4 <prvInsertBlockIntoFreeList+0xb0>)
 8013590:	681b      	ldr	r3, [r3, #0]
 8013592:	429a      	cmp	r2, r3
 8013594:	d00d      	beq.n	80135b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8013596:	687b      	ldr	r3, [r7, #4]
 8013598:	685a      	ldr	r2, [r3, #4]
 801359a:	68fb      	ldr	r3, [r7, #12]
 801359c:	681b      	ldr	r3, [r3, #0]
 801359e:	685b      	ldr	r3, [r3, #4]
 80135a0:	441a      	add	r2, r3
 80135a2:	687b      	ldr	r3, [r7, #4]
 80135a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80135a6:	68fb      	ldr	r3, [r7, #12]
 80135a8:	681b      	ldr	r3, [r3, #0]
 80135aa:	681a      	ldr	r2, [r3, #0]
 80135ac:	687b      	ldr	r3, [r7, #4]
 80135ae:	601a      	str	r2, [r3, #0]
 80135b0:	e008      	b.n	80135c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80135b2:	4b0c      	ldr	r3, [pc, #48]	@ (80135e4 <prvInsertBlockIntoFreeList+0xb0>)
 80135b4:	681a      	ldr	r2, [r3, #0]
 80135b6:	687b      	ldr	r3, [r7, #4]
 80135b8:	601a      	str	r2, [r3, #0]
 80135ba:	e003      	b.n	80135c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80135bc:	68fb      	ldr	r3, [r7, #12]
 80135be:	681a      	ldr	r2, [r3, #0]
 80135c0:	687b      	ldr	r3, [r7, #4]
 80135c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80135c4:	68fa      	ldr	r2, [r7, #12]
 80135c6:	687b      	ldr	r3, [r7, #4]
 80135c8:	429a      	cmp	r2, r3
 80135ca:	d002      	beq.n	80135d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80135cc:	68fb      	ldr	r3, [r7, #12]
 80135ce:	687a      	ldr	r2, [r7, #4]
 80135d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80135d2:	bf00      	nop
 80135d4:	3714      	adds	r7, #20
 80135d6:	46bd      	mov	sp, r7
 80135d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135dc:	4770      	bx	lr
 80135de:	bf00      	nop
 80135e0:	20006a94 	.word	0x20006a94
 80135e4:	20006a9c 	.word	0x20006a9c

080135e8 <__cvt>:
 80135e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80135ec:	ec57 6b10 	vmov	r6, r7, d0
 80135f0:	2f00      	cmp	r7, #0
 80135f2:	460c      	mov	r4, r1
 80135f4:	4619      	mov	r1, r3
 80135f6:	463b      	mov	r3, r7
 80135f8:	bfbb      	ittet	lt
 80135fa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80135fe:	461f      	movlt	r7, r3
 8013600:	2300      	movge	r3, #0
 8013602:	232d      	movlt	r3, #45	@ 0x2d
 8013604:	700b      	strb	r3, [r1, #0]
 8013606:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013608:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801360c:	4691      	mov	r9, r2
 801360e:	f023 0820 	bic.w	r8, r3, #32
 8013612:	bfbc      	itt	lt
 8013614:	4632      	movlt	r2, r6
 8013616:	4616      	movlt	r6, r2
 8013618:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801361c:	d005      	beq.n	801362a <__cvt+0x42>
 801361e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8013622:	d100      	bne.n	8013626 <__cvt+0x3e>
 8013624:	3401      	adds	r4, #1
 8013626:	2102      	movs	r1, #2
 8013628:	e000      	b.n	801362c <__cvt+0x44>
 801362a:	2103      	movs	r1, #3
 801362c:	ab03      	add	r3, sp, #12
 801362e:	9301      	str	r3, [sp, #4]
 8013630:	ab02      	add	r3, sp, #8
 8013632:	9300      	str	r3, [sp, #0]
 8013634:	ec47 6b10 	vmov	d0, r6, r7
 8013638:	4653      	mov	r3, sl
 801363a:	4622      	mov	r2, r4
 801363c:	f000 fea4 	bl	8014388 <_dtoa_r>
 8013640:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8013644:	4605      	mov	r5, r0
 8013646:	d119      	bne.n	801367c <__cvt+0x94>
 8013648:	f019 0f01 	tst.w	r9, #1
 801364c:	d00e      	beq.n	801366c <__cvt+0x84>
 801364e:	eb00 0904 	add.w	r9, r0, r4
 8013652:	2200      	movs	r2, #0
 8013654:	2300      	movs	r3, #0
 8013656:	4630      	mov	r0, r6
 8013658:	4639      	mov	r1, r7
 801365a:	f7ed fa5d 	bl	8000b18 <__aeabi_dcmpeq>
 801365e:	b108      	cbz	r0, 8013664 <__cvt+0x7c>
 8013660:	f8cd 900c 	str.w	r9, [sp, #12]
 8013664:	2230      	movs	r2, #48	@ 0x30
 8013666:	9b03      	ldr	r3, [sp, #12]
 8013668:	454b      	cmp	r3, r9
 801366a:	d31e      	bcc.n	80136aa <__cvt+0xc2>
 801366c:	9b03      	ldr	r3, [sp, #12]
 801366e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013670:	1b5b      	subs	r3, r3, r5
 8013672:	4628      	mov	r0, r5
 8013674:	6013      	str	r3, [r2, #0]
 8013676:	b004      	add	sp, #16
 8013678:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801367c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8013680:	eb00 0904 	add.w	r9, r0, r4
 8013684:	d1e5      	bne.n	8013652 <__cvt+0x6a>
 8013686:	7803      	ldrb	r3, [r0, #0]
 8013688:	2b30      	cmp	r3, #48	@ 0x30
 801368a:	d10a      	bne.n	80136a2 <__cvt+0xba>
 801368c:	2200      	movs	r2, #0
 801368e:	2300      	movs	r3, #0
 8013690:	4630      	mov	r0, r6
 8013692:	4639      	mov	r1, r7
 8013694:	f7ed fa40 	bl	8000b18 <__aeabi_dcmpeq>
 8013698:	b918      	cbnz	r0, 80136a2 <__cvt+0xba>
 801369a:	f1c4 0401 	rsb	r4, r4, #1
 801369e:	f8ca 4000 	str.w	r4, [sl]
 80136a2:	f8da 3000 	ldr.w	r3, [sl]
 80136a6:	4499      	add	r9, r3
 80136a8:	e7d3      	b.n	8013652 <__cvt+0x6a>
 80136aa:	1c59      	adds	r1, r3, #1
 80136ac:	9103      	str	r1, [sp, #12]
 80136ae:	701a      	strb	r2, [r3, #0]
 80136b0:	e7d9      	b.n	8013666 <__cvt+0x7e>

080136b2 <__exponent>:
 80136b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80136b4:	2900      	cmp	r1, #0
 80136b6:	bfba      	itte	lt
 80136b8:	4249      	neglt	r1, r1
 80136ba:	232d      	movlt	r3, #45	@ 0x2d
 80136bc:	232b      	movge	r3, #43	@ 0x2b
 80136be:	2909      	cmp	r1, #9
 80136c0:	7002      	strb	r2, [r0, #0]
 80136c2:	7043      	strb	r3, [r0, #1]
 80136c4:	dd29      	ble.n	801371a <__exponent+0x68>
 80136c6:	f10d 0307 	add.w	r3, sp, #7
 80136ca:	461d      	mov	r5, r3
 80136cc:	270a      	movs	r7, #10
 80136ce:	461a      	mov	r2, r3
 80136d0:	fbb1 f6f7 	udiv	r6, r1, r7
 80136d4:	fb07 1416 	mls	r4, r7, r6, r1
 80136d8:	3430      	adds	r4, #48	@ 0x30
 80136da:	f802 4c01 	strb.w	r4, [r2, #-1]
 80136de:	460c      	mov	r4, r1
 80136e0:	2c63      	cmp	r4, #99	@ 0x63
 80136e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80136e6:	4631      	mov	r1, r6
 80136e8:	dcf1      	bgt.n	80136ce <__exponent+0x1c>
 80136ea:	3130      	adds	r1, #48	@ 0x30
 80136ec:	1e94      	subs	r4, r2, #2
 80136ee:	f803 1c01 	strb.w	r1, [r3, #-1]
 80136f2:	1c41      	adds	r1, r0, #1
 80136f4:	4623      	mov	r3, r4
 80136f6:	42ab      	cmp	r3, r5
 80136f8:	d30a      	bcc.n	8013710 <__exponent+0x5e>
 80136fa:	f10d 0309 	add.w	r3, sp, #9
 80136fe:	1a9b      	subs	r3, r3, r2
 8013700:	42ac      	cmp	r4, r5
 8013702:	bf88      	it	hi
 8013704:	2300      	movhi	r3, #0
 8013706:	3302      	adds	r3, #2
 8013708:	4403      	add	r3, r0
 801370a:	1a18      	subs	r0, r3, r0
 801370c:	b003      	add	sp, #12
 801370e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013710:	f813 6b01 	ldrb.w	r6, [r3], #1
 8013714:	f801 6f01 	strb.w	r6, [r1, #1]!
 8013718:	e7ed      	b.n	80136f6 <__exponent+0x44>
 801371a:	2330      	movs	r3, #48	@ 0x30
 801371c:	3130      	adds	r1, #48	@ 0x30
 801371e:	7083      	strb	r3, [r0, #2]
 8013720:	70c1      	strb	r1, [r0, #3]
 8013722:	1d03      	adds	r3, r0, #4
 8013724:	e7f1      	b.n	801370a <__exponent+0x58>
	...

08013728 <_printf_float>:
 8013728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801372c:	b08d      	sub	sp, #52	@ 0x34
 801372e:	460c      	mov	r4, r1
 8013730:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8013734:	4616      	mov	r6, r2
 8013736:	461f      	mov	r7, r3
 8013738:	4605      	mov	r5, r0
 801373a:	f000 fcb9 	bl	80140b0 <_localeconv_r>
 801373e:	6803      	ldr	r3, [r0, #0]
 8013740:	9304      	str	r3, [sp, #16]
 8013742:	4618      	mov	r0, r3
 8013744:	f7ec fdbc 	bl	80002c0 <strlen>
 8013748:	2300      	movs	r3, #0
 801374a:	930a      	str	r3, [sp, #40]	@ 0x28
 801374c:	f8d8 3000 	ldr.w	r3, [r8]
 8013750:	9005      	str	r0, [sp, #20]
 8013752:	3307      	adds	r3, #7
 8013754:	f023 0307 	bic.w	r3, r3, #7
 8013758:	f103 0208 	add.w	r2, r3, #8
 801375c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8013760:	f8d4 b000 	ldr.w	fp, [r4]
 8013764:	f8c8 2000 	str.w	r2, [r8]
 8013768:	e9d3 8900 	ldrd	r8, r9, [r3]
 801376c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8013770:	9307      	str	r3, [sp, #28]
 8013772:	f8cd 8018 	str.w	r8, [sp, #24]
 8013776:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801377a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801377e:	4b9c      	ldr	r3, [pc, #624]	@ (80139f0 <_printf_float+0x2c8>)
 8013780:	f04f 32ff 	mov.w	r2, #4294967295
 8013784:	f7ed f9fa 	bl	8000b7c <__aeabi_dcmpun>
 8013788:	bb70      	cbnz	r0, 80137e8 <_printf_float+0xc0>
 801378a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801378e:	4b98      	ldr	r3, [pc, #608]	@ (80139f0 <_printf_float+0x2c8>)
 8013790:	f04f 32ff 	mov.w	r2, #4294967295
 8013794:	f7ed f9d4 	bl	8000b40 <__aeabi_dcmple>
 8013798:	bb30      	cbnz	r0, 80137e8 <_printf_float+0xc0>
 801379a:	2200      	movs	r2, #0
 801379c:	2300      	movs	r3, #0
 801379e:	4640      	mov	r0, r8
 80137a0:	4649      	mov	r1, r9
 80137a2:	f7ed f9c3 	bl	8000b2c <__aeabi_dcmplt>
 80137a6:	b110      	cbz	r0, 80137ae <_printf_float+0x86>
 80137a8:	232d      	movs	r3, #45	@ 0x2d
 80137aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80137ae:	4a91      	ldr	r2, [pc, #580]	@ (80139f4 <_printf_float+0x2cc>)
 80137b0:	4b91      	ldr	r3, [pc, #580]	@ (80139f8 <_printf_float+0x2d0>)
 80137b2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80137b6:	bf8c      	ite	hi
 80137b8:	4690      	movhi	r8, r2
 80137ba:	4698      	movls	r8, r3
 80137bc:	2303      	movs	r3, #3
 80137be:	6123      	str	r3, [r4, #16]
 80137c0:	f02b 0304 	bic.w	r3, fp, #4
 80137c4:	6023      	str	r3, [r4, #0]
 80137c6:	f04f 0900 	mov.w	r9, #0
 80137ca:	9700      	str	r7, [sp, #0]
 80137cc:	4633      	mov	r3, r6
 80137ce:	aa0b      	add	r2, sp, #44	@ 0x2c
 80137d0:	4621      	mov	r1, r4
 80137d2:	4628      	mov	r0, r5
 80137d4:	f000 f9d2 	bl	8013b7c <_printf_common>
 80137d8:	3001      	adds	r0, #1
 80137da:	f040 808d 	bne.w	80138f8 <_printf_float+0x1d0>
 80137de:	f04f 30ff 	mov.w	r0, #4294967295
 80137e2:	b00d      	add	sp, #52	@ 0x34
 80137e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80137e8:	4642      	mov	r2, r8
 80137ea:	464b      	mov	r3, r9
 80137ec:	4640      	mov	r0, r8
 80137ee:	4649      	mov	r1, r9
 80137f0:	f7ed f9c4 	bl	8000b7c <__aeabi_dcmpun>
 80137f4:	b140      	cbz	r0, 8013808 <_printf_float+0xe0>
 80137f6:	464b      	mov	r3, r9
 80137f8:	2b00      	cmp	r3, #0
 80137fa:	bfbc      	itt	lt
 80137fc:	232d      	movlt	r3, #45	@ 0x2d
 80137fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8013802:	4a7e      	ldr	r2, [pc, #504]	@ (80139fc <_printf_float+0x2d4>)
 8013804:	4b7e      	ldr	r3, [pc, #504]	@ (8013a00 <_printf_float+0x2d8>)
 8013806:	e7d4      	b.n	80137b2 <_printf_float+0x8a>
 8013808:	6863      	ldr	r3, [r4, #4]
 801380a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801380e:	9206      	str	r2, [sp, #24]
 8013810:	1c5a      	adds	r2, r3, #1
 8013812:	d13b      	bne.n	801388c <_printf_float+0x164>
 8013814:	2306      	movs	r3, #6
 8013816:	6063      	str	r3, [r4, #4]
 8013818:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801381c:	2300      	movs	r3, #0
 801381e:	6022      	str	r2, [r4, #0]
 8013820:	9303      	str	r3, [sp, #12]
 8013822:	ab0a      	add	r3, sp, #40	@ 0x28
 8013824:	e9cd a301 	strd	sl, r3, [sp, #4]
 8013828:	ab09      	add	r3, sp, #36	@ 0x24
 801382a:	9300      	str	r3, [sp, #0]
 801382c:	6861      	ldr	r1, [r4, #4]
 801382e:	ec49 8b10 	vmov	d0, r8, r9
 8013832:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8013836:	4628      	mov	r0, r5
 8013838:	f7ff fed6 	bl	80135e8 <__cvt>
 801383c:	9b06      	ldr	r3, [sp, #24]
 801383e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013840:	2b47      	cmp	r3, #71	@ 0x47
 8013842:	4680      	mov	r8, r0
 8013844:	d129      	bne.n	801389a <_printf_float+0x172>
 8013846:	1cc8      	adds	r0, r1, #3
 8013848:	db02      	blt.n	8013850 <_printf_float+0x128>
 801384a:	6863      	ldr	r3, [r4, #4]
 801384c:	4299      	cmp	r1, r3
 801384e:	dd41      	ble.n	80138d4 <_printf_float+0x1ac>
 8013850:	f1aa 0a02 	sub.w	sl, sl, #2
 8013854:	fa5f fa8a 	uxtb.w	sl, sl
 8013858:	3901      	subs	r1, #1
 801385a:	4652      	mov	r2, sl
 801385c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8013860:	9109      	str	r1, [sp, #36]	@ 0x24
 8013862:	f7ff ff26 	bl	80136b2 <__exponent>
 8013866:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013868:	1813      	adds	r3, r2, r0
 801386a:	2a01      	cmp	r2, #1
 801386c:	4681      	mov	r9, r0
 801386e:	6123      	str	r3, [r4, #16]
 8013870:	dc02      	bgt.n	8013878 <_printf_float+0x150>
 8013872:	6822      	ldr	r2, [r4, #0]
 8013874:	07d2      	lsls	r2, r2, #31
 8013876:	d501      	bpl.n	801387c <_printf_float+0x154>
 8013878:	3301      	adds	r3, #1
 801387a:	6123      	str	r3, [r4, #16]
 801387c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8013880:	2b00      	cmp	r3, #0
 8013882:	d0a2      	beq.n	80137ca <_printf_float+0xa2>
 8013884:	232d      	movs	r3, #45	@ 0x2d
 8013886:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801388a:	e79e      	b.n	80137ca <_printf_float+0xa2>
 801388c:	9a06      	ldr	r2, [sp, #24]
 801388e:	2a47      	cmp	r2, #71	@ 0x47
 8013890:	d1c2      	bne.n	8013818 <_printf_float+0xf0>
 8013892:	2b00      	cmp	r3, #0
 8013894:	d1c0      	bne.n	8013818 <_printf_float+0xf0>
 8013896:	2301      	movs	r3, #1
 8013898:	e7bd      	b.n	8013816 <_printf_float+0xee>
 801389a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801389e:	d9db      	bls.n	8013858 <_printf_float+0x130>
 80138a0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80138a4:	d118      	bne.n	80138d8 <_printf_float+0x1b0>
 80138a6:	2900      	cmp	r1, #0
 80138a8:	6863      	ldr	r3, [r4, #4]
 80138aa:	dd0b      	ble.n	80138c4 <_printf_float+0x19c>
 80138ac:	6121      	str	r1, [r4, #16]
 80138ae:	b913      	cbnz	r3, 80138b6 <_printf_float+0x18e>
 80138b0:	6822      	ldr	r2, [r4, #0]
 80138b2:	07d0      	lsls	r0, r2, #31
 80138b4:	d502      	bpl.n	80138bc <_printf_float+0x194>
 80138b6:	3301      	adds	r3, #1
 80138b8:	440b      	add	r3, r1
 80138ba:	6123      	str	r3, [r4, #16]
 80138bc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80138be:	f04f 0900 	mov.w	r9, #0
 80138c2:	e7db      	b.n	801387c <_printf_float+0x154>
 80138c4:	b913      	cbnz	r3, 80138cc <_printf_float+0x1a4>
 80138c6:	6822      	ldr	r2, [r4, #0]
 80138c8:	07d2      	lsls	r2, r2, #31
 80138ca:	d501      	bpl.n	80138d0 <_printf_float+0x1a8>
 80138cc:	3302      	adds	r3, #2
 80138ce:	e7f4      	b.n	80138ba <_printf_float+0x192>
 80138d0:	2301      	movs	r3, #1
 80138d2:	e7f2      	b.n	80138ba <_printf_float+0x192>
 80138d4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80138d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80138da:	4299      	cmp	r1, r3
 80138dc:	db05      	blt.n	80138ea <_printf_float+0x1c2>
 80138de:	6823      	ldr	r3, [r4, #0]
 80138e0:	6121      	str	r1, [r4, #16]
 80138e2:	07d8      	lsls	r0, r3, #31
 80138e4:	d5ea      	bpl.n	80138bc <_printf_float+0x194>
 80138e6:	1c4b      	adds	r3, r1, #1
 80138e8:	e7e7      	b.n	80138ba <_printf_float+0x192>
 80138ea:	2900      	cmp	r1, #0
 80138ec:	bfd4      	ite	le
 80138ee:	f1c1 0202 	rsble	r2, r1, #2
 80138f2:	2201      	movgt	r2, #1
 80138f4:	4413      	add	r3, r2
 80138f6:	e7e0      	b.n	80138ba <_printf_float+0x192>
 80138f8:	6823      	ldr	r3, [r4, #0]
 80138fa:	055a      	lsls	r2, r3, #21
 80138fc:	d407      	bmi.n	801390e <_printf_float+0x1e6>
 80138fe:	6923      	ldr	r3, [r4, #16]
 8013900:	4642      	mov	r2, r8
 8013902:	4631      	mov	r1, r6
 8013904:	4628      	mov	r0, r5
 8013906:	47b8      	blx	r7
 8013908:	3001      	adds	r0, #1
 801390a:	d12b      	bne.n	8013964 <_printf_float+0x23c>
 801390c:	e767      	b.n	80137de <_printf_float+0xb6>
 801390e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8013912:	f240 80dd 	bls.w	8013ad0 <_printf_float+0x3a8>
 8013916:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801391a:	2200      	movs	r2, #0
 801391c:	2300      	movs	r3, #0
 801391e:	f7ed f8fb 	bl	8000b18 <__aeabi_dcmpeq>
 8013922:	2800      	cmp	r0, #0
 8013924:	d033      	beq.n	801398e <_printf_float+0x266>
 8013926:	4a37      	ldr	r2, [pc, #220]	@ (8013a04 <_printf_float+0x2dc>)
 8013928:	2301      	movs	r3, #1
 801392a:	4631      	mov	r1, r6
 801392c:	4628      	mov	r0, r5
 801392e:	47b8      	blx	r7
 8013930:	3001      	adds	r0, #1
 8013932:	f43f af54 	beq.w	80137de <_printf_float+0xb6>
 8013936:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801393a:	4543      	cmp	r3, r8
 801393c:	db02      	blt.n	8013944 <_printf_float+0x21c>
 801393e:	6823      	ldr	r3, [r4, #0]
 8013940:	07d8      	lsls	r0, r3, #31
 8013942:	d50f      	bpl.n	8013964 <_printf_float+0x23c>
 8013944:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013948:	4631      	mov	r1, r6
 801394a:	4628      	mov	r0, r5
 801394c:	47b8      	blx	r7
 801394e:	3001      	adds	r0, #1
 8013950:	f43f af45 	beq.w	80137de <_printf_float+0xb6>
 8013954:	f04f 0900 	mov.w	r9, #0
 8013958:	f108 38ff 	add.w	r8, r8, #4294967295
 801395c:	f104 0a1a 	add.w	sl, r4, #26
 8013960:	45c8      	cmp	r8, r9
 8013962:	dc09      	bgt.n	8013978 <_printf_float+0x250>
 8013964:	6823      	ldr	r3, [r4, #0]
 8013966:	079b      	lsls	r3, r3, #30
 8013968:	f100 8103 	bmi.w	8013b72 <_printf_float+0x44a>
 801396c:	68e0      	ldr	r0, [r4, #12]
 801396e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013970:	4298      	cmp	r0, r3
 8013972:	bfb8      	it	lt
 8013974:	4618      	movlt	r0, r3
 8013976:	e734      	b.n	80137e2 <_printf_float+0xba>
 8013978:	2301      	movs	r3, #1
 801397a:	4652      	mov	r2, sl
 801397c:	4631      	mov	r1, r6
 801397e:	4628      	mov	r0, r5
 8013980:	47b8      	blx	r7
 8013982:	3001      	adds	r0, #1
 8013984:	f43f af2b 	beq.w	80137de <_printf_float+0xb6>
 8013988:	f109 0901 	add.w	r9, r9, #1
 801398c:	e7e8      	b.n	8013960 <_printf_float+0x238>
 801398e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013990:	2b00      	cmp	r3, #0
 8013992:	dc39      	bgt.n	8013a08 <_printf_float+0x2e0>
 8013994:	4a1b      	ldr	r2, [pc, #108]	@ (8013a04 <_printf_float+0x2dc>)
 8013996:	2301      	movs	r3, #1
 8013998:	4631      	mov	r1, r6
 801399a:	4628      	mov	r0, r5
 801399c:	47b8      	blx	r7
 801399e:	3001      	adds	r0, #1
 80139a0:	f43f af1d 	beq.w	80137de <_printf_float+0xb6>
 80139a4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80139a8:	ea59 0303 	orrs.w	r3, r9, r3
 80139ac:	d102      	bne.n	80139b4 <_printf_float+0x28c>
 80139ae:	6823      	ldr	r3, [r4, #0]
 80139b0:	07d9      	lsls	r1, r3, #31
 80139b2:	d5d7      	bpl.n	8013964 <_printf_float+0x23c>
 80139b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80139b8:	4631      	mov	r1, r6
 80139ba:	4628      	mov	r0, r5
 80139bc:	47b8      	blx	r7
 80139be:	3001      	adds	r0, #1
 80139c0:	f43f af0d 	beq.w	80137de <_printf_float+0xb6>
 80139c4:	f04f 0a00 	mov.w	sl, #0
 80139c8:	f104 0b1a 	add.w	fp, r4, #26
 80139cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80139ce:	425b      	negs	r3, r3
 80139d0:	4553      	cmp	r3, sl
 80139d2:	dc01      	bgt.n	80139d8 <_printf_float+0x2b0>
 80139d4:	464b      	mov	r3, r9
 80139d6:	e793      	b.n	8013900 <_printf_float+0x1d8>
 80139d8:	2301      	movs	r3, #1
 80139da:	465a      	mov	r2, fp
 80139dc:	4631      	mov	r1, r6
 80139de:	4628      	mov	r0, r5
 80139e0:	47b8      	blx	r7
 80139e2:	3001      	adds	r0, #1
 80139e4:	f43f aefb 	beq.w	80137de <_printf_float+0xb6>
 80139e8:	f10a 0a01 	add.w	sl, sl, #1
 80139ec:	e7ee      	b.n	80139cc <_printf_float+0x2a4>
 80139ee:	bf00      	nop
 80139f0:	7fefffff 	.word	0x7fefffff
 80139f4:	0801621c 	.word	0x0801621c
 80139f8:	08016218 	.word	0x08016218
 80139fc:	08016224 	.word	0x08016224
 8013a00:	08016220 	.word	0x08016220
 8013a04:	08016228 	.word	0x08016228
 8013a08:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013a0a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8013a0e:	4553      	cmp	r3, sl
 8013a10:	bfa8      	it	ge
 8013a12:	4653      	movge	r3, sl
 8013a14:	2b00      	cmp	r3, #0
 8013a16:	4699      	mov	r9, r3
 8013a18:	dc36      	bgt.n	8013a88 <_printf_float+0x360>
 8013a1a:	f04f 0b00 	mov.w	fp, #0
 8013a1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013a22:	f104 021a 	add.w	r2, r4, #26
 8013a26:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013a28:	9306      	str	r3, [sp, #24]
 8013a2a:	eba3 0309 	sub.w	r3, r3, r9
 8013a2e:	455b      	cmp	r3, fp
 8013a30:	dc31      	bgt.n	8013a96 <_printf_float+0x36e>
 8013a32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013a34:	459a      	cmp	sl, r3
 8013a36:	dc3a      	bgt.n	8013aae <_printf_float+0x386>
 8013a38:	6823      	ldr	r3, [r4, #0]
 8013a3a:	07da      	lsls	r2, r3, #31
 8013a3c:	d437      	bmi.n	8013aae <_printf_float+0x386>
 8013a3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013a40:	ebaa 0903 	sub.w	r9, sl, r3
 8013a44:	9b06      	ldr	r3, [sp, #24]
 8013a46:	ebaa 0303 	sub.w	r3, sl, r3
 8013a4a:	4599      	cmp	r9, r3
 8013a4c:	bfa8      	it	ge
 8013a4e:	4699      	movge	r9, r3
 8013a50:	f1b9 0f00 	cmp.w	r9, #0
 8013a54:	dc33      	bgt.n	8013abe <_printf_float+0x396>
 8013a56:	f04f 0800 	mov.w	r8, #0
 8013a5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013a5e:	f104 0b1a 	add.w	fp, r4, #26
 8013a62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013a64:	ebaa 0303 	sub.w	r3, sl, r3
 8013a68:	eba3 0309 	sub.w	r3, r3, r9
 8013a6c:	4543      	cmp	r3, r8
 8013a6e:	f77f af79 	ble.w	8013964 <_printf_float+0x23c>
 8013a72:	2301      	movs	r3, #1
 8013a74:	465a      	mov	r2, fp
 8013a76:	4631      	mov	r1, r6
 8013a78:	4628      	mov	r0, r5
 8013a7a:	47b8      	blx	r7
 8013a7c:	3001      	adds	r0, #1
 8013a7e:	f43f aeae 	beq.w	80137de <_printf_float+0xb6>
 8013a82:	f108 0801 	add.w	r8, r8, #1
 8013a86:	e7ec      	b.n	8013a62 <_printf_float+0x33a>
 8013a88:	4642      	mov	r2, r8
 8013a8a:	4631      	mov	r1, r6
 8013a8c:	4628      	mov	r0, r5
 8013a8e:	47b8      	blx	r7
 8013a90:	3001      	adds	r0, #1
 8013a92:	d1c2      	bne.n	8013a1a <_printf_float+0x2f2>
 8013a94:	e6a3      	b.n	80137de <_printf_float+0xb6>
 8013a96:	2301      	movs	r3, #1
 8013a98:	4631      	mov	r1, r6
 8013a9a:	4628      	mov	r0, r5
 8013a9c:	9206      	str	r2, [sp, #24]
 8013a9e:	47b8      	blx	r7
 8013aa0:	3001      	adds	r0, #1
 8013aa2:	f43f ae9c 	beq.w	80137de <_printf_float+0xb6>
 8013aa6:	9a06      	ldr	r2, [sp, #24]
 8013aa8:	f10b 0b01 	add.w	fp, fp, #1
 8013aac:	e7bb      	b.n	8013a26 <_printf_float+0x2fe>
 8013aae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013ab2:	4631      	mov	r1, r6
 8013ab4:	4628      	mov	r0, r5
 8013ab6:	47b8      	blx	r7
 8013ab8:	3001      	adds	r0, #1
 8013aba:	d1c0      	bne.n	8013a3e <_printf_float+0x316>
 8013abc:	e68f      	b.n	80137de <_printf_float+0xb6>
 8013abe:	9a06      	ldr	r2, [sp, #24]
 8013ac0:	464b      	mov	r3, r9
 8013ac2:	4442      	add	r2, r8
 8013ac4:	4631      	mov	r1, r6
 8013ac6:	4628      	mov	r0, r5
 8013ac8:	47b8      	blx	r7
 8013aca:	3001      	adds	r0, #1
 8013acc:	d1c3      	bne.n	8013a56 <_printf_float+0x32e>
 8013ace:	e686      	b.n	80137de <_printf_float+0xb6>
 8013ad0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8013ad4:	f1ba 0f01 	cmp.w	sl, #1
 8013ad8:	dc01      	bgt.n	8013ade <_printf_float+0x3b6>
 8013ada:	07db      	lsls	r3, r3, #31
 8013adc:	d536      	bpl.n	8013b4c <_printf_float+0x424>
 8013ade:	2301      	movs	r3, #1
 8013ae0:	4642      	mov	r2, r8
 8013ae2:	4631      	mov	r1, r6
 8013ae4:	4628      	mov	r0, r5
 8013ae6:	47b8      	blx	r7
 8013ae8:	3001      	adds	r0, #1
 8013aea:	f43f ae78 	beq.w	80137de <_printf_float+0xb6>
 8013aee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013af2:	4631      	mov	r1, r6
 8013af4:	4628      	mov	r0, r5
 8013af6:	47b8      	blx	r7
 8013af8:	3001      	adds	r0, #1
 8013afa:	f43f ae70 	beq.w	80137de <_printf_float+0xb6>
 8013afe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8013b02:	2200      	movs	r2, #0
 8013b04:	2300      	movs	r3, #0
 8013b06:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013b0a:	f7ed f805 	bl	8000b18 <__aeabi_dcmpeq>
 8013b0e:	b9c0      	cbnz	r0, 8013b42 <_printf_float+0x41a>
 8013b10:	4653      	mov	r3, sl
 8013b12:	f108 0201 	add.w	r2, r8, #1
 8013b16:	4631      	mov	r1, r6
 8013b18:	4628      	mov	r0, r5
 8013b1a:	47b8      	blx	r7
 8013b1c:	3001      	adds	r0, #1
 8013b1e:	d10c      	bne.n	8013b3a <_printf_float+0x412>
 8013b20:	e65d      	b.n	80137de <_printf_float+0xb6>
 8013b22:	2301      	movs	r3, #1
 8013b24:	465a      	mov	r2, fp
 8013b26:	4631      	mov	r1, r6
 8013b28:	4628      	mov	r0, r5
 8013b2a:	47b8      	blx	r7
 8013b2c:	3001      	adds	r0, #1
 8013b2e:	f43f ae56 	beq.w	80137de <_printf_float+0xb6>
 8013b32:	f108 0801 	add.w	r8, r8, #1
 8013b36:	45d0      	cmp	r8, sl
 8013b38:	dbf3      	blt.n	8013b22 <_printf_float+0x3fa>
 8013b3a:	464b      	mov	r3, r9
 8013b3c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8013b40:	e6df      	b.n	8013902 <_printf_float+0x1da>
 8013b42:	f04f 0800 	mov.w	r8, #0
 8013b46:	f104 0b1a 	add.w	fp, r4, #26
 8013b4a:	e7f4      	b.n	8013b36 <_printf_float+0x40e>
 8013b4c:	2301      	movs	r3, #1
 8013b4e:	4642      	mov	r2, r8
 8013b50:	e7e1      	b.n	8013b16 <_printf_float+0x3ee>
 8013b52:	2301      	movs	r3, #1
 8013b54:	464a      	mov	r2, r9
 8013b56:	4631      	mov	r1, r6
 8013b58:	4628      	mov	r0, r5
 8013b5a:	47b8      	blx	r7
 8013b5c:	3001      	adds	r0, #1
 8013b5e:	f43f ae3e 	beq.w	80137de <_printf_float+0xb6>
 8013b62:	f108 0801 	add.w	r8, r8, #1
 8013b66:	68e3      	ldr	r3, [r4, #12]
 8013b68:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013b6a:	1a5b      	subs	r3, r3, r1
 8013b6c:	4543      	cmp	r3, r8
 8013b6e:	dcf0      	bgt.n	8013b52 <_printf_float+0x42a>
 8013b70:	e6fc      	b.n	801396c <_printf_float+0x244>
 8013b72:	f04f 0800 	mov.w	r8, #0
 8013b76:	f104 0919 	add.w	r9, r4, #25
 8013b7a:	e7f4      	b.n	8013b66 <_printf_float+0x43e>

08013b7c <_printf_common>:
 8013b7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013b80:	4616      	mov	r6, r2
 8013b82:	4698      	mov	r8, r3
 8013b84:	688a      	ldr	r2, [r1, #8]
 8013b86:	690b      	ldr	r3, [r1, #16]
 8013b88:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013b8c:	4293      	cmp	r3, r2
 8013b8e:	bfb8      	it	lt
 8013b90:	4613      	movlt	r3, r2
 8013b92:	6033      	str	r3, [r6, #0]
 8013b94:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8013b98:	4607      	mov	r7, r0
 8013b9a:	460c      	mov	r4, r1
 8013b9c:	b10a      	cbz	r2, 8013ba2 <_printf_common+0x26>
 8013b9e:	3301      	adds	r3, #1
 8013ba0:	6033      	str	r3, [r6, #0]
 8013ba2:	6823      	ldr	r3, [r4, #0]
 8013ba4:	0699      	lsls	r1, r3, #26
 8013ba6:	bf42      	ittt	mi
 8013ba8:	6833      	ldrmi	r3, [r6, #0]
 8013baa:	3302      	addmi	r3, #2
 8013bac:	6033      	strmi	r3, [r6, #0]
 8013bae:	6825      	ldr	r5, [r4, #0]
 8013bb0:	f015 0506 	ands.w	r5, r5, #6
 8013bb4:	d106      	bne.n	8013bc4 <_printf_common+0x48>
 8013bb6:	f104 0a19 	add.w	sl, r4, #25
 8013bba:	68e3      	ldr	r3, [r4, #12]
 8013bbc:	6832      	ldr	r2, [r6, #0]
 8013bbe:	1a9b      	subs	r3, r3, r2
 8013bc0:	42ab      	cmp	r3, r5
 8013bc2:	dc26      	bgt.n	8013c12 <_printf_common+0x96>
 8013bc4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8013bc8:	6822      	ldr	r2, [r4, #0]
 8013bca:	3b00      	subs	r3, #0
 8013bcc:	bf18      	it	ne
 8013bce:	2301      	movne	r3, #1
 8013bd0:	0692      	lsls	r2, r2, #26
 8013bd2:	d42b      	bmi.n	8013c2c <_printf_common+0xb0>
 8013bd4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013bd8:	4641      	mov	r1, r8
 8013bda:	4638      	mov	r0, r7
 8013bdc:	47c8      	blx	r9
 8013bde:	3001      	adds	r0, #1
 8013be0:	d01e      	beq.n	8013c20 <_printf_common+0xa4>
 8013be2:	6823      	ldr	r3, [r4, #0]
 8013be4:	6922      	ldr	r2, [r4, #16]
 8013be6:	f003 0306 	and.w	r3, r3, #6
 8013bea:	2b04      	cmp	r3, #4
 8013bec:	bf02      	ittt	eq
 8013bee:	68e5      	ldreq	r5, [r4, #12]
 8013bf0:	6833      	ldreq	r3, [r6, #0]
 8013bf2:	1aed      	subeq	r5, r5, r3
 8013bf4:	68a3      	ldr	r3, [r4, #8]
 8013bf6:	bf0c      	ite	eq
 8013bf8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013bfc:	2500      	movne	r5, #0
 8013bfe:	4293      	cmp	r3, r2
 8013c00:	bfc4      	itt	gt
 8013c02:	1a9b      	subgt	r3, r3, r2
 8013c04:	18ed      	addgt	r5, r5, r3
 8013c06:	2600      	movs	r6, #0
 8013c08:	341a      	adds	r4, #26
 8013c0a:	42b5      	cmp	r5, r6
 8013c0c:	d11a      	bne.n	8013c44 <_printf_common+0xc8>
 8013c0e:	2000      	movs	r0, #0
 8013c10:	e008      	b.n	8013c24 <_printf_common+0xa8>
 8013c12:	2301      	movs	r3, #1
 8013c14:	4652      	mov	r2, sl
 8013c16:	4641      	mov	r1, r8
 8013c18:	4638      	mov	r0, r7
 8013c1a:	47c8      	blx	r9
 8013c1c:	3001      	adds	r0, #1
 8013c1e:	d103      	bne.n	8013c28 <_printf_common+0xac>
 8013c20:	f04f 30ff 	mov.w	r0, #4294967295
 8013c24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013c28:	3501      	adds	r5, #1
 8013c2a:	e7c6      	b.n	8013bba <_printf_common+0x3e>
 8013c2c:	18e1      	adds	r1, r4, r3
 8013c2e:	1c5a      	adds	r2, r3, #1
 8013c30:	2030      	movs	r0, #48	@ 0x30
 8013c32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8013c36:	4422      	add	r2, r4
 8013c38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8013c3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8013c40:	3302      	adds	r3, #2
 8013c42:	e7c7      	b.n	8013bd4 <_printf_common+0x58>
 8013c44:	2301      	movs	r3, #1
 8013c46:	4622      	mov	r2, r4
 8013c48:	4641      	mov	r1, r8
 8013c4a:	4638      	mov	r0, r7
 8013c4c:	47c8      	blx	r9
 8013c4e:	3001      	adds	r0, #1
 8013c50:	d0e6      	beq.n	8013c20 <_printf_common+0xa4>
 8013c52:	3601      	adds	r6, #1
 8013c54:	e7d9      	b.n	8013c0a <_printf_common+0x8e>
	...

08013c58 <_printf_i>:
 8013c58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013c5c:	7e0f      	ldrb	r7, [r1, #24]
 8013c5e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8013c60:	2f78      	cmp	r7, #120	@ 0x78
 8013c62:	4691      	mov	r9, r2
 8013c64:	4680      	mov	r8, r0
 8013c66:	460c      	mov	r4, r1
 8013c68:	469a      	mov	sl, r3
 8013c6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8013c6e:	d807      	bhi.n	8013c80 <_printf_i+0x28>
 8013c70:	2f62      	cmp	r7, #98	@ 0x62
 8013c72:	d80a      	bhi.n	8013c8a <_printf_i+0x32>
 8013c74:	2f00      	cmp	r7, #0
 8013c76:	f000 80d1 	beq.w	8013e1c <_printf_i+0x1c4>
 8013c7a:	2f58      	cmp	r7, #88	@ 0x58
 8013c7c:	f000 80b8 	beq.w	8013df0 <_printf_i+0x198>
 8013c80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013c84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8013c88:	e03a      	b.n	8013d00 <_printf_i+0xa8>
 8013c8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8013c8e:	2b15      	cmp	r3, #21
 8013c90:	d8f6      	bhi.n	8013c80 <_printf_i+0x28>
 8013c92:	a101      	add	r1, pc, #4	@ (adr r1, 8013c98 <_printf_i+0x40>)
 8013c94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013c98:	08013cf1 	.word	0x08013cf1
 8013c9c:	08013d05 	.word	0x08013d05
 8013ca0:	08013c81 	.word	0x08013c81
 8013ca4:	08013c81 	.word	0x08013c81
 8013ca8:	08013c81 	.word	0x08013c81
 8013cac:	08013c81 	.word	0x08013c81
 8013cb0:	08013d05 	.word	0x08013d05
 8013cb4:	08013c81 	.word	0x08013c81
 8013cb8:	08013c81 	.word	0x08013c81
 8013cbc:	08013c81 	.word	0x08013c81
 8013cc0:	08013c81 	.word	0x08013c81
 8013cc4:	08013e03 	.word	0x08013e03
 8013cc8:	08013d2f 	.word	0x08013d2f
 8013ccc:	08013dbd 	.word	0x08013dbd
 8013cd0:	08013c81 	.word	0x08013c81
 8013cd4:	08013c81 	.word	0x08013c81
 8013cd8:	08013e25 	.word	0x08013e25
 8013cdc:	08013c81 	.word	0x08013c81
 8013ce0:	08013d2f 	.word	0x08013d2f
 8013ce4:	08013c81 	.word	0x08013c81
 8013ce8:	08013c81 	.word	0x08013c81
 8013cec:	08013dc5 	.word	0x08013dc5
 8013cf0:	6833      	ldr	r3, [r6, #0]
 8013cf2:	1d1a      	adds	r2, r3, #4
 8013cf4:	681b      	ldr	r3, [r3, #0]
 8013cf6:	6032      	str	r2, [r6, #0]
 8013cf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013cfc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8013d00:	2301      	movs	r3, #1
 8013d02:	e09c      	b.n	8013e3e <_printf_i+0x1e6>
 8013d04:	6833      	ldr	r3, [r6, #0]
 8013d06:	6820      	ldr	r0, [r4, #0]
 8013d08:	1d19      	adds	r1, r3, #4
 8013d0a:	6031      	str	r1, [r6, #0]
 8013d0c:	0606      	lsls	r6, r0, #24
 8013d0e:	d501      	bpl.n	8013d14 <_printf_i+0xbc>
 8013d10:	681d      	ldr	r5, [r3, #0]
 8013d12:	e003      	b.n	8013d1c <_printf_i+0xc4>
 8013d14:	0645      	lsls	r5, r0, #25
 8013d16:	d5fb      	bpl.n	8013d10 <_printf_i+0xb8>
 8013d18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8013d1c:	2d00      	cmp	r5, #0
 8013d1e:	da03      	bge.n	8013d28 <_printf_i+0xd0>
 8013d20:	232d      	movs	r3, #45	@ 0x2d
 8013d22:	426d      	negs	r5, r5
 8013d24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013d28:	4858      	ldr	r0, [pc, #352]	@ (8013e8c <_printf_i+0x234>)
 8013d2a:	230a      	movs	r3, #10
 8013d2c:	e011      	b.n	8013d52 <_printf_i+0xfa>
 8013d2e:	6821      	ldr	r1, [r4, #0]
 8013d30:	6833      	ldr	r3, [r6, #0]
 8013d32:	0608      	lsls	r0, r1, #24
 8013d34:	f853 5b04 	ldr.w	r5, [r3], #4
 8013d38:	d402      	bmi.n	8013d40 <_printf_i+0xe8>
 8013d3a:	0649      	lsls	r1, r1, #25
 8013d3c:	bf48      	it	mi
 8013d3e:	b2ad      	uxthmi	r5, r5
 8013d40:	2f6f      	cmp	r7, #111	@ 0x6f
 8013d42:	4852      	ldr	r0, [pc, #328]	@ (8013e8c <_printf_i+0x234>)
 8013d44:	6033      	str	r3, [r6, #0]
 8013d46:	bf14      	ite	ne
 8013d48:	230a      	movne	r3, #10
 8013d4a:	2308      	moveq	r3, #8
 8013d4c:	2100      	movs	r1, #0
 8013d4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8013d52:	6866      	ldr	r6, [r4, #4]
 8013d54:	60a6      	str	r6, [r4, #8]
 8013d56:	2e00      	cmp	r6, #0
 8013d58:	db05      	blt.n	8013d66 <_printf_i+0x10e>
 8013d5a:	6821      	ldr	r1, [r4, #0]
 8013d5c:	432e      	orrs	r6, r5
 8013d5e:	f021 0104 	bic.w	r1, r1, #4
 8013d62:	6021      	str	r1, [r4, #0]
 8013d64:	d04b      	beq.n	8013dfe <_printf_i+0x1a6>
 8013d66:	4616      	mov	r6, r2
 8013d68:	fbb5 f1f3 	udiv	r1, r5, r3
 8013d6c:	fb03 5711 	mls	r7, r3, r1, r5
 8013d70:	5dc7      	ldrb	r7, [r0, r7]
 8013d72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8013d76:	462f      	mov	r7, r5
 8013d78:	42bb      	cmp	r3, r7
 8013d7a:	460d      	mov	r5, r1
 8013d7c:	d9f4      	bls.n	8013d68 <_printf_i+0x110>
 8013d7e:	2b08      	cmp	r3, #8
 8013d80:	d10b      	bne.n	8013d9a <_printf_i+0x142>
 8013d82:	6823      	ldr	r3, [r4, #0]
 8013d84:	07df      	lsls	r7, r3, #31
 8013d86:	d508      	bpl.n	8013d9a <_printf_i+0x142>
 8013d88:	6923      	ldr	r3, [r4, #16]
 8013d8a:	6861      	ldr	r1, [r4, #4]
 8013d8c:	4299      	cmp	r1, r3
 8013d8e:	bfde      	ittt	le
 8013d90:	2330      	movle	r3, #48	@ 0x30
 8013d92:	f806 3c01 	strble.w	r3, [r6, #-1]
 8013d96:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013d9a:	1b92      	subs	r2, r2, r6
 8013d9c:	6122      	str	r2, [r4, #16]
 8013d9e:	f8cd a000 	str.w	sl, [sp]
 8013da2:	464b      	mov	r3, r9
 8013da4:	aa03      	add	r2, sp, #12
 8013da6:	4621      	mov	r1, r4
 8013da8:	4640      	mov	r0, r8
 8013daa:	f7ff fee7 	bl	8013b7c <_printf_common>
 8013dae:	3001      	adds	r0, #1
 8013db0:	d14a      	bne.n	8013e48 <_printf_i+0x1f0>
 8013db2:	f04f 30ff 	mov.w	r0, #4294967295
 8013db6:	b004      	add	sp, #16
 8013db8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013dbc:	6823      	ldr	r3, [r4, #0]
 8013dbe:	f043 0320 	orr.w	r3, r3, #32
 8013dc2:	6023      	str	r3, [r4, #0]
 8013dc4:	4832      	ldr	r0, [pc, #200]	@ (8013e90 <_printf_i+0x238>)
 8013dc6:	2778      	movs	r7, #120	@ 0x78
 8013dc8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8013dcc:	6823      	ldr	r3, [r4, #0]
 8013dce:	6831      	ldr	r1, [r6, #0]
 8013dd0:	061f      	lsls	r7, r3, #24
 8013dd2:	f851 5b04 	ldr.w	r5, [r1], #4
 8013dd6:	d402      	bmi.n	8013dde <_printf_i+0x186>
 8013dd8:	065f      	lsls	r7, r3, #25
 8013dda:	bf48      	it	mi
 8013ddc:	b2ad      	uxthmi	r5, r5
 8013dde:	6031      	str	r1, [r6, #0]
 8013de0:	07d9      	lsls	r1, r3, #31
 8013de2:	bf44      	itt	mi
 8013de4:	f043 0320 	orrmi.w	r3, r3, #32
 8013de8:	6023      	strmi	r3, [r4, #0]
 8013dea:	b11d      	cbz	r5, 8013df4 <_printf_i+0x19c>
 8013dec:	2310      	movs	r3, #16
 8013dee:	e7ad      	b.n	8013d4c <_printf_i+0xf4>
 8013df0:	4826      	ldr	r0, [pc, #152]	@ (8013e8c <_printf_i+0x234>)
 8013df2:	e7e9      	b.n	8013dc8 <_printf_i+0x170>
 8013df4:	6823      	ldr	r3, [r4, #0]
 8013df6:	f023 0320 	bic.w	r3, r3, #32
 8013dfa:	6023      	str	r3, [r4, #0]
 8013dfc:	e7f6      	b.n	8013dec <_printf_i+0x194>
 8013dfe:	4616      	mov	r6, r2
 8013e00:	e7bd      	b.n	8013d7e <_printf_i+0x126>
 8013e02:	6833      	ldr	r3, [r6, #0]
 8013e04:	6825      	ldr	r5, [r4, #0]
 8013e06:	6961      	ldr	r1, [r4, #20]
 8013e08:	1d18      	adds	r0, r3, #4
 8013e0a:	6030      	str	r0, [r6, #0]
 8013e0c:	062e      	lsls	r6, r5, #24
 8013e0e:	681b      	ldr	r3, [r3, #0]
 8013e10:	d501      	bpl.n	8013e16 <_printf_i+0x1be>
 8013e12:	6019      	str	r1, [r3, #0]
 8013e14:	e002      	b.n	8013e1c <_printf_i+0x1c4>
 8013e16:	0668      	lsls	r0, r5, #25
 8013e18:	d5fb      	bpl.n	8013e12 <_printf_i+0x1ba>
 8013e1a:	8019      	strh	r1, [r3, #0]
 8013e1c:	2300      	movs	r3, #0
 8013e1e:	6123      	str	r3, [r4, #16]
 8013e20:	4616      	mov	r6, r2
 8013e22:	e7bc      	b.n	8013d9e <_printf_i+0x146>
 8013e24:	6833      	ldr	r3, [r6, #0]
 8013e26:	1d1a      	adds	r2, r3, #4
 8013e28:	6032      	str	r2, [r6, #0]
 8013e2a:	681e      	ldr	r6, [r3, #0]
 8013e2c:	6862      	ldr	r2, [r4, #4]
 8013e2e:	2100      	movs	r1, #0
 8013e30:	4630      	mov	r0, r6
 8013e32:	f7ec f9f5 	bl	8000220 <memchr>
 8013e36:	b108      	cbz	r0, 8013e3c <_printf_i+0x1e4>
 8013e38:	1b80      	subs	r0, r0, r6
 8013e3a:	6060      	str	r0, [r4, #4]
 8013e3c:	6863      	ldr	r3, [r4, #4]
 8013e3e:	6123      	str	r3, [r4, #16]
 8013e40:	2300      	movs	r3, #0
 8013e42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013e46:	e7aa      	b.n	8013d9e <_printf_i+0x146>
 8013e48:	6923      	ldr	r3, [r4, #16]
 8013e4a:	4632      	mov	r2, r6
 8013e4c:	4649      	mov	r1, r9
 8013e4e:	4640      	mov	r0, r8
 8013e50:	47d0      	blx	sl
 8013e52:	3001      	adds	r0, #1
 8013e54:	d0ad      	beq.n	8013db2 <_printf_i+0x15a>
 8013e56:	6823      	ldr	r3, [r4, #0]
 8013e58:	079b      	lsls	r3, r3, #30
 8013e5a:	d413      	bmi.n	8013e84 <_printf_i+0x22c>
 8013e5c:	68e0      	ldr	r0, [r4, #12]
 8013e5e:	9b03      	ldr	r3, [sp, #12]
 8013e60:	4298      	cmp	r0, r3
 8013e62:	bfb8      	it	lt
 8013e64:	4618      	movlt	r0, r3
 8013e66:	e7a6      	b.n	8013db6 <_printf_i+0x15e>
 8013e68:	2301      	movs	r3, #1
 8013e6a:	4632      	mov	r2, r6
 8013e6c:	4649      	mov	r1, r9
 8013e6e:	4640      	mov	r0, r8
 8013e70:	47d0      	blx	sl
 8013e72:	3001      	adds	r0, #1
 8013e74:	d09d      	beq.n	8013db2 <_printf_i+0x15a>
 8013e76:	3501      	adds	r5, #1
 8013e78:	68e3      	ldr	r3, [r4, #12]
 8013e7a:	9903      	ldr	r1, [sp, #12]
 8013e7c:	1a5b      	subs	r3, r3, r1
 8013e7e:	42ab      	cmp	r3, r5
 8013e80:	dcf2      	bgt.n	8013e68 <_printf_i+0x210>
 8013e82:	e7eb      	b.n	8013e5c <_printf_i+0x204>
 8013e84:	2500      	movs	r5, #0
 8013e86:	f104 0619 	add.w	r6, r4, #25
 8013e8a:	e7f5      	b.n	8013e78 <_printf_i+0x220>
 8013e8c:	0801622a 	.word	0x0801622a
 8013e90:	0801623b 	.word	0x0801623b

08013e94 <std>:
 8013e94:	2300      	movs	r3, #0
 8013e96:	b510      	push	{r4, lr}
 8013e98:	4604      	mov	r4, r0
 8013e9a:	e9c0 3300 	strd	r3, r3, [r0]
 8013e9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013ea2:	6083      	str	r3, [r0, #8]
 8013ea4:	8181      	strh	r1, [r0, #12]
 8013ea6:	6643      	str	r3, [r0, #100]	@ 0x64
 8013ea8:	81c2      	strh	r2, [r0, #14]
 8013eaa:	6183      	str	r3, [r0, #24]
 8013eac:	4619      	mov	r1, r3
 8013eae:	2208      	movs	r2, #8
 8013eb0:	305c      	adds	r0, #92	@ 0x5c
 8013eb2:	f000 f8f4 	bl	801409e <memset>
 8013eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8013eec <std+0x58>)
 8013eb8:	6263      	str	r3, [r4, #36]	@ 0x24
 8013eba:	4b0d      	ldr	r3, [pc, #52]	@ (8013ef0 <std+0x5c>)
 8013ebc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8013ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8013ef4 <std+0x60>)
 8013ec0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8013ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8013ef8 <std+0x64>)
 8013ec4:	6323      	str	r3, [r4, #48]	@ 0x30
 8013ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8013efc <std+0x68>)
 8013ec8:	6224      	str	r4, [r4, #32]
 8013eca:	429c      	cmp	r4, r3
 8013ecc:	d006      	beq.n	8013edc <std+0x48>
 8013ece:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8013ed2:	4294      	cmp	r4, r2
 8013ed4:	d002      	beq.n	8013edc <std+0x48>
 8013ed6:	33d0      	adds	r3, #208	@ 0xd0
 8013ed8:	429c      	cmp	r4, r3
 8013eda:	d105      	bne.n	8013ee8 <std+0x54>
 8013edc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8013ee0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013ee4:	f000 b9b6 	b.w	8014254 <__retarget_lock_init_recursive>
 8013ee8:	bd10      	pop	{r4, pc}
 8013eea:	bf00      	nop
 8013eec:	08014019 	.word	0x08014019
 8013ef0:	0801403b 	.word	0x0801403b
 8013ef4:	08014073 	.word	0x08014073
 8013ef8:	08014097 	.word	0x08014097
 8013efc:	20006ab4 	.word	0x20006ab4

08013f00 <stdio_exit_handler>:
 8013f00:	4a02      	ldr	r2, [pc, #8]	@ (8013f0c <stdio_exit_handler+0xc>)
 8013f02:	4903      	ldr	r1, [pc, #12]	@ (8013f10 <stdio_exit_handler+0x10>)
 8013f04:	4803      	ldr	r0, [pc, #12]	@ (8013f14 <stdio_exit_handler+0x14>)
 8013f06:	f000 b869 	b.w	8013fdc <_fwalk_sglue>
 8013f0a:	bf00      	nop
 8013f0c:	20000014 	.word	0x20000014
 8013f10:	08015925 	.word	0x08015925
 8013f14:	20000024 	.word	0x20000024

08013f18 <cleanup_stdio>:
 8013f18:	6841      	ldr	r1, [r0, #4]
 8013f1a:	4b0c      	ldr	r3, [pc, #48]	@ (8013f4c <cleanup_stdio+0x34>)
 8013f1c:	4299      	cmp	r1, r3
 8013f1e:	b510      	push	{r4, lr}
 8013f20:	4604      	mov	r4, r0
 8013f22:	d001      	beq.n	8013f28 <cleanup_stdio+0x10>
 8013f24:	f001 fcfe 	bl	8015924 <_fflush_r>
 8013f28:	68a1      	ldr	r1, [r4, #8]
 8013f2a:	4b09      	ldr	r3, [pc, #36]	@ (8013f50 <cleanup_stdio+0x38>)
 8013f2c:	4299      	cmp	r1, r3
 8013f2e:	d002      	beq.n	8013f36 <cleanup_stdio+0x1e>
 8013f30:	4620      	mov	r0, r4
 8013f32:	f001 fcf7 	bl	8015924 <_fflush_r>
 8013f36:	68e1      	ldr	r1, [r4, #12]
 8013f38:	4b06      	ldr	r3, [pc, #24]	@ (8013f54 <cleanup_stdio+0x3c>)
 8013f3a:	4299      	cmp	r1, r3
 8013f3c:	d004      	beq.n	8013f48 <cleanup_stdio+0x30>
 8013f3e:	4620      	mov	r0, r4
 8013f40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013f44:	f001 bcee 	b.w	8015924 <_fflush_r>
 8013f48:	bd10      	pop	{r4, pc}
 8013f4a:	bf00      	nop
 8013f4c:	20006ab4 	.word	0x20006ab4
 8013f50:	20006b1c 	.word	0x20006b1c
 8013f54:	20006b84 	.word	0x20006b84

08013f58 <global_stdio_init.part.0>:
 8013f58:	b510      	push	{r4, lr}
 8013f5a:	4b0b      	ldr	r3, [pc, #44]	@ (8013f88 <global_stdio_init.part.0+0x30>)
 8013f5c:	4c0b      	ldr	r4, [pc, #44]	@ (8013f8c <global_stdio_init.part.0+0x34>)
 8013f5e:	4a0c      	ldr	r2, [pc, #48]	@ (8013f90 <global_stdio_init.part.0+0x38>)
 8013f60:	601a      	str	r2, [r3, #0]
 8013f62:	4620      	mov	r0, r4
 8013f64:	2200      	movs	r2, #0
 8013f66:	2104      	movs	r1, #4
 8013f68:	f7ff ff94 	bl	8013e94 <std>
 8013f6c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8013f70:	2201      	movs	r2, #1
 8013f72:	2109      	movs	r1, #9
 8013f74:	f7ff ff8e 	bl	8013e94 <std>
 8013f78:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8013f7c:	2202      	movs	r2, #2
 8013f7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013f82:	2112      	movs	r1, #18
 8013f84:	f7ff bf86 	b.w	8013e94 <std>
 8013f88:	20006bec 	.word	0x20006bec
 8013f8c:	20006ab4 	.word	0x20006ab4
 8013f90:	08013f01 	.word	0x08013f01

08013f94 <__sfp_lock_acquire>:
 8013f94:	4801      	ldr	r0, [pc, #4]	@ (8013f9c <__sfp_lock_acquire+0x8>)
 8013f96:	f000 b95e 	b.w	8014256 <__retarget_lock_acquire_recursive>
 8013f9a:	bf00      	nop
 8013f9c:	20006bf5 	.word	0x20006bf5

08013fa0 <__sfp_lock_release>:
 8013fa0:	4801      	ldr	r0, [pc, #4]	@ (8013fa8 <__sfp_lock_release+0x8>)
 8013fa2:	f000 b959 	b.w	8014258 <__retarget_lock_release_recursive>
 8013fa6:	bf00      	nop
 8013fa8:	20006bf5 	.word	0x20006bf5

08013fac <__sinit>:
 8013fac:	b510      	push	{r4, lr}
 8013fae:	4604      	mov	r4, r0
 8013fb0:	f7ff fff0 	bl	8013f94 <__sfp_lock_acquire>
 8013fb4:	6a23      	ldr	r3, [r4, #32]
 8013fb6:	b11b      	cbz	r3, 8013fc0 <__sinit+0x14>
 8013fb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013fbc:	f7ff bff0 	b.w	8013fa0 <__sfp_lock_release>
 8013fc0:	4b04      	ldr	r3, [pc, #16]	@ (8013fd4 <__sinit+0x28>)
 8013fc2:	6223      	str	r3, [r4, #32]
 8013fc4:	4b04      	ldr	r3, [pc, #16]	@ (8013fd8 <__sinit+0x2c>)
 8013fc6:	681b      	ldr	r3, [r3, #0]
 8013fc8:	2b00      	cmp	r3, #0
 8013fca:	d1f5      	bne.n	8013fb8 <__sinit+0xc>
 8013fcc:	f7ff ffc4 	bl	8013f58 <global_stdio_init.part.0>
 8013fd0:	e7f2      	b.n	8013fb8 <__sinit+0xc>
 8013fd2:	bf00      	nop
 8013fd4:	08013f19 	.word	0x08013f19
 8013fd8:	20006bec 	.word	0x20006bec

08013fdc <_fwalk_sglue>:
 8013fdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013fe0:	4607      	mov	r7, r0
 8013fe2:	4688      	mov	r8, r1
 8013fe4:	4614      	mov	r4, r2
 8013fe6:	2600      	movs	r6, #0
 8013fe8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013fec:	f1b9 0901 	subs.w	r9, r9, #1
 8013ff0:	d505      	bpl.n	8013ffe <_fwalk_sglue+0x22>
 8013ff2:	6824      	ldr	r4, [r4, #0]
 8013ff4:	2c00      	cmp	r4, #0
 8013ff6:	d1f7      	bne.n	8013fe8 <_fwalk_sglue+0xc>
 8013ff8:	4630      	mov	r0, r6
 8013ffa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013ffe:	89ab      	ldrh	r3, [r5, #12]
 8014000:	2b01      	cmp	r3, #1
 8014002:	d907      	bls.n	8014014 <_fwalk_sglue+0x38>
 8014004:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014008:	3301      	adds	r3, #1
 801400a:	d003      	beq.n	8014014 <_fwalk_sglue+0x38>
 801400c:	4629      	mov	r1, r5
 801400e:	4638      	mov	r0, r7
 8014010:	47c0      	blx	r8
 8014012:	4306      	orrs	r6, r0
 8014014:	3568      	adds	r5, #104	@ 0x68
 8014016:	e7e9      	b.n	8013fec <_fwalk_sglue+0x10>

08014018 <__sread>:
 8014018:	b510      	push	{r4, lr}
 801401a:	460c      	mov	r4, r1
 801401c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014020:	f000 f8ca 	bl	80141b8 <_read_r>
 8014024:	2800      	cmp	r0, #0
 8014026:	bfab      	itete	ge
 8014028:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801402a:	89a3      	ldrhlt	r3, [r4, #12]
 801402c:	181b      	addge	r3, r3, r0
 801402e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8014032:	bfac      	ite	ge
 8014034:	6563      	strge	r3, [r4, #84]	@ 0x54
 8014036:	81a3      	strhlt	r3, [r4, #12]
 8014038:	bd10      	pop	{r4, pc}

0801403a <__swrite>:
 801403a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801403e:	461f      	mov	r7, r3
 8014040:	898b      	ldrh	r3, [r1, #12]
 8014042:	05db      	lsls	r3, r3, #23
 8014044:	4605      	mov	r5, r0
 8014046:	460c      	mov	r4, r1
 8014048:	4616      	mov	r6, r2
 801404a:	d505      	bpl.n	8014058 <__swrite+0x1e>
 801404c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014050:	2302      	movs	r3, #2
 8014052:	2200      	movs	r2, #0
 8014054:	f000 f89e 	bl	8014194 <_lseek_r>
 8014058:	89a3      	ldrh	r3, [r4, #12]
 801405a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801405e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8014062:	81a3      	strh	r3, [r4, #12]
 8014064:	4632      	mov	r2, r6
 8014066:	463b      	mov	r3, r7
 8014068:	4628      	mov	r0, r5
 801406a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801406e:	f000 b8b5 	b.w	80141dc <_write_r>

08014072 <__sseek>:
 8014072:	b510      	push	{r4, lr}
 8014074:	460c      	mov	r4, r1
 8014076:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801407a:	f000 f88b 	bl	8014194 <_lseek_r>
 801407e:	1c43      	adds	r3, r0, #1
 8014080:	89a3      	ldrh	r3, [r4, #12]
 8014082:	bf15      	itete	ne
 8014084:	6560      	strne	r0, [r4, #84]	@ 0x54
 8014086:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801408a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801408e:	81a3      	strheq	r3, [r4, #12]
 8014090:	bf18      	it	ne
 8014092:	81a3      	strhne	r3, [r4, #12]
 8014094:	bd10      	pop	{r4, pc}

08014096 <__sclose>:
 8014096:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801409a:	f000 b80d 	b.w	80140b8 <_close_r>

0801409e <memset>:
 801409e:	4402      	add	r2, r0
 80140a0:	4603      	mov	r3, r0
 80140a2:	4293      	cmp	r3, r2
 80140a4:	d100      	bne.n	80140a8 <memset+0xa>
 80140a6:	4770      	bx	lr
 80140a8:	f803 1b01 	strb.w	r1, [r3], #1
 80140ac:	e7f9      	b.n	80140a2 <memset+0x4>
	...

080140b0 <_localeconv_r>:
 80140b0:	4800      	ldr	r0, [pc, #0]	@ (80140b4 <_localeconv_r+0x4>)
 80140b2:	4770      	bx	lr
 80140b4:	20000160 	.word	0x20000160

080140b8 <_close_r>:
 80140b8:	b538      	push	{r3, r4, r5, lr}
 80140ba:	4d06      	ldr	r5, [pc, #24]	@ (80140d4 <_close_r+0x1c>)
 80140bc:	2300      	movs	r3, #0
 80140be:	4604      	mov	r4, r0
 80140c0:	4608      	mov	r0, r1
 80140c2:	602b      	str	r3, [r5, #0]
 80140c4:	f7f4 ff22 	bl	8008f0c <_close>
 80140c8:	1c43      	adds	r3, r0, #1
 80140ca:	d102      	bne.n	80140d2 <_close_r+0x1a>
 80140cc:	682b      	ldr	r3, [r5, #0]
 80140ce:	b103      	cbz	r3, 80140d2 <_close_r+0x1a>
 80140d0:	6023      	str	r3, [r4, #0]
 80140d2:	bd38      	pop	{r3, r4, r5, pc}
 80140d4:	20006bf0 	.word	0x20006bf0

080140d8 <_reclaim_reent>:
 80140d8:	4b2d      	ldr	r3, [pc, #180]	@ (8014190 <_reclaim_reent+0xb8>)
 80140da:	681b      	ldr	r3, [r3, #0]
 80140dc:	4283      	cmp	r3, r0
 80140de:	b570      	push	{r4, r5, r6, lr}
 80140e0:	4604      	mov	r4, r0
 80140e2:	d053      	beq.n	801418c <_reclaim_reent+0xb4>
 80140e4:	69c3      	ldr	r3, [r0, #28]
 80140e6:	b31b      	cbz	r3, 8014130 <_reclaim_reent+0x58>
 80140e8:	68db      	ldr	r3, [r3, #12]
 80140ea:	b163      	cbz	r3, 8014106 <_reclaim_reent+0x2e>
 80140ec:	2500      	movs	r5, #0
 80140ee:	69e3      	ldr	r3, [r4, #28]
 80140f0:	68db      	ldr	r3, [r3, #12]
 80140f2:	5959      	ldr	r1, [r3, r5]
 80140f4:	b9b1      	cbnz	r1, 8014124 <_reclaim_reent+0x4c>
 80140f6:	3504      	adds	r5, #4
 80140f8:	2d80      	cmp	r5, #128	@ 0x80
 80140fa:	d1f8      	bne.n	80140ee <_reclaim_reent+0x16>
 80140fc:	69e3      	ldr	r3, [r4, #28]
 80140fe:	4620      	mov	r0, r4
 8014100:	68d9      	ldr	r1, [r3, #12]
 8014102:	f000 ff11 	bl	8014f28 <_free_r>
 8014106:	69e3      	ldr	r3, [r4, #28]
 8014108:	6819      	ldr	r1, [r3, #0]
 801410a:	b111      	cbz	r1, 8014112 <_reclaim_reent+0x3a>
 801410c:	4620      	mov	r0, r4
 801410e:	f000 ff0b 	bl	8014f28 <_free_r>
 8014112:	69e3      	ldr	r3, [r4, #28]
 8014114:	689d      	ldr	r5, [r3, #8]
 8014116:	b15d      	cbz	r5, 8014130 <_reclaim_reent+0x58>
 8014118:	4629      	mov	r1, r5
 801411a:	4620      	mov	r0, r4
 801411c:	682d      	ldr	r5, [r5, #0]
 801411e:	f000 ff03 	bl	8014f28 <_free_r>
 8014122:	e7f8      	b.n	8014116 <_reclaim_reent+0x3e>
 8014124:	680e      	ldr	r6, [r1, #0]
 8014126:	4620      	mov	r0, r4
 8014128:	f000 fefe 	bl	8014f28 <_free_r>
 801412c:	4631      	mov	r1, r6
 801412e:	e7e1      	b.n	80140f4 <_reclaim_reent+0x1c>
 8014130:	6961      	ldr	r1, [r4, #20]
 8014132:	b111      	cbz	r1, 801413a <_reclaim_reent+0x62>
 8014134:	4620      	mov	r0, r4
 8014136:	f000 fef7 	bl	8014f28 <_free_r>
 801413a:	69e1      	ldr	r1, [r4, #28]
 801413c:	b111      	cbz	r1, 8014144 <_reclaim_reent+0x6c>
 801413e:	4620      	mov	r0, r4
 8014140:	f000 fef2 	bl	8014f28 <_free_r>
 8014144:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8014146:	b111      	cbz	r1, 801414e <_reclaim_reent+0x76>
 8014148:	4620      	mov	r0, r4
 801414a:	f000 feed 	bl	8014f28 <_free_r>
 801414e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014150:	b111      	cbz	r1, 8014158 <_reclaim_reent+0x80>
 8014152:	4620      	mov	r0, r4
 8014154:	f000 fee8 	bl	8014f28 <_free_r>
 8014158:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801415a:	b111      	cbz	r1, 8014162 <_reclaim_reent+0x8a>
 801415c:	4620      	mov	r0, r4
 801415e:	f000 fee3 	bl	8014f28 <_free_r>
 8014162:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8014164:	b111      	cbz	r1, 801416c <_reclaim_reent+0x94>
 8014166:	4620      	mov	r0, r4
 8014168:	f000 fede 	bl	8014f28 <_free_r>
 801416c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801416e:	b111      	cbz	r1, 8014176 <_reclaim_reent+0x9e>
 8014170:	4620      	mov	r0, r4
 8014172:	f000 fed9 	bl	8014f28 <_free_r>
 8014176:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8014178:	b111      	cbz	r1, 8014180 <_reclaim_reent+0xa8>
 801417a:	4620      	mov	r0, r4
 801417c:	f000 fed4 	bl	8014f28 <_free_r>
 8014180:	6a23      	ldr	r3, [r4, #32]
 8014182:	b11b      	cbz	r3, 801418c <_reclaim_reent+0xb4>
 8014184:	4620      	mov	r0, r4
 8014186:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801418a:	4718      	bx	r3
 801418c:	bd70      	pop	{r4, r5, r6, pc}
 801418e:	bf00      	nop
 8014190:	20000020 	.word	0x20000020

08014194 <_lseek_r>:
 8014194:	b538      	push	{r3, r4, r5, lr}
 8014196:	4d07      	ldr	r5, [pc, #28]	@ (80141b4 <_lseek_r+0x20>)
 8014198:	4604      	mov	r4, r0
 801419a:	4608      	mov	r0, r1
 801419c:	4611      	mov	r1, r2
 801419e:	2200      	movs	r2, #0
 80141a0:	602a      	str	r2, [r5, #0]
 80141a2:	461a      	mov	r2, r3
 80141a4:	f7f4 fed9 	bl	8008f5a <_lseek>
 80141a8:	1c43      	adds	r3, r0, #1
 80141aa:	d102      	bne.n	80141b2 <_lseek_r+0x1e>
 80141ac:	682b      	ldr	r3, [r5, #0]
 80141ae:	b103      	cbz	r3, 80141b2 <_lseek_r+0x1e>
 80141b0:	6023      	str	r3, [r4, #0]
 80141b2:	bd38      	pop	{r3, r4, r5, pc}
 80141b4:	20006bf0 	.word	0x20006bf0

080141b8 <_read_r>:
 80141b8:	b538      	push	{r3, r4, r5, lr}
 80141ba:	4d07      	ldr	r5, [pc, #28]	@ (80141d8 <_read_r+0x20>)
 80141bc:	4604      	mov	r4, r0
 80141be:	4608      	mov	r0, r1
 80141c0:	4611      	mov	r1, r2
 80141c2:	2200      	movs	r2, #0
 80141c4:	602a      	str	r2, [r5, #0]
 80141c6:	461a      	mov	r2, r3
 80141c8:	f7f4 fe67 	bl	8008e9a <_read>
 80141cc:	1c43      	adds	r3, r0, #1
 80141ce:	d102      	bne.n	80141d6 <_read_r+0x1e>
 80141d0:	682b      	ldr	r3, [r5, #0]
 80141d2:	b103      	cbz	r3, 80141d6 <_read_r+0x1e>
 80141d4:	6023      	str	r3, [r4, #0]
 80141d6:	bd38      	pop	{r3, r4, r5, pc}
 80141d8:	20006bf0 	.word	0x20006bf0

080141dc <_write_r>:
 80141dc:	b538      	push	{r3, r4, r5, lr}
 80141de:	4d07      	ldr	r5, [pc, #28]	@ (80141fc <_write_r+0x20>)
 80141e0:	4604      	mov	r4, r0
 80141e2:	4608      	mov	r0, r1
 80141e4:	4611      	mov	r1, r2
 80141e6:	2200      	movs	r2, #0
 80141e8:	602a      	str	r2, [r5, #0]
 80141ea:	461a      	mov	r2, r3
 80141ec:	f7f4 fe72 	bl	8008ed4 <_write>
 80141f0:	1c43      	adds	r3, r0, #1
 80141f2:	d102      	bne.n	80141fa <_write_r+0x1e>
 80141f4:	682b      	ldr	r3, [r5, #0]
 80141f6:	b103      	cbz	r3, 80141fa <_write_r+0x1e>
 80141f8:	6023      	str	r3, [r4, #0]
 80141fa:	bd38      	pop	{r3, r4, r5, pc}
 80141fc:	20006bf0 	.word	0x20006bf0

08014200 <__errno>:
 8014200:	4b01      	ldr	r3, [pc, #4]	@ (8014208 <__errno+0x8>)
 8014202:	6818      	ldr	r0, [r3, #0]
 8014204:	4770      	bx	lr
 8014206:	bf00      	nop
 8014208:	20000020 	.word	0x20000020

0801420c <__libc_init_array>:
 801420c:	b570      	push	{r4, r5, r6, lr}
 801420e:	4d0d      	ldr	r5, [pc, #52]	@ (8014244 <__libc_init_array+0x38>)
 8014210:	4c0d      	ldr	r4, [pc, #52]	@ (8014248 <__libc_init_array+0x3c>)
 8014212:	1b64      	subs	r4, r4, r5
 8014214:	10a4      	asrs	r4, r4, #2
 8014216:	2600      	movs	r6, #0
 8014218:	42a6      	cmp	r6, r4
 801421a:	d109      	bne.n	8014230 <__libc_init_array+0x24>
 801421c:	4d0b      	ldr	r5, [pc, #44]	@ (801424c <__libc_init_array+0x40>)
 801421e:	4c0c      	ldr	r4, [pc, #48]	@ (8014250 <__libc_init_array+0x44>)
 8014220:	f001 ff1e 	bl	8016060 <_init>
 8014224:	1b64      	subs	r4, r4, r5
 8014226:	10a4      	asrs	r4, r4, #2
 8014228:	2600      	movs	r6, #0
 801422a:	42a6      	cmp	r6, r4
 801422c:	d105      	bne.n	801423a <__libc_init_array+0x2e>
 801422e:	bd70      	pop	{r4, r5, r6, pc}
 8014230:	f855 3b04 	ldr.w	r3, [r5], #4
 8014234:	4798      	blx	r3
 8014236:	3601      	adds	r6, #1
 8014238:	e7ee      	b.n	8014218 <__libc_init_array+0xc>
 801423a:	f855 3b04 	ldr.w	r3, [r5], #4
 801423e:	4798      	blx	r3
 8014240:	3601      	adds	r6, #1
 8014242:	e7f2      	b.n	801422a <__libc_init_array+0x1e>
 8014244:	08016594 	.word	0x08016594
 8014248:	08016594 	.word	0x08016594
 801424c:	08016594 	.word	0x08016594
 8014250:	08016598 	.word	0x08016598

08014254 <__retarget_lock_init_recursive>:
 8014254:	4770      	bx	lr

08014256 <__retarget_lock_acquire_recursive>:
 8014256:	4770      	bx	lr

08014258 <__retarget_lock_release_recursive>:
 8014258:	4770      	bx	lr

0801425a <memcpy>:
 801425a:	440a      	add	r2, r1
 801425c:	4291      	cmp	r1, r2
 801425e:	f100 33ff 	add.w	r3, r0, #4294967295
 8014262:	d100      	bne.n	8014266 <memcpy+0xc>
 8014264:	4770      	bx	lr
 8014266:	b510      	push	{r4, lr}
 8014268:	f811 4b01 	ldrb.w	r4, [r1], #1
 801426c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014270:	4291      	cmp	r1, r2
 8014272:	d1f9      	bne.n	8014268 <memcpy+0xe>
 8014274:	bd10      	pop	{r4, pc}

08014276 <quorem>:
 8014276:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801427a:	6903      	ldr	r3, [r0, #16]
 801427c:	690c      	ldr	r4, [r1, #16]
 801427e:	42a3      	cmp	r3, r4
 8014280:	4607      	mov	r7, r0
 8014282:	db7e      	blt.n	8014382 <quorem+0x10c>
 8014284:	3c01      	subs	r4, #1
 8014286:	f101 0814 	add.w	r8, r1, #20
 801428a:	00a3      	lsls	r3, r4, #2
 801428c:	f100 0514 	add.w	r5, r0, #20
 8014290:	9300      	str	r3, [sp, #0]
 8014292:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014296:	9301      	str	r3, [sp, #4]
 8014298:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801429c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80142a0:	3301      	adds	r3, #1
 80142a2:	429a      	cmp	r2, r3
 80142a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80142a8:	fbb2 f6f3 	udiv	r6, r2, r3
 80142ac:	d32e      	bcc.n	801430c <quorem+0x96>
 80142ae:	f04f 0a00 	mov.w	sl, #0
 80142b2:	46c4      	mov	ip, r8
 80142b4:	46ae      	mov	lr, r5
 80142b6:	46d3      	mov	fp, sl
 80142b8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80142bc:	b298      	uxth	r0, r3
 80142be:	fb06 a000 	mla	r0, r6, r0, sl
 80142c2:	0c02      	lsrs	r2, r0, #16
 80142c4:	0c1b      	lsrs	r3, r3, #16
 80142c6:	fb06 2303 	mla	r3, r6, r3, r2
 80142ca:	f8de 2000 	ldr.w	r2, [lr]
 80142ce:	b280      	uxth	r0, r0
 80142d0:	b292      	uxth	r2, r2
 80142d2:	1a12      	subs	r2, r2, r0
 80142d4:	445a      	add	r2, fp
 80142d6:	f8de 0000 	ldr.w	r0, [lr]
 80142da:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80142de:	b29b      	uxth	r3, r3
 80142e0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80142e4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80142e8:	b292      	uxth	r2, r2
 80142ea:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80142ee:	45e1      	cmp	r9, ip
 80142f0:	f84e 2b04 	str.w	r2, [lr], #4
 80142f4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80142f8:	d2de      	bcs.n	80142b8 <quorem+0x42>
 80142fa:	9b00      	ldr	r3, [sp, #0]
 80142fc:	58eb      	ldr	r3, [r5, r3]
 80142fe:	b92b      	cbnz	r3, 801430c <quorem+0x96>
 8014300:	9b01      	ldr	r3, [sp, #4]
 8014302:	3b04      	subs	r3, #4
 8014304:	429d      	cmp	r5, r3
 8014306:	461a      	mov	r2, r3
 8014308:	d32f      	bcc.n	801436a <quorem+0xf4>
 801430a:	613c      	str	r4, [r7, #16]
 801430c:	4638      	mov	r0, r7
 801430e:	f001 f97d 	bl	801560c <__mcmp>
 8014312:	2800      	cmp	r0, #0
 8014314:	db25      	blt.n	8014362 <quorem+0xec>
 8014316:	4629      	mov	r1, r5
 8014318:	2000      	movs	r0, #0
 801431a:	f858 2b04 	ldr.w	r2, [r8], #4
 801431e:	f8d1 c000 	ldr.w	ip, [r1]
 8014322:	fa1f fe82 	uxth.w	lr, r2
 8014326:	fa1f f38c 	uxth.w	r3, ip
 801432a:	eba3 030e 	sub.w	r3, r3, lr
 801432e:	4403      	add	r3, r0
 8014330:	0c12      	lsrs	r2, r2, #16
 8014332:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8014336:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801433a:	b29b      	uxth	r3, r3
 801433c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014340:	45c1      	cmp	r9, r8
 8014342:	f841 3b04 	str.w	r3, [r1], #4
 8014346:	ea4f 4022 	mov.w	r0, r2, asr #16
 801434a:	d2e6      	bcs.n	801431a <quorem+0xa4>
 801434c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014350:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014354:	b922      	cbnz	r2, 8014360 <quorem+0xea>
 8014356:	3b04      	subs	r3, #4
 8014358:	429d      	cmp	r5, r3
 801435a:	461a      	mov	r2, r3
 801435c:	d30b      	bcc.n	8014376 <quorem+0x100>
 801435e:	613c      	str	r4, [r7, #16]
 8014360:	3601      	adds	r6, #1
 8014362:	4630      	mov	r0, r6
 8014364:	b003      	add	sp, #12
 8014366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801436a:	6812      	ldr	r2, [r2, #0]
 801436c:	3b04      	subs	r3, #4
 801436e:	2a00      	cmp	r2, #0
 8014370:	d1cb      	bne.n	801430a <quorem+0x94>
 8014372:	3c01      	subs	r4, #1
 8014374:	e7c6      	b.n	8014304 <quorem+0x8e>
 8014376:	6812      	ldr	r2, [r2, #0]
 8014378:	3b04      	subs	r3, #4
 801437a:	2a00      	cmp	r2, #0
 801437c:	d1ef      	bne.n	801435e <quorem+0xe8>
 801437e:	3c01      	subs	r4, #1
 8014380:	e7ea      	b.n	8014358 <quorem+0xe2>
 8014382:	2000      	movs	r0, #0
 8014384:	e7ee      	b.n	8014364 <quorem+0xee>
	...

08014388 <_dtoa_r>:
 8014388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801438c:	69c7      	ldr	r7, [r0, #28]
 801438e:	b097      	sub	sp, #92	@ 0x5c
 8014390:	ed8d 0b04 	vstr	d0, [sp, #16]
 8014394:	ec55 4b10 	vmov	r4, r5, d0
 8014398:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801439a:	9107      	str	r1, [sp, #28]
 801439c:	4681      	mov	r9, r0
 801439e:	920c      	str	r2, [sp, #48]	@ 0x30
 80143a0:	9311      	str	r3, [sp, #68]	@ 0x44
 80143a2:	b97f      	cbnz	r7, 80143c4 <_dtoa_r+0x3c>
 80143a4:	2010      	movs	r0, #16
 80143a6:	f000 fe09 	bl	8014fbc <malloc>
 80143aa:	4602      	mov	r2, r0
 80143ac:	f8c9 001c 	str.w	r0, [r9, #28]
 80143b0:	b920      	cbnz	r0, 80143bc <_dtoa_r+0x34>
 80143b2:	4ba9      	ldr	r3, [pc, #676]	@ (8014658 <_dtoa_r+0x2d0>)
 80143b4:	21ef      	movs	r1, #239	@ 0xef
 80143b6:	48a9      	ldr	r0, [pc, #676]	@ (801465c <_dtoa_r+0x2d4>)
 80143b8:	f001 faec 	bl	8015994 <__assert_func>
 80143bc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80143c0:	6007      	str	r7, [r0, #0]
 80143c2:	60c7      	str	r7, [r0, #12]
 80143c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80143c8:	6819      	ldr	r1, [r3, #0]
 80143ca:	b159      	cbz	r1, 80143e4 <_dtoa_r+0x5c>
 80143cc:	685a      	ldr	r2, [r3, #4]
 80143ce:	604a      	str	r2, [r1, #4]
 80143d0:	2301      	movs	r3, #1
 80143d2:	4093      	lsls	r3, r2
 80143d4:	608b      	str	r3, [r1, #8]
 80143d6:	4648      	mov	r0, r9
 80143d8:	f000 fee6 	bl	80151a8 <_Bfree>
 80143dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80143e0:	2200      	movs	r2, #0
 80143e2:	601a      	str	r2, [r3, #0]
 80143e4:	1e2b      	subs	r3, r5, #0
 80143e6:	bfb9      	ittee	lt
 80143e8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80143ec:	9305      	strlt	r3, [sp, #20]
 80143ee:	2300      	movge	r3, #0
 80143f0:	6033      	strge	r3, [r6, #0]
 80143f2:	9f05      	ldr	r7, [sp, #20]
 80143f4:	4b9a      	ldr	r3, [pc, #616]	@ (8014660 <_dtoa_r+0x2d8>)
 80143f6:	bfbc      	itt	lt
 80143f8:	2201      	movlt	r2, #1
 80143fa:	6032      	strlt	r2, [r6, #0]
 80143fc:	43bb      	bics	r3, r7
 80143fe:	d112      	bne.n	8014426 <_dtoa_r+0x9e>
 8014400:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014402:	f242 730f 	movw	r3, #9999	@ 0x270f
 8014406:	6013      	str	r3, [r2, #0]
 8014408:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801440c:	4323      	orrs	r3, r4
 801440e:	f000 855a 	beq.w	8014ec6 <_dtoa_r+0xb3e>
 8014412:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014414:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8014674 <_dtoa_r+0x2ec>
 8014418:	2b00      	cmp	r3, #0
 801441a:	f000 855c 	beq.w	8014ed6 <_dtoa_r+0xb4e>
 801441e:	f10a 0303 	add.w	r3, sl, #3
 8014422:	f000 bd56 	b.w	8014ed2 <_dtoa_r+0xb4a>
 8014426:	ed9d 7b04 	vldr	d7, [sp, #16]
 801442a:	2200      	movs	r2, #0
 801442c:	ec51 0b17 	vmov	r0, r1, d7
 8014430:	2300      	movs	r3, #0
 8014432:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8014436:	f7ec fb6f 	bl	8000b18 <__aeabi_dcmpeq>
 801443a:	4680      	mov	r8, r0
 801443c:	b158      	cbz	r0, 8014456 <_dtoa_r+0xce>
 801443e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014440:	2301      	movs	r3, #1
 8014442:	6013      	str	r3, [r2, #0]
 8014444:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014446:	b113      	cbz	r3, 801444e <_dtoa_r+0xc6>
 8014448:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801444a:	4b86      	ldr	r3, [pc, #536]	@ (8014664 <_dtoa_r+0x2dc>)
 801444c:	6013      	str	r3, [r2, #0]
 801444e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8014678 <_dtoa_r+0x2f0>
 8014452:	f000 bd40 	b.w	8014ed6 <_dtoa_r+0xb4e>
 8014456:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801445a:	aa14      	add	r2, sp, #80	@ 0x50
 801445c:	a915      	add	r1, sp, #84	@ 0x54
 801445e:	4648      	mov	r0, r9
 8014460:	f001 f984 	bl	801576c <__d2b>
 8014464:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8014468:	9002      	str	r0, [sp, #8]
 801446a:	2e00      	cmp	r6, #0
 801446c:	d078      	beq.n	8014560 <_dtoa_r+0x1d8>
 801446e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014470:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8014474:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014478:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801447c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8014480:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8014484:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8014488:	4619      	mov	r1, r3
 801448a:	2200      	movs	r2, #0
 801448c:	4b76      	ldr	r3, [pc, #472]	@ (8014668 <_dtoa_r+0x2e0>)
 801448e:	f7eb ff23 	bl	80002d8 <__aeabi_dsub>
 8014492:	a36b      	add	r3, pc, #428	@ (adr r3, 8014640 <_dtoa_r+0x2b8>)
 8014494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014498:	f7ec f8d6 	bl	8000648 <__aeabi_dmul>
 801449c:	a36a      	add	r3, pc, #424	@ (adr r3, 8014648 <_dtoa_r+0x2c0>)
 801449e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144a2:	f7eb ff1b 	bl	80002dc <__adddf3>
 80144a6:	4604      	mov	r4, r0
 80144a8:	4630      	mov	r0, r6
 80144aa:	460d      	mov	r5, r1
 80144ac:	f7ec f862 	bl	8000574 <__aeabi_i2d>
 80144b0:	a367      	add	r3, pc, #412	@ (adr r3, 8014650 <_dtoa_r+0x2c8>)
 80144b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144b6:	f7ec f8c7 	bl	8000648 <__aeabi_dmul>
 80144ba:	4602      	mov	r2, r0
 80144bc:	460b      	mov	r3, r1
 80144be:	4620      	mov	r0, r4
 80144c0:	4629      	mov	r1, r5
 80144c2:	f7eb ff0b 	bl	80002dc <__adddf3>
 80144c6:	4604      	mov	r4, r0
 80144c8:	460d      	mov	r5, r1
 80144ca:	f7ec fb6d 	bl	8000ba8 <__aeabi_d2iz>
 80144ce:	2200      	movs	r2, #0
 80144d0:	4607      	mov	r7, r0
 80144d2:	2300      	movs	r3, #0
 80144d4:	4620      	mov	r0, r4
 80144d6:	4629      	mov	r1, r5
 80144d8:	f7ec fb28 	bl	8000b2c <__aeabi_dcmplt>
 80144dc:	b140      	cbz	r0, 80144f0 <_dtoa_r+0x168>
 80144de:	4638      	mov	r0, r7
 80144e0:	f7ec f848 	bl	8000574 <__aeabi_i2d>
 80144e4:	4622      	mov	r2, r4
 80144e6:	462b      	mov	r3, r5
 80144e8:	f7ec fb16 	bl	8000b18 <__aeabi_dcmpeq>
 80144ec:	b900      	cbnz	r0, 80144f0 <_dtoa_r+0x168>
 80144ee:	3f01      	subs	r7, #1
 80144f0:	2f16      	cmp	r7, #22
 80144f2:	d852      	bhi.n	801459a <_dtoa_r+0x212>
 80144f4:	4b5d      	ldr	r3, [pc, #372]	@ (801466c <_dtoa_r+0x2e4>)
 80144f6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80144fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8014502:	f7ec fb13 	bl	8000b2c <__aeabi_dcmplt>
 8014506:	2800      	cmp	r0, #0
 8014508:	d049      	beq.n	801459e <_dtoa_r+0x216>
 801450a:	3f01      	subs	r7, #1
 801450c:	2300      	movs	r3, #0
 801450e:	9310      	str	r3, [sp, #64]	@ 0x40
 8014510:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8014512:	1b9b      	subs	r3, r3, r6
 8014514:	1e5a      	subs	r2, r3, #1
 8014516:	bf45      	ittet	mi
 8014518:	f1c3 0301 	rsbmi	r3, r3, #1
 801451c:	9300      	strmi	r3, [sp, #0]
 801451e:	2300      	movpl	r3, #0
 8014520:	2300      	movmi	r3, #0
 8014522:	9206      	str	r2, [sp, #24]
 8014524:	bf54      	ite	pl
 8014526:	9300      	strpl	r3, [sp, #0]
 8014528:	9306      	strmi	r3, [sp, #24]
 801452a:	2f00      	cmp	r7, #0
 801452c:	db39      	blt.n	80145a2 <_dtoa_r+0x21a>
 801452e:	9b06      	ldr	r3, [sp, #24]
 8014530:	970d      	str	r7, [sp, #52]	@ 0x34
 8014532:	443b      	add	r3, r7
 8014534:	9306      	str	r3, [sp, #24]
 8014536:	2300      	movs	r3, #0
 8014538:	9308      	str	r3, [sp, #32]
 801453a:	9b07      	ldr	r3, [sp, #28]
 801453c:	2b09      	cmp	r3, #9
 801453e:	d863      	bhi.n	8014608 <_dtoa_r+0x280>
 8014540:	2b05      	cmp	r3, #5
 8014542:	bfc4      	itt	gt
 8014544:	3b04      	subgt	r3, #4
 8014546:	9307      	strgt	r3, [sp, #28]
 8014548:	9b07      	ldr	r3, [sp, #28]
 801454a:	f1a3 0302 	sub.w	r3, r3, #2
 801454e:	bfcc      	ite	gt
 8014550:	2400      	movgt	r4, #0
 8014552:	2401      	movle	r4, #1
 8014554:	2b03      	cmp	r3, #3
 8014556:	d863      	bhi.n	8014620 <_dtoa_r+0x298>
 8014558:	e8df f003 	tbb	[pc, r3]
 801455c:	2b375452 	.word	0x2b375452
 8014560:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8014564:	441e      	add	r6, r3
 8014566:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801456a:	2b20      	cmp	r3, #32
 801456c:	bfc1      	itttt	gt
 801456e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8014572:	409f      	lslgt	r7, r3
 8014574:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8014578:	fa24 f303 	lsrgt.w	r3, r4, r3
 801457c:	bfd6      	itet	le
 801457e:	f1c3 0320 	rsble	r3, r3, #32
 8014582:	ea47 0003 	orrgt.w	r0, r7, r3
 8014586:	fa04 f003 	lslle.w	r0, r4, r3
 801458a:	f7eb ffe3 	bl	8000554 <__aeabi_ui2d>
 801458e:	2201      	movs	r2, #1
 8014590:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8014594:	3e01      	subs	r6, #1
 8014596:	9212      	str	r2, [sp, #72]	@ 0x48
 8014598:	e776      	b.n	8014488 <_dtoa_r+0x100>
 801459a:	2301      	movs	r3, #1
 801459c:	e7b7      	b.n	801450e <_dtoa_r+0x186>
 801459e:	9010      	str	r0, [sp, #64]	@ 0x40
 80145a0:	e7b6      	b.n	8014510 <_dtoa_r+0x188>
 80145a2:	9b00      	ldr	r3, [sp, #0]
 80145a4:	1bdb      	subs	r3, r3, r7
 80145a6:	9300      	str	r3, [sp, #0]
 80145a8:	427b      	negs	r3, r7
 80145aa:	9308      	str	r3, [sp, #32]
 80145ac:	2300      	movs	r3, #0
 80145ae:	930d      	str	r3, [sp, #52]	@ 0x34
 80145b0:	e7c3      	b.n	801453a <_dtoa_r+0x1b2>
 80145b2:	2301      	movs	r3, #1
 80145b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80145b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80145b8:	eb07 0b03 	add.w	fp, r7, r3
 80145bc:	f10b 0301 	add.w	r3, fp, #1
 80145c0:	2b01      	cmp	r3, #1
 80145c2:	9303      	str	r3, [sp, #12]
 80145c4:	bfb8      	it	lt
 80145c6:	2301      	movlt	r3, #1
 80145c8:	e006      	b.n	80145d8 <_dtoa_r+0x250>
 80145ca:	2301      	movs	r3, #1
 80145cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80145ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80145d0:	2b00      	cmp	r3, #0
 80145d2:	dd28      	ble.n	8014626 <_dtoa_r+0x29e>
 80145d4:	469b      	mov	fp, r3
 80145d6:	9303      	str	r3, [sp, #12]
 80145d8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80145dc:	2100      	movs	r1, #0
 80145de:	2204      	movs	r2, #4
 80145e0:	f102 0514 	add.w	r5, r2, #20
 80145e4:	429d      	cmp	r5, r3
 80145e6:	d926      	bls.n	8014636 <_dtoa_r+0x2ae>
 80145e8:	6041      	str	r1, [r0, #4]
 80145ea:	4648      	mov	r0, r9
 80145ec:	f000 fd9c 	bl	8015128 <_Balloc>
 80145f0:	4682      	mov	sl, r0
 80145f2:	2800      	cmp	r0, #0
 80145f4:	d142      	bne.n	801467c <_dtoa_r+0x2f4>
 80145f6:	4b1e      	ldr	r3, [pc, #120]	@ (8014670 <_dtoa_r+0x2e8>)
 80145f8:	4602      	mov	r2, r0
 80145fa:	f240 11af 	movw	r1, #431	@ 0x1af
 80145fe:	e6da      	b.n	80143b6 <_dtoa_r+0x2e>
 8014600:	2300      	movs	r3, #0
 8014602:	e7e3      	b.n	80145cc <_dtoa_r+0x244>
 8014604:	2300      	movs	r3, #0
 8014606:	e7d5      	b.n	80145b4 <_dtoa_r+0x22c>
 8014608:	2401      	movs	r4, #1
 801460a:	2300      	movs	r3, #0
 801460c:	9307      	str	r3, [sp, #28]
 801460e:	9409      	str	r4, [sp, #36]	@ 0x24
 8014610:	f04f 3bff 	mov.w	fp, #4294967295
 8014614:	2200      	movs	r2, #0
 8014616:	f8cd b00c 	str.w	fp, [sp, #12]
 801461a:	2312      	movs	r3, #18
 801461c:	920c      	str	r2, [sp, #48]	@ 0x30
 801461e:	e7db      	b.n	80145d8 <_dtoa_r+0x250>
 8014620:	2301      	movs	r3, #1
 8014622:	9309      	str	r3, [sp, #36]	@ 0x24
 8014624:	e7f4      	b.n	8014610 <_dtoa_r+0x288>
 8014626:	f04f 0b01 	mov.w	fp, #1
 801462a:	f8cd b00c 	str.w	fp, [sp, #12]
 801462e:	465b      	mov	r3, fp
 8014630:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8014634:	e7d0      	b.n	80145d8 <_dtoa_r+0x250>
 8014636:	3101      	adds	r1, #1
 8014638:	0052      	lsls	r2, r2, #1
 801463a:	e7d1      	b.n	80145e0 <_dtoa_r+0x258>
 801463c:	f3af 8000 	nop.w
 8014640:	636f4361 	.word	0x636f4361
 8014644:	3fd287a7 	.word	0x3fd287a7
 8014648:	8b60c8b3 	.word	0x8b60c8b3
 801464c:	3fc68a28 	.word	0x3fc68a28
 8014650:	509f79fb 	.word	0x509f79fb
 8014654:	3fd34413 	.word	0x3fd34413
 8014658:	08016259 	.word	0x08016259
 801465c:	08016270 	.word	0x08016270
 8014660:	7ff00000 	.word	0x7ff00000
 8014664:	08016229 	.word	0x08016229
 8014668:	3ff80000 	.word	0x3ff80000
 801466c:	080163c0 	.word	0x080163c0
 8014670:	080162c8 	.word	0x080162c8
 8014674:	08016255 	.word	0x08016255
 8014678:	08016228 	.word	0x08016228
 801467c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8014680:	6018      	str	r0, [r3, #0]
 8014682:	9b03      	ldr	r3, [sp, #12]
 8014684:	2b0e      	cmp	r3, #14
 8014686:	f200 80a1 	bhi.w	80147cc <_dtoa_r+0x444>
 801468a:	2c00      	cmp	r4, #0
 801468c:	f000 809e 	beq.w	80147cc <_dtoa_r+0x444>
 8014690:	2f00      	cmp	r7, #0
 8014692:	dd33      	ble.n	80146fc <_dtoa_r+0x374>
 8014694:	4b9c      	ldr	r3, [pc, #624]	@ (8014908 <_dtoa_r+0x580>)
 8014696:	f007 020f 	and.w	r2, r7, #15
 801469a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801469e:	ed93 7b00 	vldr	d7, [r3]
 80146a2:	05f8      	lsls	r0, r7, #23
 80146a4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80146a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80146ac:	d516      	bpl.n	80146dc <_dtoa_r+0x354>
 80146ae:	4b97      	ldr	r3, [pc, #604]	@ (801490c <_dtoa_r+0x584>)
 80146b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80146b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80146b8:	f7ec f8f0 	bl	800089c <__aeabi_ddiv>
 80146bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80146c0:	f004 040f 	and.w	r4, r4, #15
 80146c4:	2603      	movs	r6, #3
 80146c6:	4d91      	ldr	r5, [pc, #580]	@ (801490c <_dtoa_r+0x584>)
 80146c8:	b954      	cbnz	r4, 80146e0 <_dtoa_r+0x358>
 80146ca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80146ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80146d2:	f7ec f8e3 	bl	800089c <__aeabi_ddiv>
 80146d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80146da:	e028      	b.n	801472e <_dtoa_r+0x3a6>
 80146dc:	2602      	movs	r6, #2
 80146de:	e7f2      	b.n	80146c6 <_dtoa_r+0x33e>
 80146e0:	07e1      	lsls	r1, r4, #31
 80146e2:	d508      	bpl.n	80146f6 <_dtoa_r+0x36e>
 80146e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80146e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80146ec:	f7eb ffac 	bl	8000648 <__aeabi_dmul>
 80146f0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80146f4:	3601      	adds	r6, #1
 80146f6:	1064      	asrs	r4, r4, #1
 80146f8:	3508      	adds	r5, #8
 80146fa:	e7e5      	b.n	80146c8 <_dtoa_r+0x340>
 80146fc:	f000 80af 	beq.w	801485e <_dtoa_r+0x4d6>
 8014700:	427c      	negs	r4, r7
 8014702:	4b81      	ldr	r3, [pc, #516]	@ (8014908 <_dtoa_r+0x580>)
 8014704:	4d81      	ldr	r5, [pc, #516]	@ (801490c <_dtoa_r+0x584>)
 8014706:	f004 020f 	and.w	r2, r4, #15
 801470a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801470e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014712:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8014716:	f7eb ff97 	bl	8000648 <__aeabi_dmul>
 801471a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801471e:	1124      	asrs	r4, r4, #4
 8014720:	2300      	movs	r3, #0
 8014722:	2602      	movs	r6, #2
 8014724:	2c00      	cmp	r4, #0
 8014726:	f040 808f 	bne.w	8014848 <_dtoa_r+0x4c0>
 801472a:	2b00      	cmp	r3, #0
 801472c:	d1d3      	bne.n	80146d6 <_dtoa_r+0x34e>
 801472e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014730:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8014734:	2b00      	cmp	r3, #0
 8014736:	f000 8094 	beq.w	8014862 <_dtoa_r+0x4da>
 801473a:	4b75      	ldr	r3, [pc, #468]	@ (8014910 <_dtoa_r+0x588>)
 801473c:	2200      	movs	r2, #0
 801473e:	4620      	mov	r0, r4
 8014740:	4629      	mov	r1, r5
 8014742:	f7ec f9f3 	bl	8000b2c <__aeabi_dcmplt>
 8014746:	2800      	cmp	r0, #0
 8014748:	f000 808b 	beq.w	8014862 <_dtoa_r+0x4da>
 801474c:	9b03      	ldr	r3, [sp, #12]
 801474e:	2b00      	cmp	r3, #0
 8014750:	f000 8087 	beq.w	8014862 <_dtoa_r+0x4da>
 8014754:	f1bb 0f00 	cmp.w	fp, #0
 8014758:	dd34      	ble.n	80147c4 <_dtoa_r+0x43c>
 801475a:	4620      	mov	r0, r4
 801475c:	4b6d      	ldr	r3, [pc, #436]	@ (8014914 <_dtoa_r+0x58c>)
 801475e:	2200      	movs	r2, #0
 8014760:	4629      	mov	r1, r5
 8014762:	f7eb ff71 	bl	8000648 <__aeabi_dmul>
 8014766:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801476a:	f107 38ff 	add.w	r8, r7, #4294967295
 801476e:	3601      	adds	r6, #1
 8014770:	465c      	mov	r4, fp
 8014772:	4630      	mov	r0, r6
 8014774:	f7eb fefe 	bl	8000574 <__aeabi_i2d>
 8014778:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801477c:	f7eb ff64 	bl	8000648 <__aeabi_dmul>
 8014780:	4b65      	ldr	r3, [pc, #404]	@ (8014918 <_dtoa_r+0x590>)
 8014782:	2200      	movs	r2, #0
 8014784:	f7eb fdaa 	bl	80002dc <__adddf3>
 8014788:	4605      	mov	r5, r0
 801478a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801478e:	2c00      	cmp	r4, #0
 8014790:	d16a      	bne.n	8014868 <_dtoa_r+0x4e0>
 8014792:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014796:	4b61      	ldr	r3, [pc, #388]	@ (801491c <_dtoa_r+0x594>)
 8014798:	2200      	movs	r2, #0
 801479a:	f7eb fd9d 	bl	80002d8 <__aeabi_dsub>
 801479e:	4602      	mov	r2, r0
 80147a0:	460b      	mov	r3, r1
 80147a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80147a6:	462a      	mov	r2, r5
 80147a8:	4633      	mov	r3, r6
 80147aa:	f7ec f9dd 	bl	8000b68 <__aeabi_dcmpgt>
 80147ae:	2800      	cmp	r0, #0
 80147b0:	f040 8298 	bne.w	8014ce4 <_dtoa_r+0x95c>
 80147b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80147b8:	462a      	mov	r2, r5
 80147ba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80147be:	f7ec f9b5 	bl	8000b2c <__aeabi_dcmplt>
 80147c2:	bb38      	cbnz	r0, 8014814 <_dtoa_r+0x48c>
 80147c4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80147c8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80147cc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80147ce:	2b00      	cmp	r3, #0
 80147d0:	f2c0 8157 	blt.w	8014a82 <_dtoa_r+0x6fa>
 80147d4:	2f0e      	cmp	r7, #14
 80147d6:	f300 8154 	bgt.w	8014a82 <_dtoa_r+0x6fa>
 80147da:	4b4b      	ldr	r3, [pc, #300]	@ (8014908 <_dtoa_r+0x580>)
 80147dc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80147e0:	ed93 7b00 	vldr	d7, [r3]
 80147e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80147e6:	2b00      	cmp	r3, #0
 80147e8:	ed8d 7b00 	vstr	d7, [sp]
 80147ec:	f280 80e5 	bge.w	80149ba <_dtoa_r+0x632>
 80147f0:	9b03      	ldr	r3, [sp, #12]
 80147f2:	2b00      	cmp	r3, #0
 80147f4:	f300 80e1 	bgt.w	80149ba <_dtoa_r+0x632>
 80147f8:	d10c      	bne.n	8014814 <_dtoa_r+0x48c>
 80147fa:	4b48      	ldr	r3, [pc, #288]	@ (801491c <_dtoa_r+0x594>)
 80147fc:	2200      	movs	r2, #0
 80147fe:	ec51 0b17 	vmov	r0, r1, d7
 8014802:	f7eb ff21 	bl	8000648 <__aeabi_dmul>
 8014806:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801480a:	f7ec f9a3 	bl	8000b54 <__aeabi_dcmpge>
 801480e:	2800      	cmp	r0, #0
 8014810:	f000 8266 	beq.w	8014ce0 <_dtoa_r+0x958>
 8014814:	2400      	movs	r4, #0
 8014816:	4625      	mov	r5, r4
 8014818:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801481a:	4656      	mov	r6, sl
 801481c:	ea6f 0803 	mvn.w	r8, r3
 8014820:	2700      	movs	r7, #0
 8014822:	4621      	mov	r1, r4
 8014824:	4648      	mov	r0, r9
 8014826:	f000 fcbf 	bl	80151a8 <_Bfree>
 801482a:	2d00      	cmp	r5, #0
 801482c:	f000 80bd 	beq.w	80149aa <_dtoa_r+0x622>
 8014830:	b12f      	cbz	r7, 801483e <_dtoa_r+0x4b6>
 8014832:	42af      	cmp	r7, r5
 8014834:	d003      	beq.n	801483e <_dtoa_r+0x4b6>
 8014836:	4639      	mov	r1, r7
 8014838:	4648      	mov	r0, r9
 801483a:	f000 fcb5 	bl	80151a8 <_Bfree>
 801483e:	4629      	mov	r1, r5
 8014840:	4648      	mov	r0, r9
 8014842:	f000 fcb1 	bl	80151a8 <_Bfree>
 8014846:	e0b0      	b.n	80149aa <_dtoa_r+0x622>
 8014848:	07e2      	lsls	r2, r4, #31
 801484a:	d505      	bpl.n	8014858 <_dtoa_r+0x4d0>
 801484c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014850:	f7eb fefa 	bl	8000648 <__aeabi_dmul>
 8014854:	3601      	adds	r6, #1
 8014856:	2301      	movs	r3, #1
 8014858:	1064      	asrs	r4, r4, #1
 801485a:	3508      	adds	r5, #8
 801485c:	e762      	b.n	8014724 <_dtoa_r+0x39c>
 801485e:	2602      	movs	r6, #2
 8014860:	e765      	b.n	801472e <_dtoa_r+0x3a6>
 8014862:	9c03      	ldr	r4, [sp, #12]
 8014864:	46b8      	mov	r8, r7
 8014866:	e784      	b.n	8014772 <_dtoa_r+0x3ea>
 8014868:	4b27      	ldr	r3, [pc, #156]	@ (8014908 <_dtoa_r+0x580>)
 801486a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801486c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014870:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8014874:	4454      	add	r4, sl
 8014876:	2900      	cmp	r1, #0
 8014878:	d054      	beq.n	8014924 <_dtoa_r+0x59c>
 801487a:	4929      	ldr	r1, [pc, #164]	@ (8014920 <_dtoa_r+0x598>)
 801487c:	2000      	movs	r0, #0
 801487e:	f7ec f80d 	bl	800089c <__aeabi_ddiv>
 8014882:	4633      	mov	r3, r6
 8014884:	462a      	mov	r2, r5
 8014886:	f7eb fd27 	bl	80002d8 <__aeabi_dsub>
 801488a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801488e:	4656      	mov	r6, sl
 8014890:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014894:	f7ec f988 	bl	8000ba8 <__aeabi_d2iz>
 8014898:	4605      	mov	r5, r0
 801489a:	f7eb fe6b 	bl	8000574 <__aeabi_i2d>
 801489e:	4602      	mov	r2, r0
 80148a0:	460b      	mov	r3, r1
 80148a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80148a6:	f7eb fd17 	bl	80002d8 <__aeabi_dsub>
 80148aa:	3530      	adds	r5, #48	@ 0x30
 80148ac:	4602      	mov	r2, r0
 80148ae:	460b      	mov	r3, r1
 80148b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80148b4:	f806 5b01 	strb.w	r5, [r6], #1
 80148b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80148bc:	f7ec f936 	bl	8000b2c <__aeabi_dcmplt>
 80148c0:	2800      	cmp	r0, #0
 80148c2:	d172      	bne.n	80149aa <_dtoa_r+0x622>
 80148c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80148c8:	4911      	ldr	r1, [pc, #68]	@ (8014910 <_dtoa_r+0x588>)
 80148ca:	2000      	movs	r0, #0
 80148cc:	f7eb fd04 	bl	80002d8 <__aeabi_dsub>
 80148d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80148d4:	f7ec f92a 	bl	8000b2c <__aeabi_dcmplt>
 80148d8:	2800      	cmp	r0, #0
 80148da:	f040 80b4 	bne.w	8014a46 <_dtoa_r+0x6be>
 80148de:	42a6      	cmp	r6, r4
 80148e0:	f43f af70 	beq.w	80147c4 <_dtoa_r+0x43c>
 80148e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80148e8:	4b0a      	ldr	r3, [pc, #40]	@ (8014914 <_dtoa_r+0x58c>)
 80148ea:	2200      	movs	r2, #0
 80148ec:	f7eb feac 	bl	8000648 <__aeabi_dmul>
 80148f0:	4b08      	ldr	r3, [pc, #32]	@ (8014914 <_dtoa_r+0x58c>)
 80148f2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80148f6:	2200      	movs	r2, #0
 80148f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80148fc:	f7eb fea4 	bl	8000648 <__aeabi_dmul>
 8014900:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014904:	e7c4      	b.n	8014890 <_dtoa_r+0x508>
 8014906:	bf00      	nop
 8014908:	080163c0 	.word	0x080163c0
 801490c:	08016398 	.word	0x08016398
 8014910:	3ff00000 	.word	0x3ff00000
 8014914:	40240000 	.word	0x40240000
 8014918:	401c0000 	.word	0x401c0000
 801491c:	40140000 	.word	0x40140000
 8014920:	3fe00000 	.word	0x3fe00000
 8014924:	4631      	mov	r1, r6
 8014926:	4628      	mov	r0, r5
 8014928:	f7eb fe8e 	bl	8000648 <__aeabi_dmul>
 801492c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8014930:	9413      	str	r4, [sp, #76]	@ 0x4c
 8014932:	4656      	mov	r6, sl
 8014934:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014938:	f7ec f936 	bl	8000ba8 <__aeabi_d2iz>
 801493c:	4605      	mov	r5, r0
 801493e:	f7eb fe19 	bl	8000574 <__aeabi_i2d>
 8014942:	4602      	mov	r2, r0
 8014944:	460b      	mov	r3, r1
 8014946:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801494a:	f7eb fcc5 	bl	80002d8 <__aeabi_dsub>
 801494e:	3530      	adds	r5, #48	@ 0x30
 8014950:	f806 5b01 	strb.w	r5, [r6], #1
 8014954:	4602      	mov	r2, r0
 8014956:	460b      	mov	r3, r1
 8014958:	42a6      	cmp	r6, r4
 801495a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801495e:	f04f 0200 	mov.w	r2, #0
 8014962:	d124      	bne.n	80149ae <_dtoa_r+0x626>
 8014964:	4baf      	ldr	r3, [pc, #700]	@ (8014c24 <_dtoa_r+0x89c>)
 8014966:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801496a:	f7eb fcb7 	bl	80002dc <__adddf3>
 801496e:	4602      	mov	r2, r0
 8014970:	460b      	mov	r3, r1
 8014972:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014976:	f7ec f8f7 	bl	8000b68 <__aeabi_dcmpgt>
 801497a:	2800      	cmp	r0, #0
 801497c:	d163      	bne.n	8014a46 <_dtoa_r+0x6be>
 801497e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8014982:	49a8      	ldr	r1, [pc, #672]	@ (8014c24 <_dtoa_r+0x89c>)
 8014984:	2000      	movs	r0, #0
 8014986:	f7eb fca7 	bl	80002d8 <__aeabi_dsub>
 801498a:	4602      	mov	r2, r0
 801498c:	460b      	mov	r3, r1
 801498e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014992:	f7ec f8cb 	bl	8000b2c <__aeabi_dcmplt>
 8014996:	2800      	cmp	r0, #0
 8014998:	f43f af14 	beq.w	80147c4 <_dtoa_r+0x43c>
 801499c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801499e:	1e73      	subs	r3, r6, #1
 80149a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80149a2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80149a6:	2b30      	cmp	r3, #48	@ 0x30
 80149a8:	d0f8      	beq.n	801499c <_dtoa_r+0x614>
 80149aa:	4647      	mov	r7, r8
 80149ac:	e03b      	b.n	8014a26 <_dtoa_r+0x69e>
 80149ae:	4b9e      	ldr	r3, [pc, #632]	@ (8014c28 <_dtoa_r+0x8a0>)
 80149b0:	f7eb fe4a 	bl	8000648 <__aeabi_dmul>
 80149b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80149b8:	e7bc      	b.n	8014934 <_dtoa_r+0x5ac>
 80149ba:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80149be:	4656      	mov	r6, sl
 80149c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80149c4:	4620      	mov	r0, r4
 80149c6:	4629      	mov	r1, r5
 80149c8:	f7eb ff68 	bl	800089c <__aeabi_ddiv>
 80149cc:	f7ec f8ec 	bl	8000ba8 <__aeabi_d2iz>
 80149d0:	4680      	mov	r8, r0
 80149d2:	f7eb fdcf 	bl	8000574 <__aeabi_i2d>
 80149d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80149da:	f7eb fe35 	bl	8000648 <__aeabi_dmul>
 80149de:	4602      	mov	r2, r0
 80149e0:	460b      	mov	r3, r1
 80149e2:	4620      	mov	r0, r4
 80149e4:	4629      	mov	r1, r5
 80149e6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80149ea:	f7eb fc75 	bl	80002d8 <__aeabi_dsub>
 80149ee:	f806 4b01 	strb.w	r4, [r6], #1
 80149f2:	9d03      	ldr	r5, [sp, #12]
 80149f4:	eba6 040a 	sub.w	r4, r6, sl
 80149f8:	42a5      	cmp	r5, r4
 80149fa:	4602      	mov	r2, r0
 80149fc:	460b      	mov	r3, r1
 80149fe:	d133      	bne.n	8014a68 <_dtoa_r+0x6e0>
 8014a00:	f7eb fc6c 	bl	80002dc <__adddf3>
 8014a04:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014a08:	4604      	mov	r4, r0
 8014a0a:	460d      	mov	r5, r1
 8014a0c:	f7ec f8ac 	bl	8000b68 <__aeabi_dcmpgt>
 8014a10:	b9c0      	cbnz	r0, 8014a44 <_dtoa_r+0x6bc>
 8014a12:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014a16:	4620      	mov	r0, r4
 8014a18:	4629      	mov	r1, r5
 8014a1a:	f7ec f87d 	bl	8000b18 <__aeabi_dcmpeq>
 8014a1e:	b110      	cbz	r0, 8014a26 <_dtoa_r+0x69e>
 8014a20:	f018 0f01 	tst.w	r8, #1
 8014a24:	d10e      	bne.n	8014a44 <_dtoa_r+0x6bc>
 8014a26:	9902      	ldr	r1, [sp, #8]
 8014a28:	4648      	mov	r0, r9
 8014a2a:	f000 fbbd 	bl	80151a8 <_Bfree>
 8014a2e:	2300      	movs	r3, #0
 8014a30:	7033      	strb	r3, [r6, #0]
 8014a32:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014a34:	3701      	adds	r7, #1
 8014a36:	601f      	str	r7, [r3, #0]
 8014a38:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014a3a:	2b00      	cmp	r3, #0
 8014a3c:	f000 824b 	beq.w	8014ed6 <_dtoa_r+0xb4e>
 8014a40:	601e      	str	r6, [r3, #0]
 8014a42:	e248      	b.n	8014ed6 <_dtoa_r+0xb4e>
 8014a44:	46b8      	mov	r8, r7
 8014a46:	4633      	mov	r3, r6
 8014a48:	461e      	mov	r6, r3
 8014a4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014a4e:	2a39      	cmp	r2, #57	@ 0x39
 8014a50:	d106      	bne.n	8014a60 <_dtoa_r+0x6d8>
 8014a52:	459a      	cmp	sl, r3
 8014a54:	d1f8      	bne.n	8014a48 <_dtoa_r+0x6c0>
 8014a56:	2230      	movs	r2, #48	@ 0x30
 8014a58:	f108 0801 	add.w	r8, r8, #1
 8014a5c:	f88a 2000 	strb.w	r2, [sl]
 8014a60:	781a      	ldrb	r2, [r3, #0]
 8014a62:	3201      	adds	r2, #1
 8014a64:	701a      	strb	r2, [r3, #0]
 8014a66:	e7a0      	b.n	80149aa <_dtoa_r+0x622>
 8014a68:	4b6f      	ldr	r3, [pc, #444]	@ (8014c28 <_dtoa_r+0x8a0>)
 8014a6a:	2200      	movs	r2, #0
 8014a6c:	f7eb fdec 	bl	8000648 <__aeabi_dmul>
 8014a70:	2200      	movs	r2, #0
 8014a72:	2300      	movs	r3, #0
 8014a74:	4604      	mov	r4, r0
 8014a76:	460d      	mov	r5, r1
 8014a78:	f7ec f84e 	bl	8000b18 <__aeabi_dcmpeq>
 8014a7c:	2800      	cmp	r0, #0
 8014a7e:	d09f      	beq.n	80149c0 <_dtoa_r+0x638>
 8014a80:	e7d1      	b.n	8014a26 <_dtoa_r+0x69e>
 8014a82:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014a84:	2a00      	cmp	r2, #0
 8014a86:	f000 80ea 	beq.w	8014c5e <_dtoa_r+0x8d6>
 8014a8a:	9a07      	ldr	r2, [sp, #28]
 8014a8c:	2a01      	cmp	r2, #1
 8014a8e:	f300 80cd 	bgt.w	8014c2c <_dtoa_r+0x8a4>
 8014a92:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8014a94:	2a00      	cmp	r2, #0
 8014a96:	f000 80c1 	beq.w	8014c1c <_dtoa_r+0x894>
 8014a9a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8014a9e:	9c08      	ldr	r4, [sp, #32]
 8014aa0:	9e00      	ldr	r6, [sp, #0]
 8014aa2:	9a00      	ldr	r2, [sp, #0]
 8014aa4:	441a      	add	r2, r3
 8014aa6:	9200      	str	r2, [sp, #0]
 8014aa8:	9a06      	ldr	r2, [sp, #24]
 8014aaa:	2101      	movs	r1, #1
 8014aac:	441a      	add	r2, r3
 8014aae:	4648      	mov	r0, r9
 8014ab0:	9206      	str	r2, [sp, #24]
 8014ab2:	f000 fc2d 	bl	8015310 <__i2b>
 8014ab6:	4605      	mov	r5, r0
 8014ab8:	b166      	cbz	r6, 8014ad4 <_dtoa_r+0x74c>
 8014aba:	9b06      	ldr	r3, [sp, #24]
 8014abc:	2b00      	cmp	r3, #0
 8014abe:	dd09      	ble.n	8014ad4 <_dtoa_r+0x74c>
 8014ac0:	42b3      	cmp	r3, r6
 8014ac2:	9a00      	ldr	r2, [sp, #0]
 8014ac4:	bfa8      	it	ge
 8014ac6:	4633      	movge	r3, r6
 8014ac8:	1ad2      	subs	r2, r2, r3
 8014aca:	9200      	str	r2, [sp, #0]
 8014acc:	9a06      	ldr	r2, [sp, #24]
 8014ace:	1af6      	subs	r6, r6, r3
 8014ad0:	1ad3      	subs	r3, r2, r3
 8014ad2:	9306      	str	r3, [sp, #24]
 8014ad4:	9b08      	ldr	r3, [sp, #32]
 8014ad6:	b30b      	cbz	r3, 8014b1c <_dtoa_r+0x794>
 8014ad8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014ada:	2b00      	cmp	r3, #0
 8014adc:	f000 80c6 	beq.w	8014c6c <_dtoa_r+0x8e4>
 8014ae0:	2c00      	cmp	r4, #0
 8014ae2:	f000 80c0 	beq.w	8014c66 <_dtoa_r+0x8de>
 8014ae6:	4629      	mov	r1, r5
 8014ae8:	4622      	mov	r2, r4
 8014aea:	4648      	mov	r0, r9
 8014aec:	f000 fcc8 	bl	8015480 <__pow5mult>
 8014af0:	9a02      	ldr	r2, [sp, #8]
 8014af2:	4601      	mov	r1, r0
 8014af4:	4605      	mov	r5, r0
 8014af6:	4648      	mov	r0, r9
 8014af8:	f000 fc20 	bl	801533c <__multiply>
 8014afc:	9902      	ldr	r1, [sp, #8]
 8014afe:	4680      	mov	r8, r0
 8014b00:	4648      	mov	r0, r9
 8014b02:	f000 fb51 	bl	80151a8 <_Bfree>
 8014b06:	9b08      	ldr	r3, [sp, #32]
 8014b08:	1b1b      	subs	r3, r3, r4
 8014b0a:	9308      	str	r3, [sp, #32]
 8014b0c:	f000 80b1 	beq.w	8014c72 <_dtoa_r+0x8ea>
 8014b10:	9a08      	ldr	r2, [sp, #32]
 8014b12:	4641      	mov	r1, r8
 8014b14:	4648      	mov	r0, r9
 8014b16:	f000 fcb3 	bl	8015480 <__pow5mult>
 8014b1a:	9002      	str	r0, [sp, #8]
 8014b1c:	2101      	movs	r1, #1
 8014b1e:	4648      	mov	r0, r9
 8014b20:	f000 fbf6 	bl	8015310 <__i2b>
 8014b24:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014b26:	4604      	mov	r4, r0
 8014b28:	2b00      	cmp	r3, #0
 8014b2a:	f000 81d8 	beq.w	8014ede <_dtoa_r+0xb56>
 8014b2e:	461a      	mov	r2, r3
 8014b30:	4601      	mov	r1, r0
 8014b32:	4648      	mov	r0, r9
 8014b34:	f000 fca4 	bl	8015480 <__pow5mult>
 8014b38:	9b07      	ldr	r3, [sp, #28]
 8014b3a:	2b01      	cmp	r3, #1
 8014b3c:	4604      	mov	r4, r0
 8014b3e:	f300 809f 	bgt.w	8014c80 <_dtoa_r+0x8f8>
 8014b42:	9b04      	ldr	r3, [sp, #16]
 8014b44:	2b00      	cmp	r3, #0
 8014b46:	f040 8097 	bne.w	8014c78 <_dtoa_r+0x8f0>
 8014b4a:	9b05      	ldr	r3, [sp, #20]
 8014b4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014b50:	2b00      	cmp	r3, #0
 8014b52:	f040 8093 	bne.w	8014c7c <_dtoa_r+0x8f4>
 8014b56:	9b05      	ldr	r3, [sp, #20]
 8014b58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014b5c:	0d1b      	lsrs	r3, r3, #20
 8014b5e:	051b      	lsls	r3, r3, #20
 8014b60:	b133      	cbz	r3, 8014b70 <_dtoa_r+0x7e8>
 8014b62:	9b00      	ldr	r3, [sp, #0]
 8014b64:	3301      	adds	r3, #1
 8014b66:	9300      	str	r3, [sp, #0]
 8014b68:	9b06      	ldr	r3, [sp, #24]
 8014b6a:	3301      	adds	r3, #1
 8014b6c:	9306      	str	r3, [sp, #24]
 8014b6e:	2301      	movs	r3, #1
 8014b70:	9308      	str	r3, [sp, #32]
 8014b72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014b74:	2b00      	cmp	r3, #0
 8014b76:	f000 81b8 	beq.w	8014eea <_dtoa_r+0xb62>
 8014b7a:	6923      	ldr	r3, [r4, #16]
 8014b7c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014b80:	6918      	ldr	r0, [r3, #16]
 8014b82:	f000 fb79 	bl	8015278 <__hi0bits>
 8014b86:	f1c0 0020 	rsb	r0, r0, #32
 8014b8a:	9b06      	ldr	r3, [sp, #24]
 8014b8c:	4418      	add	r0, r3
 8014b8e:	f010 001f 	ands.w	r0, r0, #31
 8014b92:	f000 8082 	beq.w	8014c9a <_dtoa_r+0x912>
 8014b96:	f1c0 0320 	rsb	r3, r0, #32
 8014b9a:	2b04      	cmp	r3, #4
 8014b9c:	dd73      	ble.n	8014c86 <_dtoa_r+0x8fe>
 8014b9e:	9b00      	ldr	r3, [sp, #0]
 8014ba0:	f1c0 001c 	rsb	r0, r0, #28
 8014ba4:	4403      	add	r3, r0
 8014ba6:	9300      	str	r3, [sp, #0]
 8014ba8:	9b06      	ldr	r3, [sp, #24]
 8014baa:	4403      	add	r3, r0
 8014bac:	4406      	add	r6, r0
 8014bae:	9306      	str	r3, [sp, #24]
 8014bb0:	9b00      	ldr	r3, [sp, #0]
 8014bb2:	2b00      	cmp	r3, #0
 8014bb4:	dd05      	ble.n	8014bc2 <_dtoa_r+0x83a>
 8014bb6:	9902      	ldr	r1, [sp, #8]
 8014bb8:	461a      	mov	r2, r3
 8014bba:	4648      	mov	r0, r9
 8014bbc:	f000 fcba 	bl	8015534 <__lshift>
 8014bc0:	9002      	str	r0, [sp, #8]
 8014bc2:	9b06      	ldr	r3, [sp, #24]
 8014bc4:	2b00      	cmp	r3, #0
 8014bc6:	dd05      	ble.n	8014bd4 <_dtoa_r+0x84c>
 8014bc8:	4621      	mov	r1, r4
 8014bca:	461a      	mov	r2, r3
 8014bcc:	4648      	mov	r0, r9
 8014bce:	f000 fcb1 	bl	8015534 <__lshift>
 8014bd2:	4604      	mov	r4, r0
 8014bd4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014bd6:	2b00      	cmp	r3, #0
 8014bd8:	d061      	beq.n	8014c9e <_dtoa_r+0x916>
 8014bda:	9802      	ldr	r0, [sp, #8]
 8014bdc:	4621      	mov	r1, r4
 8014bde:	f000 fd15 	bl	801560c <__mcmp>
 8014be2:	2800      	cmp	r0, #0
 8014be4:	da5b      	bge.n	8014c9e <_dtoa_r+0x916>
 8014be6:	2300      	movs	r3, #0
 8014be8:	9902      	ldr	r1, [sp, #8]
 8014bea:	220a      	movs	r2, #10
 8014bec:	4648      	mov	r0, r9
 8014bee:	f000 fafd 	bl	80151ec <__multadd>
 8014bf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014bf4:	9002      	str	r0, [sp, #8]
 8014bf6:	f107 38ff 	add.w	r8, r7, #4294967295
 8014bfa:	2b00      	cmp	r3, #0
 8014bfc:	f000 8177 	beq.w	8014eee <_dtoa_r+0xb66>
 8014c00:	4629      	mov	r1, r5
 8014c02:	2300      	movs	r3, #0
 8014c04:	220a      	movs	r2, #10
 8014c06:	4648      	mov	r0, r9
 8014c08:	f000 faf0 	bl	80151ec <__multadd>
 8014c0c:	f1bb 0f00 	cmp.w	fp, #0
 8014c10:	4605      	mov	r5, r0
 8014c12:	dc6f      	bgt.n	8014cf4 <_dtoa_r+0x96c>
 8014c14:	9b07      	ldr	r3, [sp, #28]
 8014c16:	2b02      	cmp	r3, #2
 8014c18:	dc49      	bgt.n	8014cae <_dtoa_r+0x926>
 8014c1a:	e06b      	b.n	8014cf4 <_dtoa_r+0x96c>
 8014c1c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8014c1e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8014c22:	e73c      	b.n	8014a9e <_dtoa_r+0x716>
 8014c24:	3fe00000 	.word	0x3fe00000
 8014c28:	40240000 	.word	0x40240000
 8014c2c:	9b03      	ldr	r3, [sp, #12]
 8014c2e:	1e5c      	subs	r4, r3, #1
 8014c30:	9b08      	ldr	r3, [sp, #32]
 8014c32:	42a3      	cmp	r3, r4
 8014c34:	db09      	blt.n	8014c4a <_dtoa_r+0x8c2>
 8014c36:	1b1c      	subs	r4, r3, r4
 8014c38:	9b03      	ldr	r3, [sp, #12]
 8014c3a:	2b00      	cmp	r3, #0
 8014c3c:	f6bf af30 	bge.w	8014aa0 <_dtoa_r+0x718>
 8014c40:	9b00      	ldr	r3, [sp, #0]
 8014c42:	9a03      	ldr	r2, [sp, #12]
 8014c44:	1a9e      	subs	r6, r3, r2
 8014c46:	2300      	movs	r3, #0
 8014c48:	e72b      	b.n	8014aa2 <_dtoa_r+0x71a>
 8014c4a:	9b08      	ldr	r3, [sp, #32]
 8014c4c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014c4e:	9408      	str	r4, [sp, #32]
 8014c50:	1ae3      	subs	r3, r4, r3
 8014c52:	441a      	add	r2, r3
 8014c54:	9e00      	ldr	r6, [sp, #0]
 8014c56:	9b03      	ldr	r3, [sp, #12]
 8014c58:	920d      	str	r2, [sp, #52]	@ 0x34
 8014c5a:	2400      	movs	r4, #0
 8014c5c:	e721      	b.n	8014aa2 <_dtoa_r+0x71a>
 8014c5e:	9c08      	ldr	r4, [sp, #32]
 8014c60:	9e00      	ldr	r6, [sp, #0]
 8014c62:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8014c64:	e728      	b.n	8014ab8 <_dtoa_r+0x730>
 8014c66:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8014c6a:	e751      	b.n	8014b10 <_dtoa_r+0x788>
 8014c6c:	9a08      	ldr	r2, [sp, #32]
 8014c6e:	9902      	ldr	r1, [sp, #8]
 8014c70:	e750      	b.n	8014b14 <_dtoa_r+0x78c>
 8014c72:	f8cd 8008 	str.w	r8, [sp, #8]
 8014c76:	e751      	b.n	8014b1c <_dtoa_r+0x794>
 8014c78:	2300      	movs	r3, #0
 8014c7a:	e779      	b.n	8014b70 <_dtoa_r+0x7e8>
 8014c7c:	9b04      	ldr	r3, [sp, #16]
 8014c7e:	e777      	b.n	8014b70 <_dtoa_r+0x7e8>
 8014c80:	2300      	movs	r3, #0
 8014c82:	9308      	str	r3, [sp, #32]
 8014c84:	e779      	b.n	8014b7a <_dtoa_r+0x7f2>
 8014c86:	d093      	beq.n	8014bb0 <_dtoa_r+0x828>
 8014c88:	9a00      	ldr	r2, [sp, #0]
 8014c8a:	331c      	adds	r3, #28
 8014c8c:	441a      	add	r2, r3
 8014c8e:	9200      	str	r2, [sp, #0]
 8014c90:	9a06      	ldr	r2, [sp, #24]
 8014c92:	441a      	add	r2, r3
 8014c94:	441e      	add	r6, r3
 8014c96:	9206      	str	r2, [sp, #24]
 8014c98:	e78a      	b.n	8014bb0 <_dtoa_r+0x828>
 8014c9a:	4603      	mov	r3, r0
 8014c9c:	e7f4      	b.n	8014c88 <_dtoa_r+0x900>
 8014c9e:	9b03      	ldr	r3, [sp, #12]
 8014ca0:	2b00      	cmp	r3, #0
 8014ca2:	46b8      	mov	r8, r7
 8014ca4:	dc20      	bgt.n	8014ce8 <_dtoa_r+0x960>
 8014ca6:	469b      	mov	fp, r3
 8014ca8:	9b07      	ldr	r3, [sp, #28]
 8014caa:	2b02      	cmp	r3, #2
 8014cac:	dd1e      	ble.n	8014cec <_dtoa_r+0x964>
 8014cae:	f1bb 0f00 	cmp.w	fp, #0
 8014cb2:	f47f adb1 	bne.w	8014818 <_dtoa_r+0x490>
 8014cb6:	4621      	mov	r1, r4
 8014cb8:	465b      	mov	r3, fp
 8014cba:	2205      	movs	r2, #5
 8014cbc:	4648      	mov	r0, r9
 8014cbe:	f000 fa95 	bl	80151ec <__multadd>
 8014cc2:	4601      	mov	r1, r0
 8014cc4:	4604      	mov	r4, r0
 8014cc6:	9802      	ldr	r0, [sp, #8]
 8014cc8:	f000 fca0 	bl	801560c <__mcmp>
 8014ccc:	2800      	cmp	r0, #0
 8014cce:	f77f ada3 	ble.w	8014818 <_dtoa_r+0x490>
 8014cd2:	4656      	mov	r6, sl
 8014cd4:	2331      	movs	r3, #49	@ 0x31
 8014cd6:	f806 3b01 	strb.w	r3, [r6], #1
 8014cda:	f108 0801 	add.w	r8, r8, #1
 8014cde:	e59f      	b.n	8014820 <_dtoa_r+0x498>
 8014ce0:	9c03      	ldr	r4, [sp, #12]
 8014ce2:	46b8      	mov	r8, r7
 8014ce4:	4625      	mov	r5, r4
 8014ce6:	e7f4      	b.n	8014cd2 <_dtoa_r+0x94a>
 8014ce8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8014cec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014cee:	2b00      	cmp	r3, #0
 8014cf0:	f000 8101 	beq.w	8014ef6 <_dtoa_r+0xb6e>
 8014cf4:	2e00      	cmp	r6, #0
 8014cf6:	dd05      	ble.n	8014d04 <_dtoa_r+0x97c>
 8014cf8:	4629      	mov	r1, r5
 8014cfa:	4632      	mov	r2, r6
 8014cfc:	4648      	mov	r0, r9
 8014cfe:	f000 fc19 	bl	8015534 <__lshift>
 8014d02:	4605      	mov	r5, r0
 8014d04:	9b08      	ldr	r3, [sp, #32]
 8014d06:	2b00      	cmp	r3, #0
 8014d08:	d05c      	beq.n	8014dc4 <_dtoa_r+0xa3c>
 8014d0a:	6869      	ldr	r1, [r5, #4]
 8014d0c:	4648      	mov	r0, r9
 8014d0e:	f000 fa0b 	bl	8015128 <_Balloc>
 8014d12:	4606      	mov	r6, r0
 8014d14:	b928      	cbnz	r0, 8014d22 <_dtoa_r+0x99a>
 8014d16:	4b82      	ldr	r3, [pc, #520]	@ (8014f20 <_dtoa_r+0xb98>)
 8014d18:	4602      	mov	r2, r0
 8014d1a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8014d1e:	f7ff bb4a 	b.w	80143b6 <_dtoa_r+0x2e>
 8014d22:	692a      	ldr	r2, [r5, #16]
 8014d24:	3202      	adds	r2, #2
 8014d26:	0092      	lsls	r2, r2, #2
 8014d28:	f105 010c 	add.w	r1, r5, #12
 8014d2c:	300c      	adds	r0, #12
 8014d2e:	f7ff fa94 	bl	801425a <memcpy>
 8014d32:	2201      	movs	r2, #1
 8014d34:	4631      	mov	r1, r6
 8014d36:	4648      	mov	r0, r9
 8014d38:	f000 fbfc 	bl	8015534 <__lshift>
 8014d3c:	f10a 0301 	add.w	r3, sl, #1
 8014d40:	9300      	str	r3, [sp, #0]
 8014d42:	eb0a 030b 	add.w	r3, sl, fp
 8014d46:	9308      	str	r3, [sp, #32]
 8014d48:	9b04      	ldr	r3, [sp, #16]
 8014d4a:	f003 0301 	and.w	r3, r3, #1
 8014d4e:	462f      	mov	r7, r5
 8014d50:	9306      	str	r3, [sp, #24]
 8014d52:	4605      	mov	r5, r0
 8014d54:	9b00      	ldr	r3, [sp, #0]
 8014d56:	9802      	ldr	r0, [sp, #8]
 8014d58:	4621      	mov	r1, r4
 8014d5a:	f103 3bff 	add.w	fp, r3, #4294967295
 8014d5e:	f7ff fa8a 	bl	8014276 <quorem>
 8014d62:	4603      	mov	r3, r0
 8014d64:	3330      	adds	r3, #48	@ 0x30
 8014d66:	9003      	str	r0, [sp, #12]
 8014d68:	4639      	mov	r1, r7
 8014d6a:	9802      	ldr	r0, [sp, #8]
 8014d6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8014d6e:	f000 fc4d 	bl	801560c <__mcmp>
 8014d72:	462a      	mov	r2, r5
 8014d74:	9004      	str	r0, [sp, #16]
 8014d76:	4621      	mov	r1, r4
 8014d78:	4648      	mov	r0, r9
 8014d7a:	f000 fc63 	bl	8015644 <__mdiff>
 8014d7e:	68c2      	ldr	r2, [r0, #12]
 8014d80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014d82:	4606      	mov	r6, r0
 8014d84:	bb02      	cbnz	r2, 8014dc8 <_dtoa_r+0xa40>
 8014d86:	4601      	mov	r1, r0
 8014d88:	9802      	ldr	r0, [sp, #8]
 8014d8a:	f000 fc3f 	bl	801560c <__mcmp>
 8014d8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014d90:	4602      	mov	r2, r0
 8014d92:	4631      	mov	r1, r6
 8014d94:	4648      	mov	r0, r9
 8014d96:	920c      	str	r2, [sp, #48]	@ 0x30
 8014d98:	9309      	str	r3, [sp, #36]	@ 0x24
 8014d9a:	f000 fa05 	bl	80151a8 <_Bfree>
 8014d9e:	9b07      	ldr	r3, [sp, #28]
 8014da0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8014da2:	9e00      	ldr	r6, [sp, #0]
 8014da4:	ea42 0103 	orr.w	r1, r2, r3
 8014da8:	9b06      	ldr	r3, [sp, #24]
 8014daa:	4319      	orrs	r1, r3
 8014dac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014dae:	d10d      	bne.n	8014dcc <_dtoa_r+0xa44>
 8014db0:	2b39      	cmp	r3, #57	@ 0x39
 8014db2:	d027      	beq.n	8014e04 <_dtoa_r+0xa7c>
 8014db4:	9a04      	ldr	r2, [sp, #16]
 8014db6:	2a00      	cmp	r2, #0
 8014db8:	dd01      	ble.n	8014dbe <_dtoa_r+0xa36>
 8014dba:	9b03      	ldr	r3, [sp, #12]
 8014dbc:	3331      	adds	r3, #49	@ 0x31
 8014dbe:	f88b 3000 	strb.w	r3, [fp]
 8014dc2:	e52e      	b.n	8014822 <_dtoa_r+0x49a>
 8014dc4:	4628      	mov	r0, r5
 8014dc6:	e7b9      	b.n	8014d3c <_dtoa_r+0x9b4>
 8014dc8:	2201      	movs	r2, #1
 8014dca:	e7e2      	b.n	8014d92 <_dtoa_r+0xa0a>
 8014dcc:	9904      	ldr	r1, [sp, #16]
 8014dce:	2900      	cmp	r1, #0
 8014dd0:	db04      	blt.n	8014ddc <_dtoa_r+0xa54>
 8014dd2:	9807      	ldr	r0, [sp, #28]
 8014dd4:	4301      	orrs	r1, r0
 8014dd6:	9806      	ldr	r0, [sp, #24]
 8014dd8:	4301      	orrs	r1, r0
 8014dda:	d120      	bne.n	8014e1e <_dtoa_r+0xa96>
 8014ddc:	2a00      	cmp	r2, #0
 8014dde:	ddee      	ble.n	8014dbe <_dtoa_r+0xa36>
 8014de0:	9902      	ldr	r1, [sp, #8]
 8014de2:	9300      	str	r3, [sp, #0]
 8014de4:	2201      	movs	r2, #1
 8014de6:	4648      	mov	r0, r9
 8014de8:	f000 fba4 	bl	8015534 <__lshift>
 8014dec:	4621      	mov	r1, r4
 8014dee:	9002      	str	r0, [sp, #8]
 8014df0:	f000 fc0c 	bl	801560c <__mcmp>
 8014df4:	2800      	cmp	r0, #0
 8014df6:	9b00      	ldr	r3, [sp, #0]
 8014df8:	dc02      	bgt.n	8014e00 <_dtoa_r+0xa78>
 8014dfa:	d1e0      	bne.n	8014dbe <_dtoa_r+0xa36>
 8014dfc:	07da      	lsls	r2, r3, #31
 8014dfe:	d5de      	bpl.n	8014dbe <_dtoa_r+0xa36>
 8014e00:	2b39      	cmp	r3, #57	@ 0x39
 8014e02:	d1da      	bne.n	8014dba <_dtoa_r+0xa32>
 8014e04:	2339      	movs	r3, #57	@ 0x39
 8014e06:	f88b 3000 	strb.w	r3, [fp]
 8014e0a:	4633      	mov	r3, r6
 8014e0c:	461e      	mov	r6, r3
 8014e0e:	3b01      	subs	r3, #1
 8014e10:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8014e14:	2a39      	cmp	r2, #57	@ 0x39
 8014e16:	d04e      	beq.n	8014eb6 <_dtoa_r+0xb2e>
 8014e18:	3201      	adds	r2, #1
 8014e1a:	701a      	strb	r2, [r3, #0]
 8014e1c:	e501      	b.n	8014822 <_dtoa_r+0x49a>
 8014e1e:	2a00      	cmp	r2, #0
 8014e20:	dd03      	ble.n	8014e2a <_dtoa_r+0xaa2>
 8014e22:	2b39      	cmp	r3, #57	@ 0x39
 8014e24:	d0ee      	beq.n	8014e04 <_dtoa_r+0xa7c>
 8014e26:	3301      	adds	r3, #1
 8014e28:	e7c9      	b.n	8014dbe <_dtoa_r+0xa36>
 8014e2a:	9a00      	ldr	r2, [sp, #0]
 8014e2c:	9908      	ldr	r1, [sp, #32]
 8014e2e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8014e32:	428a      	cmp	r2, r1
 8014e34:	d028      	beq.n	8014e88 <_dtoa_r+0xb00>
 8014e36:	9902      	ldr	r1, [sp, #8]
 8014e38:	2300      	movs	r3, #0
 8014e3a:	220a      	movs	r2, #10
 8014e3c:	4648      	mov	r0, r9
 8014e3e:	f000 f9d5 	bl	80151ec <__multadd>
 8014e42:	42af      	cmp	r7, r5
 8014e44:	9002      	str	r0, [sp, #8]
 8014e46:	f04f 0300 	mov.w	r3, #0
 8014e4a:	f04f 020a 	mov.w	r2, #10
 8014e4e:	4639      	mov	r1, r7
 8014e50:	4648      	mov	r0, r9
 8014e52:	d107      	bne.n	8014e64 <_dtoa_r+0xadc>
 8014e54:	f000 f9ca 	bl	80151ec <__multadd>
 8014e58:	4607      	mov	r7, r0
 8014e5a:	4605      	mov	r5, r0
 8014e5c:	9b00      	ldr	r3, [sp, #0]
 8014e5e:	3301      	adds	r3, #1
 8014e60:	9300      	str	r3, [sp, #0]
 8014e62:	e777      	b.n	8014d54 <_dtoa_r+0x9cc>
 8014e64:	f000 f9c2 	bl	80151ec <__multadd>
 8014e68:	4629      	mov	r1, r5
 8014e6a:	4607      	mov	r7, r0
 8014e6c:	2300      	movs	r3, #0
 8014e6e:	220a      	movs	r2, #10
 8014e70:	4648      	mov	r0, r9
 8014e72:	f000 f9bb 	bl	80151ec <__multadd>
 8014e76:	4605      	mov	r5, r0
 8014e78:	e7f0      	b.n	8014e5c <_dtoa_r+0xad4>
 8014e7a:	f1bb 0f00 	cmp.w	fp, #0
 8014e7e:	bfcc      	ite	gt
 8014e80:	465e      	movgt	r6, fp
 8014e82:	2601      	movle	r6, #1
 8014e84:	4456      	add	r6, sl
 8014e86:	2700      	movs	r7, #0
 8014e88:	9902      	ldr	r1, [sp, #8]
 8014e8a:	9300      	str	r3, [sp, #0]
 8014e8c:	2201      	movs	r2, #1
 8014e8e:	4648      	mov	r0, r9
 8014e90:	f000 fb50 	bl	8015534 <__lshift>
 8014e94:	4621      	mov	r1, r4
 8014e96:	9002      	str	r0, [sp, #8]
 8014e98:	f000 fbb8 	bl	801560c <__mcmp>
 8014e9c:	2800      	cmp	r0, #0
 8014e9e:	dcb4      	bgt.n	8014e0a <_dtoa_r+0xa82>
 8014ea0:	d102      	bne.n	8014ea8 <_dtoa_r+0xb20>
 8014ea2:	9b00      	ldr	r3, [sp, #0]
 8014ea4:	07db      	lsls	r3, r3, #31
 8014ea6:	d4b0      	bmi.n	8014e0a <_dtoa_r+0xa82>
 8014ea8:	4633      	mov	r3, r6
 8014eaa:	461e      	mov	r6, r3
 8014eac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014eb0:	2a30      	cmp	r2, #48	@ 0x30
 8014eb2:	d0fa      	beq.n	8014eaa <_dtoa_r+0xb22>
 8014eb4:	e4b5      	b.n	8014822 <_dtoa_r+0x49a>
 8014eb6:	459a      	cmp	sl, r3
 8014eb8:	d1a8      	bne.n	8014e0c <_dtoa_r+0xa84>
 8014eba:	2331      	movs	r3, #49	@ 0x31
 8014ebc:	f108 0801 	add.w	r8, r8, #1
 8014ec0:	f88a 3000 	strb.w	r3, [sl]
 8014ec4:	e4ad      	b.n	8014822 <_dtoa_r+0x49a>
 8014ec6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014ec8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8014f24 <_dtoa_r+0xb9c>
 8014ecc:	b11b      	cbz	r3, 8014ed6 <_dtoa_r+0xb4e>
 8014ece:	f10a 0308 	add.w	r3, sl, #8
 8014ed2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8014ed4:	6013      	str	r3, [r2, #0]
 8014ed6:	4650      	mov	r0, sl
 8014ed8:	b017      	add	sp, #92	@ 0x5c
 8014eda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014ede:	9b07      	ldr	r3, [sp, #28]
 8014ee0:	2b01      	cmp	r3, #1
 8014ee2:	f77f ae2e 	ble.w	8014b42 <_dtoa_r+0x7ba>
 8014ee6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014ee8:	9308      	str	r3, [sp, #32]
 8014eea:	2001      	movs	r0, #1
 8014eec:	e64d      	b.n	8014b8a <_dtoa_r+0x802>
 8014eee:	f1bb 0f00 	cmp.w	fp, #0
 8014ef2:	f77f aed9 	ble.w	8014ca8 <_dtoa_r+0x920>
 8014ef6:	4656      	mov	r6, sl
 8014ef8:	9802      	ldr	r0, [sp, #8]
 8014efa:	4621      	mov	r1, r4
 8014efc:	f7ff f9bb 	bl	8014276 <quorem>
 8014f00:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8014f04:	f806 3b01 	strb.w	r3, [r6], #1
 8014f08:	eba6 020a 	sub.w	r2, r6, sl
 8014f0c:	4593      	cmp	fp, r2
 8014f0e:	ddb4      	ble.n	8014e7a <_dtoa_r+0xaf2>
 8014f10:	9902      	ldr	r1, [sp, #8]
 8014f12:	2300      	movs	r3, #0
 8014f14:	220a      	movs	r2, #10
 8014f16:	4648      	mov	r0, r9
 8014f18:	f000 f968 	bl	80151ec <__multadd>
 8014f1c:	9002      	str	r0, [sp, #8]
 8014f1e:	e7eb      	b.n	8014ef8 <_dtoa_r+0xb70>
 8014f20:	080162c8 	.word	0x080162c8
 8014f24:	0801624c 	.word	0x0801624c

08014f28 <_free_r>:
 8014f28:	b538      	push	{r3, r4, r5, lr}
 8014f2a:	4605      	mov	r5, r0
 8014f2c:	2900      	cmp	r1, #0
 8014f2e:	d041      	beq.n	8014fb4 <_free_r+0x8c>
 8014f30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014f34:	1f0c      	subs	r4, r1, #4
 8014f36:	2b00      	cmp	r3, #0
 8014f38:	bfb8      	it	lt
 8014f3a:	18e4      	addlt	r4, r4, r3
 8014f3c:	f000 f8e8 	bl	8015110 <__malloc_lock>
 8014f40:	4a1d      	ldr	r2, [pc, #116]	@ (8014fb8 <_free_r+0x90>)
 8014f42:	6813      	ldr	r3, [r2, #0]
 8014f44:	b933      	cbnz	r3, 8014f54 <_free_r+0x2c>
 8014f46:	6063      	str	r3, [r4, #4]
 8014f48:	6014      	str	r4, [r2, #0]
 8014f4a:	4628      	mov	r0, r5
 8014f4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014f50:	f000 b8e4 	b.w	801511c <__malloc_unlock>
 8014f54:	42a3      	cmp	r3, r4
 8014f56:	d908      	bls.n	8014f6a <_free_r+0x42>
 8014f58:	6820      	ldr	r0, [r4, #0]
 8014f5a:	1821      	adds	r1, r4, r0
 8014f5c:	428b      	cmp	r3, r1
 8014f5e:	bf01      	itttt	eq
 8014f60:	6819      	ldreq	r1, [r3, #0]
 8014f62:	685b      	ldreq	r3, [r3, #4]
 8014f64:	1809      	addeq	r1, r1, r0
 8014f66:	6021      	streq	r1, [r4, #0]
 8014f68:	e7ed      	b.n	8014f46 <_free_r+0x1e>
 8014f6a:	461a      	mov	r2, r3
 8014f6c:	685b      	ldr	r3, [r3, #4]
 8014f6e:	b10b      	cbz	r3, 8014f74 <_free_r+0x4c>
 8014f70:	42a3      	cmp	r3, r4
 8014f72:	d9fa      	bls.n	8014f6a <_free_r+0x42>
 8014f74:	6811      	ldr	r1, [r2, #0]
 8014f76:	1850      	adds	r0, r2, r1
 8014f78:	42a0      	cmp	r0, r4
 8014f7a:	d10b      	bne.n	8014f94 <_free_r+0x6c>
 8014f7c:	6820      	ldr	r0, [r4, #0]
 8014f7e:	4401      	add	r1, r0
 8014f80:	1850      	adds	r0, r2, r1
 8014f82:	4283      	cmp	r3, r0
 8014f84:	6011      	str	r1, [r2, #0]
 8014f86:	d1e0      	bne.n	8014f4a <_free_r+0x22>
 8014f88:	6818      	ldr	r0, [r3, #0]
 8014f8a:	685b      	ldr	r3, [r3, #4]
 8014f8c:	6053      	str	r3, [r2, #4]
 8014f8e:	4408      	add	r0, r1
 8014f90:	6010      	str	r0, [r2, #0]
 8014f92:	e7da      	b.n	8014f4a <_free_r+0x22>
 8014f94:	d902      	bls.n	8014f9c <_free_r+0x74>
 8014f96:	230c      	movs	r3, #12
 8014f98:	602b      	str	r3, [r5, #0]
 8014f9a:	e7d6      	b.n	8014f4a <_free_r+0x22>
 8014f9c:	6820      	ldr	r0, [r4, #0]
 8014f9e:	1821      	adds	r1, r4, r0
 8014fa0:	428b      	cmp	r3, r1
 8014fa2:	bf04      	itt	eq
 8014fa4:	6819      	ldreq	r1, [r3, #0]
 8014fa6:	685b      	ldreq	r3, [r3, #4]
 8014fa8:	6063      	str	r3, [r4, #4]
 8014faa:	bf04      	itt	eq
 8014fac:	1809      	addeq	r1, r1, r0
 8014fae:	6021      	streq	r1, [r4, #0]
 8014fb0:	6054      	str	r4, [r2, #4]
 8014fb2:	e7ca      	b.n	8014f4a <_free_r+0x22>
 8014fb4:	bd38      	pop	{r3, r4, r5, pc}
 8014fb6:	bf00      	nop
 8014fb8:	20006bfc 	.word	0x20006bfc

08014fbc <malloc>:
 8014fbc:	4b02      	ldr	r3, [pc, #8]	@ (8014fc8 <malloc+0xc>)
 8014fbe:	4601      	mov	r1, r0
 8014fc0:	6818      	ldr	r0, [r3, #0]
 8014fc2:	f000 b825 	b.w	8015010 <_malloc_r>
 8014fc6:	bf00      	nop
 8014fc8:	20000020 	.word	0x20000020

08014fcc <sbrk_aligned>:
 8014fcc:	b570      	push	{r4, r5, r6, lr}
 8014fce:	4e0f      	ldr	r6, [pc, #60]	@ (801500c <sbrk_aligned+0x40>)
 8014fd0:	460c      	mov	r4, r1
 8014fd2:	6831      	ldr	r1, [r6, #0]
 8014fd4:	4605      	mov	r5, r0
 8014fd6:	b911      	cbnz	r1, 8014fde <sbrk_aligned+0x12>
 8014fd8:	f000 fccc 	bl	8015974 <_sbrk_r>
 8014fdc:	6030      	str	r0, [r6, #0]
 8014fde:	4621      	mov	r1, r4
 8014fe0:	4628      	mov	r0, r5
 8014fe2:	f000 fcc7 	bl	8015974 <_sbrk_r>
 8014fe6:	1c43      	adds	r3, r0, #1
 8014fe8:	d103      	bne.n	8014ff2 <sbrk_aligned+0x26>
 8014fea:	f04f 34ff 	mov.w	r4, #4294967295
 8014fee:	4620      	mov	r0, r4
 8014ff0:	bd70      	pop	{r4, r5, r6, pc}
 8014ff2:	1cc4      	adds	r4, r0, #3
 8014ff4:	f024 0403 	bic.w	r4, r4, #3
 8014ff8:	42a0      	cmp	r0, r4
 8014ffa:	d0f8      	beq.n	8014fee <sbrk_aligned+0x22>
 8014ffc:	1a21      	subs	r1, r4, r0
 8014ffe:	4628      	mov	r0, r5
 8015000:	f000 fcb8 	bl	8015974 <_sbrk_r>
 8015004:	3001      	adds	r0, #1
 8015006:	d1f2      	bne.n	8014fee <sbrk_aligned+0x22>
 8015008:	e7ef      	b.n	8014fea <sbrk_aligned+0x1e>
 801500a:	bf00      	nop
 801500c:	20006bf8 	.word	0x20006bf8

08015010 <_malloc_r>:
 8015010:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015014:	1ccd      	adds	r5, r1, #3
 8015016:	f025 0503 	bic.w	r5, r5, #3
 801501a:	3508      	adds	r5, #8
 801501c:	2d0c      	cmp	r5, #12
 801501e:	bf38      	it	cc
 8015020:	250c      	movcc	r5, #12
 8015022:	2d00      	cmp	r5, #0
 8015024:	4606      	mov	r6, r0
 8015026:	db01      	blt.n	801502c <_malloc_r+0x1c>
 8015028:	42a9      	cmp	r1, r5
 801502a:	d904      	bls.n	8015036 <_malloc_r+0x26>
 801502c:	230c      	movs	r3, #12
 801502e:	6033      	str	r3, [r6, #0]
 8015030:	2000      	movs	r0, #0
 8015032:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015036:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801510c <_malloc_r+0xfc>
 801503a:	f000 f869 	bl	8015110 <__malloc_lock>
 801503e:	f8d8 3000 	ldr.w	r3, [r8]
 8015042:	461c      	mov	r4, r3
 8015044:	bb44      	cbnz	r4, 8015098 <_malloc_r+0x88>
 8015046:	4629      	mov	r1, r5
 8015048:	4630      	mov	r0, r6
 801504a:	f7ff ffbf 	bl	8014fcc <sbrk_aligned>
 801504e:	1c43      	adds	r3, r0, #1
 8015050:	4604      	mov	r4, r0
 8015052:	d158      	bne.n	8015106 <_malloc_r+0xf6>
 8015054:	f8d8 4000 	ldr.w	r4, [r8]
 8015058:	4627      	mov	r7, r4
 801505a:	2f00      	cmp	r7, #0
 801505c:	d143      	bne.n	80150e6 <_malloc_r+0xd6>
 801505e:	2c00      	cmp	r4, #0
 8015060:	d04b      	beq.n	80150fa <_malloc_r+0xea>
 8015062:	6823      	ldr	r3, [r4, #0]
 8015064:	4639      	mov	r1, r7
 8015066:	4630      	mov	r0, r6
 8015068:	eb04 0903 	add.w	r9, r4, r3
 801506c:	f000 fc82 	bl	8015974 <_sbrk_r>
 8015070:	4581      	cmp	r9, r0
 8015072:	d142      	bne.n	80150fa <_malloc_r+0xea>
 8015074:	6821      	ldr	r1, [r4, #0]
 8015076:	1a6d      	subs	r5, r5, r1
 8015078:	4629      	mov	r1, r5
 801507a:	4630      	mov	r0, r6
 801507c:	f7ff ffa6 	bl	8014fcc <sbrk_aligned>
 8015080:	3001      	adds	r0, #1
 8015082:	d03a      	beq.n	80150fa <_malloc_r+0xea>
 8015084:	6823      	ldr	r3, [r4, #0]
 8015086:	442b      	add	r3, r5
 8015088:	6023      	str	r3, [r4, #0]
 801508a:	f8d8 3000 	ldr.w	r3, [r8]
 801508e:	685a      	ldr	r2, [r3, #4]
 8015090:	bb62      	cbnz	r2, 80150ec <_malloc_r+0xdc>
 8015092:	f8c8 7000 	str.w	r7, [r8]
 8015096:	e00f      	b.n	80150b8 <_malloc_r+0xa8>
 8015098:	6822      	ldr	r2, [r4, #0]
 801509a:	1b52      	subs	r2, r2, r5
 801509c:	d420      	bmi.n	80150e0 <_malloc_r+0xd0>
 801509e:	2a0b      	cmp	r2, #11
 80150a0:	d917      	bls.n	80150d2 <_malloc_r+0xc2>
 80150a2:	1961      	adds	r1, r4, r5
 80150a4:	42a3      	cmp	r3, r4
 80150a6:	6025      	str	r5, [r4, #0]
 80150a8:	bf18      	it	ne
 80150aa:	6059      	strne	r1, [r3, #4]
 80150ac:	6863      	ldr	r3, [r4, #4]
 80150ae:	bf08      	it	eq
 80150b0:	f8c8 1000 	streq.w	r1, [r8]
 80150b4:	5162      	str	r2, [r4, r5]
 80150b6:	604b      	str	r3, [r1, #4]
 80150b8:	4630      	mov	r0, r6
 80150ba:	f000 f82f 	bl	801511c <__malloc_unlock>
 80150be:	f104 000b 	add.w	r0, r4, #11
 80150c2:	1d23      	adds	r3, r4, #4
 80150c4:	f020 0007 	bic.w	r0, r0, #7
 80150c8:	1ac2      	subs	r2, r0, r3
 80150ca:	bf1c      	itt	ne
 80150cc:	1a1b      	subne	r3, r3, r0
 80150ce:	50a3      	strne	r3, [r4, r2]
 80150d0:	e7af      	b.n	8015032 <_malloc_r+0x22>
 80150d2:	6862      	ldr	r2, [r4, #4]
 80150d4:	42a3      	cmp	r3, r4
 80150d6:	bf0c      	ite	eq
 80150d8:	f8c8 2000 	streq.w	r2, [r8]
 80150dc:	605a      	strne	r2, [r3, #4]
 80150de:	e7eb      	b.n	80150b8 <_malloc_r+0xa8>
 80150e0:	4623      	mov	r3, r4
 80150e2:	6864      	ldr	r4, [r4, #4]
 80150e4:	e7ae      	b.n	8015044 <_malloc_r+0x34>
 80150e6:	463c      	mov	r4, r7
 80150e8:	687f      	ldr	r7, [r7, #4]
 80150ea:	e7b6      	b.n	801505a <_malloc_r+0x4a>
 80150ec:	461a      	mov	r2, r3
 80150ee:	685b      	ldr	r3, [r3, #4]
 80150f0:	42a3      	cmp	r3, r4
 80150f2:	d1fb      	bne.n	80150ec <_malloc_r+0xdc>
 80150f4:	2300      	movs	r3, #0
 80150f6:	6053      	str	r3, [r2, #4]
 80150f8:	e7de      	b.n	80150b8 <_malloc_r+0xa8>
 80150fa:	230c      	movs	r3, #12
 80150fc:	6033      	str	r3, [r6, #0]
 80150fe:	4630      	mov	r0, r6
 8015100:	f000 f80c 	bl	801511c <__malloc_unlock>
 8015104:	e794      	b.n	8015030 <_malloc_r+0x20>
 8015106:	6005      	str	r5, [r0, #0]
 8015108:	e7d6      	b.n	80150b8 <_malloc_r+0xa8>
 801510a:	bf00      	nop
 801510c:	20006bfc 	.word	0x20006bfc

08015110 <__malloc_lock>:
 8015110:	4801      	ldr	r0, [pc, #4]	@ (8015118 <__malloc_lock+0x8>)
 8015112:	f7ff b8a0 	b.w	8014256 <__retarget_lock_acquire_recursive>
 8015116:	bf00      	nop
 8015118:	20006bf4 	.word	0x20006bf4

0801511c <__malloc_unlock>:
 801511c:	4801      	ldr	r0, [pc, #4]	@ (8015124 <__malloc_unlock+0x8>)
 801511e:	f7ff b89b 	b.w	8014258 <__retarget_lock_release_recursive>
 8015122:	bf00      	nop
 8015124:	20006bf4 	.word	0x20006bf4

08015128 <_Balloc>:
 8015128:	b570      	push	{r4, r5, r6, lr}
 801512a:	69c6      	ldr	r6, [r0, #28]
 801512c:	4604      	mov	r4, r0
 801512e:	460d      	mov	r5, r1
 8015130:	b976      	cbnz	r6, 8015150 <_Balloc+0x28>
 8015132:	2010      	movs	r0, #16
 8015134:	f7ff ff42 	bl	8014fbc <malloc>
 8015138:	4602      	mov	r2, r0
 801513a:	61e0      	str	r0, [r4, #28]
 801513c:	b920      	cbnz	r0, 8015148 <_Balloc+0x20>
 801513e:	4b18      	ldr	r3, [pc, #96]	@ (80151a0 <_Balloc+0x78>)
 8015140:	4818      	ldr	r0, [pc, #96]	@ (80151a4 <_Balloc+0x7c>)
 8015142:	216b      	movs	r1, #107	@ 0x6b
 8015144:	f000 fc26 	bl	8015994 <__assert_func>
 8015148:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801514c:	6006      	str	r6, [r0, #0]
 801514e:	60c6      	str	r6, [r0, #12]
 8015150:	69e6      	ldr	r6, [r4, #28]
 8015152:	68f3      	ldr	r3, [r6, #12]
 8015154:	b183      	cbz	r3, 8015178 <_Balloc+0x50>
 8015156:	69e3      	ldr	r3, [r4, #28]
 8015158:	68db      	ldr	r3, [r3, #12]
 801515a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801515e:	b9b8      	cbnz	r0, 8015190 <_Balloc+0x68>
 8015160:	2101      	movs	r1, #1
 8015162:	fa01 f605 	lsl.w	r6, r1, r5
 8015166:	1d72      	adds	r2, r6, #5
 8015168:	0092      	lsls	r2, r2, #2
 801516a:	4620      	mov	r0, r4
 801516c:	f000 fc30 	bl	80159d0 <_calloc_r>
 8015170:	b160      	cbz	r0, 801518c <_Balloc+0x64>
 8015172:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015176:	e00e      	b.n	8015196 <_Balloc+0x6e>
 8015178:	2221      	movs	r2, #33	@ 0x21
 801517a:	2104      	movs	r1, #4
 801517c:	4620      	mov	r0, r4
 801517e:	f000 fc27 	bl	80159d0 <_calloc_r>
 8015182:	69e3      	ldr	r3, [r4, #28]
 8015184:	60f0      	str	r0, [r6, #12]
 8015186:	68db      	ldr	r3, [r3, #12]
 8015188:	2b00      	cmp	r3, #0
 801518a:	d1e4      	bne.n	8015156 <_Balloc+0x2e>
 801518c:	2000      	movs	r0, #0
 801518e:	bd70      	pop	{r4, r5, r6, pc}
 8015190:	6802      	ldr	r2, [r0, #0]
 8015192:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015196:	2300      	movs	r3, #0
 8015198:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801519c:	e7f7      	b.n	801518e <_Balloc+0x66>
 801519e:	bf00      	nop
 80151a0:	08016259 	.word	0x08016259
 80151a4:	080162d9 	.word	0x080162d9

080151a8 <_Bfree>:
 80151a8:	b570      	push	{r4, r5, r6, lr}
 80151aa:	69c6      	ldr	r6, [r0, #28]
 80151ac:	4605      	mov	r5, r0
 80151ae:	460c      	mov	r4, r1
 80151b0:	b976      	cbnz	r6, 80151d0 <_Bfree+0x28>
 80151b2:	2010      	movs	r0, #16
 80151b4:	f7ff ff02 	bl	8014fbc <malloc>
 80151b8:	4602      	mov	r2, r0
 80151ba:	61e8      	str	r0, [r5, #28]
 80151bc:	b920      	cbnz	r0, 80151c8 <_Bfree+0x20>
 80151be:	4b09      	ldr	r3, [pc, #36]	@ (80151e4 <_Bfree+0x3c>)
 80151c0:	4809      	ldr	r0, [pc, #36]	@ (80151e8 <_Bfree+0x40>)
 80151c2:	218f      	movs	r1, #143	@ 0x8f
 80151c4:	f000 fbe6 	bl	8015994 <__assert_func>
 80151c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80151cc:	6006      	str	r6, [r0, #0]
 80151ce:	60c6      	str	r6, [r0, #12]
 80151d0:	b13c      	cbz	r4, 80151e2 <_Bfree+0x3a>
 80151d2:	69eb      	ldr	r3, [r5, #28]
 80151d4:	6862      	ldr	r2, [r4, #4]
 80151d6:	68db      	ldr	r3, [r3, #12]
 80151d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80151dc:	6021      	str	r1, [r4, #0]
 80151de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80151e2:	bd70      	pop	{r4, r5, r6, pc}
 80151e4:	08016259 	.word	0x08016259
 80151e8:	080162d9 	.word	0x080162d9

080151ec <__multadd>:
 80151ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80151f0:	690d      	ldr	r5, [r1, #16]
 80151f2:	4607      	mov	r7, r0
 80151f4:	460c      	mov	r4, r1
 80151f6:	461e      	mov	r6, r3
 80151f8:	f101 0c14 	add.w	ip, r1, #20
 80151fc:	2000      	movs	r0, #0
 80151fe:	f8dc 3000 	ldr.w	r3, [ip]
 8015202:	b299      	uxth	r1, r3
 8015204:	fb02 6101 	mla	r1, r2, r1, r6
 8015208:	0c1e      	lsrs	r6, r3, #16
 801520a:	0c0b      	lsrs	r3, r1, #16
 801520c:	fb02 3306 	mla	r3, r2, r6, r3
 8015210:	b289      	uxth	r1, r1
 8015212:	3001      	adds	r0, #1
 8015214:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8015218:	4285      	cmp	r5, r0
 801521a:	f84c 1b04 	str.w	r1, [ip], #4
 801521e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8015222:	dcec      	bgt.n	80151fe <__multadd+0x12>
 8015224:	b30e      	cbz	r6, 801526a <__multadd+0x7e>
 8015226:	68a3      	ldr	r3, [r4, #8]
 8015228:	42ab      	cmp	r3, r5
 801522a:	dc19      	bgt.n	8015260 <__multadd+0x74>
 801522c:	6861      	ldr	r1, [r4, #4]
 801522e:	4638      	mov	r0, r7
 8015230:	3101      	adds	r1, #1
 8015232:	f7ff ff79 	bl	8015128 <_Balloc>
 8015236:	4680      	mov	r8, r0
 8015238:	b928      	cbnz	r0, 8015246 <__multadd+0x5a>
 801523a:	4602      	mov	r2, r0
 801523c:	4b0c      	ldr	r3, [pc, #48]	@ (8015270 <__multadd+0x84>)
 801523e:	480d      	ldr	r0, [pc, #52]	@ (8015274 <__multadd+0x88>)
 8015240:	21ba      	movs	r1, #186	@ 0xba
 8015242:	f000 fba7 	bl	8015994 <__assert_func>
 8015246:	6922      	ldr	r2, [r4, #16]
 8015248:	3202      	adds	r2, #2
 801524a:	f104 010c 	add.w	r1, r4, #12
 801524e:	0092      	lsls	r2, r2, #2
 8015250:	300c      	adds	r0, #12
 8015252:	f7ff f802 	bl	801425a <memcpy>
 8015256:	4621      	mov	r1, r4
 8015258:	4638      	mov	r0, r7
 801525a:	f7ff ffa5 	bl	80151a8 <_Bfree>
 801525e:	4644      	mov	r4, r8
 8015260:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015264:	3501      	adds	r5, #1
 8015266:	615e      	str	r6, [r3, #20]
 8015268:	6125      	str	r5, [r4, #16]
 801526a:	4620      	mov	r0, r4
 801526c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015270:	080162c8 	.word	0x080162c8
 8015274:	080162d9 	.word	0x080162d9

08015278 <__hi0bits>:
 8015278:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801527c:	4603      	mov	r3, r0
 801527e:	bf36      	itet	cc
 8015280:	0403      	lslcc	r3, r0, #16
 8015282:	2000      	movcs	r0, #0
 8015284:	2010      	movcc	r0, #16
 8015286:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801528a:	bf3c      	itt	cc
 801528c:	021b      	lslcc	r3, r3, #8
 801528e:	3008      	addcc	r0, #8
 8015290:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015294:	bf3c      	itt	cc
 8015296:	011b      	lslcc	r3, r3, #4
 8015298:	3004      	addcc	r0, #4
 801529a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801529e:	bf3c      	itt	cc
 80152a0:	009b      	lslcc	r3, r3, #2
 80152a2:	3002      	addcc	r0, #2
 80152a4:	2b00      	cmp	r3, #0
 80152a6:	db05      	blt.n	80152b4 <__hi0bits+0x3c>
 80152a8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80152ac:	f100 0001 	add.w	r0, r0, #1
 80152b0:	bf08      	it	eq
 80152b2:	2020      	moveq	r0, #32
 80152b4:	4770      	bx	lr

080152b6 <__lo0bits>:
 80152b6:	6803      	ldr	r3, [r0, #0]
 80152b8:	4602      	mov	r2, r0
 80152ba:	f013 0007 	ands.w	r0, r3, #7
 80152be:	d00b      	beq.n	80152d8 <__lo0bits+0x22>
 80152c0:	07d9      	lsls	r1, r3, #31
 80152c2:	d421      	bmi.n	8015308 <__lo0bits+0x52>
 80152c4:	0798      	lsls	r0, r3, #30
 80152c6:	bf49      	itett	mi
 80152c8:	085b      	lsrmi	r3, r3, #1
 80152ca:	089b      	lsrpl	r3, r3, #2
 80152cc:	2001      	movmi	r0, #1
 80152ce:	6013      	strmi	r3, [r2, #0]
 80152d0:	bf5c      	itt	pl
 80152d2:	6013      	strpl	r3, [r2, #0]
 80152d4:	2002      	movpl	r0, #2
 80152d6:	4770      	bx	lr
 80152d8:	b299      	uxth	r1, r3
 80152da:	b909      	cbnz	r1, 80152e0 <__lo0bits+0x2a>
 80152dc:	0c1b      	lsrs	r3, r3, #16
 80152de:	2010      	movs	r0, #16
 80152e0:	b2d9      	uxtb	r1, r3
 80152e2:	b909      	cbnz	r1, 80152e8 <__lo0bits+0x32>
 80152e4:	3008      	adds	r0, #8
 80152e6:	0a1b      	lsrs	r3, r3, #8
 80152e8:	0719      	lsls	r1, r3, #28
 80152ea:	bf04      	itt	eq
 80152ec:	091b      	lsreq	r3, r3, #4
 80152ee:	3004      	addeq	r0, #4
 80152f0:	0799      	lsls	r1, r3, #30
 80152f2:	bf04      	itt	eq
 80152f4:	089b      	lsreq	r3, r3, #2
 80152f6:	3002      	addeq	r0, #2
 80152f8:	07d9      	lsls	r1, r3, #31
 80152fa:	d403      	bmi.n	8015304 <__lo0bits+0x4e>
 80152fc:	085b      	lsrs	r3, r3, #1
 80152fe:	f100 0001 	add.w	r0, r0, #1
 8015302:	d003      	beq.n	801530c <__lo0bits+0x56>
 8015304:	6013      	str	r3, [r2, #0]
 8015306:	4770      	bx	lr
 8015308:	2000      	movs	r0, #0
 801530a:	4770      	bx	lr
 801530c:	2020      	movs	r0, #32
 801530e:	4770      	bx	lr

08015310 <__i2b>:
 8015310:	b510      	push	{r4, lr}
 8015312:	460c      	mov	r4, r1
 8015314:	2101      	movs	r1, #1
 8015316:	f7ff ff07 	bl	8015128 <_Balloc>
 801531a:	4602      	mov	r2, r0
 801531c:	b928      	cbnz	r0, 801532a <__i2b+0x1a>
 801531e:	4b05      	ldr	r3, [pc, #20]	@ (8015334 <__i2b+0x24>)
 8015320:	4805      	ldr	r0, [pc, #20]	@ (8015338 <__i2b+0x28>)
 8015322:	f240 1145 	movw	r1, #325	@ 0x145
 8015326:	f000 fb35 	bl	8015994 <__assert_func>
 801532a:	2301      	movs	r3, #1
 801532c:	6144      	str	r4, [r0, #20]
 801532e:	6103      	str	r3, [r0, #16]
 8015330:	bd10      	pop	{r4, pc}
 8015332:	bf00      	nop
 8015334:	080162c8 	.word	0x080162c8
 8015338:	080162d9 	.word	0x080162d9

0801533c <__multiply>:
 801533c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015340:	4617      	mov	r7, r2
 8015342:	690a      	ldr	r2, [r1, #16]
 8015344:	693b      	ldr	r3, [r7, #16]
 8015346:	429a      	cmp	r2, r3
 8015348:	bfa8      	it	ge
 801534a:	463b      	movge	r3, r7
 801534c:	4689      	mov	r9, r1
 801534e:	bfa4      	itt	ge
 8015350:	460f      	movge	r7, r1
 8015352:	4699      	movge	r9, r3
 8015354:	693d      	ldr	r5, [r7, #16]
 8015356:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801535a:	68bb      	ldr	r3, [r7, #8]
 801535c:	6879      	ldr	r1, [r7, #4]
 801535e:	eb05 060a 	add.w	r6, r5, sl
 8015362:	42b3      	cmp	r3, r6
 8015364:	b085      	sub	sp, #20
 8015366:	bfb8      	it	lt
 8015368:	3101      	addlt	r1, #1
 801536a:	f7ff fedd 	bl	8015128 <_Balloc>
 801536e:	b930      	cbnz	r0, 801537e <__multiply+0x42>
 8015370:	4602      	mov	r2, r0
 8015372:	4b41      	ldr	r3, [pc, #260]	@ (8015478 <__multiply+0x13c>)
 8015374:	4841      	ldr	r0, [pc, #260]	@ (801547c <__multiply+0x140>)
 8015376:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801537a:	f000 fb0b 	bl	8015994 <__assert_func>
 801537e:	f100 0414 	add.w	r4, r0, #20
 8015382:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8015386:	4623      	mov	r3, r4
 8015388:	2200      	movs	r2, #0
 801538a:	4573      	cmp	r3, lr
 801538c:	d320      	bcc.n	80153d0 <__multiply+0x94>
 801538e:	f107 0814 	add.w	r8, r7, #20
 8015392:	f109 0114 	add.w	r1, r9, #20
 8015396:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801539a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801539e:	9302      	str	r3, [sp, #8]
 80153a0:	1beb      	subs	r3, r5, r7
 80153a2:	3b15      	subs	r3, #21
 80153a4:	f023 0303 	bic.w	r3, r3, #3
 80153a8:	3304      	adds	r3, #4
 80153aa:	3715      	adds	r7, #21
 80153ac:	42bd      	cmp	r5, r7
 80153ae:	bf38      	it	cc
 80153b0:	2304      	movcc	r3, #4
 80153b2:	9301      	str	r3, [sp, #4]
 80153b4:	9b02      	ldr	r3, [sp, #8]
 80153b6:	9103      	str	r1, [sp, #12]
 80153b8:	428b      	cmp	r3, r1
 80153ba:	d80c      	bhi.n	80153d6 <__multiply+0x9a>
 80153bc:	2e00      	cmp	r6, #0
 80153be:	dd03      	ble.n	80153c8 <__multiply+0x8c>
 80153c0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80153c4:	2b00      	cmp	r3, #0
 80153c6:	d055      	beq.n	8015474 <__multiply+0x138>
 80153c8:	6106      	str	r6, [r0, #16]
 80153ca:	b005      	add	sp, #20
 80153cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80153d0:	f843 2b04 	str.w	r2, [r3], #4
 80153d4:	e7d9      	b.n	801538a <__multiply+0x4e>
 80153d6:	f8b1 a000 	ldrh.w	sl, [r1]
 80153da:	f1ba 0f00 	cmp.w	sl, #0
 80153de:	d01f      	beq.n	8015420 <__multiply+0xe4>
 80153e0:	46c4      	mov	ip, r8
 80153e2:	46a1      	mov	r9, r4
 80153e4:	2700      	movs	r7, #0
 80153e6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80153ea:	f8d9 3000 	ldr.w	r3, [r9]
 80153ee:	fa1f fb82 	uxth.w	fp, r2
 80153f2:	b29b      	uxth	r3, r3
 80153f4:	fb0a 330b 	mla	r3, sl, fp, r3
 80153f8:	443b      	add	r3, r7
 80153fa:	f8d9 7000 	ldr.w	r7, [r9]
 80153fe:	0c12      	lsrs	r2, r2, #16
 8015400:	0c3f      	lsrs	r7, r7, #16
 8015402:	fb0a 7202 	mla	r2, sl, r2, r7
 8015406:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801540a:	b29b      	uxth	r3, r3
 801540c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015410:	4565      	cmp	r5, ip
 8015412:	f849 3b04 	str.w	r3, [r9], #4
 8015416:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801541a:	d8e4      	bhi.n	80153e6 <__multiply+0xaa>
 801541c:	9b01      	ldr	r3, [sp, #4]
 801541e:	50e7      	str	r7, [r4, r3]
 8015420:	9b03      	ldr	r3, [sp, #12]
 8015422:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8015426:	3104      	adds	r1, #4
 8015428:	f1b9 0f00 	cmp.w	r9, #0
 801542c:	d020      	beq.n	8015470 <__multiply+0x134>
 801542e:	6823      	ldr	r3, [r4, #0]
 8015430:	4647      	mov	r7, r8
 8015432:	46a4      	mov	ip, r4
 8015434:	f04f 0a00 	mov.w	sl, #0
 8015438:	f8b7 b000 	ldrh.w	fp, [r7]
 801543c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8015440:	fb09 220b 	mla	r2, r9, fp, r2
 8015444:	4452      	add	r2, sl
 8015446:	b29b      	uxth	r3, r3
 8015448:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801544c:	f84c 3b04 	str.w	r3, [ip], #4
 8015450:	f857 3b04 	ldr.w	r3, [r7], #4
 8015454:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015458:	f8bc 3000 	ldrh.w	r3, [ip]
 801545c:	fb09 330a 	mla	r3, r9, sl, r3
 8015460:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8015464:	42bd      	cmp	r5, r7
 8015466:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801546a:	d8e5      	bhi.n	8015438 <__multiply+0xfc>
 801546c:	9a01      	ldr	r2, [sp, #4]
 801546e:	50a3      	str	r3, [r4, r2]
 8015470:	3404      	adds	r4, #4
 8015472:	e79f      	b.n	80153b4 <__multiply+0x78>
 8015474:	3e01      	subs	r6, #1
 8015476:	e7a1      	b.n	80153bc <__multiply+0x80>
 8015478:	080162c8 	.word	0x080162c8
 801547c:	080162d9 	.word	0x080162d9

08015480 <__pow5mult>:
 8015480:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015484:	4615      	mov	r5, r2
 8015486:	f012 0203 	ands.w	r2, r2, #3
 801548a:	4607      	mov	r7, r0
 801548c:	460e      	mov	r6, r1
 801548e:	d007      	beq.n	80154a0 <__pow5mult+0x20>
 8015490:	4c25      	ldr	r4, [pc, #148]	@ (8015528 <__pow5mult+0xa8>)
 8015492:	3a01      	subs	r2, #1
 8015494:	2300      	movs	r3, #0
 8015496:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801549a:	f7ff fea7 	bl	80151ec <__multadd>
 801549e:	4606      	mov	r6, r0
 80154a0:	10ad      	asrs	r5, r5, #2
 80154a2:	d03d      	beq.n	8015520 <__pow5mult+0xa0>
 80154a4:	69fc      	ldr	r4, [r7, #28]
 80154a6:	b97c      	cbnz	r4, 80154c8 <__pow5mult+0x48>
 80154a8:	2010      	movs	r0, #16
 80154aa:	f7ff fd87 	bl	8014fbc <malloc>
 80154ae:	4602      	mov	r2, r0
 80154b0:	61f8      	str	r0, [r7, #28]
 80154b2:	b928      	cbnz	r0, 80154c0 <__pow5mult+0x40>
 80154b4:	4b1d      	ldr	r3, [pc, #116]	@ (801552c <__pow5mult+0xac>)
 80154b6:	481e      	ldr	r0, [pc, #120]	@ (8015530 <__pow5mult+0xb0>)
 80154b8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80154bc:	f000 fa6a 	bl	8015994 <__assert_func>
 80154c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80154c4:	6004      	str	r4, [r0, #0]
 80154c6:	60c4      	str	r4, [r0, #12]
 80154c8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80154cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80154d0:	b94c      	cbnz	r4, 80154e6 <__pow5mult+0x66>
 80154d2:	f240 2171 	movw	r1, #625	@ 0x271
 80154d6:	4638      	mov	r0, r7
 80154d8:	f7ff ff1a 	bl	8015310 <__i2b>
 80154dc:	2300      	movs	r3, #0
 80154de:	f8c8 0008 	str.w	r0, [r8, #8]
 80154e2:	4604      	mov	r4, r0
 80154e4:	6003      	str	r3, [r0, #0]
 80154e6:	f04f 0900 	mov.w	r9, #0
 80154ea:	07eb      	lsls	r3, r5, #31
 80154ec:	d50a      	bpl.n	8015504 <__pow5mult+0x84>
 80154ee:	4631      	mov	r1, r6
 80154f0:	4622      	mov	r2, r4
 80154f2:	4638      	mov	r0, r7
 80154f4:	f7ff ff22 	bl	801533c <__multiply>
 80154f8:	4631      	mov	r1, r6
 80154fa:	4680      	mov	r8, r0
 80154fc:	4638      	mov	r0, r7
 80154fe:	f7ff fe53 	bl	80151a8 <_Bfree>
 8015502:	4646      	mov	r6, r8
 8015504:	106d      	asrs	r5, r5, #1
 8015506:	d00b      	beq.n	8015520 <__pow5mult+0xa0>
 8015508:	6820      	ldr	r0, [r4, #0]
 801550a:	b938      	cbnz	r0, 801551c <__pow5mult+0x9c>
 801550c:	4622      	mov	r2, r4
 801550e:	4621      	mov	r1, r4
 8015510:	4638      	mov	r0, r7
 8015512:	f7ff ff13 	bl	801533c <__multiply>
 8015516:	6020      	str	r0, [r4, #0]
 8015518:	f8c0 9000 	str.w	r9, [r0]
 801551c:	4604      	mov	r4, r0
 801551e:	e7e4      	b.n	80154ea <__pow5mult+0x6a>
 8015520:	4630      	mov	r0, r6
 8015522:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015526:	bf00      	nop
 8015528:	0801638c 	.word	0x0801638c
 801552c:	08016259 	.word	0x08016259
 8015530:	080162d9 	.word	0x080162d9

08015534 <__lshift>:
 8015534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015538:	460c      	mov	r4, r1
 801553a:	6849      	ldr	r1, [r1, #4]
 801553c:	6923      	ldr	r3, [r4, #16]
 801553e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015542:	68a3      	ldr	r3, [r4, #8]
 8015544:	4607      	mov	r7, r0
 8015546:	4691      	mov	r9, r2
 8015548:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801554c:	f108 0601 	add.w	r6, r8, #1
 8015550:	42b3      	cmp	r3, r6
 8015552:	db0b      	blt.n	801556c <__lshift+0x38>
 8015554:	4638      	mov	r0, r7
 8015556:	f7ff fde7 	bl	8015128 <_Balloc>
 801555a:	4605      	mov	r5, r0
 801555c:	b948      	cbnz	r0, 8015572 <__lshift+0x3e>
 801555e:	4602      	mov	r2, r0
 8015560:	4b28      	ldr	r3, [pc, #160]	@ (8015604 <__lshift+0xd0>)
 8015562:	4829      	ldr	r0, [pc, #164]	@ (8015608 <__lshift+0xd4>)
 8015564:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8015568:	f000 fa14 	bl	8015994 <__assert_func>
 801556c:	3101      	adds	r1, #1
 801556e:	005b      	lsls	r3, r3, #1
 8015570:	e7ee      	b.n	8015550 <__lshift+0x1c>
 8015572:	2300      	movs	r3, #0
 8015574:	f100 0114 	add.w	r1, r0, #20
 8015578:	f100 0210 	add.w	r2, r0, #16
 801557c:	4618      	mov	r0, r3
 801557e:	4553      	cmp	r3, sl
 8015580:	db33      	blt.n	80155ea <__lshift+0xb6>
 8015582:	6920      	ldr	r0, [r4, #16]
 8015584:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015588:	f104 0314 	add.w	r3, r4, #20
 801558c:	f019 091f 	ands.w	r9, r9, #31
 8015590:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015594:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015598:	d02b      	beq.n	80155f2 <__lshift+0xbe>
 801559a:	f1c9 0e20 	rsb	lr, r9, #32
 801559e:	468a      	mov	sl, r1
 80155a0:	2200      	movs	r2, #0
 80155a2:	6818      	ldr	r0, [r3, #0]
 80155a4:	fa00 f009 	lsl.w	r0, r0, r9
 80155a8:	4310      	orrs	r0, r2
 80155aa:	f84a 0b04 	str.w	r0, [sl], #4
 80155ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80155b2:	459c      	cmp	ip, r3
 80155b4:	fa22 f20e 	lsr.w	r2, r2, lr
 80155b8:	d8f3      	bhi.n	80155a2 <__lshift+0x6e>
 80155ba:	ebac 0304 	sub.w	r3, ip, r4
 80155be:	3b15      	subs	r3, #21
 80155c0:	f023 0303 	bic.w	r3, r3, #3
 80155c4:	3304      	adds	r3, #4
 80155c6:	f104 0015 	add.w	r0, r4, #21
 80155ca:	4560      	cmp	r0, ip
 80155cc:	bf88      	it	hi
 80155ce:	2304      	movhi	r3, #4
 80155d0:	50ca      	str	r2, [r1, r3]
 80155d2:	b10a      	cbz	r2, 80155d8 <__lshift+0xa4>
 80155d4:	f108 0602 	add.w	r6, r8, #2
 80155d8:	3e01      	subs	r6, #1
 80155da:	4638      	mov	r0, r7
 80155dc:	612e      	str	r6, [r5, #16]
 80155de:	4621      	mov	r1, r4
 80155e0:	f7ff fde2 	bl	80151a8 <_Bfree>
 80155e4:	4628      	mov	r0, r5
 80155e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80155ea:	f842 0f04 	str.w	r0, [r2, #4]!
 80155ee:	3301      	adds	r3, #1
 80155f0:	e7c5      	b.n	801557e <__lshift+0x4a>
 80155f2:	3904      	subs	r1, #4
 80155f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80155f8:	f841 2f04 	str.w	r2, [r1, #4]!
 80155fc:	459c      	cmp	ip, r3
 80155fe:	d8f9      	bhi.n	80155f4 <__lshift+0xc0>
 8015600:	e7ea      	b.n	80155d8 <__lshift+0xa4>
 8015602:	bf00      	nop
 8015604:	080162c8 	.word	0x080162c8
 8015608:	080162d9 	.word	0x080162d9

0801560c <__mcmp>:
 801560c:	690a      	ldr	r2, [r1, #16]
 801560e:	4603      	mov	r3, r0
 8015610:	6900      	ldr	r0, [r0, #16]
 8015612:	1a80      	subs	r0, r0, r2
 8015614:	b530      	push	{r4, r5, lr}
 8015616:	d10e      	bne.n	8015636 <__mcmp+0x2a>
 8015618:	3314      	adds	r3, #20
 801561a:	3114      	adds	r1, #20
 801561c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8015620:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8015624:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015628:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801562c:	4295      	cmp	r5, r2
 801562e:	d003      	beq.n	8015638 <__mcmp+0x2c>
 8015630:	d205      	bcs.n	801563e <__mcmp+0x32>
 8015632:	f04f 30ff 	mov.w	r0, #4294967295
 8015636:	bd30      	pop	{r4, r5, pc}
 8015638:	42a3      	cmp	r3, r4
 801563a:	d3f3      	bcc.n	8015624 <__mcmp+0x18>
 801563c:	e7fb      	b.n	8015636 <__mcmp+0x2a>
 801563e:	2001      	movs	r0, #1
 8015640:	e7f9      	b.n	8015636 <__mcmp+0x2a>
	...

08015644 <__mdiff>:
 8015644:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015648:	4689      	mov	r9, r1
 801564a:	4606      	mov	r6, r0
 801564c:	4611      	mov	r1, r2
 801564e:	4648      	mov	r0, r9
 8015650:	4614      	mov	r4, r2
 8015652:	f7ff ffdb 	bl	801560c <__mcmp>
 8015656:	1e05      	subs	r5, r0, #0
 8015658:	d112      	bne.n	8015680 <__mdiff+0x3c>
 801565a:	4629      	mov	r1, r5
 801565c:	4630      	mov	r0, r6
 801565e:	f7ff fd63 	bl	8015128 <_Balloc>
 8015662:	4602      	mov	r2, r0
 8015664:	b928      	cbnz	r0, 8015672 <__mdiff+0x2e>
 8015666:	4b3f      	ldr	r3, [pc, #252]	@ (8015764 <__mdiff+0x120>)
 8015668:	f240 2137 	movw	r1, #567	@ 0x237
 801566c:	483e      	ldr	r0, [pc, #248]	@ (8015768 <__mdiff+0x124>)
 801566e:	f000 f991 	bl	8015994 <__assert_func>
 8015672:	2301      	movs	r3, #1
 8015674:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015678:	4610      	mov	r0, r2
 801567a:	b003      	add	sp, #12
 801567c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015680:	bfbc      	itt	lt
 8015682:	464b      	movlt	r3, r9
 8015684:	46a1      	movlt	r9, r4
 8015686:	4630      	mov	r0, r6
 8015688:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801568c:	bfba      	itte	lt
 801568e:	461c      	movlt	r4, r3
 8015690:	2501      	movlt	r5, #1
 8015692:	2500      	movge	r5, #0
 8015694:	f7ff fd48 	bl	8015128 <_Balloc>
 8015698:	4602      	mov	r2, r0
 801569a:	b918      	cbnz	r0, 80156a4 <__mdiff+0x60>
 801569c:	4b31      	ldr	r3, [pc, #196]	@ (8015764 <__mdiff+0x120>)
 801569e:	f240 2145 	movw	r1, #581	@ 0x245
 80156a2:	e7e3      	b.n	801566c <__mdiff+0x28>
 80156a4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80156a8:	6926      	ldr	r6, [r4, #16]
 80156aa:	60c5      	str	r5, [r0, #12]
 80156ac:	f109 0310 	add.w	r3, r9, #16
 80156b0:	f109 0514 	add.w	r5, r9, #20
 80156b4:	f104 0e14 	add.w	lr, r4, #20
 80156b8:	f100 0b14 	add.w	fp, r0, #20
 80156bc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80156c0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80156c4:	9301      	str	r3, [sp, #4]
 80156c6:	46d9      	mov	r9, fp
 80156c8:	f04f 0c00 	mov.w	ip, #0
 80156cc:	9b01      	ldr	r3, [sp, #4]
 80156ce:	f85e 0b04 	ldr.w	r0, [lr], #4
 80156d2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80156d6:	9301      	str	r3, [sp, #4]
 80156d8:	fa1f f38a 	uxth.w	r3, sl
 80156dc:	4619      	mov	r1, r3
 80156de:	b283      	uxth	r3, r0
 80156e0:	1acb      	subs	r3, r1, r3
 80156e2:	0c00      	lsrs	r0, r0, #16
 80156e4:	4463      	add	r3, ip
 80156e6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80156ea:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80156ee:	b29b      	uxth	r3, r3
 80156f0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80156f4:	4576      	cmp	r6, lr
 80156f6:	f849 3b04 	str.w	r3, [r9], #4
 80156fa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80156fe:	d8e5      	bhi.n	80156cc <__mdiff+0x88>
 8015700:	1b33      	subs	r3, r6, r4
 8015702:	3b15      	subs	r3, #21
 8015704:	f023 0303 	bic.w	r3, r3, #3
 8015708:	3415      	adds	r4, #21
 801570a:	3304      	adds	r3, #4
 801570c:	42a6      	cmp	r6, r4
 801570e:	bf38      	it	cc
 8015710:	2304      	movcc	r3, #4
 8015712:	441d      	add	r5, r3
 8015714:	445b      	add	r3, fp
 8015716:	461e      	mov	r6, r3
 8015718:	462c      	mov	r4, r5
 801571a:	4544      	cmp	r4, r8
 801571c:	d30e      	bcc.n	801573c <__mdiff+0xf8>
 801571e:	f108 0103 	add.w	r1, r8, #3
 8015722:	1b49      	subs	r1, r1, r5
 8015724:	f021 0103 	bic.w	r1, r1, #3
 8015728:	3d03      	subs	r5, #3
 801572a:	45a8      	cmp	r8, r5
 801572c:	bf38      	it	cc
 801572e:	2100      	movcc	r1, #0
 8015730:	440b      	add	r3, r1
 8015732:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015736:	b191      	cbz	r1, 801575e <__mdiff+0x11a>
 8015738:	6117      	str	r7, [r2, #16]
 801573a:	e79d      	b.n	8015678 <__mdiff+0x34>
 801573c:	f854 1b04 	ldr.w	r1, [r4], #4
 8015740:	46e6      	mov	lr, ip
 8015742:	0c08      	lsrs	r0, r1, #16
 8015744:	fa1c fc81 	uxtah	ip, ip, r1
 8015748:	4471      	add	r1, lr
 801574a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801574e:	b289      	uxth	r1, r1
 8015750:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8015754:	f846 1b04 	str.w	r1, [r6], #4
 8015758:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801575c:	e7dd      	b.n	801571a <__mdiff+0xd6>
 801575e:	3f01      	subs	r7, #1
 8015760:	e7e7      	b.n	8015732 <__mdiff+0xee>
 8015762:	bf00      	nop
 8015764:	080162c8 	.word	0x080162c8
 8015768:	080162d9 	.word	0x080162d9

0801576c <__d2b>:
 801576c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015770:	460f      	mov	r7, r1
 8015772:	2101      	movs	r1, #1
 8015774:	ec59 8b10 	vmov	r8, r9, d0
 8015778:	4616      	mov	r6, r2
 801577a:	f7ff fcd5 	bl	8015128 <_Balloc>
 801577e:	4604      	mov	r4, r0
 8015780:	b930      	cbnz	r0, 8015790 <__d2b+0x24>
 8015782:	4602      	mov	r2, r0
 8015784:	4b23      	ldr	r3, [pc, #140]	@ (8015814 <__d2b+0xa8>)
 8015786:	4824      	ldr	r0, [pc, #144]	@ (8015818 <__d2b+0xac>)
 8015788:	f240 310f 	movw	r1, #783	@ 0x30f
 801578c:	f000 f902 	bl	8015994 <__assert_func>
 8015790:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8015794:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015798:	b10d      	cbz	r5, 801579e <__d2b+0x32>
 801579a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801579e:	9301      	str	r3, [sp, #4]
 80157a0:	f1b8 0300 	subs.w	r3, r8, #0
 80157a4:	d023      	beq.n	80157ee <__d2b+0x82>
 80157a6:	4668      	mov	r0, sp
 80157a8:	9300      	str	r3, [sp, #0]
 80157aa:	f7ff fd84 	bl	80152b6 <__lo0bits>
 80157ae:	e9dd 1200 	ldrd	r1, r2, [sp]
 80157b2:	b1d0      	cbz	r0, 80157ea <__d2b+0x7e>
 80157b4:	f1c0 0320 	rsb	r3, r0, #32
 80157b8:	fa02 f303 	lsl.w	r3, r2, r3
 80157bc:	430b      	orrs	r3, r1
 80157be:	40c2      	lsrs	r2, r0
 80157c0:	6163      	str	r3, [r4, #20]
 80157c2:	9201      	str	r2, [sp, #4]
 80157c4:	9b01      	ldr	r3, [sp, #4]
 80157c6:	61a3      	str	r3, [r4, #24]
 80157c8:	2b00      	cmp	r3, #0
 80157ca:	bf0c      	ite	eq
 80157cc:	2201      	moveq	r2, #1
 80157ce:	2202      	movne	r2, #2
 80157d0:	6122      	str	r2, [r4, #16]
 80157d2:	b1a5      	cbz	r5, 80157fe <__d2b+0x92>
 80157d4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80157d8:	4405      	add	r5, r0
 80157da:	603d      	str	r5, [r7, #0]
 80157dc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80157e0:	6030      	str	r0, [r6, #0]
 80157e2:	4620      	mov	r0, r4
 80157e4:	b003      	add	sp, #12
 80157e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80157ea:	6161      	str	r1, [r4, #20]
 80157ec:	e7ea      	b.n	80157c4 <__d2b+0x58>
 80157ee:	a801      	add	r0, sp, #4
 80157f0:	f7ff fd61 	bl	80152b6 <__lo0bits>
 80157f4:	9b01      	ldr	r3, [sp, #4]
 80157f6:	6163      	str	r3, [r4, #20]
 80157f8:	3020      	adds	r0, #32
 80157fa:	2201      	movs	r2, #1
 80157fc:	e7e8      	b.n	80157d0 <__d2b+0x64>
 80157fe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015802:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8015806:	6038      	str	r0, [r7, #0]
 8015808:	6918      	ldr	r0, [r3, #16]
 801580a:	f7ff fd35 	bl	8015278 <__hi0bits>
 801580e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015812:	e7e5      	b.n	80157e0 <__d2b+0x74>
 8015814:	080162c8 	.word	0x080162c8
 8015818:	080162d9 	.word	0x080162d9

0801581c <__sflush_r>:
 801581c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015820:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015824:	0716      	lsls	r6, r2, #28
 8015826:	4605      	mov	r5, r0
 8015828:	460c      	mov	r4, r1
 801582a:	d454      	bmi.n	80158d6 <__sflush_r+0xba>
 801582c:	684b      	ldr	r3, [r1, #4]
 801582e:	2b00      	cmp	r3, #0
 8015830:	dc02      	bgt.n	8015838 <__sflush_r+0x1c>
 8015832:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8015834:	2b00      	cmp	r3, #0
 8015836:	dd48      	ble.n	80158ca <__sflush_r+0xae>
 8015838:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801583a:	2e00      	cmp	r6, #0
 801583c:	d045      	beq.n	80158ca <__sflush_r+0xae>
 801583e:	2300      	movs	r3, #0
 8015840:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8015844:	682f      	ldr	r7, [r5, #0]
 8015846:	6a21      	ldr	r1, [r4, #32]
 8015848:	602b      	str	r3, [r5, #0]
 801584a:	d030      	beq.n	80158ae <__sflush_r+0x92>
 801584c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801584e:	89a3      	ldrh	r3, [r4, #12]
 8015850:	0759      	lsls	r1, r3, #29
 8015852:	d505      	bpl.n	8015860 <__sflush_r+0x44>
 8015854:	6863      	ldr	r3, [r4, #4]
 8015856:	1ad2      	subs	r2, r2, r3
 8015858:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801585a:	b10b      	cbz	r3, 8015860 <__sflush_r+0x44>
 801585c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801585e:	1ad2      	subs	r2, r2, r3
 8015860:	2300      	movs	r3, #0
 8015862:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015864:	6a21      	ldr	r1, [r4, #32]
 8015866:	4628      	mov	r0, r5
 8015868:	47b0      	blx	r6
 801586a:	1c43      	adds	r3, r0, #1
 801586c:	89a3      	ldrh	r3, [r4, #12]
 801586e:	d106      	bne.n	801587e <__sflush_r+0x62>
 8015870:	6829      	ldr	r1, [r5, #0]
 8015872:	291d      	cmp	r1, #29
 8015874:	d82b      	bhi.n	80158ce <__sflush_r+0xb2>
 8015876:	4a2a      	ldr	r2, [pc, #168]	@ (8015920 <__sflush_r+0x104>)
 8015878:	40ca      	lsrs	r2, r1
 801587a:	07d6      	lsls	r6, r2, #31
 801587c:	d527      	bpl.n	80158ce <__sflush_r+0xb2>
 801587e:	2200      	movs	r2, #0
 8015880:	6062      	str	r2, [r4, #4]
 8015882:	04d9      	lsls	r1, r3, #19
 8015884:	6922      	ldr	r2, [r4, #16]
 8015886:	6022      	str	r2, [r4, #0]
 8015888:	d504      	bpl.n	8015894 <__sflush_r+0x78>
 801588a:	1c42      	adds	r2, r0, #1
 801588c:	d101      	bne.n	8015892 <__sflush_r+0x76>
 801588e:	682b      	ldr	r3, [r5, #0]
 8015890:	b903      	cbnz	r3, 8015894 <__sflush_r+0x78>
 8015892:	6560      	str	r0, [r4, #84]	@ 0x54
 8015894:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015896:	602f      	str	r7, [r5, #0]
 8015898:	b1b9      	cbz	r1, 80158ca <__sflush_r+0xae>
 801589a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801589e:	4299      	cmp	r1, r3
 80158a0:	d002      	beq.n	80158a8 <__sflush_r+0x8c>
 80158a2:	4628      	mov	r0, r5
 80158a4:	f7ff fb40 	bl	8014f28 <_free_r>
 80158a8:	2300      	movs	r3, #0
 80158aa:	6363      	str	r3, [r4, #52]	@ 0x34
 80158ac:	e00d      	b.n	80158ca <__sflush_r+0xae>
 80158ae:	2301      	movs	r3, #1
 80158b0:	4628      	mov	r0, r5
 80158b2:	47b0      	blx	r6
 80158b4:	4602      	mov	r2, r0
 80158b6:	1c50      	adds	r0, r2, #1
 80158b8:	d1c9      	bne.n	801584e <__sflush_r+0x32>
 80158ba:	682b      	ldr	r3, [r5, #0]
 80158bc:	2b00      	cmp	r3, #0
 80158be:	d0c6      	beq.n	801584e <__sflush_r+0x32>
 80158c0:	2b1d      	cmp	r3, #29
 80158c2:	d001      	beq.n	80158c8 <__sflush_r+0xac>
 80158c4:	2b16      	cmp	r3, #22
 80158c6:	d11e      	bne.n	8015906 <__sflush_r+0xea>
 80158c8:	602f      	str	r7, [r5, #0]
 80158ca:	2000      	movs	r0, #0
 80158cc:	e022      	b.n	8015914 <__sflush_r+0xf8>
 80158ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80158d2:	b21b      	sxth	r3, r3
 80158d4:	e01b      	b.n	801590e <__sflush_r+0xf2>
 80158d6:	690f      	ldr	r7, [r1, #16]
 80158d8:	2f00      	cmp	r7, #0
 80158da:	d0f6      	beq.n	80158ca <__sflush_r+0xae>
 80158dc:	0793      	lsls	r3, r2, #30
 80158de:	680e      	ldr	r6, [r1, #0]
 80158e0:	bf08      	it	eq
 80158e2:	694b      	ldreq	r3, [r1, #20]
 80158e4:	600f      	str	r7, [r1, #0]
 80158e6:	bf18      	it	ne
 80158e8:	2300      	movne	r3, #0
 80158ea:	eba6 0807 	sub.w	r8, r6, r7
 80158ee:	608b      	str	r3, [r1, #8]
 80158f0:	f1b8 0f00 	cmp.w	r8, #0
 80158f4:	dde9      	ble.n	80158ca <__sflush_r+0xae>
 80158f6:	6a21      	ldr	r1, [r4, #32]
 80158f8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80158fa:	4643      	mov	r3, r8
 80158fc:	463a      	mov	r2, r7
 80158fe:	4628      	mov	r0, r5
 8015900:	47b0      	blx	r6
 8015902:	2800      	cmp	r0, #0
 8015904:	dc08      	bgt.n	8015918 <__sflush_r+0xfc>
 8015906:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801590a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801590e:	81a3      	strh	r3, [r4, #12]
 8015910:	f04f 30ff 	mov.w	r0, #4294967295
 8015914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015918:	4407      	add	r7, r0
 801591a:	eba8 0800 	sub.w	r8, r8, r0
 801591e:	e7e7      	b.n	80158f0 <__sflush_r+0xd4>
 8015920:	20400001 	.word	0x20400001

08015924 <_fflush_r>:
 8015924:	b538      	push	{r3, r4, r5, lr}
 8015926:	690b      	ldr	r3, [r1, #16]
 8015928:	4605      	mov	r5, r0
 801592a:	460c      	mov	r4, r1
 801592c:	b913      	cbnz	r3, 8015934 <_fflush_r+0x10>
 801592e:	2500      	movs	r5, #0
 8015930:	4628      	mov	r0, r5
 8015932:	bd38      	pop	{r3, r4, r5, pc}
 8015934:	b118      	cbz	r0, 801593e <_fflush_r+0x1a>
 8015936:	6a03      	ldr	r3, [r0, #32]
 8015938:	b90b      	cbnz	r3, 801593e <_fflush_r+0x1a>
 801593a:	f7fe fb37 	bl	8013fac <__sinit>
 801593e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015942:	2b00      	cmp	r3, #0
 8015944:	d0f3      	beq.n	801592e <_fflush_r+0xa>
 8015946:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015948:	07d0      	lsls	r0, r2, #31
 801594a:	d404      	bmi.n	8015956 <_fflush_r+0x32>
 801594c:	0599      	lsls	r1, r3, #22
 801594e:	d402      	bmi.n	8015956 <_fflush_r+0x32>
 8015950:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015952:	f7fe fc80 	bl	8014256 <__retarget_lock_acquire_recursive>
 8015956:	4628      	mov	r0, r5
 8015958:	4621      	mov	r1, r4
 801595a:	f7ff ff5f 	bl	801581c <__sflush_r>
 801595e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015960:	07da      	lsls	r2, r3, #31
 8015962:	4605      	mov	r5, r0
 8015964:	d4e4      	bmi.n	8015930 <_fflush_r+0xc>
 8015966:	89a3      	ldrh	r3, [r4, #12]
 8015968:	059b      	lsls	r3, r3, #22
 801596a:	d4e1      	bmi.n	8015930 <_fflush_r+0xc>
 801596c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801596e:	f7fe fc73 	bl	8014258 <__retarget_lock_release_recursive>
 8015972:	e7dd      	b.n	8015930 <_fflush_r+0xc>

08015974 <_sbrk_r>:
 8015974:	b538      	push	{r3, r4, r5, lr}
 8015976:	4d06      	ldr	r5, [pc, #24]	@ (8015990 <_sbrk_r+0x1c>)
 8015978:	2300      	movs	r3, #0
 801597a:	4604      	mov	r4, r0
 801597c:	4608      	mov	r0, r1
 801597e:	602b      	str	r3, [r5, #0]
 8015980:	f7f3 faf8 	bl	8008f74 <_sbrk>
 8015984:	1c43      	adds	r3, r0, #1
 8015986:	d102      	bne.n	801598e <_sbrk_r+0x1a>
 8015988:	682b      	ldr	r3, [r5, #0]
 801598a:	b103      	cbz	r3, 801598e <_sbrk_r+0x1a>
 801598c:	6023      	str	r3, [r4, #0]
 801598e:	bd38      	pop	{r3, r4, r5, pc}
 8015990:	20006bf0 	.word	0x20006bf0

08015994 <__assert_func>:
 8015994:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015996:	4614      	mov	r4, r2
 8015998:	461a      	mov	r2, r3
 801599a:	4b09      	ldr	r3, [pc, #36]	@ (80159c0 <__assert_func+0x2c>)
 801599c:	681b      	ldr	r3, [r3, #0]
 801599e:	4605      	mov	r5, r0
 80159a0:	68d8      	ldr	r0, [r3, #12]
 80159a2:	b14c      	cbz	r4, 80159b8 <__assert_func+0x24>
 80159a4:	4b07      	ldr	r3, [pc, #28]	@ (80159c4 <__assert_func+0x30>)
 80159a6:	9100      	str	r1, [sp, #0]
 80159a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80159ac:	4906      	ldr	r1, [pc, #24]	@ (80159c8 <__assert_func+0x34>)
 80159ae:	462b      	mov	r3, r5
 80159b0:	f000 f842 	bl	8015a38 <fiprintf>
 80159b4:	f000 f852 	bl	8015a5c <abort>
 80159b8:	4b04      	ldr	r3, [pc, #16]	@ (80159cc <__assert_func+0x38>)
 80159ba:	461c      	mov	r4, r3
 80159bc:	e7f3      	b.n	80159a6 <__assert_func+0x12>
 80159be:	bf00      	nop
 80159c0:	20000020 	.word	0x20000020
 80159c4:	0801633c 	.word	0x0801633c
 80159c8:	08016349 	.word	0x08016349
 80159cc:	08016377 	.word	0x08016377

080159d0 <_calloc_r>:
 80159d0:	b570      	push	{r4, r5, r6, lr}
 80159d2:	fba1 5402 	umull	r5, r4, r1, r2
 80159d6:	b934      	cbnz	r4, 80159e6 <_calloc_r+0x16>
 80159d8:	4629      	mov	r1, r5
 80159da:	f7ff fb19 	bl	8015010 <_malloc_r>
 80159de:	4606      	mov	r6, r0
 80159e0:	b928      	cbnz	r0, 80159ee <_calloc_r+0x1e>
 80159e2:	4630      	mov	r0, r6
 80159e4:	bd70      	pop	{r4, r5, r6, pc}
 80159e6:	220c      	movs	r2, #12
 80159e8:	6002      	str	r2, [r0, #0]
 80159ea:	2600      	movs	r6, #0
 80159ec:	e7f9      	b.n	80159e2 <_calloc_r+0x12>
 80159ee:	462a      	mov	r2, r5
 80159f0:	4621      	mov	r1, r4
 80159f2:	f7fe fb54 	bl	801409e <memset>
 80159f6:	e7f4      	b.n	80159e2 <_calloc_r+0x12>

080159f8 <__ascii_mbtowc>:
 80159f8:	b082      	sub	sp, #8
 80159fa:	b901      	cbnz	r1, 80159fe <__ascii_mbtowc+0x6>
 80159fc:	a901      	add	r1, sp, #4
 80159fe:	b142      	cbz	r2, 8015a12 <__ascii_mbtowc+0x1a>
 8015a00:	b14b      	cbz	r3, 8015a16 <__ascii_mbtowc+0x1e>
 8015a02:	7813      	ldrb	r3, [r2, #0]
 8015a04:	600b      	str	r3, [r1, #0]
 8015a06:	7812      	ldrb	r2, [r2, #0]
 8015a08:	1e10      	subs	r0, r2, #0
 8015a0a:	bf18      	it	ne
 8015a0c:	2001      	movne	r0, #1
 8015a0e:	b002      	add	sp, #8
 8015a10:	4770      	bx	lr
 8015a12:	4610      	mov	r0, r2
 8015a14:	e7fb      	b.n	8015a0e <__ascii_mbtowc+0x16>
 8015a16:	f06f 0001 	mvn.w	r0, #1
 8015a1a:	e7f8      	b.n	8015a0e <__ascii_mbtowc+0x16>

08015a1c <__ascii_wctomb>:
 8015a1c:	4603      	mov	r3, r0
 8015a1e:	4608      	mov	r0, r1
 8015a20:	b141      	cbz	r1, 8015a34 <__ascii_wctomb+0x18>
 8015a22:	2aff      	cmp	r2, #255	@ 0xff
 8015a24:	d904      	bls.n	8015a30 <__ascii_wctomb+0x14>
 8015a26:	228a      	movs	r2, #138	@ 0x8a
 8015a28:	601a      	str	r2, [r3, #0]
 8015a2a:	f04f 30ff 	mov.w	r0, #4294967295
 8015a2e:	4770      	bx	lr
 8015a30:	700a      	strb	r2, [r1, #0]
 8015a32:	2001      	movs	r0, #1
 8015a34:	4770      	bx	lr
	...

08015a38 <fiprintf>:
 8015a38:	b40e      	push	{r1, r2, r3}
 8015a3a:	b503      	push	{r0, r1, lr}
 8015a3c:	4601      	mov	r1, r0
 8015a3e:	ab03      	add	r3, sp, #12
 8015a40:	4805      	ldr	r0, [pc, #20]	@ (8015a58 <fiprintf+0x20>)
 8015a42:	f853 2b04 	ldr.w	r2, [r3], #4
 8015a46:	6800      	ldr	r0, [r0, #0]
 8015a48:	9301      	str	r3, [sp, #4]
 8015a4a:	f000 f837 	bl	8015abc <_vfiprintf_r>
 8015a4e:	b002      	add	sp, #8
 8015a50:	f85d eb04 	ldr.w	lr, [sp], #4
 8015a54:	b003      	add	sp, #12
 8015a56:	4770      	bx	lr
 8015a58:	20000020 	.word	0x20000020

08015a5c <abort>:
 8015a5c:	b508      	push	{r3, lr}
 8015a5e:	2006      	movs	r0, #6
 8015a60:	f000 fa00 	bl	8015e64 <raise>
 8015a64:	2001      	movs	r0, #1
 8015a66:	f7f3 fa0d 	bl	8008e84 <_exit>

08015a6a <__sfputc_r>:
 8015a6a:	6893      	ldr	r3, [r2, #8]
 8015a6c:	3b01      	subs	r3, #1
 8015a6e:	2b00      	cmp	r3, #0
 8015a70:	b410      	push	{r4}
 8015a72:	6093      	str	r3, [r2, #8]
 8015a74:	da08      	bge.n	8015a88 <__sfputc_r+0x1e>
 8015a76:	6994      	ldr	r4, [r2, #24]
 8015a78:	42a3      	cmp	r3, r4
 8015a7a:	db01      	blt.n	8015a80 <__sfputc_r+0x16>
 8015a7c:	290a      	cmp	r1, #10
 8015a7e:	d103      	bne.n	8015a88 <__sfputc_r+0x1e>
 8015a80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015a84:	f000 b932 	b.w	8015cec <__swbuf_r>
 8015a88:	6813      	ldr	r3, [r2, #0]
 8015a8a:	1c58      	adds	r0, r3, #1
 8015a8c:	6010      	str	r0, [r2, #0]
 8015a8e:	7019      	strb	r1, [r3, #0]
 8015a90:	4608      	mov	r0, r1
 8015a92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015a96:	4770      	bx	lr

08015a98 <__sfputs_r>:
 8015a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015a9a:	4606      	mov	r6, r0
 8015a9c:	460f      	mov	r7, r1
 8015a9e:	4614      	mov	r4, r2
 8015aa0:	18d5      	adds	r5, r2, r3
 8015aa2:	42ac      	cmp	r4, r5
 8015aa4:	d101      	bne.n	8015aaa <__sfputs_r+0x12>
 8015aa6:	2000      	movs	r0, #0
 8015aa8:	e007      	b.n	8015aba <__sfputs_r+0x22>
 8015aaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015aae:	463a      	mov	r2, r7
 8015ab0:	4630      	mov	r0, r6
 8015ab2:	f7ff ffda 	bl	8015a6a <__sfputc_r>
 8015ab6:	1c43      	adds	r3, r0, #1
 8015ab8:	d1f3      	bne.n	8015aa2 <__sfputs_r+0xa>
 8015aba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08015abc <_vfiprintf_r>:
 8015abc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ac0:	460d      	mov	r5, r1
 8015ac2:	b09d      	sub	sp, #116	@ 0x74
 8015ac4:	4614      	mov	r4, r2
 8015ac6:	4698      	mov	r8, r3
 8015ac8:	4606      	mov	r6, r0
 8015aca:	b118      	cbz	r0, 8015ad4 <_vfiprintf_r+0x18>
 8015acc:	6a03      	ldr	r3, [r0, #32]
 8015ace:	b90b      	cbnz	r3, 8015ad4 <_vfiprintf_r+0x18>
 8015ad0:	f7fe fa6c 	bl	8013fac <__sinit>
 8015ad4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015ad6:	07d9      	lsls	r1, r3, #31
 8015ad8:	d405      	bmi.n	8015ae6 <_vfiprintf_r+0x2a>
 8015ada:	89ab      	ldrh	r3, [r5, #12]
 8015adc:	059a      	lsls	r2, r3, #22
 8015ade:	d402      	bmi.n	8015ae6 <_vfiprintf_r+0x2a>
 8015ae0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015ae2:	f7fe fbb8 	bl	8014256 <__retarget_lock_acquire_recursive>
 8015ae6:	89ab      	ldrh	r3, [r5, #12]
 8015ae8:	071b      	lsls	r3, r3, #28
 8015aea:	d501      	bpl.n	8015af0 <_vfiprintf_r+0x34>
 8015aec:	692b      	ldr	r3, [r5, #16]
 8015aee:	b99b      	cbnz	r3, 8015b18 <_vfiprintf_r+0x5c>
 8015af0:	4629      	mov	r1, r5
 8015af2:	4630      	mov	r0, r6
 8015af4:	f000 f938 	bl	8015d68 <__swsetup_r>
 8015af8:	b170      	cbz	r0, 8015b18 <_vfiprintf_r+0x5c>
 8015afa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015afc:	07dc      	lsls	r4, r3, #31
 8015afe:	d504      	bpl.n	8015b0a <_vfiprintf_r+0x4e>
 8015b00:	f04f 30ff 	mov.w	r0, #4294967295
 8015b04:	b01d      	add	sp, #116	@ 0x74
 8015b06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015b0a:	89ab      	ldrh	r3, [r5, #12]
 8015b0c:	0598      	lsls	r0, r3, #22
 8015b0e:	d4f7      	bmi.n	8015b00 <_vfiprintf_r+0x44>
 8015b10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015b12:	f7fe fba1 	bl	8014258 <__retarget_lock_release_recursive>
 8015b16:	e7f3      	b.n	8015b00 <_vfiprintf_r+0x44>
 8015b18:	2300      	movs	r3, #0
 8015b1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8015b1c:	2320      	movs	r3, #32
 8015b1e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015b22:	f8cd 800c 	str.w	r8, [sp, #12]
 8015b26:	2330      	movs	r3, #48	@ 0x30
 8015b28:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015cd8 <_vfiprintf_r+0x21c>
 8015b2c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015b30:	f04f 0901 	mov.w	r9, #1
 8015b34:	4623      	mov	r3, r4
 8015b36:	469a      	mov	sl, r3
 8015b38:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015b3c:	b10a      	cbz	r2, 8015b42 <_vfiprintf_r+0x86>
 8015b3e:	2a25      	cmp	r2, #37	@ 0x25
 8015b40:	d1f9      	bne.n	8015b36 <_vfiprintf_r+0x7a>
 8015b42:	ebba 0b04 	subs.w	fp, sl, r4
 8015b46:	d00b      	beq.n	8015b60 <_vfiprintf_r+0xa4>
 8015b48:	465b      	mov	r3, fp
 8015b4a:	4622      	mov	r2, r4
 8015b4c:	4629      	mov	r1, r5
 8015b4e:	4630      	mov	r0, r6
 8015b50:	f7ff ffa2 	bl	8015a98 <__sfputs_r>
 8015b54:	3001      	adds	r0, #1
 8015b56:	f000 80a7 	beq.w	8015ca8 <_vfiprintf_r+0x1ec>
 8015b5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015b5c:	445a      	add	r2, fp
 8015b5e:	9209      	str	r2, [sp, #36]	@ 0x24
 8015b60:	f89a 3000 	ldrb.w	r3, [sl]
 8015b64:	2b00      	cmp	r3, #0
 8015b66:	f000 809f 	beq.w	8015ca8 <_vfiprintf_r+0x1ec>
 8015b6a:	2300      	movs	r3, #0
 8015b6c:	f04f 32ff 	mov.w	r2, #4294967295
 8015b70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015b74:	f10a 0a01 	add.w	sl, sl, #1
 8015b78:	9304      	str	r3, [sp, #16]
 8015b7a:	9307      	str	r3, [sp, #28]
 8015b7c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015b80:	931a      	str	r3, [sp, #104]	@ 0x68
 8015b82:	4654      	mov	r4, sl
 8015b84:	2205      	movs	r2, #5
 8015b86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015b8a:	4853      	ldr	r0, [pc, #332]	@ (8015cd8 <_vfiprintf_r+0x21c>)
 8015b8c:	f7ea fb48 	bl	8000220 <memchr>
 8015b90:	9a04      	ldr	r2, [sp, #16]
 8015b92:	b9d8      	cbnz	r0, 8015bcc <_vfiprintf_r+0x110>
 8015b94:	06d1      	lsls	r1, r2, #27
 8015b96:	bf44      	itt	mi
 8015b98:	2320      	movmi	r3, #32
 8015b9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015b9e:	0713      	lsls	r3, r2, #28
 8015ba0:	bf44      	itt	mi
 8015ba2:	232b      	movmi	r3, #43	@ 0x2b
 8015ba4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015ba8:	f89a 3000 	ldrb.w	r3, [sl]
 8015bac:	2b2a      	cmp	r3, #42	@ 0x2a
 8015bae:	d015      	beq.n	8015bdc <_vfiprintf_r+0x120>
 8015bb0:	9a07      	ldr	r2, [sp, #28]
 8015bb2:	4654      	mov	r4, sl
 8015bb4:	2000      	movs	r0, #0
 8015bb6:	f04f 0c0a 	mov.w	ip, #10
 8015bba:	4621      	mov	r1, r4
 8015bbc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015bc0:	3b30      	subs	r3, #48	@ 0x30
 8015bc2:	2b09      	cmp	r3, #9
 8015bc4:	d94b      	bls.n	8015c5e <_vfiprintf_r+0x1a2>
 8015bc6:	b1b0      	cbz	r0, 8015bf6 <_vfiprintf_r+0x13a>
 8015bc8:	9207      	str	r2, [sp, #28]
 8015bca:	e014      	b.n	8015bf6 <_vfiprintf_r+0x13a>
 8015bcc:	eba0 0308 	sub.w	r3, r0, r8
 8015bd0:	fa09 f303 	lsl.w	r3, r9, r3
 8015bd4:	4313      	orrs	r3, r2
 8015bd6:	9304      	str	r3, [sp, #16]
 8015bd8:	46a2      	mov	sl, r4
 8015bda:	e7d2      	b.n	8015b82 <_vfiprintf_r+0xc6>
 8015bdc:	9b03      	ldr	r3, [sp, #12]
 8015bde:	1d19      	adds	r1, r3, #4
 8015be0:	681b      	ldr	r3, [r3, #0]
 8015be2:	9103      	str	r1, [sp, #12]
 8015be4:	2b00      	cmp	r3, #0
 8015be6:	bfbb      	ittet	lt
 8015be8:	425b      	neglt	r3, r3
 8015bea:	f042 0202 	orrlt.w	r2, r2, #2
 8015bee:	9307      	strge	r3, [sp, #28]
 8015bf0:	9307      	strlt	r3, [sp, #28]
 8015bf2:	bfb8      	it	lt
 8015bf4:	9204      	strlt	r2, [sp, #16]
 8015bf6:	7823      	ldrb	r3, [r4, #0]
 8015bf8:	2b2e      	cmp	r3, #46	@ 0x2e
 8015bfa:	d10a      	bne.n	8015c12 <_vfiprintf_r+0x156>
 8015bfc:	7863      	ldrb	r3, [r4, #1]
 8015bfe:	2b2a      	cmp	r3, #42	@ 0x2a
 8015c00:	d132      	bne.n	8015c68 <_vfiprintf_r+0x1ac>
 8015c02:	9b03      	ldr	r3, [sp, #12]
 8015c04:	1d1a      	adds	r2, r3, #4
 8015c06:	681b      	ldr	r3, [r3, #0]
 8015c08:	9203      	str	r2, [sp, #12]
 8015c0a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015c0e:	3402      	adds	r4, #2
 8015c10:	9305      	str	r3, [sp, #20]
 8015c12:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015ce8 <_vfiprintf_r+0x22c>
 8015c16:	7821      	ldrb	r1, [r4, #0]
 8015c18:	2203      	movs	r2, #3
 8015c1a:	4650      	mov	r0, sl
 8015c1c:	f7ea fb00 	bl	8000220 <memchr>
 8015c20:	b138      	cbz	r0, 8015c32 <_vfiprintf_r+0x176>
 8015c22:	9b04      	ldr	r3, [sp, #16]
 8015c24:	eba0 000a 	sub.w	r0, r0, sl
 8015c28:	2240      	movs	r2, #64	@ 0x40
 8015c2a:	4082      	lsls	r2, r0
 8015c2c:	4313      	orrs	r3, r2
 8015c2e:	3401      	adds	r4, #1
 8015c30:	9304      	str	r3, [sp, #16]
 8015c32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015c36:	4829      	ldr	r0, [pc, #164]	@ (8015cdc <_vfiprintf_r+0x220>)
 8015c38:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015c3c:	2206      	movs	r2, #6
 8015c3e:	f7ea faef 	bl	8000220 <memchr>
 8015c42:	2800      	cmp	r0, #0
 8015c44:	d03f      	beq.n	8015cc6 <_vfiprintf_r+0x20a>
 8015c46:	4b26      	ldr	r3, [pc, #152]	@ (8015ce0 <_vfiprintf_r+0x224>)
 8015c48:	bb1b      	cbnz	r3, 8015c92 <_vfiprintf_r+0x1d6>
 8015c4a:	9b03      	ldr	r3, [sp, #12]
 8015c4c:	3307      	adds	r3, #7
 8015c4e:	f023 0307 	bic.w	r3, r3, #7
 8015c52:	3308      	adds	r3, #8
 8015c54:	9303      	str	r3, [sp, #12]
 8015c56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015c58:	443b      	add	r3, r7
 8015c5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8015c5c:	e76a      	b.n	8015b34 <_vfiprintf_r+0x78>
 8015c5e:	fb0c 3202 	mla	r2, ip, r2, r3
 8015c62:	460c      	mov	r4, r1
 8015c64:	2001      	movs	r0, #1
 8015c66:	e7a8      	b.n	8015bba <_vfiprintf_r+0xfe>
 8015c68:	2300      	movs	r3, #0
 8015c6a:	3401      	adds	r4, #1
 8015c6c:	9305      	str	r3, [sp, #20]
 8015c6e:	4619      	mov	r1, r3
 8015c70:	f04f 0c0a 	mov.w	ip, #10
 8015c74:	4620      	mov	r0, r4
 8015c76:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015c7a:	3a30      	subs	r2, #48	@ 0x30
 8015c7c:	2a09      	cmp	r2, #9
 8015c7e:	d903      	bls.n	8015c88 <_vfiprintf_r+0x1cc>
 8015c80:	2b00      	cmp	r3, #0
 8015c82:	d0c6      	beq.n	8015c12 <_vfiprintf_r+0x156>
 8015c84:	9105      	str	r1, [sp, #20]
 8015c86:	e7c4      	b.n	8015c12 <_vfiprintf_r+0x156>
 8015c88:	fb0c 2101 	mla	r1, ip, r1, r2
 8015c8c:	4604      	mov	r4, r0
 8015c8e:	2301      	movs	r3, #1
 8015c90:	e7f0      	b.n	8015c74 <_vfiprintf_r+0x1b8>
 8015c92:	ab03      	add	r3, sp, #12
 8015c94:	9300      	str	r3, [sp, #0]
 8015c96:	462a      	mov	r2, r5
 8015c98:	4b12      	ldr	r3, [pc, #72]	@ (8015ce4 <_vfiprintf_r+0x228>)
 8015c9a:	a904      	add	r1, sp, #16
 8015c9c:	4630      	mov	r0, r6
 8015c9e:	f7fd fd43 	bl	8013728 <_printf_float>
 8015ca2:	4607      	mov	r7, r0
 8015ca4:	1c78      	adds	r0, r7, #1
 8015ca6:	d1d6      	bne.n	8015c56 <_vfiprintf_r+0x19a>
 8015ca8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015caa:	07d9      	lsls	r1, r3, #31
 8015cac:	d405      	bmi.n	8015cba <_vfiprintf_r+0x1fe>
 8015cae:	89ab      	ldrh	r3, [r5, #12]
 8015cb0:	059a      	lsls	r2, r3, #22
 8015cb2:	d402      	bmi.n	8015cba <_vfiprintf_r+0x1fe>
 8015cb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015cb6:	f7fe facf 	bl	8014258 <__retarget_lock_release_recursive>
 8015cba:	89ab      	ldrh	r3, [r5, #12]
 8015cbc:	065b      	lsls	r3, r3, #25
 8015cbe:	f53f af1f 	bmi.w	8015b00 <_vfiprintf_r+0x44>
 8015cc2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015cc4:	e71e      	b.n	8015b04 <_vfiprintf_r+0x48>
 8015cc6:	ab03      	add	r3, sp, #12
 8015cc8:	9300      	str	r3, [sp, #0]
 8015cca:	462a      	mov	r2, r5
 8015ccc:	4b05      	ldr	r3, [pc, #20]	@ (8015ce4 <_vfiprintf_r+0x228>)
 8015cce:	a904      	add	r1, sp, #16
 8015cd0:	4630      	mov	r0, r6
 8015cd2:	f7fd ffc1 	bl	8013c58 <_printf_i>
 8015cd6:	e7e4      	b.n	8015ca2 <_vfiprintf_r+0x1e6>
 8015cd8:	08016378 	.word	0x08016378
 8015cdc:	08016382 	.word	0x08016382
 8015ce0:	08013729 	.word	0x08013729
 8015ce4:	08015a99 	.word	0x08015a99
 8015ce8:	0801637e 	.word	0x0801637e

08015cec <__swbuf_r>:
 8015cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015cee:	460e      	mov	r6, r1
 8015cf0:	4614      	mov	r4, r2
 8015cf2:	4605      	mov	r5, r0
 8015cf4:	b118      	cbz	r0, 8015cfe <__swbuf_r+0x12>
 8015cf6:	6a03      	ldr	r3, [r0, #32]
 8015cf8:	b90b      	cbnz	r3, 8015cfe <__swbuf_r+0x12>
 8015cfa:	f7fe f957 	bl	8013fac <__sinit>
 8015cfe:	69a3      	ldr	r3, [r4, #24]
 8015d00:	60a3      	str	r3, [r4, #8]
 8015d02:	89a3      	ldrh	r3, [r4, #12]
 8015d04:	071a      	lsls	r2, r3, #28
 8015d06:	d501      	bpl.n	8015d0c <__swbuf_r+0x20>
 8015d08:	6923      	ldr	r3, [r4, #16]
 8015d0a:	b943      	cbnz	r3, 8015d1e <__swbuf_r+0x32>
 8015d0c:	4621      	mov	r1, r4
 8015d0e:	4628      	mov	r0, r5
 8015d10:	f000 f82a 	bl	8015d68 <__swsetup_r>
 8015d14:	b118      	cbz	r0, 8015d1e <__swbuf_r+0x32>
 8015d16:	f04f 37ff 	mov.w	r7, #4294967295
 8015d1a:	4638      	mov	r0, r7
 8015d1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015d1e:	6823      	ldr	r3, [r4, #0]
 8015d20:	6922      	ldr	r2, [r4, #16]
 8015d22:	1a98      	subs	r0, r3, r2
 8015d24:	6963      	ldr	r3, [r4, #20]
 8015d26:	b2f6      	uxtb	r6, r6
 8015d28:	4283      	cmp	r3, r0
 8015d2a:	4637      	mov	r7, r6
 8015d2c:	dc05      	bgt.n	8015d3a <__swbuf_r+0x4e>
 8015d2e:	4621      	mov	r1, r4
 8015d30:	4628      	mov	r0, r5
 8015d32:	f7ff fdf7 	bl	8015924 <_fflush_r>
 8015d36:	2800      	cmp	r0, #0
 8015d38:	d1ed      	bne.n	8015d16 <__swbuf_r+0x2a>
 8015d3a:	68a3      	ldr	r3, [r4, #8]
 8015d3c:	3b01      	subs	r3, #1
 8015d3e:	60a3      	str	r3, [r4, #8]
 8015d40:	6823      	ldr	r3, [r4, #0]
 8015d42:	1c5a      	adds	r2, r3, #1
 8015d44:	6022      	str	r2, [r4, #0]
 8015d46:	701e      	strb	r6, [r3, #0]
 8015d48:	6962      	ldr	r2, [r4, #20]
 8015d4a:	1c43      	adds	r3, r0, #1
 8015d4c:	429a      	cmp	r2, r3
 8015d4e:	d004      	beq.n	8015d5a <__swbuf_r+0x6e>
 8015d50:	89a3      	ldrh	r3, [r4, #12]
 8015d52:	07db      	lsls	r3, r3, #31
 8015d54:	d5e1      	bpl.n	8015d1a <__swbuf_r+0x2e>
 8015d56:	2e0a      	cmp	r6, #10
 8015d58:	d1df      	bne.n	8015d1a <__swbuf_r+0x2e>
 8015d5a:	4621      	mov	r1, r4
 8015d5c:	4628      	mov	r0, r5
 8015d5e:	f7ff fde1 	bl	8015924 <_fflush_r>
 8015d62:	2800      	cmp	r0, #0
 8015d64:	d0d9      	beq.n	8015d1a <__swbuf_r+0x2e>
 8015d66:	e7d6      	b.n	8015d16 <__swbuf_r+0x2a>

08015d68 <__swsetup_r>:
 8015d68:	b538      	push	{r3, r4, r5, lr}
 8015d6a:	4b29      	ldr	r3, [pc, #164]	@ (8015e10 <__swsetup_r+0xa8>)
 8015d6c:	4605      	mov	r5, r0
 8015d6e:	6818      	ldr	r0, [r3, #0]
 8015d70:	460c      	mov	r4, r1
 8015d72:	b118      	cbz	r0, 8015d7c <__swsetup_r+0x14>
 8015d74:	6a03      	ldr	r3, [r0, #32]
 8015d76:	b90b      	cbnz	r3, 8015d7c <__swsetup_r+0x14>
 8015d78:	f7fe f918 	bl	8013fac <__sinit>
 8015d7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015d80:	0719      	lsls	r1, r3, #28
 8015d82:	d422      	bmi.n	8015dca <__swsetup_r+0x62>
 8015d84:	06da      	lsls	r2, r3, #27
 8015d86:	d407      	bmi.n	8015d98 <__swsetup_r+0x30>
 8015d88:	2209      	movs	r2, #9
 8015d8a:	602a      	str	r2, [r5, #0]
 8015d8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015d90:	81a3      	strh	r3, [r4, #12]
 8015d92:	f04f 30ff 	mov.w	r0, #4294967295
 8015d96:	e033      	b.n	8015e00 <__swsetup_r+0x98>
 8015d98:	0758      	lsls	r0, r3, #29
 8015d9a:	d512      	bpl.n	8015dc2 <__swsetup_r+0x5a>
 8015d9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015d9e:	b141      	cbz	r1, 8015db2 <__swsetup_r+0x4a>
 8015da0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015da4:	4299      	cmp	r1, r3
 8015da6:	d002      	beq.n	8015dae <__swsetup_r+0x46>
 8015da8:	4628      	mov	r0, r5
 8015daa:	f7ff f8bd 	bl	8014f28 <_free_r>
 8015dae:	2300      	movs	r3, #0
 8015db0:	6363      	str	r3, [r4, #52]	@ 0x34
 8015db2:	89a3      	ldrh	r3, [r4, #12]
 8015db4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8015db8:	81a3      	strh	r3, [r4, #12]
 8015dba:	2300      	movs	r3, #0
 8015dbc:	6063      	str	r3, [r4, #4]
 8015dbe:	6923      	ldr	r3, [r4, #16]
 8015dc0:	6023      	str	r3, [r4, #0]
 8015dc2:	89a3      	ldrh	r3, [r4, #12]
 8015dc4:	f043 0308 	orr.w	r3, r3, #8
 8015dc8:	81a3      	strh	r3, [r4, #12]
 8015dca:	6923      	ldr	r3, [r4, #16]
 8015dcc:	b94b      	cbnz	r3, 8015de2 <__swsetup_r+0x7a>
 8015dce:	89a3      	ldrh	r3, [r4, #12]
 8015dd0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8015dd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015dd8:	d003      	beq.n	8015de2 <__swsetup_r+0x7a>
 8015dda:	4621      	mov	r1, r4
 8015ddc:	4628      	mov	r0, r5
 8015dde:	f000 f883 	bl	8015ee8 <__smakebuf_r>
 8015de2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015de6:	f013 0201 	ands.w	r2, r3, #1
 8015dea:	d00a      	beq.n	8015e02 <__swsetup_r+0x9a>
 8015dec:	2200      	movs	r2, #0
 8015dee:	60a2      	str	r2, [r4, #8]
 8015df0:	6962      	ldr	r2, [r4, #20]
 8015df2:	4252      	negs	r2, r2
 8015df4:	61a2      	str	r2, [r4, #24]
 8015df6:	6922      	ldr	r2, [r4, #16]
 8015df8:	b942      	cbnz	r2, 8015e0c <__swsetup_r+0xa4>
 8015dfa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8015dfe:	d1c5      	bne.n	8015d8c <__swsetup_r+0x24>
 8015e00:	bd38      	pop	{r3, r4, r5, pc}
 8015e02:	0799      	lsls	r1, r3, #30
 8015e04:	bf58      	it	pl
 8015e06:	6962      	ldrpl	r2, [r4, #20]
 8015e08:	60a2      	str	r2, [r4, #8]
 8015e0a:	e7f4      	b.n	8015df6 <__swsetup_r+0x8e>
 8015e0c:	2000      	movs	r0, #0
 8015e0e:	e7f7      	b.n	8015e00 <__swsetup_r+0x98>
 8015e10:	20000020 	.word	0x20000020

08015e14 <_raise_r>:
 8015e14:	291f      	cmp	r1, #31
 8015e16:	b538      	push	{r3, r4, r5, lr}
 8015e18:	4605      	mov	r5, r0
 8015e1a:	460c      	mov	r4, r1
 8015e1c:	d904      	bls.n	8015e28 <_raise_r+0x14>
 8015e1e:	2316      	movs	r3, #22
 8015e20:	6003      	str	r3, [r0, #0]
 8015e22:	f04f 30ff 	mov.w	r0, #4294967295
 8015e26:	bd38      	pop	{r3, r4, r5, pc}
 8015e28:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015e2a:	b112      	cbz	r2, 8015e32 <_raise_r+0x1e>
 8015e2c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015e30:	b94b      	cbnz	r3, 8015e46 <_raise_r+0x32>
 8015e32:	4628      	mov	r0, r5
 8015e34:	f000 f830 	bl	8015e98 <_getpid_r>
 8015e38:	4622      	mov	r2, r4
 8015e3a:	4601      	mov	r1, r0
 8015e3c:	4628      	mov	r0, r5
 8015e3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015e42:	f000 b817 	b.w	8015e74 <_kill_r>
 8015e46:	2b01      	cmp	r3, #1
 8015e48:	d00a      	beq.n	8015e60 <_raise_r+0x4c>
 8015e4a:	1c59      	adds	r1, r3, #1
 8015e4c:	d103      	bne.n	8015e56 <_raise_r+0x42>
 8015e4e:	2316      	movs	r3, #22
 8015e50:	6003      	str	r3, [r0, #0]
 8015e52:	2001      	movs	r0, #1
 8015e54:	e7e7      	b.n	8015e26 <_raise_r+0x12>
 8015e56:	2100      	movs	r1, #0
 8015e58:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8015e5c:	4620      	mov	r0, r4
 8015e5e:	4798      	blx	r3
 8015e60:	2000      	movs	r0, #0
 8015e62:	e7e0      	b.n	8015e26 <_raise_r+0x12>

08015e64 <raise>:
 8015e64:	4b02      	ldr	r3, [pc, #8]	@ (8015e70 <raise+0xc>)
 8015e66:	4601      	mov	r1, r0
 8015e68:	6818      	ldr	r0, [r3, #0]
 8015e6a:	f7ff bfd3 	b.w	8015e14 <_raise_r>
 8015e6e:	bf00      	nop
 8015e70:	20000020 	.word	0x20000020

08015e74 <_kill_r>:
 8015e74:	b538      	push	{r3, r4, r5, lr}
 8015e76:	4d07      	ldr	r5, [pc, #28]	@ (8015e94 <_kill_r+0x20>)
 8015e78:	2300      	movs	r3, #0
 8015e7a:	4604      	mov	r4, r0
 8015e7c:	4608      	mov	r0, r1
 8015e7e:	4611      	mov	r1, r2
 8015e80:	602b      	str	r3, [r5, #0]
 8015e82:	f7f2 ffef 	bl	8008e64 <_kill>
 8015e86:	1c43      	adds	r3, r0, #1
 8015e88:	d102      	bne.n	8015e90 <_kill_r+0x1c>
 8015e8a:	682b      	ldr	r3, [r5, #0]
 8015e8c:	b103      	cbz	r3, 8015e90 <_kill_r+0x1c>
 8015e8e:	6023      	str	r3, [r4, #0]
 8015e90:	bd38      	pop	{r3, r4, r5, pc}
 8015e92:	bf00      	nop
 8015e94:	20006bf0 	.word	0x20006bf0

08015e98 <_getpid_r>:
 8015e98:	f7f2 bfdc 	b.w	8008e54 <_getpid>

08015e9c <__swhatbuf_r>:
 8015e9c:	b570      	push	{r4, r5, r6, lr}
 8015e9e:	460c      	mov	r4, r1
 8015ea0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015ea4:	2900      	cmp	r1, #0
 8015ea6:	b096      	sub	sp, #88	@ 0x58
 8015ea8:	4615      	mov	r5, r2
 8015eaa:	461e      	mov	r6, r3
 8015eac:	da0d      	bge.n	8015eca <__swhatbuf_r+0x2e>
 8015eae:	89a3      	ldrh	r3, [r4, #12]
 8015eb0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015eb4:	f04f 0100 	mov.w	r1, #0
 8015eb8:	bf14      	ite	ne
 8015eba:	2340      	movne	r3, #64	@ 0x40
 8015ebc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8015ec0:	2000      	movs	r0, #0
 8015ec2:	6031      	str	r1, [r6, #0]
 8015ec4:	602b      	str	r3, [r5, #0]
 8015ec6:	b016      	add	sp, #88	@ 0x58
 8015ec8:	bd70      	pop	{r4, r5, r6, pc}
 8015eca:	466a      	mov	r2, sp
 8015ecc:	f000 f848 	bl	8015f60 <_fstat_r>
 8015ed0:	2800      	cmp	r0, #0
 8015ed2:	dbec      	blt.n	8015eae <__swhatbuf_r+0x12>
 8015ed4:	9901      	ldr	r1, [sp, #4]
 8015ed6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8015eda:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8015ede:	4259      	negs	r1, r3
 8015ee0:	4159      	adcs	r1, r3
 8015ee2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015ee6:	e7eb      	b.n	8015ec0 <__swhatbuf_r+0x24>

08015ee8 <__smakebuf_r>:
 8015ee8:	898b      	ldrh	r3, [r1, #12]
 8015eea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015eec:	079d      	lsls	r5, r3, #30
 8015eee:	4606      	mov	r6, r0
 8015ef0:	460c      	mov	r4, r1
 8015ef2:	d507      	bpl.n	8015f04 <__smakebuf_r+0x1c>
 8015ef4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8015ef8:	6023      	str	r3, [r4, #0]
 8015efa:	6123      	str	r3, [r4, #16]
 8015efc:	2301      	movs	r3, #1
 8015efe:	6163      	str	r3, [r4, #20]
 8015f00:	b003      	add	sp, #12
 8015f02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015f04:	ab01      	add	r3, sp, #4
 8015f06:	466a      	mov	r2, sp
 8015f08:	f7ff ffc8 	bl	8015e9c <__swhatbuf_r>
 8015f0c:	9f00      	ldr	r7, [sp, #0]
 8015f0e:	4605      	mov	r5, r0
 8015f10:	4639      	mov	r1, r7
 8015f12:	4630      	mov	r0, r6
 8015f14:	f7ff f87c 	bl	8015010 <_malloc_r>
 8015f18:	b948      	cbnz	r0, 8015f2e <__smakebuf_r+0x46>
 8015f1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015f1e:	059a      	lsls	r2, r3, #22
 8015f20:	d4ee      	bmi.n	8015f00 <__smakebuf_r+0x18>
 8015f22:	f023 0303 	bic.w	r3, r3, #3
 8015f26:	f043 0302 	orr.w	r3, r3, #2
 8015f2a:	81a3      	strh	r3, [r4, #12]
 8015f2c:	e7e2      	b.n	8015ef4 <__smakebuf_r+0xc>
 8015f2e:	89a3      	ldrh	r3, [r4, #12]
 8015f30:	6020      	str	r0, [r4, #0]
 8015f32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015f36:	81a3      	strh	r3, [r4, #12]
 8015f38:	9b01      	ldr	r3, [sp, #4]
 8015f3a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8015f3e:	b15b      	cbz	r3, 8015f58 <__smakebuf_r+0x70>
 8015f40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015f44:	4630      	mov	r0, r6
 8015f46:	f000 f81d 	bl	8015f84 <_isatty_r>
 8015f4a:	b128      	cbz	r0, 8015f58 <__smakebuf_r+0x70>
 8015f4c:	89a3      	ldrh	r3, [r4, #12]
 8015f4e:	f023 0303 	bic.w	r3, r3, #3
 8015f52:	f043 0301 	orr.w	r3, r3, #1
 8015f56:	81a3      	strh	r3, [r4, #12]
 8015f58:	89a3      	ldrh	r3, [r4, #12]
 8015f5a:	431d      	orrs	r5, r3
 8015f5c:	81a5      	strh	r5, [r4, #12]
 8015f5e:	e7cf      	b.n	8015f00 <__smakebuf_r+0x18>

08015f60 <_fstat_r>:
 8015f60:	b538      	push	{r3, r4, r5, lr}
 8015f62:	4d07      	ldr	r5, [pc, #28]	@ (8015f80 <_fstat_r+0x20>)
 8015f64:	2300      	movs	r3, #0
 8015f66:	4604      	mov	r4, r0
 8015f68:	4608      	mov	r0, r1
 8015f6a:	4611      	mov	r1, r2
 8015f6c:	602b      	str	r3, [r5, #0]
 8015f6e:	f7f2 ffd9 	bl	8008f24 <_fstat>
 8015f72:	1c43      	adds	r3, r0, #1
 8015f74:	d102      	bne.n	8015f7c <_fstat_r+0x1c>
 8015f76:	682b      	ldr	r3, [r5, #0]
 8015f78:	b103      	cbz	r3, 8015f7c <_fstat_r+0x1c>
 8015f7a:	6023      	str	r3, [r4, #0]
 8015f7c:	bd38      	pop	{r3, r4, r5, pc}
 8015f7e:	bf00      	nop
 8015f80:	20006bf0 	.word	0x20006bf0

08015f84 <_isatty_r>:
 8015f84:	b538      	push	{r3, r4, r5, lr}
 8015f86:	4d06      	ldr	r5, [pc, #24]	@ (8015fa0 <_isatty_r+0x1c>)
 8015f88:	2300      	movs	r3, #0
 8015f8a:	4604      	mov	r4, r0
 8015f8c:	4608      	mov	r0, r1
 8015f8e:	602b      	str	r3, [r5, #0]
 8015f90:	f7f2 ffd8 	bl	8008f44 <_isatty>
 8015f94:	1c43      	adds	r3, r0, #1
 8015f96:	d102      	bne.n	8015f9e <_isatty_r+0x1a>
 8015f98:	682b      	ldr	r3, [r5, #0]
 8015f9a:	b103      	cbz	r3, 8015f9e <_isatty_r+0x1a>
 8015f9c:	6023      	str	r3, [r4, #0]
 8015f9e:	bd38      	pop	{r3, r4, r5, pc}
 8015fa0:	20006bf0 	.word	0x20006bf0

08015fa4 <fmaxf>:
 8015fa4:	b508      	push	{r3, lr}
 8015fa6:	ed2d 8b02 	vpush	{d8}
 8015faa:	eeb0 8a40 	vmov.f32	s16, s0
 8015fae:	eef0 8a60 	vmov.f32	s17, s1
 8015fb2:	f000 f815 	bl	8015fe0 <__fpclassifyf>
 8015fb6:	b930      	cbnz	r0, 8015fc6 <fmaxf+0x22>
 8015fb8:	eeb0 8a68 	vmov.f32	s16, s17
 8015fbc:	eeb0 0a48 	vmov.f32	s0, s16
 8015fc0:	ecbd 8b02 	vpop	{d8}
 8015fc4:	bd08      	pop	{r3, pc}
 8015fc6:	eeb0 0a68 	vmov.f32	s0, s17
 8015fca:	f000 f809 	bl	8015fe0 <__fpclassifyf>
 8015fce:	2800      	cmp	r0, #0
 8015fd0:	d0f4      	beq.n	8015fbc <fmaxf+0x18>
 8015fd2:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8015fd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015fda:	dded      	ble.n	8015fb8 <fmaxf+0x14>
 8015fdc:	e7ee      	b.n	8015fbc <fmaxf+0x18>
	...

08015fe0 <__fpclassifyf>:
 8015fe0:	ee10 3a10 	vmov	r3, s0
 8015fe4:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8015fe8:	d00d      	beq.n	8016006 <__fpclassifyf+0x26>
 8015fea:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8015fee:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8015ff2:	d30a      	bcc.n	801600a <__fpclassifyf+0x2a>
 8015ff4:	4b07      	ldr	r3, [pc, #28]	@ (8016014 <__fpclassifyf+0x34>)
 8015ff6:	1e42      	subs	r2, r0, #1
 8015ff8:	429a      	cmp	r2, r3
 8015ffa:	d908      	bls.n	801600e <__fpclassifyf+0x2e>
 8015ffc:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8016000:	4258      	negs	r0, r3
 8016002:	4158      	adcs	r0, r3
 8016004:	4770      	bx	lr
 8016006:	2002      	movs	r0, #2
 8016008:	4770      	bx	lr
 801600a:	2004      	movs	r0, #4
 801600c:	4770      	bx	lr
 801600e:	2003      	movs	r0, #3
 8016010:	4770      	bx	lr
 8016012:	bf00      	nop
 8016014:	007ffffe 	.word	0x007ffffe

08016018 <roundf>:
 8016018:	ee10 0a10 	vmov	r0, s0
 801601c:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8016020:	3a7f      	subs	r2, #127	@ 0x7f
 8016022:	2a16      	cmp	r2, #22
 8016024:	dc15      	bgt.n	8016052 <roundf+0x3a>
 8016026:	2a00      	cmp	r2, #0
 8016028:	da08      	bge.n	801603c <roundf+0x24>
 801602a:	3201      	adds	r2, #1
 801602c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8016030:	d101      	bne.n	8016036 <roundf+0x1e>
 8016032:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 8016036:	ee00 3a10 	vmov	s0, r3
 801603a:	4770      	bx	lr
 801603c:	4907      	ldr	r1, [pc, #28]	@ (801605c <roundf+0x44>)
 801603e:	4111      	asrs	r1, r2
 8016040:	4201      	tst	r1, r0
 8016042:	d0fa      	beq.n	801603a <roundf+0x22>
 8016044:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8016048:	4113      	asrs	r3, r2
 801604a:	4403      	add	r3, r0
 801604c:	ea23 0301 	bic.w	r3, r3, r1
 8016050:	e7f1      	b.n	8016036 <roundf+0x1e>
 8016052:	2a80      	cmp	r2, #128	@ 0x80
 8016054:	d1f1      	bne.n	801603a <roundf+0x22>
 8016056:	ee30 0a00 	vadd.f32	s0, s0, s0
 801605a:	4770      	bx	lr
 801605c:	007fffff 	.word	0x007fffff

08016060 <_init>:
 8016060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016062:	bf00      	nop
 8016064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016066:	bc08      	pop	{r3}
 8016068:	469e      	mov	lr, r3
 801606a:	4770      	bx	lr

0801606c <_fini>:
 801606c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801606e:	bf00      	nop
 8016070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016072:	bc08      	pop	{r3}
 8016074:	469e      	mov	lr, r3
 8016076:	4770      	bx	lr
