# Reading pref.tcl
# do lab01-sumador_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/UNAL/8_SEMESTRE/ELECTRONICA_DIGITAL_I/repositoriosGibhub_laboratorio/lab00-aleja112520/hdl/src {C:/Users/Usuario/Documents/UNAL/8_SEMESTRE/ELECTRONICA_DIGITAL_I/repositoriosGibhub_laboratorio/lab00-aleja112520/hdl/src/sum1bcc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:02:39 on Mar 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/UNAL/8_SEMESTRE/ELECTRONICA_DIGITAL_I/repositoriosGibhub_laboratorio/lab00-aleja112520/hdl/src" C:/Users/Usuario/Documents/UNAL/8_SEMESTRE/ELECTRONICA_DIGITAL_I/repositoriosGibhub_laboratorio/lab00-aleja112520/hdl/src/sum1bcc.v 
# -- Compiling module sum1bcc
# 
# Top level modules:
# 	sum1bcc
# End time: 14:02:41 on Mar 22,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/UNAL/8_SEMESTRE/ELECTRONICA_DIGITAL_I/repositoriosGibhub_laboratorio/lab00-aleja112520/hdl/quartus/../src {C:/Users/Usuario/Documents/UNAL/8_SEMESTRE/ELECTRONICA_DIGITAL_I/repositoriosGibhub_laboratorio/lab00-aleja112520/hdl/quartus/../src/sum1bcc_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:02:41 on Mar 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/UNAL/8_SEMESTRE/ELECTRONICA_DIGITAL_I/repositoriosGibhub_laboratorio/lab00-aleja112520/hdl/quartus/../src" C:/Users/Usuario/Documents/UNAL/8_SEMESTRE/ELECTRONICA_DIGITAL_I/repositoriosGibhub_laboratorio/lab00-aleja112520/hdl/quartus/../src/sum1bcc_TB.v 
# -- Compiling module sum1bcc_TB
# 
# Top level modules:
# 	sum1bcc_TB
# End time: 14:02:41 on Mar 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  sum1bcc_TB.v
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" sum1bcc_TB.v 
# Start time: 14:02:41 on Mar 22,2021
# ** Error (suppressible): (vsim-19) Failed to access library 'sum1bcc_TB' at "sum1bcc_TB".
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./lab01-sumador_run_msim_rtl_verilog.do PAUSED at line 12
vsim work.sum1bcc
# vsim work.sum1bcc 
# Start time: 14:02:41 on Mar 22,2021
# Loading work.sum1bcc
add wave -position insertpoint  \
sim:/sum1bcc/A \
sim:/sum1bcc/B \
sim:/sum1bcc/Ci \
sim:/sum1bcc/Cout \
sim:/sum1bcc/S
force -freeze sim:/sum1bcc/A HiZ 1
force -freeze sim:/sum1bcc/A HiZ 1
force -freeze sim:/sum1bcc/A 1 0
run
force -freeze sim:/sum1bcc/Ci HiZ 0
add wave -position insertpoint  \
sim:/sum1bcc/A \
sim:/sum1bcc/B \
sim:/sum1bcc/Ci \
sim:/sum1bcc/Cout \
sim:/sum1bcc/S \
sim:/sum1bcc/st
force -freeze sim:/sum1bcc/A 1 0
force -freeze sim:/sum1bcc/B 1 0
run
force -freeze sim:/sum1bcc/A 1 0, 0 {50 ps} -r 100
force -freeze sim:/sum1bcc/B 1 0, 0 {100 ps} -r 200
force -freeze sim:/sum1bcc/Ci 1 0, 0 {200 ps} -r 400
run
run
run
run
# End time: 14:34:20 on Mar 22,2021, Elapsed time: 0:31:39
# Errors: 1, Warnings: 0
