// Seed: 112690034
module module_0 ();
  id_1(
      .id_0(id_2), .id_1(id_2[-1'd0] - 1), .id_2(id_2), .id_3(id_3 - id_3), .id_4(1)
  );
  wire id_4;
  supply1 id_5 = 1, id_6;
endmodule
module module_1 (
    input  wor   id_0,
    output logic id_1,
    input  logic id_2
);
  module_0();
  always @(negedge id_0 or posedge 1) begin
    id_1 = #1  (id_2);
  end
endmodule
