
build/main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000cc4  08000000  0c000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 Stack         00000800  10000000  10000000  00030000  2**0
                  ALLOC
  2 .ram_code     00000000  10000800  10000800  00020448  2**0
                  CONTENTS
  3 PSRAM_DATA    00000000  10000800  10000800  00020448  2**0
                  CONTENTS
  4 PSRAM_BSS     00000000  10000800  10000800  00020448  2**0
                  CONTENTS
  5 .data         00000448  20000000  0c000cc4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000010  20000448  0c00110c  00020448  2**2
                  ALLOC
  7 .no_init      00000014  2000ffc0  2000ffc0  0002ffc0  2**2
                  ALLOC
  8 DSRAM2_DATA   00000000  30000000  30000000  00020448  2**0
                  CONTENTS
  9 DSRAM2_BSS    00000000  30000000  30000000  00020448  2**0
                  CONTENTS
 10 .debug_aranges 00000140  00000000  00000000  00020448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_info   00001e3a  00000000  00000000  00020588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00000787  00000000  00000000  000223c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   00001c0f  00000000  00000000  00022b49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_frame  000003fc  00000000  00000000  00024758  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00076211  00000000  00000000  00024b54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loc    000006ec  00000000  00000000  0009ad65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000000f0  00000000  00000000  0009b451  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .build_attributes 000001a4  00000000  00000000  0009b541  2**0
                  CONTENTS, READONLY
 19 .debug_macro  00018dc3  00000000  00000000  0009b6e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 08 00 10 01 02 00 08 b1 02 00 08 b1 02 00 08     ................
 8000010:	b1 02 00 08 b1 02 00 08 b1 02 00 08 00 00 00 00     ................
	...
 800002c:	b1 02 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800003c:	b9 03 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800004c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800005c:	b1 02 00 08 b1 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800007c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800008c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800009c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ac:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000dc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ec:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000fc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800010c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800011c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800012c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800013c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800014c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800015c:	b1 02 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800017c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800018c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800019c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001ac:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001dc:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001ec:	b1 02 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <Reset_Handler>:
 8000200:	f8df d08c 	ldr.w	sp, [pc, #140]	; 8000290 <__zero_table_end__>
 8000204:	4823      	ldr	r0, [pc, #140]	; (8000294 <__zero_table_end__+0x4>)
 8000206:	4780      	blx	r0
 8000208:	4c23      	ldr	r4, [pc, #140]	; (8000298 <__zero_table_end__+0x8>)
 800020a:	4d24      	ldr	r5, [pc, #144]	; (800029c <__zero_table_end__+0xc>)
 800020c:	42ac      	cmp	r4, r5
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
 8000210:	6821      	ldr	r1, [r4, #0]
 8000212:	6862      	ldr	r2, [r4, #4]
 8000214:	68a3      	ldr	r3, [r4, #8]
 8000216:	3b04      	subs	r3, #4
 8000218:	bfa2      	ittt	ge
 800021a:	58c8      	ldrge	r0, [r1, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>
 8000220:	340c      	adds	r4, #12
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 8000224:	4b1e      	ldr	r3, [pc, #120]	; (80002a0 <__zero_table_end__+0x10>)
 8000226:	4c1f      	ldr	r4, [pc, #124]	; (80002a4 <__zero_table_end__+0x14>)
 8000228:	42a3      	cmp	r3, r4
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
 800022c:	6819      	ldr	r1, [r3, #0]
 800022e:	685a      	ldr	r2, [r3, #4]
 8000230:	2000      	movs	r0, #0
 8000232:	3a04      	subs	r2, #4
 8000234:	bfa4      	itt	ge
 8000236:	5088      	strge	r0, [r1, r2]
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>
 800023a:	3308      	adds	r3, #8
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
 800023e:	481a      	ldr	r0, [pc, #104]	; (80002a8 <__zero_table_end__+0x18>)
 8000240:	4780      	blx	r0
 8000242:	481a      	ldr	r0, [pc, #104]	; (80002ac <__zero_table_end__+0x1c>)
 8000244:	4780      	blx	r0
	...

08000248 <__copy_table_start__>:
 8000248:	0c000cc4 	.word	0x0c000cc4
 800024c:	20000000 	.word	0x20000000
 8000250:	00000448 	.word	0x00000448
 8000254:	0c00110c 	.word	0x0c00110c
 8000258:	30000000 	.word	0x30000000
 800025c:	00000000 	.word	0x00000000
 8000260:	0c000cc4 	.word	0x0c000cc4
 8000264:	10000800 	.word	0x10000800
 8000268:	00000000 	.word	0x00000000
 800026c:	0c000cc4 	.word	0x0c000cc4
 8000270:	10000800 	.word	0x10000800
 8000274:	00000000 	.word	0x00000000

08000278 <__copy_table_end__>:
 8000278:	20000448 	.word	0x20000448
 800027c:	00000010 	.word	0x00000010
 8000280:	30000000 	.word	0x30000000
 8000284:	00000000 	.word	0x00000000
 8000288:	10000800 	.word	0x10000800
 800028c:	00000000 	.word	0x00000000

08000290 <__zero_table_end__>:
 8000290:	10000800 	.word	0x10000800
 8000294:	08000849 	.word	0x08000849
 8000298:	08000248 	.word	0x08000248
 800029c:	08000278 	.word	0x08000278
 80002a0:	08000278 	.word	0x08000278
 80002a4:	08000290 	.word	0x08000290
 80002a8:	08000c55 	.word	0x08000c55
 80002ac:	08000491 	.word	0x08000491

080002b0 <BusFault_Handler>:
 80002b0:	e7fe      	b.n	80002b0 <BusFault_Handler>
	...

080002b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002b4:	b480      	push	{r7}
 80002b6:	b083      	sub	sp, #12
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	4603      	mov	r3, r0
 80002bc:	6039      	str	r1, [r7, #0]
 80002be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	db0a      	blt.n	80002de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002c8:	683b      	ldr	r3, [r7, #0]
 80002ca:	b2da      	uxtb	r2, r3
 80002cc:	490c      	ldr	r1, [pc, #48]	; (8000300 <__NVIC_SetPriority+0x4c>)
 80002ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002d2:	0092      	lsls	r2, r2, #2
 80002d4:	b2d2      	uxtb	r2, r2
 80002d6:	440b      	add	r3, r1
 80002d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002dc:	e00a      	b.n	80002f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002de:	683b      	ldr	r3, [r7, #0]
 80002e0:	b2da      	uxtb	r2, r3
 80002e2:	4908      	ldr	r1, [pc, #32]	; (8000304 <__NVIC_SetPriority+0x50>)
 80002e4:	79fb      	ldrb	r3, [r7, #7]
 80002e6:	f003 030f 	and.w	r3, r3, #15
 80002ea:	3b04      	subs	r3, #4
 80002ec:	0092      	lsls	r2, r2, #2
 80002ee:	b2d2      	uxtb	r2, r2
 80002f0:	440b      	add	r3, r1
 80002f2:	761a      	strb	r2, [r3, #24]
}
 80002f4:	bf00      	nop
 80002f6:	370c      	adds	r7, #12
 80002f8:	46bd      	mov	sp, r7
 80002fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fe:	4770      	bx	lr
 8000300:	e000e100 	.word	0xe000e100
 8000304:	e000ed00 	.word	0xe000ed00

08000308 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	b082      	sub	sp, #8
 800030c:	af00      	add	r7, sp, #0
 800030e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	3b01      	subs	r3, #1
 8000314:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000318:	d301      	bcc.n	800031e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800031a:	2301      	movs	r3, #1
 800031c:	e00f      	b.n	800033e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800031e:	4a0a      	ldr	r2, [pc, #40]	; (8000348 <SysTick_Config+0x40>)
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	3b01      	subs	r3, #1
 8000324:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000326:	213f      	movs	r1, #63	; 0x3f
 8000328:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800032c:	f7ff ffc2 	bl	80002b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000330:	4b05      	ldr	r3, [pc, #20]	; (8000348 <SysTick_Config+0x40>)
 8000332:	2200      	movs	r2, #0
 8000334:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000336:	4b04      	ldr	r3, [pc, #16]	; (8000348 <SysTick_Config+0x40>)
 8000338:	2207      	movs	r2, #7
 800033a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800033c:	2300      	movs	r3, #0
}
 800033e:	4618      	mov	r0, r3
 8000340:	3708      	adds	r7, #8
 8000342:	46bd      	mov	sp, r7
 8000344:	bd80      	pop	{r7, pc}
 8000346:	bf00      	nop
 8000348:	e000e010 	.word	0xe000e010

0800034c <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 800034c:	b480      	push	{r7}
 800034e:	b083      	sub	sp, #12
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]
 8000354:	460b      	mov	r3, r1
 8000356:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
 8000358:	78fb      	ldrb	r3, [r7, #3]
 800035a:	2201      	movs	r2, #1
 800035c:	409a      	lsls	r2, r3
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	605a      	str	r2, [r3, #4]
}
 8000362:	bf00      	nop
 8000364:	370c      	adds	r7, #12
 8000366:	46bd      	mov	sp, r7
 8000368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036c:	4770      	bx	lr

0800036e <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 800036e:	b480      	push	{r7}
 8000370:	b083      	sub	sp, #12
 8000372:	af00      	add	r7, sp, #0
 8000374:	6078      	str	r0, [r7, #4]
 8000376:	460b      	mov	r3, r1
 8000378:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
 800037a:	78fb      	ldrb	r3, [r7, #3]
 800037c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000380:	409a      	lsls	r2, r3
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	605a      	str	r2, [r3, #4]
}
 8000386:	bf00      	nop
 8000388:	370c      	adds	r7, #12
 800038a:	46bd      	mov	sp, r7
 800038c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000390:	4770      	bx	lr
	...

08000394 <initSysTick>:
// }


uint32_t SysTickCounter = 0; //32bit for maximum

void initSysTick() {
 8000394:	b580      	push	{r7, lr}
 8000396:	af00      	add	r7, sp, #0
	SysTick_Config(SystemCoreClock/1000);			
 8000398:	4b05      	ldr	r3, [pc, #20]	; (80003b0 <initSysTick+0x1c>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	4a05      	ldr	r2, [pc, #20]	; (80003b4 <initSysTick+0x20>)
 800039e:	fba2 2303 	umull	r2, r3, r2, r3
 80003a2:	099b      	lsrs	r3, r3, #6
 80003a4:	4618      	mov	r0, r3
 80003a6:	f7ff ffaf 	bl	8000308 <SysTick_Config>
}	
 80003aa:	bf00      	nop
 80003ac:	bd80      	pop	{r7, pc}
 80003ae:	bf00      	nop
 80003b0:	2000ffc0 	.word	0x2000ffc0
 80003b4:	10624dd3 	.word	0x10624dd3

080003b8 <SysTick_Handler>:

extern void SysTick_Handler(){
 80003b8:	b480      	push	{r7}
 80003ba:	af00      	add	r7, sp, #0
	SysTickCounter++;
 80003bc:	4b04      	ldr	r3, [pc, #16]	; (80003d0 <SysTick_Handler+0x18>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	3301      	adds	r3, #1
 80003c2:	4a03      	ldr	r2, [pc, #12]	; (80003d0 <SysTick_Handler+0x18>)
 80003c4:	6013      	str	r3, [r2, #0]
}
 80003c6:	bf00      	nop
 80003c8:	46bd      	mov	sp, r7
 80003ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ce:	4770      	bx	lr
 80003d0:	2000044c 	.word	0x2000044c

080003d4 <delay>:

void delay(uint32_t delaySet){
 80003d4:	b480      	push	{r7}
 80003d6:	b085      	sub	sp, #20
 80003d8:	af00      	add	r7, sp, #0
 80003da:	6078      	str	r0, [r7, #4]
	uint32_t nowSysTickCounter;
	nowSysTickCounter = SysTickCounter;
 80003dc:	4b08      	ldr	r3, [pc, #32]	; (8000400 <delay+0x2c>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	60fb      	str	r3, [r7, #12]
	while(SysTickCounter - nowSysTickCounter < delaySet);
 80003e2:	bf00      	nop
 80003e4:	4b06      	ldr	r3, [pc, #24]	; (8000400 <delay+0x2c>)
 80003e6:	681a      	ldr	r2, [r3, #0]
 80003e8:	68fb      	ldr	r3, [r7, #12]
 80003ea:	1ad3      	subs	r3, r2, r3
 80003ec:	687a      	ldr	r2, [r7, #4]
 80003ee:	429a      	cmp	r2, r3
 80003f0:	d8f8      	bhi.n	80003e4 <delay+0x10>
}
 80003f2:	bf00      	nop
 80003f4:	bf00      	nop
 80003f6:	3714      	adds	r7, #20
 80003f8:	46bd      	mov	sp, r7
 80003fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003fe:	4770      	bx	lr
 8000400:	2000044c 	.word	0x2000044c

08000404 <dot>:
//dot time delay definition
void dot() {
 8000404:	b580      	push	{r7, lr}
 8000406:	af00      	add	r7, sp, #0
    XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT1, 1);
 8000408:	2101      	movs	r1, #1
 800040a:	4804      	ldr	r0, [pc, #16]	; (800041c <dot+0x18>)
 800040c:	f7ff ff9e 	bl	800034c <XMC_GPIO_SetOutputHigh>
    delay(100);
 8000410:	2064      	movs	r0, #100	; 0x64
 8000412:	f7ff ffdf 	bl	80003d4 <delay>
    //XMC_GPIO_SetOutputLow(XMC_GPIO_PORT1, 1);
    //delay(100);
}
 8000416:	bf00      	nop
 8000418:	bd80      	pop	{r7, pc}
 800041a:	bf00      	nop
 800041c:	48028100 	.word	0x48028100

08000420 <pause>:

void pause() {
 8000420:	b580      	push	{r7, lr}
 8000422:	af00      	add	r7, sp, #0
	XMC_GPIO_SetOutputLow(XMC_GPIO_PORT1, 1);
 8000424:	2101      	movs	r1, #1
 8000426:	4804      	ldr	r0, [pc, #16]	; (8000438 <pause+0x18>)
 8000428:	f7ff ffa1 	bl	800036e <XMC_GPIO_SetOutputLow>
	delay(100);
 800042c:	2064      	movs	r0, #100	; 0x64
 800042e:	f7ff ffd1 	bl	80003d4 <delay>
}
 8000432:	bf00      	nop
 8000434:	bd80      	pop	{r7, pc}
 8000436:	bf00      	nop
 8000438:	48028100 	.word	0x48028100

0800043c <dash>:

//dash time dely definition
void dash() {
 800043c:	b580      	push	{r7, lr}
 800043e:	af00      	add	r7, sp, #0
    XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT1, 1);
 8000440:	2101      	movs	r1, #1
 8000442:	4804      	ldr	r0, [pc, #16]	; (8000454 <dash+0x18>)
 8000444:	f7ff ff82 	bl	800034c <XMC_GPIO_SetOutputHigh>
    delay(300);
 8000448:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800044c:	f7ff ffc2 	bl	80003d4 <delay>
    //XMC_GPIO_SetOutputLow(XMC_GPIO_PORT1, 1);
    //delay(300);
}
 8000450:	bf00      	nop
 8000452:	bd80      	pop	{r7, pc}
 8000454:	48028100 	.word	0x48028100

08000458 <alphaspace>:

void alphaspace(){
 8000458:	b580      	push	{r7, lr}
 800045a:	af00      	add	r7, sp, #0
	 XMC_GPIO_SetOutputLow(XMC_GPIO_PORT1, 1);
 800045c:	2101      	movs	r1, #1
 800045e:	4804      	ldr	r0, [pc, #16]	; (8000470 <alphaspace+0x18>)
 8000460:	f7ff ff85 	bl	800036e <XMC_GPIO_SetOutputLow>
	delay(300);
 8000464:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000468:	f7ff ffb4 	bl	80003d4 <delay>
}
 800046c:	bf00      	nop
 800046e:	bd80      	pop	{r7, pc}
 8000470:	48028100 	.word	0x48028100

08000474 <wordspace>:

void wordspace(){
 8000474:	b580      	push	{r7, lr}
 8000476:	af00      	add	r7, sp, #0
	 XMC_GPIO_SetOutputLow(XMC_GPIO_PORT1, 1);
 8000478:	2101      	movs	r1, #1
 800047a:	4804      	ldr	r0, [pc, #16]	; (800048c <wordspace+0x18>)
 800047c:	f7ff ff77 	bl	800036e <XMC_GPIO_SetOutputLow>
	delay(700);
 8000480:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8000484:	f7ff ffa6 	bl	80003d4 <delay>
}
 8000488:	bf00      	nop
 800048a:	bd80      	pop	{r7, pc}
 800048c:	48028100 	.word	0x48028100

08000490 <main>:

      
int main(void) {
 8000490:	b580      	push	{r7, lr}
 8000492:	b084      	sub	sp, #16
 8000494:	af00      	add	r7, sp, #0
    
    
    SysTick_Config(SystemCoreClock/1000);
 8000496:	4b38      	ldr	r3, [pc, #224]	; (8000578 <main+0xe8>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	4a38      	ldr	r2, [pc, #224]	; (800057c <main+0xec>)
 800049c:	fba2 2303 	umull	r2, r3, r2, r3
 80004a0:	099b      	lsrs	r3, r3, #6
 80004a2:	4618      	mov	r0, r3
 80004a4:	f7ff ff30 	bl	8000308 <SysTick_Config>
    

    
   
  
    const XMC_GPIO_CONFIG_t LED_config = \
 80004a8:	4a35      	ldr	r2, [pc, #212]	; (8000580 <main+0xf0>)
 80004aa:	1d3b      	adds	r3, r7, #4
 80004ac:	ca07      	ldmia	r2, {r0, r1, r2}
 80004ae:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        {.mode=XMC_GPIO_MODE_OUTPUT_PUSH_PULL,\
         .output_level=XMC_GPIO_OUTPUT_LEVEL_LOW,\
         .output_strength=XMC_GPIO_OUTPUT_STRENGTH_STRONG_SHARP_EDGE};

  
         XMC_GPIO_Init(XMC_GPIO_PORT1, 1, &LED_config);
 80004b2:	1d3b      	adds	r3, r7, #4
 80004b4:	461a      	mov	r2, r3
 80004b6:	2101      	movs	r1, #1
 80004b8:	4832      	ldr	r0, [pc, #200]	; (8000584 <main+0xf4>)
 80004ba:	f000 f8c9 	bl	8000650 <XMC_GPIO_Init>
         
       while(1){
           
           
            dot();
 80004be:	f7ff ffa1 	bl	8000404 <dot>
            pause();          
 80004c2:	f7ff ffad 	bl	8000420 <pause>
            dot();
 80004c6:	f7ff ff9d 	bl	8000404 <dot>
            wordspace();
 80004ca:	f7ff ffd3 	bl	8000474 <wordspace>

            dash();
 80004ce:	f7ff ffb5 	bl	800043c <dash>
           pause();
 80004d2:	f7ff ffa5 	bl	8000420 <pause>
            dot();
 80004d6:	f7ff ff95 	bl	8000404 <dot>
            pause();          
 80004da:	f7ff ffa1 	bl	8000420 <pause>
            
            dash();
 80004de:	f7ff ffad 	bl	800043c <dash>
            pause();
 80004e2:	f7ff ff9d 	bl	8000420 <pause>
            dot();
 80004e6:	f7ff ff8d 	bl	8000404 <dot>
            alphaspace();
 80004ea:	f7ff ffb5 	bl	8000458 <alphaspace>
            dot();
 80004ee:	f7ff ff89 	bl	8000404 <dot>
	pause();
 80004f2:	f7ff ff95 	bl	8000420 <pause>
            dash();
 80004f6:	f7ff ffa1 	bl	800043c <dash>
            alphaspace();
 80004fa:	f7ff ffad 	bl	8000458 <alphaspace>
            dash();
 80004fe:	f7ff ff9d 	bl	800043c <dash>
	pause();
 8000502:	f7ff ff8d 	bl	8000420 <pause>
            dot();
 8000506:	f7ff ff7d 	bl	8000404 <dot>
            wordspace();
 800050a:	f7ff ffb3 	bl	8000474 <wordspace>

            dash();
 800050e:	f7ff ff95 	bl	800043c <dash>
	pause();
 8000512:	f7ff ff85 	bl	8000420 <pause>
            dash();
 8000516:	f7ff ff91 	bl	800043c <dash>
            alphaspace();
 800051a:	f7ff ff9d 	bl	8000458 <alphaspace>
            dash();
 800051e:	f7ff ff8d 	bl	800043c <dash>
	   pause();
 8000522:	f7ff ff7d 	bl	8000420 <pause>
            dash();
 8000526:	f7ff ff89 	bl	800043c <dash>
	pause();
 800052a:	f7ff ff79 	bl	8000420 <pause>
            dash();
 800052e:	f7ff ff85 	bl	800043c <dash>
            alphaspace();
 8000532:	f7ff ff91 	bl	8000458 <alphaspace>
            dot();
 8000536:	f7ff ff65 	bl	8000404 <dot>
            pause();
 800053a:	f7ff ff71 	bl	8000420 <pause>
            dash();
 800053e:	f7ff ff7d 	bl	800043c <dash>
            pause();
 8000542:	f7ff ff6d 	bl	8000420 <pause>
            dot();
 8000546:	f7ff ff5d 	bl	8000404 <dot>
            alphaspace();
 800054a:	f7ff ff85 	bl	8000458 <alphaspace>
            dot();
 800054e:	f7ff ff59 	bl	8000404 <dot>
	pause();
 8000552:	f7ff ff65 	bl	8000420 <pause>
            dot();
 8000556:	f7ff ff55 	bl	8000404 <dot>
 	pause();
 800055a:	f7ff ff61 	bl	8000420 <pause>
            dot();
 800055e:	f7ff ff51 	bl	8000404 <dot>
            alphaspace();
 8000562:	f7ff ff79 	bl	8000458 <alphaspace>
            dot();
 8000566:	f7ff ff4d 	bl	8000404 <dot>
            pause();
 800056a:	f7ff ff59 	bl	8000420 <pause>

            delay(5000);
 800056e:	f241 3088 	movw	r0, #5000	; 0x1388
 8000572:	f7ff ff2f 	bl	80003d4 <delay>
            dot();
 8000576:	e7a2      	b.n	80004be <main+0x2e>
 8000578:	2000ffc0 	.word	0x2000ffc0
 800057c:	10624dd3 	.word	0x10624dd3
 8000580:	08000cb4 	.word	0x08000cb4
 8000584:	48028100 	.word	0x48028100

08000588 <XMC_GPIO_SetMode>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_SetMode(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_MODE_t mode)
{
 8000588:	b480      	push	{r7}
 800058a:	b083      	sub	sp, #12
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
 8000590:	460b      	mov	r3, r1
 8000592:	70fb      	strb	r3, [r7, #3]
 8000594:	4613      	mov	r3, r2
 8000596:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid mode", XMC_GPIO_IsModeValid(mode));

  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
 8000598:	78fb      	ldrb	r3, [r7, #3]
 800059a:	089b      	lsrs	r3, r3, #2
 800059c:	b2db      	uxtb	r3, r3
 800059e:	461a      	mov	r2, r3
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	3204      	adds	r2, #4
 80005a4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80005a8:	78fb      	ldrb	r3, [r7, #3]
 80005aa:	f003 0303 	and.w	r3, r3, #3
 80005ae:	00db      	lsls	r3, r3, #3
 80005b0:	21f8      	movs	r1, #248	; 0xf8
 80005b2:	fa01 f303 	lsl.w	r3, r1, r3
 80005b6:	43db      	mvns	r3, r3
 80005b8:	78f9      	ldrb	r1, [r7, #3]
 80005ba:	0889      	lsrs	r1, r1, #2
 80005bc:	b2c9      	uxtb	r1, r1
 80005be:	4608      	mov	r0, r1
 80005c0:	ea02 0103 	and.w	r1, r2, r3
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	1d02      	adds	r2, r0, #4
 80005c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 80005cc:	78fb      	ldrb	r3, [r7, #3]
 80005ce:	089b      	lsrs	r3, r3, #2
 80005d0:	b2db      	uxtb	r3, r3
 80005d2:	461a      	mov	r2, r3
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	3204      	adds	r2, #4
 80005d8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80005dc:	78b9      	ldrb	r1, [r7, #2]
 80005de:	78fb      	ldrb	r3, [r7, #3]
 80005e0:	f003 0303 	and.w	r3, r3, #3
 80005e4:	00db      	lsls	r3, r3, #3
 80005e6:	fa01 f303 	lsl.w	r3, r1, r3
 80005ea:	78f9      	ldrb	r1, [r7, #3]
 80005ec:	0889      	lsrs	r1, r1, #2
 80005ee:	b2c9      	uxtb	r1, r1
 80005f0:	4608      	mov	r0, r1
 80005f2:	ea42 0103 	orr.w	r1, r2, r3
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	1d02      	adds	r2, r0, #4
 80005fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80005fe:	bf00      	nop
 8000600:	370c      	adds	r7, #12
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr

0800060a <XMC_GPIO_SetHardwareControl>:

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
 800060a:	b480      	push	{r7}
 800060c:	b083      	sub	sp, #12
 800060e:	af00      	add	r7, sp, #0
 8000610:	6078      	str	r0, [r7, #4]
 8000612:	460b      	mov	r3, r1
 8000614:	70fb      	strb	r3, [r7, #3]
 8000616:	4613      	mov	r3, r2
 8000618:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800061e:	78fb      	ldrb	r3, [r7, #3]
 8000620:	005b      	lsls	r3, r3, #1
 8000622:	2103      	movs	r1, #3
 8000624:	fa01 f303 	lsl.w	r3, r1, r3
 8000628:	43db      	mvns	r3, r3
 800062a:	401a      	ands	r2, r3
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	675a      	str	r2, [r3, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8000634:	78b9      	ldrb	r1, [r7, #2]
 8000636:	78fb      	ldrb	r3, [r7, #3]
 8000638:	005b      	lsls	r3, r3, #1
 800063a:	fa01 f303 	lsl.w	r3, r1, r3
 800063e:	431a      	orrs	r2, r3
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	675a      	str	r2, [r3, #116]	; 0x74
}
 8000644:	bf00      	nop
 8000646:	370c      	adds	r7, #12
 8000648:	46bd      	mov	sp, r7
 800064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064e:	4770      	bx	lr

08000650 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
 8000650:	b480      	push	{r7}
 8000652:	b085      	sub	sp, #20
 8000654:	af00      	add	r7, sp, #0
 8000656:	60f8      	str	r0, [r7, #12]
 8000658:	460b      	mov	r3, r1
 800065a:	607a      	str	r2, [r7, #4]
 800065c:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));
 
  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 800065e:	7afb      	ldrb	r3, [r7, #11]
 8000660:	089b      	lsrs	r3, r3, #2
 8000662:	b2db      	uxtb	r3, r3
 8000664:	461a      	mov	r2, r3
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	3204      	adds	r2, #4
 800066a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800066e:	7afb      	ldrb	r3, [r7, #11]
 8000670:	f003 0303 	and.w	r3, r3, #3
 8000674:	00db      	lsls	r3, r3, #3
 8000676:	21f8      	movs	r1, #248	; 0xf8
 8000678:	fa01 f303 	lsl.w	r3, r1, r3
 800067c:	43db      	mvns	r3, r3
 800067e:	7af9      	ldrb	r1, [r7, #11]
 8000680:	0889      	lsrs	r1, r1, #2
 8000682:	b2c9      	uxtb	r1, r1
 8000684:	4608      	mov	r0, r1
 8000686:	ea02 0103 	and.w	r1, r2, r3
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	1d02      	adds	r2, r0, #4
 800068e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 8000692:	68fb      	ldr	r3, [r7, #12]
 8000694:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8000696:	7afb      	ldrb	r3, [r7, #11]
 8000698:	005b      	lsls	r3, r3, #1
 800069a:	2103      	movs	r1, #3
 800069c:	fa01 f303 	lsl.w	r3, r1, r3
 80006a0:	43db      	mvns	r3, r3
 80006a2:	401a      	ands	r2, r3
 80006a4:	68fb      	ldr	r3, [r7, #12]
 80006a6:	675a      	str	r2, [r3, #116]	; 0x74


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	4a38      	ldr	r2, [pc, #224]	; (800078c <XMC_GPIO_Init+0x13c>)
 80006ac:	4293      	cmp	r3, r2
 80006ae:	d003      	beq.n	80006b8 <XMC_GPIO_Init+0x68>
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	4a37      	ldr	r2, [pc, #220]	; (8000790 <XMC_GPIO_Init+0x140>)
 80006b4:	4293      	cmp	r3, r2
 80006b6:	d10a      	bne.n	80006ce <XMC_GPIO_Init+0x7e>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80006bc:	7afb      	ldrb	r3, [r7, #11]
 80006be:	2101      	movs	r1, #1
 80006c0:	fa01 f303 	lsl.w	r3, r1, r3
 80006c4:	43db      	mvns	r3, r3
 80006c6:	401a      	ands	r2, r3
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	661a      	str	r2, [r3, #96]	; 0x60
 80006cc:	e03c      	b.n	8000748 <XMC_GPIO_Init+0xf8>
  }
  else
  {
    /* Set output level */
    port->OMR = (uint32_t)config->output_level << pin;
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	685a      	ldr	r2, [r3, #4]
 80006d2:	7afb      	ldrb	r3, [r7, #11]
 80006d4:	409a      	lsls	r2, r3
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	605a      	str	r2, [r3, #4]

    /* Set output driver strength */
    port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 80006da:	7afb      	ldrb	r3, [r7, #11]
 80006dc:	08db      	lsrs	r3, r3, #3
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	461a      	mov	r2, r3
 80006e2:	68fb      	ldr	r3, [r7, #12]
 80006e4:	3210      	adds	r2, #16
 80006e6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80006ea:	7afb      	ldrb	r3, [r7, #11]
 80006ec:	f003 0307 	and.w	r3, r3, #7
 80006f0:	009b      	lsls	r3, r3, #2
 80006f2:	2107      	movs	r1, #7
 80006f4:	fa01 f303 	lsl.w	r3, r1, r3
 80006f8:	43db      	mvns	r3, r3
 80006fa:	7af9      	ldrb	r1, [r7, #11]
 80006fc:	08c9      	lsrs	r1, r1, #3
 80006fe:	b2c9      	uxtb	r1, r1
 8000700:	4608      	mov	r0, r1
 8000702:	ea02 0103 	and.w	r1, r2, r3
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	f100 0210 	add.w	r2, r0, #16
 800070c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 8000710:	7afb      	ldrb	r3, [r7, #11]
 8000712:	08db      	lsrs	r3, r3, #3
 8000714:	b2db      	uxtb	r3, r3
 8000716:	461a      	mov	r2, r3
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	3210      	adds	r2, #16
 800071c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	7a1b      	ldrb	r3, [r3, #8]
 8000724:	4619      	mov	r1, r3
 8000726:	7afb      	ldrb	r3, [r7, #11]
 8000728:	f003 0307 	and.w	r3, r3, #7
 800072c:	009b      	lsls	r3, r3, #2
 800072e:	fa01 f303 	lsl.w	r3, r1, r3
 8000732:	7af9      	ldrb	r1, [r7, #11]
 8000734:	08c9      	lsrs	r1, r1, #3
 8000736:	b2c9      	uxtb	r1, r1
 8000738:	4608      	mov	r0, r1
 800073a:	ea42 0103 	orr.w	r1, r2, r3
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	f100 0210 	add.w	r2, r0, #16
 8000744:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 8000748:	7afb      	ldrb	r3, [r7, #11]
 800074a:	089b      	lsrs	r3, r3, #2
 800074c:	b2db      	uxtb	r3, r3
 800074e:	461a      	mov	r2, r3
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	3204      	adds	r2, #4
 8000754:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	4619      	mov	r1, r3
 800075e:	7afb      	ldrb	r3, [r7, #11]
 8000760:	f003 0303 	and.w	r3, r3, #3
 8000764:	00db      	lsls	r3, r3, #3
 8000766:	fa01 f303 	lsl.w	r3, r1, r3
 800076a:	7af9      	ldrb	r1, [r7, #11]
 800076c:	0889      	lsrs	r1, r1, #2
 800076e:	b2c9      	uxtb	r1, r1
 8000770:	4608      	mov	r0, r1
 8000772:	ea42 0103 	orr.w	r1, r2, r3
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	1d02      	adds	r2, r0, #4
 800077a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800077e:	bf00      	nop
 8000780:	3714      	adds	r7, #20
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	48028e00 	.word	0x48028e00
 8000790:	48028f00 	.word	0x48028f00

08000794 <XMC_GPIO_SetOutputStrength>:

void XMC_GPIO_SetOutputStrength(XMC_GPIO_PORT_t *const port, const uint8_t pin, XMC_GPIO_OUTPUT_STRENGTH_t strength)
{
 8000794:	b480      	push	{r7}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
 800079c:	460b      	mov	r3, r1
 800079e:	70fb      	strb	r3, [r7, #3]
 80007a0:	4613      	mov	r3, r2
 80007a2:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid output strength", XMC_GPIO_CHECK_OUTPUT_STRENGTH(strength));

  port->PDR[pin >> 3U] &= (uint32_t)~((uint32_t)PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 80007a4:	78fb      	ldrb	r3, [r7, #3]
 80007a6:	08db      	lsrs	r3, r3, #3
 80007a8:	b2db      	uxtb	r3, r3
 80007aa:	461a      	mov	r2, r3
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	3210      	adds	r2, #16
 80007b0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80007b4:	78fb      	ldrb	r3, [r7, #3]
 80007b6:	f003 0307 	and.w	r3, r3, #7
 80007ba:	009b      	lsls	r3, r3, #2
 80007bc:	2107      	movs	r1, #7
 80007be:	fa01 f303 	lsl.w	r3, r1, r3
 80007c2:	43db      	mvns	r3, r3
 80007c4:	78f9      	ldrb	r1, [r7, #3]
 80007c6:	08c9      	lsrs	r1, r1, #3
 80007c8:	b2c9      	uxtb	r1, r1
 80007ca:	4608      	mov	r0, r1
 80007cc:	ea02 0103 	and.w	r1, r2, r3
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	f100 0210 	add.w	r2, r0, #16
 80007d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  port->PDR[pin >> 3U] |= (uint32_t)strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 80007da:	78fb      	ldrb	r3, [r7, #3]
 80007dc:	08db      	lsrs	r3, r3, #3
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	461a      	mov	r2, r3
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	3210      	adds	r2, #16
 80007e6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80007ea:	78b9      	ldrb	r1, [r7, #2]
 80007ec:	78fb      	ldrb	r3, [r7, #3]
 80007ee:	f003 0307 	and.w	r3, r3, #7
 80007f2:	009b      	lsls	r3, r3, #2
 80007f4:	fa01 f303 	lsl.w	r3, r1, r3
 80007f8:	78f9      	ldrb	r1, [r7, #3]
 80007fa:	08c9      	lsrs	r1, r1, #3
 80007fc:	b2c9      	uxtb	r1, r1
 80007fe:	4608      	mov	r0, r1
 8000800:	ea42 0103 	orr.w	r1, r2, r3
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	f100 0210 	add.w	r2, r0, #16
 800080a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800080e:	bf00      	nop
 8000810:	370c      	adds	r7, #12
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr

0800081a <delay>:

/*******************************************************************************
 * LOCAL FUNCTIONS
 *******************************************************************************/
static void delay(uint32_t cycles)
{
 800081a:	b480      	push	{r7}
 800081c:	b085      	sub	sp, #20
 800081e:	af00      	add	r7, sp, #0
 8000820:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;

  for(i = 0UL; i < cycles ;++i)
 8000822:	2300      	movs	r3, #0
 8000824:	60fb      	str	r3, [r7, #12]
 8000826:	e003      	b.n	8000830 <delay+0x16>
  {
    __NOP();
 8000828:	bf00      	nop
  for(i = 0UL; i < cycles ;++i)
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	3301      	adds	r3, #1
 800082e:	60fb      	str	r3, [r7, #12]
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	687a      	ldr	r2, [r7, #4]
 8000834:	429a      	cmp	r2, r3
 8000836:	d8f7      	bhi.n	8000828 <delay+0xe>
  }
}
 8000838:	bf00      	nop
 800083a:	bf00      	nop
 800083c:	3714      	adds	r7, #20
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr
	...

08000848 <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
 8000848:	b598      	push	{r3, r4, r7, lr}
 800084a:	af00      	add	r7, sp, #0
  memcpy(g_chipid, CHIPID_LOC, 16);
 800084c:	4a06      	ldr	r2, [pc, #24]	; (8000868 <SystemInit+0x20>)
 800084e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000852:	4614      	mov	r4, r2
 8000854:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000856:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  SystemCoreSetup();
 800085a:	f000 f807 	bl	800086c <SystemCoreSetup>
  SystemCoreClockSetup(); 
 800085e:	f000 f83f 	bl	80008e0 <SystemCoreClockSetup>
}
 8000862:	bf00      	nop
 8000864:	bd98      	pop	{r3, r4, r7, pc}
 8000866:	bf00      	nop
 8000868:	2000ffc4 	.word	0x2000ffc4

0800086c <SystemCoreSetup>:

__WEAK void SystemCoreSetup(void)
{
 800086c:	b480      	push	{r7}
 800086e:	b083      	sub	sp, #12
 8000870:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000872:	b672      	cpsid	i
}
 8000874:	bf00      	nop
  uint32_t temp;
	
  /* relocate vector table */
  __disable_irq();
  SCB->VTOR = (uint32_t)(&__Vectors);
 8000876:	4b17      	ldr	r3, [pc, #92]	; (80008d4 <SystemCoreSetup+0x68>)
 8000878:	4a17      	ldr	r2, [pc, #92]	; (80008d8 <SystemCoreSetup+0x6c>)
 800087a:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800087c:	f3bf 8f4f 	dsb	sy
}
 8000880:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8000882:	b662      	cpsie	i
}
 8000884:	bf00      	nop
  __DSB();
  __enable_irq();
    
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8000886:	4b13      	ldr	r3, [pc, #76]	; (80008d4 <SystemCoreSetup+0x68>)
 8000888:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800088c:	4a11      	ldr	r2, [pc, #68]	; (80008d4 <SystemCoreSetup+0x68>)
 800088e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000892:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
                 (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

  /* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
  SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8000896:	4b0f      	ldr	r3, [pc, #60]	; (80008d4 <SystemCoreSetup+0x68>)
 8000898:	695b      	ldr	r3, [r3, #20]
 800089a:	4a0e      	ldr	r2, [pc, #56]	; (80008d4 <SystemCoreSetup+0x68>)
 800089c:	f023 0308 	bic.w	r3, r3, #8
 80008a0:	6153      	str	r3, [r2, #20]

  temp = FLASH0->FCON;
 80008a2:	4b0e      	ldr	r3, [pc, #56]	; (80008dc <SystemCoreSetup+0x70>)
 80008a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80008a8:	695b      	ldr	r3, [r3, #20]
 80008aa:	607b      	str	r3, [r7, #4]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	f023 030f 	bic.w	r3, r3, #15
 80008b2:	607b      	str	r3, [r7, #4]
  temp |= PMU_FLASH_WS;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	f043 0303 	orr.w	r3, r3, #3
 80008ba:	607b      	str	r3, [r7, #4]
  FLASH0->FCON = temp;
 80008bc:	4b07      	ldr	r3, [pc, #28]	; (80008dc <SystemCoreSetup+0x70>)
 80008be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80008c2:	461a      	mov	r2, r3
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	6153      	str	r3, [r2, #20]
}
 80008c8:	bf00      	nop
 80008ca:	370c      	adds	r7, #12
 80008cc:	46bd      	mov	sp, r7
 80008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d2:	4770      	bx	lr
 80008d4:	e000ed00 	.word	0xe000ed00
 80008d8:	08000000 	.word	0x08000000
 80008dc:	58001000 	.word	0x58001000

080008e0 <SystemCoreClockSetup>:

__WEAK void SystemCoreClockSetup(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
#else
  /* Automatic calibration uses the fSTDBY */

  /* Enable HIB domain */
  /* Power up HIB domain if and only if it is currently powered down */
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 80008e4:	4b75      	ldr	r3, [pc, #468]	; (8000abc <SystemCoreClockSetup+0x1dc>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	f003 0301 	and.w	r3, r3, #1
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d10c      	bne.n	800090a <SystemCoreClockSetup+0x2a>
  {
    SCU_POWER->PWRSET |= SCU_POWER_PWRSET_HIB_Msk;
 80008f0:	4b72      	ldr	r3, [pc, #456]	; (8000abc <SystemCoreClockSetup+0x1dc>)
 80008f2:	685b      	ldr	r3, [r3, #4]
 80008f4:	4a71      	ldr	r2, [pc, #452]	; (8000abc <SystemCoreClockSetup+0x1dc>)
 80008f6:	f043 0301 	orr.w	r3, r3, #1
 80008fa:	6053      	str	r3, [r2, #4]

    while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 80008fc:	bf00      	nop
 80008fe:	4b6f      	ldr	r3, [pc, #444]	; (8000abc <SystemCoreClockSetup+0x1dc>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	f003 0301 	and.w	r3, r3, #1
 8000906:	2b00      	cmp	r3, #0
 8000908:	d0f9      	beq.n	80008fe <SystemCoreClockSetup+0x1e>
      /* wait until HIB domain is enabled */
    }
  }

  /* Remove the reset only if HIB domain were in a state of reset */
  if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 800090a:	4b6d      	ldr	r3, [pc, #436]	; (8000ac0 <SystemCoreClockSetup+0x1e0>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000912:	2b00      	cmp	r3, #0
 8000914:	d009      	beq.n	800092a <SystemCoreClockSetup+0x4a>
  {
    SCU_RESET->RSTCLR |= SCU_RESET_RSTCLR_HIBRS_Msk;
 8000916:	4b6a      	ldr	r3, [pc, #424]	; (8000ac0 <SystemCoreClockSetup+0x1e0>)
 8000918:	689b      	ldr	r3, [r3, #8]
 800091a:	4a69      	ldr	r2, [pc, #420]	; (8000ac0 <SystemCoreClockSetup+0x1e0>)
 800091c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000920:	6093      	str	r3, [r2, #8]
    delay(DELAY_CNT_150US_50MHZ);
 8000922:	f641 504c 	movw	r0, #7500	; 0x1d4c
 8000926:	f7ff ff78 	bl	800081a <delay>
  SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_RCS_Msk | SCU_HIBERNATE_HDCR_STDBYSEL_Msk;

#endif /* STDBY_CLOCK_SRC == STDBY_CLOCK_SRC_OSCULP */

  /* Enable automatic calibration of internal fast oscillator */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_AOTREN_Msk;
 800092a:	4b66      	ldr	r3, [pc, #408]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 800092c:	685b      	ldr	r3, [r3, #4]
 800092e:	4a65      	ldr	r2, [pc, #404]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 8000930:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000934:	6053      	str	r3, [r2, #4]
#endif /* FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_AUTOMATIC */

  delay(DELAY_CNT_50US_50MHZ);
 8000936:	f640 10c4 	movw	r0, #2500	; 0x9c4
 800093a:	f7ff ff6e 	bl	800081a <delay>

#if ENABLE_PLL

  /* enable PLL */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 800093e:	4b61      	ldr	r3, [pc, #388]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 8000940:	685b      	ldr	r3, [r3, #4]
 8000942:	4a60      	ldr	r2, [pc, #384]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 8000944:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000948:	f023 0302 	bic.w	r3, r3, #2
 800094c:	6053      	str	r3, [r2, #4]

#if PLL_CLOCK_SRC != PLL_CLOCK_SRC_OFI
  /* enable OSC_HP */
  if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 0U)
 800094e:	4b5e      	ldr	r3, [pc, #376]	; (8000ac8 <SystemCoreClockSetup+0x1e8>)
 8000950:	685b      	ldr	r3, [r3, #4]
 8000952:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000956:	2b00      	cmp	r3, #0
 8000958:	d029      	beq.n	80009ae <SystemCoreClockSetup+0xce>
  {
    SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk);
 800095a:	4b5b      	ldr	r3, [pc, #364]	; (8000ac8 <SystemCoreClockSetup+0x1e8>)
 800095c:	685b      	ldr	r3, [r3, #4]
 800095e:	4a5a      	ldr	r2, [pc, #360]	; (8000ac8 <SystemCoreClockSetup+0x1e8>)
 8000960:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8000964:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000968:	6053      	str	r3, [r2, #4]
    SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 800096a:	f000 f927 	bl	8000bbc <OSCHP_GetFrequency>
 800096e:	4603      	mov	r3, r0
 8000970:	4a56      	ldr	r2, [pc, #344]	; (8000acc <SystemCoreClockSetup+0x1ec>)
 8000972:	fba2 2303 	umull	r2, r3, r2, r3
 8000976:	0d1b      	lsrs	r3, r3, #20
 8000978:	3b01      	subs	r3, #1
 800097a:	041a      	lsls	r2, r3, #16
 800097c:	4b52      	ldr	r3, [pc, #328]	; (8000ac8 <SystemCoreClockSetup+0x1e8>)
 800097e:	685b      	ldr	r3, [r3, #4]
 8000980:	4951      	ldr	r1, [pc, #324]	; (8000ac8 <SystemCoreClockSetup+0x1e8>)
 8000982:	4313      	orrs	r3, r2
 8000984:	604b      	str	r3, [r1, #4]

    /* select OSC_HP clock as PLL input */
    SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8000986:	4b4f      	ldr	r3, [pc, #316]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 8000988:	68db      	ldr	r3, [r3, #12]
 800098a:	4a4e      	ldr	r2, [pc, #312]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 800098c:	f023 0301 	bic.w	r3, r3, #1
 8000990:	60d3      	str	r3, [r2, #12]

    /* restart OSC Watchdog */
    SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;
 8000992:	4b4c      	ldr	r3, [pc, #304]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 8000994:	685b      	ldr	r3, [r3, #4]
 8000996:	4a4b      	ldr	r2, [pc, #300]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 8000998:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800099c:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_OSC_USABLE) != SCU_PLL_PLLSTAT_OSC_USABLE)
 800099e:	bf00      	nop
 80009a0:	4b48      	ldr	r3, [pc, #288]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	f403 7360 	and.w	r3, r3, #896	; 0x380
 80009a8:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 80009ac:	d1f8      	bne.n	80009a0 <SystemCoreClockSetup+0xc0>
  /* select backup clock as PLL input */
  SCU_PLL->PLLCON2 |= SCU_PLL_PLLCON2_PINSEL_Msk;
#endif

  /* Go to bypass the Main PLL */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 80009ae:	4b45      	ldr	r3, [pc, #276]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 80009b0:	685b      	ldr	r3, [r3, #4]
 80009b2:	4a44      	ldr	r2, [pc, #272]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 80009b4:	f043 0301 	orr.w	r3, r3, #1
 80009b8:	6053      	str	r3, [r2, #4]

  /* disconnect Oscillator from PLL */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 80009ba:	4b42      	ldr	r3, [pc, #264]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 80009bc:	685b      	ldr	r3, [r3, #4]
 80009be:	4a41      	ldr	r2, [pc, #260]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 80009c0:	f043 0310 	orr.w	r3, r3, #16
 80009c4:	6053      	str	r3, [r2, #4]

  /* Setup divider settings for main PLL */
  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 80009c6:	4b3f      	ldr	r3, [pc, #252]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 80009c8:	4a41      	ldr	r2, [pc, #260]	; (8000ad0 <SystemCoreClockSetup+0x1f0>)
 80009ca:	609a      	str	r2, [r3, #8]
                      (PLL_K2DIV_0 << SCU_PLL_PLLCON1_K2DIV_Pos) |
                      (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80009cc:	4b3d      	ldr	r3, [pc, #244]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 80009ce:	685b      	ldr	r3, [r3, #4]
 80009d0:	4a3c      	ldr	r2, [pc, #240]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 80009d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80009d6:	6053      	str	r3, [r2, #4]

  /* connect Oscillator to PLL */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 80009d8:	4b3a      	ldr	r3, [pc, #232]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 80009da:	685b      	ldr	r3, [r3, #4]
 80009dc:	4a39      	ldr	r2, [pc, #228]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 80009de:	f023 0310 	bic.w	r3, r3, #16
 80009e2:	6053      	str	r3, [r2, #4]

  /* restart PLL Lock detection */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 80009e4:	4b37      	ldr	r3, [pc, #220]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 80009e6:	685b      	ldr	r3, [r3, #4]
 80009e8:	4a36      	ldr	r2, [pc, #216]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 80009ea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80009ee:	6053      	str	r3, [r2, #4]

  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 80009f0:	bf00      	nop
 80009f2:	4b34      	ldr	r3, [pc, #208]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	f003 0304 	and.w	r3, r3, #4
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d0f9      	beq.n	80009f2 <SystemCoreClockSetup+0x112>
  {
    /* wait for PLL Lock */
  }

  /* Disable bypass- put PLL clock back */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 80009fe:	4b31      	ldr	r3, [pc, #196]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 8000a00:	685b      	ldr	r3, [r3, #4]
 8000a02:	4a30      	ldr	r2, [pc, #192]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 8000a04:	f023 0301 	bic.w	r3, r3, #1
 8000a08:	6053      	str	r3, [r2, #4]
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 8000a0a:	bf00      	nop
 8000a0c:	4b2d      	ldr	r3, [pc, #180]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	f003 0301 	and.w	r3, r3, #1
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d1f9      	bne.n	8000a0c <SystemCoreClockSetup+0x12c>
  }
#endif /* ENABLE_PLL */

#if (SYS_CLOCK_SRC == SYS_CLOCK_SRC_PLL)
  /* Switch system clock to PLL */
  SCU_CLK->SYSCLKCR |= SCU_CLK_SYSCLKCR_SYSSEL_Msk;
 8000a18:	4b2e      	ldr	r3, [pc, #184]	; (8000ad4 <SystemCoreClockSetup+0x1f4>)
 8000a1a:	68db      	ldr	r3, [r3, #12]
 8000a1c:	4a2d      	ldr	r2, [pc, #180]	; (8000ad4 <SystemCoreClockSetup+0x1f4>)
 8000a1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a22:	60d3      	str	r3, [r2, #12]
  /* Switch system clock to backup clock */
  SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk;
#endif

  /* Before scaling to final frequency we need to setup the clock dividers */
  SCU_CLK->PBCLKCR = PBCLKDIV;
 8000a24:	4b2b      	ldr	r3, [pc, #172]	; (8000ad4 <SystemCoreClockSetup+0x1f4>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	615a      	str	r2, [r3, #20]
  SCU_CLK->CPUCLKCR = CPUCLKDIV;
 8000a2a:	4b2a      	ldr	r3, [pc, #168]	; (8000ad4 <SystemCoreClockSetup+0x1f4>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	611a      	str	r2, [r3, #16]
  SCU_CLK->CCUCLKCR = CCUCLKDIV;
 8000a30:	4b28      	ldr	r3, [pc, #160]	; (8000ad4 <SystemCoreClockSetup+0x1f4>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	621a      	str	r2, [r3, #32]
  SCU_CLK->WDTCLKCR = WDTCLKDIV;
 8000a36:	4b27      	ldr	r3, [pc, #156]	; (8000ad4 <SystemCoreClockSetup+0x1f4>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	625a      	str	r2, [r3, #36]	; 0x24
  SCU_CLK->EBUCLKCR = EBUCLKDIV;
 8000a3c:	4b25      	ldr	r3, [pc, #148]	; (8000ad4 <SystemCoreClockSetup+0x1f4>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	61da      	str	r2, [r3, #28]
  SCU_CLK->USBCLKCR = USBCLKDIV;
 8000a42:	4b24      	ldr	r3, [pc, #144]	; (8000ad4 <SystemCoreClockSetup+0x1f4>)
 8000a44:	2203      	movs	r2, #3
 8000a46:	619a      	str	r2, [r3, #24]

#if ENABLE_PLL
  /* PLL frequency stepping...*/
  /* Reset OSCDISCDIS */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000a48:	4b1e      	ldr	r3, [pc, #120]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	4a1d      	ldr	r2, [pc, #116]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 8000a4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000a52:	6053      	str	r3, [r2, #4]

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000a54:	4b1b      	ldr	r3, [pc, #108]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 8000a56:	4a20      	ldr	r2, [pc, #128]	; (8000ad8 <SystemCoreClockSetup+0x1f8>)
 8000a58:	609a      	str	r2, [r3, #8]
	                    (PLL_K2DIV_1 << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));


  delay(DELAY_CNT_50US_60MHZ);
 8000a5a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000a5e:	f7ff fedc 	bl	800081a <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8000a62:	bf00      	nop
 8000a64:	4b17      	ldr	r3, [pc, #92]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	f003 0304 	and.w	r3, r3, #4
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d0f9      	beq.n	8000a64 <SystemCoreClockSetup+0x184>
  {
    /* wait for PLL Lock */
  }

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000a70:	4b14      	ldr	r3, [pc, #80]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 8000a72:	4a1a      	ldr	r2, [pc, #104]	; (8000adc <SystemCoreClockSetup+0x1fc>)
 8000a74:	609a      	str	r2, [r3, #8]
	                    (PLL_K2DIV_2 << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));


  delay(DELAY_CNT_50US_90MHZ);
 8000a76:	f241 1094 	movw	r0, #4500	; 0x1194
 8000a7a:	f7ff fece 	bl	800081a <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8000a7e:	bf00      	nop
 8000a80:	4b10      	ldr	r3, [pc, #64]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	f003 0304 	and.w	r3, r3, #4
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d0f9      	beq.n	8000a80 <SystemCoreClockSetup+0x1a0>
  {
    /* wait for PLL Lock */
  }

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000a8c:	4b0d      	ldr	r3, [pc, #52]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 8000a8e:	4a14      	ldr	r2, [pc, #80]	; (8000ae0 <SystemCoreClockSetup+0x200>)
 8000a90:	609a      	str	r2, [r3, #8]
	                    (PLL_K2DIV << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));


  delay(DELAY_CNT_50US_120MHZ);
 8000a92:	f241 7070 	movw	r0, #6000	; 0x1770
 8000a96:	f7ff fec0 	bl	800081a <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8000a9a:	bf00      	nop
 8000a9c:	4b09      	ldr	r3, [pc, #36]	; (8000ac4 <SystemCoreClockSetup+0x1e4>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	f003 0304 	and.w	r3, r3, #4
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d0f9      	beq.n	8000a9c <SystemCoreClockSetup+0x1bc>
  {
    /* wait for PLL Lock */
  }

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 8000aa8:	4b0e      	ldr	r3, [pc, #56]	; (8000ae4 <SystemCoreClockSetup+0x204>)
 8000aaa:	2205      	movs	r2, #5
 8000aac:	60da      	str	r2, [r3, #12]
    /* wait for PLL Lock */
  }
#endif /* (USBCLKDIV & SCU_CLK_USBCLKCR_USBSEL_Msk) */

  /* Enable selected clocks */
  SCU_CLK->CLKSET = ENABLE_SCUCLK;
 8000aae:	4b09      	ldr	r3, [pc, #36]	; (8000ad4 <SystemCoreClockSetup+0x1f4>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	605a      	str	r2, [r3, #4]
  PORT0->IOCR8 = (PORT0->IOCR8 & ~PORT0_IOCR8_PC8_Msk) | (0x11U << PORT0_IOCR8_PC8_Pos);
#endif

#endif  /* ENABLE_EXTCLK == 1  */

  SystemCoreClockUpdate();
 8000ab4:	f000 f818 	bl	8000ae8 <SystemCoreClockUpdate>
}
 8000ab8:	bf00      	nop
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	50004200 	.word	0x50004200
 8000ac0:	50004400 	.word	0x50004400
 8000ac4:	50004710 	.word	0x50004710
 8000ac8:	50004700 	.word	0x50004700
 8000acc:	6b5fca6b 	.word	0x6b5fca6b
 8000ad0:	01134f00 	.word	0x01134f00
 8000ad4:	50004600 	.word	0x50004600
 8000ad8:	01074f00 	.word	0x01074f00
 8000adc:	01044f00 	.word	0x01044f00
 8000ae0:	01034f00 	.word	0x01034f00
 8000ae4:	50004160 	.word	0x50004160

08000ae8 <SystemCoreClockUpdate>:

__WEAK void SystemCoreClockUpdate(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b084      	sub	sp, #16
 8000aec:	af00      	add	r7, sp, #0
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 8000aee:	4b2f      	ldr	r3, [pc, #188]	; (8000bac <SystemCoreClockUpdate+0xc4>)
 8000af0:	68db      	ldr	r3, [r3, #12]
 8000af2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d03e      	beq.n	8000b78 <SystemCoreClockUpdate+0x90>
  {
    /* fPLL is clock source for fSYS */
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 8000afa:	4b2d      	ldr	r3, [pc, #180]	; (8000bb0 <SystemCoreClockUpdate+0xc8>)
 8000afc:	68db      	ldr	r3, [r3, #12]
 8000afe:	f003 0301 	and.w	r3, r3, #1
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d002      	beq.n	8000b0c <SystemCoreClockUpdate+0x24>
    {
      /* PLL input clock is the backup clock (fOFI) */
      temp = OFI_FREQUENCY;
 8000b06:	4b2b      	ldr	r3, [pc, #172]	; (8000bb4 <SystemCoreClockUpdate+0xcc>)
 8000b08:	60fb      	str	r3, [r7, #12]
 8000b0a:	e002      	b.n	8000b12 <SystemCoreClockUpdate+0x2a>
    }
    else
    {
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
 8000b0c:	f000 f856 	bl	8000bbc <OSCHP_GetFrequency>
 8000b10:	60f8      	str	r0, [r7, #12]
    }

    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8000b12:	4b27      	ldr	r3, [pc, #156]	; (8000bb0 <SystemCoreClockUpdate+0xc8>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	f003 0304 	and.w	r3, r3, #4
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d020      	beq.n	8000b60 <SystemCoreClockUpdate+0x78>
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 8000b1e:	4b24      	ldr	r3, [pc, #144]	; (8000bb0 <SystemCoreClockUpdate+0xc8>)
 8000b20:	689b      	ldr	r3, [r3, #8]
 8000b22:	0e1b      	lsrs	r3, r3, #24
 8000b24:	f003 030f 	and.w	r3, r3, #15
 8000b28:	3301      	adds	r3, #1
 8000b2a:	607b      	str	r3, [r7, #4]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 8000b2c:	4b20      	ldr	r3, [pc, #128]	; (8000bb0 <SystemCoreClockUpdate+0xc8>)
 8000b2e:	689b      	ldr	r3, [r3, #8]
 8000b30:	0a1b      	lsrs	r3, r3, #8
 8000b32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000b36:	3301      	adds	r3, #1
 8000b38:	603b      	str	r3, [r7, #0]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 8000b3a:	4b1d      	ldr	r3, [pc, #116]	; (8000bb0 <SystemCoreClockUpdate+0xc8>)
 8000b3c:	689b      	ldr	r3, [r3, #8]
 8000b3e:	0c1b      	lsrs	r3, r3, #16
 8000b40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000b44:	3301      	adds	r3, #1
 8000b46:	60bb      	str	r3, [r7, #8]

      temp = (temp / (pdiv * kdiv)) * ndiv;
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	68ba      	ldr	r2, [r7, #8]
 8000b4c:	fb02 f303 	mul.w	r3, r2, r3
 8000b50:	68fa      	ldr	r2, [r7, #12]
 8000b52:	fbb2 f2f3 	udiv	r2, r2, r3
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	fb02 f303 	mul.w	r3, r2, r3
 8000b5c:	60fb      	str	r3, [r7, #12]
 8000b5e:	e00d      	b.n	8000b7c <SystemCoreClockUpdate+0x94>
    }
    else
    {
      /* PLL prescalar mode */
      /* read back divider settings */
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 8000b60:	4b13      	ldr	r3, [pc, #76]	; (8000bb0 <SystemCoreClockUpdate+0xc8>)
 8000b62:	689b      	ldr	r3, [r3, #8]
 8000b64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000b68:	3301      	adds	r3, #1
 8000b6a:	60bb      	str	r3, [r7, #8]
      
      temp = (temp / kdiv);
 8000b6c:	68fa      	ldr	r2, [r7, #12]
 8000b6e:	68bb      	ldr	r3, [r7, #8]
 8000b70:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b74:	60fb      	str	r3, [r7, #12]
 8000b76:	e001      	b.n	8000b7c <SystemCoreClockUpdate+0x94>
    }
  }
  else
  {
    /* fOFI is clock source for fSYS */    
    temp = OFI_FREQUENCY;
 8000b78:	4b0e      	ldr	r3, [pc, #56]	; (8000bb4 <SystemCoreClockUpdate+0xcc>)
 8000b7a:	60fb      	str	r3, [r7, #12]
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 8000b7c:	4b0b      	ldr	r3, [pc, #44]	; (8000bac <SystemCoreClockUpdate+0xc4>)
 8000b7e:	68db      	ldr	r3, [r3, #12]
 8000b80:	b2db      	uxtb	r3, r3
 8000b82:	3301      	adds	r3, #1
 8000b84:	68fa      	ldr	r2, [r7, #12]
 8000b86:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b8a:	60fb      	str	r3, [r7, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 8000b8c:	4b07      	ldr	r3, [pc, #28]	; (8000bac <SystemCoreClockUpdate+0xc4>)
 8000b8e:	691b      	ldr	r3, [r3, #16]
 8000b90:	f003 0301 	and.w	r3, r3, #1
 8000b94:	3301      	adds	r3, #1
 8000b96:	68fa      	ldr	r2, [r7, #12]
 8000b98:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b9c:	60fb      	str	r3, [r7, #12]

  SystemCoreClock = temp;
 8000b9e:	4a06      	ldr	r2, [pc, #24]	; (8000bb8 <SystemCoreClockUpdate+0xd0>)
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	6013      	str	r3, [r2, #0]
}
 8000ba4:	bf00      	nop
 8000ba6:	3710      	adds	r7, #16
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	50004600 	.word	0x50004600
 8000bb0:	50004710 	.word	0x50004710
 8000bb4:	016e3600 	.word	0x016e3600
 8000bb8:	2000ffc0 	.word	0x2000ffc0

08000bbc <OSCHP_GetFrequency>:

__WEAK uint32_t OSCHP_GetFrequency(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  return OSCHP_FREQUENCY;
 8000bc0:	4b02      	ldr	r3, [pc, #8]	; (8000bcc <OSCHP_GetFrequency+0x10>)
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bca:	4770      	bx	lr
 8000bcc:	00b71b00 	.word	0x00b71b00

08000bd0 <_sbrk>:

// defined in linker script
extern caddr_t Heap_Bank1_Start;
extern caddr_t Heap_Bank1_End;
caddr_t _sbrk(int nbytes)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b084      	sub	sp, #16
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  static caddr_t heap_ptr = NULL;
  caddr_t base;

  if (heap_ptr == NULL) {
 8000bd8:	4b14      	ldr	r3, [pc, #80]	; (8000c2c <_sbrk+0x5c>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d102      	bne.n	8000be6 <_sbrk+0x16>
    heap_ptr = (caddr_t)&Heap_Bank1_Start;
 8000be0:	4b12      	ldr	r3, [pc, #72]	; (8000c2c <_sbrk+0x5c>)
 8000be2:	4a13      	ldr	r2, [pc, #76]	; (8000c30 <_sbrk+0x60>)
 8000be4:	601a      	str	r2, [r3, #0]
  }

  base = heap_ptr;
 8000be6:	4b11      	ldr	r3, [pc, #68]	; (8000c2c <_sbrk+0x5c>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	60fb      	str	r3, [r7, #12]

  /* heap word alignment */
  nbytes = (nbytes + 3) & ~0x3U;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	3303      	adds	r3, #3
 8000bf0:	f023 0303 	bic.w	r3, r3, #3
 8000bf4:	607b      	str	r3, [r7, #4]
  if ((caddr_t)&Heap_Bank1_End > (heap_ptr + nbytes))
 8000bf6:	4b0d      	ldr	r3, [pc, #52]	; (8000c2c <_sbrk+0x5c>)
 8000bf8:	681a      	ldr	r2, [r3, #0]
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	4413      	add	r3, r2
 8000bfe:	4a0d      	ldr	r2, [pc, #52]	; (8000c34 <_sbrk+0x64>)
 8000c00:	4293      	cmp	r3, r2
 8000c02:	d207      	bcs.n	8000c14 <_sbrk+0x44>
  {
    heap_ptr += nbytes;
 8000c04:	4b09      	ldr	r3, [pc, #36]	; (8000c2c <_sbrk+0x5c>)
 8000c06:	681a      	ldr	r2, [r3, #0]
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	4413      	add	r3, r2
 8000c0c:	4a07      	ldr	r2, [pc, #28]	; (8000c2c <_sbrk+0x5c>)
 8000c0e:	6013      	str	r3, [r2, #0]
    return (base);
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	e006      	b.n	8000c22 <_sbrk+0x52>
  }
  else
  {
    /* Heap overflow */
    errno = ENOMEM;
 8000c14:	f000 f818 	bl	8000c48 <__errno>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	220c      	movs	r2, #12
 8000c1c:	601a      	str	r2, [r3, #0]
    return ((caddr_t)-1);
 8000c1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  }
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	3710      	adds	r7, #16
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	20000454 	.word	0x20000454
 8000c30:	20000458 	.word	0x20000458
 8000c34:	2000ffc0 	.word	0x2000ffc0

08000c38 <_init>:

/* Init */
void _init(void)
{}
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
 8000c3c:	bf00      	nop
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
	...

08000c48 <__errno>:
 8000c48:	4b01      	ldr	r3, [pc, #4]	; (8000c50 <__errno+0x8>)
 8000c4a:	6818      	ldr	r0, [r3, #0]
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	20000018 	.word	0x20000018

08000c54 <__libc_init_array>:
 8000c54:	b570      	push	{r4, r5, r6, lr}
 8000c56:	4e0d      	ldr	r6, [pc, #52]	; (8000c8c <__libc_init_array+0x38>)
 8000c58:	4d0d      	ldr	r5, [pc, #52]	; (8000c90 <__libc_init_array+0x3c>)
 8000c5a:	1b76      	subs	r6, r6, r5
 8000c5c:	10b6      	asrs	r6, r6, #2
 8000c5e:	d006      	beq.n	8000c6e <__libc_init_array+0x1a>
 8000c60:	2400      	movs	r4, #0
 8000c62:	f855 3b04 	ldr.w	r3, [r5], #4
 8000c66:	3401      	adds	r4, #1
 8000c68:	4798      	blx	r3
 8000c6a:	42a6      	cmp	r6, r4
 8000c6c:	d1f9      	bne.n	8000c62 <__libc_init_array+0xe>
 8000c6e:	4e09      	ldr	r6, [pc, #36]	; (8000c94 <__libc_init_array+0x40>)
 8000c70:	4d09      	ldr	r5, [pc, #36]	; (8000c98 <__libc_init_array+0x44>)
 8000c72:	1b76      	subs	r6, r6, r5
 8000c74:	f7ff ffe0 	bl	8000c38 <_init>
 8000c78:	10b6      	asrs	r6, r6, #2
 8000c7a:	d006      	beq.n	8000c8a <__libc_init_array+0x36>
 8000c7c:	2400      	movs	r4, #0
 8000c7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000c82:	3401      	adds	r4, #1
 8000c84:	4798      	blx	r3
 8000c86:	42a6      	cmp	r6, r4
 8000c88:	d1f9      	bne.n	8000c7e <__libc_init_array+0x2a>
 8000c8a:	bd70      	pop	{r4, r5, r6, pc}
 8000c8c:	20000448 	.word	0x20000448
 8000c90:	20000448 	.word	0x20000448
 8000c94:	20000448 	.word	0x20000448
 8000c98:	20000448 	.word	0x20000448

08000c9c <LED_config>:
 8000c9c:	00000080 00010000 00000000              ............

08000ca8 <in_config>:
 8000ca8:	00000000 00010000 00000000 00000080     ................
 8000cb8:	00010000 00000000                       ........

08000cc0 <_global_impure_ptr>:
 8000cc0:	20000020                                 .. 
