$comment
	File created using the following command:
		vcd file lab_2_part2.msim.vcd -direction
$end
$date
	Wed Apr 14 22:00:59 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module lab_2_part2_vlg_vec_tst $end
$var reg 1 ! Clk $end
$var reg 1 " x $end
$var wire 1 # Y $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + Y~output_o $end
$var wire 1 , Clk~input_o $end
$var wire 1 - Clk~inputclkctrl_outclk $end
$var wire 1 . x~input_o $end
$var wire 1 / state.S0~feeder_combout $end
$var wire 1 0 state.S0~q $end
$var wire 1 1 state~10_combout $end
$var wire 1 2 state.S1~q $end
$var wire 1 3 Selector0~0_combout $end
$var wire 1 4 state.S3~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
x$
0%
1&
x'
1(
1)
1*
0+
0,
0-
0.
0/
00
01
02
03
04
$end
#5000
1!
1,
1-
0$
#10000
0!
0,
0-
1$
#15000
1"
1!
1.
1,
1-
0$
11
1/
#20000
0!
0,
0-
1$
#25000
1!
1,
1-
0$
12
10
01
#30000
0"
0!
0.
0,
0-
1$
0/
#35000
1!
1,
1-
0$
02
00
#40000
0!
0,
0-
1$
#45000
1"
1!
1.
1,
1-
0$
11
1/
#50000
0!
0,
0-
1$
#55000
1!
1,
1-
0$
12
10
01
#60000
0"
0!
0.
0,
0-
1$
0/
#65000
1!
1,
1-
0$
02
00
#70000
0!
0,
0-
1$
#75000
1"
1!
1.
1,
1-
0$
11
1/
#80000
0!
0,
0-
1$
#85000
1!
1,
1-
0$
12
10
01
#90000
0"
0!
0.
0,
0-
1$
0/
#95000
1!
1,
1-
0$
02
00
#100000
0!
0,
0-
1$
#105000
1"
1!
1.
1,
1-
0$
11
1/
#110000
0!
0,
0-
1$
#115000
1!
1,
1-
0$
12
10
01
#120000
0"
0!
0.
0,
0-
1$
0/
#125000
1!
1,
1-
0$
02
00
#130000
0!
0,
0-
1$
#135000
1"
1!
1.
1,
1-
0$
11
1/
#140000
0!
0,
0-
1$
#145000
1!
1,
1-
0$
12
10
01
#150000
0"
0!
0.
0,
0-
1$
0/
#155000
1!
1,
1-
0$
02
00
#160000
