|P3_top
CLK => pc:DUT_PC.CLK
CLK => imem:DUT_IMEM.clock
CLK => registers:DUT_REGISTERS.CLK
CLK => dmem:DUT_DMEM.clock
RST => ~NO_FANOUT~
PC_OUTPUT[0] << pc:DUT_PC.PC_OUT[0]
PC_OUTPUT[1] << pc:DUT_PC.PC_OUT[1]
PC_OUTPUT[2] << pc:DUT_PC.PC_OUT[2]
PC_OUTPUT[3] << pc:DUT_PC.PC_OUT[3]
PC_OUTPUT[4] << pc:DUT_PC.PC_OUT[4]
PC_OUTPUT[5] << pc:DUT_PC.PC_OUT[5]
PC_OUTPUT[6] << pc:DUT_PC.PC_OUT[6]
PC_OUTPUT[7] << pc:DUT_PC.PC_OUT[7]
PC_OUTPUT[8] << pc:DUT_PC.PC_OUT[8]
PC_OUTPUT[9] << pc:DUT_PC.PC_OUT[9]
PC_OUTPUT[10] << pc:DUT_PC.PC_OUT[10]
PC_OUTPUT[11] << pc:DUT_PC.PC_OUT[11]
PC_OUTPUT[12] << pc:DUT_PC.PC_OUT[12]
PC_OUTPUT[13] << pc:DUT_PC.PC_OUT[13]
PC_OUTPUT[14] << pc:DUT_PC.PC_OUT[14]
PC_OUTPUT[15] << pc:DUT_PC.PC_OUT[15]
PC_OUTPUT[16] << pc:DUT_PC.PC_OUT[16]
PC_OUTPUT[17] << pc:DUT_PC.PC_OUT[17]
PC_OUTPUT[18] << pc:DUT_PC.PC_OUT[18]
PC_OUTPUT[19] << pc:DUT_PC.PC_OUT[19]
PC_OUTPUT[20] << pc:DUT_PC.PC_OUT[20]
PC_OUTPUT[21] << pc:DUT_PC.PC_OUT[21]
PC_OUTPUT[22] << pc:DUT_PC.PC_OUT[22]
PC_OUTPUT[23] << pc:DUT_PC.PC_OUT[23]
PC_OUTPUT[24] << pc:DUT_PC.PC_OUT[24]
PC_OUTPUT[25] << pc:DUT_PC.PC_OUT[25]
PC_OUTPUT[26] << pc:DUT_PC.PC_OUT[26]
PC_OUTPUT[27] << pc:DUT_PC.PC_OUT[27]
PC_OUTPUT[28] << pc:DUT_PC.PC_OUT[28]
PC_OUTPUT[29] << pc:DUT_PC.PC_OUT[29]
PC_OUTPUT[30] << pc:DUT_PC.PC_OUT[30]
PC_OUTPUT[31] << pc:DUT_PC.PC_OUT[31]
INSTR_OUTPUT[0] << imem:DUT_IMEM.q[0]
INSTR_OUTPUT[1] << imem:DUT_IMEM.q[1]
INSTR_OUTPUT[2] << imem:DUT_IMEM.q[2]
INSTR_OUTPUT[3] << imem:DUT_IMEM.q[3]
INSTR_OUTPUT[4] << imem:DUT_IMEM.q[4]
INSTR_OUTPUT[5] << imem:DUT_IMEM.q[5]
INSTR_OUTPUT[6] << imem:DUT_IMEM.q[6]
INSTR_OUTPUT[7] << imem:DUT_IMEM.q[7]
INSTR_OUTPUT[8] << imem:DUT_IMEM.q[8]
INSTR_OUTPUT[9] << imem:DUT_IMEM.q[9]
INSTR_OUTPUT[10] << imem:DUT_IMEM.q[10]
INSTR_OUTPUT[11] << imem:DUT_IMEM.q[11]
INSTR_OUTPUT[12] << imem:DUT_IMEM.q[12]
INSTR_OUTPUT[13] << imem:DUT_IMEM.q[13]
INSTR_OUTPUT[14] << imem:DUT_IMEM.q[14]
INSTR_OUTPUT[15] << imem:DUT_IMEM.q[15]
INSTR_OUTPUT[16] << imem:DUT_IMEM.q[16]
INSTR_OUTPUT[17] << imem:DUT_IMEM.q[17]
INSTR_OUTPUT[18] << imem:DUT_IMEM.q[18]
INSTR_OUTPUT[19] << imem:DUT_IMEM.q[19]
INSTR_OUTPUT[20] << imem:DUT_IMEM.q[20]
INSTR_OUTPUT[21] << imem:DUT_IMEM.q[21]
INSTR_OUTPUT[22] << imem:DUT_IMEM.q[22]
INSTR_OUTPUT[23] << imem:DUT_IMEM.q[23]
INSTR_OUTPUT[24] << imem:DUT_IMEM.q[24]
INSTR_OUTPUT[25] << imem:DUT_IMEM.q[25]
INSTR_OUTPUT[26] << imem:DUT_IMEM.q[26]
INSTR_OUTPUT[27] << imem:DUT_IMEM.q[27]
INSTR_OUTPUT[28] << imem:DUT_IMEM.q[28]
INSTR_OUTPUT[29] << imem:DUT_IMEM.q[29]
INSTR_OUTPUT[30] << imem:DUT_IMEM.q[30]
INSTR_OUTPUT[31] << imem:DUT_IMEM.q[31]
Reg1Data_OUTPUT[0] << registers:DUT_REGISTERS.ReadData1[0]
Reg1Data_OUTPUT[1] << registers:DUT_REGISTERS.ReadData1[1]
Reg1Data_OUTPUT[2] << registers:DUT_REGISTERS.ReadData1[2]
Reg1Data_OUTPUT[3] << registers:DUT_REGISTERS.ReadData1[3]
Reg1Data_OUTPUT[4] << registers:DUT_REGISTERS.ReadData1[4]
Reg1Data_OUTPUT[5] << registers:DUT_REGISTERS.ReadData1[5]
Reg1Data_OUTPUT[6] << registers:DUT_REGISTERS.ReadData1[6]
Reg1Data_OUTPUT[7] << registers:DUT_REGISTERS.ReadData1[7]
Reg1Data_OUTPUT[8] << registers:DUT_REGISTERS.ReadData1[8]
Reg1Data_OUTPUT[9] << registers:DUT_REGISTERS.ReadData1[9]
Reg1Data_OUTPUT[10] << registers:DUT_REGISTERS.ReadData1[10]
Reg1Data_OUTPUT[11] << registers:DUT_REGISTERS.ReadData1[11]
Reg1Data_OUTPUT[12] << registers:DUT_REGISTERS.ReadData1[12]
Reg1Data_OUTPUT[13] << registers:DUT_REGISTERS.ReadData1[13]
Reg1Data_OUTPUT[14] << registers:DUT_REGISTERS.ReadData1[14]
Reg1Data_OUTPUT[15] << registers:DUT_REGISTERS.ReadData1[15]
Reg1Data_OUTPUT[16] << registers:DUT_REGISTERS.ReadData1[16]
Reg1Data_OUTPUT[17] << registers:DUT_REGISTERS.ReadData1[17]
Reg1Data_OUTPUT[18] << registers:DUT_REGISTERS.ReadData1[18]
Reg1Data_OUTPUT[19] << registers:DUT_REGISTERS.ReadData1[19]
Reg1Data_OUTPUT[20] << registers:DUT_REGISTERS.ReadData1[20]
Reg1Data_OUTPUT[21] << registers:DUT_REGISTERS.ReadData1[21]
Reg1Data_OUTPUT[22] << registers:DUT_REGISTERS.ReadData1[22]
Reg1Data_OUTPUT[23] << registers:DUT_REGISTERS.ReadData1[23]
Reg1Data_OUTPUT[24] << registers:DUT_REGISTERS.ReadData1[24]
Reg1Data_OUTPUT[25] << registers:DUT_REGISTERS.ReadData1[25]
Reg1Data_OUTPUT[26] << registers:DUT_REGISTERS.ReadData1[26]
Reg1Data_OUTPUT[27] << registers:DUT_REGISTERS.ReadData1[27]
Reg1Data_OUTPUT[28] << registers:DUT_REGISTERS.ReadData1[28]
Reg1Data_OUTPUT[29] << registers:DUT_REGISTERS.ReadData1[29]
Reg1Data_OUTPUT[30] << registers:DUT_REGISTERS.ReadData1[30]
Reg1Data_OUTPUT[31] << registers:DUT_REGISTERS.ReadData1[31]
Reg2Data_OUTPUT[0] << registers:DUT_REGISTERS.ReadData2[0]
Reg2Data_OUTPUT[1] << registers:DUT_REGISTERS.ReadData2[1]
Reg2Data_OUTPUT[2] << registers:DUT_REGISTERS.ReadData2[2]
Reg2Data_OUTPUT[3] << registers:DUT_REGISTERS.ReadData2[3]
Reg2Data_OUTPUT[4] << registers:DUT_REGISTERS.ReadData2[4]
Reg2Data_OUTPUT[5] << registers:DUT_REGISTERS.ReadData2[5]
Reg2Data_OUTPUT[6] << registers:DUT_REGISTERS.ReadData2[6]
Reg2Data_OUTPUT[7] << registers:DUT_REGISTERS.ReadData2[7]
Reg2Data_OUTPUT[8] << registers:DUT_REGISTERS.ReadData2[8]
Reg2Data_OUTPUT[9] << registers:DUT_REGISTERS.ReadData2[9]
Reg2Data_OUTPUT[10] << registers:DUT_REGISTERS.ReadData2[10]
Reg2Data_OUTPUT[11] << registers:DUT_REGISTERS.ReadData2[11]
Reg2Data_OUTPUT[12] << registers:DUT_REGISTERS.ReadData2[12]
Reg2Data_OUTPUT[13] << registers:DUT_REGISTERS.ReadData2[13]
Reg2Data_OUTPUT[14] << registers:DUT_REGISTERS.ReadData2[14]
Reg2Data_OUTPUT[15] << registers:DUT_REGISTERS.ReadData2[15]
Reg2Data_OUTPUT[16] << registers:DUT_REGISTERS.ReadData2[16]
Reg2Data_OUTPUT[17] << registers:DUT_REGISTERS.ReadData2[17]
Reg2Data_OUTPUT[18] << registers:DUT_REGISTERS.ReadData2[18]
Reg2Data_OUTPUT[19] << registers:DUT_REGISTERS.ReadData2[19]
Reg2Data_OUTPUT[20] << registers:DUT_REGISTERS.ReadData2[20]
Reg2Data_OUTPUT[21] << registers:DUT_REGISTERS.ReadData2[21]
Reg2Data_OUTPUT[22] << registers:DUT_REGISTERS.ReadData2[22]
Reg2Data_OUTPUT[23] << registers:DUT_REGISTERS.ReadData2[23]
Reg2Data_OUTPUT[24] << registers:DUT_REGISTERS.ReadData2[24]
Reg2Data_OUTPUT[25] << registers:DUT_REGISTERS.ReadData2[25]
Reg2Data_OUTPUT[26] << registers:DUT_REGISTERS.ReadData2[26]
Reg2Data_OUTPUT[27] << registers:DUT_REGISTERS.ReadData2[27]
Reg2Data_OUTPUT[28] << registers:DUT_REGISTERS.ReadData2[28]
Reg2Data_OUTPUT[29] << registers:DUT_REGISTERS.ReadData2[29]
Reg2Data_OUTPUT[30] << registers:DUT_REGISTERS.ReadData2[30]
Reg2Data_OUTPUT[31] << registers:DUT_REGISTERS.ReadData2[31]
WriteData_OUTPUT[0] << mux2:DUT_MUX3_WB_MUX.OUTPUT[0]
WriteData_OUTPUT[1] << mux2:DUT_MUX3_WB_MUX.OUTPUT[1]
WriteData_OUTPUT[2] << mux2:DUT_MUX3_WB_MUX.OUTPUT[2]
WriteData_OUTPUT[3] << mux2:DUT_MUX3_WB_MUX.OUTPUT[3]
WriteData_OUTPUT[4] << mux2:DUT_MUX3_WB_MUX.OUTPUT[4]
WriteData_OUTPUT[5] << mux2:DUT_MUX3_WB_MUX.OUTPUT[5]
WriteData_OUTPUT[6] << mux2:DUT_MUX3_WB_MUX.OUTPUT[6]
WriteData_OUTPUT[7] << mux2:DUT_MUX3_WB_MUX.OUTPUT[7]
WriteData_OUTPUT[8] << mux2:DUT_MUX3_WB_MUX.OUTPUT[8]
WriteData_OUTPUT[9] << mux2:DUT_MUX3_WB_MUX.OUTPUT[9]
WriteData_OUTPUT[10] << mux2:DUT_MUX3_WB_MUX.OUTPUT[10]
WriteData_OUTPUT[11] << mux2:DUT_MUX3_WB_MUX.OUTPUT[11]
WriteData_OUTPUT[12] << mux2:DUT_MUX3_WB_MUX.OUTPUT[12]
WriteData_OUTPUT[13] << mux2:DUT_MUX3_WB_MUX.OUTPUT[13]
WriteData_OUTPUT[14] << mux2:DUT_MUX3_WB_MUX.OUTPUT[14]
WriteData_OUTPUT[15] << mux2:DUT_MUX3_WB_MUX.OUTPUT[15]
WriteData_OUTPUT[16] << mux2:DUT_MUX3_WB_MUX.OUTPUT[16]
WriteData_OUTPUT[17] << mux2:DUT_MUX3_WB_MUX.OUTPUT[17]
WriteData_OUTPUT[18] << mux2:DUT_MUX3_WB_MUX.OUTPUT[18]
WriteData_OUTPUT[19] << mux2:DUT_MUX3_WB_MUX.OUTPUT[19]
WriteData_OUTPUT[20] << mux2:DUT_MUX3_WB_MUX.OUTPUT[20]
WriteData_OUTPUT[21] << mux2:DUT_MUX3_WB_MUX.OUTPUT[21]
WriteData_OUTPUT[22] << mux2:DUT_MUX3_WB_MUX.OUTPUT[22]
WriteData_OUTPUT[23] << mux2:DUT_MUX3_WB_MUX.OUTPUT[23]
WriteData_OUTPUT[24] << mux2:DUT_MUX3_WB_MUX.OUTPUT[24]
WriteData_OUTPUT[25] << mux2:DUT_MUX3_WB_MUX.OUTPUT[25]
WriteData_OUTPUT[26] << mux2:DUT_MUX3_WB_MUX.OUTPUT[26]
WriteData_OUTPUT[27] << mux2:DUT_MUX3_WB_MUX.OUTPUT[27]
WriteData_OUTPUT[28] << mux2:DUT_MUX3_WB_MUX.OUTPUT[28]
WriteData_OUTPUT[29] << mux2:DUT_MUX3_WB_MUX.OUTPUT[29]
WriteData_OUTPUT[30] << mux2:DUT_MUX3_WB_MUX.OUTPUT[30]
WriteData_OUTPUT[31] << mux2:DUT_MUX3_WB_MUX.OUTPUT[31]
DMEM_ADDR_OUTPUT[0] << alu:DUT_ALU.ALU_OUT[0]
DMEM_ADDR_OUTPUT[1] << alu:DUT_ALU.ALU_OUT[1]
DMEM_ADDR_OUTPUT[2] << alu:DUT_ALU.ALU_OUT[2]
DMEM_ADDR_OUTPUT[3] << alu:DUT_ALU.ALU_OUT[3]
DMEM_ADDR_OUTPUT[4] << alu:DUT_ALU.ALU_OUT[4]
DMEM_ADDR_OUTPUT[5] << alu:DUT_ALU.ALU_OUT[5]
DMEM_ADDR_OUTPUT[6] << alu:DUT_ALU.ALU_OUT[6]
DMEM_ADDR_OUTPUT[7] << alu:DUT_ALU.ALU_OUT[7]
DMEM_Write_OUTPUT[0] << registers:DUT_REGISTERS.ReadData2[0]
DMEM_Write_OUTPUT[1] << registers:DUT_REGISTERS.ReadData2[1]
DMEM_Write_OUTPUT[2] << registers:DUT_REGISTERS.ReadData2[2]
DMEM_Write_OUTPUT[3] << registers:DUT_REGISTERS.ReadData2[3]
DMEM_Write_OUTPUT[4] << registers:DUT_REGISTERS.ReadData2[4]
DMEM_Write_OUTPUT[5] << registers:DUT_REGISTERS.ReadData2[5]
DMEM_Write_OUTPUT[6] << registers:DUT_REGISTERS.ReadData2[6]
DMEM_Write_OUTPUT[7] << registers:DUT_REGISTERS.ReadData2[7]
DMEM_Write_OUTPUT[8] << registers:DUT_REGISTERS.ReadData2[8]
DMEM_Write_OUTPUT[9] << registers:DUT_REGISTERS.ReadData2[9]
DMEM_Write_OUTPUT[10] << registers:DUT_REGISTERS.ReadData2[10]
DMEM_Write_OUTPUT[11] << registers:DUT_REGISTERS.ReadData2[11]
DMEM_Write_OUTPUT[12] << registers:DUT_REGISTERS.ReadData2[12]
DMEM_Write_OUTPUT[13] << registers:DUT_REGISTERS.ReadData2[13]
DMEM_Write_OUTPUT[14] << registers:DUT_REGISTERS.ReadData2[14]
DMEM_Write_OUTPUT[15] << registers:DUT_REGISTERS.ReadData2[15]
DMEM_Write_OUTPUT[16] << registers:DUT_REGISTERS.ReadData2[16]
DMEM_Write_OUTPUT[17] << registers:DUT_REGISTERS.ReadData2[17]
DMEM_Write_OUTPUT[18] << registers:DUT_REGISTERS.ReadData2[18]
DMEM_Write_OUTPUT[19] << registers:DUT_REGISTERS.ReadData2[19]
DMEM_Write_OUTPUT[20] << registers:DUT_REGISTERS.ReadData2[20]
DMEM_Write_OUTPUT[21] << registers:DUT_REGISTERS.ReadData2[21]
DMEM_Write_OUTPUT[22] << registers:DUT_REGISTERS.ReadData2[22]
DMEM_Write_OUTPUT[23] << registers:DUT_REGISTERS.ReadData2[23]
DMEM_Write_OUTPUT[24] << registers:DUT_REGISTERS.ReadData2[24]
DMEM_Write_OUTPUT[25] << registers:DUT_REGISTERS.ReadData2[25]
DMEM_Write_OUTPUT[26] << registers:DUT_REGISTERS.ReadData2[26]
DMEM_Write_OUTPUT[27] << registers:DUT_REGISTERS.ReadData2[27]
DMEM_Write_OUTPUT[28] << registers:DUT_REGISTERS.ReadData2[28]
DMEM_Write_OUTPUT[29] << registers:DUT_REGISTERS.ReadData2[29]
DMEM_Write_OUTPUT[30] << registers:DUT_REGISTERS.ReadData2[30]
DMEM_Write_OUTPUT[31] << registers:DUT_REGISTERS.ReadData2[31]
DMEM_Read_OUTPUT[0] << dmem:DUT_DMEM.q[0]
DMEM_Read_OUTPUT[1] << dmem:DUT_DMEM.q[1]
DMEM_Read_OUTPUT[2] << dmem:DUT_DMEM.q[2]
DMEM_Read_OUTPUT[3] << dmem:DUT_DMEM.q[3]
DMEM_Read_OUTPUT[4] << dmem:DUT_DMEM.q[4]
DMEM_Read_OUTPUT[5] << dmem:DUT_DMEM.q[5]
DMEM_Read_OUTPUT[6] << dmem:DUT_DMEM.q[6]
DMEM_Read_OUTPUT[7] << dmem:DUT_DMEM.q[7]
DMEM_Read_OUTPUT[8] << dmem:DUT_DMEM.q[8]
DMEM_Read_OUTPUT[9] << dmem:DUT_DMEM.q[9]
DMEM_Read_OUTPUT[10] << dmem:DUT_DMEM.q[10]
DMEM_Read_OUTPUT[11] << dmem:DUT_DMEM.q[11]
DMEM_Read_OUTPUT[12] << dmem:DUT_DMEM.q[12]
DMEM_Read_OUTPUT[13] << dmem:DUT_DMEM.q[13]
DMEM_Read_OUTPUT[14] << dmem:DUT_DMEM.q[14]
DMEM_Read_OUTPUT[15] << dmem:DUT_DMEM.q[15]
DMEM_Read_OUTPUT[16] << dmem:DUT_DMEM.q[16]
DMEM_Read_OUTPUT[17] << dmem:DUT_DMEM.q[17]
DMEM_Read_OUTPUT[18] << dmem:DUT_DMEM.q[18]
DMEM_Read_OUTPUT[19] << dmem:DUT_DMEM.q[19]
DMEM_Read_OUTPUT[20] << dmem:DUT_DMEM.q[20]
DMEM_Read_OUTPUT[21] << dmem:DUT_DMEM.q[21]
DMEM_Read_OUTPUT[22] << dmem:DUT_DMEM.q[22]
DMEM_Read_OUTPUT[23] << dmem:DUT_DMEM.q[23]
DMEM_Read_OUTPUT[24] << dmem:DUT_DMEM.q[24]
DMEM_Read_OUTPUT[25] << dmem:DUT_DMEM.q[25]
DMEM_Read_OUTPUT[26] << dmem:DUT_DMEM.q[26]
DMEM_Read_OUTPUT[27] << dmem:DUT_DMEM.q[27]
DMEM_Read_OUTPUT[28] << dmem:DUT_DMEM.q[28]
DMEM_Read_OUTPUT[29] << dmem:DUT_DMEM.q[29]
DMEM_Read_OUTPUT[30] << dmem:DUT_DMEM.q[30]
DMEM_Read_OUTPUT[31] << dmem:DUT_DMEM.q[31]
ALU_OP_OUTPUT[0] << ctrl_unit:DUT_CTRL_UNIT.ALU_OP[0]
ALU_OP_OUTPUT[1] << ctrl_unit:DUT_CTRL_UNIT.ALU_OP[1]
ALU_RESULT_OUTPUT[0] << alu:DUT_ALU.ALU_OUT[0]
ALU_RESULT_OUTPUT[1] << alu:DUT_ALU.ALU_OUT[1]
ALU_RESULT_OUTPUT[2] << alu:DUT_ALU.ALU_OUT[2]
ALU_RESULT_OUTPUT[3] << alu:DUT_ALU.ALU_OUT[3]
ALU_RESULT_OUTPUT[4] << alu:DUT_ALU.ALU_OUT[4]
ALU_RESULT_OUTPUT[5] << alu:DUT_ALU.ALU_OUT[5]
ALU_RESULT_OUTPUT[6] << alu:DUT_ALU.ALU_OUT[6]
ALU_RESULT_OUTPUT[7] << alu:DUT_ALU.ALU_OUT[7]
ALU_RESULT_OUTPUT[8] << alu:DUT_ALU.ALU_OUT[8]
ALU_RESULT_OUTPUT[9] << alu:DUT_ALU.ALU_OUT[9]
ALU_RESULT_OUTPUT[10] << alu:DUT_ALU.ALU_OUT[10]
ALU_RESULT_OUTPUT[11] << alu:DUT_ALU.ALU_OUT[11]
ALU_RESULT_OUTPUT[12] << alu:DUT_ALU.ALU_OUT[12]
ALU_RESULT_OUTPUT[13] << alu:DUT_ALU.ALU_OUT[13]
ALU_RESULT_OUTPUT[14] << alu:DUT_ALU.ALU_OUT[14]
ALU_RESULT_OUTPUT[15] << alu:DUT_ALU.ALU_OUT[15]
ALU_RESULT_OUTPUT[16] << alu:DUT_ALU.ALU_OUT[16]
ALU_RESULT_OUTPUT[17] << alu:DUT_ALU.ALU_OUT[17]
ALU_RESULT_OUTPUT[18] << alu:DUT_ALU.ALU_OUT[18]
ALU_RESULT_OUTPUT[19] << alu:DUT_ALU.ALU_OUT[19]
ALU_RESULT_OUTPUT[20] << alu:DUT_ALU.ALU_OUT[20]
ALU_RESULT_OUTPUT[21] << alu:DUT_ALU.ALU_OUT[21]
ALU_RESULT_OUTPUT[22] << alu:DUT_ALU.ALU_OUT[22]
ALU_RESULT_OUTPUT[23] << alu:DUT_ALU.ALU_OUT[23]
ALU_RESULT_OUTPUT[24] << alu:DUT_ALU.ALU_OUT[24]
ALU_RESULT_OUTPUT[25] << alu:DUT_ALU.ALU_OUT[25]
ALU_RESULT_OUTPUT[26] << alu:DUT_ALU.ALU_OUT[26]
ALU_RESULT_OUTPUT[27] << alu:DUT_ALU.ALU_OUT[27]
ALU_RESULT_OUTPUT[28] << alu:DUT_ALU.ALU_OUT[28]
ALU_RESULT_OUTPUT[29] << alu:DUT_ALU.ALU_OUT[29]
ALU_RESULT_OUTPUT[30] << alu:DUT_ALU.ALU_OUT[30]
ALU_RESULT_OUTPUT[31] << alu:DUT_ALU.ALU_OUT[31]
WR_EN_OUTPUT << ctrl_unit:DUT_CTRL_UNIT.RegWrite
BRANCH_OUTPUT << ctrl_unit:DUT_CTRL_UNIT.Branch
BRANCH_TAKEN_OUTPUT << BRANCH_ENABLE.DB_MAX_OUTPUT_PORT_TYPE
SL2_OUTPUT[0] << sl2:DUT_SL2_BRANCH.SL_OUT[0]
SL2_OUTPUT[1] << sl2:DUT_SL2_BRANCH.SL_OUT[1]
SL2_OUTPUT[2] << sl2:DUT_SL2_BRANCH.SL_OUT[2]
SL2_OUTPUT[3] << sl2:DUT_SL2_BRANCH.SL_OUT[3]
SL2_OUTPUT[4] << sl2:DUT_SL2_BRANCH.SL_OUT[4]
SL2_OUTPUT[5] << sl2:DUT_SL2_BRANCH.SL_OUT[5]
SL2_OUTPUT[6] << sl2:DUT_SL2_BRANCH.SL_OUT[6]
SL2_OUTPUT[7] << sl2:DUT_SL2_BRANCH.SL_OUT[7]
SL2_OUTPUT[8] << sl2:DUT_SL2_BRANCH.SL_OUT[8]
SL2_OUTPUT[9] << sl2:DUT_SL2_BRANCH.SL_OUT[9]
SL2_OUTPUT[10] << sl2:DUT_SL2_BRANCH.SL_OUT[10]
SL2_OUTPUT[11] << sl2:DUT_SL2_BRANCH.SL_OUT[11]
SL2_OUTPUT[12] << sl2:DUT_SL2_BRANCH.SL_OUT[12]
SL2_OUTPUT[13] << sl2:DUT_SL2_BRANCH.SL_OUT[13]
SL2_OUTPUT[14] << sl2:DUT_SL2_BRANCH.SL_OUT[14]
SL2_OUTPUT[15] << sl2:DUT_SL2_BRANCH.SL_OUT[15]
SL2_OUTPUT[16] << sl2:DUT_SL2_BRANCH.SL_OUT[16]
SL2_OUTPUT[17] << sl2:DUT_SL2_BRANCH.SL_OUT[17]
SL2_OUTPUT[18] << sl2:DUT_SL2_BRANCH.SL_OUT[18]
SL2_OUTPUT[19] << sl2:DUT_SL2_BRANCH.SL_OUT[19]
SL2_OUTPUT[20] << sl2:DUT_SL2_BRANCH.SL_OUT[20]
SL2_OUTPUT[21] << sl2:DUT_SL2_BRANCH.SL_OUT[21]
SL2_OUTPUT[22] << sl2:DUT_SL2_BRANCH.SL_OUT[22]
SL2_OUTPUT[23] << sl2:DUT_SL2_BRANCH.SL_OUT[23]
SL2_OUTPUT[24] << sl2:DUT_SL2_BRANCH.SL_OUT[24]
SL2_OUTPUT[25] << sl2:DUT_SL2_BRANCH.SL_OUT[25]
SL2_OUTPUT[26] << sl2:DUT_SL2_BRANCH.SL_OUT[26]
SL2_OUTPUT[27] << sl2:DUT_SL2_BRANCH.SL_OUT[27]
SL2_OUTPUT[28] << sl2:DUT_SL2_BRANCH.SL_OUT[28]
SL2_OUTPUT[29] << sl2:DUT_SL2_BRANCH.SL_OUT[29]
SL2_OUTPUT[30] << sl2:DUT_SL2_BRANCH.SL_OUT[30]
SL2_OUTPUT[31] << sl2:DUT_SL2_BRANCH.SL_OUT[31]
ALU_SRC_OUTPUT << ctrl_unit:DUT_CTRL_UNIT.ALUSrc
RegWrite_OUTPUT << ctrl_unit:DUT_CTRL_UNIT.RegWrite
MemWrite_OUTPUT << ctrl_unit:DUT_CTRL_UNIT.MemWrite
WriteRegDst_OUTPUT[0] << mux2:DUT_MUX1_WR_MUX.OUTPUT[0]
WriteRegDst_OUTPUT[1] << mux2:DUT_MUX1_WR_MUX.OUTPUT[1]
WriteRegDst_OUTPUT[2] << mux2:DUT_MUX1_WR_MUX.OUTPUT[2]
WriteRegDst_OUTPUT[3] << mux2:DUT_MUX1_WR_MUX.OUTPUT[3]
WriteRegDst_OUTPUT[4] << mux2:DUT_MUX1_WR_MUX.OUTPUT[4]


|P3_top|CTRL_UNIT:DUT_CTRL_UNIT
INSTR_OP[0] => ~NO_FANOUT~
INSTR_OP[1] => ~NO_FANOUT~
INSTR_OP[2] => ~NO_FANOUT~
INSTR_OP[3] => ~NO_FANOUT~
INSTR_OP[4] => ALU_OP[0].DATAIN
INSTR_OP[5] => ALU_OP[1].DATAIN
RegDst <= RegDst.DB_MAX_OUTPUT_PORT_TYPE
Jump <= <GND>
Branch <= Branch.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= MemRead.DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= MemToReg.DB_MAX_OUTPUT_PORT_TYPE
ALU_OP[0] <= INSTR_OP[4].DB_MAX_OUTPUT_PORT_TYPE
ALU_OP[1] <= INSTR_OP[5].DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= comb.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|PC:DUT_PC
CLK => PC_OUT[0]~reg0.CLK
CLK => PC_OUT[1]~reg0.CLK
CLK => PC_OUT[2]~reg0.CLK
CLK => PC_OUT[3]~reg0.CLK
CLK => PC_OUT[4]~reg0.CLK
CLK => PC_OUT[5]~reg0.CLK
CLK => PC_OUT[6]~reg0.CLK
CLK => PC_OUT[7]~reg0.CLK
CLK => PC_OUT[8]~reg0.CLK
CLK => PC_OUT[9]~reg0.CLK
CLK => PC_OUT[10]~reg0.CLK
CLK => PC_OUT[11]~reg0.CLK
CLK => PC_OUT[12]~reg0.CLK
CLK => PC_OUT[13]~reg0.CLK
CLK => PC_OUT[14]~reg0.CLK
CLK => PC_OUT[15]~reg0.CLK
CLK => PC_OUT[16]~reg0.CLK
CLK => PC_OUT[17]~reg0.CLK
CLK => PC_OUT[18]~reg0.CLK
CLK => PC_OUT[19]~reg0.CLK
CLK => PC_OUT[20]~reg0.CLK
CLK => PC_OUT[21]~reg0.CLK
CLK => PC_OUT[22]~reg0.CLK
CLK => PC_OUT[23]~reg0.CLK
CLK => PC_OUT[24]~reg0.CLK
CLK => PC_OUT[25]~reg0.CLK
CLK => PC_OUT[26]~reg0.CLK
CLK => PC_OUT[27]~reg0.CLK
CLK => PC_OUT[28]~reg0.CLK
CLK => PC_OUT[29]~reg0.CLK
CLK => PC_OUT[30]~reg0.CLK
CLK => PC_OUT[31]~reg0.CLK
PC_IN[0] => PC_OUT[0]~reg0.DATAIN
PC_IN[1] => PC_OUT[1]~reg0.DATAIN
PC_IN[2] => PC_OUT[2]~reg0.DATAIN
PC_IN[3] => PC_OUT[3]~reg0.DATAIN
PC_IN[4] => PC_OUT[4]~reg0.DATAIN
PC_IN[5] => PC_OUT[5]~reg0.DATAIN
PC_IN[6] => PC_OUT[6]~reg0.DATAIN
PC_IN[7] => PC_OUT[7]~reg0.DATAIN
PC_IN[8] => PC_OUT[8]~reg0.DATAIN
PC_IN[9] => PC_OUT[9]~reg0.DATAIN
PC_IN[10] => PC_OUT[10]~reg0.DATAIN
PC_IN[11] => PC_OUT[11]~reg0.DATAIN
PC_IN[12] => PC_OUT[12]~reg0.DATAIN
PC_IN[13] => PC_OUT[13]~reg0.DATAIN
PC_IN[14] => PC_OUT[14]~reg0.DATAIN
PC_IN[15] => PC_OUT[15]~reg0.DATAIN
PC_IN[16] => PC_OUT[16]~reg0.DATAIN
PC_IN[17] => PC_OUT[17]~reg0.DATAIN
PC_IN[18] => PC_OUT[18]~reg0.DATAIN
PC_IN[19] => PC_OUT[19]~reg0.DATAIN
PC_IN[20] => PC_OUT[20]~reg0.DATAIN
PC_IN[21] => PC_OUT[21]~reg0.DATAIN
PC_IN[22] => PC_OUT[22]~reg0.DATAIN
PC_IN[23] => PC_OUT[23]~reg0.DATAIN
PC_IN[24] => PC_OUT[24]~reg0.DATAIN
PC_IN[25] => PC_OUT[25]~reg0.DATAIN
PC_IN[26] => PC_OUT[26]~reg0.DATAIN
PC_IN[27] => PC_OUT[27]~reg0.DATAIN
PC_IN[28] => PC_OUT[28]~reg0.DATAIN
PC_IN[29] => PC_OUT[29]~reg0.DATAIN
PC_IN[30] => PC_OUT[30]~reg0.DATAIN
PC_IN[31] => PC_OUT[31]~reg0.DATAIN
PC_OUT[0] <= PC_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[1] <= PC_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[2] <= PC_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[3] <= PC_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[4] <= PC_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[5] <= PC_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[6] <= PC_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[7] <= PC_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[8] <= PC_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[9] <= PC_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[10] <= PC_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[11] <= PC_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[12] <= PC_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[13] <= PC_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[14] <= PC_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[15] <= PC_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[16] <= PC_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[17] <= PC_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[18] <= PC_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[19] <= PC_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[20] <= PC_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[21] <= PC_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[22] <= PC_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[23] <= PC_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[24] <= PC_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[25] <= PC_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[26] <= PC_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[27] <= PC_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[28] <= PC_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[29] <= PC_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[30] <= PC_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[31] <= PC_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|PC_ADD4:DUT_PC_ADD4
PC_IN[0] => Add0.IN32
PC_IN[1] => Add0.IN31
PC_IN[2] => Add0.IN30
PC_IN[3] => Add0.IN29
PC_IN[4] => Add0.IN28
PC_IN[5] => Add0.IN27
PC_IN[6] => Add0.IN26
PC_IN[7] => Add0.IN25
PC_IN[8] => Add0.IN24
PC_IN[9] => Add0.IN23
PC_IN[10] => Add0.IN22
PC_IN[11] => Add0.IN21
PC_IN[12] => Add0.IN20
PC_IN[13] => Add0.IN19
PC_IN[14] => Add0.IN18
PC_IN[15] => Add0.IN17
PC_IN[16] => Add0.IN16
PC_IN[17] => Add0.IN15
PC_IN[18] => Add0.IN14
PC_IN[19] => Add0.IN13
PC_IN[20] => Add0.IN12
PC_IN[21] => Add0.IN11
PC_IN[22] => Add0.IN10
PC_IN[23] => Add0.IN9
PC_IN[24] => Add0.IN8
PC_IN[25] => Add0.IN7
PC_IN[26] => Add0.IN6
PC_IN[27] => Add0.IN5
PC_IN[28] => Add0.IN4
PC_IN[29] => Add0.IN3
PC_IN[30] => Add0.IN2
PC_IN[31] => Add0.IN1
CONST4[0] => Add0.IN64
CONST4[1] => Add0.IN63
CONST4[2] => Add0.IN62
CONST4[3] => Add0.IN61
CONST4[4] => Add0.IN60
CONST4[5] => Add0.IN59
CONST4[6] => Add0.IN58
CONST4[7] => Add0.IN57
CONST4[8] => Add0.IN56
CONST4[9] => Add0.IN55
CONST4[10] => Add0.IN54
CONST4[11] => Add0.IN53
CONST4[12] => Add0.IN52
CONST4[13] => Add0.IN51
CONST4[14] => Add0.IN50
CONST4[15] => Add0.IN49
CONST4[16] => Add0.IN48
CONST4[17] => Add0.IN47
CONST4[18] => Add0.IN46
CONST4[19] => Add0.IN45
CONST4[20] => Add0.IN44
CONST4[21] => Add0.IN43
CONST4[22] => Add0.IN42
CONST4[23] => Add0.IN41
CONST4[24] => Add0.IN40
CONST4[25] => Add0.IN39
CONST4[26] => Add0.IN38
CONST4[27] => Add0.IN37
CONST4[28] => Add0.IN36
CONST4[29] => Add0.IN35
CONST4[30] => Add0.IN34
CONST4[31] => Add0.IN33
PC_OUT[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|MUX2:DUT_MUX1_WR_MUX
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
IN0[0] => OUTPUT.DATAB
IN0[1] => OUTPUT.DATAB
IN0[2] => OUTPUT.DATAB
IN0[3] => OUTPUT.DATAB
IN0[4] => OUTPUT.DATAB
IN1[0] => OUTPUT.DATAB
IN1[1] => OUTPUT.DATAB
IN1[2] => OUTPUT.DATAB
IN1[3] => OUTPUT.DATAB
IN1[4] => OUTPUT.DATAB
OUTPUT[0] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|IMEM:DUT_IMEM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|P3_top|IMEM:DUT_IMEM|altsyncram:altsyncram_component
wren_a => altsyncram_jvp3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jvp3:auto_generated.data_a[0]
data_a[1] => altsyncram_jvp3:auto_generated.data_a[1]
data_a[2] => altsyncram_jvp3:auto_generated.data_a[2]
data_a[3] => altsyncram_jvp3:auto_generated.data_a[3]
data_a[4] => altsyncram_jvp3:auto_generated.data_a[4]
data_a[5] => altsyncram_jvp3:auto_generated.data_a[5]
data_a[6] => altsyncram_jvp3:auto_generated.data_a[6]
data_a[7] => altsyncram_jvp3:auto_generated.data_a[7]
data_a[8] => altsyncram_jvp3:auto_generated.data_a[8]
data_a[9] => altsyncram_jvp3:auto_generated.data_a[9]
data_a[10] => altsyncram_jvp3:auto_generated.data_a[10]
data_a[11] => altsyncram_jvp3:auto_generated.data_a[11]
data_a[12] => altsyncram_jvp3:auto_generated.data_a[12]
data_a[13] => altsyncram_jvp3:auto_generated.data_a[13]
data_a[14] => altsyncram_jvp3:auto_generated.data_a[14]
data_a[15] => altsyncram_jvp3:auto_generated.data_a[15]
data_a[16] => altsyncram_jvp3:auto_generated.data_a[16]
data_a[17] => altsyncram_jvp3:auto_generated.data_a[17]
data_a[18] => altsyncram_jvp3:auto_generated.data_a[18]
data_a[19] => altsyncram_jvp3:auto_generated.data_a[19]
data_a[20] => altsyncram_jvp3:auto_generated.data_a[20]
data_a[21] => altsyncram_jvp3:auto_generated.data_a[21]
data_a[22] => altsyncram_jvp3:auto_generated.data_a[22]
data_a[23] => altsyncram_jvp3:auto_generated.data_a[23]
data_a[24] => altsyncram_jvp3:auto_generated.data_a[24]
data_a[25] => altsyncram_jvp3:auto_generated.data_a[25]
data_a[26] => altsyncram_jvp3:auto_generated.data_a[26]
data_a[27] => altsyncram_jvp3:auto_generated.data_a[27]
data_a[28] => altsyncram_jvp3:auto_generated.data_a[28]
data_a[29] => altsyncram_jvp3:auto_generated.data_a[29]
data_a[30] => altsyncram_jvp3:auto_generated.data_a[30]
data_a[31] => altsyncram_jvp3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jvp3:auto_generated.address_a[0]
address_a[1] => altsyncram_jvp3:auto_generated.address_a[1]
address_a[2] => altsyncram_jvp3:auto_generated.address_a[2]
address_a[3] => altsyncram_jvp3:auto_generated.address_a[3]
address_a[4] => altsyncram_jvp3:auto_generated.address_a[4]
address_a[5] => altsyncram_jvp3:auto_generated.address_a[5]
address_a[6] => altsyncram_jvp3:auto_generated.address_a[6]
address_a[7] => altsyncram_jvp3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jvp3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jvp3:auto_generated.q_a[0]
q_a[1] <= altsyncram_jvp3:auto_generated.q_a[1]
q_a[2] <= altsyncram_jvp3:auto_generated.q_a[2]
q_a[3] <= altsyncram_jvp3:auto_generated.q_a[3]
q_a[4] <= altsyncram_jvp3:auto_generated.q_a[4]
q_a[5] <= altsyncram_jvp3:auto_generated.q_a[5]
q_a[6] <= altsyncram_jvp3:auto_generated.q_a[6]
q_a[7] <= altsyncram_jvp3:auto_generated.q_a[7]
q_a[8] <= altsyncram_jvp3:auto_generated.q_a[8]
q_a[9] <= altsyncram_jvp3:auto_generated.q_a[9]
q_a[10] <= altsyncram_jvp3:auto_generated.q_a[10]
q_a[11] <= altsyncram_jvp3:auto_generated.q_a[11]
q_a[12] <= altsyncram_jvp3:auto_generated.q_a[12]
q_a[13] <= altsyncram_jvp3:auto_generated.q_a[13]
q_a[14] <= altsyncram_jvp3:auto_generated.q_a[14]
q_a[15] <= altsyncram_jvp3:auto_generated.q_a[15]
q_a[16] <= altsyncram_jvp3:auto_generated.q_a[16]
q_a[17] <= altsyncram_jvp3:auto_generated.q_a[17]
q_a[18] <= altsyncram_jvp3:auto_generated.q_a[18]
q_a[19] <= altsyncram_jvp3:auto_generated.q_a[19]
q_a[20] <= altsyncram_jvp3:auto_generated.q_a[20]
q_a[21] <= altsyncram_jvp3:auto_generated.q_a[21]
q_a[22] <= altsyncram_jvp3:auto_generated.q_a[22]
q_a[23] <= altsyncram_jvp3:auto_generated.q_a[23]
q_a[24] <= altsyncram_jvp3:auto_generated.q_a[24]
q_a[25] <= altsyncram_jvp3:auto_generated.q_a[25]
q_a[26] <= altsyncram_jvp3:auto_generated.q_a[26]
q_a[27] <= altsyncram_jvp3:auto_generated.q_a[27]
q_a[28] <= altsyncram_jvp3:auto_generated.q_a[28]
q_a[29] <= altsyncram_jvp3:auto_generated.q_a[29]
q_a[30] <= altsyncram_jvp3:auto_generated.q_a[30]
q_a[31] <= altsyncram_jvp3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|P3_top|IMEM:DUT_IMEM|altsyncram:altsyncram_component|altsyncram_jvp3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|P3_top|REGISTERS:DUT_REGISTERS
CLK => gen_reg:GEN_INS:0:REGX.CLK
CLK => gen_reg:GEN_INS:1:REGX.CLK
CLK => gen_reg:GEN_INS:2:REGX.CLK
CLK => gen_reg:GEN_INS:3:REGX.CLK
CLK => gen_reg:GEN_INS:4:REGX.CLK
CLK => gen_reg:GEN_INS:5:REGX.CLK
CLK => gen_reg:GEN_INS:6:REGX.CLK
CLK => gen_reg:GEN_INS:7:REGX.CLK
CLK => gen_reg:GEN_INS:8:REGX.CLK
CLK => gen_reg:GEN_INS:9:REGX.CLK
CLK => gen_reg:GEN_INS:10:REGX.CLK
CLK => gen_reg:GEN_INS:11:REGX.CLK
CLK => gen_reg:GEN_INS:12:REGX.CLK
CLK => gen_reg:GEN_INS:13:REGX.CLK
CLK => gen_reg:GEN_INS:14:REGX.CLK
CLK => gen_reg:GEN_INS:15:REGX.CLK
CLK => gen_reg:GEN_INS:16:REGX.CLK
CLK => gen_reg:GEN_INS:17:REGX.CLK
CLK => gen_reg:GEN_INS:18:REGX.CLK
CLK => gen_reg:GEN_INS:19:REGX.CLK
CLK => gen_reg:GEN_INS:20:REGX.CLK
CLK => gen_reg:GEN_INS:21:REGX.CLK
CLK => gen_reg:GEN_INS:22:REGX.CLK
CLK => gen_reg:GEN_INS:23:REGX.CLK
CLK => gen_reg:GEN_INS:24:REGX.CLK
CLK => gen_reg:GEN_INS:25:REGX.CLK
CLK => gen_reg:GEN_INS:26:REGX.CLK
CLK => gen_reg:GEN_INS:27:REGX.CLK
CLK => gen_reg:GEN_INS:28:REGX.CLK
CLK => gen_reg:GEN_INS:29:REGX.CLK
CLK => gen_reg:GEN_INS:30:REGX.CLK
CLK => gen_reg:GEN_INS:31:REGX.CLK
ReadReg1[0] => mux32:DUT_READREG1_MUX.Sel[0]
ReadReg1[1] => mux32:DUT_READREG1_MUX.Sel[1]
ReadReg1[2] => mux32:DUT_READREG1_MUX.Sel[2]
ReadReg1[3] => mux32:DUT_READREG1_MUX.Sel[3]
ReadReg1[4] => mux32:DUT_READREG1_MUX.Sel[4]
ReadReg2[0] => mux32:DUT_READREG2_MUX.Sel[0]
ReadReg2[1] => mux32:DUT_READREG2_MUX.Sel[1]
ReadReg2[2] => mux32:DUT_READREG2_MUX.Sel[2]
ReadReg2[3] => mux32:DUT_READREG2_MUX.Sel[3]
ReadReg2[4] => mux32:DUT_READREG2_MUX.Sel[4]
WriteReg[0] => decoder:DUT_DECODER.ADDR[0]
WriteReg[1] => decoder:DUT_DECODER.ADDR[1]
WriteReg[2] => decoder:DUT_DECODER.ADDR[2]
WriteReg[3] => decoder:DUT_DECODER.ADDR[3]
WriteReg[4] => decoder:DUT_DECODER.ADDR[4]
WriteData[0] => gen_reg:GEN_INS:0:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:1:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:2:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:3:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:4:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:5:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:6:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:7:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:8:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:9:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:10:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:11:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:12:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:13:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:14:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:15:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:16:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:17:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:18:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:19:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:20:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:21:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:22:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:23:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:24:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:25:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:26:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:27:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:28:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:29:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:30:REGX.REG_IN[0]
WriteData[0] => gen_reg:GEN_INS:31:REGX.REG_IN[0]
WriteData[1] => gen_reg:GEN_INS:0:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:1:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:2:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:3:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:4:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:5:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:6:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:7:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:8:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:9:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:10:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:11:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:12:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:13:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:14:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:15:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:16:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:17:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:18:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:19:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:20:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:21:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:22:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:23:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:24:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:25:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:26:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:27:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:28:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:29:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:30:REGX.REG_IN[1]
WriteData[1] => gen_reg:GEN_INS:31:REGX.REG_IN[1]
WriteData[2] => gen_reg:GEN_INS:0:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:1:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:2:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:3:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:4:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:5:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:6:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:7:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:8:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:9:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:10:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:11:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:12:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:13:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:14:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:15:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:16:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:17:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:18:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:19:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:20:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:21:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:22:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:23:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:24:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:25:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:26:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:27:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:28:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:29:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:30:REGX.REG_IN[2]
WriteData[2] => gen_reg:GEN_INS:31:REGX.REG_IN[2]
WriteData[3] => gen_reg:GEN_INS:0:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:1:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:2:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:3:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:4:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:5:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:6:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:7:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:8:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:9:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:10:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:11:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:12:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:13:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:14:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:15:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:16:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:17:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:18:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:19:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:20:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:21:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:22:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:23:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:24:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:25:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:26:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:27:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:28:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:29:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:30:REGX.REG_IN[3]
WriteData[3] => gen_reg:GEN_INS:31:REGX.REG_IN[3]
WriteData[4] => gen_reg:GEN_INS:0:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:1:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:2:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:3:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:4:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:5:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:6:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:7:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:8:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:9:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:10:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:11:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:12:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:13:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:14:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:15:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:16:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:17:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:18:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:19:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:20:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:21:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:22:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:23:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:24:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:25:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:26:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:27:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:28:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:29:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:30:REGX.REG_IN[4]
WriteData[4] => gen_reg:GEN_INS:31:REGX.REG_IN[4]
WriteData[5] => gen_reg:GEN_INS:0:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:1:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:2:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:3:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:4:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:5:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:6:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:7:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:8:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:9:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:10:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:11:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:12:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:13:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:14:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:15:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:16:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:17:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:18:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:19:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:20:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:21:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:22:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:23:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:24:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:25:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:26:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:27:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:28:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:29:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:30:REGX.REG_IN[5]
WriteData[5] => gen_reg:GEN_INS:31:REGX.REG_IN[5]
WriteData[6] => gen_reg:GEN_INS:0:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:1:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:2:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:3:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:4:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:5:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:6:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:7:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:8:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:9:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:10:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:11:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:12:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:13:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:14:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:15:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:16:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:17:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:18:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:19:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:20:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:21:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:22:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:23:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:24:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:25:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:26:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:27:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:28:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:29:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:30:REGX.REG_IN[6]
WriteData[6] => gen_reg:GEN_INS:31:REGX.REG_IN[6]
WriteData[7] => gen_reg:GEN_INS:0:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:1:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:2:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:3:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:4:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:5:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:6:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:7:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:8:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:9:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:10:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:11:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:12:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:13:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:14:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:15:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:16:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:17:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:18:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:19:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:20:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:21:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:22:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:23:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:24:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:25:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:26:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:27:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:28:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:29:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:30:REGX.REG_IN[7]
WriteData[7] => gen_reg:GEN_INS:31:REGX.REG_IN[7]
WriteData[8] => gen_reg:GEN_INS:0:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:1:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:2:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:3:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:4:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:5:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:6:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:7:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:8:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:9:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:10:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:11:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:12:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:13:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:14:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:15:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:16:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:17:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:18:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:19:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:20:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:21:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:22:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:23:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:24:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:25:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:26:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:27:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:28:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:29:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:30:REGX.REG_IN[8]
WriteData[8] => gen_reg:GEN_INS:31:REGX.REG_IN[8]
WriteData[9] => gen_reg:GEN_INS:0:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:1:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:2:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:3:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:4:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:5:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:6:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:7:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:8:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:9:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:10:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:11:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:12:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:13:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:14:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:15:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:16:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:17:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:18:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:19:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:20:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:21:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:22:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:23:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:24:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:25:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:26:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:27:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:28:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:29:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:30:REGX.REG_IN[9]
WriteData[9] => gen_reg:GEN_INS:31:REGX.REG_IN[9]
WriteData[10] => gen_reg:GEN_INS:0:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:1:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:2:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:3:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:4:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:5:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:6:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:7:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:8:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:9:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:10:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:11:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:12:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:13:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:14:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:15:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:16:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:17:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:18:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:19:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:20:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:21:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:22:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:23:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:24:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:25:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:26:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:27:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:28:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:29:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:30:REGX.REG_IN[10]
WriteData[10] => gen_reg:GEN_INS:31:REGX.REG_IN[10]
WriteData[11] => gen_reg:GEN_INS:0:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:1:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:2:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:3:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:4:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:5:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:6:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:7:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:8:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:9:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:10:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:11:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:12:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:13:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:14:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:15:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:16:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:17:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:18:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:19:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:20:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:21:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:22:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:23:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:24:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:25:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:26:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:27:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:28:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:29:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:30:REGX.REG_IN[11]
WriteData[11] => gen_reg:GEN_INS:31:REGX.REG_IN[11]
WriteData[12] => gen_reg:GEN_INS:0:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:1:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:2:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:3:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:4:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:5:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:6:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:7:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:8:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:9:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:10:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:11:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:12:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:13:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:14:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:15:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:16:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:17:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:18:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:19:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:20:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:21:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:22:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:23:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:24:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:25:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:26:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:27:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:28:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:29:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:30:REGX.REG_IN[12]
WriteData[12] => gen_reg:GEN_INS:31:REGX.REG_IN[12]
WriteData[13] => gen_reg:GEN_INS:0:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:1:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:2:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:3:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:4:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:5:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:6:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:7:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:8:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:9:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:10:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:11:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:12:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:13:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:14:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:15:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:16:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:17:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:18:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:19:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:20:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:21:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:22:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:23:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:24:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:25:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:26:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:27:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:28:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:29:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:30:REGX.REG_IN[13]
WriteData[13] => gen_reg:GEN_INS:31:REGX.REG_IN[13]
WriteData[14] => gen_reg:GEN_INS:0:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:1:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:2:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:3:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:4:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:5:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:6:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:7:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:8:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:9:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:10:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:11:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:12:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:13:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:14:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:15:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:16:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:17:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:18:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:19:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:20:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:21:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:22:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:23:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:24:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:25:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:26:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:27:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:28:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:29:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:30:REGX.REG_IN[14]
WriteData[14] => gen_reg:GEN_INS:31:REGX.REG_IN[14]
WriteData[15] => gen_reg:GEN_INS:0:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:1:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:2:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:3:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:4:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:5:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:6:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:7:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:8:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:9:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:10:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:11:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:12:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:13:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:14:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:15:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:16:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:17:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:18:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:19:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:20:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:21:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:22:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:23:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:24:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:25:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:26:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:27:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:28:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:29:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:30:REGX.REG_IN[15]
WriteData[15] => gen_reg:GEN_INS:31:REGX.REG_IN[15]
WriteData[16] => gen_reg:GEN_INS:0:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:1:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:2:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:3:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:4:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:5:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:6:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:7:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:8:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:9:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:10:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:11:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:12:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:13:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:14:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:15:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:16:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:17:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:18:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:19:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:20:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:21:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:22:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:23:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:24:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:25:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:26:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:27:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:28:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:29:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:30:REGX.REG_IN[16]
WriteData[16] => gen_reg:GEN_INS:31:REGX.REG_IN[16]
WriteData[17] => gen_reg:GEN_INS:0:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:1:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:2:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:3:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:4:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:5:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:6:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:7:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:8:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:9:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:10:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:11:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:12:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:13:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:14:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:15:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:16:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:17:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:18:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:19:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:20:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:21:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:22:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:23:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:24:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:25:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:26:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:27:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:28:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:29:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:30:REGX.REG_IN[17]
WriteData[17] => gen_reg:GEN_INS:31:REGX.REG_IN[17]
WriteData[18] => gen_reg:GEN_INS:0:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:1:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:2:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:3:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:4:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:5:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:6:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:7:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:8:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:9:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:10:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:11:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:12:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:13:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:14:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:15:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:16:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:17:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:18:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:19:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:20:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:21:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:22:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:23:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:24:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:25:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:26:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:27:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:28:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:29:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:30:REGX.REG_IN[18]
WriteData[18] => gen_reg:GEN_INS:31:REGX.REG_IN[18]
WriteData[19] => gen_reg:GEN_INS:0:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:1:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:2:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:3:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:4:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:5:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:6:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:7:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:8:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:9:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:10:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:11:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:12:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:13:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:14:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:15:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:16:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:17:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:18:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:19:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:20:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:21:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:22:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:23:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:24:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:25:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:26:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:27:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:28:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:29:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:30:REGX.REG_IN[19]
WriteData[19] => gen_reg:GEN_INS:31:REGX.REG_IN[19]
WriteData[20] => gen_reg:GEN_INS:0:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:1:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:2:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:3:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:4:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:5:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:6:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:7:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:8:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:9:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:10:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:11:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:12:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:13:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:14:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:15:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:16:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:17:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:18:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:19:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:20:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:21:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:22:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:23:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:24:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:25:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:26:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:27:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:28:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:29:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:30:REGX.REG_IN[20]
WriteData[20] => gen_reg:GEN_INS:31:REGX.REG_IN[20]
WriteData[21] => gen_reg:GEN_INS:0:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:1:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:2:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:3:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:4:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:5:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:6:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:7:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:8:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:9:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:10:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:11:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:12:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:13:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:14:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:15:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:16:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:17:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:18:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:19:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:20:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:21:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:22:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:23:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:24:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:25:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:26:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:27:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:28:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:29:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:30:REGX.REG_IN[21]
WriteData[21] => gen_reg:GEN_INS:31:REGX.REG_IN[21]
WriteData[22] => gen_reg:GEN_INS:0:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:1:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:2:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:3:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:4:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:5:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:6:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:7:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:8:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:9:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:10:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:11:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:12:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:13:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:14:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:15:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:16:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:17:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:18:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:19:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:20:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:21:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:22:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:23:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:24:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:25:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:26:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:27:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:28:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:29:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:30:REGX.REG_IN[22]
WriteData[22] => gen_reg:GEN_INS:31:REGX.REG_IN[22]
WriteData[23] => gen_reg:GEN_INS:0:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:1:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:2:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:3:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:4:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:5:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:6:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:7:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:8:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:9:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:10:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:11:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:12:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:13:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:14:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:15:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:16:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:17:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:18:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:19:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:20:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:21:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:22:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:23:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:24:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:25:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:26:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:27:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:28:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:29:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:30:REGX.REG_IN[23]
WriteData[23] => gen_reg:GEN_INS:31:REGX.REG_IN[23]
WriteData[24] => gen_reg:GEN_INS:0:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:1:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:2:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:3:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:4:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:5:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:6:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:7:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:8:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:9:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:10:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:11:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:12:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:13:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:14:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:15:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:16:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:17:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:18:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:19:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:20:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:21:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:22:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:23:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:24:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:25:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:26:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:27:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:28:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:29:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:30:REGX.REG_IN[24]
WriteData[24] => gen_reg:GEN_INS:31:REGX.REG_IN[24]
WriteData[25] => gen_reg:GEN_INS:0:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:1:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:2:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:3:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:4:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:5:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:6:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:7:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:8:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:9:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:10:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:11:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:12:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:13:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:14:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:15:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:16:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:17:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:18:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:19:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:20:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:21:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:22:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:23:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:24:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:25:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:26:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:27:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:28:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:29:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:30:REGX.REG_IN[25]
WriteData[25] => gen_reg:GEN_INS:31:REGX.REG_IN[25]
WriteData[26] => gen_reg:GEN_INS:0:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:1:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:2:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:3:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:4:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:5:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:6:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:7:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:8:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:9:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:10:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:11:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:12:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:13:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:14:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:15:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:16:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:17:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:18:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:19:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:20:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:21:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:22:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:23:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:24:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:25:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:26:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:27:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:28:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:29:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:30:REGX.REG_IN[26]
WriteData[26] => gen_reg:GEN_INS:31:REGX.REG_IN[26]
WriteData[27] => gen_reg:GEN_INS:0:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:1:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:2:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:3:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:4:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:5:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:6:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:7:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:8:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:9:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:10:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:11:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:12:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:13:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:14:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:15:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:16:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:17:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:18:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:19:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:20:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:21:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:22:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:23:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:24:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:25:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:26:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:27:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:28:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:29:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:30:REGX.REG_IN[27]
WriteData[27] => gen_reg:GEN_INS:31:REGX.REG_IN[27]
WriteData[28] => gen_reg:GEN_INS:0:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:1:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:2:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:3:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:4:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:5:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:6:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:7:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:8:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:9:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:10:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:11:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:12:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:13:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:14:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:15:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:16:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:17:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:18:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:19:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:20:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:21:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:22:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:23:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:24:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:25:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:26:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:27:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:28:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:29:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:30:REGX.REG_IN[28]
WriteData[28] => gen_reg:GEN_INS:31:REGX.REG_IN[28]
WriteData[29] => gen_reg:GEN_INS:0:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:1:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:2:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:3:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:4:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:5:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:6:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:7:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:8:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:9:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:10:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:11:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:12:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:13:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:14:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:15:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:16:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:17:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:18:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:19:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:20:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:21:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:22:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:23:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:24:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:25:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:26:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:27:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:28:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:29:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:30:REGX.REG_IN[29]
WriteData[29] => gen_reg:GEN_INS:31:REGX.REG_IN[29]
WriteData[30] => gen_reg:GEN_INS:0:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:1:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:2:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:3:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:4:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:5:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:6:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:7:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:8:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:9:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:10:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:11:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:12:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:13:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:14:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:15:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:16:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:17:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:18:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:19:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:20:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:21:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:22:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:23:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:24:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:25:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:26:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:27:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:28:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:29:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:30:REGX.REG_IN[30]
WriteData[30] => gen_reg:GEN_INS:31:REGX.REG_IN[30]
WriteData[31] => gen_reg:GEN_INS:0:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:1:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:2:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:3:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:4:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:5:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:6:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:7:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:8:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:9:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:10:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:11:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:12:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:13:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:14:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:15:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:16:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:17:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:18:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:19:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:20:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:21:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:22:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:23:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:24:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:25:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:26:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:27:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:28:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:29:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:30:REGX.REG_IN[31]
WriteData[31] => gen_reg:GEN_INS:31:REGX.REG_IN[31]
RegWrite => and2bit:GEN_INS:0:ANDX.IN1
RegWrite => and2bit:GEN_INS:1:ANDX.IN1
RegWrite => and2bit:GEN_INS:2:ANDX.IN1
RegWrite => and2bit:GEN_INS:3:ANDX.IN1
RegWrite => and2bit:GEN_INS:4:ANDX.IN1
RegWrite => and2bit:GEN_INS:5:ANDX.IN1
RegWrite => and2bit:GEN_INS:6:ANDX.IN1
RegWrite => and2bit:GEN_INS:7:ANDX.IN1
RegWrite => and2bit:GEN_INS:8:ANDX.IN1
RegWrite => and2bit:GEN_INS:9:ANDX.IN1
RegWrite => and2bit:GEN_INS:10:ANDX.IN1
RegWrite => and2bit:GEN_INS:11:ANDX.IN1
RegWrite => and2bit:GEN_INS:12:ANDX.IN1
RegWrite => and2bit:GEN_INS:13:ANDX.IN1
RegWrite => and2bit:GEN_INS:14:ANDX.IN1
RegWrite => and2bit:GEN_INS:15:ANDX.IN1
RegWrite => and2bit:GEN_INS:16:ANDX.IN1
RegWrite => and2bit:GEN_INS:17:ANDX.IN1
RegWrite => and2bit:GEN_INS:18:ANDX.IN1
RegWrite => and2bit:GEN_INS:19:ANDX.IN1
RegWrite => and2bit:GEN_INS:20:ANDX.IN1
RegWrite => and2bit:GEN_INS:21:ANDX.IN1
RegWrite => and2bit:GEN_INS:22:ANDX.IN1
RegWrite => and2bit:GEN_INS:23:ANDX.IN1
RegWrite => and2bit:GEN_INS:24:ANDX.IN1
RegWrite => and2bit:GEN_INS:25:ANDX.IN1
RegWrite => and2bit:GEN_INS:26:ANDX.IN1
RegWrite => and2bit:GEN_INS:27:ANDX.IN1
RegWrite => and2bit:GEN_INS:28:ANDX.IN1
RegWrite => and2bit:GEN_INS:29:ANDX.IN1
RegWrite => and2bit:GEN_INS:30:ANDX.IN1
RegWrite => and2bit:GEN_INS:31:ANDX.IN1
ReadData1[0] <= mux32:DUT_READREG1_MUX.MUX_OUT[0]
ReadData1[1] <= mux32:DUT_READREG1_MUX.MUX_OUT[1]
ReadData1[2] <= mux32:DUT_READREG1_MUX.MUX_OUT[2]
ReadData1[3] <= mux32:DUT_READREG1_MUX.MUX_OUT[3]
ReadData1[4] <= mux32:DUT_READREG1_MUX.MUX_OUT[4]
ReadData1[5] <= mux32:DUT_READREG1_MUX.MUX_OUT[5]
ReadData1[6] <= mux32:DUT_READREG1_MUX.MUX_OUT[6]
ReadData1[7] <= mux32:DUT_READREG1_MUX.MUX_OUT[7]
ReadData1[8] <= mux32:DUT_READREG1_MUX.MUX_OUT[8]
ReadData1[9] <= mux32:DUT_READREG1_MUX.MUX_OUT[9]
ReadData1[10] <= mux32:DUT_READREG1_MUX.MUX_OUT[10]
ReadData1[11] <= mux32:DUT_READREG1_MUX.MUX_OUT[11]
ReadData1[12] <= mux32:DUT_READREG1_MUX.MUX_OUT[12]
ReadData1[13] <= mux32:DUT_READREG1_MUX.MUX_OUT[13]
ReadData1[14] <= mux32:DUT_READREG1_MUX.MUX_OUT[14]
ReadData1[15] <= mux32:DUT_READREG1_MUX.MUX_OUT[15]
ReadData1[16] <= mux32:DUT_READREG1_MUX.MUX_OUT[16]
ReadData1[17] <= mux32:DUT_READREG1_MUX.MUX_OUT[17]
ReadData1[18] <= mux32:DUT_READREG1_MUX.MUX_OUT[18]
ReadData1[19] <= mux32:DUT_READREG1_MUX.MUX_OUT[19]
ReadData1[20] <= mux32:DUT_READREG1_MUX.MUX_OUT[20]
ReadData1[21] <= mux32:DUT_READREG1_MUX.MUX_OUT[21]
ReadData1[22] <= mux32:DUT_READREG1_MUX.MUX_OUT[22]
ReadData1[23] <= mux32:DUT_READREG1_MUX.MUX_OUT[23]
ReadData1[24] <= mux32:DUT_READREG1_MUX.MUX_OUT[24]
ReadData1[25] <= mux32:DUT_READREG1_MUX.MUX_OUT[25]
ReadData1[26] <= mux32:DUT_READREG1_MUX.MUX_OUT[26]
ReadData1[27] <= mux32:DUT_READREG1_MUX.MUX_OUT[27]
ReadData1[28] <= mux32:DUT_READREG1_MUX.MUX_OUT[28]
ReadData1[29] <= mux32:DUT_READREG1_MUX.MUX_OUT[29]
ReadData1[30] <= mux32:DUT_READREG1_MUX.MUX_OUT[30]
ReadData1[31] <= mux32:DUT_READREG1_MUX.MUX_OUT[31]
ReadData2[0] <= mux32:DUT_READREG2_MUX.MUX_OUT[0]
ReadData2[1] <= mux32:DUT_READREG2_MUX.MUX_OUT[1]
ReadData2[2] <= mux32:DUT_READREG2_MUX.MUX_OUT[2]
ReadData2[3] <= mux32:DUT_READREG2_MUX.MUX_OUT[3]
ReadData2[4] <= mux32:DUT_READREG2_MUX.MUX_OUT[4]
ReadData2[5] <= mux32:DUT_READREG2_MUX.MUX_OUT[5]
ReadData2[6] <= mux32:DUT_READREG2_MUX.MUX_OUT[6]
ReadData2[7] <= mux32:DUT_READREG2_MUX.MUX_OUT[7]
ReadData2[8] <= mux32:DUT_READREG2_MUX.MUX_OUT[8]
ReadData2[9] <= mux32:DUT_READREG2_MUX.MUX_OUT[9]
ReadData2[10] <= mux32:DUT_READREG2_MUX.MUX_OUT[10]
ReadData2[11] <= mux32:DUT_READREG2_MUX.MUX_OUT[11]
ReadData2[12] <= mux32:DUT_READREG2_MUX.MUX_OUT[12]
ReadData2[13] <= mux32:DUT_READREG2_MUX.MUX_OUT[13]
ReadData2[14] <= mux32:DUT_READREG2_MUX.MUX_OUT[14]
ReadData2[15] <= mux32:DUT_READREG2_MUX.MUX_OUT[15]
ReadData2[16] <= mux32:DUT_READREG2_MUX.MUX_OUT[16]
ReadData2[17] <= mux32:DUT_READREG2_MUX.MUX_OUT[17]
ReadData2[18] <= mux32:DUT_READREG2_MUX.MUX_OUT[18]
ReadData2[19] <= mux32:DUT_READREG2_MUX.MUX_OUT[19]
ReadData2[20] <= mux32:DUT_READREG2_MUX.MUX_OUT[20]
ReadData2[21] <= mux32:DUT_READREG2_MUX.MUX_OUT[21]
ReadData2[22] <= mux32:DUT_READREG2_MUX.MUX_OUT[22]
ReadData2[23] <= mux32:DUT_READREG2_MUX.MUX_OUT[23]
ReadData2[24] <= mux32:DUT_READREG2_MUX.MUX_OUT[24]
ReadData2[25] <= mux32:DUT_READREG2_MUX.MUX_OUT[25]
ReadData2[26] <= mux32:DUT_READREG2_MUX.MUX_OUT[26]
ReadData2[27] <= mux32:DUT_READREG2_MUX.MUX_OUT[27]
ReadData2[28] <= mux32:DUT_READREG2_MUX.MUX_OUT[28]
ReadData2[29] <= mux32:DUT_READREG2_MUX.MUX_OUT[29]
ReadData2[30] <= mux32:DUT_READREG2_MUX.MUX_OUT[30]
ReadData2[31] <= mux32:DUT_READREG2_MUX.MUX_OUT[31]


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:0:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:0:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:1:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:1:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:2:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:2:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:3:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:3:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:4:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:4:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:5:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:5:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:6:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:6:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:7:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:7:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:8:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:8:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:9:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:9:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:10:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:10:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:11:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:11:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:12:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:12:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:13:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:13:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:14:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:14:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:15:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:15:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:16:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:16:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:17:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:17:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:18:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:18:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:19:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:19:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:20:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:20:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:21:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:21:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:22:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:22:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:23:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:23:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:24:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:24:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:25:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:25:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:26:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:26:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:27:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:27:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:28:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:28:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:29:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:29:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:30:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:30:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|AND2BIT:\GEN_INS:31:ANDX
IN1 => Z.IN0
IN2 => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:31:REGX
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[12]~reg0.CLK
CLK => REG_OUT[13]~reg0.CLK
CLK => REG_OUT[14]~reg0.CLK
CLK => REG_OUT[15]~reg0.CLK
CLK => REG_OUT[16]~reg0.CLK
CLK => REG_OUT[17]~reg0.CLK
CLK => REG_OUT[18]~reg0.CLK
CLK => REG_OUT[19]~reg0.CLK
CLK => REG_OUT[20]~reg0.CLK
CLK => REG_OUT[21]~reg0.CLK
CLK => REG_OUT[22]~reg0.CLK
CLK => REG_OUT[23]~reg0.CLK
CLK => REG_OUT[24]~reg0.CLK
CLK => REG_OUT[25]~reg0.CLK
CLK => REG_OUT[26]~reg0.CLK
CLK => REG_OUT[27]~reg0.CLK
CLK => REG_OUT[28]~reg0.CLK
CLK => REG_OUT[29]~reg0.CLK
CLK => REG_OUT[30]~reg0.CLK
CLK => REG_OUT[31]~reg0.CLK
RegWrite => REG_OUT[0]~reg0.ENA
RegWrite => REG_OUT[1]~reg0.ENA
RegWrite => REG_OUT[2]~reg0.ENA
RegWrite => REG_OUT[3]~reg0.ENA
RegWrite => REG_OUT[4]~reg0.ENA
RegWrite => REG_OUT[5]~reg0.ENA
RegWrite => REG_OUT[6]~reg0.ENA
RegWrite => REG_OUT[7]~reg0.ENA
RegWrite => REG_OUT[8]~reg0.ENA
RegWrite => REG_OUT[9]~reg0.ENA
RegWrite => REG_OUT[10]~reg0.ENA
RegWrite => REG_OUT[11]~reg0.ENA
RegWrite => REG_OUT[12]~reg0.ENA
RegWrite => REG_OUT[13]~reg0.ENA
RegWrite => REG_OUT[14]~reg0.ENA
RegWrite => REG_OUT[15]~reg0.ENA
RegWrite => REG_OUT[16]~reg0.ENA
RegWrite => REG_OUT[17]~reg0.ENA
RegWrite => REG_OUT[18]~reg0.ENA
RegWrite => REG_OUT[19]~reg0.ENA
RegWrite => REG_OUT[20]~reg0.ENA
RegWrite => REG_OUT[21]~reg0.ENA
RegWrite => REG_OUT[22]~reg0.ENA
RegWrite => REG_OUT[23]~reg0.ENA
RegWrite => REG_OUT[24]~reg0.ENA
RegWrite => REG_OUT[25]~reg0.ENA
RegWrite => REG_OUT[26]~reg0.ENA
RegWrite => REG_OUT[27]~reg0.ENA
RegWrite => REG_OUT[28]~reg0.ENA
RegWrite => REG_OUT[29]~reg0.ENA
RegWrite => REG_OUT[30]~reg0.ENA
RegWrite => REG_OUT[31]~reg0.ENA
REG_IN[0] => REG_OUT[0]~reg0.DATAIN
REG_IN[1] => REG_OUT[1]~reg0.DATAIN
REG_IN[2] => REG_OUT[2]~reg0.DATAIN
REG_IN[3] => REG_OUT[3]~reg0.DATAIN
REG_IN[4] => REG_OUT[4]~reg0.DATAIN
REG_IN[5] => REG_OUT[5]~reg0.DATAIN
REG_IN[6] => REG_OUT[6]~reg0.DATAIN
REG_IN[7] => REG_OUT[7]~reg0.DATAIN
REG_IN[8] => REG_OUT[8]~reg0.DATAIN
REG_IN[9] => REG_OUT[9]~reg0.DATAIN
REG_IN[10] => REG_OUT[10]~reg0.DATAIN
REG_IN[11] => REG_OUT[11]~reg0.DATAIN
REG_IN[12] => REG_OUT[12]~reg0.DATAIN
REG_IN[13] => REG_OUT[13]~reg0.DATAIN
REG_IN[14] => REG_OUT[14]~reg0.DATAIN
REG_IN[15] => REG_OUT[15]~reg0.DATAIN
REG_IN[16] => REG_OUT[16]~reg0.DATAIN
REG_IN[17] => REG_OUT[17]~reg0.DATAIN
REG_IN[18] => REG_OUT[18]~reg0.DATAIN
REG_IN[19] => REG_OUT[19]~reg0.DATAIN
REG_IN[20] => REG_OUT[20]~reg0.DATAIN
REG_IN[21] => REG_OUT[21]~reg0.DATAIN
REG_IN[22] => REG_OUT[22]~reg0.DATAIN
REG_IN[23] => REG_OUT[23]~reg0.DATAIN
REG_IN[24] => REG_OUT[24]~reg0.DATAIN
REG_IN[25] => REG_OUT[25]~reg0.DATAIN
REG_IN[26] => REG_OUT[26]~reg0.DATAIN
REG_IN[27] => REG_OUT[27]~reg0.DATAIN
REG_IN[28] => REG_OUT[28]~reg0.DATAIN
REG_IN[29] => REG_OUT[29]~reg0.DATAIN
REG_IN[30] => REG_OUT[30]~reg0.DATAIN
REG_IN[31] => REG_OUT[31]~reg0.DATAIN
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[16] <= REG_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[17] <= REG_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[18] <= REG_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[19] <= REG_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[20] <= REG_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[21] <= REG_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[22] <= REG_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[23] <= REG_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[24] <= REG_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[25] <= REG_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[26] <= REG_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[27] <= REG_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[28] <= REG_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[29] <= REG_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[30] <= REG_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[31] <= REG_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|MUX32:DUT_READREG1_MUX
Sel[0] => Mux0.IN4
Sel[0] => Mux1.IN4
Sel[0] => Mux2.IN4
Sel[0] => Mux3.IN4
Sel[0] => Mux4.IN4
Sel[0] => Mux5.IN4
Sel[0] => Mux6.IN4
Sel[0] => Mux7.IN4
Sel[0] => Mux8.IN4
Sel[0] => Mux9.IN4
Sel[0] => Mux10.IN4
Sel[0] => Mux11.IN4
Sel[0] => Mux12.IN4
Sel[0] => Mux13.IN4
Sel[0] => Mux14.IN4
Sel[0] => Mux15.IN4
Sel[0] => Mux16.IN4
Sel[0] => Mux17.IN4
Sel[0] => Mux18.IN4
Sel[0] => Mux19.IN4
Sel[0] => Mux20.IN4
Sel[0] => Mux21.IN4
Sel[0] => Mux22.IN4
Sel[0] => Mux23.IN4
Sel[0] => Mux24.IN4
Sel[0] => Mux25.IN4
Sel[0] => Mux26.IN4
Sel[0] => Mux27.IN4
Sel[0] => Mux28.IN4
Sel[0] => Mux29.IN4
Sel[0] => Mux30.IN4
Sel[0] => Mux31.IN4
Sel[1] => Mux0.IN3
Sel[1] => Mux1.IN3
Sel[1] => Mux2.IN3
Sel[1] => Mux3.IN3
Sel[1] => Mux4.IN3
Sel[1] => Mux5.IN3
Sel[1] => Mux6.IN3
Sel[1] => Mux7.IN3
Sel[1] => Mux8.IN3
Sel[1] => Mux9.IN3
Sel[1] => Mux10.IN3
Sel[1] => Mux11.IN3
Sel[1] => Mux12.IN3
Sel[1] => Mux13.IN3
Sel[1] => Mux14.IN3
Sel[1] => Mux15.IN3
Sel[1] => Mux16.IN3
Sel[1] => Mux17.IN3
Sel[1] => Mux18.IN3
Sel[1] => Mux19.IN3
Sel[1] => Mux20.IN3
Sel[1] => Mux21.IN3
Sel[1] => Mux22.IN3
Sel[1] => Mux23.IN3
Sel[1] => Mux24.IN3
Sel[1] => Mux25.IN3
Sel[1] => Mux26.IN3
Sel[1] => Mux27.IN3
Sel[1] => Mux28.IN3
Sel[1] => Mux29.IN3
Sel[1] => Mux30.IN3
Sel[1] => Mux31.IN3
Sel[2] => Mux0.IN2
Sel[2] => Mux1.IN2
Sel[2] => Mux2.IN2
Sel[2] => Mux3.IN2
Sel[2] => Mux4.IN2
Sel[2] => Mux5.IN2
Sel[2] => Mux6.IN2
Sel[2] => Mux7.IN2
Sel[2] => Mux8.IN2
Sel[2] => Mux9.IN2
Sel[2] => Mux10.IN2
Sel[2] => Mux11.IN2
Sel[2] => Mux12.IN2
Sel[2] => Mux13.IN2
Sel[2] => Mux14.IN2
Sel[2] => Mux15.IN2
Sel[2] => Mux16.IN2
Sel[2] => Mux17.IN2
Sel[2] => Mux18.IN2
Sel[2] => Mux19.IN2
Sel[2] => Mux20.IN2
Sel[2] => Mux21.IN2
Sel[2] => Mux22.IN2
Sel[2] => Mux23.IN2
Sel[2] => Mux24.IN2
Sel[2] => Mux25.IN2
Sel[2] => Mux26.IN2
Sel[2] => Mux27.IN2
Sel[2] => Mux28.IN2
Sel[2] => Mux29.IN2
Sel[2] => Mux30.IN2
Sel[2] => Mux31.IN2
Sel[3] => Mux0.IN1
Sel[3] => Mux1.IN1
Sel[3] => Mux2.IN1
Sel[3] => Mux3.IN1
Sel[3] => Mux4.IN1
Sel[3] => Mux5.IN1
Sel[3] => Mux6.IN1
Sel[3] => Mux7.IN1
Sel[3] => Mux8.IN1
Sel[3] => Mux9.IN1
Sel[3] => Mux10.IN1
Sel[3] => Mux11.IN1
Sel[3] => Mux12.IN1
Sel[3] => Mux13.IN1
Sel[3] => Mux14.IN1
Sel[3] => Mux15.IN1
Sel[3] => Mux16.IN1
Sel[3] => Mux17.IN1
Sel[3] => Mux18.IN1
Sel[3] => Mux19.IN1
Sel[3] => Mux20.IN1
Sel[3] => Mux21.IN1
Sel[3] => Mux22.IN1
Sel[3] => Mux23.IN1
Sel[3] => Mux24.IN1
Sel[3] => Mux25.IN1
Sel[3] => Mux26.IN1
Sel[3] => Mux27.IN1
Sel[3] => Mux28.IN1
Sel[3] => Mux29.IN1
Sel[3] => Mux30.IN1
Sel[3] => Mux31.IN1
Sel[4] => Mux0.IN0
Sel[4] => Mux1.IN0
Sel[4] => Mux2.IN0
Sel[4] => Mux3.IN0
Sel[4] => Mux4.IN0
Sel[4] => Mux5.IN0
Sel[4] => Mux6.IN0
Sel[4] => Mux7.IN0
Sel[4] => Mux8.IN0
Sel[4] => Mux9.IN0
Sel[4] => Mux10.IN0
Sel[4] => Mux11.IN0
Sel[4] => Mux12.IN0
Sel[4] => Mux13.IN0
Sel[4] => Mux14.IN0
Sel[4] => Mux15.IN0
Sel[4] => Mux16.IN0
Sel[4] => Mux17.IN0
Sel[4] => Mux18.IN0
Sel[4] => Mux19.IN0
Sel[4] => Mux20.IN0
Sel[4] => Mux21.IN0
Sel[4] => Mux22.IN0
Sel[4] => Mux23.IN0
Sel[4] => Mux24.IN0
Sel[4] => Mux25.IN0
Sel[4] => Mux26.IN0
Sel[4] => Mux27.IN0
Sel[4] => Mux28.IN0
Sel[4] => Mux29.IN0
Sel[4] => Mux30.IN0
Sel[4] => Mux31.IN0
IN1[0] => Mux31.IN5
IN1[1] => Mux30.IN5
IN1[2] => Mux29.IN5
IN1[3] => Mux28.IN5
IN1[4] => Mux27.IN5
IN1[5] => Mux26.IN5
IN1[6] => Mux25.IN5
IN1[7] => Mux24.IN5
IN1[8] => Mux23.IN5
IN1[9] => Mux22.IN5
IN1[10] => Mux21.IN5
IN1[11] => Mux20.IN5
IN1[12] => Mux19.IN5
IN1[13] => Mux18.IN5
IN1[14] => Mux17.IN5
IN1[15] => Mux16.IN5
IN1[16] => Mux15.IN5
IN1[17] => Mux14.IN5
IN1[18] => Mux13.IN5
IN1[19] => Mux12.IN5
IN1[20] => Mux11.IN5
IN1[21] => Mux10.IN5
IN1[22] => Mux9.IN5
IN1[23] => Mux8.IN5
IN1[24] => Mux7.IN5
IN1[25] => Mux6.IN5
IN1[26] => Mux5.IN5
IN1[27] => Mux4.IN5
IN1[28] => Mux3.IN5
IN1[29] => Mux2.IN5
IN1[30] => Mux1.IN5
IN1[31] => Mux0.IN5
IN2[0] => Mux31.IN6
IN2[1] => Mux30.IN6
IN2[2] => Mux29.IN6
IN2[3] => Mux28.IN6
IN2[4] => Mux27.IN6
IN2[5] => Mux26.IN6
IN2[6] => Mux25.IN6
IN2[7] => Mux24.IN6
IN2[8] => Mux23.IN6
IN2[9] => Mux22.IN6
IN2[10] => Mux21.IN6
IN2[11] => Mux20.IN6
IN2[12] => Mux19.IN6
IN2[13] => Mux18.IN6
IN2[14] => Mux17.IN6
IN2[15] => Mux16.IN6
IN2[16] => Mux15.IN6
IN2[17] => Mux14.IN6
IN2[18] => Mux13.IN6
IN2[19] => Mux12.IN6
IN2[20] => Mux11.IN6
IN2[21] => Mux10.IN6
IN2[22] => Mux9.IN6
IN2[23] => Mux8.IN6
IN2[24] => Mux7.IN6
IN2[25] => Mux6.IN6
IN2[26] => Mux5.IN6
IN2[27] => Mux4.IN6
IN2[28] => Mux3.IN6
IN2[29] => Mux2.IN6
IN2[30] => Mux1.IN6
IN2[31] => Mux0.IN6
IN3[0] => Mux31.IN7
IN3[1] => Mux30.IN7
IN3[2] => Mux29.IN7
IN3[3] => Mux28.IN7
IN3[4] => Mux27.IN7
IN3[5] => Mux26.IN7
IN3[6] => Mux25.IN7
IN3[7] => Mux24.IN7
IN3[8] => Mux23.IN7
IN3[9] => Mux22.IN7
IN3[10] => Mux21.IN7
IN3[11] => Mux20.IN7
IN3[12] => Mux19.IN7
IN3[13] => Mux18.IN7
IN3[14] => Mux17.IN7
IN3[15] => Mux16.IN7
IN3[16] => Mux15.IN7
IN3[17] => Mux14.IN7
IN3[18] => Mux13.IN7
IN3[19] => Mux12.IN7
IN3[20] => Mux11.IN7
IN3[21] => Mux10.IN7
IN3[22] => Mux9.IN7
IN3[23] => Mux8.IN7
IN3[24] => Mux7.IN7
IN3[25] => Mux6.IN7
IN3[26] => Mux5.IN7
IN3[27] => Mux4.IN7
IN3[28] => Mux3.IN7
IN3[29] => Mux2.IN7
IN3[30] => Mux1.IN7
IN3[31] => Mux0.IN7
IN4[0] => Mux31.IN8
IN4[1] => Mux30.IN8
IN4[2] => Mux29.IN8
IN4[3] => Mux28.IN8
IN4[4] => Mux27.IN8
IN4[5] => Mux26.IN8
IN4[6] => Mux25.IN8
IN4[7] => Mux24.IN8
IN4[8] => Mux23.IN8
IN4[9] => Mux22.IN8
IN4[10] => Mux21.IN8
IN4[11] => Mux20.IN8
IN4[12] => Mux19.IN8
IN4[13] => Mux18.IN8
IN4[14] => Mux17.IN8
IN4[15] => Mux16.IN8
IN4[16] => Mux15.IN8
IN4[17] => Mux14.IN8
IN4[18] => Mux13.IN8
IN4[19] => Mux12.IN8
IN4[20] => Mux11.IN8
IN4[21] => Mux10.IN8
IN4[22] => Mux9.IN8
IN4[23] => Mux8.IN8
IN4[24] => Mux7.IN8
IN4[25] => Mux6.IN8
IN4[26] => Mux5.IN8
IN4[27] => Mux4.IN8
IN4[28] => Mux3.IN8
IN4[29] => Mux2.IN8
IN4[30] => Mux1.IN8
IN4[31] => Mux0.IN8
IN5[0] => Mux31.IN9
IN5[1] => Mux30.IN9
IN5[2] => Mux29.IN9
IN5[3] => Mux28.IN9
IN5[4] => Mux27.IN9
IN5[5] => Mux26.IN9
IN5[6] => Mux25.IN9
IN5[7] => Mux24.IN9
IN5[8] => Mux23.IN9
IN5[9] => Mux22.IN9
IN5[10] => Mux21.IN9
IN5[11] => Mux20.IN9
IN5[12] => Mux19.IN9
IN5[13] => Mux18.IN9
IN5[14] => Mux17.IN9
IN5[15] => Mux16.IN9
IN5[16] => Mux15.IN9
IN5[17] => Mux14.IN9
IN5[18] => Mux13.IN9
IN5[19] => Mux12.IN9
IN5[20] => Mux11.IN9
IN5[21] => Mux10.IN9
IN5[22] => Mux9.IN9
IN5[23] => Mux8.IN9
IN5[24] => Mux7.IN9
IN5[25] => Mux6.IN9
IN5[26] => Mux5.IN9
IN5[27] => Mux4.IN9
IN5[28] => Mux3.IN9
IN5[29] => Mux2.IN9
IN5[30] => Mux1.IN9
IN5[31] => Mux0.IN9
IN6[0] => Mux31.IN10
IN6[1] => Mux30.IN10
IN6[2] => Mux29.IN10
IN6[3] => Mux28.IN10
IN6[4] => Mux27.IN10
IN6[5] => Mux26.IN10
IN6[6] => Mux25.IN10
IN6[7] => Mux24.IN10
IN6[8] => Mux23.IN10
IN6[9] => Mux22.IN10
IN6[10] => Mux21.IN10
IN6[11] => Mux20.IN10
IN6[12] => Mux19.IN10
IN6[13] => Mux18.IN10
IN6[14] => Mux17.IN10
IN6[15] => Mux16.IN10
IN6[16] => Mux15.IN10
IN6[17] => Mux14.IN10
IN6[18] => Mux13.IN10
IN6[19] => Mux12.IN10
IN6[20] => Mux11.IN10
IN6[21] => Mux10.IN10
IN6[22] => Mux9.IN10
IN6[23] => Mux8.IN10
IN6[24] => Mux7.IN10
IN6[25] => Mux6.IN10
IN6[26] => Mux5.IN10
IN6[27] => Mux4.IN10
IN6[28] => Mux3.IN10
IN6[29] => Mux2.IN10
IN6[30] => Mux1.IN10
IN6[31] => Mux0.IN10
IN7[0] => Mux31.IN11
IN7[1] => Mux30.IN11
IN7[2] => Mux29.IN11
IN7[3] => Mux28.IN11
IN7[4] => Mux27.IN11
IN7[5] => Mux26.IN11
IN7[6] => Mux25.IN11
IN7[7] => Mux24.IN11
IN7[8] => Mux23.IN11
IN7[9] => Mux22.IN11
IN7[10] => Mux21.IN11
IN7[11] => Mux20.IN11
IN7[12] => Mux19.IN11
IN7[13] => Mux18.IN11
IN7[14] => Mux17.IN11
IN7[15] => Mux16.IN11
IN7[16] => Mux15.IN11
IN7[17] => Mux14.IN11
IN7[18] => Mux13.IN11
IN7[19] => Mux12.IN11
IN7[20] => Mux11.IN11
IN7[21] => Mux10.IN11
IN7[22] => Mux9.IN11
IN7[23] => Mux8.IN11
IN7[24] => Mux7.IN11
IN7[25] => Mux6.IN11
IN7[26] => Mux5.IN11
IN7[27] => Mux4.IN11
IN7[28] => Mux3.IN11
IN7[29] => Mux2.IN11
IN7[30] => Mux1.IN11
IN7[31] => Mux0.IN11
IN8[0] => Mux31.IN12
IN8[1] => Mux30.IN12
IN8[2] => Mux29.IN12
IN8[3] => Mux28.IN12
IN8[4] => Mux27.IN12
IN8[5] => Mux26.IN12
IN8[6] => Mux25.IN12
IN8[7] => Mux24.IN12
IN8[8] => Mux23.IN12
IN8[9] => Mux22.IN12
IN8[10] => Mux21.IN12
IN8[11] => Mux20.IN12
IN8[12] => Mux19.IN12
IN8[13] => Mux18.IN12
IN8[14] => Mux17.IN12
IN8[15] => Mux16.IN12
IN8[16] => Mux15.IN12
IN8[17] => Mux14.IN12
IN8[18] => Mux13.IN12
IN8[19] => Mux12.IN12
IN8[20] => Mux11.IN12
IN8[21] => Mux10.IN12
IN8[22] => Mux9.IN12
IN8[23] => Mux8.IN12
IN8[24] => Mux7.IN12
IN8[25] => Mux6.IN12
IN8[26] => Mux5.IN12
IN8[27] => Mux4.IN12
IN8[28] => Mux3.IN12
IN8[29] => Mux2.IN12
IN8[30] => Mux1.IN12
IN8[31] => Mux0.IN12
IN9[0] => Mux31.IN13
IN9[1] => Mux30.IN13
IN9[2] => Mux29.IN13
IN9[3] => Mux28.IN13
IN9[4] => Mux27.IN13
IN9[5] => Mux26.IN13
IN9[6] => Mux25.IN13
IN9[7] => Mux24.IN13
IN9[8] => Mux23.IN13
IN9[9] => Mux22.IN13
IN9[10] => Mux21.IN13
IN9[11] => Mux20.IN13
IN9[12] => Mux19.IN13
IN9[13] => Mux18.IN13
IN9[14] => Mux17.IN13
IN9[15] => Mux16.IN13
IN9[16] => Mux15.IN13
IN9[17] => Mux14.IN13
IN9[18] => Mux13.IN13
IN9[19] => Mux12.IN13
IN9[20] => Mux11.IN13
IN9[21] => Mux10.IN13
IN9[22] => Mux9.IN13
IN9[23] => Mux8.IN13
IN9[24] => Mux7.IN13
IN9[25] => Mux6.IN13
IN9[26] => Mux5.IN13
IN9[27] => Mux4.IN13
IN9[28] => Mux3.IN13
IN9[29] => Mux2.IN13
IN9[30] => Mux1.IN13
IN9[31] => Mux0.IN13
IN10[0] => Mux31.IN14
IN10[1] => Mux30.IN14
IN10[2] => Mux29.IN14
IN10[3] => Mux28.IN14
IN10[4] => Mux27.IN14
IN10[5] => Mux26.IN14
IN10[6] => Mux25.IN14
IN10[7] => Mux24.IN14
IN10[8] => Mux23.IN14
IN10[9] => Mux22.IN14
IN10[10] => Mux21.IN14
IN10[11] => Mux20.IN14
IN10[12] => Mux19.IN14
IN10[13] => Mux18.IN14
IN10[14] => Mux17.IN14
IN10[15] => Mux16.IN14
IN10[16] => Mux15.IN14
IN10[17] => Mux14.IN14
IN10[18] => Mux13.IN14
IN10[19] => Mux12.IN14
IN10[20] => Mux11.IN14
IN10[21] => Mux10.IN14
IN10[22] => Mux9.IN14
IN10[23] => Mux8.IN14
IN10[24] => Mux7.IN14
IN10[25] => Mux6.IN14
IN10[26] => Mux5.IN14
IN10[27] => Mux4.IN14
IN10[28] => Mux3.IN14
IN10[29] => Mux2.IN14
IN10[30] => Mux1.IN14
IN10[31] => Mux0.IN14
IN11[0] => Mux31.IN15
IN11[1] => Mux30.IN15
IN11[2] => Mux29.IN15
IN11[3] => Mux28.IN15
IN11[4] => Mux27.IN15
IN11[5] => Mux26.IN15
IN11[6] => Mux25.IN15
IN11[7] => Mux24.IN15
IN11[8] => Mux23.IN15
IN11[9] => Mux22.IN15
IN11[10] => Mux21.IN15
IN11[11] => Mux20.IN15
IN11[12] => Mux19.IN15
IN11[13] => Mux18.IN15
IN11[14] => Mux17.IN15
IN11[15] => Mux16.IN15
IN11[16] => Mux15.IN15
IN11[17] => Mux14.IN15
IN11[18] => Mux13.IN15
IN11[19] => Mux12.IN15
IN11[20] => Mux11.IN15
IN11[21] => Mux10.IN15
IN11[22] => Mux9.IN15
IN11[23] => Mux8.IN15
IN11[24] => Mux7.IN15
IN11[25] => Mux6.IN15
IN11[26] => Mux5.IN15
IN11[27] => Mux4.IN15
IN11[28] => Mux3.IN15
IN11[29] => Mux2.IN15
IN11[30] => Mux1.IN15
IN11[31] => Mux0.IN15
IN12[0] => Mux31.IN16
IN12[1] => Mux30.IN16
IN12[2] => Mux29.IN16
IN12[3] => Mux28.IN16
IN12[4] => Mux27.IN16
IN12[5] => Mux26.IN16
IN12[6] => Mux25.IN16
IN12[7] => Mux24.IN16
IN12[8] => Mux23.IN16
IN12[9] => Mux22.IN16
IN12[10] => Mux21.IN16
IN12[11] => Mux20.IN16
IN12[12] => Mux19.IN16
IN12[13] => Mux18.IN16
IN12[14] => Mux17.IN16
IN12[15] => Mux16.IN16
IN12[16] => Mux15.IN16
IN12[17] => Mux14.IN16
IN12[18] => Mux13.IN16
IN12[19] => Mux12.IN16
IN12[20] => Mux11.IN16
IN12[21] => Mux10.IN16
IN12[22] => Mux9.IN16
IN12[23] => Mux8.IN16
IN12[24] => Mux7.IN16
IN12[25] => Mux6.IN16
IN12[26] => Mux5.IN16
IN12[27] => Mux4.IN16
IN12[28] => Mux3.IN16
IN12[29] => Mux2.IN16
IN12[30] => Mux1.IN16
IN12[31] => Mux0.IN16
IN13[0] => Mux31.IN17
IN13[1] => Mux30.IN17
IN13[2] => Mux29.IN17
IN13[3] => Mux28.IN17
IN13[4] => Mux27.IN17
IN13[5] => Mux26.IN17
IN13[6] => Mux25.IN17
IN13[7] => Mux24.IN17
IN13[8] => Mux23.IN17
IN13[9] => Mux22.IN17
IN13[10] => Mux21.IN17
IN13[11] => Mux20.IN17
IN13[12] => Mux19.IN17
IN13[13] => Mux18.IN17
IN13[14] => Mux17.IN17
IN13[15] => Mux16.IN17
IN13[16] => Mux15.IN17
IN13[17] => Mux14.IN17
IN13[18] => Mux13.IN17
IN13[19] => Mux12.IN17
IN13[20] => Mux11.IN17
IN13[21] => Mux10.IN17
IN13[22] => Mux9.IN17
IN13[23] => Mux8.IN17
IN13[24] => Mux7.IN17
IN13[25] => Mux6.IN17
IN13[26] => Mux5.IN17
IN13[27] => Mux4.IN17
IN13[28] => Mux3.IN17
IN13[29] => Mux2.IN17
IN13[30] => Mux1.IN17
IN13[31] => Mux0.IN17
IN14[0] => Mux31.IN18
IN14[1] => Mux30.IN18
IN14[2] => Mux29.IN18
IN14[3] => Mux28.IN18
IN14[4] => Mux27.IN18
IN14[5] => Mux26.IN18
IN14[6] => Mux25.IN18
IN14[7] => Mux24.IN18
IN14[8] => Mux23.IN18
IN14[9] => Mux22.IN18
IN14[10] => Mux21.IN18
IN14[11] => Mux20.IN18
IN14[12] => Mux19.IN18
IN14[13] => Mux18.IN18
IN14[14] => Mux17.IN18
IN14[15] => Mux16.IN18
IN14[16] => Mux15.IN18
IN14[17] => Mux14.IN18
IN14[18] => Mux13.IN18
IN14[19] => Mux12.IN18
IN14[20] => Mux11.IN18
IN14[21] => Mux10.IN18
IN14[22] => Mux9.IN18
IN14[23] => Mux8.IN18
IN14[24] => Mux7.IN18
IN14[25] => Mux6.IN18
IN14[26] => Mux5.IN18
IN14[27] => Mux4.IN18
IN14[28] => Mux3.IN18
IN14[29] => Mux2.IN18
IN14[30] => Mux1.IN18
IN14[31] => Mux0.IN18
IN15[0] => Mux31.IN19
IN15[1] => Mux30.IN19
IN15[2] => Mux29.IN19
IN15[3] => Mux28.IN19
IN15[4] => Mux27.IN19
IN15[5] => Mux26.IN19
IN15[6] => Mux25.IN19
IN15[7] => Mux24.IN19
IN15[8] => Mux23.IN19
IN15[9] => Mux22.IN19
IN15[10] => Mux21.IN19
IN15[11] => Mux20.IN19
IN15[12] => Mux19.IN19
IN15[13] => Mux18.IN19
IN15[14] => Mux17.IN19
IN15[15] => Mux16.IN19
IN15[16] => Mux15.IN19
IN15[17] => Mux14.IN19
IN15[18] => Mux13.IN19
IN15[19] => Mux12.IN19
IN15[20] => Mux11.IN19
IN15[21] => Mux10.IN19
IN15[22] => Mux9.IN19
IN15[23] => Mux8.IN19
IN15[24] => Mux7.IN19
IN15[25] => Mux6.IN19
IN15[26] => Mux5.IN19
IN15[27] => Mux4.IN19
IN15[28] => Mux3.IN19
IN15[29] => Mux2.IN19
IN15[30] => Mux1.IN19
IN15[31] => Mux0.IN19
IN16[0] => Mux31.IN20
IN16[1] => Mux30.IN20
IN16[2] => Mux29.IN20
IN16[3] => Mux28.IN20
IN16[4] => Mux27.IN20
IN16[5] => Mux26.IN20
IN16[6] => Mux25.IN20
IN16[7] => Mux24.IN20
IN16[8] => Mux23.IN20
IN16[9] => Mux22.IN20
IN16[10] => Mux21.IN20
IN16[11] => Mux20.IN20
IN16[12] => Mux19.IN20
IN16[13] => Mux18.IN20
IN16[14] => Mux17.IN20
IN16[15] => Mux16.IN20
IN16[16] => Mux15.IN20
IN16[17] => Mux14.IN20
IN16[18] => Mux13.IN20
IN16[19] => Mux12.IN20
IN16[20] => Mux11.IN20
IN16[21] => Mux10.IN20
IN16[22] => Mux9.IN20
IN16[23] => Mux8.IN20
IN16[24] => Mux7.IN20
IN16[25] => Mux6.IN20
IN16[26] => Mux5.IN20
IN16[27] => Mux4.IN20
IN16[28] => Mux3.IN20
IN16[29] => Mux2.IN20
IN16[30] => Mux1.IN20
IN16[31] => Mux0.IN20
IN17[0] => Mux31.IN21
IN17[1] => Mux30.IN21
IN17[2] => Mux29.IN21
IN17[3] => Mux28.IN21
IN17[4] => Mux27.IN21
IN17[5] => Mux26.IN21
IN17[6] => Mux25.IN21
IN17[7] => Mux24.IN21
IN17[8] => Mux23.IN21
IN17[9] => Mux22.IN21
IN17[10] => Mux21.IN21
IN17[11] => Mux20.IN21
IN17[12] => Mux19.IN21
IN17[13] => Mux18.IN21
IN17[14] => Mux17.IN21
IN17[15] => Mux16.IN21
IN17[16] => Mux15.IN21
IN17[17] => Mux14.IN21
IN17[18] => Mux13.IN21
IN17[19] => Mux12.IN21
IN17[20] => Mux11.IN21
IN17[21] => Mux10.IN21
IN17[22] => Mux9.IN21
IN17[23] => Mux8.IN21
IN17[24] => Mux7.IN21
IN17[25] => Mux6.IN21
IN17[26] => Mux5.IN21
IN17[27] => Mux4.IN21
IN17[28] => Mux3.IN21
IN17[29] => Mux2.IN21
IN17[30] => Mux1.IN21
IN17[31] => Mux0.IN21
IN18[0] => Mux31.IN22
IN18[1] => Mux30.IN22
IN18[2] => Mux29.IN22
IN18[3] => Mux28.IN22
IN18[4] => Mux27.IN22
IN18[5] => Mux26.IN22
IN18[6] => Mux25.IN22
IN18[7] => Mux24.IN22
IN18[8] => Mux23.IN22
IN18[9] => Mux22.IN22
IN18[10] => Mux21.IN22
IN18[11] => Mux20.IN22
IN18[12] => Mux19.IN22
IN18[13] => Mux18.IN22
IN18[14] => Mux17.IN22
IN18[15] => Mux16.IN22
IN18[16] => Mux15.IN22
IN18[17] => Mux14.IN22
IN18[18] => Mux13.IN22
IN18[19] => Mux12.IN22
IN18[20] => Mux11.IN22
IN18[21] => Mux10.IN22
IN18[22] => Mux9.IN22
IN18[23] => Mux8.IN22
IN18[24] => Mux7.IN22
IN18[25] => Mux6.IN22
IN18[26] => Mux5.IN22
IN18[27] => Mux4.IN22
IN18[28] => Mux3.IN22
IN18[29] => Mux2.IN22
IN18[30] => Mux1.IN22
IN18[31] => Mux0.IN22
IN19[0] => Mux31.IN23
IN19[1] => Mux30.IN23
IN19[2] => Mux29.IN23
IN19[3] => Mux28.IN23
IN19[4] => Mux27.IN23
IN19[5] => Mux26.IN23
IN19[6] => Mux25.IN23
IN19[7] => Mux24.IN23
IN19[8] => Mux23.IN23
IN19[9] => Mux22.IN23
IN19[10] => Mux21.IN23
IN19[11] => Mux20.IN23
IN19[12] => Mux19.IN23
IN19[13] => Mux18.IN23
IN19[14] => Mux17.IN23
IN19[15] => Mux16.IN23
IN19[16] => Mux15.IN23
IN19[17] => Mux14.IN23
IN19[18] => Mux13.IN23
IN19[19] => Mux12.IN23
IN19[20] => Mux11.IN23
IN19[21] => Mux10.IN23
IN19[22] => Mux9.IN23
IN19[23] => Mux8.IN23
IN19[24] => Mux7.IN23
IN19[25] => Mux6.IN23
IN19[26] => Mux5.IN23
IN19[27] => Mux4.IN23
IN19[28] => Mux3.IN23
IN19[29] => Mux2.IN23
IN19[30] => Mux1.IN23
IN19[31] => Mux0.IN23
IN20[0] => Mux31.IN24
IN20[1] => Mux30.IN24
IN20[2] => Mux29.IN24
IN20[3] => Mux28.IN24
IN20[4] => Mux27.IN24
IN20[5] => Mux26.IN24
IN20[6] => Mux25.IN24
IN20[7] => Mux24.IN24
IN20[8] => Mux23.IN24
IN20[9] => Mux22.IN24
IN20[10] => Mux21.IN24
IN20[11] => Mux20.IN24
IN20[12] => Mux19.IN24
IN20[13] => Mux18.IN24
IN20[14] => Mux17.IN24
IN20[15] => Mux16.IN24
IN20[16] => Mux15.IN24
IN20[17] => Mux14.IN24
IN20[18] => Mux13.IN24
IN20[19] => Mux12.IN24
IN20[20] => Mux11.IN24
IN20[21] => Mux10.IN24
IN20[22] => Mux9.IN24
IN20[23] => Mux8.IN24
IN20[24] => Mux7.IN24
IN20[25] => Mux6.IN24
IN20[26] => Mux5.IN24
IN20[27] => Mux4.IN24
IN20[28] => Mux3.IN24
IN20[29] => Mux2.IN24
IN20[30] => Mux1.IN24
IN20[31] => Mux0.IN24
IN21[0] => Mux31.IN25
IN21[1] => Mux30.IN25
IN21[2] => Mux29.IN25
IN21[3] => Mux28.IN25
IN21[4] => Mux27.IN25
IN21[5] => Mux26.IN25
IN21[6] => Mux25.IN25
IN21[7] => Mux24.IN25
IN21[8] => Mux23.IN25
IN21[9] => Mux22.IN25
IN21[10] => Mux21.IN25
IN21[11] => Mux20.IN25
IN21[12] => Mux19.IN25
IN21[13] => Mux18.IN25
IN21[14] => Mux17.IN25
IN21[15] => Mux16.IN25
IN21[16] => Mux15.IN25
IN21[17] => Mux14.IN25
IN21[18] => Mux13.IN25
IN21[19] => Mux12.IN25
IN21[20] => Mux11.IN25
IN21[21] => Mux10.IN25
IN21[22] => Mux9.IN25
IN21[23] => Mux8.IN25
IN21[24] => Mux7.IN25
IN21[25] => Mux6.IN25
IN21[26] => Mux5.IN25
IN21[27] => Mux4.IN25
IN21[28] => Mux3.IN25
IN21[29] => Mux2.IN25
IN21[30] => Mux1.IN25
IN21[31] => Mux0.IN25
IN22[0] => Mux31.IN26
IN22[1] => Mux30.IN26
IN22[2] => Mux29.IN26
IN22[3] => Mux28.IN26
IN22[4] => Mux27.IN26
IN22[5] => Mux26.IN26
IN22[6] => Mux25.IN26
IN22[7] => Mux24.IN26
IN22[8] => Mux23.IN26
IN22[9] => Mux22.IN26
IN22[10] => Mux21.IN26
IN22[11] => Mux20.IN26
IN22[12] => Mux19.IN26
IN22[13] => Mux18.IN26
IN22[14] => Mux17.IN26
IN22[15] => Mux16.IN26
IN22[16] => Mux15.IN26
IN22[17] => Mux14.IN26
IN22[18] => Mux13.IN26
IN22[19] => Mux12.IN26
IN22[20] => Mux11.IN26
IN22[21] => Mux10.IN26
IN22[22] => Mux9.IN26
IN22[23] => Mux8.IN26
IN22[24] => Mux7.IN26
IN22[25] => Mux6.IN26
IN22[26] => Mux5.IN26
IN22[27] => Mux4.IN26
IN22[28] => Mux3.IN26
IN22[29] => Mux2.IN26
IN22[30] => Mux1.IN26
IN22[31] => Mux0.IN26
IN23[0] => Mux31.IN27
IN23[1] => Mux30.IN27
IN23[2] => Mux29.IN27
IN23[3] => Mux28.IN27
IN23[4] => Mux27.IN27
IN23[5] => Mux26.IN27
IN23[6] => Mux25.IN27
IN23[7] => Mux24.IN27
IN23[8] => Mux23.IN27
IN23[9] => Mux22.IN27
IN23[10] => Mux21.IN27
IN23[11] => Mux20.IN27
IN23[12] => Mux19.IN27
IN23[13] => Mux18.IN27
IN23[14] => Mux17.IN27
IN23[15] => Mux16.IN27
IN23[16] => Mux15.IN27
IN23[17] => Mux14.IN27
IN23[18] => Mux13.IN27
IN23[19] => Mux12.IN27
IN23[20] => Mux11.IN27
IN23[21] => Mux10.IN27
IN23[22] => Mux9.IN27
IN23[23] => Mux8.IN27
IN23[24] => Mux7.IN27
IN23[25] => Mux6.IN27
IN23[26] => Mux5.IN27
IN23[27] => Mux4.IN27
IN23[28] => Mux3.IN27
IN23[29] => Mux2.IN27
IN23[30] => Mux1.IN27
IN23[31] => Mux0.IN27
IN24[0] => Mux31.IN28
IN24[1] => Mux30.IN28
IN24[2] => Mux29.IN28
IN24[3] => Mux28.IN28
IN24[4] => Mux27.IN28
IN24[5] => Mux26.IN28
IN24[6] => Mux25.IN28
IN24[7] => Mux24.IN28
IN24[8] => Mux23.IN28
IN24[9] => Mux22.IN28
IN24[10] => Mux21.IN28
IN24[11] => Mux20.IN28
IN24[12] => Mux19.IN28
IN24[13] => Mux18.IN28
IN24[14] => Mux17.IN28
IN24[15] => Mux16.IN28
IN24[16] => Mux15.IN28
IN24[17] => Mux14.IN28
IN24[18] => Mux13.IN28
IN24[19] => Mux12.IN28
IN24[20] => Mux11.IN28
IN24[21] => Mux10.IN28
IN24[22] => Mux9.IN28
IN24[23] => Mux8.IN28
IN24[24] => Mux7.IN28
IN24[25] => Mux6.IN28
IN24[26] => Mux5.IN28
IN24[27] => Mux4.IN28
IN24[28] => Mux3.IN28
IN24[29] => Mux2.IN28
IN24[30] => Mux1.IN28
IN24[31] => Mux0.IN28
IN25[0] => Mux31.IN29
IN25[1] => Mux30.IN29
IN25[2] => Mux29.IN29
IN25[3] => Mux28.IN29
IN25[4] => Mux27.IN29
IN25[5] => Mux26.IN29
IN25[6] => Mux25.IN29
IN25[7] => Mux24.IN29
IN25[8] => Mux23.IN29
IN25[9] => Mux22.IN29
IN25[10] => Mux21.IN29
IN25[11] => Mux20.IN29
IN25[12] => Mux19.IN29
IN25[13] => Mux18.IN29
IN25[14] => Mux17.IN29
IN25[15] => Mux16.IN29
IN25[16] => Mux15.IN29
IN25[17] => Mux14.IN29
IN25[18] => Mux13.IN29
IN25[19] => Mux12.IN29
IN25[20] => Mux11.IN29
IN25[21] => Mux10.IN29
IN25[22] => Mux9.IN29
IN25[23] => Mux8.IN29
IN25[24] => Mux7.IN29
IN25[25] => Mux6.IN29
IN25[26] => Mux5.IN29
IN25[27] => Mux4.IN29
IN25[28] => Mux3.IN29
IN25[29] => Mux2.IN29
IN25[30] => Mux1.IN29
IN25[31] => Mux0.IN29
IN26[0] => Mux31.IN30
IN26[1] => Mux30.IN30
IN26[2] => Mux29.IN30
IN26[3] => Mux28.IN30
IN26[4] => Mux27.IN30
IN26[5] => Mux26.IN30
IN26[6] => Mux25.IN30
IN26[7] => Mux24.IN30
IN26[8] => Mux23.IN30
IN26[9] => Mux22.IN30
IN26[10] => Mux21.IN30
IN26[11] => Mux20.IN30
IN26[12] => Mux19.IN30
IN26[13] => Mux18.IN30
IN26[14] => Mux17.IN30
IN26[15] => Mux16.IN30
IN26[16] => Mux15.IN30
IN26[17] => Mux14.IN30
IN26[18] => Mux13.IN30
IN26[19] => Mux12.IN30
IN26[20] => Mux11.IN30
IN26[21] => Mux10.IN30
IN26[22] => Mux9.IN30
IN26[23] => Mux8.IN30
IN26[24] => Mux7.IN30
IN26[25] => Mux6.IN30
IN26[26] => Mux5.IN30
IN26[27] => Mux4.IN30
IN26[28] => Mux3.IN30
IN26[29] => Mux2.IN30
IN26[30] => Mux1.IN30
IN26[31] => Mux0.IN30
IN27[0] => Mux31.IN31
IN27[1] => Mux30.IN31
IN27[2] => Mux29.IN31
IN27[3] => Mux28.IN31
IN27[4] => Mux27.IN31
IN27[5] => Mux26.IN31
IN27[6] => Mux25.IN31
IN27[7] => Mux24.IN31
IN27[8] => Mux23.IN31
IN27[9] => Mux22.IN31
IN27[10] => Mux21.IN31
IN27[11] => Mux20.IN31
IN27[12] => Mux19.IN31
IN27[13] => Mux18.IN31
IN27[14] => Mux17.IN31
IN27[15] => Mux16.IN31
IN27[16] => Mux15.IN31
IN27[17] => Mux14.IN31
IN27[18] => Mux13.IN31
IN27[19] => Mux12.IN31
IN27[20] => Mux11.IN31
IN27[21] => Mux10.IN31
IN27[22] => Mux9.IN31
IN27[23] => Mux8.IN31
IN27[24] => Mux7.IN31
IN27[25] => Mux6.IN31
IN27[26] => Mux5.IN31
IN27[27] => Mux4.IN31
IN27[28] => Mux3.IN31
IN27[29] => Mux2.IN31
IN27[30] => Mux1.IN31
IN27[31] => Mux0.IN31
IN28[0] => Mux31.IN32
IN28[1] => Mux30.IN32
IN28[2] => Mux29.IN32
IN28[3] => Mux28.IN32
IN28[4] => Mux27.IN32
IN28[5] => Mux26.IN32
IN28[6] => Mux25.IN32
IN28[7] => Mux24.IN32
IN28[8] => Mux23.IN32
IN28[9] => Mux22.IN32
IN28[10] => Mux21.IN32
IN28[11] => Mux20.IN32
IN28[12] => Mux19.IN32
IN28[13] => Mux18.IN32
IN28[14] => Mux17.IN32
IN28[15] => Mux16.IN32
IN28[16] => Mux15.IN32
IN28[17] => Mux14.IN32
IN28[18] => Mux13.IN32
IN28[19] => Mux12.IN32
IN28[20] => Mux11.IN32
IN28[21] => Mux10.IN32
IN28[22] => Mux9.IN32
IN28[23] => Mux8.IN32
IN28[24] => Mux7.IN32
IN28[25] => Mux6.IN32
IN28[26] => Mux5.IN32
IN28[27] => Mux4.IN32
IN28[28] => Mux3.IN32
IN28[29] => Mux2.IN32
IN28[30] => Mux1.IN32
IN28[31] => Mux0.IN32
IN29[0] => Mux31.IN33
IN29[1] => Mux30.IN33
IN29[2] => Mux29.IN33
IN29[3] => Mux28.IN33
IN29[4] => Mux27.IN33
IN29[5] => Mux26.IN33
IN29[6] => Mux25.IN33
IN29[7] => Mux24.IN33
IN29[8] => Mux23.IN33
IN29[9] => Mux22.IN33
IN29[10] => Mux21.IN33
IN29[11] => Mux20.IN33
IN29[12] => Mux19.IN33
IN29[13] => Mux18.IN33
IN29[14] => Mux17.IN33
IN29[15] => Mux16.IN33
IN29[16] => Mux15.IN33
IN29[17] => Mux14.IN33
IN29[18] => Mux13.IN33
IN29[19] => Mux12.IN33
IN29[20] => Mux11.IN33
IN29[21] => Mux10.IN33
IN29[22] => Mux9.IN33
IN29[23] => Mux8.IN33
IN29[24] => Mux7.IN33
IN29[25] => Mux6.IN33
IN29[26] => Mux5.IN33
IN29[27] => Mux4.IN33
IN29[28] => Mux3.IN33
IN29[29] => Mux2.IN33
IN29[30] => Mux1.IN33
IN29[31] => Mux0.IN33
IN30[0] => Mux31.IN34
IN30[1] => Mux30.IN34
IN30[2] => Mux29.IN34
IN30[3] => Mux28.IN34
IN30[4] => Mux27.IN34
IN30[5] => Mux26.IN34
IN30[6] => Mux25.IN34
IN30[7] => Mux24.IN34
IN30[8] => Mux23.IN34
IN30[9] => Mux22.IN34
IN30[10] => Mux21.IN34
IN30[11] => Mux20.IN34
IN30[12] => Mux19.IN34
IN30[13] => Mux18.IN34
IN30[14] => Mux17.IN34
IN30[15] => Mux16.IN34
IN30[16] => Mux15.IN34
IN30[17] => Mux14.IN34
IN30[18] => Mux13.IN34
IN30[19] => Mux12.IN34
IN30[20] => Mux11.IN34
IN30[21] => Mux10.IN34
IN30[22] => Mux9.IN34
IN30[23] => Mux8.IN34
IN30[24] => Mux7.IN34
IN30[25] => Mux6.IN34
IN30[26] => Mux5.IN34
IN30[27] => Mux4.IN34
IN30[28] => Mux3.IN34
IN30[29] => Mux2.IN34
IN30[30] => Mux1.IN34
IN30[31] => Mux0.IN34
IN31[0] => Mux31.IN35
IN31[1] => Mux30.IN35
IN31[2] => Mux29.IN35
IN31[3] => Mux28.IN35
IN31[4] => Mux27.IN35
IN31[5] => Mux26.IN35
IN31[6] => Mux25.IN35
IN31[7] => Mux24.IN35
IN31[8] => Mux23.IN35
IN31[9] => Mux22.IN35
IN31[10] => Mux21.IN35
IN31[11] => Mux20.IN35
IN31[12] => Mux19.IN35
IN31[13] => Mux18.IN35
IN31[14] => Mux17.IN35
IN31[15] => Mux16.IN35
IN31[16] => Mux15.IN35
IN31[17] => Mux14.IN35
IN31[18] => Mux13.IN35
IN31[19] => Mux12.IN35
IN31[20] => Mux11.IN35
IN31[21] => Mux10.IN35
IN31[22] => Mux9.IN35
IN31[23] => Mux8.IN35
IN31[24] => Mux7.IN35
IN31[25] => Mux6.IN35
IN31[26] => Mux5.IN35
IN31[27] => Mux4.IN35
IN31[28] => Mux3.IN35
IN31[29] => Mux2.IN35
IN31[30] => Mux1.IN35
IN31[31] => Mux0.IN35
IN32[0] => Mux31.IN36
IN32[1] => Mux30.IN36
IN32[2] => Mux29.IN36
IN32[3] => Mux28.IN36
IN32[4] => Mux27.IN36
IN32[5] => Mux26.IN36
IN32[6] => Mux25.IN36
IN32[7] => Mux24.IN36
IN32[8] => Mux23.IN36
IN32[9] => Mux22.IN36
IN32[10] => Mux21.IN36
IN32[11] => Mux20.IN36
IN32[12] => Mux19.IN36
IN32[13] => Mux18.IN36
IN32[14] => Mux17.IN36
IN32[15] => Mux16.IN36
IN32[16] => Mux15.IN36
IN32[17] => Mux14.IN36
IN32[18] => Mux13.IN36
IN32[19] => Mux12.IN36
IN32[20] => Mux11.IN36
IN32[21] => Mux10.IN36
IN32[22] => Mux9.IN36
IN32[23] => Mux8.IN36
IN32[24] => Mux7.IN36
IN32[25] => Mux6.IN36
IN32[26] => Mux5.IN36
IN32[27] => Mux4.IN36
IN32[28] => Mux3.IN36
IN32[29] => Mux2.IN36
IN32[30] => Mux1.IN36
IN32[31] => Mux0.IN36
MUX_OUT[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|MUX32:DUT_READREG2_MUX
Sel[0] => Mux0.IN4
Sel[0] => Mux1.IN4
Sel[0] => Mux2.IN4
Sel[0] => Mux3.IN4
Sel[0] => Mux4.IN4
Sel[0] => Mux5.IN4
Sel[0] => Mux6.IN4
Sel[0] => Mux7.IN4
Sel[0] => Mux8.IN4
Sel[0] => Mux9.IN4
Sel[0] => Mux10.IN4
Sel[0] => Mux11.IN4
Sel[0] => Mux12.IN4
Sel[0] => Mux13.IN4
Sel[0] => Mux14.IN4
Sel[0] => Mux15.IN4
Sel[0] => Mux16.IN4
Sel[0] => Mux17.IN4
Sel[0] => Mux18.IN4
Sel[0] => Mux19.IN4
Sel[0] => Mux20.IN4
Sel[0] => Mux21.IN4
Sel[0] => Mux22.IN4
Sel[0] => Mux23.IN4
Sel[0] => Mux24.IN4
Sel[0] => Mux25.IN4
Sel[0] => Mux26.IN4
Sel[0] => Mux27.IN4
Sel[0] => Mux28.IN4
Sel[0] => Mux29.IN4
Sel[0] => Mux30.IN4
Sel[0] => Mux31.IN4
Sel[1] => Mux0.IN3
Sel[1] => Mux1.IN3
Sel[1] => Mux2.IN3
Sel[1] => Mux3.IN3
Sel[1] => Mux4.IN3
Sel[1] => Mux5.IN3
Sel[1] => Mux6.IN3
Sel[1] => Mux7.IN3
Sel[1] => Mux8.IN3
Sel[1] => Mux9.IN3
Sel[1] => Mux10.IN3
Sel[1] => Mux11.IN3
Sel[1] => Mux12.IN3
Sel[1] => Mux13.IN3
Sel[1] => Mux14.IN3
Sel[1] => Mux15.IN3
Sel[1] => Mux16.IN3
Sel[1] => Mux17.IN3
Sel[1] => Mux18.IN3
Sel[1] => Mux19.IN3
Sel[1] => Mux20.IN3
Sel[1] => Mux21.IN3
Sel[1] => Mux22.IN3
Sel[1] => Mux23.IN3
Sel[1] => Mux24.IN3
Sel[1] => Mux25.IN3
Sel[1] => Mux26.IN3
Sel[1] => Mux27.IN3
Sel[1] => Mux28.IN3
Sel[1] => Mux29.IN3
Sel[1] => Mux30.IN3
Sel[1] => Mux31.IN3
Sel[2] => Mux0.IN2
Sel[2] => Mux1.IN2
Sel[2] => Mux2.IN2
Sel[2] => Mux3.IN2
Sel[2] => Mux4.IN2
Sel[2] => Mux5.IN2
Sel[2] => Mux6.IN2
Sel[2] => Mux7.IN2
Sel[2] => Mux8.IN2
Sel[2] => Mux9.IN2
Sel[2] => Mux10.IN2
Sel[2] => Mux11.IN2
Sel[2] => Mux12.IN2
Sel[2] => Mux13.IN2
Sel[2] => Mux14.IN2
Sel[2] => Mux15.IN2
Sel[2] => Mux16.IN2
Sel[2] => Mux17.IN2
Sel[2] => Mux18.IN2
Sel[2] => Mux19.IN2
Sel[2] => Mux20.IN2
Sel[2] => Mux21.IN2
Sel[2] => Mux22.IN2
Sel[2] => Mux23.IN2
Sel[2] => Mux24.IN2
Sel[2] => Mux25.IN2
Sel[2] => Mux26.IN2
Sel[2] => Mux27.IN2
Sel[2] => Mux28.IN2
Sel[2] => Mux29.IN2
Sel[2] => Mux30.IN2
Sel[2] => Mux31.IN2
Sel[3] => Mux0.IN1
Sel[3] => Mux1.IN1
Sel[3] => Mux2.IN1
Sel[3] => Mux3.IN1
Sel[3] => Mux4.IN1
Sel[3] => Mux5.IN1
Sel[3] => Mux6.IN1
Sel[3] => Mux7.IN1
Sel[3] => Mux8.IN1
Sel[3] => Mux9.IN1
Sel[3] => Mux10.IN1
Sel[3] => Mux11.IN1
Sel[3] => Mux12.IN1
Sel[3] => Mux13.IN1
Sel[3] => Mux14.IN1
Sel[3] => Mux15.IN1
Sel[3] => Mux16.IN1
Sel[3] => Mux17.IN1
Sel[3] => Mux18.IN1
Sel[3] => Mux19.IN1
Sel[3] => Mux20.IN1
Sel[3] => Mux21.IN1
Sel[3] => Mux22.IN1
Sel[3] => Mux23.IN1
Sel[3] => Mux24.IN1
Sel[3] => Mux25.IN1
Sel[3] => Mux26.IN1
Sel[3] => Mux27.IN1
Sel[3] => Mux28.IN1
Sel[3] => Mux29.IN1
Sel[3] => Mux30.IN1
Sel[3] => Mux31.IN1
Sel[4] => Mux0.IN0
Sel[4] => Mux1.IN0
Sel[4] => Mux2.IN0
Sel[4] => Mux3.IN0
Sel[4] => Mux4.IN0
Sel[4] => Mux5.IN0
Sel[4] => Mux6.IN0
Sel[4] => Mux7.IN0
Sel[4] => Mux8.IN0
Sel[4] => Mux9.IN0
Sel[4] => Mux10.IN0
Sel[4] => Mux11.IN0
Sel[4] => Mux12.IN0
Sel[4] => Mux13.IN0
Sel[4] => Mux14.IN0
Sel[4] => Mux15.IN0
Sel[4] => Mux16.IN0
Sel[4] => Mux17.IN0
Sel[4] => Mux18.IN0
Sel[4] => Mux19.IN0
Sel[4] => Mux20.IN0
Sel[4] => Mux21.IN0
Sel[4] => Mux22.IN0
Sel[4] => Mux23.IN0
Sel[4] => Mux24.IN0
Sel[4] => Mux25.IN0
Sel[4] => Mux26.IN0
Sel[4] => Mux27.IN0
Sel[4] => Mux28.IN0
Sel[4] => Mux29.IN0
Sel[4] => Mux30.IN0
Sel[4] => Mux31.IN0
IN1[0] => Mux31.IN5
IN1[1] => Mux30.IN5
IN1[2] => Mux29.IN5
IN1[3] => Mux28.IN5
IN1[4] => Mux27.IN5
IN1[5] => Mux26.IN5
IN1[6] => Mux25.IN5
IN1[7] => Mux24.IN5
IN1[8] => Mux23.IN5
IN1[9] => Mux22.IN5
IN1[10] => Mux21.IN5
IN1[11] => Mux20.IN5
IN1[12] => Mux19.IN5
IN1[13] => Mux18.IN5
IN1[14] => Mux17.IN5
IN1[15] => Mux16.IN5
IN1[16] => Mux15.IN5
IN1[17] => Mux14.IN5
IN1[18] => Mux13.IN5
IN1[19] => Mux12.IN5
IN1[20] => Mux11.IN5
IN1[21] => Mux10.IN5
IN1[22] => Mux9.IN5
IN1[23] => Mux8.IN5
IN1[24] => Mux7.IN5
IN1[25] => Mux6.IN5
IN1[26] => Mux5.IN5
IN1[27] => Mux4.IN5
IN1[28] => Mux3.IN5
IN1[29] => Mux2.IN5
IN1[30] => Mux1.IN5
IN1[31] => Mux0.IN5
IN2[0] => Mux31.IN6
IN2[1] => Mux30.IN6
IN2[2] => Mux29.IN6
IN2[3] => Mux28.IN6
IN2[4] => Mux27.IN6
IN2[5] => Mux26.IN6
IN2[6] => Mux25.IN6
IN2[7] => Mux24.IN6
IN2[8] => Mux23.IN6
IN2[9] => Mux22.IN6
IN2[10] => Mux21.IN6
IN2[11] => Mux20.IN6
IN2[12] => Mux19.IN6
IN2[13] => Mux18.IN6
IN2[14] => Mux17.IN6
IN2[15] => Mux16.IN6
IN2[16] => Mux15.IN6
IN2[17] => Mux14.IN6
IN2[18] => Mux13.IN6
IN2[19] => Mux12.IN6
IN2[20] => Mux11.IN6
IN2[21] => Mux10.IN6
IN2[22] => Mux9.IN6
IN2[23] => Mux8.IN6
IN2[24] => Mux7.IN6
IN2[25] => Mux6.IN6
IN2[26] => Mux5.IN6
IN2[27] => Mux4.IN6
IN2[28] => Mux3.IN6
IN2[29] => Mux2.IN6
IN2[30] => Mux1.IN6
IN2[31] => Mux0.IN6
IN3[0] => Mux31.IN7
IN3[1] => Mux30.IN7
IN3[2] => Mux29.IN7
IN3[3] => Mux28.IN7
IN3[4] => Mux27.IN7
IN3[5] => Mux26.IN7
IN3[6] => Mux25.IN7
IN3[7] => Mux24.IN7
IN3[8] => Mux23.IN7
IN3[9] => Mux22.IN7
IN3[10] => Mux21.IN7
IN3[11] => Mux20.IN7
IN3[12] => Mux19.IN7
IN3[13] => Mux18.IN7
IN3[14] => Mux17.IN7
IN3[15] => Mux16.IN7
IN3[16] => Mux15.IN7
IN3[17] => Mux14.IN7
IN3[18] => Mux13.IN7
IN3[19] => Mux12.IN7
IN3[20] => Mux11.IN7
IN3[21] => Mux10.IN7
IN3[22] => Mux9.IN7
IN3[23] => Mux8.IN7
IN3[24] => Mux7.IN7
IN3[25] => Mux6.IN7
IN3[26] => Mux5.IN7
IN3[27] => Mux4.IN7
IN3[28] => Mux3.IN7
IN3[29] => Mux2.IN7
IN3[30] => Mux1.IN7
IN3[31] => Mux0.IN7
IN4[0] => Mux31.IN8
IN4[1] => Mux30.IN8
IN4[2] => Mux29.IN8
IN4[3] => Mux28.IN8
IN4[4] => Mux27.IN8
IN4[5] => Mux26.IN8
IN4[6] => Mux25.IN8
IN4[7] => Mux24.IN8
IN4[8] => Mux23.IN8
IN4[9] => Mux22.IN8
IN4[10] => Mux21.IN8
IN4[11] => Mux20.IN8
IN4[12] => Mux19.IN8
IN4[13] => Mux18.IN8
IN4[14] => Mux17.IN8
IN4[15] => Mux16.IN8
IN4[16] => Mux15.IN8
IN4[17] => Mux14.IN8
IN4[18] => Mux13.IN8
IN4[19] => Mux12.IN8
IN4[20] => Mux11.IN8
IN4[21] => Mux10.IN8
IN4[22] => Mux9.IN8
IN4[23] => Mux8.IN8
IN4[24] => Mux7.IN8
IN4[25] => Mux6.IN8
IN4[26] => Mux5.IN8
IN4[27] => Mux4.IN8
IN4[28] => Mux3.IN8
IN4[29] => Mux2.IN8
IN4[30] => Mux1.IN8
IN4[31] => Mux0.IN8
IN5[0] => Mux31.IN9
IN5[1] => Mux30.IN9
IN5[2] => Mux29.IN9
IN5[3] => Mux28.IN9
IN5[4] => Mux27.IN9
IN5[5] => Mux26.IN9
IN5[6] => Mux25.IN9
IN5[7] => Mux24.IN9
IN5[8] => Mux23.IN9
IN5[9] => Mux22.IN9
IN5[10] => Mux21.IN9
IN5[11] => Mux20.IN9
IN5[12] => Mux19.IN9
IN5[13] => Mux18.IN9
IN5[14] => Mux17.IN9
IN5[15] => Mux16.IN9
IN5[16] => Mux15.IN9
IN5[17] => Mux14.IN9
IN5[18] => Mux13.IN9
IN5[19] => Mux12.IN9
IN5[20] => Mux11.IN9
IN5[21] => Mux10.IN9
IN5[22] => Mux9.IN9
IN5[23] => Mux8.IN9
IN5[24] => Mux7.IN9
IN5[25] => Mux6.IN9
IN5[26] => Mux5.IN9
IN5[27] => Mux4.IN9
IN5[28] => Mux3.IN9
IN5[29] => Mux2.IN9
IN5[30] => Mux1.IN9
IN5[31] => Mux0.IN9
IN6[0] => Mux31.IN10
IN6[1] => Mux30.IN10
IN6[2] => Mux29.IN10
IN6[3] => Mux28.IN10
IN6[4] => Mux27.IN10
IN6[5] => Mux26.IN10
IN6[6] => Mux25.IN10
IN6[7] => Mux24.IN10
IN6[8] => Mux23.IN10
IN6[9] => Mux22.IN10
IN6[10] => Mux21.IN10
IN6[11] => Mux20.IN10
IN6[12] => Mux19.IN10
IN6[13] => Mux18.IN10
IN6[14] => Mux17.IN10
IN6[15] => Mux16.IN10
IN6[16] => Mux15.IN10
IN6[17] => Mux14.IN10
IN6[18] => Mux13.IN10
IN6[19] => Mux12.IN10
IN6[20] => Mux11.IN10
IN6[21] => Mux10.IN10
IN6[22] => Mux9.IN10
IN6[23] => Mux8.IN10
IN6[24] => Mux7.IN10
IN6[25] => Mux6.IN10
IN6[26] => Mux5.IN10
IN6[27] => Mux4.IN10
IN6[28] => Mux3.IN10
IN6[29] => Mux2.IN10
IN6[30] => Mux1.IN10
IN6[31] => Mux0.IN10
IN7[0] => Mux31.IN11
IN7[1] => Mux30.IN11
IN7[2] => Mux29.IN11
IN7[3] => Mux28.IN11
IN7[4] => Mux27.IN11
IN7[5] => Mux26.IN11
IN7[6] => Mux25.IN11
IN7[7] => Mux24.IN11
IN7[8] => Mux23.IN11
IN7[9] => Mux22.IN11
IN7[10] => Mux21.IN11
IN7[11] => Mux20.IN11
IN7[12] => Mux19.IN11
IN7[13] => Mux18.IN11
IN7[14] => Mux17.IN11
IN7[15] => Mux16.IN11
IN7[16] => Mux15.IN11
IN7[17] => Mux14.IN11
IN7[18] => Mux13.IN11
IN7[19] => Mux12.IN11
IN7[20] => Mux11.IN11
IN7[21] => Mux10.IN11
IN7[22] => Mux9.IN11
IN7[23] => Mux8.IN11
IN7[24] => Mux7.IN11
IN7[25] => Mux6.IN11
IN7[26] => Mux5.IN11
IN7[27] => Mux4.IN11
IN7[28] => Mux3.IN11
IN7[29] => Mux2.IN11
IN7[30] => Mux1.IN11
IN7[31] => Mux0.IN11
IN8[0] => Mux31.IN12
IN8[1] => Mux30.IN12
IN8[2] => Mux29.IN12
IN8[3] => Mux28.IN12
IN8[4] => Mux27.IN12
IN8[5] => Mux26.IN12
IN8[6] => Mux25.IN12
IN8[7] => Mux24.IN12
IN8[8] => Mux23.IN12
IN8[9] => Mux22.IN12
IN8[10] => Mux21.IN12
IN8[11] => Mux20.IN12
IN8[12] => Mux19.IN12
IN8[13] => Mux18.IN12
IN8[14] => Mux17.IN12
IN8[15] => Mux16.IN12
IN8[16] => Mux15.IN12
IN8[17] => Mux14.IN12
IN8[18] => Mux13.IN12
IN8[19] => Mux12.IN12
IN8[20] => Mux11.IN12
IN8[21] => Mux10.IN12
IN8[22] => Mux9.IN12
IN8[23] => Mux8.IN12
IN8[24] => Mux7.IN12
IN8[25] => Mux6.IN12
IN8[26] => Mux5.IN12
IN8[27] => Mux4.IN12
IN8[28] => Mux3.IN12
IN8[29] => Mux2.IN12
IN8[30] => Mux1.IN12
IN8[31] => Mux0.IN12
IN9[0] => Mux31.IN13
IN9[1] => Mux30.IN13
IN9[2] => Mux29.IN13
IN9[3] => Mux28.IN13
IN9[4] => Mux27.IN13
IN9[5] => Mux26.IN13
IN9[6] => Mux25.IN13
IN9[7] => Mux24.IN13
IN9[8] => Mux23.IN13
IN9[9] => Mux22.IN13
IN9[10] => Mux21.IN13
IN9[11] => Mux20.IN13
IN9[12] => Mux19.IN13
IN9[13] => Mux18.IN13
IN9[14] => Mux17.IN13
IN9[15] => Mux16.IN13
IN9[16] => Mux15.IN13
IN9[17] => Mux14.IN13
IN9[18] => Mux13.IN13
IN9[19] => Mux12.IN13
IN9[20] => Mux11.IN13
IN9[21] => Mux10.IN13
IN9[22] => Mux9.IN13
IN9[23] => Mux8.IN13
IN9[24] => Mux7.IN13
IN9[25] => Mux6.IN13
IN9[26] => Mux5.IN13
IN9[27] => Mux4.IN13
IN9[28] => Mux3.IN13
IN9[29] => Mux2.IN13
IN9[30] => Mux1.IN13
IN9[31] => Mux0.IN13
IN10[0] => Mux31.IN14
IN10[1] => Mux30.IN14
IN10[2] => Mux29.IN14
IN10[3] => Mux28.IN14
IN10[4] => Mux27.IN14
IN10[5] => Mux26.IN14
IN10[6] => Mux25.IN14
IN10[7] => Mux24.IN14
IN10[8] => Mux23.IN14
IN10[9] => Mux22.IN14
IN10[10] => Mux21.IN14
IN10[11] => Mux20.IN14
IN10[12] => Mux19.IN14
IN10[13] => Mux18.IN14
IN10[14] => Mux17.IN14
IN10[15] => Mux16.IN14
IN10[16] => Mux15.IN14
IN10[17] => Mux14.IN14
IN10[18] => Mux13.IN14
IN10[19] => Mux12.IN14
IN10[20] => Mux11.IN14
IN10[21] => Mux10.IN14
IN10[22] => Mux9.IN14
IN10[23] => Mux8.IN14
IN10[24] => Mux7.IN14
IN10[25] => Mux6.IN14
IN10[26] => Mux5.IN14
IN10[27] => Mux4.IN14
IN10[28] => Mux3.IN14
IN10[29] => Mux2.IN14
IN10[30] => Mux1.IN14
IN10[31] => Mux0.IN14
IN11[0] => Mux31.IN15
IN11[1] => Mux30.IN15
IN11[2] => Mux29.IN15
IN11[3] => Mux28.IN15
IN11[4] => Mux27.IN15
IN11[5] => Mux26.IN15
IN11[6] => Mux25.IN15
IN11[7] => Mux24.IN15
IN11[8] => Mux23.IN15
IN11[9] => Mux22.IN15
IN11[10] => Mux21.IN15
IN11[11] => Mux20.IN15
IN11[12] => Mux19.IN15
IN11[13] => Mux18.IN15
IN11[14] => Mux17.IN15
IN11[15] => Mux16.IN15
IN11[16] => Mux15.IN15
IN11[17] => Mux14.IN15
IN11[18] => Mux13.IN15
IN11[19] => Mux12.IN15
IN11[20] => Mux11.IN15
IN11[21] => Mux10.IN15
IN11[22] => Mux9.IN15
IN11[23] => Mux8.IN15
IN11[24] => Mux7.IN15
IN11[25] => Mux6.IN15
IN11[26] => Mux5.IN15
IN11[27] => Mux4.IN15
IN11[28] => Mux3.IN15
IN11[29] => Mux2.IN15
IN11[30] => Mux1.IN15
IN11[31] => Mux0.IN15
IN12[0] => Mux31.IN16
IN12[1] => Mux30.IN16
IN12[2] => Mux29.IN16
IN12[3] => Mux28.IN16
IN12[4] => Mux27.IN16
IN12[5] => Mux26.IN16
IN12[6] => Mux25.IN16
IN12[7] => Mux24.IN16
IN12[8] => Mux23.IN16
IN12[9] => Mux22.IN16
IN12[10] => Mux21.IN16
IN12[11] => Mux20.IN16
IN12[12] => Mux19.IN16
IN12[13] => Mux18.IN16
IN12[14] => Mux17.IN16
IN12[15] => Mux16.IN16
IN12[16] => Mux15.IN16
IN12[17] => Mux14.IN16
IN12[18] => Mux13.IN16
IN12[19] => Mux12.IN16
IN12[20] => Mux11.IN16
IN12[21] => Mux10.IN16
IN12[22] => Mux9.IN16
IN12[23] => Mux8.IN16
IN12[24] => Mux7.IN16
IN12[25] => Mux6.IN16
IN12[26] => Mux5.IN16
IN12[27] => Mux4.IN16
IN12[28] => Mux3.IN16
IN12[29] => Mux2.IN16
IN12[30] => Mux1.IN16
IN12[31] => Mux0.IN16
IN13[0] => Mux31.IN17
IN13[1] => Mux30.IN17
IN13[2] => Mux29.IN17
IN13[3] => Mux28.IN17
IN13[4] => Mux27.IN17
IN13[5] => Mux26.IN17
IN13[6] => Mux25.IN17
IN13[7] => Mux24.IN17
IN13[8] => Mux23.IN17
IN13[9] => Mux22.IN17
IN13[10] => Mux21.IN17
IN13[11] => Mux20.IN17
IN13[12] => Mux19.IN17
IN13[13] => Mux18.IN17
IN13[14] => Mux17.IN17
IN13[15] => Mux16.IN17
IN13[16] => Mux15.IN17
IN13[17] => Mux14.IN17
IN13[18] => Mux13.IN17
IN13[19] => Mux12.IN17
IN13[20] => Mux11.IN17
IN13[21] => Mux10.IN17
IN13[22] => Mux9.IN17
IN13[23] => Mux8.IN17
IN13[24] => Mux7.IN17
IN13[25] => Mux6.IN17
IN13[26] => Mux5.IN17
IN13[27] => Mux4.IN17
IN13[28] => Mux3.IN17
IN13[29] => Mux2.IN17
IN13[30] => Mux1.IN17
IN13[31] => Mux0.IN17
IN14[0] => Mux31.IN18
IN14[1] => Mux30.IN18
IN14[2] => Mux29.IN18
IN14[3] => Mux28.IN18
IN14[4] => Mux27.IN18
IN14[5] => Mux26.IN18
IN14[6] => Mux25.IN18
IN14[7] => Mux24.IN18
IN14[8] => Mux23.IN18
IN14[9] => Mux22.IN18
IN14[10] => Mux21.IN18
IN14[11] => Mux20.IN18
IN14[12] => Mux19.IN18
IN14[13] => Mux18.IN18
IN14[14] => Mux17.IN18
IN14[15] => Mux16.IN18
IN14[16] => Mux15.IN18
IN14[17] => Mux14.IN18
IN14[18] => Mux13.IN18
IN14[19] => Mux12.IN18
IN14[20] => Mux11.IN18
IN14[21] => Mux10.IN18
IN14[22] => Mux9.IN18
IN14[23] => Mux8.IN18
IN14[24] => Mux7.IN18
IN14[25] => Mux6.IN18
IN14[26] => Mux5.IN18
IN14[27] => Mux4.IN18
IN14[28] => Mux3.IN18
IN14[29] => Mux2.IN18
IN14[30] => Mux1.IN18
IN14[31] => Mux0.IN18
IN15[0] => Mux31.IN19
IN15[1] => Mux30.IN19
IN15[2] => Mux29.IN19
IN15[3] => Mux28.IN19
IN15[4] => Mux27.IN19
IN15[5] => Mux26.IN19
IN15[6] => Mux25.IN19
IN15[7] => Mux24.IN19
IN15[8] => Mux23.IN19
IN15[9] => Mux22.IN19
IN15[10] => Mux21.IN19
IN15[11] => Mux20.IN19
IN15[12] => Mux19.IN19
IN15[13] => Mux18.IN19
IN15[14] => Mux17.IN19
IN15[15] => Mux16.IN19
IN15[16] => Mux15.IN19
IN15[17] => Mux14.IN19
IN15[18] => Mux13.IN19
IN15[19] => Mux12.IN19
IN15[20] => Mux11.IN19
IN15[21] => Mux10.IN19
IN15[22] => Mux9.IN19
IN15[23] => Mux8.IN19
IN15[24] => Mux7.IN19
IN15[25] => Mux6.IN19
IN15[26] => Mux5.IN19
IN15[27] => Mux4.IN19
IN15[28] => Mux3.IN19
IN15[29] => Mux2.IN19
IN15[30] => Mux1.IN19
IN15[31] => Mux0.IN19
IN16[0] => Mux31.IN20
IN16[1] => Mux30.IN20
IN16[2] => Mux29.IN20
IN16[3] => Mux28.IN20
IN16[4] => Mux27.IN20
IN16[5] => Mux26.IN20
IN16[6] => Mux25.IN20
IN16[7] => Mux24.IN20
IN16[8] => Mux23.IN20
IN16[9] => Mux22.IN20
IN16[10] => Mux21.IN20
IN16[11] => Mux20.IN20
IN16[12] => Mux19.IN20
IN16[13] => Mux18.IN20
IN16[14] => Mux17.IN20
IN16[15] => Mux16.IN20
IN16[16] => Mux15.IN20
IN16[17] => Mux14.IN20
IN16[18] => Mux13.IN20
IN16[19] => Mux12.IN20
IN16[20] => Mux11.IN20
IN16[21] => Mux10.IN20
IN16[22] => Mux9.IN20
IN16[23] => Mux8.IN20
IN16[24] => Mux7.IN20
IN16[25] => Mux6.IN20
IN16[26] => Mux5.IN20
IN16[27] => Mux4.IN20
IN16[28] => Mux3.IN20
IN16[29] => Mux2.IN20
IN16[30] => Mux1.IN20
IN16[31] => Mux0.IN20
IN17[0] => Mux31.IN21
IN17[1] => Mux30.IN21
IN17[2] => Mux29.IN21
IN17[3] => Mux28.IN21
IN17[4] => Mux27.IN21
IN17[5] => Mux26.IN21
IN17[6] => Mux25.IN21
IN17[7] => Mux24.IN21
IN17[8] => Mux23.IN21
IN17[9] => Mux22.IN21
IN17[10] => Mux21.IN21
IN17[11] => Mux20.IN21
IN17[12] => Mux19.IN21
IN17[13] => Mux18.IN21
IN17[14] => Mux17.IN21
IN17[15] => Mux16.IN21
IN17[16] => Mux15.IN21
IN17[17] => Mux14.IN21
IN17[18] => Mux13.IN21
IN17[19] => Mux12.IN21
IN17[20] => Mux11.IN21
IN17[21] => Mux10.IN21
IN17[22] => Mux9.IN21
IN17[23] => Mux8.IN21
IN17[24] => Mux7.IN21
IN17[25] => Mux6.IN21
IN17[26] => Mux5.IN21
IN17[27] => Mux4.IN21
IN17[28] => Mux3.IN21
IN17[29] => Mux2.IN21
IN17[30] => Mux1.IN21
IN17[31] => Mux0.IN21
IN18[0] => Mux31.IN22
IN18[1] => Mux30.IN22
IN18[2] => Mux29.IN22
IN18[3] => Mux28.IN22
IN18[4] => Mux27.IN22
IN18[5] => Mux26.IN22
IN18[6] => Mux25.IN22
IN18[7] => Mux24.IN22
IN18[8] => Mux23.IN22
IN18[9] => Mux22.IN22
IN18[10] => Mux21.IN22
IN18[11] => Mux20.IN22
IN18[12] => Mux19.IN22
IN18[13] => Mux18.IN22
IN18[14] => Mux17.IN22
IN18[15] => Mux16.IN22
IN18[16] => Mux15.IN22
IN18[17] => Mux14.IN22
IN18[18] => Mux13.IN22
IN18[19] => Mux12.IN22
IN18[20] => Mux11.IN22
IN18[21] => Mux10.IN22
IN18[22] => Mux9.IN22
IN18[23] => Mux8.IN22
IN18[24] => Mux7.IN22
IN18[25] => Mux6.IN22
IN18[26] => Mux5.IN22
IN18[27] => Mux4.IN22
IN18[28] => Mux3.IN22
IN18[29] => Mux2.IN22
IN18[30] => Mux1.IN22
IN18[31] => Mux0.IN22
IN19[0] => Mux31.IN23
IN19[1] => Mux30.IN23
IN19[2] => Mux29.IN23
IN19[3] => Mux28.IN23
IN19[4] => Mux27.IN23
IN19[5] => Mux26.IN23
IN19[6] => Mux25.IN23
IN19[7] => Mux24.IN23
IN19[8] => Mux23.IN23
IN19[9] => Mux22.IN23
IN19[10] => Mux21.IN23
IN19[11] => Mux20.IN23
IN19[12] => Mux19.IN23
IN19[13] => Mux18.IN23
IN19[14] => Mux17.IN23
IN19[15] => Mux16.IN23
IN19[16] => Mux15.IN23
IN19[17] => Mux14.IN23
IN19[18] => Mux13.IN23
IN19[19] => Mux12.IN23
IN19[20] => Mux11.IN23
IN19[21] => Mux10.IN23
IN19[22] => Mux9.IN23
IN19[23] => Mux8.IN23
IN19[24] => Mux7.IN23
IN19[25] => Mux6.IN23
IN19[26] => Mux5.IN23
IN19[27] => Mux4.IN23
IN19[28] => Mux3.IN23
IN19[29] => Mux2.IN23
IN19[30] => Mux1.IN23
IN19[31] => Mux0.IN23
IN20[0] => Mux31.IN24
IN20[1] => Mux30.IN24
IN20[2] => Mux29.IN24
IN20[3] => Mux28.IN24
IN20[4] => Mux27.IN24
IN20[5] => Mux26.IN24
IN20[6] => Mux25.IN24
IN20[7] => Mux24.IN24
IN20[8] => Mux23.IN24
IN20[9] => Mux22.IN24
IN20[10] => Mux21.IN24
IN20[11] => Mux20.IN24
IN20[12] => Mux19.IN24
IN20[13] => Mux18.IN24
IN20[14] => Mux17.IN24
IN20[15] => Mux16.IN24
IN20[16] => Mux15.IN24
IN20[17] => Mux14.IN24
IN20[18] => Mux13.IN24
IN20[19] => Mux12.IN24
IN20[20] => Mux11.IN24
IN20[21] => Mux10.IN24
IN20[22] => Mux9.IN24
IN20[23] => Mux8.IN24
IN20[24] => Mux7.IN24
IN20[25] => Mux6.IN24
IN20[26] => Mux5.IN24
IN20[27] => Mux4.IN24
IN20[28] => Mux3.IN24
IN20[29] => Mux2.IN24
IN20[30] => Mux1.IN24
IN20[31] => Mux0.IN24
IN21[0] => Mux31.IN25
IN21[1] => Mux30.IN25
IN21[2] => Mux29.IN25
IN21[3] => Mux28.IN25
IN21[4] => Mux27.IN25
IN21[5] => Mux26.IN25
IN21[6] => Mux25.IN25
IN21[7] => Mux24.IN25
IN21[8] => Mux23.IN25
IN21[9] => Mux22.IN25
IN21[10] => Mux21.IN25
IN21[11] => Mux20.IN25
IN21[12] => Mux19.IN25
IN21[13] => Mux18.IN25
IN21[14] => Mux17.IN25
IN21[15] => Mux16.IN25
IN21[16] => Mux15.IN25
IN21[17] => Mux14.IN25
IN21[18] => Mux13.IN25
IN21[19] => Mux12.IN25
IN21[20] => Mux11.IN25
IN21[21] => Mux10.IN25
IN21[22] => Mux9.IN25
IN21[23] => Mux8.IN25
IN21[24] => Mux7.IN25
IN21[25] => Mux6.IN25
IN21[26] => Mux5.IN25
IN21[27] => Mux4.IN25
IN21[28] => Mux3.IN25
IN21[29] => Mux2.IN25
IN21[30] => Mux1.IN25
IN21[31] => Mux0.IN25
IN22[0] => Mux31.IN26
IN22[1] => Mux30.IN26
IN22[2] => Mux29.IN26
IN22[3] => Mux28.IN26
IN22[4] => Mux27.IN26
IN22[5] => Mux26.IN26
IN22[6] => Mux25.IN26
IN22[7] => Mux24.IN26
IN22[8] => Mux23.IN26
IN22[9] => Mux22.IN26
IN22[10] => Mux21.IN26
IN22[11] => Mux20.IN26
IN22[12] => Mux19.IN26
IN22[13] => Mux18.IN26
IN22[14] => Mux17.IN26
IN22[15] => Mux16.IN26
IN22[16] => Mux15.IN26
IN22[17] => Mux14.IN26
IN22[18] => Mux13.IN26
IN22[19] => Mux12.IN26
IN22[20] => Mux11.IN26
IN22[21] => Mux10.IN26
IN22[22] => Mux9.IN26
IN22[23] => Mux8.IN26
IN22[24] => Mux7.IN26
IN22[25] => Mux6.IN26
IN22[26] => Mux5.IN26
IN22[27] => Mux4.IN26
IN22[28] => Mux3.IN26
IN22[29] => Mux2.IN26
IN22[30] => Mux1.IN26
IN22[31] => Mux0.IN26
IN23[0] => Mux31.IN27
IN23[1] => Mux30.IN27
IN23[2] => Mux29.IN27
IN23[3] => Mux28.IN27
IN23[4] => Mux27.IN27
IN23[5] => Mux26.IN27
IN23[6] => Mux25.IN27
IN23[7] => Mux24.IN27
IN23[8] => Mux23.IN27
IN23[9] => Mux22.IN27
IN23[10] => Mux21.IN27
IN23[11] => Mux20.IN27
IN23[12] => Mux19.IN27
IN23[13] => Mux18.IN27
IN23[14] => Mux17.IN27
IN23[15] => Mux16.IN27
IN23[16] => Mux15.IN27
IN23[17] => Mux14.IN27
IN23[18] => Mux13.IN27
IN23[19] => Mux12.IN27
IN23[20] => Mux11.IN27
IN23[21] => Mux10.IN27
IN23[22] => Mux9.IN27
IN23[23] => Mux8.IN27
IN23[24] => Mux7.IN27
IN23[25] => Mux6.IN27
IN23[26] => Mux5.IN27
IN23[27] => Mux4.IN27
IN23[28] => Mux3.IN27
IN23[29] => Mux2.IN27
IN23[30] => Mux1.IN27
IN23[31] => Mux0.IN27
IN24[0] => Mux31.IN28
IN24[1] => Mux30.IN28
IN24[2] => Mux29.IN28
IN24[3] => Mux28.IN28
IN24[4] => Mux27.IN28
IN24[5] => Mux26.IN28
IN24[6] => Mux25.IN28
IN24[7] => Mux24.IN28
IN24[8] => Mux23.IN28
IN24[9] => Mux22.IN28
IN24[10] => Mux21.IN28
IN24[11] => Mux20.IN28
IN24[12] => Mux19.IN28
IN24[13] => Mux18.IN28
IN24[14] => Mux17.IN28
IN24[15] => Mux16.IN28
IN24[16] => Mux15.IN28
IN24[17] => Mux14.IN28
IN24[18] => Mux13.IN28
IN24[19] => Mux12.IN28
IN24[20] => Mux11.IN28
IN24[21] => Mux10.IN28
IN24[22] => Mux9.IN28
IN24[23] => Mux8.IN28
IN24[24] => Mux7.IN28
IN24[25] => Mux6.IN28
IN24[26] => Mux5.IN28
IN24[27] => Mux4.IN28
IN24[28] => Mux3.IN28
IN24[29] => Mux2.IN28
IN24[30] => Mux1.IN28
IN24[31] => Mux0.IN28
IN25[0] => Mux31.IN29
IN25[1] => Mux30.IN29
IN25[2] => Mux29.IN29
IN25[3] => Mux28.IN29
IN25[4] => Mux27.IN29
IN25[5] => Mux26.IN29
IN25[6] => Mux25.IN29
IN25[7] => Mux24.IN29
IN25[8] => Mux23.IN29
IN25[9] => Mux22.IN29
IN25[10] => Mux21.IN29
IN25[11] => Mux20.IN29
IN25[12] => Mux19.IN29
IN25[13] => Mux18.IN29
IN25[14] => Mux17.IN29
IN25[15] => Mux16.IN29
IN25[16] => Mux15.IN29
IN25[17] => Mux14.IN29
IN25[18] => Mux13.IN29
IN25[19] => Mux12.IN29
IN25[20] => Mux11.IN29
IN25[21] => Mux10.IN29
IN25[22] => Mux9.IN29
IN25[23] => Mux8.IN29
IN25[24] => Mux7.IN29
IN25[25] => Mux6.IN29
IN25[26] => Mux5.IN29
IN25[27] => Mux4.IN29
IN25[28] => Mux3.IN29
IN25[29] => Mux2.IN29
IN25[30] => Mux1.IN29
IN25[31] => Mux0.IN29
IN26[0] => Mux31.IN30
IN26[1] => Mux30.IN30
IN26[2] => Mux29.IN30
IN26[3] => Mux28.IN30
IN26[4] => Mux27.IN30
IN26[5] => Mux26.IN30
IN26[6] => Mux25.IN30
IN26[7] => Mux24.IN30
IN26[8] => Mux23.IN30
IN26[9] => Mux22.IN30
IN26[10] => Mux21.IN30
IN26[11] => Mux20.IN30
IN26[12] => Mux19.IN30
IN26[13] => Mux18.IN30
IN26[14] => Mux17.IN30
IN26[15] => Mux16.IN30
IN26[16] => Mux15.IN30
IN26[17] => Mux14.IN30
IN26[18] => Mux13.IN30
IN26[19] => Mux12.IN30
IN26[20] => Mux11.IN30
IN26[21] => Mux10.IN30
IN26[22] => Mux9.IN30
IN26[23] => Mux8.IN30
IN26[24] => Mux7.IN30
IN26[25] => Mux6.IN30
IN26[26] => Mux5.IN30
IN26[27] => Mux4.IN30
IN26[28] => Mux3.IN30
IN26[29] => Mux2.IN30
IN26[30] => Mux1.IN30
IN26[31] => Mux0.IN30
IN27[0] => Mux31.IN31
IN27[1] => Mux30.IN31
IN27[2] => Mux29.IN31
IN27[3] => Mux28.IN31
IN27[4] => Mux27.IN31
IN27[5] => Mux26.IN31
IN27[6] => Mux25.IN31
IN27[7] => Mux24.IN31
IN27[8] => Mux23.IN31
IN27[9] => Mux22.IN31
IN27[10] => Mux21.IN31
IN27[11] => Mux20.IN31
IN27[12] => Mux19.IN31
IN27[13] => Mux18.IN31
IN27[14] => Mux17.IN31
IN27[15] => Mux16.IN31
IN27[16] => Mux15.IN31
IN27[17] => Mux14.IN31
IN27[18] => Mux13.IN31
IN27[19] => Mux12.IN31
IN27[20] => Mux11.IN31
IN27[21] => Mux10.IN31
IN27[22] => Mux9.IN31
IN27[23] => Mux8.IN31
IN27[24] => Mux7.IN31
IN27[25] => Mux6.IN31
IN27[26] => Mux5.IN31
IN27[27] => Mux4.IN31
IN27[28] => Mux3.IN31
IN27[29] => Mux2.IN31
IN27[30] => Mux1.IN31
IN27[31] => Mux0.IN31
IN28[0] => Mux31.IN32
IN28[1] => Mux30.IN32
IN28[2] => Mux29.IN32
IN28[3] => Mux28.IN32
IN28[4] => Mux27.IN32
IN28[5] => Mux26.IN32
IN28[6] => Mux25.IN32
IN28[7] => Mux24.IN32
IN28[8] => Mux23.IN32
IN28[9] => Mux22.IN32
IN28[10] => Mux21.IN32
IN28[11] => Mux20.IN32
IN28[12] => Mux19.IN32
IN28[13] => Mux18.IN32
IN28[14] => Mux17.IN32
IN28[15] => Mux16.IN32
IN28[16] => Mux15.IN32
IN28[17] => Mux14.IN32
IN28[18] => Mux13.IN32
IN28[19] => Mux12.IN32
IN28[20] => Mux11.IN32
IN28[21] => Mux10.IN32
IN28[22] => Mux9.IN32
IN28[23] => Mux8.IN32
IN28[24] => Mux7.IN32
IN28[25] => Mux6.IN32
IN28[26] => Mux5.IN32
IN28[27] => Mux4.IN32
IN28[28] => Mux3.IN32
IN28[29] => Mux2.IN32
IN28[30] => Mux1.IN32
IN28[31] => Mux0.IN32
IN29[0] => Mux31.IN33
IN29[1] => Mux30.IN33
IN29[2] => Mux29.IN33
IN29[3] => Mux28.IN33
IN29[4] => Mux27.IN33
IN29[5] => Mux26.IN33
IN29[6] => Mux25.IN33
IN29[7] => Mux24.IN33
IN29[8] => Mux23.IN33
IN29[9] => Mux22.IN33
IN29[10] => Mux21.IN33
IN29[11] => Mux20.IN33
IN29[12] => Mux19.IN33
IN29[13] => Mux18.IN33
IN29[14] => Mux17.IN33
IN29[15] => Mux16.IN33
IN29[16] => Mux15.IN33
IN29[17] => Mux14.IN33
IN29[18] => Mux13.IN33
IN29[19] => Mux12.IN33
IN29[20] => Mux11.IN33
IN29[21] => Mux10.IN33
IN29[22] => Mux9.IN33
IN29[23] => Mux8.IN33
IN29[24] => Mux7.IN33
IN29[25] => Mux6.IN33
IN29[26] => Mux5.IN33
IN29[27] => Mux4.IN33
IN29[28] => Mux3.IN33
IN29[29] => Mux2.IN33
IN29[30] => Mux1.IN33
IN29[31] => Mux0.IN33
IN30[0] => Mux31.IN34
IN30[1] => Mux30.IN34
IN30[2] => Mux29.IN34
IN30[3] => Mux28.IN34
IN30[4] => Mux27.IN34
IN30[5] => Mux26.IN34
IN30[6] => Mux25.IN34
IN30[7] => Mux24.IN34
IN30[8] => Mux23.IN34
IN30[9] => Mux22.IN34
IN30[10] => Mux21.IN34
IN30[11] => Mux20.IN34
IN30[12] => Mux19.IN34
IN30[13] => Mux18.IN34
IN30[14] => Mux17.IN34
IN30[15] => Mux16.IN34
IN30[16] => Mux15.IN34
IN30[17] => Mux14.IN34
IN30[18] => Mux13.IN34
IN30[19] => Mux12.IN34
IN30[20] => Mux11.IN34
IN30[21] => Mux10.IN34
IN30[22] => Mux9.IN34
IN30[23] => Mux8.IN34
IN30[24] => Mux7.IN34
IN30[25] => Mux6.IN34
IN30[26] => Mux5.IN34
IN30[27] => Mux4.IN34
IN30[28] => Mux3.IN34
IN30[29] => Mux2.IN34
IN30[30] => Mux1.IN34
IN30[31] => Mux0.IN34
IN31[0] => Mux31.IN35
IN31[1] => Mux30.IN35
IN31[2] => Mux29.IN35
IN31[3] => Mux28.IN35
IN31[4] => Mux27.IN35
IN31[5] => Mux26.IN35
IN31[6] => Mux25.IN35
IN31[7] => Mux24.IN35
IN31[8] => Mux23.IN35
IN31[9] => Mux22.IN35
IN31[10] => Mux21.IN35
IN31[11] => Mux20.IN35
IN31[12] => Mux19.IN35
IN31[13] => Mux18.IN35
IN31[14] => Mux17.IN35
IN31[15] => Mux16.IN35
IN31[16] => Mux15.IN35
IN31[17] => Mux14.IN35
IN31[18] => Mux13.IN35
IN31[19] => Mux12.IN35
IN31[20] => Mux11.IN35
IN31[21] => Mux10.IN35
IN31[22] => Mux9.IN35
IN31[23] => Mux8.IN35
IN31[24] => Mux7.IN35
IN31[25] => Mux6.IN35
IN31[26] => Mux5.IN35
IN31[27] => Mux4.IN35
IN31[28] => Mux3.IN35
IN31[29] => Mux2.IN35
IN31[30] => Mux1.IN35
IN31[31] => Mux0.IN35
IN32[0] => Mux31.IN36
IN32[1] => Mux30.IN36
IN32[2] => Mux29.IN36
IN32[3] => Mux28.IN36
IN32[4] => Mux27.IN36
IN32[5] => Mux26.IN36
IN32[6] => Mux25.IN36
IN32[7] => Mux24.IN36
IN32[8] => Mux23.IN36
IN32[9] => Mux22.IN36
IN32[10] => Mux21.IN36
IN32[11] => Mux20.IN36
IN32[12] => Mux19.IN36
IN32[13] => Mux18.IN36
IN32[14] => Mux17.IN36
IN32[15] => Mux16.IN36
IN32[16] => Mux15.IN36
IN32[17] => Mux14.IN36
IN32[18] => Mux13.IN36
IN32[19] => Mux12.IN36
IN32[20] => Mux11.IN36
IN32[21] => Mux10.IN36
IN32[22] => Mux9.IN36
IN32[23] => Mux8.IN36
IN32[24] => Mux7.IN36
IN32[25] => Mux6.IN36
IN32[26] => Mux5.IN36
IN32[27] => Mux4.IN36
IN32[28] => Mux3.IN36
IN32[29] => Mux2.IN36
IN32[30] => Mux1.IN36
IN32[31] => Mux0.IN36
MUX_OUT[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|REGISTERS:DUT_REGISTERS|DECODER:DUT_DECODER
ADDR[0] => Decoder0.IN4
ADDR[1] => Decoder0.IN3
ADDR[2] => Decoder0.IN2
ADDR[3] => Decoder0.IN1
ADDR[4] => Decoder0.IN0
OUTPUT[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|ALU_CTRL:DUT_ALU_CTRL
INSTR_OP[0] => Equal0.IN1
INSTR_OP[0] => Equal1.IN1
INSTR_OP[0] => Equal2.IN0
INSTR_OP[1] => Equal0.IN0
INSTR_OP[1] => Equal1.IN0
INSTR_OP[1] => Equal2.IN1
INSTR_FUNC[0] => Equal3.IN4
INSTR_FUNC[0] => Equal4.IN3
INSTR_FUNC[1] => Equal3.IN3
INSTR_FUNC[1] => Equal4.IN5
INSTR_FUNC[2] => Equal3.IN2
INSTR_FUNC[2] => Equal4.IN2
INSTR_FUNC[3] => Equal3.IN1
INSTR_FUNC[3] => Equal4.IN1
INSTR_FUNC[4] => Equal3.IN0
INSTR_FUNC[4] => Equal4.IN0
INSTR_FUNC[5] => Equal3.IN5
INSTR_FUNC[5] => Equal4.IN4
ALU_CTRL_OUT[0] <= ALU_CTRL_OUT[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_CTRL_OUT[1] <= <VCC>
ALU_CTRL_OUT[2] <= ALU_CTRL_OUT[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_CTRL_OUT[3] <= <GND>


|P3_top|ALU:DUT_ALU
ALU_CONTROL[0] => Mux0.IN19
ALU_CONTROL[0] => Mux1.IN19
ALU_CONTROL[0] => Mux2.IN19
ALU_CONTROL[0] => Mux3.IN19
ALU_CONTROL[0] => Mux4.IN19
ALU_CONTROL[0] => Mux5.IN19
ALU_CONTROL[0] => Mux6.IN19
ALU_CONTROL[0] => Mux7.IN19
ALU_CONTROL[0] => Mux8.IN19
ALU_CONTROL[0] => Mux9.IN19
ALU_CONTROL[0] => Mux10.IN19
ALU_CONTROL[0] => Mux11.IN19
ALU_CONTROL[0] => Mux12.IN19
ALU_CONTROL[0] => Mux13.IN19
ALU_CONTROL[0] => Mux14.IN19
ALU_CONTROL[0] => Mux15.IN19
ALU_CONTROL[0] => Mux16.IN19
ALU_CONTROL[0] => Mux17.IN19
ALU_CONTROL[0] => Mux18.IN19
ALU_CONTROL[0] => Mux19.IN19
ALU_CONTROL[0] => Mux20.IN19
ALU_CONTROL[0] => Mux21.IN19
ALU_CONTROL[0] => Mux22.IN19
ALU_CONTROL[0] => Mux23.IN19
ALU_CONTROL[0] => Mux24.IN19
ALU_CONTROL[0] => Mux25.IN19
ALU_CONTROL[0] => Mux26.IN19
ALU_CONTROL[0] => Mux27.IN19
ALU_CONTROL[0] => Mux28.IN19
ALU_CONTROL[0] => Mux29.IN19
ALU_CONTROL[0] => Mux30.IN19
ALU_CONTROL[0] => Mux31.IN19
ALU_CONTROL[0] => Mux32.IN19
ALU_CONTROL[0] => Mux33.IN19
ALU_CONTROL[1] => Mux0.IN18
ALU_CONTROL[1] => Mux1.IN18
ALU_CONTROL[1] => Mux2.IN18
ALU_CONTROL[1] => Mux3.IN18
ALU_CONTROL[1] => Mux4.IN18
ALU_CONTROL[1] => Mux5.IN18
ALU_CONTROL[1] => Mux6.IN18
ALU_CONTROL[1] => Mux7.IN18
ALU_CONTROL[1] => Mux8.IN18
ALU_CONTROL[1] => Mux9.IN18
ALU_CONTROL[1] => Mux10.IN18
ALU_CONTROL[1] => Mux11.IN18
ALU_CONTROL[1] => Mux12.IN18
ALU_CONTROL[1] => Mux13.IN18
ALU_CONTROL[1] => Mux14.IN18
ALU_CONTROL[1] => Mux15.IN18
ALU_CONTROL[1] => Mux16.IN18
ALU_CONTROL[1] => Mux17.IN18
ALU_CONTROL[1] => Mux18.IN18
ALU_CONTROL[1] => Mux19.IN18
ALU_CONTROL[1] => Mux20.IN18
ALU_CONTROL[1] => Mux21.IN18
ALU_CONTROL[1] => Mux22.IN18
ALU_CONTROL[1] => Mux23.IN18
ALU_CONTROL[1] => Mux24.IN18
ALU_CONTROL[1] => Mux25.IN18
ALU_CONTROL[1] => Mux26.IN18
ALU_CONTROL[1] => Mux27.IN18
ALU_CONTROL[1] => Mux28.IN18
ALU_CONTROL[1] => Mux29.IN18
ALU_CONTROL[1] => Mux30.IN18
ALU_CONTROL[1] => Mux31.IN18
ALU_CONTROL[1] => Mux32.IN18
ALU_CONTROL[1] => Mux33.IN18
ALU_CONTROL[2] => Mux0.IN17
ALU_CONTROL[2] => Mux1.IN17
ALU_CONTROL[2] => Mux2.IN17
ALU_CONTROL[2] => Mux3.IN17
ALU_CONTROL[2] => Mux4.IN17
ALU_CONTROL[2] => Mux5.IN17
ALU_CONTROL[2] => Mux6.IN17
ALU_CONTROL[2] => Mux7.IN17
ALU_CONTROL[2] => Mux8.IN17
ALU_CONTROL[2] => Mux9.IN17
ALU_CONTROL[2] => Mux10.IN17
ALU_CONTROL[2] => Mux11.IN17
ALU_CONTROL[2] => Mux12.IN17
ALU_CONTROL[2] => Mux13.IN17
ALU_CONTROL[2] => Mux14.IN17
ALU_CONTROL[2] => Mux15.IN17
ALU_CONTROL[2] => Mux16.IN17
ALU_CONTROL[2] => Mux17.IN17
ALU_CONTROL[2] => Mux18.IN17
ALU_CONTROL[2] => Mux19.IN17
ALU_CONTROL[2] => Mux20.IN17
ALU_CONTROL[2] => Mux21.IN17
ALU_CONTROL[2] => Mux22.IN17
ALU_CONTROL[2] => Mux23.IN17
ALU_CONTROL[2] => Mux24.IN17
ALU_CONTROL[2] => Mux25.IN17
ALU_CONTROL[2] => Mux26.IN17
ALU_CONTROL[2] => Mux27.IN17
ALU_CONTROL[2] => Mux28.IN17
ALU_CONTROL[2] => Mux29.IN17
ALU_CONTROL[2] => Mux30.IN17
ALU_CONTROL[2] => Mux31.IN17
ALU_CONTROL[2] => Mux32.IN17
ALU_CONTROL[2] => Mux33.IN17
ALU_CONTROL[3] => Mux0.IN16
ALU_CONTROL[3] => Mux1.IN16
ALU_CONTROL[3] => Mux2.IN16
ALU_CONTROL[3] => Mux3.IN16
ALU_CONTROL[3] => Mux4.IN16
ALU_CONTROL[3] => Mux5.IN16
ALU_CONTROL[3] => Mux6.IN16
ALU_CONTROL[3] => Mux7.IN16
ALU_CONTROL[3] => Mux8.IN16
ALU_CONTROL[3] => Mux9.IN16
ALU_CONTROL[3] => Mux10.IN16
ALU_CONTROL[3] => Mux11.IN16
ALU_CONTROL[3] => Mux12.IN16
ALU_CONTROL[3] => Mux13.IN16
ALU_CONTROL[3] => Mux14.IN16
ALU_CONTROL[3] => Mux15.IN16
ALU_CONTROL[3] => Mux16.IN16
ALU_CONTROL[3] => Mux17.IN16
ALU_CONTROL[3] => Mux18.IN16
ALU_CONTROL[3] => Mux19.IN16
ALU_CONTROL[3] => Mux20.IN16
ALU_CONTROL[3] => Mux21.IN16
ALU_CONTROL[3] => Mux22.IN16
ALU_CONTROL[3] => Mux23.IN16
ALU_CONTROL[3] => Mux24.IN16
ALU_CONTROL[3] => Mux25.IN16
ALU_CONTROL[3] => Mux26.IN16
ALU_CONTROL[3] => Mux27.IN16
ALU_CONTROL[3] => Mux28.IN16
ALU_CONTROL[3] => Mux29.IN16
ALU_CONTROL[3] => Mux30.IN16
ALU_CONTROL[3] => Mux31.IN16
ALU_CONTROL[3] => Mux32.IN16
ALU_CONTROL[3] => Mux33.IN16
ALU_IN0[0] => ALU_RESULT.IN0
ALU_IN0[0] => ALU_RESULT.IN0
ALU_IN0[0] => Add0.IN31
ALU_IN0[0] => Add1.IN62
ALU_IN0[0] => ALU_RESULT.IN0
ALU_IN0[0] => ALU_RESULT.IN0
ALU_IN0[1] => ALU_RESULT.IN0
ALU_IN0[1] => ALU_RESULT.IN0
ALU_IN0[1] => Add0.IN30
ALU_IN0[1] => Add1.IN61
ALU_IN0[1] => ALU_RESULT.IN0
ALU_IN0[1] => ALU_RESULT.IN0
ALU_IN0[2] => ALU_RESULT.IN0
ALU_IN0[2] => ALU_RESULT.IN0
ALU_IN0[2] => Add0.IN29
ALU_IN0[2] => Add1.IN60
ALU_IN0[2] => ALU_RESULT.IN0
ALU_IN0[2] => ALU_RESULT.IN0
ALU_IN0[3] => ALU_RESULT.IN0
ALU_IN0[3] => ALU_RESULT.IN0
ALU_IN0[3] => Add0.IN28
ALU_IN0[3] => Add1.IN59
ALU_IN0[3] => ALU_RESULT.IN0
ALU_IN0[3] => ALU_RESULT.IN0
ALU_IN0[4] => ALU_RESULT.IN0
ALU_IN0[4] => ALU_RESULT.IN0
ALU_IN0[4] => Add0.IN27
ALU_IN0[4] => Add1.IN58
ALU_IN0[4] => ALU_RESULT.IN0
ALU_IN0[4] => ALU_RESULT.IN0
ALU_IN0[5] => ALU_RESULT.IN0
ALU_IN0[5] => ALU_RESULT.IN0
ALU_IN0[5] => Add0.IN26
ALU_IN0[5] => Add1.IN57
ALU_IN0[5] => ALU_RESULT.IN0
ALU_IN0[5] => ALU_RESULT.IN0
ALU_IN0[6] => ALU_RESULT.IN0
ALU_IN0[6] => ALU_RESULT.IN0
ALU_IN0[6] => Add0.IN25
ALU_IN0[6] => Add1.IN56
ALU_IN0[6] => ALU_RESULT.IN0
ALU_IN0[6] => ALU_RESULT.IN0
ALU_IN0[7] => ALU_RESULT.IN0
ALU_IN0[7] => ALU_RESULT.IN0
ALU_IN0[7] => Add0.IN24
ALU_IN0[7] => Add1.IN55
ALU_IN0[7] => ALU_RESULT.IN0
ALU_IN0[7] => ALU_RESULT.IN0
ALU_IN0[8] => ALU_RESULT.IN0
ALU_IN0[8] => ALU_RESULT.IN0
ALU_IN0[8] => Add0.IN23
ALU_IN0[8] => Add1.IN54
ALU_IN0[8] => ALU_RESULT.IN0
ALU_IN0[8] => ALU_RESULT.IN0
ALU_IN0[9] => ALU_RESULT.IN0
ALU_IN0[9] => ALU_RESULT.IN0
ALU_IN0[9] => Add0.IN22
ALU_IN0[9] => Add1.IN53
ALU_IN0[9] => ALU_RESULT.IN0
ALU_IN0[9] => ALU_RESULT.IN0
ALU_IN0[10] => ALU_RESULT.IN0
ALU_IN0[10] => ALU_RESULT.IN0
ALU_IN0[10] => Add0.IN21
ALU_IN0[10] => Add1.IN52
ALU_IN0[10] => ALU_RESULT.IN0
ALU_IN0[10] => ALU_RESULT.IN0
ALU_IN0[11] => ALU_RESULT.IN0
ALU_IN0[11] => ALU_RESULT.IN0
ALU_IN0[11] => Add0.IN20
ALU_IN0[11] => Add1.IN51
ALU_IN0[11] => ALU_RESULT.IN0
ALU_IN0[11] => ALU_RESULT.IN0
ALU_IN0[12] => ALU_RESULT.IN0
ALU_IN0[12] => ALU_RESULT.IN0
ALU_IN0[12] => Add0.IN19
ALU_IN0[12] => Add1.IN50
ALU_IN0[12] => ALU_RESULT.IN0
ALU_IN0[12] => ALU_RESULT.IN0
ALU_IN0[13] => ALU_RESULT.IN0
ALU_IN0[13] => ALU_RESULT.IN0
ALU_IN0[13] => Add0.IN18
ALU_IN0[13] => Add1.IN49
ALU_IN0[13] => ALU_RESULT.IN0
ALU_IN0[13] => ALU_RESULT.IN0
ALU_IN0[14] => ALU_RESULT.IN0
ALU_IN0[14] => ALU_RESULT.IN0
ALU_IN0[14] => Add0.IN17
ALU_IN0[14] => Add1.IN48
ALU_IN0[14] => ALU_RESULT.IN0
ALU_IN0[14] => ALU_RESULT.IN0
ALU_IN0[15] => ALU_RESULT.IN0
ALU_IN0[15] => ALU_RESULT.IN0
ALU_IN0[15] => Add0.IN16
ALU_IN0[15] => Add1.IN47
ALU_IN0[15] => ALU_RESULT.IN0
ALU_IN0[15] => ALU_RESULT.IN0
ALU_IN0[16] => ALU_RESULT.IN0
ALU_IN0[16] => ALU_RESULT.IN0
ALU_IN0[16] => Add0.IN15
ALU_IN0[16] => Add1.IN46
ALU_IN0[16] => ALU_RESULT.IN0
ALU_IN0[16] => ALU_RESULT.IN0
ALU_IN0[17] => ALU_RESULT.IN0
ALU_IN0[17] => ALU_RESULT.IN0
ALU_IN0[17] => Add0.IN14
ALU_IN0[17] => Add1.IN45
ALU_IN0[17] => ALU_RESULT.IN0
ALU_IN0[17] => ALU_RESULT.IN0
ALU_IN0[18] => ALU_RESULT.IN0
ALU_IN0[18] => ALU_RESULT.IN0
ALU_IN0[18] => Add0.IN13
ALU_IN0[18] => Add1.IN44
ALU_IN0[18] => ALU_RESULT.IN0
ALU_IN0[18] => ALU_RESULT.IN0
ALU_IN0[19] => ALU_RESULT.IN0
ALU_IN0[19] => ALU_RESULT.IN0
ALU_IN0[19] => Add0.IN12
ALU_IN0[19] => Add1.IN43
ALU_IN0[19] => ALU_RESULT.IN0
ALU_IN0[19] => ALU_RESULT.IN0
ALU_IN0[20] => ALU_RESULT.IN0
ALU_IN0[20] => ALU_RESULT.IN0
ALU_IN0[20] => Add0.IN11
ALU_IN0[20] => Add1.IN42
ALU_IN0[20] => ALU_RESULT.IN0
ALU_IN0[20] => ALU_RESULT.IN0
ALU_IN0[21] => ALU_RESULT.IN0
ALU_IN0[21] => ALU_RESULT.IN0
ALU_IN0[21] => Add0.IN10
ALU_IN0[21] => Add1.IN41
ALU_IN0[21] => ALU_RESULT.IN0
ALU_IN0[21] => ALU_RESULT.IN0
ALU_IN0[22] => ALU_RESULT.IN0
ALU_IN0[22] => ALU_RESULT.IN0
ALU_IN0[22] => Add0.IN9
ALU_IN0[22] => Add1.IN40
ALU_IN0[22] => ALU_RESULT.IN0
ALU_IN0[22] => ALU_RESULT.IN0
ALU_IN0[23] => ALU_RESULT.IN0
ALU_IN0[23] => ALU_RESULT.IN0
ALU_IN0[23] => Add0.IN8
ALU_IN0[23] => Add1.IN39
ALU_IN0[23] => ALU_RESULT.IN0
ALU_IN0[23] => ALU_RESULT.IN0
ALU_IN0[24] => ALU_RESULT.IN0
ALU_IN0[24] => ALU_RESULT.IN0
ALU_IN0[24] => Add0.IN7
ALU_IN0[24] => Add1.IN38
ALU_IN0[24] => ALU_RESULT.IN0
ALU_IN0[24] => ALU_RESULT.IN0
ALU_IN0[25] => ALU_RESULT.IN0
ALU_IN0[25] => ALU_RESULT.IN0
ALU_IN0[25] => Add0.IN6
ALU_IN0[25] => Add1.IN37
ALU_IN0[25] => ALU_RESULT.IN0
ALU_IN0[25] => ALU_RESULT.IN0
ALU_IN0[26] => ALU_RESULT.IN0
ALU_IN0[26] => ALU_RESULT.IN0
ALU_IN0[26] => Add0.IN5
ALU_IN0[26] => Add1.IN36
ALU_IN0[26] => ALU_RESULT.IN0
ALU_IN0[26] => ALU_RESULT.IN0
ALU_IN0[27] => ALU_RESULT.IN0
ALU_IN0[27] => ALU_RESULT.IN0
ALU_IN0[27] => Add0.IN4
ALU_IN0[27] => Add1.IN35
ALU_IN0[27] => ALU_RESULT.IN0
ALU_IN0[27] => ALU_RESULT.IN0
ALU_IN0[28] => ALU_RESULT.IN0
ALU_IN0[28] => ALU_RESULT.IN0
ALU_IN0[28] => Add0.IN3
ALU_IN0[28] => Add1.IN34
ALU_IN0[28] => ALU_RESULT.IN0
ALU_IN0[28] => ALU_RESULT.IN0
ALU_IN0[29] => ALU_RESULT.IN0
ALU_IN0[29] => ALU_RESULT.IN0
ALU_IN0[29] => Add0.IN2
ALU_IN0[29] => Add1.IN33
ALU_IN0[29] => ALU_RESULT.IN0
ALU_IN0[29] => ALU_RESULT.IN0
ALU_IN0[30] => ALU_RESULT.IN0
ALU_IN0[30] => ALU_RESULT.IN0
ALU_IN0[30] => Add0.IN1
ALU_IN0[30] => Add1.IN32
ALU_IN0[30] => ALU_RESULT.IN0
ALU_IN0[30] => ALU_RESULT.IN0
ALU_IN0[31] => ALU_RESULT.IN0
ALU_IN0[31] => ALU_RESULT.IN0
ALU_IN0[31] => ALU_RESULT.IN0
ALU_IN0[31] => ALU_RESULT.IN0
ALU_IN1[0] => ALU_RESULT.IN1
ALU_IN1[0] => ALU_RESULT.IN1
ALU_IN1[0] => Add0.IN62
ALU_IN1[0] => ALU_RESULT.IN1
ALU_IN1[0] => ALU_RESULT.IN1
ALU_IN1[0] => Add1.IN31
ALU_IN1[1] => ALU_RESULT.IN1
ALU_IN1[1] => ALU_RESULT.IN1
ALU_IN1[1] => Add0.IN61
ALU_IN1[1] => ALU_RESULT.IN1
ALU_IN1[1] => ALU_RESULT.IN1
ALU_IN1[1] => Add1.IN30
ALU_IN1[2] => ALU_RESULT.IN1
ALU_IN1[2] => ALU_RESULT.IN1
ALU_IN1[2] => Add0.IN60
ALU_IN1[2] => ALU_RESULT.IN1
ALU_IN1[2] => ALU_RESULT.IN1
ALU_IN1[2] => Add1.IN29
ALU_IN1[3] => ALU_RESULT.IN1
ALU_IN1[3] => ALU_RESULT.IN1
ALU_IN1[3] => Add0.IN59
ALU_IN1[3] => ALU_RESULT.IN1
ALU_IN1[3] => ALU_RESULT.IN1
ALU_IN1[3] => Add1.IN28
ALU_IN1[4] => ALU_RESULT.IN1
ALU_IN1[4] => ALU_RESULT.IN1
ALU_IN1[4] => Add0.IN58
ALU_IN1[4] => ALU_RESULT.IN1
ALU_IN1[4] => ALU_RESULT.IN1
ALU_IN1[4] => Add1.IN27
ALU_IN1[5] => ALU_RESULT.IN1
ALU_IN1[5] => ALU_RESULT.IN1
ALU_IN1[5] => Add0.IN57
ALU_IN1[5] => ALU_RESULT.IN1
ALU_IN1[5] => ALU_RESULT.IN1
ALU_IN1[5] => Add1.IN26
ALU_IN1[6] => ALU_RESULT.IN1
ALU_IN1[6] => ALU_RESULT.IN1
ALU_IN1[6] => Add0.IN56
ALU_IN1[6] => ALU_RESULT.IN1
ALU_IN1[6] => ALU_RESULT.IN1
ALU_IN1[6] => Add1.IN25
ALU_IN1[7] => ALU_RESULT.IN1
ALU_IN1[7] => ALU_RESULT.IN1
ALU_IN1[7] => Add0.IN55
ALU_IN1[7] => ALU_RESULT.IN1
ALU_IN1[7] => ALU_RESULT.IN1
ALU_IN1[7] => Add1.IN24
ALU_IN1[8] => ALU_RESULT.IN1
ALU_IN1[8] => ALU_RESULT.IN1
ALU_IN1[8] => Add0.IN54
ALU_IN1[8] => ALU_RESULT.IN1
ALU_IN1[8] => ALU_RESULT.IN1
ALU_IN1[8] => Add1.IN23
ALU_IN1[9] => ALU_RESULT.IN1
ALU_IN1[9] => ALU_RESULT.IN1
ALU_IN1[9] => Add0.IN53
ALU_IN1[9] => ALU_RESULT.IN1
ALU_IN1[9] => ALU_RESULT.IN1
ALU_IN1[9] => Add1.IN22
ALU_IN1[10] => ALU_RESULT.IN1
ALU_IN1[10] => ALU_RESULT.IN1
ALU_IN1[10] => Add0.IN52
ALU_IN1[10] => ALU_RESULT.IN1
ALU_IN1[10] => ALU_RESULT.IN1
ALU_IN1[10] => Add1.IN21
ALU_IN1[11] => ALU_RESULT.IN1
ALU_IN1[11] => ALU_RESULT.IN1
ALU_IN1[11] => Add0.IN51
ALU_IN1[11] => ALU_RESULT.IN1
ALU_IN1[11] => ALU_RESULT.IN1
ALU_IN1[11] => Add1.IN20
ALU_IN1[12] => ALU_RESULT.IN1
ALU_IN1[12] => ALU_RESULT.IN1
ALU_IN1[12] => Add0.IN50
ALU_IN1[12] => ALU_RESULT.IN1
ALU_IN1[12] => ALU_RESULT.IN1
ALU_IN1[12] => Add1.IN19
ALU_IN1[13] => ALU_RESULT.IN1
ALU_IN1[13] => ALU_RESULT.IN1
ALU_IN1[13] => Add0.IN49
ALU_IN1[13] => ALU_RESULT.IN1
ALU_IN1[13] => ALU_RESULT.IN1
ALU_IN1[13] => Add1.IN18
ALU_IN1[14] => ALU_RESULT.IN1
ALU_IN1[14] => ALU_RESULT.IN1
ALU_IN1[14] => Add0.IN48
ALU_IN1[14] => ALU_RESULT.IN1
ALU_IN1[14] => ALU_RESULT.IN1
ALU_IN1[14] => Add1.IN17
ALU_IN1[15] => ALU_RESULT.IN1
ALU_IN1[15] => ALU_RESULT.IN1
ALU_IN1[15] => Add0.IN47
ALU_IN1[15] => ALU_RESULT.IN1
ALU_IN1[15] => ALU_RESULT.IN1
ALU_IN1[15] => Add1.IN16
ALU_IN1[16] => ALU_RESULT.IN1
ALU_IN1[16] => ALU_RESULT.IN1
ALU_IN1[16] => Add0.IN46
ALU_IN1[16] => ALU_RESULT.IN1
ALU_IN1[16] => ALU_RESULT.IN1
ALU_IN1[16] => Add1.IN15
ALU_IN1[17] => ALU_RESULT.IN1
ALU_IN1[17] => ALU_RESULT.IN1
ALU_IN1[17] => Add0.IN45
ALU_IN1[17] => ALU_RESULT.IN1
ALU_IN1[17] => ALU_RESULT.IN1
ALU_IN1[17] => Add1.IN14
ALU_IN1[18] => ALU_RESULT.IN1
ALU_IN1[18] => ALU_RESULT.IN1
ALU_IN1[18] => Add0.IN44
ALU_IN1[18] => ALU_RESULT.IN1
ALU_IN1[18] => ALU_RESULT.IN1
ALU_IN1[18] => Add1.IN13
ALU_IN1[19] => ALU_RESULT.IN1
ALU_IN1[19] => ALU_RESULT.IN1
ALU_IN1[19] => Add0.IN43
ALU_IN1[19] => ALU_RESULT.IN1
ALU_IN1[19] => ALU_RESULT.IN1
ALU_IN1[19] => Add1.IN12
ALU_IN1[20] => ALU_RESULT.IN1
ALU_IN1[20] => ALU_RESULT.IN1
ALU_IN1[20] => Add0.IN42
ALU_IN1[20] => ALU_RESULT.IN1
ALU_IN1[20] => ALU_RESULT.IN1
ALU_IN1[20] => Add1.IN11
ALU_IN1[21] => ALU_RESULT.IN1
ALU_IN1[21] => ALU_RESULT.IN1
ALU_IN1[21] => Add0.IN41
ALU_IN1[21] => ALU_RESULT.IN1
ALU_IN1[21] => ALU_RESULT.IN1
ALU_IN1[21] => Add1.IN10
ALU_IN1[22] => ALU_RESULT.IN1
ALU_IN1[22] => ALU_RESULT.IN1
ALU_IN1[22] => Add0.IN40
ALU_IN1[22] => ALU_RESULT.IN1
ALU_IN1[22] => ALU_RESULT.IN1
ALU_IN1[22] => Add1.IN9
ALU_IN1[23] => ALU_RESULT.IN1
ALU_IN1[23] => ALU_RESULT.IN1
ALU_IN1[23] => Add0.IN39
ALU_IN1[23] => ALU_RESULT.IN1
ALU_IN1[23] => ALU_RESULT.IN1
ALU_IN1[23] => Add1.IN8
ALU_IN1[24] => ALU_RESULT.IN1
ALU_IN1[24] => ALU_RESULT.IN1
ALU_IN1[24] => Add0.IN38
ALU_IN1[24] => ALU_RESULT.IN1
ALU_IN1[24] => ALU_RESULT.IN1
ALU_IN1[24] => Add1.IN7
ALU_IN1[25] => ALU_RESULT.IN1
ALU_IN1[25] => ALU_RESULT.IN1
ALU_IN1[25] => Add0.IN37
ALU_IN1[25] => ALU_RESULT.IN1
ALU_IN1[25] => ALU_RESULT.IN1
ALU_IN1[25] => Add1.IN6
ALU_IN1[26] => ALU_RESULT.IN1
ALU_IN1[26] => ALU_RESULT.IN1
ALU_IN1[26] => Add0.IN36
ALU_IN1[26] => ALU_RESULT.IN1
ALU_IN1[26] => ALU_RESULT.IN1
ALU_IN1[26] => Add1.IN5
ALU_IN1[27] => ALU_RESULT.IN1
ALU_IN1[27] => ALU_RESULT.IN1
ALU_IN1[27] => Add0.IN35
ALU_IN1[27] => ALU_RESULT.IN1
ALU_IN1[27] => ALU_RESULT.IN1
ALU_IN1[27] => Add1.IN4
ALU_IN1[28] => ALU_RESULT.IN1
ALU_IN1[28] => ALU_RESULT.IN1
ALU_IN1[28] => Add0.IN34
ALU_IN1[28] => ALU_RESULT.IN1
ALU_IN1[28] => ALU_RESULT.IN1
ALU_IN1[28] => Add1.IN3
ALU_IN1[29] => ALU_RESULT.IN1
ALU_IN1[29] => ALU_RESULT.IN1
ALU_IN1[29] => Add0.IN33
ALU_IN1[29] => ALU_RESULT.IN1
ALU_IN1[29] => ALU_RESULT.IN1
ALU_IN1[29] => Add1.IN2
ALU_IN1[30] => ALU_RESULT.IN1
ALU_IN1[30] => ALU_RESULT.IN1
ALU_IN1[30] => Add0.IN32
ALU_IN1[30] => ALU_RESULT.IN1
ALU_IN1[30] => ALU_RESULT.IN1
ALU_IN1[30] => Add1.IN1
ALU_IN1[31] => ALU_RESULT.IN1
ALU_IN1[31] => ALU_RESULT.IN1
ALU_IN1[31] => ALU_RESULT.IN1
ALU_IN1[31] => ALU_RESULT.IN1
ALU_OUT[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ALU_ZFLG <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ALU_OVF <= ALU_RESULT[32].DB_MAX_OUTPUT_PORT_TYPE


|P3_top|MUX2:DUT_MUX2_ALU_IN1_MUX
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
IN0[0] => OUTPUT.DATAB
IN0[1] => OUTPUT.DATAB
IN0[2] => OUTPUT.DATAB
IN0[3] => OUTPUT.DATAB
IN0[4] => OUTPUT.DATAB
IN0[5] => OUTPUT.DATAB
IN0[6] => OUTPUT.DATAB
IN0[7] => OUTPUT.DATAB
IN0[8] => OUTPUT.DATAB
IN0[9] => OUTPUT.DATAB
IN0[10] => OUTPUT.DATAB
IN0[11] => OUTPUT.DATAB
IN0[12] => OUTPUT.DATAB
IN0[13] => OUTPUT.DATAB
IN0[14] => OUTPUT.DATAB
IN0[15] => OUTPUT.DATAB
IN0[16] => OUTPUT.DATAB
IN0[17] => OUTPUT.DATAB
IN0[18] => OUTPUT.DATAB
IN0[19] => OUTPUT.DATAB
IN0[20] => OUTPUT.DATAB
IN0[21] => OUTPUT.DATAB
IN0[22] => OUTPUT.DATAB
IN0[23] => OUTPUT.DATAB
IN0[24] => OUTPUT.DATAB
IN0[25] => OUTPUT.DATAB
IN0[26] => OUTPUT.DATAB
IN0[27] => OUTPUT.DATAB
IN0[28] => OUTPUT.DATAB
IN0[29] => OUTPUT.DATAB
IN0[30] => OUTPUT.DATAB
IN0[31] => OUTPUT.DATAB
IN1[0] => OUTPUT.DATAB
IN1[1] => OUTPUT.DATAB
IN1[2] => OUTPUT.DATAB
IN1[3] => OUTPUT.DATAB
IN1[4] => OUTPUT.DATAB
IN1[5] => OUTPUT.DATAB
IN1[6] => OUTPUT.DATAB
IN1[7] => OUTPUT.DATAB
IN1[8] => OUTPUT.DATAB
IN1[9] => OUTPUT.DATAB
IN1[10] => OUTPUT.DATAB
IN1[11] => OUTPUT.DATAB
IN1[12] => OUTPUT.DATAB
IN1[13] => OUTPUT.DATAB
IN1[14] => OUTPUT.DATAB
IN1[15] => OUTPUT.DATAB
IN1[16] => OUTPUT.DATAB
IN1[17] => OUTPUT.DATAB
IN1[18] => OUTPUT.DATAB
IN1[19] => OUTPUT.DATAB
IN1[20] => OUTPUT.DATAB
IN1[21] => OUTPUT.DATAB
IN1[22] => OUTPUT.DATAB
IN1[23] => OUTPUT.DATAB
IN1[24] => OUTPUT.DATAB
IN1[25] => OUTPUT.DATAB
IN1[26] => OUTPUT.DATAB
IN1[27] => OUTPUT.DATAB
IN1[28] => OUTPUT.DATAB
IN1[29] => OUTPUT.DATAB
IN1[30] => OUTPUT.DATAB
IN1[31] => OUTPUT.DATAB
OUTPUT[0] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|SEX:DUT_SEX
A[0] => B[0].DATAIN
A[1] => B[1].DATAIN
A[2] => B[2].DATAIN
A[3] => B[3].DATAIN
A[4] => B[4].DATAIN
A[5] => B[5].DATAIN
A[6] => B[6].DATAIN
A[7] => B[7].DATAIN
A[8] => B[8].DATAIN
A[9] => B[9].DATAIN
A[10] => B[10].DATAIN
A[11] => B[11].DATAIN
A[12] => B[12].DATAIN
A[13] => B[13].DATAIN
A[14] => B[14].DATAIN
A[15] => B[15].DATAIN
A[15] => B[31].DATAIN
A[15] => B[30].DATAIN
A[15] => B[29].DATAIN
A[15] => B[28].DATAIN
A[15] => B[27].DATAIN
A[15] => B[26].DATAIN
A[15] => B[25].DATAIN
A[15] => B[24].DATAIN
A[15] => B[23].DATAIN
A[15] => B[22].DATAIN
A[15] => B[21].DATAIN
A[15] => B[20].DATAIN
A[15] => B[19].DATAIN
A[15] => B[18].DATAIN
A[15] => B[17].DATAIN
A[15] => B[16].DATAIN
B[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
B[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
B[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
B[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
B[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
B[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
B[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
B[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
B[8] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
B[9] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
B[10] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
B[11] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
B[12] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
B[13] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
B[14] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
B[15] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
B[16] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
B[17] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
B[18] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
B[19] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
B[20] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
B[21] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
B[22] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
B[23] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
B[24] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
B[25] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
B[26] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
B[27] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
B[28] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
B[29] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
B[30] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
B[31] <= A[15].DB_MAX_OUTPUT_PORT_TYPE


|P3_top|DMEM:DUT_DMEM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|P3_top|DMEM:DUT_DMEM|altsyncram:altsyncram_component
wren_a => altsyncram_odn3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_odn3:auto_generated.data_a[0]
data_a[1] => altsyncram_odn3:auto_generated.data_a[1]
data_a[2] => altsyncram_odn3:auto_generated.data_a[2]
data_a[3] => altsyncram_odn3:auto_generated.data_a[3]
data_a[4] => altsyncram_odn3:auto_generated.data_a[4]
data_a[5] => altsyncram_odn3:auto_generated.data_a[5]
data_a[6] => altsyncram_odn3:auto_generated.data_a[6]
data_a[7] => altsyncram_odn3:auto_generated.data_a[7]
data_a[8] => altsyncram_odn3:auto_generated.data_a[8]
data_a[9] => altsyncram_odn3:auto_generated.data_a[9]
data_a[10] => altsyncram_odn3:auto_generated.data_a[10]
data_a[11] => altsyncram_odn3:auto_generated.data_a[11]
data_a[12] => altsyncram_odn3:auto_generated.data_a[12]
data_a[13] => altsyncram_odn3:auto_generated.data_a[13]
data_a[14] => altsyncram_odn3:auto_generated.data_a[14]
data_a[15] => altsyncram_odn3:auto_generated.data_a[15]
data_a[16] => altsyncram_odn3:auto_generated.data_a[16]
data_a[17] => altsyncram_odn3:auto_generated.data_a[17]
data_a[18] => altsyncram_odn3:auto_generated.data_a[18]
data_a[19] => altsyncram_odn3:auto_generated.data_a[19]
data_a[20] => altsyncram_odn3:auto_generated.data_a[20]
data_a[21] => altsyncram_odn3:auto_generated.data_a[21]
data_a[22] => altsyncram_odn3:auto_generated.data_a[22]
data_a[23] => altsyncram_odn3:auto_generated.data_a[23]
data_a[24] => altsyncram_odn3:auto_generated.data_a[24]
data_a[25] => altsyncram_odn3:auto_generated.data_a[25]
data_a[26] => altsyncram_odn3:auto_generated.data_a[26]
data_a[27] => altsyncram_odn3:auto_generated.data_a[27]
data_a[28] => altsyncram_odn3:auto_generated.data_a[28]
data_a[29] => altsyncram_odn3:auto_generated.data_a[29]
data_a[30] => altsyncram_odn3:auto_generated.data_a[30]
data_a[31] => altsyncram_odn3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_odn3:auto_generated.address_a[0]
address_a[1] => altsyncram_odn3:auto_generated.address_a[1]
address_a[2] => altsyncram_odn3:auto_generated.address_a[2]
address_a[3] => altsyncram_odn3:auto_generated.address_a[3]
address_a[4] => altsyncram_odn3:auto_generated.address_a[4]
address_a[5] => altsyncram_odn3:auto_generated.address_a[5]
address_a[6] => altsyncram_odn3:auto_generated.address_a[6]
address_a[7] => altsyncram_odn3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_odn3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_odn3:auto_generated.q_a[0]
q_a[1] <= altsyncram_odn3:auto_generated.q_a[1]
q_a[2] <= altsyncram_odn3:auto_generated.q_a[2]
q_a[3] <= altsyncram_odn3:auto_generated.q_a[3]
q_a[4] <= altsyncram_odn3:auto_generated.q_a[4]
q_a[5] <= altsyncram_odn3:auto_generated.q_a[5]
q_a[6] <= altsyncram_odn3:auto_generated.q_a[6]
q_a[7] <= altsyncram_odn3:auto_generated.q_a[7]
q_a[8] <= altsyncram_odn3:auto_generated.q_a[8]
q_a[9] <= altsyncram_odn3:auto_generated.q_a[9]
q_a[10] <= altsyncram_odn3:auto_generated.q_a[10]
q_a[11] <= altsyncram_odn3:auto_generated.q_a[11]
q_a[12] <= altsyncram_odn3:auto_generated.q_a[12]
q_a[13] <= altsyncram_odn3:auto_generated.q_a[13]
q_a[14] <= altsyncram_odn3:auto_generated.q_a[14]
q_a[15] <= altsyncram_odn3:auto_generated.q_a[15]
q_a[16] <= altsyncram_odn3:auto_generated.q_a[16]
q_a[17] <= altsyncram_odn3:auto_generated.q_a[17]
q_a[18] <= altsyncram_odn3:auto_generated.q_a[18]
q_a[19] <= altsyncram_odn3:auto_generated.q_a[19]
q_a[20] <= altsyncram_odn3:auto_generated.q_a[20]
q_a[21] <= altsyncram_odn3:auto_generated.q_a[21]
q_a[22] <= altsyncram_odn3:auto_generated.q_a[22]
q_a[23] <= altsyncram_odn3:auto_generated.q_a[23]
q_a[24] <= altsyncram_odn3:auto_generated.q_a[24]
q_a[25] <= altsyncram_odn3:auto_generated.q_a[25]
q_a[26] <= altsyncram_odn3:auto_generated.q_a[26]
q_a[27] <= altsyncram_odn3:auto_generated.q_a[27]
q_a[28] <= altsyncram_odn3:auto_generated.q_a[28]
q_a[29] <= altsyncram_odn3:auto_generated.q_a[29]
q_a[30] <= altsyncram_odn3:auto_generated.q_a[30]
q_a[31] <= altsyncram_odn3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|P3_top|DMEM:DUT_DMEM|altsyncram:altsyncram_component|altsyncram_odn3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|P3_top|MUX2:DUT_MUX3_WB_MUX
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
IN0[0] => OUTPUT.DATAB
IN0[1] => OUTPUT.DATAB
IN0[2] => OUTPUT.DATAB
IN0[3] => OUTPUT.DATAB
IN0[4] => OUTPUT.DATAB
IN0[5] => OUTPUT.DATAB
IN0[6] => OUTPUT.DATAB
IN0[7] => OUTPUT.DATAB
IN0[8] => OUTPUT.DATAB
IN0[9] => OUTPUT.DATAB
IN0[10] => OUTPUT.DATAB
IN0[11] => OUTPUT.DATAB
IN0[12] => OUTPUT.DATAB
IN0[13] => OUTPUT.DATAB
IN0[14] => OUTPUT.DATAB
IN0[15] => OUTPUT.DATAB
IN0[16] => OUTPUT.DATAB
IN0[17] => OUTPUT.DATAB
IN0[18] => OUTPUT.DATAB
IN0[19] => OUTPUT.DATAB
IN0[20] => OUTPUT.DATAB
IN0[21] => OUTPUT.DATAB
IN0[22] => OUTPUT.DATAB
IN0[23] => OUTPUT.DATAB
IN0[24] => OUTPUT.DATAB
IN0[25] => OUTPUT.DATAB
IN0[26] => OUTPUT.DATAB
IN0[27] => OUTPUT.DATAB
IN0[28] => OUTPUT.DATAB
IN0[29] => OUTPUT.DATAB
IN0[30] => OUTPUT.DATAB
IN0[31] => OUTPUT.DATAB
IN1[0] => OUTPUT.DATAB
IN1[1] => OUTPUT.DATAB
IN1[2] => OUTPUT.DATAB
IN1[3] => OUTPUT.DATAB
IN1[4] => OUTPUT.DATAB
IN1[5] => OUTPUT.DATAB
IN1[6] => OUTPUT.DATAB
IN1[7] => OUTPUT.DATAB
IN1[8] => OUTPUT.DATAB
IN1[9] => OUTPUT.DATAB
IN1[10] => OUTPUT.DATAB
IN1[11] => OUTPUT.DATAB
IN1[12] => OUTPUT.DATAB
IN1[13] => OUTPUT.DATAB
IN1[14] => OUTPUT.DATAB
IN1[15] => OUTPUT.DATAB
IN1[16] => OUTPUT.DATAB
IN1[17] => OUTPUT.DATAB
IN1[18] => OUTPUT.DATAB
IN1[19] => OUTPUT.DATAB
IN1[20] => OUTPUT.DATAB
IN1[21] => OUTPUT.DATAB
IN1[22] => OUTPUT.DATAB
IN1[23] => OUTPUT.DATAB
IN1[24] => OUTPUT.DATAB
IN1[25] => OUTPUT.DATAB
IN1[26] => OUTPUT.DATAB
IN1[27] => OUTPUT.DATAB
IN1[28] => OUTPUT.DATAB
IN1[29] => OUTPUT.DATAB
IN1[30] => OUTPUT.DATAB
IN1[31] => OUTPUT.DATAB
OUTPUT[0] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|SL2:DUT_SL2_BRANCH
SL_IN[0] => SL_OUT[2].DATAIN
SL_IN[1] => SL_OUT[3].DATAIN
SL_IN[2] => SL_OUT[4].DATAIN
SL_IN[3] => SL_OUT[5].DATAIN
SL_IN[4] => SL_OUT[6].DATAIN
SL_IN[5] => SL_OUT[7].DATAIN
SL_IN[6] => SL_OUT[8].DATAIN
SL_IN[7] => SL_OUT[9].DATAIN
SL_IN[8] => SL_OUT[10].DATAIN
SL_IN[9] => SL_OUT[11].DATAIN
SL_IN[10] => SL_OUT[12].DATAIN
SL_IN[11] => SL_OUT[13].DATAIN
SL_IN[12] => SL_OUT[14].DATAIN
SL_IN[13] => SL_OUT[15].DATAIN
SL_IN[14] => SL_OUT[16].DATAIN
SL_IN[15] => SL_OUT[17].DATAIN
SL_IN[16] => SL_OUT[18].DATAIN
SL_IN[17] => SL_OUT[19].DATAIN
SL_IN[18] => SL_OUT[20].DATAIN
SL_IN[19] => SL_OUT[21].DATAIN
SL_IN[20] => SL_OUT[22].DATAIN
SL_IN[21] => SL_OUT[23].DATAIN
SL_IN[22] => SL_OUT[24].DATAIN
SL_IN[23] => SL_OUT[25].DATAIN
SL_IN[24] => SL_OUT[26].DATAIN
SL_IN[25] => SL_OUT[27].DATAIN
SL_IN[26] => SL_OUT[28].DATAIN
SL_IN[27] => SL_OUT[29].DATAIN
SL_IN[28] => SL_OUT[30].DATAIN
SL_IN[29] => SL_OUT[31].DATAIN
SL_IN[30] => ~NO_FANOUT~
SL_IN[31] => ~NO_FANOUT~
SL_OUT[0] <= <GND>
SL_OUT[1] <= <GND>
SL_OUT[2] <= SL_IN[0].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[3] <= SL_IN[1].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[4] <= SL_IN[2].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[5] <= SL_IN[3].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[6] <= SL_IN[4].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[7] <= SL_IN[5].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[8] <= SL_IN[6].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[9] <= SL_IN[7].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[10] <= SL_IN[8].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[11] <= SL_IN[9].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[12] <= SL_IN[10].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[13] <= SL_IN[11].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[14] <= SL_IN[12].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[15] <= SL_IN[13].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[16] <= SL_IN[14].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[17] <= SL_IN[15].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[18] <= SL_IN[16].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[19] <= SL_IN[17].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[20] <= SL_IN[18].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[21] <= SL_IN[19].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[22] <= SL_IN[20].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[23] <= SL_IN[21].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[24] <= SL_IN[22].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[25] <= SL_IN[23].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[26] <= SL_IN[24].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[27] <= SL_IN[25].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[28] <= SL_IN[26].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[29] <= SL_IN[27].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[30] <= SL_IN[28].DB_MAX_OUTPUT_PORT_TYPE
SL_OUT[31] <= SL_IN[29].DB_MAX_OUTPUT_PORT_TYPE


|P3_top|ADDER:DUT_BRANCH_ADDR
IN0[0] => Add0.IN32
IN0[1] => Add0.IN31
IN0[2] => Add0.IN30
IN0[3] => Add0.IN29
IN0[4] => Add0.IN28
IN0[5] => Add0.IN27
IN0[6] => Add0.IN26
IN0[7] => Add0.IN25
IN0[8] => Add0.IN24
IN0[9] => Add0.IN23
IN0[10] => Add0.IN22
IN0[11] => Add0.IN21
IN0[12] => Add0.IN20
IN0[13] => Add0.IN19
IN0[14] => Add0.IN18
IN0[15] => Add0.IN17
IN0[16] => Add0.IN16
IN0[17] => Add0.IN15
IN0[18] => Add0.IN14
IN0[19] => Add0.IN13
IN0[20] => Add0.IN12
IN0[21] => Add0.IN11
IN0[22] => Add0.IN10
IN0[23] => Add0.IN9
IN0[24] => Add0.IN8
IN0[25] => Add0.IN7
IN0[26] => Add0.IN6
IN0[27] => Add0.IN5
IN0[28] => Add0.IN4
IN0[29] => Add0.IN3
IN0[30] => Add0.IN2
IN0[31] => Add0.IN1
IN1[0] => Add0.IN64
IN1[1] => Add0.IN63
IN1[2] => Add0.IN62
IN1[3] => Add0.IN61
IN1[4] => Add0.IN60
IN1[5] => Add0.IN59
IN1[6] => Add0.IN58
IN1[7] => Add0.IN57
IN1[8] => Add0.IN56
IN1[9] => Add0.IN55
IN1[10] => Add0.IN54
IN1[11] => Add0.IN53
IN1[12] => Add0.IN52
IN1[13] => Add0.IN51
IN1[14] => Add0.IN50
IN1[15] => Add0.IN49
IN1[16] => Add0.IN48
IN1[17] => Add0.IN47
IN1[18] => Add0.IN46
IN1[19] => Add0.IN45
IN1[20] => Add0.IN44
IN1[21] => Add0.IN43
IN1[22] => Add0.IN42
IN1[23] => Add0.IN41
IN1[24] => Add0.IN40
IN1[25] => Add0.IN39
IN1[26] => Add0.IN38
IN1[27] => Add0.IN37
IN1[28] => Add0.IN36
IN1[29] => Add0.IN35
IN1[30] => Add0.IN34
IN1[31] => Add0.IN33
OUTPUT[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|P3_top|MUX2:DUT_BRANCH_MUX
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
IN0[0] => OUTPUT.DATAB
IN0[1] => OUTPUT.DATAB
IN0[2] => OUTPUT.DATAB
IN0[3] => OUTPUT.DATAB
IN0[4] => OUTPUT.DATAB
IN0[5] => OUTPUT.DATAB
IN0[6] => OUTPUT.DATAB
IN0[7] => OUTPUT.DATAB
IN0[8] => OUTPUT.DATAB
IN0[9] => OUTPUT.DATAB
IN0[10] => OUTPUT.DATAB
IN0[11] => OUTPUT.DATAB
IN0[12] => OUTPUT.DATAB
IN0[13] => OUTPUT.DATAB
IN0[14] => OUTPUT.DATAB
IN0[15] => OUTPUT.DATAB
IN0[16] => OUTPUT.DATAB
IN0[17] => OUTPUT.DATAB
IN0[18] => OUTPUT.DATAB
IN0[19] => OUTPUT.DATAB
IN0[20] => OUTPUT.DATAB
IN0[21] => OUTPUT.DATAB
IN0[22] => OUTPUT.DATAB
IN0[23] => OUTPUT.DATAB
IN0[24] => OUTPUT.DATAB
IN0[25] => OUTPUT.DATAB
IN0[26] => OUTPUT.DATAB
IN0[27] => OUTPUT.DATAB
IN0[28] => OUTPUT.DATAB
IN0[29] => OUTPUT.DATAB
IN0[30] => OUTPUT.DATAB
IN0[31] => OUTPUT.DATAB
IN1[0] => OUTPUT.DATAB
IN1[1] => OUTPUT.DATAB
IN1[2] => OUTPUT.DATAB
IN1[3] => OUTPUT.DATAB
IN1[4] => OUTPUT.DATAB
IN1[5] => OUTPUT.DATAB
IN1[6] => OUTPUT.DATAB
IN1[7] => OUTPUT.DATAB
IN1[8] => OUTPUT.DATAB
IN1[9] => OUTPUT.DATAB
IN1[10] => OUTPUT.DATAB
IN1[11] => OUTPUT.DATAB
IN1[12] => OUTPUT.DATAB
IN1[13] => OUTPUT.DATAB
IN1[14] => OUTPUT.DATAB
IN1[15] => OUTPUT.DATAB
IN1[16] => OUTPUT.DATAB
IN1[17] => OUTPUT.DATAB
IN1[18] => OUTPUT.DATAB
IN1[19] => OUTPUT.DATAB
IN1[20] => OUTPUT.DATAB
IN1[21] => OUTPUT.DATAB
IN1[22] => OUTPUT.DATAB
IN1[23] => OUTPUT.DATAB
IN1[24] => OUTPUT.DATAB
IN1[25] => OUTPUT.DATAB
IN1[26] => OUTPUT.DATAB
IN1[27] => OUTPUT.DATAB
IN1[28] => OUTPUT.DATAB
IN1[29] => OUTPUT.DATAB
IN1[30] => OUTPUT.DATAB
IN1[31] => OUTPUT.DATAB
OUTPUT[0] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE


