# Benchmark "tehb" written by ABC on Sat Oct 19 00:41:45 2024
.model tehb
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs_valid

.latch        n34 dataReg[0]  0
.latch        n39 dataReg[1]  0
.latch        n44 dataReg[2]  0
.latch        n49 dataReg[3]  0
.latch        n54 dataReg[4]  0
.latch        n59 control.fullReg  0

.names dataReg[0] control.fullReg new_n35
11 1
.names ins[0] control.fullReg new_n36
10 1
.names new_n35 new_n36 outs[0]
00 0
.names dataReg[1] control.fullReg new_n38
11 1
.names ins[1] control.fullReg new_n39_1
10 1
.names new_n38 new_n39_1 outs[1]
00 0
.names dataReg[2] control.fullReg new_n41
11 1
.names ins[2] control.fullReg new_n42
10 1
.names new_n41 new_n42 outs[2]
00 0
.names dataReg[3] control.fullReg new_n44_1
11 1
.names ins[3] control.fullReg new_n45
10 1
.names new_n44_1 new_n45 outs[3]
00 0
.names dataReg[4] control.fullReg new_n47
11 1
.names ins[4] control.fullReg new_n48
10 1
.names new_n47 new_n48 outs[4]
00 0
.names ins_valid control.fullReg outs_valid
00 0
.names ins_valid outs_ready new_n51
10 1
.names control.fullReg new_n51 new_n52
01 1
.names dataReg[0] new_n52 new_n53
10 1
.names ins[0] new_n52 new_n54_1
11 1
.names new_n53 new_n54_1 new_n55
00 1
.names rst new_n55 n34
00 1
.names dataReg[1] new_n52 new_n57
10 1
.names ins[1] new_n52 new_n58
11 1
.names new_n57 new_n58 new_n59_1
00 1
.names rst new_n59_1 n39
00 1
.names dataReg[2] new_n52 new_n61
10 1
.names ins[2] new_n52 new_n62
11 1
.names new_n61 new_n62 new_n63
00 1
.names rst new_n63 n44
00 1
.names dataReg[3] new_n52 new_n65
10 1
.names ins[3] new_n52 new_n66
11 1
.names new_n65 new_n66 new_n67
00 1
.names rst new_n67 n49
00 1
.names dataReg[4] new_n52 new_n69
10 1
.names ins[4] new_n52 new_n70
11 1
.names new_n69 new_n70 new_n71
00 1
.names rst new_n71 n54
00 1
.names rst outs_ready new_n73
00 1
.names outs_valid new_n73 n59
11 1
.names control.fullReg ins_ready
0 1
.end
