<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Dugong.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dugong_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="inst_mem_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="inst_mem_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="inst_mem_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="program_counter_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="prototype0.vhf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="prototype0_prototype0_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1345562342" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1345562342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1345562675" xil_pn:in_ck="-3482771594734355033" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1345562675">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="src/clk_generator.vhd"/>
      <outfile xil_pn:name="src/dugong.vhd"/>
      <outfile xil_pn:name="src/gpio_controller.vhd"/>
      <outfile xil_pn:name="src/gpio_controller_ip.vhd"/>
      <outfile xil_pn:name="src/inst_mem.vhd"/>
      <outfile xil_pn:name="src/program_counter.vhd"/>
      <outfile xil_pn:name="src/top.vhd"/>
      <outfile xil_pn:name="src/wb_m.vhd"/>
      <outfile xil_pn:name="tb/dugong_tb.vhd"/>
      <outfile xil_pn:name="tb/gpio_controller_ip_tb.vhd"/>
      <outfile xil_pn:name="tb/inst_mem_tb.vhd"/>
      <outfile xil_pn:name="tb/program_counter_tb.vhd"/>
      <outfile xil_pn:name="tb/prototype0_tb.vhd"/>
      <outfile xil_pn:name="tb/top_tb.vhd"/>
      <outfile xil_pn:name="tb/wb_master_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1345562598" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5443599044684903725" xil_pn:start_ts="1345562598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1345562599" xil_pn:in_ck="6451741739009899049" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1843229875732929199" xil_pn:start_ts="1345562598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="prototype0.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1345562599" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2797496614994173125" xil_pn:start_ts="1345562599">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1345562599" xil_pn:in_ck="-771808684117235313" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1345562599">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="prototype0.vhf"/>
      <outfile xil_pn:name="src/clk_generator.vhd"/>
      <outfile xil_pn:name="src/dugong.vhd"/>
      <outfile xil_pn:name="src/gpio_controller.vhd"/>
      <outfile xil_pn:name="src/gpio_controller_ip.vhd"/>
      <outfile xil_pn:name="src/inst_mem.vhd"/>
      <outfile xil_pn:name="src/program_counter.vhd"/>
      <outfile xil_pn:name="src/top.vhd"/>
      <outfile xil_pn:name="src/wb_m.vhd"/>
      <outfile xil_pn:name="tb/dugong_tb.vhd"/>
      <outfile xil_pn:name="tb/gpio_controller_ip_tb.vhd"/>
      <outfile xil_pn:name="tb/inst_mem_tb.vhd"/>
      <outfile xil_pn:name="tb/program_counter_tb.vhd"/>
      <outfile xil_pn:name="tb/top_tb.vhd"/>
      <outfile xil_pn:name="tb/wb_master_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1345562602" xil_pn:in_ck="-771808684117235313" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8470657748386734095" xil_pn:start_ts="1345562599">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1345558199" xil_pn:in_ck="-94734211775620901" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8700287104508614107" xil_pn:start_ts="1345558199">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="inst_mem_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
  </transforms>

</generated_project>
