<stg><name>read_req_table</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
entry:4  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i40P(i40* @tx_readReqTable_upd_s_0, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:5  br i1 %tmp, label %0, label %1

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="1">
<![CDATA[
:0  %tmp36 = call i40 @_ssdm_op_Read.ap_fifo.volatile.i40P(i40* @tx_readReqTable_upd_s_0) nounwind

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="40">
<![CDATA[
:1  %trunc_ln321 = trunc i40 %tmp36 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_max_fwd_readreq_s = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %tmp36, i32 16, i32 39) nounwind

]]></Node>
<StgValue><ssdm name="tmp_max_fwd_readreq_s"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln544 = zext i16 %trunc_ln321 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %req_table_max_fwd_re_1 = getelementptr [500 x i24]* @req_table_max_fwd_re, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="req_table_max_fwd_re_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
:5  store i24 %tmp_max_fwd_readreq_s, i24* %req_table_max_fwd_re_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="41" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i41* @rx_readReqTable_upd_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i40* @tx_readReqTable_upd_s_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str96) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln40"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecMemCore([500 x i24]* @req_table_oldest_out, [500 x i24]* @req_table_max_fwd_re, [1 x i8]* @p_str96, [12 x i8]* @p_str197, [1 x i8]* @p_str96, i32 -1, [1 x i8]* @p_str96, [1 x i8]* @p_str96, [1 x i8]* @p_str96, [1 x i8]* @p_str96, [1 x i8]* @p_str96) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln44"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
:0  %tmp_34 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i41P(i41* @rx_readReqTable_upd_1, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_34, label %2, label %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="41" op_0_bw="41" op_1_bw="41" op_2_bw="1">
<![CDATA[
:0  %tmp_1 = call i41 @_ssdm_op_Read.ap_fifo.volatile.i41P(i41* @rx_readReqTable_upd_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="41">
<![CDATA[
:1  %trunc_ln321_3 = trunc i41 %tmp_1 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln321_3"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_oldest_outstandi = call i24 @_ssdm_op_PartSelect.i24.i41.i32.i32(i41 %tmp_1, i32 16, i32 39) nounwind

]]></Node>
<StgValue><ssdm name="tmp_oldest_outstandi"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
:3  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %tmp_1, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_35, label %3, label %._crit_edge2.i

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln544_3 = zext i16 %trunc_ln321_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_3"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %req_table_oldest_out_1 = getelementptr [500 x i24]* @req_table_oldest_out, i64 0, i64 %zext_ln544_3

]]></Node>
<StgValue><ssdm name="req_table_oldest_out_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
:2  store i24 %tmp_oldest_outstandi, i24* %req_table_oldest_out_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge2.i

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2.i:0  br label %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1.i:0  br label %read_req_table.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %read_req_table.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
read_req_table.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
