// Seed: 1286855943
module module_0 (
    output uwire id_0,
    output wire id_1,
    output supply1 id_2,
    input tri1 id_3,
    input supply1 id_4
);
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1
);
  wire id_3;
  tri id_4, id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_1
  );
  logic id_6;
  ;
  wire [1 : 1] id_7;
  wire id_8;
  assign id_4 = -1;
endmodule : SymbolIdentifier
module module_2 (
    output tri1 id_0,
    input wire void id_1,
    input tri0 id_2
);
  assign id_0 = id_1;
  tri id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
  assign id_0 = -1;
  logic id_5;
  final if (-1 == 1) $signed(58);
  ;
  assign id_4 = -1'b0;
endmodule
