`begin_keywords "1800-2017"
`line 1 "../src/merl_azadi-II_azadi_uart_1.0/rtl/uart_top.sv" 1
 
 
 

`line 5 "../src/merl_azadi-II_azadi_uart_1.0/rtl/uart_top.sv" 0
 

`line 7 "../src/merl_azadi-II_azadi_uart_1.0/rtl/uart_top.sv" 0
 

`line 9 "../src/merl_azadi-II_azadi_uart_1.0/rtl/uart_top.sv" 0
module uart_top (
    input logic clk_i,
    input logic rst_ni,

`line 13 "../src/merl_azadi-II_azadi_uart_1.0/rtl/uart_top.sv" 0
   
    input  tlul_pkg::tlul_h2d_t tl_i,
    output tlul_pkg::tlul_d2h_t tl_o,
   
    output logic tx_o,
    input  logic rx_i,
    
    output logic intr_tx,
    output logic intr_rx
);
    
    logic [31:0] wdata;
    logic [7:0] addr;
    logic        we;
    logic        re;
    logic [31:0] rdata;
    logic [3:0]  be;
    
uart_core u_uart_core(
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),
    
    .ren     (re),
    .we      (we),
    .wdata   (wdata),
    .rdata   (rdata),
    .addr    (addr),    
    .tx_o    (tx_o),
    .rx_i    (rx_i),
    
    .intr_tx (intr_tx),
    .intr_rx (intr_rx)
);

`line 47 "../src/merl_azadi-II_azadi_uart_1.0/rtl/uart_top.sv" 0
    
 tlul_adapter_reg #(
    .RegAw(8),
    .RegDw(32)
 ) u_reg_if (
   .clk_i,
   .rst_ni,
    
   .tl_i (tl_i),
   .tl_o (tl_o),
    
   .we_o    (we),
   .re_o    (re),
   .addr_o  (addr),
   .wdata_o (wdata),
   .be_o    (be),
   .rdata_i (rdata),
   .error_i (1'b0)
);
endmodule

`line 68 "../src/merl_azadi-II_azadi_uart_1.0/rtl/uart_top.sv" 2
