----------------------------------------------------------------------------------
-- Company: 
-- Engineer: Kavin Thirukonda
-- 
-- Create Date: 11/04/2022 11:20:53 PM
-- Design Name: 
-- Module Name: mac_toplevel - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: pi_controller.vhd, 
--               dac_interface.vhd, 
--               rs422_interface.vhd, 
--               sys_clk.vhd
-- 
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity mac_toplevel is
--  Port ( ); 
-- 4 output ports to DAC pmod pins, X input ports for RS422 pmod pins (defined in fpga datasheet)
end mac_toplevel;

architecture Behavioral of mac_toplevel is

begin


end Behavioral;
