Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7b6e13621b81408c93dc1bd643a5b3c6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_veri_behav xil_defaultlib.testbench_veri xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FF_D [ff_d_default]
Compiling architecture behavioral of entity xil_defaultlib.celula [celula_default]
Compiling architecture behavioral of entity xil_defaultlib.Red_CA [red_ca_default]
Compiling module xil_defaultlib.testbench_veri
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_veri_behav
