
-- ABDIEL VICENCIO ANTONIO 

Library IEEE;
Use IEEE.std_logic_1164.all;

Entity CRUZ is
	port (	CLK, RST, START : in std_logic;
				InA, InB : in std_logic_vector (3 downto 0)
				VSYNC, HSYNC : out std_logic;
				R, G, B : out std_logic_vector (3 downto o));
end CRUZ;

architecture arc of CRUZ is

	Component DIVISOR_FRECUENCIA is
		port (	CLK, RST : in std_logic;
					CLKout : out std_logic);
	end component;
	
	Component CONTADOR_800 is
		port (CLK, RST : in std_logic;
				CNT : out std_logic_vector(9 downto 0);
				OV : out std_logic);
	end component;
	
	Component CONTADOR_525 is
		port (CLK, RST : in std_logic;
				CNT : out std_logic_vector(9 downto 0));
	end component;

	

begin 

