(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : ReedPSoC.brd                                  )
(    Software Version : 16.6S042                                      )
(    Date/Time        : Thu Oct 05 15:15:40 2017                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'E:\CADENCE\PROJECTS\PSOC_ASSIGMENT'
Design Directory:            'E:/Cadence/Projects/PSoC_Assigment'
Old design name:             'E:/Cadence/Projects/PSoC_Assigment/ReedPSoC.brd'
New design name:             'E:/Cadence/Projects/PSoC_Assigment/ReedPSoC.brd'

CmdLine: netrev.exe -y 1 -n -u -i E:\CADENCE\PROJECTS\PSOC_ASSIGMENT E:\Cadence\Projects\PSoC_Assigment\ReedPSoC.brd E:\Cadence\Projects\PSoC_Assigment\ReedPSoC.brd

------ Preparing to read pst files ------

Starting to read E:/CADENCE/PROJECTS/PSOC_ASSIGMENT/pstchip.dat 
   Finished reading E:/CADENCE/PROJECTS/PSOC_ASSIGMENT/pstchip.dat (00:00:00.05)
Starting to read E:/CADENCE/PROJECTS/PSOC_ASSIGMENT/pstxprt.dat 
   Finished reading E:/CADENCE/PROJECTS/PSOC_ASSIGMENT/pstxprt.dat (00:00:00.00)
Starting to read E:/CADENCE/PROJECTS/PSOC_ASSIGMENT/pstxnet.dat 
   Finished reading E:/CADENCE/PROJECTS/PSOC_ASSIGMENT/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------



Note: SECTION property definition created

------ Library Paths ------
MODULEPATH =  . 
           C:/Cadence/SPB_16.6/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_16.6/share/local/pcb/symbols 
           C:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_16.6/share/pcb/allegrolib/symbols 
           E:/Cadence/Symbols 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_16.6/share/local/pcb/padstacks 
           C:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_16.6/share/pcb/allegrolib/symbols 
           E:/Cadence/Symbols 


------ Summary Statistics ------


netrev run on Oct 5 15:15:40 2017
   DESIGN NAME : 'PSOC_SCHEMATIC'
   PACKAGING ON Oct 15 2014 05:53:32

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:01:16
elapsed time  0:00:00

