Analysis & Synthesis report for stat
Tue Oct 01 23:59:23 2019
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for my_rom:rom|altsyncram:altsyncram_component|altsyncram_se91:auto_generated
 18. Parameter Settings for User Entity Instance: mc8051_core:processor|mc8051_alu:i_mc8051_alu
 19. Parameter Settings for User Entity Instance: mc8051_core:processor|mc8051_alu:i_mc8051_alu|alumux:i_alumux
 20. Parameter Settings for User Entity Instance: mc8051_core:processor|mc8051_alu:i_mc8051_alu|alucore:i_alucore
 21. Parameter Settings for User Entity Instance: mc8051_core:processor|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core
 22. Parameter Settings for User Entity Instance: mc8051_core:processor|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:\gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy
 23. Parameter Settings for User Entity Instance: mc8051_core:processor|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:\gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy
 24. Parameter Settings for User Entity Instance: mc8051_core:processor|mc8051_alu:i_mc8051_alu|comb_mltplr:\gen_multiplier1:i_comb_mltplr
 25. Parameter Settings for User Entity Instance: mc8051_core:processor|mc8051_alu:i_mc8051_alu|comb_divider:\gen_divider1:i_comb_divider
 26. Parameter Settings for User Entity Instance: mc8051_core:processor|mc8051_alu:i_mc8051_alu|dcml_adjust:\gen_dcml_adj1:i_dcml_adjust
 27. Parameter Settings for User Entity Instance: my_rom:rom|altsyncram:altsyncram_component
 28. Parameter Settings for Inferred Entity Instance: mc8051_core:processor|mc8051_alu:i_mc8051_alu|comb_mltplr:\gen_multiplier1:i_comb_mltplr|lpm_mult:Mult0
 29. altsyncram Parameter Settings by Entity Instance
 30. lpm_mult Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "my_rom:rom"
 32. Port Connectivity Checks: "mc8051_core:processor"
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 01 23:59:23 2019         ;
; Quartus II 64-Bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; stat                                          ;
; Top-level Entity Name              ; stat                                          ;
; Family                             ; Cyclone III                                   ;
; Total logic elements               ; 3,901                                         ;
;     Total combinational functions  ; 3,779                                         ;
;     Dedicated logic registers      ; 520                                           ;
; Total registers                    ; 520                                           ;
; Total pins                         ; 34                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 2,048                                         ;
; Embedded Multiplier 9-bit elements ; 1                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; stat               ; stat               ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; mc8051_tmrctr_rtl.vhd            ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/mc8051_tmrctr_rtl.vhd                ;         ;
; mc8051_tmrctr_.vhd               ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/mc8051_tmrctr_.vhd                   ;         ;
; mc8051_siu_rtl.vhd               ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/mc8051_siu_rtl.vhd                   ;         ;
; mc8051_siu_.vhd                  ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/mc8051_siu_.vhd                      ;         ;
; mc8051_p.vhd                     ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/mc8051_p.vhd                         ;         ;
; mc8051_core_struc.vhd            ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/mc8051_core_struc.vhd                ;         ;
; mc8051_core_.vhd                 ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/mc8051_core_.vhd                     ;         ;
; mc8051_control_struc.vhd         ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/mc8051_control_struc.vhd             ;         ;
; mc8051_control_.vhd              ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/mc8051_control_.vhd                  ;         ;
; mc8051_alu_struc.vhd             ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/mc8051_alu_struc.vhd                 ;         ;
; mc8051_alu_.vhd                  ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/mc8051_alu_.vhd                      ;         ;
; dcml_adjust_rtl.vhd              ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/dcml_adjust_rtl.vhd                  ;         ;
; dcml_adjust_.vhd                 ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/dcml_adjust_.vhd                     ;         ;
; control_mem_rtl.vhd              ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/control_mem_rtl.vhd                  ;         ;
; control_mem_.vhd                 ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/control_mem_.vhd                     ;         ;
; control_fsm_rtl.vhd              ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/control_fsm_rtl.vhd                  ;         ;
; control_fsm_.vhd                 ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/control_fsm_.vhd                     ;         ;
; comb_mltplr_rtl.vhd              ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/comb_mltplr_rtl.vhd                  ;         ;
; comb_mltplr_.vhd                 ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/comb_mltplr_.vhd                     ;         ;
; comb_divider_rtl.vhd             ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/comb_divider_rtl.vhd                 ;         ;
; comb_divider_.vhd                ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/comb_divider_.vhd                    ;         ;
; alumux_rtl.vhd                   ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/alumux_rtl.vhd                       ;         ;
; alumux_.vhd                      ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/alumux_.vhd                          ;         ;
; alucore_rtl.vhd                  ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/alucore_rtl.vhd                      ;         ;
; alucore_.vhd                     ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/alucore_.vhd                         ;         ;
; addsub_ovcy_rtl.vhd              ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/addsub_ovcy_rtl.vhd                  ;         ;
; addsub_ovcy_.vhd                 ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/addsub_ovcy_.vhd                     ;         ;
; addsub_cy_rtl.vhd                ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/addsub_cy_rtl.vhd                    ;         ;
; addsub_cy_.vhd                   ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/addsub_cy_.vhd                       ;         ;
; addsub_core_struc.vhd            ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/addsub_core_struc.vhd                ;         ;
; addsub_core_.vhd                 ; yes             ; User VHDL File                         ; E:/study/Labs/Components/lab5/stat/addsub_core_.vhd                     ;         ;
; stat.v                           ; yes             ; User Verilog HDL File                  ; E:/study/Labs/Components/lab5/stat/stat.v                               ;         ;
; my_rom.v                         ; yes             ; User Wizard-Generated File             ; E:/study/Labs/Components/lab5/stat/my_rom.v                             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal121.inc                   ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/aglobal121.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_se91.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/study/Labs/Components/lab5/stat/db/altsyncram_se91.tdf               ;         ;
; teststat.hex                     ; yes             ; Auto-Found Memory Initialization File  ; E:/study/Labs/Components/lab5/stat/teststat.hex                         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_19t.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/study/Labs/Components/lab5/stat/db/mult_19t.tdf                      ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 3,901 ;
;                                             ;       ;
; Total combinational functions               ; 3779  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 2809  ;
;     -- 3 input functions                    ; 665   ;
;     -- <=2 input functions                  ; 305   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 3591  ;
;     -- arithmetic mode                      ; 188   ;
;                                             ;       ;
; Total registers                             ; 520   ;
;     -- Dedicated logic registers            ; 520   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 34    ;
; Total memory bits                           ; 2048  ;
; Embedded Multiplier 9-bit elements          ; 1     ;
; Maximum fan-out                             ; 496   ;
; Total fan-out                               ; 16171 ;
; Average fan-out                             ; 3.69  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                    ; Library Name ;
+----------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |stat                                                                                  ; 3779 (36)         ; 520 (32)     ; 2048        ; 1            ; 1       ; 0         ; 34   ; 0            ; |stat                                                                                                                                                  ;              ;
;    |mc8051_core:processor|                                                             ; 3743 (0)          ; 488 (0)      ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |stat|mc8051_core:processor                                                                                                                            ;              ;
;       |mc8051_alu:i_mc8051_alu|                                                        ; 631 (0)           ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |stat|mc8051_core:processor|mc8051_alu:i_mc8051_alu                                                                                                    ;              ;
;          |addsub_core:i_addsub_core|                                                   ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |stat|mc8051_core:processor|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core                                                                          ;              ;
;             |addsub_cy:\gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy|   ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |stat|mc8051_core:processor|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:\gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy   ;              ;
;             |addsub_ovcy:\gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy| ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |stat|mc8051_core:processor|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:\gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy ;              ;
;          |alucore:i_alucore|                                                           ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |stat|mc8051_core:processor|mc8051_alu:i_mc8051_alu|alucore:i_alucore                                                                                  ;              ;
;          |alumux:i_alumux|                                                             ; 432 (432)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |stat|mc8051_core:processor|mc8051_alu:i_mc8051_alu|alumux:i_alumux                                                                                    ;              ;
;          |comb_divider:\gen_divider1:i_comb_divider|                                   ; 114 (114)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |stat|mc8051_core:processor|mc8051_alu:i_mc8051_alu|comb_divider:\gen_divider1:i_comb_divider                                                          ;              ;
;          |comb_mltplr:\gen_multiplier1:i_comb_mltplr|                                  ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |stat|mc8051_core:processor|mc8051_alu:i_mc8051_alu|comb_mltplr:\gen_multiplier1:i_comb_mltplr                                                         ;              ;
;             |lpm_mult:Mult0|                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |stat|mc8051_core:processor|mc8051_alu:i_mc8051_alu|comb_mltplr:\gen_multiplier1:i_comb_mltplr|lpm_mult:Mult0                                          ;              ;
;                |mult_19t:auto_generated|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |stat|mc8051_core:processor|mc8051_alu:i_mc8051_alu|comb_mltplr:\gen_multiplier1:i_comb_mltplr|lpm_mult:Mult0|mult_19t:auto_generated                  ;              ;
;          |dcml_adjust:\gen_dcml_adj1:i_dcml_adjust|                                    ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |stat|mc8051_core:processor|mc8051_alu:i_mc8051_alu|dcml_adjust:\gen_dcml_adj1:i_dcml_adjust                                                           ;              ;
;       |mc8051_control:i_mc8051_control|                                                ; 2813 (0)          ; 404 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control                                                                                            ;              ;
;          |control_fsm:i_control_fsm|                                                   ; 506 (506)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm                                                                  ;              ;
;          |control_mem:i_control_mem|                                                   ; 2307 (2307)       ; 404 (404)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem                                                                  ;              ;
;       |mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|                                      ; 158 (158)         ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |stat|mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu                                                                                  ;              ;
;       |mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|                             ; 141 (141)         ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |stat|mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr                                                                         ;              ;
;    |my_rom:rom|                                                                        ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |stat|my_rom:rom                                                                                                                                       ;              ;
;       |altsyncram:altsyncram_component|                                                ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |stat|my_rom:rom|altsyncram:altsyncram_component                                                                                                       ;              ;
;          |altsyncram_se91:auto_generated|                                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |stat|my_rom:rom|altsyncram:altsyncram_component|altsyncram_se91:auto_generated                                                                        ;              ;
+----------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                     ;
+--------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                 ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+--------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------+
; my_rom:rom|altsyncram:altsyncram_component|altsyncram_se91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; testStat.hex ;
+--------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------+---------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance  ; IP Include File                             ;
+--------+--------------+---------+--------------+--------------+------------------+---------------------------------------------+
; Altera ; ROM: 1-PORT  ; 12.1    ; N/A          ; N/A          ; |stat|my_rom:rom ; E:/study/Labs/Components/lab5/stat/my_rom.v ;
+--------+--------------+---------+--------------+--------------+------------------+---------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state ;
+---------------+-------------+-------------+-------------+-------------+-------------------------------------+
; Name          ; state.EXEC3 ; state.EXEC2 ; state.EXEC1 ; state.FETCH ; state.STARTUP                       ;
+---------------+-------------+-------------+-------------+-------------+-------------------------------------+
; state.STARTUP ; 0           ; 0           ; 0           ; 0           ; 0                                   ;
; state.FETCH   ; 0           ; 0           ; 0           ; 1           ; 1                                   ;
; state.EXEC1   ; 0           ; 0           ; 1           ; 0           ; 1                                   ;
; state.EXEC2   ; 0           ; 1           ; 0           ; 0           ; 1                                   ;
; state.EXEC3   ; 1           ; 0           ; 0           ; 0           ; 1                                   ;
+---------------+-------------+-------------+-------------+-------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Register name                                                                                ; Reason for Removal                                                                                       ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_int0_sync[0]      ; Stuck at GND due to stuck port data_in                                                                   ;
; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_int1_sync[0]      ; Stuck at GND due to stuck port data_in                                                                   ;
; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_int0_sync[1]      ; Stuck at GND due to stuck port data_in                                                                   ;
; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_int1_sync[1]      ; Stuck at GND due to stuck port data_in                                                                   ;
; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_t0ff0             ; Stuck at GND due to stuck port data_in                                                                   ;
; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_t0ff1             ; Stuck at GND due to stuck port data_in                                                                   ;
; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_t0ff2             ; Stuck at GND due to stuck port data_in                                                                   ;
; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_t1ff0             ; Stuck at GND due to stuck port data_in                                                                   ;
; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_t1ff1             ; Stuck at GND due to stuck port data_in                                                                   ;
; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_t1ff2             ; Stuck at GND due to stuck port data_in                                                                   ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf1_h1[0]  ; Merged with mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_ff0                        ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf1_h2[0]  ; Merged with mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_ff1                        ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int1_h1[0] ; Merged with mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h1[0] ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0[0..7]   ; Merged with mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h1[0] ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1[0..7]   ; Merged with mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h1[0] ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2[0..7]   ; Merged with mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h1[0] ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3[0..7]   ; Merged with mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h1[0] ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int1_h2[0] ; Merged with mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h2[0] ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int1_h3[0] ; Merged with mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h3[0] ;
; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxd_ff0                    ; Stuck at GND due to stuck port data_in                                                                   ;
; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxd_ff1                    ; Stuck at GND due to stuck port data_in                                                                   ;
; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxd_ff2                    ; Stuck at GND due to stuck port data_in                                                                   ;
; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_det_ff0                    ; Stuck at GND due to stuck port data_in                                                                   ;
; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_det_ff1                    ; Stuck at GND due to stuck port data_in                                                                   ;
; Total Number of Removed Registers = 52                                                       ;                                                                                                          ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; Register name                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                  ;
+-----------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxd_ff0               ; Stuck at GND              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxd_ff1,              ;
;                                                                                         ; due to stuck port data_in ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxd_ff2               ;
; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_int0_sync[0] ; Stuck at GND              ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_int0_sync[1] ;
;                                                                                         ; due to stuck port data_in ;                                                                                         ;
; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_int1_sync[0] ; Stuck at GND              ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_int1_sync[1] ;
;                                                                                         ; due to stuck port data_in ;                                                                                         ;
; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_t0ff0        ; Stuck at GND              ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_t0ff1        ;
;                                                                                         ; due to stuck port data_in ;                                                                                         ;
; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_t1ff0        ; Stuck at GND              ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_t1ff1        ;
;                                                                                         ; due to stuck port data_in ;                                                                                         ;
+-----------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 520   ;
; Number of registers using Synchronous Clear  ; 173   ;
; Number of registers using Synchronous Load   ; 48    ;
; Number of registers using Asynchronous Clear ; 488   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 440   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                           ;
+----------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                            ; Fan out ;
+----------------------------------------------------------------------------------------------+---------+
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1[0]        ; 5       ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3[0]        ; 36      ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3[1]        ; 5       ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3[3]        ; 5       ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3[2]        ; 5       ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1[1]        ; 5       ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1[2]        ; 5       ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1[3]        ; 5       ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1[4]        ; 5       ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1[5]        ; 5       ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1[6]        ; 5       ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1[7]        ; 5       ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h1[0] ; 11      ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[0]        ; 6       ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[1]        ; 4       ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[2]        ; 4       ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h2[0] ; 3       ;
; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h3[0] ; 2       ;
; Total number of inverted registers = 18                                                      ;         ;
+----------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intlow       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[4]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[3]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[2]     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[11]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |stat|mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |stat|mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[0]        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[1]        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[4]         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[7]         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel[4]        ;
; 16:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[7]      ;
; 16:1               ; 3 bits    ; 30 LEs        ; 9 LEs                ; 21 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[2]      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[4]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[4]     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[4]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[0]     ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[1]               ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[2]               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[6]     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |stat|mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxd_ff2                      ;
; 13:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[8]          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[3]     ;
; 12:1               ; 5 bits    ; 40 LEs        ; 15 LEs               ; 25 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[13]         ;
; 11:1               ; 7 bits    ; 49 LEs        ; 7 LEs                ; 42 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_buf[0]                  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][4] ;
; 13:1               ; 5 bits    ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[6]          ;
; 16:1               ; 8 bits    ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[0]          ;
; 20:1               ; 8 bits    ; 104 LEs       ; 16 LEs               ; 88 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[1]          ;
; 21:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[6]          ;
; 24:1               ; 8 bits    ; 128 LEs       ; 16 LEs               ; 112 LEs                ; Yes        ; |stat|mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl0[2]          ;
; 20:1               ; 7 bits    ; 91 LEs        ; 7 LEs                ; 84 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[0]                   ;
; 13:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[2]          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|command_o[7]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|command_o[7]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|command_o[7]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|intlow_en_o    ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |stat|mc8051_core:processor|mc8051_alu:i_mc8051_alu|alumux:i_alumux|Mux71                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |stat|mc8051_core:processor|mc8051_alu:i_mc8051_alu|alumux:i_alumux|Mux62                            ;
; 23:1               ; 3 bits    ; 45 LEs        ; 39 LEs               ; 6 LEs                  ; No         ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|Mux55          ;
; 23:1               ; 3 bits    ; 45 LEs        ; 39 LEs               ; 6 LEs                  ; No         ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|Mux60          ;
; 23:1               ; 2 bits    ; 30 LEs        ; 26 LEs               ; 4 LEs                  ; No         ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|Mux58          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|s_adr_mux      ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|Mux126         ;
; 11:1               ; 7 bits    ; 49 LEs        ; 28 LEs               ; 21 LEs                 ; No         ; |stat|mc8051_core:processor|mc8051_alu:i_mc8051_alu|alumux:i_alumux|Mux15                            ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|Mux120         ;
; 15:1               ; 8 bits    ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; No         ; |stat|mc8051_core:processor|mc8051_alu:i_mc8051_alu|alumux:i_alumux|Mux8                             ;
; 15:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; No         ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|Mux48          ;
; 15:1               ; 3 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; No         ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|Mux50          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|Add6           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|Add6           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|Add6           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|Add6           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|Add6           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|Add6           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|Add6           ;
; 18:1               ; 4 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; No         ; |stat|mc8051_core:processor|mc8051_alu:i_mc8051_alu|alumux:i_alumux|Mux82                            ;
; 18:1               ; 2 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |stat|mc8051_core:processor|mc8051_alu:i_mc8051_alu|alumux:i_alumux|Mux80                            ;
; 113:1              ; 3 bits    ; 225 LEs       ; 102 LEs              ; 123 LEs                ; No         ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|reg_data_o[6]  ;
; 117:1              ; 5 bits    ; 390 LEs       ; 170 LEs              ; 220 LEs                ; No         ; |stat|mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|reg_data_o[7]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for my_rom:rom|altsyncram:altsyncram_component|altsyncram_se91:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mc8051_core:processor|mc8051_alu:i_mc8051_alu ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; dwidth         ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mc8051_core:processor|mc8051_alu:i_mc8051_alu|alumux:i_alumux ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; dwidth         ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mc8051_core:processor|mc8051_alu:i_mc8051_alu|alucore:i_alucore ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; dwidth         ; 8     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mc8051_core:processor|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; dwidth         ; 8     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mc8051_core:processor|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:\gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dwidth         ; 4     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mc8051_core:processor|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:\gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dwidth         ; 4     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mc8051_core:processor|mc8051_alu:i_mc8051_alu|comb_mltplr:\gen_multiplier1:i_comb_mltplr ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; dwidth         ; 8     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mc8051_core:processor|mc8051_alu:i_mc8051_alu|comb_divider:\gen_divider1:i_comb_divider ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; dwidth         ; 8     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mc8051_core:processor|mc8051_alu:i_mc8051_alu|dcml_adjust:\gen_dcml_adj1:i_dcml_adjust ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; dwidth         ; 8     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_rom:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; testStat.hex         ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_se91      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mc8051_core:processor|mc8051_alu:i_mc8051_alu|comb_mltplr:\gen_multiplier1:i_comb_mltplr|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                      ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                            ;
; LPM_WIDTHA                                     ; 8           ; Untyped                                                                                   ;
; LPM_WIDTHB                                     ; 8           ; Untyped                                                                                   ;
; LPM_WIDTHP                                     ; 16          ; Untyped                                                                                   ;
; LPM_WIDTHR                                     ; 16          ; Untyped                                                                                   ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                   ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                   ;
; LATENCY                                        ; 0           ; Untyped                                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                   ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                   ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                   ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                   ;
; CBXI_PARAMETER                                 ; mult_19t    ; Untyped                                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                   ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 1                                          ;
; Entity Instance                           ; my_rom:rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                        ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 256                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                     ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                  ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                   ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                       ;
; Entity Instance                       ; mc8051_core:processor|mc8051_alu:i_mc8051_alu|comb_mltplr:\gen_multiplier1:i_comb_mltplr|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                       ;
;     -- LPM_WIDTHP                     ; 16                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                      ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_rom:rom"                                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (8 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mc8051_core:processor"                                                                                                                                   ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rom_adr_o[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; p3_o[7..4]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ram_data_i       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; int0_i           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; int1_i           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; all_t0_i         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; all_t1_i         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; all_rxd_i        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; p0_i             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; p1_i             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; p2_i             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; p3_i             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; p0_o             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p2_o             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; all_rxd_o        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; all_txd_o        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; all_rxdwr_o      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ram_data_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ram_adr_o        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ram_wr_o         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ram_en_o         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; datax_i          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; datax_o          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; adrx_o           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wrx_o            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Oct 01 23:58:10 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off stat -c stat
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 0 entities, in source file mc8051_top_struc.vhd
    Info (12022): Found design unit 1: mc8051_top-struc
Info (12021): Found 1 design units, including 1 entities, in source file mc8051_top_.vhd
    Info (12023): Found entity 1: mc8051_top
Info (12021): Found 1 design units, including 0 entities, in source file mc8051_tmrctr_rtl.vhd
    Info (12022): Found design unit 1: mc8051_tmrctr-rtl
Info (12021): Found 1 design units, including 1 entities, in source file mc8051_tmrctr_.vhd
    Info (12023): Found entity 1: mc8051_tmrctr
Info (12021): Found 1 design units, including 0 entities, in source file mc8051_siu_rtl.vhd
    Info (12022): Found design unit 1: mc8051_siu-rtl
Info (12021): Found 1 design units, including 1 entities, in source file mc8051_siu_.vhd
    Info (12023): Found entity 1: mc8051_siu
Info (12021): Found 1 design units, including 0 entities, in source file mc8051_p.vhd
    Info (12022): Found design unit 1: mc8051_p
Info (12021): Found 1 design units, including 0 entities, in source file mc8051_core_struc.vhd
    Info (12022): Found design unit 1: mc8051_core-struc
Info (12021): Found 1 design units, including 1 entities, in source file mc8051_core_.vhd
    Info (12023): Found entity 1: mc8051_core
Info (12021): Found 1 design units, including 0 entities, in source file mc8051_control_struc.vhd
    Info (12022): Found design unit 1: mc8051_control-struc
Info (12021): Found 1 design units, including 1 entities, in source file mc8051_control_.vhd
    Info (12023): Found entity 1: mc8051_control
Info (12021): Found 1 design units, including 0 entities, in source file mc8051_alu_struc.vhd
    Info (12022): Found design unit 1: mc8051_alu-struc
Info (12021): Found 1 design units, including 1 entities, in source file mc8051_alu_.vhd
    Info (12023): Found entity 1: mc8051_alu
Info (12021): Found 1 design units, including 0 entities, in source file dcml_adjust_rtl.vhd
    Info (12022): Found design unit 1: dcml_adjust-rtl
Info (12021): Found 1 design units, including 1 entities, in source file dcml_adjust_.vhd
    Info (12023): Found entity 1: dcml_adjust
Info (12021): Found 1 design units, including 0 entities, in source file control_mem_rtl.vhd
    Info (12022): Found design unit 1: control_mem-rtl
Info (12021): Found 1 design units, including 1 entities, in source file control_mem_.vhd
    Info (12023): Found entity 1: control_mem
Info (12021): Found 1 design units, including 0 entities, in source file control_fsm_rtl.vhd
    Info (12022): Found design unit 1: control_fsm-rtl
Info (12021): Found 1 design units, including 1 entities, in source file control_fsm_.vhd
    Info (12023): Found entity 1: control_fsm
Info (12021): Found 1 design units, including 0 entities, in source file comb_mltplr_rtl.vhd
    Info (12022): Found design unit 1: comb_mltplr-rtl
Info (12021): Found 1 design units, including 1 entities, in source file comb_mltplr_.vhd
    Info (12023): Found entity 1: comb_mltplr
Info (12021): Found 1 design units, including 0 entities, in source file comb_divider_rtl.vhd
    Info (12022): Found design unit 1: comb_divider-rtl
Info (12021): Found 1 design units, including 1 entities, in source file comb_divider_.vhd
    Info (12023): Found entity 1: comb_divider
Info (12021): Found 1 design units, including 0 entities, in source file alumux_rtl.vhd
    Info (12022): Found design unit 1: alumux-rtl
Info (12021): Found 1 design units, including 1 entities, in source file alumux_.vhd
    Info (12023): Found entity 1: alumux
Info (12021): Found 1 design units, including 0 entities, in source file alucore_rtl.vhd
    Info (12022): Found design unit 1: alucore-rtl
Info (12021): Found 1 design units, including 1 entities, in source file alucore_.vhd
    Info (12023): Found entity 1: alucore
Info (12021): Found 1 design units, including 0 entities, in source file addsub_ovcy_rtl.vhd
    Info (12022): Found design unit 1: addsub_ovcy-rtl
Info (12021): Found 1 design units, including 1 entities, in source file addsub_ovcy_.vhd
    Info (12023): Found entity 1: addsub_ovcy
Info (12021): Found 1 design units, including 0 entities, in source file addsub_cy_rtl.vhd
    Info (12022): Found design unit 1: addsub_cy-rtl
Info (12021): Found 1 design units, including 1 entities, in source file addsub_cy_.vhd
    Info (12023): Found entity 1: addsub_cy
Info (12021): Found 1 design units, including 0 entities, in source file addsub_core_struc.vhd
    Info (12022): Found design unit 1: addsub_core-struc
Info (12021): Found 1 design units, including 1 entities, in source file addsub_core_.vhd
    Info (12023): Found entity 1: addsub_core
Info (12021): Found 1 design units, including 1 entities, in source file stat.v
    Info (12023): Found entity 1: stat
Info (12021): Found 1 design units, including 1 entities, in source file my_rom.v
    Info (12023): Found entity 1: my_rom
Info (12127): Elaborating entity "stat" for the top level hierarchy
Warning (10646): Verilog HDL Event Control warning at stat.v(31): posedge or negedge of vector "seg_sel" depends solely on its least-significant bit
Info (10264): Verilog HDL Case Statement information at stat.v(33): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "mc8051_core" for hierarchy "mc8051_core:processor"
Info (12128): Elaborating entity "mc8051_control" for hierarchy "mc8051_core:processor|mc8051_control:i_mc8051_control"
Info (12128): Elaborating entity "control_fsm" for hierarchy "mc8051_core:processor|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm"
Info (12128): Elaborating entity "control_mem" for hierarchy "mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem"
Info (12128): Elaborating entity "mc8051_alu" for hierarchy "mc8051_core:processor|mc8051_alu:i_mc8051_alu"
Info (12128): Elaborating entity "alumux" for hierarchy "mc8051_core:processor|mc8051_alu:i_mc8051_alu|alumux:i_alumux"
Warning (10037): Verilog HDL or VHDL warning at alumux_rtl.vhd(368): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at alumux_rtl.vhd(381): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at alumux_rtl.vhd(397): conditional expression evaluates to a constant
Info (12128): Elaborating entity "alucore" for hierarchy "mc8051_core:processor|mc8051_alu:i_mc8051_alu|alucore:i_alucore"
Info (12128): Elaborating entity "addsub_core" for hierarchy "mc8051_core:processor|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core"
Info (12128): Elaborating entity "addsub_cy" for hierarchy "mc8051_core:processor|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:\gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy"
Info (12128): Elaborating entity "addsub_ovcy" for hierarchy "mc8051_core:processor|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:\gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy"
Info (12128): Elaborating entity "comb_mltplr" for hierarchy "mc8051_core:processor|mc8051_alu:i_mc8051_alu|comb_mltplr:\gen_multiplier1:i_comb_mltplr"
Info (12128): Elaborating entity "comb_divider" for hierarchy "mc8051_core:processor|mc8051_alu:i_mc8051_alu|comb_divider:\gen_divider1:i_comb_divider"
Info (12128): Elaborating entity "dcml_adjust" for hierarchy "mc8051_core:processor|mc8051_alu:i_mc8051_alu|dcml_adjust:\gen_dcml_adj1:i_dcml_adjust"
Info (12128): Elaborating entity "mc8051_siu" for hierarchy "mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu"
Info (12128): Elaborating entity "mc8051_tmrctr" for hierarchy "mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr"
Info (12128): Elaborating entity "my_rom" for hierarchy "my_rom:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_rom:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "my_rom:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "my_rom:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "testStat.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_se91.tdf
    Info (12023): Found entity 1: altsyncram_se91
Info (12128): Elaborating entity "altsyncram_se91" for hierarchy "my_rom:rom|altsyncram:altsyncram_component|altsyncram_se91:auto_generated"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mc8051_core:processor|mc8051_alu:i_mc8051_alu|comb_mltplr:\gen_multiplier1:i_comb_mltplr|Mult0"
Info (12130): Elaborated megafunction instantiation "mc8051_core:processor|mc8051_alu:i_mc8051_alu|comb_mltplr:\gen_multiplier1:i_comb_mltplr|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "mc8051_core:processor|mc8051_alu:i_mc8051_alu|comb_mltplr:\gen_multiplier1:i_comb_mltplr|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_19t.tdf
    Info (12023): Found entity 1: mult_19t
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3976 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 3933 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 552 megabytes
    Info: Processing ended: Tue Oct 01 23:59:23 2019
    Info: Elapsed time: 00:01:13
    Info: Total CPU time (on all processors): 00:01:11


