/*
 * Copyright (c) 2020-2020 Huawei Technologies Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#ifndef __CLK_NA_H
#define __CLK_NA_H
/* clk_crgctrl */
#define CLKIN_SYS		0
#define CLKIN_REF		1
#define CLK_FLL_SRC		2
#define CLK_PPLL1		3
#define CLK_PPLL2		4
#define CLK_PPLL3		5
#define CLK_PPLL4		6
#define CLK_PPLL5		7
#define CLK_AUPLL		8
#define CLK_SPLL		9
#define CLK_MODEM_BASE		10
#define CLK_PPLL_PCIE		11
#define PCLK		12
#define CLK_GATE_PPLL2		13
#define CLK_GATE_PPLL4		14
#define CLK_GATE_PPLL0_MEDIA		15
#define CLK_GATE_PPLL2_MEDIA		16
#define CLK_GATE_PPLL4_MEDIA		17
#define CLK_GATE_PPLL0_MEDIA2		18
#define CLK_GATE_PPLL2_MEDIA2		19
#define CLK_GATE_PPLL4_MEDIA2		20
#define CLK_SYS_INI		21
#define CLK_DIV_SYSBUS		22
#define CLK_DIV_HSDT_BUS		23
#define CLK_DIV_HSDT1_BUS		24
#define CLK_DIV_CFGBUS		25
#define PCLK_GPIO0		26
#define PCLK_GPIO1		27
#define PCLK_GPIO2		28
#define PCLK_GPIO3		29
#define PCLK_GPIO4		30
#define PCLK_GPIO5		31
#define PCLK_GPIO6		32
#define PCLK_GPIO7		33
#define PCLK_GPIO8		34
#define PCLK_GPIO9		35
#define PCLK_GPIO10		36
#define PCLK_GPIO11		37
#define PCLK_GPIO12		38
#define PCLK_GPIO13		39
#define PCLK_GPIO14		40
#define PCLK_GPIO15		41
#define PCLK_GPIO16		42
#define PCLK_GPIO17		43
#define PCLK_GPIO18		44
#define PCLK_GPIO19		45
#define PCLK_GATE_WD0_HIGH		46
#define CLK_GATE_WD0_HIGH		47
#define PCLK_GATE_WD0		48
#define PCLK_GATE_WD1		49
#define CLK_FACTOR_TCXO		50
#define AUTODIV_SYSBUS		51
#define CLK_GATE_ULPI_REF		52
#define CLK_USB2PHY_REF_DIV		53
#define CLKIN_SYS_DIV		54
#define CLK_HSDT1_USBDP_ANDGT		55
#define CLK_DIV_HSDT1_USBDP		56
#define CLK_GATE_HSDT1_USBDP		57
#define CLK_USB3PHY_REF_DIV		58
#define ACLK_GATE_USB3OTG		59
#define HCLK_GATE_USB3OTG		60
#define CLK_GATE_USB3OTG_REF		61
#define CLK_GATE_HSDT1_EUSB		62
#define CLK_GATE_PCIE1AUX		63
#define CLK_ATDVFS		64
#define ATCLK		65
#define TRACKCLKIN		66
#define PCLK_DBG		67
#define PCLK_DIV_DBG		68
#define TRACKCLKIN_DIV		69
#define ACLK_GATE_PERF_STAT		70
#define PCLK_GATE_PERF_STAT		71
#define CLK_PERF_STAT_SW		72
#define CLK_ANDGT_PERF_STAT		73
#define CLK_PERF_STAT_DIV		74
#define CLK_DIV_PERF_STAT		75
#define CLK_PERF_DIV_GT		76
#define CLK_GATE_PERF_STAT		77
#define CLK_GATE_PERF_STAT_SUBSYS		78
#define CLK_GATE_DATA_STAT_MEDIA1		79
#define CLK_GATE_DATA_STAT_MEDIA2		80
#define CLK_GATE_DATA_STAT_TMSS		81
#define CLK_DIV_CSSYSDBG		82
#define CLK_GATE_CSSYSDBG		83
#define CLK_DIV_DMABUS		84
#define CLK_GATE_DMAC		85
#define CLK_GATE_DMA_IOMCU		86
#define CLK_GATE_CSSYS_ATCLK		87
#define CLK_GATE_TIME_STAMP_GT		88
#define CLK_DIV_TIME_STAMP		89
#define CLK_GATE_TIME_STAMP		90
#define CLK_MUX_A53HPM		91
#define CLK_A53HPM_ANDGT		92
#define CLK_DIV_A53HPM		93
#define CLK_MUX_320M		94
#define CLK_320M_PLL_GT		95
#define CLK_DIV_320M		96
#define CLK_GATE_UART1		97
#define CLK_GATE_UART4		98
#define PCLK_GATE_UART1		99
#define PCLK_GATE_UART4		100
#define CLK_MUX_UARTH		101
#define CLK_DIV_UARTH		102
#define CLK_ANDGT_UARTH		103
#define CLK_GATE_UART2		104
#define CLK_GATE_UART5		105
#define PCLK_GATE_UART2		106
#define PCLK_GATE_UART5		107
#define CLK_MUX_UARTL		108
#define CLK_DIV_UARTL		109
#define CLK_ANDGT_UARTL		110
#define CLK_GATE_UART0		111
#define PCLK_GATE_UART0		112
#define CLK_MUX_UART0		113
#define CLK_DIV_UART0		114
#define CLK_ANDGT_UART0		115
#define CLK_FACTOR_UART0		116
#define CLK_UART0_DBG		117
#define CLK_GATE_I2C3		118
#define CLK_GATE_I2C4		119
#define CLK_GATE_I2C6_ACPU		120
#define CLK_GATE_I2C7		121
#define CLK_GATE_I2C9		122
#define PCLK_GATE_I2C3		123
#define PCLK_GATE_I2C4		124
#define PCLK_GATE_I2C6_ACPU		125
#define PCLK_GATE_I2C7		126
#define PCLK_GATE_I2C9		127
#define CLK_DIV_I2C		128
#define CLK_MUX_I2C		129
#define CLK_GATE_I3C4		130
#define PCLK_GATE_I3C4		131
#define CLK_GATE_SPI1		132
#define CLK_GATE_SPI4		133
#define PCLK_GATE_SPI1		134
#define PCLK_GATE_SPI4		135
#define CLK_MUX_SPI1		136
#define CLK_DIV_SPI1		137
#define CLK_ANDGT_SPI1		138
#define CLK_MUX_SPI4		139
#define CLK_DIV_SPI4		140
#define CLK_ANDGT_SPI4		141
#define CLK_GATE_UFSPHY_REF		142
#define CLK_GATE_UFSIO_REF		143
#define PCLK_GATE_PCTRL		144
#define CLK_ANDGT_PTP		145
#define CLK_DIV_PTP		146
#define CLK_GATE_PWM		147
#define CLK_GATE_BLPWM		148
#define CLK_SYSCNT_DIV		149
#define CLK_GATE_GPS_REF		150
#define CLK_MUX_GPS_REF		151
#define CLK_GATE_MDM2GPS0		152
#define CLK_GATE_MDM2GPS1		153
#define CLK_GATE_MDM2GPS2		154
#define CLKDIV_ASP_CODEC		155
#define CLK_GATE_AO_ASP		156
#define CLK_DIV_AO_ASP		157
#define CLK_MUX_AO_ASP		158
#define CLK_DIV_AO_ASP_GT		159
#define PCLK_GATE_DSS		160
#define ACLK_GATE_DSS		161
#define PCLK_GATE_DSI0		162
#define PCLK_GATE_DSI1		163
#define CLK_GATE_LDI0		164
#define CLK_GATE_LDI1		165
#define PERI_VOLT_HOLD		166
#define PERI_VOLT_MIDDLE		167
#define PERI_VOLT_LOW		168
#define VENC_VOLT_HOLD		169
#define VDEC_VOLT_HOLD		170
#define EDC_VOLT_HOLD		171
#define EFUSE_VOLT_HOLD		172
#define CLK_GATE_DPCTRL_16M		173
#define PCLK_GATE_DPCTRL		174
#define ACLK_GATE_DPCTRL		175
#define CLK_GT_ISP_I2C		176
#define CLK_DIV_ISP_I2C		177
#define CLK_GATE_ISP_I2C_MEDIA		178
#define CLK_GATE_ISP_SYS		179
#define CLK_GATE_ISP_I3C		180
#define CLK_GATE_ISPFUNC2		181
#define CLK_GATE_ISPFUNC3		182
#define CLK_GATE_ISP_SNCLK0		183
#define CLK_GATE_ISP_SNCLK1		184
#define CLK_GATE_ISP_SNCLK2		185
#define CLK_GATE_ISP_SNCLK3		186
#define CLK_ISP_SNCLK_MUX0		187
#define CLK_ISP_SNCLK_DIV0		188
#define CLK_ISP_SNCLK_MUX1		189
#define CLK_ISP_SNCLK_DIV1		190
#define CLK_ISP_SNCLK_FAC		191
#define CLK_ISP_SNCLK_ANGT		192
#define CLK_GATE_RXDPHY0_CFG		193
#define CLK_GATE_RXDPHY1_CFG		194
#define CLK_GATE_RXDPHY2_CFG		195
#define CLK_GATE_RXDPHY3_CFG		196
#define CLK_GATE_TXDPHY0_CFG		197
#define CLK_GATE_TXDPHY0_REF		198
#define CLK_GATE_TXDPHY1_CFG		199
#define CLK_GATE_TXDPHY1_REF		200
#define CLK_ANDGT_RXDPHY		201
#define CLK_FACTOR_RXDPHY		202
#define CLK_MUX_RXDPHY_CFG		203
#define PCLK_GATE_AO_LOADMONITOR		204
#define CLK_GATE_AO_LOADMONITOR		205
#define PCLK_GATE_LOADMONITOR		206
#define CLK_GATE_LOADMONITOR		207
#define PCLK_GATE_LOADMONITOR_L		208
#define CLK_GATE_LOADMONITOR_L		209
#define CLK_GATE_MEDIA_TCXO		210
#define CLK_GATE_FD_FUNC		211
#define CLK_GATE_JPG_FUNC		212
#define ACLK_GATE_JPG		213
#define PCLK_GATE_JPG		214
#define ACLK_GATE_NOC_ISP		215
#define PCLK_GATE_NOC_ISP		216
#define ACLK_GATE_ASC		217
#define CLK_GATE_DSS_AXI_MM		218
#define CLK_GATE_MMBUF		219
#define PCLK_GATE_MMBUF		220
#define CLK_UART6		221
#define CLK_GATE_I2C0		222
#define CLK_GATE_I2C1		223
#define CLK_GATE_I2C2		224
#define CLK_GATE_SPI0		225
#define CLK_FAC_180M		226
#define CLK_GATE_IOMCU_PERI0		227
#define CLK_GATE_SPI2		228
#define CLK_GATE_UART3		229
#define CLK_GATE_UART8		230
#define CLK_GATE_UART7		231
#define CLK_GNSS_ABB		232
#define CLK_PMU32KC		233
#define OSC32K		234
#define OSC19M		235
#define CLK_480M		236
#define CLK_INVALID		237
#define AUTODIV_CFGBUS		238
#define AUTODIV_DMABUS		239
#define AUTODIV_ISP_DVFS		240
#define AUTODIV_ISP		241
#define CLK_GATE_ATDIV_DMA		242
#define CLK_GATE_ATDIV_CFG		243
#define CLK_GATE_ATDIV_SYS		244
#define CLK_FPGA_1P92		245
#define CLK_FPGA_2M		246
#define CLK_FPGA_10M		247
#define CLK_FPGA_19M		248
#define CLK_FPGA_20M		249
#define CLK_FPGA_24M		250
#define CLK_FPGA_26M		251
#define CLK_FPGA_27M		252
#define CLK_FPGA_32M		253
#define CLK_FPGA_40M		254
#define CLK_FPGA_48M		255
#define CLK_FPGA_50M		256
#define CLK_FPGA_57M		257
#define CLK_FPGA_60M		258
#define CLK_FPGA_64M		259
#define CLK_FPGA_80M		260
#define CLK_FPGA_100M		261
#define CLK_FPGA_160M		262


/* clk_hsdt_crg */
#define CLKIN_SERDES_MUX		0
#define CLK_MUX_USB2PHY_REF		1
#define CLK_GATE_USB20PHY_REF		2
#define CLK_GATE_USB21PHY_REF		3
#define CLK_GATE_USB22PHY_REF		4
#define PCLK_USB20PHY		5
#define PCLK_USB21PHY		6
#define PCLK_USB22PHY		7
#define PCLK_USB20_BUS		8
#define PCLK_USB21_BUS		9
#define CLK_USB22_BUS		10
#define PCLK_USB20_SYSCTRL		11
#define PCLK_USB21_SYSCTRL		12
#define CLK_USB22_SYS		13
#define CLK_SNP_USB20_SP		14
#define CLK_SNP_USB21_SP		15
#define CLK_HIS_USB22_SP		16
#define CLK_USB20CTRL_REF		17
#define CLK_USB21CTRL_REF		18
#define CLK_USB22CTRL_REF		19


/* clk_hsdt1_crg */
#define CLK_GATE_PCIE0PLL		0
#define CLK_USB3PHY_AUX		1
#define PCLK_USB3PHY		2
#define PCLK_USB2PHY		3
#define CLK_USB3_HBUS		4
#define CLK_USB3_SBUS		5
#define CLK_HIS_USB3_SP		6
#define CLK_SNP_USB3_SP		7
#define CLK_USB3SCTRL_REF		8
#define CLK_USB3HCTRL_REF		9
#define PCLK_USB3_SYSCTRL		10
#define CLK_USB3_SYS		11
#define CLK_USB3_UCE		12
#define CLK_USB3_UBUS		13
#define PCLK_USB3_DJTAG		14
#define CLK_USB3_M32K		15
#define CLK_USB3_M19P2		16
#define CLK_USB2PHY_REF		17
#define CLK_GATE_PCIEPHY_REF		18
#define CLK_GATE_PCIE1PHY_REF		19
#define PCLK_GATE_PCIE_SYS		20
#define PCLK_GATE_PCIE1_SYS		21
#define PCLK_GATE_PCIE_PHY		22
#define PCLK_GATE_PCIE1_PHY		23
#define CLK_GATE_PCIEPHY_AUX		24
#define CLK_GATE_PCIE1PHY_AUX		25
#define ACLK_GATE_PCIE		26
#define ACLK_GATE_PCIE1		27
#define CLK_GATE_HSDT_TBU		28
#define CLK_GATE_PCIE1_TBU		29
#define CLK_GATE_HSDT_TCU		30
#define CLK_GATE_PCIE0_MCU		31
#define CLK_GATE_PCIE0_MCU_BUS		32
#define CLK_GATE_PCIE0_MCU_19P2		33
#define CLK_GATE_PCIE0_MCU_32K		34


/* clk_sctrl */
#define CLK_GATE_AUPLL		0
#define PCLK_GPIO20		1
#define PCLK_GPIO21		2
#define CLK_DIV_AOBUS		3
#define CLK_GATE_TIMER5		4
#define CLK_PCIE_AUX_ANDGT		5
#define CLK_PCIE_AUX_DIV		6
#define CLK_PCIE_AUX_MUX		7
#define CLK_GATE_PCIEAUX		8
#define CLK_ANDGT_IOPERI		9
#define CLK_DIV_IOPERI		10
#define CLK_MUX_IOPERI		11
#define CLK_GATE_SPI		12
#define PCLK_GATE_SPI		13
#define CLK_GATE_SPI5		14
#define PCLK_GATE_SPI5		15
#define CLK_DIV_SPI5		16
#define CLK_ANDGT_SPI5		17
#define CLK_MUX_SPI5		18
#define PCLK_GATE_RTC		19
#define PCLK_GATE_RTC1		20
#define PCLK_AO_GPIO0		21
#define PCLK_AO_GPIO1		22
#define PCLK_AO_GPIO2		23
#define PCLK_AO_GPIO3		24
#define PCLK_AO_GPIO4		25
#define PCLK_AO_GPIO5		26
#define PCLK_AO_GPIO6		27
#define PCLK_AO_GPIO29		28
#define PCLK_AO_GPIO30		29
#define PCLK_AO_GPIO31		30
#define PCLK_AO_GPIO32		31
#define PCLK_AO_GPIO33		32
#define PCLK_AO_GPIO34		33
#define PCLK_AO_GPIO35		34
#define PCLK_AO_GPIO36		35
#define PCLK_GATE_SYSCNT		36
#define CLK_GATE_SYSCNT		37
#define CLKMUX_SYSCNT		38
#define CLKGT_ASP_CODEC		39
#define CLKDIV_ASP_CODEC_PLL		40
#define CLK_MUX_ASP_CODEC		41
#define CLK_ASP_CODEC		42
#define CLK_GATE_ASP_SUBSYS		43
#define CLK_MUX_ASP_PLL		44
#define CLK_AO_ASP_MUX		45


/* clk_iomcu_crgctrl */
#define CLK_I2C1_GATE_IOMCU		0


/* clk_media1_crg */
#define CLK_MUX_VIVOBUS		0
#define CLK_GATE_VIVOBUS_ANDGT		1
#define CLK_DIV_VIVOBUS		2
#define CLK_GATE_VIVOBUS		3
#define CLK_GATE_EDC0FREQ		4
#define CLK_DIV_EDC0		5
#define CLK_ANDGT_EDC0		6
#define CLK_MUX_EDC0		7
#define ACLK_GATE_ISP		8
#define CLK_MUX_ISPI2C		9
#define CLK_GATE_ISPI2C		10
#define CLK_MUX_ISPCPU		11
#define CLK_ANDGT_ISPCPU		12
#define CLK_DIV_ISPCPU		13
#define CLK_GATE_ISPCPU		14
#define CLK_MUX_ISPFUNC		15
#define CLK_ANDGT_ISPFUNC		16
#define CLK_DIV_ISPFUNC		17
#define CLK_GATE_ISPFUNCFREQ		18
#define CLK_GATE_ATDIV_VIVO		19


/* clk_media2_crg */
#define CLK_GATE_VCODECBUS		0
#define CLK_DIV_VCODECBUS		1
#define CLK_GATE_VCODECBUS_GT		2
#define CLK_MUX_VCODECBUS		3
#define CLK_MUX_VDEC		4
#define CLK_ANDGT_VDEC		5
#define CLK_DIV_VDEC		6
#define CLK_GATE_VDECFREQ		7
#define CLK_MUX_VENC		8
#define CLK_ANDGT_VENC		9
#define CLK_DIV_VENC		10
#define CLK_GATE_VENCFREQ		11
#define CLK_GATE_AUTODIV_VCODECBUS		12
#define CLK_GATE_ATDIV_VDEC		13
#define CLK_GATE_ATDIV_VENC		14


/* clk_xfreqclk */
#define CLK_CLUSTER0		0
#define CLK_CLUSTER1		1
#define CLK_G3D		2
#define CLK_DDRC_FREQ		3
#define CLK_DDRC_MAX		4
#define CLK_DDRC_MIN		5
#define CLK_DMSS_MIN		6


/* clk_pmuctrl */
#define CLK_GATE_ABB_192		0
#define CLK_PMU32KA		1
#define CLK_PMU32KB		2
#define CLK_PMUAUDIOCLK		3
#define CLK_EUSB_38M4		4


#define CLK_GATE_EDC0		0
#define CLK_GATE_VDEC		1
#define CLK_GATE_VENC		2
#define CLK_GATE_ISPFUNC		3
#endif /* __CLK_NA_H */
