# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 760 0.000256 4096 60 1120 71040 14.0013 292.383 419.271 725.708 725.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1600 0.000256 4096 650 6890 59520 11.5016 13.9378 1507.78 418.918 1952.22 1952.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 760 0.000256 4096 60 1120 71064 14.005 331.023 419.085 764.167 764.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1600 0.000256 4096 650 6890 59616 11.5589 13.976 1767.81 419.121 2212.54 2212.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 760 0.000256 4096 60 1120 71040 14.0022 345.108 418.994 778.155 778.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1600 0.000256 4096 650 6890 59520 11.5139 13.9526 1833 418.473 2277.02 2277.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 760 0.000256 4096 60 1120 71040 14.0071 323.166 419.1 756.327 756.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1600 0.000256 4096 650 6890 59520 11.4949 13.9414 1711.66 418.742 2155.92 2156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 760 0.000256 4096 60 1120 71000 14.0153 325.583 418.891 758.54 758.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1600 0.000256 4096 650 6890 59600 11.5876 13.9811 1730 419.011 2174.65 2174.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 760 0.000256 4096 60 1120 71008 14.0001 335.407 419.005 768.465 768.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1600 0.000256 4096 650 6890 59360 11.5077 13.9538 1768.13 418.816 2212.49 2212.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 760 0.000256 4096 60 1120 70920 14.0035 335.899 418.879 768.833 768.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1600 0.000256 4096 650 6890 59520 11.5434 13.9891 1784.56 419.429 2229.6 2229.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 760 0.000256 4096 60 1120 70912 13.9981 324.442 418.516 757.009 757.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1600 0.000256 4096 650 6890 59392 11.4872 13.9366 1720.36 418.179 2164.04 2164.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 760 0.000256 4096 60 1120 70848 13.9967 327.698 418.977 760.725 760.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1600 0.000256 4096 650 6890 59136 11.4668 13.9137 1736.98 417.597 2180.03 2180.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 760 0.000256 4096 60 1120 70800 13.9976 348.157 418.365 780.572 780.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1600 0.000256 4096 650 6890 59200 11.5129 13.9418 1863.02 417.401 2305.95 2306.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 760 0.000256 4096 60 1120 70656 13.9859 411.061 417.896 842.995 843.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1600 0.000256 4096 650 6890 59392 11.4828 13.9348 2169.37 418.91 2613.77 2613.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 760 0.000256 4096 60 1125 71072 14.0156 283.661 419.139 716.868 716.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1600 0.000256 4096 650 6900 59648 11.522 13.951 1515.88 419.133 1960.57 1960.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 760 0.000256 4096 60 1125 71080 14.0031 288.662 419.57 722.289 722.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1600 0.000256 4096 650 6900 59680 11.5808 13.9691 1528.92 419.512 1974.06 1974.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 760 0.000256 4096 60 1125 71040 13.9936 286.546 419.357 719.95 720.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1600 0.000256 4096 650 6900 59616 11.528 13.9558 1521.65 419.342 1966.55 1966.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 760 0.000256 4096 60 1125 71064 14.0034 291.042 419.166 724.264 724.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1600 0.000256 4096 650 6900 59584 11.5692 13.9713 1550.98 419.121 1995.72 1995.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 760 0.000256 4096 60 1125 71040 14.005 300.987 419.078 734.123 734.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1600 0.000256 4096 650 6900 59520 11.5036 13.9333 1548.53 418.569 1992.62 1992.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 760 0.000256 4096 60 1125 70992 14.0019 338.782 418.806 771.64 771.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1600 0.000256 4096 650 6900 59616 11.5548 13.9706 1795.62 419.062 2240.29 2240.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 760 0.000256 4096 60 1125 71040 14.0084 331.518 419.166 764.745 764.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1600 0.000256 4096 650 6900 59520 11.5055 13.9496 1750.65 418.473 2194.65 2194.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 760 0.000256 4096 60 1125 70944 13.996 353.617 419.06 786.725 786.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1600 0.000256 4096 650 6900 59520 11.4823 13.9443 1861.23 419.045 2305.78 2305.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 760 0.000256 4096 60 1125 71000 13.9995 350.373 419.059 783.479 783.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1600 0.000256 4096 650 6900 59600 11.5677 13.9821 1844.03 419.102 2288.76 2288.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 760 0.000256 4096 60 1125 71008 14.0005 353.047 419.076 786.172 786.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1600 0.000256 4096 650 6900 59360 11.506 13.9551 1855.78 418.718 2300.03 2300.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 760 0.000256 4096 60 1125 70920 13.9898 346.6 418.735 779.38 779.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1600 0.000256 4096 650 6900 59520 11.5479 13.9777 1836.24 419.121 2280.97 2281.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 760 0.000256 4096 60 1125 70912 13.9981 332.126 419.088 765.265 765.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1600 0.000256 4096 650 6900 59392 11.4716 13.9283 1754.53 418.566 2198.57 2198.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 760 0.000256 4096 60 1125 70848 13.9852 389.032 419.06 822.132 822.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1600 0.000256 4096 650 6900 59136 11.4753 13.9122 2032.05 417.503 2475.02 2475.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 760 0.000256 4096 60 1125 70800 13.9889 390.429 418.845 823.318 823.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1600 0.000256 4096 650 6900 59200 11.5147 13.9448 2064.48 417.716 2507.73 2507.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 760 0.000256 4096 60 1125 70656 13.9936 356.413 418.001 788.459 788.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1600 0.000256 4096 650 6900 59392 11.5077 13.9375 1876.81 418.836 2321.17 2321.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 760 0.000256 4096 60 1120 71104 14.0101 270.265 419.151 703.48 703.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1600 0.000256 4096 650 6900 59648 11.522 13.9469 1428.09 419.143 1872.78 1872.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 760 0.000256 4096 60 1120 71080 14.003 302.035 418.928 735.016 735.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1600 0.000256 4096 650 6900 59680 11.5624 13.9737 1604.43 419.044 2049.08 2049.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 760 0.000256 4096 60 1120 71088 14.0051 281.837 419.452 715.345 715.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1600 0.000256 4096 650 6900 59616 11.5302 13.9652 1494.42 419.33 1939.32 1939.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 760 0.000256 4096 60 1120 71064 13.9962 287.515 419 720.565 720.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1600 0.000256 4096 650 6900 59584 11.5589 13.9776 1514.65 419.115 1959.38 1959.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 760 0.000256 4096 60 1120 71040 14.0022 291.209 419.267 724.531 724.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1600 0.000256 4096 650 6900 59520 11.5025 13.937 1498.07 418.914 1942.5 1942.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 760 0.000256 4096 60 1120 71064 14.0099 355.183 419.476 788.723 788.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1600 0.000256 4096 650 6900 59616 11.5487 13.9695 1878.56 419.517 2323.68 2323.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 760 0.000256 4096 60 1120 70992 14.0145 247.62 419.031 680.716 680.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1600 0.000256 4096 650 6900 59328 11.4918 13.9428 1303.21 417.9 1746.62 1746.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 760 0.000256 4096 60 1120 71040 14.0012 340.572 419.007 773.633 773.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1600 0.000256 4096 650 6900 59520 11.4975 13.9551 1808.35 418.478 2252.37 2252.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 760 0.000256 4096 60 1120 70880 14.0046 238.574 418.87 671.503 671.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1600 0.000256 4096 650 6900 59200 11.4662 13.9305 1260.6 418.341 1704.41 1704.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 760 0.000256 4096 60 1120 71040 14.0071 319.529 419.16 752.749 752.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1600 0.000256 4096 650 6900 59520 11.4815 13.9356 1706.07 418.799 2150.37 2150.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 760 0.000256 4096 60 1120 70848 14.0003 229.138 418.922 662.113 662.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1600 0.000256 4096 650 6900 59136 11.4728 13.916 1212.17 417.543 1655.18 1655.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 760 0.000256 4096 60 1120 71000 14.0054 334.33 418.958 767.345 767.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1600 0.000256 4096 650 6900 59600 11.5725 13.9796 1773 419.079 2217.7 2217.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 760 0.000256 4096 60 1120 70800 13.9876 235.584 418.709 668.332 668.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1600 0.000256 4096 650 6900 59200 11.5097 13.9394 1241.02 417.747 1684.29 1684.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 760 0.000256 4096 60 1120 71008 14.0011 430.223 419.309 863.587 863.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1600 0.000256 4096 650 6900 59360 11.5075 13.9469 2252.46 419.121 2697.11 2697.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 760 0.000256 4096 60 1120 70784 14.0031 277.885 418.342 710.283 710.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1600 0.000256 4096 650 6900 58688 11.4476 13.9139 1463.5 416.955 1905.9 1905.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 760 0.000256 4096 60 1120 70920 14.0068 410.341 418.866 843.269 843.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1600 0.000256 4096 650 6900 59520 11.5445 13.9742 2167.48 419.413 2612.49 2612.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 760 0.000256 4096 60 1120 70800 14.0012 278.086 418.523 710.662 710.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1600 0.000256 4096 650 6900 59040 11.4954 13.9543 1458.6 418.422 1902.55 1902.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 760 0.000256 4096 60 1120 70912 14.0019 397.743 418.481 830.277 830.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1600 0.000256 4096 650 6900 59392 11.4893 13.9311 2101.8 418.13 2545.43 2545.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 760 0.000256 4096 60 1120 70656 13.9817 268.678 417.887 700.599 700.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1600 0.000256 4096 650 6900 59392 11.4902 13.9415 1420.73 418.912 1865.15 1865.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 760 0.000256 4096 60 1120 70848 14.0012 348.741 418.471 781.264 781.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1600 0.000256 4096 650 6900 59136 11.4663 13.9165 1840.79 417.08 2283.34 2283.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 760 0.000256 4096 60 1120 70656 14.0047 243.28 418.921 676.257 676.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1600 0.000256 4096 650 6900 59136 11.4758 13.9332 1284.26 418.566 1728.31 1728.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 760 0.000256 4096 60 1120 70800 13.998 359.653 418.402 792.106 792.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1600 0.000256 4096 650 6900 59200 11.5094 13.9366 1892.55 417.445 2335.52 2335.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 760 0.000256 4096 60 1120 70400 13.9777 252.488 417.835 684.356 684.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1600 0.000256 4096 650 6900 59200 11.4811 13.953 1375.48 418.779 1819.77 1819.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 760 0.000256 4096 60 1128 71072 13.9925 267.499 419.178 700.721 700.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1600 0.000256 4096 650 6888 59712 11.5195 13.9488 1411.26 419.069 1855.88 1855.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 760 0.000256 4096 60 1128 71040 13.9742 281.871 418.953 714.852 714.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1600 0.000256 4096 650 6888 59680 11.5646 13.9817 1488.6 419.009 1933.23 1933.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 760 0.000256 4096 60 1128 71040 13.996 279.503 419.507 713.059 713.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1600 0.000256 4096 650 6888 59616 11.5294 13.9592 1466.94 419.409 1911.92 1911.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 760 0.000256 4096 60 1128 70944 13.9852 178.455 419.226 611.719 611.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1600 0.000256 4096 650 6888 59520 11.495 13.937 939.12 419.129 1383.76 1383.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 760 0.000256 4096 60 1128 71008 13.9652 0 419.262 433.243 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 760 0.000256 4096 60 1128 70896 13.9837 204.745 419.063 637.844 637.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1600 0.000256 4096 650 6888 59584 11.5041 13.9549 1068.15 419.213 1512.9 1512.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 760 0.000256 4096 60 1128 71040 14.0002 313.86 419.578 747.492 747.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1600 0.000256 4096 650 6888 59520 11.4825 13.9348 1594.28 418.953 2038.72 2038.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 760 0.000256 4096 60 1128 70912 13.9895 210.056 418.893 642.995 643.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1600 0.000256 4096 650 6888 59392 11.4724 13.9296 1035.23 418.278 1478.99 1479.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 760 0.000256 4096 60 1128 70992 13.9559 0 419.339 433.31 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 760 0.000256 4096 60 1128 70848 13.9858 238.896 418.595 671.53 671.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1600 0.000256 4096 650 6888 59328 11.4893 13.941 1257.85 417.963 1701.32 1701.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 760 0.000256 4096 60 1128 70960 13.9861 323.113 418.83 755.982 756.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1600 0.000256 4096 650 6888 59520 11.5 13.9447 1708.46 418.47 2152.45 2152.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 760 0.000256 4096 60 1128 70880 13.9824 232.837 419.23 666.101 666.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1600 0.000256 4096 650 6888 59200 11.4733 13.9348 1218.85 418.446 1662.78 1662.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 760 0.000256 4096 60 1128 70944 13.9765 418.388 418.908 851.328 851.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1600 0.000256 4096 650 6888 59520 11.481 13.9395 2183.29 418.8 2627.59 2627.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 760 0.000256 4096 60 1128 70848 13.996 265.03 418.843 697.921 697.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1600 0.000256 4096 650 6888 59136 11.4755 13.9162 1397.07 417.188 1839.73 1839.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 760 0.000256 4096 60 1128 71000 13.9979 411.849 419.155 845.054 845.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1600 0.000256 4096 650 6888 59600 11.5773 13.9819 2153.82 419.011 2598.47 2598.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 760 0.000256 4096 60 1128 70800 13.9463 278.46 418.603 711.061 711.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1600 0.000256 4096 650 6888 59200 11.5047 13.9366 1453.61 417.396 1896.52 1896.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 760 0.000256 4096 60 1128 70896 13.9744 403.018 418.986 836.028 836.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1600 0.000256 4096 650 6888 59584 11.5055 13.9493 2114.7 419.146 2559.38 2559.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 760 0.000256 4096 60 1128 70784 13.9815 265.629 419.064 698.724 698.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1600 0.000256 4096 650 6888 59136 11.4589 13.9039 1387.86 417.414 1830.71 1830.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 760 0.000256 4096 60 1128 70920 13.9776 390.015 419.228 823.272 823.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1600 0.000256 4096 650 6888 59520 11.5466 13.9914 2041.09 419.51 2486.22 2486.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 760 0.000256 4096 60 1128 70800 13.9735 252.217 418.827 685.068 685.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1600 0.000256 4096 650 6888 59040 11.4864 13.9525 1308.41 418.466 1752.39 1752.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 760 0.000256 4096 60 1128 70912 13.9796 372.979 419.191 806.199 806.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1600 0.000256 4096 650 6888 59392 11.489 13.9295 1946.91 418.579 2390.98 2391.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 760 0.000256 4096 60 1128 70656 13.9844 248.965 418.203 681.206 681.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1600 0.000256 4096 650 6888 59392 11.4901 13.9446 1321 418.97 1765.48 1765.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 760 0.000256 4096 60 1125 71072 14.0064 302.8 419.388 736.245 736.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1600 0.000256 4096 650 6900 59520 11.5003 13.9499 1586.43 419.38 2031.34 2031.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 760 0.000256 4096 60 1125 71080 14.0022 271.104 419.16 704.316 704.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1600 0.000256 4096 650 6900 59520 11.5743 13.9793 1432.03 419.111 1876.77 1876.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 760 0.000256 4096 60 1125 71040 14.0004 175.196 419.169 608.418 608.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1600 0.000256 4096 650 6900 59360 11.5139 13.9469 919.699 418.467 1363.7 1363.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 760 0.000256 4096 60 1125 71040 13.9975 288.092 419.389 721.529 721.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1600 0.000256 4096 650 6900 59520 11.5282 13.9551 1520.41 419.409 1965.37 1965.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 760 0.000256 4096 60 1125 70944 13.9974 184.4 419.139 617.588 617.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1600 0.000256 4096 650 6900 59328 11.4958 13.9244 975.43 419.139 1420.07 1420.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 760 0.000256 4096 60 1125 71064 14.0071 311.191 419.169 744.42 744.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1600 0.000256 4096 650 6900 59472 11.5569 13.9718 1635.07 419.123 2079.8 2079.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 760 0.000256 4096 60 1125 71008 14.0001 196.926 419.071 630.051 630.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1600 0.000256 4096 650 6900 59360 11.4983 13.9489 1026.85 418.715 1471.08 1471.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 760 0.000256 4096 60 1125 71040 14.0074 322.477 419.099 755.635 755.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1600 0.000256 4096 650 6900 59392 11.4892 13.9284 1664.65 418.565 2108.71 2108.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 760 0.000256 4096 60 1125 70912 13.9925 215.675 419.139 648.862 648.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1600 0.000256 4096 650 6900 59136 11.479 13.9319 1074.39 418.63 1518.51 1518.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 760 0.000256 4096 60 1125 70992 13.9996 338.761 418.861 771.672 771.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1600 0.000256 4096 650 6900 59472 11.551 13.9737 1800.21 419.116 2244.93 2245.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 760 0.000256 4096 60 1125 70848 13.9982 243.956 418.831 676.837 676.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1600 0.000256 4096 650 6900 59040 11.4836 13.9465 1287.31 418.33 1731.15 1731.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 760 0.000256 4096 60 1125 71040 14.0009 331.104 419.057 764.214 764.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1600 0.000256 4096 650 6900 59360 11.5001 13.9509 1745.42 418.381 2189.33 2189.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 760 0.000256 4096 60 1125 70880 13.9976 233.498 419.092 666.637 666.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1600 0.000256 4096 650 6900 59200 11.4737 13.9284 1225.51 418.412 1669.41 1669.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 760 0.000256 4096 60 1125 70944 13.9949 405.609 419.142 838.799 838.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1600 0.000256 4096 650 6900 59328 11.4831 13.9371 2123.84 419.141 2568.47 2568.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 760 0.000256 4096 60 1125 70848 13.9936 270.859 419.139 704.046 704.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1600 0.000256 4096 650 6900 58752 11.4679 13.9072 1416.75 417.576 1859.78 1859.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 760 0.000256 4096 60 1125 71000 14.0022 405.561 419.412 839.027 839.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1600 0.000256 4096 650 6900 59400 11.5773 13.9817 2132.5 419.367 2577.5 2577.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 760 0.000256 4096 60 1125 70800 13.9982 274.858 418.523 707.431 707.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1600 0.000256 4096 650 6900 58800 11.5016 13.9505 1425.08 417.403 1868.01 1868.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 760 0.000256 4096 60 1125 71008 14.0028 393.193 419.111 826.371 826.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1600 0.000256 4096 650 6900 59360 11.5013 13.9551 2060.6 418.927 2505.06 2505.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 760 0.000256 4096 60 1125 70784 13.9951 258.484 418.637 691.163 691.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1600 0.000256 4096 650 6900 58688 11.4475 13.9268 1340.04 417.092 1782.58 1782.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 760 0.000256 4096 60 1125 70920 13.9892 379.981 419.357 813.379 813.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1600 0.000256 4096 650 6900 59280 11.5507 13.9674 1991.12 419.524 2436.23 2436.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 760 0.000256 4096 60 1125 70800 13.9886 249.465 419.046 682.554 682.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1600 0.000256 4096 650 6900 59040 11.4914 13.9551 1319.57 418.784 1763.88 1763.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 760 0.000256 4096 60 1125 70912 13.9896 365.519 418.721 798.286 798.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1600 0.000256 4096 650 6900 59136 11.4831 13.9334 1905.78 418.194 2349.48 2349.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 760 0.000256 4096 60 1125 70656 13.9979 255.804 418.068 687.921 687.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1600 0.000256 4096 650 6900 58880 11.4913 13.9422 1353.27 418.901 1797.68 1797.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 760 0.000256 4096 60 1120 71104 14.0062 264.906 419.447 698.41 698.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1600 0.000256 4096 650 6912 59456 11.5062 13.946 1395.89 419.433 1840.85 1840.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 760 0.000256 4096 60 1120 71040 14.0022 482.468 418.989 915.52 915.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1600 0.000256 4096 650 6912 59264 11.5132 13.9315 894.066 418.629 1338.22 1338.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 760 0.000256 4096 60 1120 71080 13.9966 268.507 419.396 701.954 702.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1600 0.000256 4096 650 6912 59440 11.5604 13.9748 1425.21 419.521 1870.34 1870.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 760 0.000256 4096 60 1120 71040 13.9972 171.498 419.009 604.555 604.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1600 0.000256 4096 650 6912 59200 11.5009 13.9557 908.325 418.476 1352.33 1352.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 760 0.000256 4096 60 1120 71088 14.011 291.466 419.102 724.634 724.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1600 0.000256 4096 650 6912 59424 11.5234 13.9578 1541.4 419.003 1985.96 1986.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 760 0.000256 4096 60 1120 71040 14.0083 186.873 419.161 620.095 620.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1600 0.000256 4096 650 6912 59328 11.479 13.9428 985.703 418.804 1430 1430.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 760 0.000256 4096 60 1120 71064 14.0021 288.256 419.292 721.606 721.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1600 0.000256 4096 650 6912 59360 11.5517 13.9757 1516.69 419.413 1961.71 1961.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 760 0.000256 4096 60 1120 71008 13.9974 184.31 419.603 617.962 618.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1600 0.000256 4096 650 6912 59136 11.5302 13.953 963.492 419.135 1408.19 1408.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 760 0.000256 4096 60 1120 70896 13.996 152.469 418.642 585.158 585.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1600 0.000256 4096 650 6912 59136 11.5551 13.9774 793.609 419.453 1238.67 1238.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 760 0.000256 4096 60 1120 71040 14.0029 292.416 418.916 725.387 725.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1600 0.000256 4096 650 6912 59264 11.4997 13.9449 1501.57 418.734 1945.83 1945.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 760 0.000256 4096 60 1120 70912 14.0001 199.305 418.984 632.34 632.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1600 0.000256 4096 650 6912 59136 11.4816 13.9284 989.367 418.623 1433.48 1433.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 760 0.000256 4096 60 1120 70848 13.9981 165.658 418.575 598.282 598.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1600 0.000256 4096 650 6912 58752 11.4594 13.9206 817.031 417.191 1259.68 1259.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 760 0.000256 4096 60 1120 71064 13.9996 416.81 419.091 849.954 850.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1600 0.000256 4096 650 6912 59328 11.557 13.9772 2189.38 419.127 2634.12 2634.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 760 0.000256 4096 60 1120 70992 14.0129 260.712 419.593 694.369 694.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1600 0.000256 4096 650 6912 59040 11.484 13.9396 1397.86 418.311 1841.67 1841.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 760 0.000256 4096 60 1120 70848 13.9949 212.903 418.774 645.724 645.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1600 0.000256 4096 650 6912 58752 11.5282 13.9589 1137.43 418.417 1581.4 1581.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 760 0.000256 4096 60 1120 71040 14.0021 389.063 419.004 822.121 822.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1600 0.000256 4096 650 6912 59200 11.492 13.9508 2046.2 418.486 2490.2 2490.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 760 0.000256 4096 60 1120 70880 13.9981 263.201 418.924 696.172 696.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1600 0.000256 4096 650 6912 58880 11.4731 13.9264 1380.32 418.402 1824.2 1824.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 760 0.000256 4096 60 1120 70800 14.0007 220.226 418.951 653.231 653.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1600 0.000256 4096 650 6912 59040 11.4975 13.9592 1162.98 418.862 1607.37 1607.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 760 0.000256 4096 60 1120 71040 14.0001 367.192 419.083 800.33 800.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1600 0.000256 4096 650 6912 59328 11.4852 13.9325 1935.54 418.728 2379.77 2379.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 760 0.000256 4096 60 1120 70848 14.0007 237.031 419 670.081 670.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1600 0.000256 4096 650 6912 58752 11.4807 13.918 1246.1 417.575 1689.15 1689.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 760 0.000256 4096 60 1120 70848 14.0098 208.303 419.496 641.861 641.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1600 0.000256 4096 650 6912 58752 11.4788 13.941 1085.31 419.136 1529.94 1530.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 760 0.000256 4096 60 1120 71000 13.9971 363.952 419.294 797.296 797.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1600 0.000256 4096 650 6912 59200 11.5671 13.9802 1910.22 419.419 2355.27 2355.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 760 0.000256 4096 60 1120 70800 13.9982 249.168 418.67 681.889 681.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1600 0.000256 4096 650 6912 58800 11.5057 13.945 1327.94 417.769 1771.23 1771.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 760 0.000256 4096 60 1120 70800 13.9995 207.988 419.298 641.339 641.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1600 0.000256 4096 650 6912 58200 11.5509 13.9268 1087.96 417.266 1530.78 1530.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 760 0.000256 4096 60 1120 71008 14.0001 349.473 419.011 782.541 782.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1600 0.000256 4096 650 6912 59136 11.4995 13.9543 1851.47 418.821 2295.83 2295.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 760 0.000256 4096 60 1120 70784 13.9981 243.505 418.802 676.355 676.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1600 0.000256 4096 650 6912 58688 11.4564 13.9046 1289.65 417.42 1732.5 1732.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 760 0.000256 4096 60 1120 70560 13.9796 200.835 417.805 632.671 632.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1600 0.000256 4096 650 6912 58464 11.4501 13.8793 1056.68 416.414 1498.5 1498.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 760 0.000256 4096 60 1120 70920 13.9998 347.333 418.573 779.957 780.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1600 0.000256 4096 650 6912 59280 11.5528 13.9779 1831.89 419.121 2276.62 2276.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 760 0.000256 4096 60 1120 70800 13.9981 246.868 418.581 679.5 679.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1600 0.000256 4096 650 6912 59040 11.5036 13.9573 1298.97 418.483 1742.99 1743.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 760 0.000256 4096 60 1120 70560 13.9959 201.871 418.329 634.247 634.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1600 0.000256 4096 650 6912 59040 11.5596 13.9682 1082.4 419.575 1527.58 1527.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 760 0.000256 4096 60 1120 70912 14.0019 346.228 418.978 779.259 779.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1600 0.000256 4096 650 6912 59136 11.4855 13.937 1825.68 418.618 2269.8 2269.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 760 0.000256 4096 60 1120 70656 13.9856 235.196 417.886 667.119 667.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1600 0.000256 4096 650 6912 58880 11.4934 13.9404 1229.94 418.917 1674.37 1674.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 760 0.000256 4096 60 1120 70656 14.0015 213.995 418.646 646.696 646.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1600 0.000256 4096 650 6912 58368 11.4901 13.9302 1119.59 418.288 1563.38 1563.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 760 0.000256 4096 60 1120 71104 14.0032 269.435 419.496 702.988 703.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1600 0.000256 4096 650 6920 59584 11.5042 13.952 1419.49 419.478 1864.5 1864.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 760 0.000256 4096 60 1120 71040 14.0041 173.829 419.229 607.113 607.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1600 0.000256 4096 650 6920 59392 11.4913 13.9366 904.976 418.874 1349.36 1349.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 760 0.000256 4096 60 1120 71080 13.9999 302.815 418.972 735.838 735.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1600 0.000256 4096 650 6920 59600 11.5515 13.9715 1617.81 419.087 2062.5 2062.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 760 0.000256 4096 60 1120 71040 13.999 193.162 419.394 626.605 626.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1600 0.000256 4096 650 6920 59360 11.5014 13.9544 1020.49 418.862 1464.89 1464.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 760 0.000256 4096 60 1120 70920 13.996 158.162 418.501 590.71 590.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1600 0.000256 4096 650 6920 59520 11.5523 13.9835 839.27 419.039 1283.92 1284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 760 0.000256 4096 60 1120 71088 14.0083 279.169 419.482 712.709 712.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1600 0.000256 4096 650 6920 59520 11.5264 13.9531 1486.53 419.388 1931.47 1931.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 760 0.000256 4096 60 1120 71040 14.0059 183.897 419.064 617.019 617.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1600 0.000256 4096 650 6920 59328 11.479 13.9535 970.425 418.715 1414.65 1414.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 760 0.000256 4096 60 1120 70992 14.0071 149.889 419.115 583.064 583.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1600 0.000256 4096 650 6920 59040 11.4827 13.9469 790.679 417.997 1234.19 1234.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 760 0.000256 4096 60 1120 71064 13.9981 401.756 419.36 835.165 835.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1600 0.000256 4096 650 6920 59584 11.5528 13.9717 2111.11 419.481 2556.2 2556.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 760 0.000256 4096 60 1120 71008 14.0001 253.943 419.304 687.295 687.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1600 0.000256 4096 650 6920 59360 11.4967 13.9573 1333.02 419.116 1777.66 1777.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 760 0.000256 4096 60 1120 70896 13.9965 205.989 418.718 638.753 638.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1600 0.000256 4096 650 6920 59472 11.5564 13.9756 1088.41 419.137 1533.16 1533.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 760 0.000256 4096 60 1120 71040 14.0041 375.335 419.223 808.614 808.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1600 0.000256 4096 650 6920 59392 11.4893 13.9325 1958.45 418.868 2402.83 2402.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 760 0.000256 4096 60 1120 70912 13.9989 241.166 418.558 673.774 673.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1600 0.000256 4096 650 6920 59136 11.4831 13.9346 1223.25 418.203 1666.95 1667.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 760 0.000256 4096 60 1120 70848 14.0103 194.296 418.479 626.833 626.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1600 0.000256 4096 650 6920 58752 11.4534 13.9182 995.836 417.094 1438.38 1438.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 760 0.000256 4096 60 1120 71064 14.0096 383.156 419.085 816.304 816.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1600 0.000256 4096 650 6920 59472 11.5525 13.9697 2024.46 419.12 2469.18 2469.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 760 0.000256 4096 60 1120 70992 14.0115 251.169 419.403 684.634 684.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1600 0.000256 4096 650 6920 59040 11.4814 13.9372 1311.96 418.273 1755.73 1755.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 760 0.000256 4096 60 1120 70848 14.0086 220.615 419.016 653.692 653.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1600 0.000256 4096 650 6920 59184 11.5249 13.9633 1162 418.66 1606.23 1606.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 760 0.000256 4096 60 1120 70848 14.0109 194.677 419.449 628.189 628.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1600 0.000256 4096 650 6920 58752 11.4852 13.9387 1028.49 419.092 1473.08 1473.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 760 0.000256 4096 60 1120 71040 13.996 362.322 419.289 795.659 795.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1600 0.000256 4096 650 6920 59360 11.4942 13.9481 1906.03 418.758 2350.3 2350.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 760 0.000256 4096 60 1120 70880 14.0097 243.024 418.845 675.929 675.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1600 0.000256 4096 650 6920 59200 11.4688 13.9202 1298.14 418.315 1741.92 1741.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 760 0.000256 4096 60 1120 70800 14.0012 204.165 418.873 637.087 637.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1600 0.000256 4096 650 6920 59040 11.4994 13.952 1083.37 418.775 1527.67 1527.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 760 0.000256 4096 60 1120 70720 14.0026 205.442 418.651 638.15 638.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1600 0.000256 4096 650 6920 58880 11.4729 13.9121 1091.55 417.259 1534.26 1534.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 760 0.000256 4096 60 1120 71040 13.9981 339.933 419.102 773.083 773.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1600 0.000256 4096 650 6920 59328 11.4729 13.9364 1805.73 418.743 2249.96 2250.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 760 0.000256 4096 60 1120 70848 14.0005 241.353 418.969 674.372 674.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1600 0.000256 4096 650 6920 58752 11.4791 13.9182 1267.28 417.583 1710.34 1710.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 760 0.000256 4096 60 1120 70848 14.0083 199.09 419.441 632.59 632.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1600 0.000256 4096 650 6920 58752 11.4688 13.9428 1046.1 419.082 1490.66 1490.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 760 0.000256 4096 60 1120 70656 14.0025 187.64 418.869 620.563 620.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1600 0.000256 4096 650 6920 58368 11.4846 13.9369 973.244 418.506 1417.24 1417.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 760 0.000256 4096 60 1120 71000 13.9948 351.265 419.406 784.719 784.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1600 0.000256 4096 650 6920 59400 11.5697 13.9843 1859.14 419.406 2304.17 2304.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 760 0.000256 4096 60 1120 70800 13.9957 240.21 418.381 672.636 672.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1600 0.000256 4096 650 6920 58800 11.5077 13.9444 1253.73 417.405 1696.67 1696.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 760 0.000256 4096 60 1120 70800 13.9885 208.885 418.891 641.818 641.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1600 0.000256 4096 650 6920 58800 11.5498 13.9182 1122.98 416.868 1565.39 1565.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 760 0.000256 4096 60 1120 70400 13.9841 189.643 417.823 621.504 621.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1600 0.000256 4096 650 6920 58400 11.5016 13.9571 992.459 418.876 1436.87 1436.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 760 0.000256 4096 60 1152 70912 13.9981 298.777 419.468 732.294 732.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1600 0.000256 4096 650 6912 59648 11.4893 13.9422 1534.16 419.426 1979.09 1979.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 760 0.000256 4096 60 1152 70848 13.9932 192.611 419.306 625.962 626.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1600 0.000256 4096 650 6912 59520 11.491 13.9418 982.649 418.916 1427.07 1427.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 760 0.000256 4096 60 1152 70848 13.9979 593.508 419.079 1026.64 1026.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1600 0.000256 4096 650 6912 59520 11.4695 13.9428 851.982 418.698 1296.17 1296.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 760 0.000256 4096 60 1152 70880 14.0001 285.714 418.982 718.75 718.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1600 0.000256 4096 650 6912 59600 11.567 13.9701 1483.42 419.102 1928.14 1928.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 760 0.000256 4096 60 1152 70800 14.0004 188.445 419.141 621.642 621.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1600 0.000256 4096 650 6912 59360 11.4987 13.9635 968.44 418.834 1412.81 1412.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 760 0.000256 4096 60 1152 70800 13.9982 152.227 419.599 585.876 585.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1600 0.000256 4096 650 6912 59520 11.5467 13.9744 791.193 419.467 1236.26 1236.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 760 0.000256 4096 60 1152 70896 14.0054 398.295 419.477 831.834 831.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1600 0.000256 4096 650 6912 59616 11.5104 13.9571 2051.45 419.335 2496.33 2496.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 760 0.000256 4096 60 1152 70848 13.9968 251.304 419.664 685.02 685.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1600 0.000256 4096 650 6912 59520 11.4792 13.9318 1295.26 419.129 1739.87 1739.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 760 0.000256 4096 60 1152 70704 13.994 201.523 418.957 634.528 634.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1600 0.000256 4096 650 6912 59328 11.4828 13.9387 1043.44 418.304 1487.24 1487.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 760 0.000256 4096 60 1152 70656 13.9961 171.088 418.955 604.091 604.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1600 0.000256 4096 650 6912 59136 11.4688 13.9197 879.267 417.794 1322.52 1322.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 760 0.000256 4096 60 1152 70896 13.9981 369.78 419.257 803.087 803.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1600 0.000256 4096 650 6912 59584 11.5469 13.9726 1898.1 419.187 2342.88 2342.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 760 0.000256 4096 60 1152 70784 14.003 233.976 419.392 667.423 667.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1600 0.000256 4096 650 6912 59360 11.5086 13.9566 1200.29 419.215 1645.04 1645.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 760 0.000256 4096 60 1152 70728 13.996 192.827 418.872 625.748 625.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1600 0.000256 4096 650 6912 59472 11.5585 13.9813 990.585 419.244 1435.45 1435.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 760 0.000256 4096 60 1152 70560 13.9791 174.065 418.659 606.756 606.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1600 0.000256 4096 650 6912 58688 11.4525 13.9178 882.959 417.409 1325.81 1325.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 760 0.000256 4096 60 1152 70848 13.9953 358.097 419.306 791.451 791.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1600 0.000256 4096 650 6912 59520 11.4836 13.9298 1811.04 418.917 2255.45 2255.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 760 0.000256 4096 60 1152 70784 13.9912 233.51 419.015 666.57 666.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1600 0.000256 4096 650 6912 59392 11.4867 13.9284 1161.23 418.359 1605.08 1605.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 760 0.000256 4096 60 1152 70656 13.9949 196.86 418.991 629.897 629.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1600 0.000256 4096 650 6912 59136 11.4594 13.9121 963.322 417.571 1406.34 1406.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 760 0.000256 4096 60 1152 70656 14.0001 173.591 419.262 606.908 606.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1600 0.000256 4096 650 6912 59392 11.4981 13.9523 857.887 419.207 1302.62 1302.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 760 0.000256 4096 60 1152 70848 14.0042 352.612 419.389 786.058 786.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1600 0.000256 4096 650 6912 59616 11.5567 13.973 1831.84 419.519 2276.97 2277.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 760 0.000256 4096 60 1152 70704 13.9918 245.656 418.964 678.665 678.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1600 0.000256 4096 650 6912 59328 11.4921 13.9469 1259.83 418.454 1703.8 1703.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 760 0.000256 4096 60 1152 70632 13.9919 206.815 419.018 639.882 639.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1600 0.000256 4096 650 6912 59184 11.5379 13.9592 1067.87 423.913 1517.37 1517.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 760 0.000256 4096 60 1152 70560 14.0001 208.237 418.859 641.148 641.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1600 0.000256 4096 650 6912 59328 11.5074 13.9741 1075.67 430.295 1531.58 1531.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 760 0.000256 4096 60 1152 70800 13.9944 350.391 419.078 783.521 783.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1600 0.000256 4096 650 6912 59360 11.4955 13.9469 1806.77 418.769 2251.06 2251.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 760 0.000256 4096 60 1152 70720 14.0206 248.859 419.176 682.107 682.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1600 0.000256 4096 650 6912 59200 11.4708 13.9284 1285.82 418.438 1729.73 1729.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 760 0.000256 4096 60 1152 70560 13.9841 205.299 418.357 637.691 637.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1600 0.000256 4096 650 6912 59040 11.4954 13.9509 1057.45 418.48 1501.45 1501.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 760 0.000256 4096 60 1152 70400 13.9911 192.657 417.932 624.633 624.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1600 0.000256 4096 650 6912 58880 11.4637 13.9193 981.424 417.198 1424.08 1424.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 760 0.000256 4096 60 1150 70912 14.0045 310.805 419.399 744.266 744.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1600 0.000256 4096 650 6900 59520 11.5016 13.9526 1589.84 419.427 2034.8 2034.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 760 0.000256 4096 60 1150 70848 14.0043 198.741 419.243 632.04 632.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1600 0.000256 4096 650 6900 59392 11.4948 13.9381 1012.82 418.914 1457.24 1457.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 760 0.000256 4096 60 1150 70848 14.0083 582.793 419.361 1016.22 1016.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1600 0.000256 4096 650 6900 59328 11.4714 13.9332 831.642 419.051 1276.17 1276.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 760 0.000256 4096 60 1150 70920 14.0104 287.62 419.143 720.828 720.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1600 0.000256 4096 650 6900 59520 11.5548 13.974 1486.97 419.112 1931.69 1931.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 760 0.000256 4096 60 1150 70880 14.0106 185.125 419.203 618.392 618.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1600 0.000256 4096 650 6900 59360 11.5131 13.953 953.74 418.529 1397.81 1397.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 760 0.000256 4096 60 1150 70800 13.9996 153.853 419.201 587.103 587.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1600 0.000256 4096 650 6900 59280 11.5509 13.9749 792.914 419.385 1237.9 1237.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 760 0.000256 4096 60 1150 70720 14.0042 132.493 418.705 565.254 565.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1600 0.000256 4096 650 6900 59200 11.4668 13.9339 681.697 418.035 1125.21 1125.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 760 0.000256 4096 60 1150 70896 14.0003 391.606 419.4 825.057 825.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1600 0.000256 4096 650 6900 59520 11.5089 13.9571 2015.45 419.344 2460.35 2460.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 760 0.000256 4096 60 1150 70848 14.0052 245.233 418.972 678.266 678.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1600 0.000256 4096 650 6900 59328 11.477 13.9387 1259.44 418.653 1703.59 1703.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 760 0.000256 4096 60 1150 70704 13.9969 199.217 418.614 631.883 631.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1600 0.000256 4096 650 6900 59040 11.4898 13.937 1022.7 418.028 1466.23 1466.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 760 0.000256 4096 60 1150 70656 13.994 169.248 418.536 601.831 601.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1600 0.000256 4096 650 6900 58752 11.4729 13.9123 865.322 417.183 1307.97 1308.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 760 0.000256 4096 60 1150 70896 14.0001 358.942 419.453 792.449 792.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1600 0.000256 4096 650 6900 59472 11.5531 13.9692 1844.14 419.47 2289.22 2289.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 760 0.000256 4096 60 1150 70784 14.0042 229.554 418.792 662.4 662.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1600 0.000256 4096 650 6900 59360 11.4996 13.9571 1177.18 418.818 1621.54 1621.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 760 0.000256 4096 60 1150 70728 13.9997 188.77 419.117 621.938 621.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1600 0.000256 4096 650 6900 59136 11.5405 13.9776 962.669 419.432 1407.69 1407.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 760 0.000256 4096 60 1150 70560 14.0001 169.113 418.599 601.765 601.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1600 0.000256 4096 650 6900 58688 11.4472 13.908 861.787 417.413 1304.63 1304.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 760 0.000256 4096 60 1150 70848 14.0003 358.314 418.904 791.269 791.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1600 0.000256 4096 650 6900 59392 11.4768 13.9326 1805.02 418.575 2249.09 2249.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 760 0.000256 4096 60 1150 70784 14.0041 233.194 419.219 666.472 666.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1600 0.000256 4096 650 6900 59136 11.4809 13.9366 1175.35 418.558 1619.4 1619.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 760 0.000256 4096 60 1150 70656 13.9976 198.341 418.523 630.916 630.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1600 0.000256 4096 650 6900 58752 11.4679 13.9162 975.168 417.175 1417.81 1417.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 760 0.000256 4096 60 1150 70656 14.0001 175.806 419.211 609.071 609.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1600 0.000256 4096 650 6900 58880 11.4845 13.9489 864.499 419.221 1309.24 1309.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 760 0.000256 4096 60 1150 70848 13.9964 367.741 418.988 800.78 800.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1600 0.000256 4096 650 6900 59472 11.5472 13.9729 1898.52 419.177 2343.3 2343.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 760 0.000256 4096 60 1150 70704 13.9981 260.392 418.614 693.055 693.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1600 0.000256 4096 650 6900 59040 11.4782 13.9482 1343.82 418.015 1787.33 1787.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 760 0.000256 4096 60 1150 70632 13.994 213.534 418.838 646.417 646.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1600 0.000256 4096 650 6900 59184 11.5259 13.96 1112.76 418.642 1556.97 1557.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 760 0.000256 4096 60 1150 70560 13.9876 204.769 418.455 637.264 637.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1600 0.000256 4096 650 6900 58752 11.4791 13.9366 1041.23 418.644 1485.37 1485.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 760 0.000256 4096 60 1150 70560 13.9919 186.833 418.994 619.869 619.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1600 0.000256 4096 650 6900 59040 11.555 13.9801 959.503 419.188 1404.31 1404.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 760 0.000256 4096 60 1150 70880 14.0063 354.143 419.144 787.346 787.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1600 0.000256 4096 650 6900 59360 11.5016 13.9564 1828.26 418.482 2272.28 2272.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 760 0.000256 4096 60 1150 70720 14.0036 246.533 418.68 679.269 679.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1600 0.000256 4096 650 6900 59200 11.4737 13.9368 1258.65 418.015 1702.16 1702.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 760 0.000256 4096 60 1150 70560 13.9933 207.149 418.599 639.793 639.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1600 0.000256 4096 650 6900 59040 11.4943 13.9473 1084.35 418.783 1528.66 1528.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 760 0.000256 4096 60 1150 70400 13.9924 190.962 417.917 622.92 622.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1600 0.000256 4096 650 6900 58880 11.4635 13.9161 982.182 417.246 1424.89 1424.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 760 0.000256 4096 60 1150 70400 13.9919 183.172 418.632 615.85 615.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1600 0.000256 4096 650 6900 58400 11.4906 13.9569 942.748 418.821 1387.09 1387.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 760 0.000256 4096 60 1140 70976 14.0106 283.226 419.063 716.351 716.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1600 0.000256 4096 650 6900 59648 11.4983 13.9415 1473.37 419.077 1917.96 1918.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 760 0.000256 4096 60 1140 70912 14.0098 187.122 418.947 620.131 620.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1600 0.000256 4096 650 6900 59520 11.4827 13.9379 964.181 418.622 1408.3 1408.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 760 0.000256 4096 60 1140 70848 14.0022 151.442 418.769 584.267 584.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1600 0.000256 4096 650 6900 59520 11.4729 13.9407 778.339 418.786 1222.62 1222.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 760 0.000256 4096 60 1140 70784 14.0042 502.021 418.453 934.532 934.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1600 0.000256 4096 650 6900 59392 11.4807 13.9346 705.77 418.11 1149.37 1149.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 760 0.000256 4096 60 1140 70960 14.0043 388.702 419.327 822.088 822.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1600 0.000256 4096 650 6900 59680 11.5608 13.9792 2019.44 419.409 2464.47 2464.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 760 0.000256 4096 60 1140 70880 14.0073 243.253 419.164 676.476 676.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1600 0.000256 4096 650 6900 59520 11.4913 13.9612 1262.3 418.835 1706.66 1706.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 760 0.000256 4096 60 1140 70800 13.9919 196.395 418.948 629.39 629.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1600 0.000256 4096 650 6900 59520 11.5507 13.9777 1026.14 419.461 1471.21 1471.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 760 0.000256 4096 60 1140 70720 13.9915 166.941 418.731 599.713 599.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1600 0.000256 4096 650 6900 59200 11.465 13.9328 865.562 418.391 1309.43 1309.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 760 0.000256 4096 60 1140 70944 14.0042 354.707 418.993 787.755 787.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1600 0.000256 4096 650 6900 59616 11.5055 13.9534 1847.87 418.985 2292.39 2292.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 760 0.000256 4096 60 1140 70848 13.998 223.918 418.71 656.674 656.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1600 0.000256 4096 650 6900 59520 11.4662 13.9372 1167.41 418.718 1611.61 1611.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 760 0.000256 4096 60 1140 70848 13.9979 184.211 419.336 617.6 617.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1600 0.000256 4096 650 6900 59328 11.4766 13.9474 957.9 418.305 1401.71 1401.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 760 0.000256 4096 60 1140 70656 13.9878 165.716 418.593 598.35 598.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1600 0.000256 4096 650 6900 59136 11.479 13.9121 862.983 417.581 1306.03 1306.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 760 0.000256 4096 60 1140 70560 13.9913 144.047 418.293 576.382 576.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1600 0.000256 4096 650 6900 59040 11.4954 13.953 745.539 418.829 1189.89 1189.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 760 0.000256 4096 60 1140 70952 14.0078 342.493 419.07 775.622 775.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1600 0.000256 4096 650 6900 59584 11.5456 13.9731 1770.67 419.122 2215.39 2215.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 760 0.000256 4096 60 1140 70896 14.0072 219.26 419.06 652.38 652.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1600 0.000256 4096 650 6900 59360 11.5064 13.9507 1128.04 418.812 1572.39 1572.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 760 0.000256 4096 60 1140 70728 13.996 182.646 418.859 615.553 615.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1600 0.000256 4096 650 6900 59472 11.5487 13.9729 946.302 419.514 1391.41 1391.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 760 0.000256 4096 60 1140 70784 14.0122 161.408 419.408 594.88 594.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1600 0.000256 4096 650 6900 58688 11.4522 13.9121 821.422 417.361 1264.22 1264.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 760 0.000256 4096 60 1140 70560 13.9994 143.098 418.506 575.654 575.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1600 0.000256 4096 650 6900 59360 11.5583 13.9822 734.165 419.487 1179.26 1179.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 760 0.000256 4096 60 1140 70912 13.9994 324.221 419.191 757.464 757.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1600 0.000256 4096 650 6900 59520 11.48 13.9353 1635.1 418.857 2079.45 2079.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 760 0.000256 4096 60 1140 70784 13.994 223.228 418.552 655.827 655.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1600 0.000256 4096 650 6900 59392 11.4813 13.9267 1117.32 418.216 1561.02 1561.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 760 0.000256 4096 60 1140 70656 13.9919 185.744 418.559 618.348 618.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1600 0.000256 4096 650 6900 59136 11.478 13.9223 923.041 417.534 1366.05 1366.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 760 0.000256 4096 60 1140 70656 13.9981 173.007 418.954 606.009 606.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1600 0.000256 4096 650 6900 59392 11.4913 13.941 839.655 419.299 1284.46 1284.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 760 0.000256 4096 60 1140 70400 13.9758 157.103 417.929 589.063 589.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1600 0.000256 4096 650 6900 58880 11.4749 13.9143 765.667 417.593 1208.73 1208.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 760 0.000256 4096 60 1152 70912 14.0026 282.419 419.527 716.004 716.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1600 0.000256 4096 650 6912 59456 11.4985 13.9592 1449.62 419.47 1894.63 1894.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 760 0.000256 4096 60 1152 70848 14.0017 182.866 419.239 616.157 616.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1600 0.000256 4096 650 6912 59264 11.5057 13.9319 929.064 418.858 1373.44 1373.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 760 0.000256 4096 60 1152 70848 13.9983 150.109 419.444 583.601 583.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1600 0.000256 4096 650 6912 59328 11.4731 13.9407 764.516 419.037 1209.04 1209.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 760 0.000256 4096 60 1152 70784 13.9899 495.091 418.854 927.988 928.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1600 0.000256 4096 650 6912 59136 11.4765 13.934 693.278 418.122 1136.89 1136.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 760 0.000256 4096 60 1152 70880 14.0046 379.478 419.354 812.89 812.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1600 0.000256 4096 650 6912 59440 11.5528 13.9775 1948.65 419.475 2393.73 2393.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 760 0.000256 4096 60 1152 70800 13.987 232.745 418.842 665.626 665.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1600 0.000256 4096 650 6912 59200 11.4971 13.951 1187.17 418.531 1631.23 1631.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 760 0.000256 4096 60 1152 70800 13.9922 192.294 418.936 625.272 625.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1600 0.000256 4096 650 6912 59280 11.5507 13.9776 984.589 419.063 1429.26 1429.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 760 0.000256 4096 60 1152 70720 13.9904 164.313 419.125 597.482 597.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1600 0.000256 4096 650 6912 58880 11.4749 13.9322 838.333 418.391 1282.21 1282.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 760 0.000256 4096 60 1152 70600 13.9923 149.197 418.351 581.591 581.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1600 0.000256 4096 650 6912 58800 11.5064 13.9407 764.38 417.398 1207.3 1207.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 760 0.000256 4096 60 1152 70896 14.0054 347.314 419.181 780.554 780.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1600 0.000256 4096 650 6912 59424 11.5083 13.9592 1790.87 419.046 2235.46 2235.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 760 0.000256 4096 60 1152 70848 14.0051 216.914 419.123 650.095 650.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1600 0.000256 4096 650 6912 59328 11.4749 13.9383 1118.57 418.728 1562.8 1562.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 760 0.000256 4096 60 1152 70704 13.9939 179.36 418.631 612.036 612.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1600 0.000256 4096 650 6912 59040 11.492 13.9428 920.901 417.959 1364.37 1364.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 760 0.000256 4096 60 1152 70656 13.9979 161.217 418.663 593.931 593.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1600 0.000256 4096 650 6912 58752 11.4748 13.9205 814.622 417.235 1257.33 1257.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 760 0.000256 4096 60 1152 70560 13.9908 139.024 418.42 571.484 571.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1600 0.000256 4096 650 6912 59040 11.4936 13.954 719.789 418.528 1163.84 1163.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 760 0.000256 4096 60 1152 70896 13.996 330.748 419.463 764.26 764.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1600 0.000256 4096 650 6912 59360 11.5489 13.9692 1693.14 419.415 2138.16 2138.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 760 0.000256 4096 60 1152 70784 13.9981 209.44 419.221 642.713 642.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1600 0.000256 4096 650 6912 59136 11.5039 13.9619 1070.28 419.17 1515 1515.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 760 0.000256 4096 60 1152 70728 13.9981 176.764 419.214 610.027 610.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1600 0.000256 4096 650 6912 59136 11.5531 13.976 905.474 419.466 1350.56 1350.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 760 0.000256 4096 60 1152 70560 13.9794 156.18 418.261 588.471 588.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1600 0.000256 4096 650 6912 58688 11.4548 13.9146 788.385 417.003 1230.84 1230.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 760 0.000256 4096 60 1152 70560 13.9981 138.84 418.64 571.528 571.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1600 0.000256 4096 650 6912 58800 11.5584 13.9768 701.006 419.191 1145.81 1145.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 760 0.000256 4096 60 1152 70848 13.9944 325.014 419.325 758.387 758.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1600 0.000256 4096 650 6912 59264 11.4809 13.9284 1630.79 418.945 2075.23 2075.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 760 0.000256 4096 60 1152 70784 13.9919 220.801 419.3 654.147 654.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1600 0.000256 4096 650 6912 59136 11.4811 13.9345 1085.74 418.559 1529.8 1529.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 760 0.000256 4096 60 1152 70656 13.9949 183.277 418.967 616.293 616.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1600 0.000256 4096 650 6912 58752 11.467 13.9141 893.411 417.543 1336.42 1336.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 760 0.000256 4096 60 1152 70656 13.9909 170.115 419.015 603.173 603.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1600 0.000256 4096 650 6912 58880 11.4893 13.9451 812.105 418.955 1256.57 1256.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 760 0.000256 4096 60 1152 70400 13.9796 156.599 417.986 588.614 588.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1600 0.000256 4096 650 6912 58240 11.4739 13.9162 743.691 417.247 1186.41 1186.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 760 0.000256 4096 60 1152 70272 13.987 148.287 417.645 579.969 580.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1600 0.000256 4096 650 6912 58368 11.4911 13.9346 696.136 418.287 1139.92 1140
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 760 0.000256 4096 60 1152 70928 13.9978 523.049 419.203 956.303 956.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1600 0.000256 4096 650 6912 59456 11.5183 13.9601 1466.92 419.06 1911.54 1911.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 760 0.000256 4096 60 1152 70912 13.9981 314.812 419.381 748.244 748.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1600 0.000256 4096 650 6912 59456 11.4991 13.9428 1611.19 419.34 2056.06 2056.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 760 0.000256 4096 60 1152 70848 13.9925 202.07 419.263 635.375 635.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1600 0.000256 4096 650 6912 59264 11.4852 13.9302 1042.1 418.865 1486.45 1486.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 760 0.000256 4096 60 1152 70848 14.0082 167.072 419.053 600.187 600.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1600 0.000256 4096 650 6912 59328 11.4716 13.9424 853.003 418.648 1297.14 1297.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 760 0.000256 4096 60 1152 70784 13.9936 150.229 419.022 583.296 583.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1600 0.000256 4096 650 6912 59136 11.481 13.9393 758.181 418.284 1201.96 1202.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 760 0.000256 4096 60 1152 70720 13.9887 137.783 418.728 570.554 570.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1600 0.000256 4096 650 6912 58880 11.4763 13.9279 693.641 418.011 1137.14 1137.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 760 0.000256 4096 60 1152 70656 14.0004 127.351 418.609 560.011 560.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1600 0.000256 4096 650 6912 58752 11.479 13.9162 638.843 417.209 1081.52 1081.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 760 0.000256 4096 60 1152 70560 13.9817 120.789 418.326 553.147 553.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1600 0.000256 4096 650 6912 58688 11.4431 13.9116 601.175 417.074 1043.68 1043.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 760 0.000256 4096 60 1152 70656 13.9934 504.091 419.024 937.16 937.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1600 0.000256 4096 650 6912 58880 11.4944 13.9387 607.666 418.968 1052.14 1052.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 760 0.000256 4096 60 1140 70784 14.0047 500.193 419.416 933.667 933.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1600 0.000256 4096 650 6900 58688 11.4628 13.9097 586.747 417.446 1029.64 1029.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 760 0.000256 4096 60 1152 70560 14.0047 489.791 418.27 922.121 922.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1600 0.000256 4096 650 6912 58688 11.4575 13.9121 577.323 417.027 1019.8 1019.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 760 0.000256 4096 60 1150 70560 14.0002 505.899 418.501 938.453 938.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1600 0.000256 4096 650 6900 58800 11.5548 13.9735 592.857 419.135 1037.59 1037.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 760 0.000256 4096 60 1152 70560 13.9927 502.333 418.566 934.946 935.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1600 0.000256 4096 650 6912 59360 11.5562 13.9711 594.727 419.177 1039.51 1039.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 760 0.000256 4096 60 1120 70912 14.0086 480.673 418.966 913.701 913.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1600 0.000256 4096 650 6912 59136 11.4919 13.9285 676.381 418.607 1120.49 1120.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 760 0.000256 4096 60 1120 70560 13.9971 687.493 418.959 1120.5 1120.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1600 0.000256 4096 650 6912 57600 11.3786 13.8247 1001.94 415.007 1442.22 1442.3
