/// Verilog Monitor File (.mon) generated by ./ex3_asm

/// bit[31:28] : memory type (0000 : prog, 0001 : data, 1111 : end-of-memory
/// bit[27:16] : address
/// bit[15:0]  : data

ffffffff	///	end-of-memory
