#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Oct 12 14:21:32 2024
# Process ID: 19284
# Current directory: C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.runs/synth_1
# Command line: vivado.exe -log test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test.tcl
# Log file: C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.runs/synth_1/test.vds
# Journal file: C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source test.tcl -notrace
Command: synth_design -top test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9692 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 390.934 ; gain = 101.160
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/test.sv:23]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/control_unit.sv:23]
WARNING: [Synth 8-151] case item 7'b0010011 is unreachable [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/control_unit.sv:50]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/control_unit.sv:23]
WARNING: [Synth 8-350] instance 'control_unit' of module 'control_unit' requires 9 connections, but only 6 given [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/test.sv:40]
INFO: [Synth 8-638] synthesizing module 'Register_File' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/Register_File.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Register_File' (2#1) [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/Register_File.sv:23]
WARNING: [Synth 8-350] instance 'Register_File' of module 'Register_File' requires 6 connections, but only 5 given [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/test.sv:49]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/ALU.sv:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (3#1) [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/ALU.sv:23]
INFO: [Synth 8-638] synthesizing module 'data_extender' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/data_extender.sv:43]
INFO: [Synth 8-226] default block is never used [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/data_extender.sv:48]
INFO: [Synth 8-256] done synthesizing module 'data_extender' (4#1) [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/data_extender.sv:43]
INFO: [Synth 8-638] synthesizing module 'mux_2' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/mux_2.sv:23]
INFO: [Synth 8-256] done synthesizing module 'mux_2' (5#1) [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/mux_2.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (1) of module 'mux_2' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/test.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'b' does not match port width (1) of module 'mux_2' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/test.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'o' does not match port width (1) of module 'mux_2' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/test.sv:72]
WARNING: [Synth 8-3848] Net WriteData in module/entity test does not have driver. [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/test.sv:34]
INFO: [Synth 8-256] done synthesizing module 'test' (6#1) [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/test.sv:23]
WARNING: [Synth 8-3331] design data_extender has unconnected port instruction[6]
WARNING: [Synth 8-3331] design data_extender has unconnected port instruction[5]
WARNING: [Synth 8-3331] design data_extender has unconnected port instruction[4]
WARNING: [Synth 8-3331] design data_extender has unconnected port instruction[3]
WARNING: [Synth 8-3331] design data_extender has unconnected port instruction[2]
WARNING: [Synth 8-3331] design data_extender has unconnected port instruction[1]
WARNING: [Synth 8-3331] design data_extender has unconnected port instruction[0]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[31]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[30]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[29]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[28]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[27]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[26]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[25]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[0]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[31]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[29]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[28]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[27]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[26]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[25]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[24]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[23]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[22]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[21]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[20]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[19]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[18]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[17]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[16]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[15]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[11]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[10]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[9]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[8]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[7]
WARNING: [Synth 8-3331] design test has unconnected port clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 442.730 ; gain = 152.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 442.730 ; gain = 152.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 442.730 ; gain = 152.957
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/ALU.sv:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 442.730 ; gain = 152.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
Module data_extender 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design test has unconnected port clk
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 584.832 ; gain = 295.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                  | Inference | Size (Depth x Width) | Primitives    | 
+------------+-----------------------------+-----------+----------------------+---------------+
|test        | Register_File/registers_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+-----------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 584.832 ; gain = 295.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-----------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                  | Inference | Size (Depth x Width) | Primitives    | 
+------------+-----------------------------+-----------+----------------------+---------------+
|test        | Register_File/registers_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+-----------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 584.832 ; gain = 295.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 584.832 ; gain = 295.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 584.832 ; gain = 295.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 584.832 ; gain = 295.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 584.832 ; gain = 295.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 584.832 ; gain = 295.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 584.832 ; gain = 295.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT2   |    30|
|3     |LUT3   |     4|
|4     |LUT4   |     2|
|5     |LUT5   |    33|
|6     |LUT6   |     2|
|7     |RAM32M |     2|
|8     |IBUF   |    23|
|9     |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |   136|
|2     |  ALU           |ALU           |     9|
|3     |  Register_File |Register_File |    69|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 584.832 ; gain = 295.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 54 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 584.832 ; gain = 295.059
Synthesis Optimization Complete : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 584.832 ; gain = 295.059
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 684.621 ; gain = 407.305
INFO: [Common 17-1381] The checkpoint 'C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.runs/synth_1/test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_utilization_synth.rpt -pb test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 684.621 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Oct 12 14:21:45 2024...
