

================================================================
== Vivado HLS Report for 'rx_exh_payload_512_s'
================================================================
* Date:           Mon Mar  1 13:04:14 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     1.838|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      69|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       0|     153|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     144|    -|
|Register         |        -|      -|     593|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     593|     366|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+-------+---+-----+-----+
    |            Instance           |          Module          | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-------------------------------+--------------------------+---------+-------+---+-----+-----+
    |rocev2_top_mux_325_1_1_1_U160  |rocev2_top_mux_325_1_1_1  |        0|      0|  0|  153|    0|
    +-------------------------------+--------------------------+---------+-------+---+-----+-----+
    |Total                          |                          |        0|      0|  0|  153|    0|
    +-------------------------------+--------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_164                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_223                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op15_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op48_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op50_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op53_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op8_read_state1      |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op15          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op48          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op50          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op53          |    and   |      0|  0|   2|           1|           1|
    |tmp_29_nbreadreq_fu_82_p3         |    and   |      0|  0|   2|           1|           0|
    |empty_221_fu_277_p2               |   icmp   |      0|  0|  11|           5|           6|
    |empty_222_fu_283_p2               |   icmp   |      0|  0|  11|           5|           4|
    |empty_224_fu_295_p2               |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |empty_223_fu_289_p2               |    or    |      0|  0|   2|           1|           1|
    |empty_225_fu_301_p2               |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  69|          33|          32|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done                        |   9|          2|    1|          2|
    |rx_exh2aethShiftFifo_3_blk_n   |   9|          2|    1|          2|
    |rx_exh2aethShiftFifo_5_blk_n   |   9|          2|    1|          2|
    |rx_exh2aethShiftFifo_6_blk_n   |   9|          2|    1|          2|
    |rx_exh2rethShiftFifo_4_blk_n   |   9|          2|    1|          2|
    |rx_exh2rethShiftFifo_6_blk_n   |   9|          2|    1|          2|
    |rx_exh2rethShiftFifo_7_blk_n   |   9|          2|    1|          2|
    |rx_exh2rethShiftFifo_8_blk_n   |   9|          2|    1|          2|
    |rx_exhNoShiftFifo_V_1_blk_n    |   9|          2|    1|          2|
    |rx_exhNoShiftFifo_V_3_blk_n    |   9|          2|    1|          2|
    |rx_exhNoShiftFifo_V_4_blk_n    |   9|          2|    1|          2|
    |rx_exhNoShiftFifo_V_s_blk_n    |   9|          2|    1|          2|
    |rx_ibhDrop2exhFifo_V_1_blk_n   |   9|          2|    1|          2|
    |rx_ibhDrop2exhFifo_V_2_blk_n   |   9|          2|    1|          2|
    |rx_ibhDrop2exhFifo_V_blk_n     |   9|          2|    1|          2|
    |rx_pkgSplitTypeFifo_s_7_blk_n  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 144|         32|   16|         32|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |empty_225_reg_366        |    1|   0|    1|          0|
    |meta_op_code_5           |    5|   0|    5|          0|
    |meta_route               |    1|   0|    1|          0|
    |rep_state                |    1|   0|    1|          0|
    |rep_state_load_reg_324   |    1|   0|    1|          0|
    |tmp_29_reg_328           |    1|   0|    1|          0|
    |tmp_30_reg_332           |    1|   0|    1|          0|
    |tmp_data_V_reg_341       |  512|   0|  512|          0|
    |tmp_i_i_reg_362          |    1|   0|    1|          0|
    |tmp_keep_V_reg_348       |   64|   0|   64|          0|
    |tmp_last_V_reg_355       |    1|   0|    1|          0|
    |tmp_reg_337              |    1|   0|    1|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  593|   0|  593|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |   rx_exh_payload<512>   | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |   rx_exh_payload<512>   | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |   rx_exh_payload<512>   | return value |
|ap_done                          | out |    1| ap_ctrl_hs |   rx_exh_payload<512>   | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |   rx_exh_payload<512>   | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |   rx_exh_payload<512>   | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |   rx_exh_payload<512>   | return value |
|rx_pkgSplitTypeFifo_s_7_dout     |  in |    6|   ap_fifo  | rx_pkgSplitTypeFifo_s_7 |    pointer   |
|rx_pkgSplitTypeFifo_s_7_empty_n  |  in |    1|   ap_fifo  | rx_pkgSplitTypeFifo_s_7 |    pointer   |
|rx_pkgSplitTypeFifo_s_7_read     | out |    1|   ap_fifo  | rx_pkgSplitTypeFifo_s_7 |    pointer   |
|rx_ibhDrop2exhFifo_V_1_dout      |  in |  512|   ap_fifo  |  rx_ibhDrop2exhFifo_V_1 |    pointer   |
|rx_ibhDrop2exhFifo_V_1_empty_n   |  in |    1|   ap_fifo  |  rx_ibhDrop2exhFifo_V_1 |    pointer   |
|rx_ibhDrop2exhFifo_V_1_read      | out |    1|   ap_fifo  |  rx_ibhDrop2exhFifo_V_1 |    pointer   |
|rx_ibhDrop2exhFifo_V_2_dout      |  in |   64|   ap_fifo  |  rx_ibhDrop2exhFifo_V_2 |    pointer   |
|rx_ibhDrop2exhFifo_V_2_empty_n   |  in |    1|   ap_fifo  |  rx_ibhDrop2exhFifo_V_2 |    pointer   |
|rx_ibhDrop2exhFifo_V_2_read      | out |    1|   ap_fifo  |  rx_ibhDrop2exhFifo_V_2 |    pointer   |
|rx_ibhDrop2exhFifo_V_dout        |  in |    1|   ap_fifo  |   rx_ibhDrop2exhFifo_V  |    pointer   |
|rx_ibhDrop2exhFifo_V_empty_n     |  in |    1|   ap_fifo  |   rx_ibhDrop2exhFifo_V  |    pointer   |
|rx_ibhDrop2exhFifo_V_read        | out |    1|   ap_fifo  |   rx_ibhDrop2exhFifo_V  |    pointer   |
|rx_exhNoShiftFifo_V_1_din        | out |  512|   ap_fifo  |  rx_exhNoShiftFifo_V_1  |    pointer   |
|rx_exhNoShiftFifo_V_1_full_n     |  in |    1|   ap_fifo  |  rx_exhNoShiftFifo_V_1  |    pointer   |
|rx_exhNoShiftFifo_V_1_write      | out |    1|   ap_fifo  |  rx_exhNoShiftFifo_V_1  |    pointer   |
|rx_exhNoShiftFifo_V_4_din        | out |   64|   ap_fifo  |  rx_exhNoShiftFifo_V_4  |    pointer   |
|rx_exhNoShiftFifo_V_4_full_n     |  in |    1|   ap_fifo  |  rx_exhNoShiftFifo_V_4  |    pointer   |
|rx_exhNoShiftFifo_V_4_write      | out |    1|   ap_fifo  |  rx_exhNoShiftFifo_V_4  |    pointer   |
|rx_exhNoShiftFifo_V_s_din        | out |    1|   ap_fifo  |  rx_exhNoShiftFifo_V_s  |    pointer   |
|rx_exhNoShiftFifo_V_s_full_n     |  in |    1|   ap_fifo  |  rx_exhNoShiftFifo_V_s  |    pointer   |
|rx_exhNoShiftFifo_V_s_write      | out |    1|   ap_fifo  |  rx_exhNoShiftFifo_V_s  |    pointer   |
|rx_exhNoShiftFifo_V_3_din        | out |    1|   ap_fifo  |  rx_exhNoShiftFifo_V_3  |    pointer   |
|rx_exhNoShiftFifo_V_3_full_n     |  in |    1|   ap_fifo  |  rx_exhNoShiftFifo_V_3  |    pointer   |
|rx_exhNoShiftFifo_V_3_write      | out |    1|   ap_fifo  |  rx_exhNoShiftFifo_V_3  |    pointer   |
|rx_exh2aethShiftFifo_3_din       | out |  512|   ap_fifo  |  rx_exh2aethShiftFifo_3 |    pointer   |
|rx_exh2aethShiftFifo_3_full_n    |  in |    1|   ap_fifo  |  rx_exh2aethShiftFifo_3 |    pointer   |
|rx_exh2aethShiftFifo_3_write     | out |    1|   ap_fifo  |  rx_exh2aethShiftFifo_3 |    pointer   |
|rx_exh2aethShiftFifo_5_din       | out |   64|   ap_fifo  |  rx_exh2aethShiftFifo_5 |    pointer   |
|rx_exh2aethShiftFifo_5_full_n    |  in |    1|   ap_fifo  |  rx_exh2aethShiftFifo_5 |    pointer   |
|rx_exh2aethShiftFifo_5_write     | out |    1|   ap_fifo  |  rx_exh2aethShiftFifo_5 |    pointer   |
|rx_exh2aethShiftFifo_6_din       | out |    1|   ap_fifo  |  rx_exh2aethShiftFifo_6 |    pointer   |
|rx_exh2aethShiftFifo_6_full_n    |  in |    1|   ap_fifo  |  rx_exh2aethShiftFifo_6 |    pointer   |
|rx_exh2aethShiftFifo_6_write     | out |    1|   ap_fifo  |  rx_exh2aethShiftFifo_6 |    pointer   |
|rx_exh2rethShiftFifo_8_din       | out |  512|   ap_fifo  |  rx_exh2rethShiftFifo_8 |    pointer   |
|rx_exh2rethShiftFifo_8_full_n    |  in |    1|   ap_fifo  |  rx_exh2rethShiftFifo_8 |    pointer   |
|rx_exh2rethShiftFifo_8_write     | out |    1|   ap_fifo  |  rx_exh2rethShiftFifo_8 |    pointer   |
|rx_exh2rethShiftFifo_6_din       | out |   64|   ap_fifo  |  rx_exh2rethShiftFifo_6 |    pointer   |
|rx_exh2rethShiftFifo_6_full_n    |  in |    1|   ap_fifo  |  rx_exh2rethShiftFifo_6 |    pointer   |
|rx_exh2rethShiftFifo_6_write     | out |    1|   ap_fifo  |  rx_exh2rethShiftFifo_6 |    pointer   |
|rx_exh2rethShiftFifo_7_din       | out |    1|   ap_fifo  |  rx_exh2rethShiftFifo_7 |    pointer   |
|rx_exh2rethShiftFifo_7_full_n    |  in |    1|   ap_fifo  |  rx_exh2rethShiftFifo_7 |    pointer   |
|rx_exh2rethShiftFifo_7_write     | out |    1|   ap_fifo  |  rx_exh2rethShiftFifo_7 |    pointer   |
|rx_exh2rethShiftFifo_4_din       | out |    1|   ap_fifo  |  rx_exh2rethShiftFifo_4 |    pointer   |
|rx_exh2rethShiftFifo_4_full_n    |  in |    1|   ap_fifo  |  rx_exh2rethShiftFifo_4 |    pointer   |
|rx_exh2rethShiftFifo_4_write     | out |    1|   ap_fifo  |  rx_exh2rethShiftFifo_4 |    pointer   |
+---------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%rep_state_load = load i1* @rep_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:982]   --->   Operation 3 'load' 'rep_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%meta_op_code_5_load = load i5* @meta_op_code_5, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:996]   --->   Operation 4 'load' 'meta_op_code_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "br i1 %rep_state_load, label %2, label %0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:982]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i6P(i6* @rx_pkgSplitTypeFifo_s_7, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:985]   --->   Operation 6 'nbreadreq' 'tmp_29' <Predicate = (!rep_state_load)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "br i1 %tmp_29, label %1, label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:985]   --->   Operation 7 'br' <Predicate = (!rep_state_load)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.83ns)   --->   "%tmp43 = call i6 @_ssdm_op_Read.ap_fifo.volatile.i6P(i6* @rx_pkgSplitTypeFifo_s_7) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:987]   --->   Operation 8 'read' 'tmp43' <Predicate = (!rep_state_load & tmp_29)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i6 %tmp43 to i5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:987]   --->   Operation 9 'trunc' 'trunc_ln135' <Predicate = (!rep_state_load & tmp_29)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "store i5 %trunc_ln135, i5* @meta_op_code_5, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:987]   --->   Operation 10 'store' <Predicate = (!rep_state_load & tmp_29)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %tmp43, i32 5)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:987]   --->   Operation 11 'bitselect' 'tmp_30' <Predicate = (!rep_state_load & tmp_29)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.65ns)   --->   "store i1 true, i1* @rep_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:988]   --->   Operation 12 'store' <Predicate = (!rep_state_load & tmp_29)> <Delay = 0.65>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @rx_ibhDrop2exhFifo_V_1, i64* @rx_ibhDrop2exhFifo_V_2, i1* @rx_ibhDrop2exhFifo_V, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:992]   --->   Operation 13 'nbreadreq' 'tmp' <Predicate = (rep_state_load)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %._crit_edge3.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:992]   --->   Operation 14 'br' <Predicate = (rep_state_load)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.83ns)   --->   "%empty = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_ibhDrop2exhFifo_V_1, i64* @rx_ibhDrop2exhFifo_V_2, i1* @rx_ibhDrop2exhFifo_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:994]   --->   Operation 15 'read' 'empty' <Predicate = (rep_state_load & tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i512, i64, i1 } %empty, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:994]   --->   Operation 16 'extractvalue' 'tmp_data_V' <Predicate = (rep_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i512, i64, i1 } %empty, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:994]   --->   Operation 17 'extractvalue' 'tmp_keep_V' <Predicate = (rep_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i512, i64, i1 } %empty, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:994]   --->   Operation 18 'extractvalue' 'tmp_last_V' <Predicate = (rep_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.78ns)   --->   "%tmp_i_i = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 true, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 true, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i5 %meta_op_code_5_load) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:996]   --->   Operation 19 'mux' 'tmp_i_i' <Predicate = (rep_state_load & tmp)> <Delay = 0.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %tmp_i_i, label %4, label %5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:996]   --->   Operation 20 'br' <Predicate = (rep_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.75ns)   --->   "%empty_221 = icmp eq i5 %meta_op_code_5_load, -16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:996]   --->   Operation 21 'icmp' 'empty_221' <Predicate = (rep_state_load & tmp & !tmp_i_i)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.75ns)   --->   "%empty_222 = icmp eq i5 %meta_op_code_5_load, 15" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:996]   --->   Operation 22 'icmp' 'empty_222' <Predicate = (rep_state_load & tmp & !tmp_i_i)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node empty_225)   --->   "%empty_223 = or i1 %empty_222, %empty_221" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:996]   --->   Operation 23 'or' 'empty_223' <Predicate = (rep_state_load & tmp & !tmp_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.75ns)   --->   "%empty_224 = icmp eq i5 %meta_op_code_5_load, 13" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:996]   --->   Operation 24 'icmp' 'empty_224' <Predicate = (rep_state_load & tmp & !tmp_i_i)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.28ns) (out node of the LUT)   --->   "%empty_225 = or i1 %empty_224, %empty_223" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:996]   --->   Operation 25 'or' 'empty_225' <Predicate = (rep_state_load & tmp & !tmp_i_i)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %empty_225, label %._crit_edge4.i, label %6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:996]   --->   Operation 26 'br' <Predicate = (rep_state_load & tmp & !tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.65ns)   --->   "store i1 false, i1* @rep_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1015]   --->   Operation 27 'store' <Predicate = (rep_state_load & tmp & tmp_last_V)> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @rx_exh2aethShiftFifo_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @rx_exh2aethShiftFifo_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_exh2aethShiftFifo_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @rx_exh2rethShiftFifo_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_exh2rethShiftFifo_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @rx_exh2rethShiftFifo_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_exh2rethShiftFifo_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @rx_exhNoShiftFifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_exhNoShiftFifo_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @rx_exhNoShiftFifo_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_exhNoShiftFifo_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @rx_ibhDrop2exhFifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @rx_ibhDrop2exhFifo_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_ibhDrop2exhFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* @rx_pkgSplitTypeFifo_s_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:974]   --->   Operation 43 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_dest_V = load i1* @meta_route, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1001]   --->   Operation 44 'load' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "store i1 %tmp_30, i1* @meta_route, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:987]   --->   Operation 45 'store' <Predicate = (!rep_state_load & tmp_29)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:989]   --->   Operation 46 'br' <Predicate = (!rep_state_load & tmp_29)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br label %"rx_exh_payload<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:990]   --->   Operation 47 'br' <Predicate = (!rep_state_load)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P.i1P(i512* @rx_exhNoShiftFifo_V_1, i64* @rx_exhNoShiftFifo_V_4, i1* @rx_exhNoShiftFifo_V_s, i1* @rx_exhNoShiftFifo_V_3, i512 %tmp_data_V, i64 %tmp_keep_V, i1 %tmp_last_V, i1 %tmp_dest_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1010]   --->   Operation 48 'write' <Predicate = (rep_state_load & tmp & !tmp_i_i & !empty_225)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 49 'br' <Predicate = (rep_state_load & tmp & !tmp_i_i & !empty_225)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_exh2aethShiftFifo_3, i64* @rx_exh2aethShiftFifo_5, i1* @rx_exh2aethShiftFifo_6, i512 %tmp_data_V, i64 %tmp_keep_V, i1 %tmp_last_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1006]   --->   Operation 50 'write' <Predicate = (rep_state_load & tmp & !tmp_i_i & empty_225)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br label %7" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1007]   --->   Operation 51 'br' <Predicate = (rep_state_load & tmp & !tmp_i_i & empty_225)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 52 'br' <Predicate = (rep_state_load & tmp & !tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P.i1P(i512* @rx_exh2rethShiftFifo_8, i64* @rx_exh2rethShiftFifo_6, i1* @rx_exh2rethShiftFifo_7, i1* @rx_exh2rethShiftFifo_4, i512 %tmp_data_V, i64 %tmp_keep_V, i1 %tmp_last_V, i1 %tmp_dest_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1001]   --->   Operation 53 'write' <Predicate = (rep_state_load & tmp & tmp_i_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br label %8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1002]   --->   Operation 54 'br' <Predicate = (rep_state_load & tmp & tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V, label %9, label %._crit_edge7.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1013]   --->   Operation 55 'br' <Predicate = (rep_state_load & tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br label %._crit_edge7.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1016]   --->   Operation 56 'br' <Predicate = (rep_state_load & tmp & tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br label %._crit_edge3.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1017]   --->   Operation 57 'br' <Predicate = (rep_state_load & tmp)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br label %"rx_exh_payload<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1018]   --->   Operation 58 'br' <Predicate = (rep_state_load)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 59 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rep_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ meta_op_code_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ meta_route]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rx_pkgSplitTypeFifo_s_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_ibhDrop2exhFifo_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_ibhDrop2exhFifo_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_ibhDrop2exhFifo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_exh2rethShiftFifo_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_exh2rethShiftFifo_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_exh2rethShiftFifo_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_exh2rethShiftFifo_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_exh2aethShiftFifo_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_exh2aethShiftFifo_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_exh2aethShiftFifo_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_exhNoShiftFifo_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_exhNoShiftFifo_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_exhNoShiftFifo_V_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_exhNoShiftFifo_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rep_state_load      (load         ) [ 011]
meta_op_code_5_load (load         ) [ 000]
br_ln982            (br           ) [ 000]
tmp_29              (nbreadreq    ) [ 011]
br_ln985            (br           ) [ 000]
tmp43               (read         ) [ 000]
trunc_ln135         (trunc        ) [ 000]
store_ln987         (store        ) [ 000]
tmp_30              (bitselect    ) [ 011]
store_ln988         (store        ) [ 000]
tmp                 (nbreadreq    ) [ 011]
br_ln992            (br           ) [ 000]
empty               (read         ) [ 000]
tmp_data_V          (extractvalue ) [ 011]
tmp_keep_V          (extractvalue ) [ 011]
tmp_last_V          (extractvalue ) [ 011]
tmp_i_i             (mux          ) [ 011]
br_ln996            (br           ) [ 000]
empty_221           (icmp         ) [ 000]
empty_222           (icmp         ) [ 000]
empty_223           (or           ) [ 000]
empty_224           (icmp         ) [ 000]
empty_225           (or           ) [ 011]
br_ln996            (br           ) [ 000]
store_ln1015        (store        ) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specpipeline_ln974  (specpipeline ) [ 000]
tmp_dest_V          (load         ) [ 000]
store_ln987         (store        ) [ 000]
br_ln989            (br           ) [ 000]
br_ln990            (br           ) [ 000]
write_ln1010        (write        ) [ 000]
br_ln0              (br           ) [ 000]
write_ln1006        (write        ) [ 000]
br_ln1007           (br           ) [ 000]
br_ln0              (br           ) [ 000]
write_ln1001        (write        ) [ 000]
br_ln1002           (br           ) [ 000]
br_ln1013           (br           ) [ 000]
br_ln1016           (br           ) [ 000]
br_ln1017           (br           ) [ 000]
br_ln1018           (br           ) [ 000]
ret_ln0             (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rep_state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rep_state"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="meta_op_code_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_op_code_5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="meta_route">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_route"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rx_pkgSplitTypeFifo_s_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_pkgSplitTypeFifo_s_7"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rx_ibhDrop2exhFifo_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ibhDrop2exhFifo_V_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rx_ibhDrop2exhFifo_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ibhDrop2exhFifo_V_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rx_ibhDrop2exhFifo_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ibhDrop2exhFifo_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rx_exh2rethShiftFifo_8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exh2rethShiftFifo_8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rx_exh2rethShiftFifo_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exh2rethShiftFifo_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rx_exh2rethShiftFifo_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exh2rethShiftFifo_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="rx_exh2rethShiftFifo_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exh2rethShiftFifo_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="rx_exh2aethShiftFifo_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exh2aethShiftFifo_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="rx_exh2aethShiftFifo_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exh2aethShiftFifo_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="rx_exh2aethShiftFifo_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exh2aethShiftFifo_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rx_exhNoShiftFifo_V_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exhNoShiftFifo_V_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="rx_exhNoShiftFifo_V_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exhNoShiftFifo_V_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="rx_exhNoShiftFifo_V_s">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exhNoShiftFifo_V_s"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="rx_exhNoShiftFifo_V_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exhNoShiftFifo_V_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i6P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i6P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.32i1.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_29_nbreadreq_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="6" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp43_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="6" slack="0"/>
<pin id="93" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp43/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_nbreadreq_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="512" slack="0"/>
<pin id="99" dir="0" index="2" bw="64" slack="0"/>
<pin id="100" dir="0" index="3" bw="1" slack="0"/>
<pin id="101" dir="0" index="4" bw="1" slack="0"/>
<pin id="102" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="empty_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="577" slack="0"/>
<pin id="110" dir="0" index="1" bw="512" slack="0"/>
<pin id="111" dir="0" index="2" bw="64" slack="0"/>
<pin id="112" dir="0" index="3" bw="1" slack="0"/>
<pin id="113" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln1010_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="512" slack="0"/>
<pin id="121" dir="0" index="2" bw="64" slack="0"/>
<pin id="122" dir="0" index="3" bw="1" slack="0"/>
<pin id="123" dir="0" index="4" bw="1" slack="0"/>
<pin id="124" dir="0" index="5" bw="512" slack="1"/>
<pin id="125" dir="0" index="6" bw="64" slack="1"/>
<pin id="126" dir="0" index="7" bw="1" slack="1"/>
<pin id="127" dir="0" index="8" bw="1" slack="0"/>
<pin id="128" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1010/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln1006_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="512" slack="0"/>
<pin id="137" dir="0" index="2" bw="64" slack="0"/>
<pin id="138" dir="0" index="3" bw="1" slack="0"/>
<pin id="139" dir="0" index="4" bw="512" slack="1"/>
<pin id="140" dir="0" index="5" bw="64" slack="1"/>
<pin id="141" dir="0" index="6" bw="1" slack="1"/>
<pin id="142" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1006/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="write_ln1001_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="512" slack="0"/>
<pin id="150" dir="0" index="2" bw="64" slack="0"/>
<pin id="151" dir="0" index="3" bw="1" slack="0"/>
<pin id="152" dir="0" index="4" bw="1" slack="0"/>
<pin id="153" dir="0" index="5" bw="512" slack="1"/>
<pin id="154" dir="0" index="6" bw="64" slack="1"/>
<pin id="155" dir="0" index="7" bw="1" slack="1"/>
<pin id="156" dir="0" index="8" bw="1" slack="0"/>
<pin id="157" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1001/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="rep_state_load_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rep_state_load/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="meta_op_code_5_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="0"/>
<pin id="169" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_op_code_5_load/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="trunc_ln135_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="0"/>
<pin id="173" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln135/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln987_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="0"/>
<pin id="177" dir="0" index="1" bw="5" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln987/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_30_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="6" slack="0"/>
<pin id="184" dir="0" index="2" bw="4" slack="0"/>
<pin id="185" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln988_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln988/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_data_V_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="577" slack="0"/>
<pin id="197" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_keep_V_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="577" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_last_V_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="577" slack="0"/>
<pin id="205" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_i_i_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="0" index="3" bw="1" slack="0"/>
<pin id="212" dir="0" index="4" bw="1" slack="0"/>
<pin id="213" dir="0" index="5" bw="1" slack="0"/>
<pin id="214" dir="0" index="6" bw="1" slack="0"/>
<pin id="215" dir="0" index="7" bw="1" slack="0"/>
<pin id="216" dir="0" index="8" bw="1" slack="0"/>
<pin id="217" dir="0" index="9" bw="1" slack="0"/>
<pin id="218" dir="0" index="10" bw="1" slack="0"/>
<pin id="219" dir="0" index="11" bw="1" slack="0"/>
<pin id="220" dir="0" index="12" bw="1" slack="0"/>
<pin id="221" dir="0" index="13" bw="1" slack="0"/>
<pin id="222" dir="0" index="14" bw="1" slack="0"/>
<pin id="223" dir="0" index="15" bw="1" slack="0"/>
<pin id="224" dir="0" index="16" bw="1" slack="0"/>
<pin id="225" dir="0" index="17" bw="1" slack="0"/>
<pin id="226" dir="0" index="18" bw="1" slack="0"/>
<pin id="227" dir="0" index="19" bw="1" slack="0"/>
<pin id="228" dir="0" index="20" bw="1" slack="0"/>
<pin id="229" dir="0" index="21" bw="1" slack="0"/>
<pin id="230" dir="0" index="22" bw="1" slack="0"/>
<pin id="231" dir="0" index="23" bw="1" slack="0"/>
<pin id="232" dir="0" index="24" bw="1" slack="0"/>
<pin id="233" dir="0" index="25" bw="1" slack="0"/>
<pin id="234" dir="0" index="26" bw="1" slack="0"/>
<pin id="235" dir="0" index="27" bw="1" slack="0"/>
<pin id="236" dir="0" index="28" bw="1" slack="0"/>
<pin id="237" dir="0" index="29" bw="1" slack="0"/>
<pin id="238" dir="0" index="30" bw="1" slack="0"/>
<pin id="239" dir="0" index="31" bw="1" slack="0"/>
<pin id="240" dir="0" index="32" bw="1" slack="0"/>
<pin id="241" dir="0" index="33" bw="5" slack="0"/>
<pin id="242" dir="1" index="34" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_i_i/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="empty_221_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="0" index="1" bw="5" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_221/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="empty_222_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="0" index="1" bw="5" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_222/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="empty_223_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_223/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="empty_224_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="0" index="1" bw="5" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_224/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="empty_225_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_225/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln1015_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1015/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_dest_V_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln987_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln987/2 "/>
</bind>
</comp>

<comp id="324" class="1005" name="rep_state_load_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rep_state_load "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp_29_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_30_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp_data_V_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="512" slack="1"/>
<pin id="343" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="348" class="1005" name="tmp_keep_V_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="1"/>
<pin id="350" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="355" class="1005" name="tmp_last_V_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_i_i_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="366" class="1005" name="empty_225_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="1"/>
<pin id="368" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_225 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="36" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="38" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="94"><net_src comp="40" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="103"><net_src comp="48" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="107"><net_src comp="38" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="114"><net_src comp="50" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="129"><net_src comp="78" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="143"><net_src comp="80" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="158"><net_src comp="78" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="147" pin=4"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="90" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="2" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="90" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="44" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="0" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="108" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="108" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="108" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="243"><net_src comp="52" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="245"><net_src comp="54" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="246"><net_src comp="54" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="247"><net_src comp="54" pin="0"/><net_sink comp="207" pin=4"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="207" pin=5"/></net>

<net id="249"><net_src comp="54" pin="0"/><net_sink comp="207" pin=6"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="207" pin=7"/></net>

<net id="251"><net_src comp="54" pin="0"/><net_sink comp="207" pin=8"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="207" pin=9"/></net>

<net id="253"><net_src comp="54" pin="0"/><net_sink comp="207" pin=10"/></net>

<net id="254"><net_src comp="46" pin="0"/><net_sink comp="207" pin=11"/></net>

<net id="255"><net_src comp="54" pin="0"/><net_sink comp="207" pin=12"/></net>

<net id="256"><net_src comp="46" pin="0"/><net_sink comp="207" pin=13"/></net>

<net id="257"><net_src comp="54" pin="0"/><net_sink comp="207" pin=14"/></net>

<net id="258"><net_src comp="54" pin="0"/><net_sink comp="207" pin=15"/></net>

<net id="259"><net_src comp="54" pin="0"/><net_sink comp="207" pin=16"/></net>

<net id="260"><net_src comp="54" pin="0"/><net_sink comp="207" pin=17"/></net>

<net id="261"><net_src comp="54" pin="0"/><net_sink comp="207" pin=18"/></net>

<net id="262"><net_src comp="54" pin="0"/><net_sink comp="207" pin=19"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="207" pin=20"/></net>

<net id="264"><net_src comp="54" pin="0"/><net_sink comp="207" pin=21"/></net>

<net id="265"><net_src comp="54" pin="0"/><net_sink comp="207" pin=22"/></net>

<net id="266"><net_src comp="54" pin="0"/><net_sink comp="207" pin=23"/></net>

<net id="267"><net_src comp="54" pin="0"/><net_sink comp="207" pin=24"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="207" pin=25"/></net>

<net id="269"><net_src comp="46" pin="0"/><net_sink comp="207" pin=26"/></net>

<net id="270"><net_src comp="54" pin="0"/><net_sink comp="207" pin=27"/></net>

<net id="271"><net_src comp="54" pin="0"/><net_sink comp="207" pin=28"/></net>

<net id="272"><net_src comp="54" pin="0"/><net_sink comp="207" pin=29"/></net>

<net id="273"><net_src comp="46" pin="0"/><net_sink comp="207" pin=30"/></net>

<net id="274"><net_src comp="54" pin="0"/><net_sink comp="207" pin=31"/></net>

<net id="275"><net_src comp="54" pin="0"/><net_sink comp="207" pin=32"/></net>

<net id="276"><net_src comp="167" pin="1"/><net_sink comp="207" pin=33"/></net>

<net id="281"><net_src comp="167" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="56" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="167" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="58" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="277" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="167" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="60" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="289" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="54" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="0" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="4" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="118" pin=8"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="147" pin=8"/></net>

<net id="323"><net_src comp="4" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="163" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="82" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="181" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="340"><net_src comp="96" pin="5"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="195" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="118" pin=5"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="134" pin=4"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="147" pin=5"/></net>

<net id="351"><net_src comp="199" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="118" pin=6"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="134" pin=5"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="147" pin=6"/></net>

<net id="358"><net_src comp="203" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="118" pin=7"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="134" pin=6"/></net>

<net id="361"><net_src comp="355" pin="1"/><net_sink comp="147" pin=7"/></net>

<net id="365"><net_src comp="207" pin="34"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="301" pin="2"/><net_sink comp="366" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rep_state | {1 }
	Port: meta_op_code_5 | {1 }
	Port: meta_route | {2 }
	Port: rx_pkgSplitTypeFifo_s_7 | {}
	Port: rx_ibhDrop2exhFifo_V_1 | {}
	Port: rx_ibhDrop2exhFifo_V_2 | {}
	Port: rx_ibhDrop2exhFifo_V | {}
	Port: rx_exh2rethShiftFifo_8 | {2 }
	Port: rx_exh2rethShiftFifo_6 | {2 }
	Port: rx_exh2rethShiftFifo_7 | {2 }
	Port: rx_exh2rethShiftFifo_4 | {2 }
	Port: rx_exh2aethShiftFifo_3 | {2 }
	Port: rx_exh2aethShiftFifo_5 | {2 }
	Port: rx_exh2aethShiftFifo_6 | {2 }
	Port: rx_exhNoShiftFifo_V_1 | {2 }
	Port: rx_exhNoShiftFifo_V_4 | {2 }
	Port: rx_exhNoShiftFifo_V_s | {2 }
	Port: rx_exhNoShiftFifo_V_3 | {2 }
 - Input state : 
	Port: rx_exh_payload<512> : rep_state | {1 }
	Port: rx_exh_payload<512> : meta_op_code_5 | {1 }
	Port: rx_exh_payload<512> : meta_route | {2 }
	Port: rx_exh_payload<512> : rx_pkgSplitTypeFifo_s_7 | {1 }
	Port: rx_exh_payload<512> : rx_ibhDrop2exhFifo_V_1 | {1 }
	Port: rx_exh_payload<512> : rx_ibhDrop2exhFifo_V_2 | {1 }
	Port: rx_exh_payload<512> : rx_ibhDrop2exhFifo_V | {1 }
	Port: rx_exh_payload<512> : rx_exh2rethShiftFifo_8 | {}
	Port: rx_exh_payload<512> : rx_exh2rethShiftFifo_6 | {}
	Port: rx_exh_payload<512> : rx_exh2rethShiftFifo_7 | {}
	Port: rx_exh_payload<512> : rx_exh2rethShiftFifo_4 | {}
	Port: rx_exh_payload<512> : rx_exh2aethShiftFifo_3 | {}
	Port: rx_exh_payload<512> : rx_exh2aethShiftFifo_5 | {}
	Port: rx_exh_payload<512> : rx_exh2aethShiftFifo_6 | {}
	Port: rx_exh_payload<512> : rx_exhNoShiftFifo_V_1 | {}
	Port: rx_exh_payload<512> : rx_exhNoShiftFifo_V_4 | {}
	Port: rx_exh_payload<512> : rx_exhNoShiftFifo_V_s | {}
	Port: rx_exh_payload<512> : rx_exhNoShiftFifo_V_3 | {}
  - Chain level:
	State 1
		br_ln982 : 1
		store_ln987 : 1
		tmp_i_i : 1
		br_ln996 : 2
		empty_221 : 1
		empty_222 : 1
		empty_223 : 2
		empty_224 : 1
		empty_225 : 2
		br_ln996 : 2
	State 2
		write_ln1010 : 1
		write_ln1001 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    mux   |       tmp_i_i_fu_207      |    0    |   153   |
|----------|---------------------------|---------|---------|
|          |      empty_221_fu_277     |    0    |    11   |
|   icmp   |      empty_222_fu_283     |    0    |    11   |
|          |      empty_224_fu_295     |    0    |    11   |
|----------|---------------------------|---------|---------|
|    or    |      empty_223_fu_289     |    0    |    2    |
|          |      empty_225_fu_301     |    0    |    2    |
|----------|---------------------------|---------|---------|
| nbreadreq|   tmp_29_nbreadreq_fu_82  |    0    |    0    |
|          |    tmp_nbreadreq_fu_96    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   read   |      tmp43_read_fu_90     |    0    |    0    |
|          |     empty_read_fu_108     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          | write_ln1010_write_fu_118 |    0    |    0    |
|   write  | write_ln1006_write_fu_134 |    0    |    0    |
|          | write_ln1001_write_fu_147 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln135_fu_171    |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|       tmp_30_fu_181       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     tmp_data_V_fu_195     |    0    |    0    |
|extractvalue|     tmp_keep_V_fu_199     |    0    |    0    |
|          |     tmp_last_V_fu_203     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   190   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   empty_225_reg_366  |    1   |
|rep_state_load_reg_324|    1   |
|    tmp_29_reg_328    |    1   |
|    tmp_30_reg_332    |    1   |
|  tmp_data_V_reg_341  |   512  |
|    tmp_i_i_reg_362   |    1   |
|  tmp_keep_V_reg_348  |   64   |
|  tmp_last_V_reg_355  |    1   |
|      tmp_reg_337     |    1   |
+----------------------+--------+
|         Total        |   583  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   190  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   583  |    -   |
+-----------+--------+--------+
|   Total   |   583  |   190  |
+-----------+--------+--------+
