execve("/opt/intelFPGA_lite/21.1/quartus/bin/quartus_asm", ["/opt/intelFPGA_lite/21.1/quartus"..., "BeMicro_MAX10_top"], 0x7ffe2e0cc2b8 /* 49 vars */) = 0
brk(NULL)                               = 0x559b43e2a000
arch_prctl(0x3001 /* ARCH_??? */, 0x7ffdec34f100) = -1 EINVAL (Invalid argument)
access("/etc/ld.so.preload", R_OK)      = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/etc/ld.so.cache", O_RDONLY|O_CLOEXEC) = 3
fstat(3, {st_mode=S_IFREG|0644, st_size=79555, ...}) = 0
mmap(NULL, 79555, PROT_READ, MAP_PRIVATE, 3, 0) = 0x7f0a3c995000
close(3)                                = 0
openat(AT_FDCWD, "/lib/x86_64-linux-gnu/libtinfo.so.6", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\240\346\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0644, st_size=192032, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7f0a3c993000
mmap(NULL, 194944, PROT_READ, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7f0a3c963000
mmap(0x7f0a3c971000, 61440, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xe000) = 0x7f0a3c971000
mmap(0x7f0a3c980000, 57344, PROT_READ, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1d000) = 0x7f0a3c980000
mmap(0x7f0a3c98e000, 20480, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x2a000) = 0x7f0a3c98e000
close(3)                                = 0
openat(AT_FDCWD, "/lib/x86_64-linux-gnu/libdl.so.2", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0 \22\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0644, st_size=18816, ...}) = 0
mmap(NULL, 20752, PROT_READ, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7f0a3c95d000
mmap(0x7f0a3c95e000, 8192, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1000) = 0x7f0a3c95e000
mmap(0x7f0a3c960000, 4096, PROT_READ, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x3000) = 0x7f0a3c960000
mmap(0x7f0a3c961000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x3000) = 0x7f0a3c961000
close(3)                                = 0
openat(AT_FDCWD, "/lib/x86_64-linux-gnu/libc.so.6", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\3\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\360q\2\0\0\0\0\0"..., 832) = 832
pread64(3, "\6\0\0\0\4\0\0\0@\0\0\0\0\0\0\0@\0\0\0\0\0\0\0@\0\0\0\0\0\0\0"..., 784, 64) = 784
pread64(3, "\4\0\0\0\20\0\0\0\5\0\0\0GNU\0\2\0\0\300\4\0\0\0\3\0\0\0\0\0\0\0", 32, 848) = 32
pread64(3, "\4\0\0\0\24\0\0\0\3\0\0\0GNU\0\t\233\222%\274\260\320\31\331\326\10\204\276X>\263"..., 68, 880) = 68
fstat(3, {st_mode=S_IFREG|0755, st_size=2029224, ...}) = 0
pread64(3, "\6\0\0\0\4\0\0\0@\0\0\0\0\0\0\0@\0\0\0\0\0\0\0@\0\0\0\0\0\0\0"..., 784, 64) = 784
pread64(3, "\4\0\0\0\20\0\0\0\5\0\0\0GNU\0\2\0\0\300\4\0\0\0\3\0\0\0\0\0\0\0", 32, 848) = 32
pread64(3, "\4\0\0\0\24\0\0\0\3\0\0\0GNU\0\t\233\222%\274\260\320\31\331\326\10\204\276X>\263"..., 68, 880) = 68
mmap(NULL, 2036952, PROT_READ, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7f0a3c76b000
mprotect(0x7f0a3c790000, 1847296, PROT_NONE) = 0
mmap(0x7f0a3c790000, 1540096, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x25000) = 0x7f0a3c790000
mmap(0x7f0a3c908000, 303104, PROT_READ, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x19d000) = 0x7f0a3c908000
mmap(0x7f0a3c953000, 24576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1e7000) = 0x7f0a3c953000
mmap(0x7f0a3c959000, 13528, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7f0a3c959000
close(3)                                = 0
mmap(NULL, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7f0a3c768000
arch_prctl(ARCH_SET_FS, 0x7f0a3c768740) = 0
mprotect(0x7f0a3c953000, 12288, PROT_READ) = 0
mprotect(0x7f0a3c961000, 4096, PROT_READ) = 0
mprotect(0x7f0a3c98e000, 16384, PROT_READ) = 0
mprotect(0x559b425f4000, 16384, PROT_READ) = 0
mprotect(0x7f0a3c9d6000, 4096, PROT_READ) = 0
munmap(0x7f0a3c995000, 79555)           = 0
openat(AT_FDCWD, "/dev/tty", O_RDWR|O_NONBLOCK) = 3
close(3)                                = 0
brk(NULL)                               = 0x559b43e2a000
brk(0x559b43e4b000)                     = 0x559b43e4b000
openat(AT_FDCWD, "/usr/lib/locale/locale-archive", O_RDONLY|O_CLOEXEC) = 3
fstat(3, {st_mode=S_IFREG|0644, st_size=5699248, ...}) = 0
mmap(NULL, 5699248, PROT_READ, MAP_PRIVATE, 3, 0) = 0x7f0a3c1f8000
close(3)                                = 0
openat(AT_FDCWD, "/usr/lib/x86_64-linux-gnu/gconv/gconv-modules.cache", O_RDONLY) = 3
fstat(3, {st_mode=S_IFREG|0644, st_size=27002, ...}) = 0
mmap(NULL, 27002, PROT_READ, MAP_SHARED, 3, 0) = 0x7f0a3c9a2000
close(3)                                = 0
getuid()                                = 1000
getgid()                                = 1000
geteuid()                               = 1000
getegid()                               = 1000
rt_sigprocmask(SIG_BLOCK, NULL, [], 8)  = 0
ioctl(-1, TIOCGPGRP, 0x7ffdec34ef54)    = -1 EBADF (Bad file descriptor)
sysinfo({uptime=19586, loads=[31072, 20704, 15072], totalram=2084077568, freeram=420810752, sharedram=48402432, bufferram=12308480, totalswap=2147479552, freeswap=1813245952, procs=615, totalhigh=0, freehigh=0, mem_unit=1}) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=0}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigaction(SIGINT, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=0}, 8) = 0
rt_sigaction(SIGINT, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigaction(SIGQUIT, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=0}, 8) = 0
rt_sigaction(SIGQUIT, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigaction(SIGTSTP, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=0}, 8) = 0
rt_sigaction(SIGTSTP, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigaction(SIGTTIN, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=0}, 8) = 0
rt_sigaction(SIGTTIN, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigaction(SIGTTOU, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=0}, 8) = 0
rt_sigaction(SIGTTOU, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigprocmask(SIG_BLOCK, NULL, [], 8)  = 0
rt_sigaction(SIGQUIT, {sa_handler=SIG_IGN, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
uname({sysname="Linux", nodename="quartus-linux", ...}) = 0
stat("/home/pawl/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", {st_mode=S_IFDIR|0770, st_size=768, ...}) = 0
stat(".", {st_mode=S_IFDIR|0770, st_size=768, ...}) = 0
stat("/home", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
stat("/home/pawl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
stat("/home/pawl/sf_tmp", {st_mode=S_IFDIR|0770, st_size=800, ...}) = 0
stat("/home/pawl/sf_tmp/altera_fpga_memory_controllers", {st_mode=S_IFDIR|0770, st_size=256, ...}) = 0
stat("/home/pawl/sf_tmp/altera_fpga_memory_controllers/altera", {st_mode=S_IFDIR|0770, st_size=96, ...}) = 0
stat("/home/pawl/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", {st_mode=S_IFDIR|0770, st_size=768, ...}) = 0
stat("/home/pawl/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files", {st_mode=S_IFDIR|0770, st_size=416, ...}) = 0
getpid()                                = 7452
getppid()                               = 7449
getpid()                                = 7452
getpgrp()                               = 7449
ioctl(2, TIOCGPGRP, [7449])             = 0
rt_sigaction(SIGCHLD, {sa_handler=0x559b4253aaa0, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, 8) = 0
prlimit64(0, RLIMIT_NPROC, NULL, {rlim_cur=7583, rlim_max=7583}) = 0
rt_sigprocmask(SIG_BLOCK, NULL, [], 8)  = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/bin/quartus_asm", O_RDONLY) = 3
stat("/opt/intelFPGA_lite/21.1/quartus/bin/quartus_asm", {st_mode=S_IFREG|0555, st_size=2189, ...}) = 0
ioctl(3, TCGETS, 0x7ffdec34eee0)        = -1 ENOTTY (Inappropriate ioctl for device)
lseek(3, 0, SEEK_CUR)                   = 0
read(3, "#!/bin/bash\n\n# Copyright (c) 202"..., 80) = 80
lseek(3, 0, SEEK_SET)                   = 0
prlimit64(0, RLIMIT_NOFILE, NULL, {rlim_cur=1024, rlim_max=1024*1024}) = 0
fcntl(255, F_GETFD)                     = -1 EBADF (Bad file descriptor)
dup2(3, 255)                            = 255
close(3)                                = 0
fcntl(255, F_SETFD, FD_CLOEXEC)         = 0
fcntl(255, F_GETFL)                     = 0x8000 (flags O_RDONLY|O_LARGEFILE)
fstat(255, {st_mode=S_IFREG|0555, st_size=2189, ...}) = 0
lseek(255, 0, SEEK_CUR)                 = 0
read(255, "#!/bin/bash\n\n# Copyright (c) 202"..., 2189) = 2189
pipe([3, 4])                            = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [], 8) = 0
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
rt_sigprocmask(SIG_BLOCK, [INT CHLD], [], 8) = 0
lseek(255, -463, SEEK_CUR)              = 1726
clone(child_stack=NULL, flags=CLONE_CHILD_CLEARTID|CLONE_CHILD_SETTID|SIGCHLD, child_tidptr=0x7f0a3c768a10) = 7453
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=0x559b4253aaa0, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, {sa_handler=0x559b4253aaa0, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, 8) = 0
close(4)                                = 0
read(3, "/opt/intelFPGA_lite/21.1/quartus"..., 128) = 37
--- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=7453, si_uid=1000, si_status=0, si_utime=0, si_stime=0} ---
wait4(-1, [{WIFEXITED(s) && WEXITSTATUS(s) == 0}], WNOHANG, NULL) = 7453
wait4(-1, 0x7ffdec34ded0, WNOHANG, NULL) = -1 ECHILD (No child processes)
rt_sigreturn({mask=[]})                 = 37
read(3, "", 128)                        = 0
close(3)                                = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [], 8) = 0
rt_sigaction(SIGINT, {sa_handler=0x559b42537480, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigaction(SIGINT, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=0x559b42537480, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
pipe([3, 4])                            = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [], 8) = 0
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
rt_sigprocmask(SIG_BLOCK, [INT CHLD], [], 8) = 0
clone(child_stack=NULL, flags=CLONE_CHILD_CLEARTID|CLONE_CHILD_SETTID|SIGCHLD, child_tidptr=0x7f0a3c768a10) = 7454
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=0x559b4253aaa0, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, {sa_handler=0x559b4253aaa0, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, 8) = 0
close(4)                                = 0
read(3, "/opt/intelFPGA_lite/21.1/quartus"..., 128) = 33
--- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=7454, si_uid=1000, si_status=0, si_utime=0, si_stime=0} ---
wait4(-1, [{WIFEXITED(s) && WEXITSTATUS(s) == 0}], WNOHANG, NULL) = 7454
wait4(-1, 0x7ffdec34df50, WNOHANG, NULL) = -1 ECHILD (No child processes)
rt_sigreturn({mask=[]})                 = 33
read(3, "", 128)                        = 0
close(3)                                = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [], 8) = 0
rt_sigaction(SIGINT, {sa_handler=0x559b42537480, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigaction(SIGINT, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=0x559b42537480, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
read(255, "\nif test `case \"$QUARTUS_ROOTDIR"..., 2189) = 463
pipe([3, 4])                            = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [], 8) = 0
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
rt_sigprocmask(SIG_BLOCK, [INT CHLD], [], 8) = 0
lseek(255, -307, SEEK_CUR)              = 1882
clone(child_stack=NULL, flags=CLONE_CHILD_CLEARTID|CLONE_CHILD_SETTID|SIGCHLD, child_tidptr=0x7f0a3c768a10) = 7455
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=0x559b4253aaa0, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, {sa_handler=0x559b4253aaa0, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, 8) = 0
close(4)                                = 0
read(3, "match\n", 128)                 = 6
read(3, "", 128)                        = 0
--- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=7455, si_uid=1000, si_status=0, si_utime=0, si_stime=0} ---
wait4(-1, [{WIFEXITED(s) && WEXITSTATUS(s) == 0}], WNOHANG, NULL) = 7455
wait4(-1, 0x7ffdec34e390, WNOHANG, NULL) = -1 ECHILD (No child processes)
rt_sigreturn({mask=[]})                 = 0
close(3)                                = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [], 8) = 0
rt_sigaction(SIGINT, {sa_handler=0x559b42537480, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigaction(SIGINT, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=0x559b42537480, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
read(255, "\nexport CMD_NAME=`basename $0`\n\n"..., 2189) = 307
pipe([3, 4])                            = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [], 8) = 0
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
rt_sigprocmask(SIG_BLOCK, [INT CHLD], [], 8) = 0
lseek(255, -276, SEEK_CUR)              = 1913
clone(child_stack=NULL, flags=CLONE_CHILD_CLEARTID|CLONE_CHILD_SETTID|SIGCHLD, child_tidptr=0x7f0a3c768a10) = 7456
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=0x559b4253aaa0, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, {sa_handler=0x559b4253aaa0, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, 8) = 0
close(4)                                = 0
read(3, "quartus_asm\n", 128)           = 12
--- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=7456, si_uid=1000, si_status=0, si_utime=0, si_stime=0} ---
wait4(-1, [{WIFEXITED(s) && WEXITSTATUS(s) == 0}], WNOHANG, NULL) = 7456
wait4(-1, 0x7ffdec34e4d0, WNOHANG, NULL) = -1 ECHILD (No child processes)
rt_sigreturn({mask=[]})                 = 12
read(3, "", 128)                        = 0
close(3)                                = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [], 8) = 0
rt_sigaction(SIGINT, {sa_handler=0x559b42537480, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigaction(SIGINT, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=0x559b42537480, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
read(255, "\n# Need this so shell won't try "..., 2189) = 276
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/adm/qenv.sh", O_RDONLY) = 3
fstat(3, {st_mode=S_IFREG|0555, st_size=4414, ...}) = 0
read(3, "#!/bin/bash\n# Copyright (c) 2012"..., 4414) = 4414
close(3)                                = 0
rt_sigprocmask(SIG_BLOCK, NULL, [], 8)  = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [], 8) = 0
pipe([3, 4])                            = 0
rt_sigprocmask(SIG_BLOCK, [INT CHLD], [CHLD], 8) = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [INT CHLD], 8) = 0
rt_sigprocmask(SIG_SETMASK, [INT CHLD], NULL, 8) = 0
clone(child_stack=NULL, flags=CLONE_CHILD_CLEARTID|CLONE_CHILD_SETTID|SIGCHLD, child_tidptr=0x7f0a3c768a10) = 7457
rt_sigprocmask(SIG_SETMASK, [CHLD], NULL, 8) = 0
close(4)                                = 0
close(4)                                = -1 EBADF (Bad file descriptor)
rt_sigprocmask(SIG_BLOCK, [INT CHLD], [CHLD], 8) = 0
clone(child_stack=NULL, flags=CLONE_CHILD_CLEARTID|CLONE_CHILD_SETTID|SIGCHLD, child_tidptr=0x7f0a3c768a10) = 7458
rt_sigprocmask(SIG_SETMASK, [CHLD], NULL, 8) = 0
close(3)                                = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [CHLD], 8) = 0
rt_sigprocmask(SIG_SETMASK, [CHLD], NULL, 8) = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [CHLD], 8) = 0
rt_sigaction(SIGINT, {sa_handler=0x559b42537480, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
wait4(-1, [{WIFEXITED(s) && WEXITSTATUS(s) == 0}], 0, NULL) = 7457
wait4(-1, [{WIFEXITED(s) && WEXITSTATUS(s) == 1}], 0, NULL) = 7458
rt_sigaction(SIGINT, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=0x559b42537480, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
ioctl(2, TIOCGWINSZ, {ws_row=40, ws_col=157, ws_xpixel=0, ws_ypixel=0}) = 0
ioctl(1, TCGETS, {B38400 opost isig icanon echo ...}) = 0
stat("/home/pawl/.terminfo", 0x559b43e45160) = -1 ENOENT (No such file or directory)
stat("/etc/terminfo", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
stat("/lib/terminfo", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
stat("/usr/share/terminfo", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
access("/etc/terminfo/x/xterm-256color", R_OK) = -1 ENOENT (No such file or directory)
access("/lib/terminfo/x/xterm-256color", R_OK) = 0
openat(AT_FDCWD, "/lib/terminfo/x/xterm-256color", O_RDONLY) = 3
fstat(3, {st_mode=S_IFREG|0644, st_size=3503, ...}) = 0
read(3, "\36\2%\0&\0\17\0\235\1\356\5xterm-256color|xterm"..., 32768) = 3503
read(3, "", 28672)                      = 0
close(3)                                = 0
ioctl(1, TCGETS, {B38400 opost isig icanon echo ...}) = 0
ioctl(1, TCGETS, {B38400 opost isig icanon echo ...}) = 0
ioctl(1, TCGETS, {B38400 opost isig icanon echo ...}) = 0
ioctl(1, TCGETS, {B38400 opost isig icanon echo ...}) = 0
ioctl(1, TIOCGWINSZ, {ws_row=40, ws_col=157, ws_xpixel=0, ws_ypixel=0}) = 0
ioctl(0, TIOCGWINSZ, {ws_row=40, ws_col=157, ws_xpixel=0, ws_ypixel=0}) = 0
brk(0x559b43e6c000)                     = 0x559b43e6c000
rt_sigprocmask(SIG_SETMASK, [CHLD], NULL, 8) = 0
close(3)                                = -1 EBADF (Bad file descriptor)
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
--- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=7457, si_uid=1000, si_status=0, si_utime=0, si_stime=0} ---
wait4(-1, 0x7ffdec34d190, WNOHANG, NULL) = -1 ECHILD (No child processes)
rt_sigreturn({mask=[]})                 = 0
pipe([3, 4])                            = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [], 8) = 0
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
rt_sigprocmask(SIG_BLOCK, [INT CHLD], [], 8) = 0
clone(child_stack=NULL, flags=CLONE_CHILD_CLEARTID|CLONE_CHILD_SETTID|SIGCHLD, child_tidptr=0x7f0a3c768a10) = 7459
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=0x559b4253aaa0, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, {sa_handler=0x559b4253aaa0, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, 8) = 0
close(4)                                = 0
read(3, "Linux\n", 128)                 = 6
--- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=7459, si_uid=1000, si_status=0, si_utime=0, si_stime=0} ---
wait4(-1, [{WIFEXITED(s) && WEXITSTATUS(s) == 0}], WNOHANG, NULL) = 7459
wait4(-1, 0x7ffdec34d550, WNOHANG, NULL) = -1 ECHILD (No child processes)
rt_sigreturn({mask=[]})                 = 6
read(3, "", 128)                        = 0
close(3)                                = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [], 8) = 0
rt_sigaction(SIGINT, {sa_handler=0x559b42537480, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigaction(SIGINT, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=0x559b42537480, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
pipe([3, 4])                            = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [], 8) = 0
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
rt_sigprocmask(SIG_BLOCK, [INT CHLD], [], 8) = 0
clone(child_stack=NULL, flags=CLONE_CHILD_CLEARTID|CLONE_CHILD_SETTID|SIGCHLD, child_tidptr=0x7f0a3c768a10) = 7460
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=0x559b4253aaa0, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, {sa_handler=0x559b4253aaa0, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, 8) = 0
close(4)                                = 0
read(3, "5.4.0-91-generic\n", 128)      = 17
--- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=7460, si_uid=1000, si_status=0, si_utime=0, si_stime=0} ---
wait4(-1, [{WIFEXITED(s) && WEXITSTATUS(s) == 0}], WNOHANG, NULL) = 7460
wait4(-1, 0x7ffdec34d6d0, WNOHANG, NULL) = -1 ECHILD (No child processes)
rt_sigreturn({mask=[]})                 = 17
read(3, "", 128)                        = 0
close(3)                                = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [], 8) = 0
rt_sigaction(SIGINT, {sa_handler=0x559b42537480, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigaction(SIGINT, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=0x559b42537480, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
pipe([3, 4])                            = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [], 8) = 0
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
rt_sigprocmask(SIG_BLOCK, [INT CHLD], [], 8) = 0
clone(child_stack=NULL, flags=CLONE_CHILD_CLEARTID|CLONE_CHILD_SETTID|SIGCHLD, child_tidptr=0x7f0a3c768a10) = 7461
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=0x559b4253aaa0, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, {sa_handler=0x559b4253aaa0, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, 8) = 0
close(4)                                = 0
read(3, "#102-Ubuntu SMP Fri Nov 5 16:31:"..., 128) = 44
--- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=7461, si_uid=1000, si_status=0, si_utime=0, si_stime=0} ---
wait4(-1, [{WIFEXITED(s) && WEXITSTATUS(s) == 0}], WNOHANG, NULL) = 7461
wait4(-1, 0x7ffdec34d750, WNOHANG, NULL) = -1 ECHILD (No child processes)
rt_sigreturn({mask=[]})                 = 44
read(3, "", 128)                        = 0
close(3)                                = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [], 8) = 0
rt_sigaction(SIGINT, {sa_handler=0x559b42537480, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigaction(SIGINT, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=0x559b42537480, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
pipe([3, 4])                            = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [], 8) = 0
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
rt_sigprocmask(SIG_BLOCK, [INT CHLD], [], 8) = 0
clone(child_stack=NULL, flags=CLONE_CHILD_CLEARTID|CLONE_CHILD_SETTID|SIGCHLD, child_tidptr=0x7f0a3c768a10) = 7462
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=0x559b4253aaa0, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, {sa_handler=0x559b4253aaa0, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, 8) = 0
close(4)                                = 0
read(3, "", 128)                        = 0
--- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=7462, si_uid=1000, si_status=1, si_utime=0, si_stime=0} ---
wait4(-1, [{WIFEXITED(s) && WEXITSTATUS(s) == 1}], WNOHANG, NULL) = 7462
wait4(-1, 0x7ffdec34d4d0, WNOHANG, NULL) = -1 ECHILD (No child processes)
rt_sigreturn({mask=[]})                 = 0
close(3)                                = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [], 8) = 0
rt_sigaction(SIGINT, {sa_handler=0x559b42537480, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigaction(SIGINT, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=0x559b42537480, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
pipe([3, 4])                            = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [], 8) = 0
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
rt_sigprocmask(SIG_BLOCK, [INT CHLD], [], 8) = 0
clone(child_stack=NULL, flags=CLONE_CHILD_CLEARTID|CLONE_CHILD_SETTID|SIGCHLD, child_tidptr=0x7f0a3c768a10) = 7465
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=0x559b4253aaa0, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, {sa_handler=0x559b4253aaa0, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, 8) = 0
close(4)                                = 0
read(3, "x86_64\n", 128)                = 7
--- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=7465, si_uid=1000, si_status=0, si_utime=0, si_stime=0} ---
wait4(-1, [{WIFEXITED(s) && WEXITSTATUS(s) == 0}], WNOHANG, NULL) = 7465
wait4(-1, 0x7ffdec34de90, WNOHANG, NULL) = -1 ECHILD (No child processes)
rt_sigreturn({mask=[]})                 = 7
read(3, "", 128)                        = 0
close(3)                                = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [], 8) = 0
rt_sigaction(SIGINT, {sa_handler=0x559b42537480, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigaction(SIGINT, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=0x559b42537480, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
pipe([3, 4])                            = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [], 8) = 0
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
rt_sigprocmask(SIG_BLOCK, [INT CHLD], [], 8) = 0
clone(child_stack=NULL, flags=CLONE_CHILD_CLEARTID|CLONE_CHILD_SETTID|SIGCHLD, child_tidptr=0x7f0a3c768a10) = 7466
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=0x559b4253aaa0, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, {sa_handler=0x559b4253aaa0, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, 8) = 0
close(4)                                = 0
read(3, "Intel(R) Core(TM) i5-3210M CPU @"..., 128) = 41
read(3, "", 128)                        = 0
--- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=7466, si_uid=1000, si_status=0, si_utime=0, si_stime=0} ---
wait4(-1, [{WIFEXITED(s) && WEXITSTATUS(s) == 0}], WNOHANG, NULL) = 7466
wait4(-1, 0x7ffdec34de90, WNOHANG, NULL) = -1 ECHILD (No child processes)
rt_sigreturn({mask=[]})                 = 0
close(3)                                = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [], 8) = 0
rt_sigaction(SIGINT, {sa_handler=0x559b42537480, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigaction(SIGINT, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=0x559b42537480, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
stat(".", {st_mode=S_IFDIR|0770, st_size=768, ...}) = 0
stat("/usr/local/sbin/grep", 0x7ffdec34e690) = -1 ENOENT (No such file or directory)
stat("/usr/local/bin/grep", 0x7ffdec34e690) = -1 ENOENT (No such file or directory)
stat("/usr/sbin/grep", 0x7ffdec34e690)  = -1 ENOENT (No such file or directory)
stat("/usr/bin/grep", {st_mode=S_IFREG|0755, st_size=199136, ...}) = 0
stat("/usr/bin/grep", {st_mode=S_IFREG|0755, st_size=199136, ...}) = 0
geteuid()                               = 1000
getegid()                               = 1000
getuid()                                = 1000
getgid()                                = 1000
access("/usr/bin/grep", X_OK)           = 0
stat("/usr/bin/grep", {st_mode=S_IFREG|0755, st_size=199136, ...}) = 0
geteuid()                               = 1000
getegid()                               = 1000
getuid()                                = 1000
getgid()                                = 1000
access("/usr/bin/grep", R_OK)           = 0
stat("/usr/bin/grep", {st_mode=S_IFREG|0755, st_size=199136, ...}) = 0
stat("/usr/bin/grep", {st_mode=S_IFREG|0755, st_size=199136, ...}) = 0
geteuid()                               = 1000
getegid()                               = 1000
getuid()                                = 1000
getgid()                                = 1000
access("/usr/bin/grep", X_OK)           = 0
stat("/usr/bin/grep", {st_mode=S_IFREG|0755, st_size=199136, ...}) = 0
geteuid()                               = 1000
getegid()                               = 1000
getuid()                                = 1000
getgid()                                = 1000
access("/usr/bin/grep", R_OK)           = 0
rt_sigprocmask(SIG_BLOCK, [INT CHLD], [], 8) = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [INT CHLD], 8) = 0
rt_sigprocmask(SIG_SETMASK, [INT CHLD], NULL, 8) = 0
clone(child_stack=NULL, flags=CLONE_CHILD_CLEARTID|CLONE_CHILD_SETTID|SIGCHLD, child_tidptr=0x7f0a3c768a10) = 7470
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [], 8) = 0
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
rt_sigprocmask(SIG_BLOCK, [CHLD], [], 8) = 0
rt_sigaction(SIGINT, {sa_handler=0x559b42537480, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
wait4(-1, [{WIFEXITED(s) && WEXITSTATUS(s) == 0}], 0, NULL) = 7470
rt_sigaction(SIGINT, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=0x559b42537480, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
ioctl(2, TIOCGWINSZ, {ws_row=40, ws_col=157, ws_xpixel=0, ws_ypixel=0}) = 0
rt_sigprocmask(SIG_SETMASK, [], NULL, 8) = 0
--- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=7470, si_uid=1000, si_status=0, si_utime=0, si_stime=0} ---
wait4(-1, 0x7ffdec34e110, WNOHANG, NULL) = -1 ECHILD (No child processes)
rt_sigreturn({mask=[]})                 = 0
stat("/opt/intelFPGA_lite/21.1/quartus/linux64", {st_mode=S_IFDIR|0775, st_size=69632, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/adm/qtb.sh", 0x7ffdec34e680) = -1 ENOENT (No such file or directory)
rt_sigprocmask(SIG_BLOCK, NULL, [], 8)  = 0
stat(".", {st_mode=S_IFDIR|0770, st_size=768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/adm/quartus_asm", 0x7ffdec34e890) = -1 ENOENT (No such file or directory)
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus_asm", {st_mode=S_IFREG|0755, st_size=118496, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus_asm", {st_mode=S_IFREG|0755, st_size=118496, ...}) = 0
geteuid()                               = 1000
getegid()                               = 1000
getuid()                                = 1000
getgid()                                = 1000
access("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus_asm", X_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus_asm", {st_mode=S_IFREG|0755, st_size=118496, ...}) = 0
geteuid()                               = 1000
getegid()                               = 1000
getuid()                                = 1000
getgid()                                = 1000
access("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus_asm", R_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus_asm", {st_mode=S_IFREG|0755, st_size=118496, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus_asm", {st_mode=S_IFREG|0755, st_size=118496, ...}) = 0
geteuid()                               = 1000
getegid()                               = 1000
getuid()                                = 1000
getgid()                                = 1000
access("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus_asm", X_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus_asm", {st_mode=S_IFREG|0755, st_size=118496, ...}) = 0
geteuid()                               = 1000
getegid()                               = 1000
getuid()                                = 1000
getgid()                                = 1000
access("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus_asm", R_OK) = 0
rt_sigaction(SIGINT, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigaction(SIGQUIT, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, {sa_handler=SIG_IGN, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f0a3c7b1210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, {sa_handler=0x559b4253aaa0, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7f0a3c7b1210}, 8) = 0
execve("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus_asm", ["quartus_asm", "BeMicro_MAX10_top"], 0x559b43e3e0f0 /* 67 vars */) = 0
brk(NULL)                               = 0x147a000
arch_prctl(0x3001 /* ARCH_??? */, 0x7fff35ff4480) = -1 EINVAL (Invalid argument)
access("/etc/ld.so.preload", R_OK)      = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tls/x86_64/x86_64/libatm_a2v.so", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/tls/x86_64/x86_64", 0x7fff35ff36d0) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tls/x86_64/libatm_a2v.so", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/tls/x86_64", 0x7fff35ff36d0) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tls/x86_64/libatm_a2v.so", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/tls/x86_64", 0x7fff35ff36d0) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tls/libatm_a2v.so", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/tls", 0x7fff35ff36d0) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/x86_64/x86_64/libatm_a2v.so", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/x86_64/x86_64", 0x7fff35ff36d0) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/x86_64/libatm_a2v.so", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/x86_64", 0x7fff35ff36d0) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/x86_64/libatm_a2v.so", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/x86_64", 0x7fff35ff36d0) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libatm_a2v.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=276680, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf8cd1c000
mmap(NULL, 210168, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8cce8000
mmap(0x7fdf8cd1a000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x31000) = 0x7fdf8cd1a000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libatm_hcnu.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=67768, ...}) = 0
mmap(NULL, 49056, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8ccdc000
mmap(0x7fdf8cce7000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xa000) = 0x7fdf8cce7000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_asm.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=5848976, ...}) = 0
mmap(NULL, 4472560, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8c898000
mmap(0x7fdf8cca1000, 208896, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x409000) = 0x7fdf8cca1000
mmap(0x7fdf8ccd4000, 32496, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8ccd4000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libsld_sci.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=877056, ...}) = 0
mmap(NULL, 622128, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8c800000
mmap(0x7fdf8c891000, 24576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x90000) = 0x7fdf8c891000
mmap(0x7fdf8c897000, 3632, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8c897000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libsld_sad.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=457792, ...}) = 0
mmap(NULL, 354416, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8c7a9000
mmap(0x7fdf8c7fc000, 16384, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x52000) = 0x7fdf8c7fc000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libmega_ipqx.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=365784, ...}) = 0
mmap(NULL, 297800, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8c760000
mmap(0x7fdf8c7a6000, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x45000) = 0x7fdf8c7a6000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_asmmac.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=718728, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf8c75e000
mmap(NULL, 546888, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8c6d8000
mmap(0x7fdf8c754000, 40960, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x7b000) = 0x7fdf8c754000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_asmpll.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=211160, ...}) = 0
mmap(NULL, 145432, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8c6b4000
mmap(0x7fdf8c6d5000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x21000) = 0x7fdf8c6d5000
mmap(0x7fdf8c6d7000, 2072, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8c6d7000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_asmdd.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=937424, ...}) = 0
mmap(NULL, 543168, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8c62f000
mmap(0x7fdf8c6aa000, 40960, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x7b000) = 0x7fdf8c6aa000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_asmgx.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1387936, ...}) = 0
mmap(NULL, 990624, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8c53d000
mmap(0x7fdf8c619000, 86016, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xdb000) = 0x7fdf8c619000
mmap(0x7fdf8c62e000, 3488, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8c62e000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_asmram.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=847656, ...}) = 0
mmap(NULL, 664544, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8c49a000
mmap(0x7fdf8c536000, 24576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x9c000) = 0x7fdf8c536000
mmap(0x7fdf8c53c000, 992, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8c53c000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_asmio.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1144672, ...}) = 0
mmap(NULL, 847024, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8c3cb000
mmap(0x7fdf8c48f000, 40960, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xc4000) = 0x7fdf8c48f000
mmap(0x7fdf8c499000, 3248, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8c499000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_asmcc.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=435648, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf8c3c9000
mmap(NULL, 312856, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8c37c000
mmap(0x7fdf8c3c5000, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x49000) = 0x7fdf8c3c5000
mmap(0x7fdf8c3c8000, 1560, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8c3c8000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpower_pan.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=816568, ...}) = 0
mmap(NULL, 601816, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8c2e9000
mmap(0x7fdf8c377000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x8e000) = 0x7fdf8c377000
mmap(0x7fdf8c379000, 11992, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8c379000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpower_pva.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=360096, ...}) = 0
mmap(NULL, 268976, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8c2a7000
mmap(0x7fdf8c2e7000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x40000) = 0x7fdf8c2e7000
mmap(0x7fdf8c2e8000, 2736, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8c2e8000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpower_pvafam2.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=166616, ...}) = 0
mmap(NULL, 113928, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8c28b000
mmap(0x7fdf8c2a6000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1a000) = 0x7fdf8c2a6000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpower_pvafam_arm.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=127224, ...}) = 0
mmap(NULL, 96424, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8c273000
mmap(0x7fdf8c28a000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x17000) = 0x7fdf8c28a000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpower_pat.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=466360, ...}) = 0
mmap(NULL, 362672, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8c21a000
mmap(0x7fdf8c26b000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x50000) = 0x7fdf8c26b000
mmap(0x7fdf8c26d000, 22704, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8c26d000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpower_epeo.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=500488, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf8c218000
mmap(NULL, 394856, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8c1b7000
mmap(0x7fdf8c215000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x5d000) = 0x7fdf8c215000
mmap(0x7fdf8c217000, 1640, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8c217000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpower_pvafam.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=70712, ...}) = 0
mmap(NULL, 55560, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8c1a9000
mmap(0x7fdf8c1b6000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xc000) = 0x7fdf8c1b6000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpower_putil.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=826976, ...}) = 0
mmap(NULL, 650768, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8c10a000
mmap(0x7fdf8c1a5000, 16384, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x9b000) = 0x7fdf8c1a5000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_tdc.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=883272, ...}) = 0
mmap(NULL, 772000, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8c04d000
mmap(0x7fdf8c0f3000, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xa5000) = 0x7fdf8c0f3000
mmap(0x7fdf8c0f6000, 79776, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8c0f6000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_sta.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=8743664, ...}) = 0
mmap(NULL, 6387968, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8ba35000
mmap(0x7fdf8c020000, 159744, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x5ea000) = 0x7fdf8c020000
mmap(0x7fdf8c047000, 22784, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8c047000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_ddrtcl.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=510688, ...}) = 0
mmap(NULL, 411848, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8b9d0000
mmap(0x7fdf8ba32000, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x62000) = 0x7fdf8ba32000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_a2t.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1401368, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf8b9ce000
mmap(NULL, 1097584, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8b8c2000
mmap(0x7fdf8b9c2000, 49152, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xff000) = 0x7fdf8b9c2000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dygr_fdi.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1048552, ...}) = 0
mmap(NULL, 788912, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8b801000
mmap(0x7fdf8b8bc000, 16384, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xba000) = 0x7fdf8b8bc000
mmap(0x7fdf8b8c0000, 6576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8b8c0000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libneto_wsc.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1255568, ...}) = 0
mmap(NULL, 955920, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8b717000
mmap(0x7fdf8b7f7000, 36864, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xe0000) = 0x7fdf8b7f7000
mmap(0x7fdf8b800000, 1552, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8b800000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtpi_miu.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=57832, ...}) = 0
mmap(NULL, 43416, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8b70c000
mmap(0x7fdf8b716000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x9000) = 0x7fdf8b716000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libneto_wutil.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1157160, ...}) = 0
mmap(NULL, 975280, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8b61d000
mmap(0x7fdf8b705000, 28672, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xe7000) = 0x7fdf8b705000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libneto_sut.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=929552, ...}) = 0
mmap(NULL, 701424, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8b571000
mmap(0x7fdf8b619000, 16384, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xa8000) = 0x7fdf8b619000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_tapi.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=344624, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf8b56f000
mmap(NULL, 257872, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8b530000
mmap(0x7fdf8b56d000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x3d000) = 0x7fdf8b56d000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_pti.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=3124496, ...}) = 0
mmap(NULL, 2411472, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8b2e3000
mmap(0x7fdf8b51c000, 40960, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x239000) = 0x7fdf8b51c000
mmap(0x7fdf8b526000, 39888, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8b526000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_fdi_data.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1593456, ...}) = 0
mmap(NULL, 1039528, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8b1e5000
mmap(0x7fdf8b2d8000, 36864, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xf2000) = 0x7fdf8b2d8000
mmap(0x7fdf8b2e1000, 7336, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8b2e1000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libsys_dist.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=120288, ...}) = 0
mmap(NULL, 82996, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8b1d0000
mmap(0x7fdf8b1e3000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x12000) = 0x7fdf8b1e3000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_ipsta.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=305408, ...}) = 0
mmap(NULL, 215984, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8b19b000
mmap(0x7fdf8b1ce000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x33000) = 0x7fdf8b1ce000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dspf.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=864720, ...}) = 0
mmap(NULL, 602592, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8b107000
mmap(0x7fdf8b198000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x91000) = 0x7fdf8b198000
mmap(0x7fdf8b19a000, 480, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8b19a000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libqcl_clk.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1267456, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf8b105000
mmap(NULL, 912488, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8b026000
mmap(0x7fdf8b0fd000, 28672, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xd6000) = 0x7fdf8b0fd000
mmap(0x7fdf8b104000, 3176, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8b104000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dcalc.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=12103304, ...}) = 0
mmap(NULL, 9722080, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8a6e0000
mmap(0x7fdf8af78000, 688128, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x898000) = 0x7fdf8af78000
mmap(0x7fdf8b020000, 22752, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8b020000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_qspc.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=773616, ...}) = 0
mmap(NULL, 593688, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8a64f000
mmap(0x7fdf8a6db000, 16384, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x8b000) = 0x7fdf8a6db000
mmap(0x7fdf8a6df000, 3864, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8a6df000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_rpc.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=203760, ...}) = 0
mmap(NULL, 157940, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8a628000
mmap(0x7fdf8a64d000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x24000) = 0x7fdf8a64d000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_mps.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=161192, ...}) = 0
mmap(NULL, 114780, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8a60b000
mmap(0x7fdf8a626000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1b000) = 0x7fdf8a626000
mmap(0x7fdf8a627000, 92, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8a627000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_tis.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=4242336, ...}) = 0
mmap(NULL, 3365088, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8a2d5000
mmap(0x7fdf8a5db000, 110592, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x306000) = 0x7fdf8a5db000
mmap(0x7fdf8a5f6000, 84192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8a5f6000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_u2b2_core.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=6234512, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf8a2d3000
mmap(NULL, 3976504, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf89f08000
mmap(0x7fdf8a2ad000, 65536, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x3a4000) = 0x7fdf8a2ad000
mmap(0x7fdf8a2bd000, 89400, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8a2bd000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libqcl_iopt.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=207736, ...}) = 0
mmap(NULL, 174832, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf89edd000
mmap(0x7fdf89f07000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x29000) = 0x7fdf89f07000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_u2b2_routing.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=321440, ...}) = 0
mmap(NULL, 226456, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf89ea5000
mmap(0x7fdf89edb000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x35000) = 0x7fdf89edb000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_shm.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=18664, ...}) = 0
mmap(NULL, 14856, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf89ea1000
mmap(0x7fdf89ea4000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x2000) = 0x7fdf89ea4000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libQt5Core.so.5", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\3\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\20\275\n\0\0\0\0\0"..., 832) = 832
pread64(3, "\4\0\0\0\20\0\0\0\1\0\0\0GNU\0\0\0\0\0\2\0\0\0\6\0\0\0\34\0\0\0", 32, 6860688) = 32
fstat(3, {st_mode=S_IFREG|0555, st_size=7789568, ...}) = 0
pread64(3, "\4\0\0\0\20\0\0\0\1\0\0\0GNU\0\0\0\0\0\2\0\0\0\6\0\0\0\34\0\0\0", 32, 6860688) = 32
mmap(NULL, 9037320, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf89602000
mprotect(0x7fdf89c8d000, 2097152, PROT_NONE) = 0
mmap(0x7fdf89e8d000, 65536, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x68b000) = 0x7fdf89e8d000
mmap(0x7fdf89e9d000, 13832, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf89e9d000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_u2b2_cdb_tcl.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=2476408, ...}) = 0
mmap(NULL, 801616, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8953e000
mmap(0x7fdf895f4000, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xb5000) = 0x7fdf895f4000
mmap(0x7fdf895f7000, 43856, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf895f7000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_b2t.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=10657584, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf8953c000
mmap(NULL, 10334160, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf88b61000
mmap(0x7fdf89271000, 2891776, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x710000) = 0x7fdf89271000
mmap(0x7fdf89533000, 36816, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf89533000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dlib.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=2023560, ...}) = 0
mmap(NULL, 1373288, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf88a11000
mmap(0x7fdf88b4e000, 49152, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x13c000) = 0x7fdf88b4e000
mmap(0x7fdf88b5a000, 25704, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf88b5a000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_tdb.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1670304, ...}) = 0
mmap(NULL, 1223880, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf888e6000
mmap(0x7fdf88a06000, 32768, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x120000) = 0x7fdf88a06000
mmap(0x7fdf88a0e000, 11464, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf88a0e000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_tim_rc.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=359016, ...}) = 0
mmap(NULL, 326408, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf88896000
mmap(0x7fdf888d9000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x42000) = 0x7fdf888d9000
mmap(0x7fdf888db000, 43784, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf888db000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libneto_qedau.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=16552, ...}) = 0
mmap(NULL, 13736, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf88892000
mmap(0x7fdf88895000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x2000) = 0x7fdf88895000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_vdb.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1264048, ...}) = 0
mmap(NULL, 935888, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf887ad000
mmap(0x7fdf88886000, 16384, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xd8000) = 0x7fdf88886000
mmap(0x7fdf8888a000, 30672, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8888a000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_tim.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1217680, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf887ab000
mmap(NULL, 1011352, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf886b4000
mmap(0x7fdf8879a000, 20480, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xe5000) = 0x7fdf8879a000
mmap(0x7fdf8879f000, 48792, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8879f000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpower_putil_external.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=382528, ...}) = 0
mmap(NULL, 293944, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8866c000
mmap(0x7fdf886b2000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x45000) = 0x7fdf886b2000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_utn.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=534784, ...}) = 0
mmap(NULL, 503648, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf885f1000
mmap(0x7fdf8864f000, 118784, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x5e000) = 0x7fdf8864f000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_sin.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=2321560, ...}) = 0
mmap(NULL, 1872640, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf88427000
mmap(0x7fdf885cd000, 135168, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1a6000) = 0x7fdf885cd000
mmap(0x7fdf885ee000, 8960, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf885ee000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_nlspc.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1513400, ...}) = 0
mmap(NULL, 1195384, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf88303000
mmap(0x7fdf8841e000, 20480, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x11a000) = 0x7fdf8841e000
mmap(0x7fdf88423000, 15736, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf88423000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_superlu.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=134288, ...}) = 0
mmap(NULL, 105056, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf882e9000
mmap(0x7fdf88302000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x18000) = 0x7fdf88302000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_blas.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=34448, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf882e7000
mmap(NULL, 30432, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf882df000
mmap(0x7fdf882e6000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x6000) = 0x7fdf882e6000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_metis.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=387776, ...}) = 0
mmap(NULL, 362084, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf88286000
mmap(0x7fdf882de000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x57000) = 0x7fdf882de000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_ioo.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=677224, ...}) = 0
mmap(NULL, 466720, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf88214000
mmap(0x7fdf8827e000, 28672, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x6a000) = 0x7fdf8827e000
mmap(0x7fdf88285000, 3872, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf88285000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_asmdb.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1287048, ...}) = 0
mmap(NULL, 1087296, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8810a000
mmap(0x7fdf881f6000, 110592, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xeb000) = 0x7fdf881f6000
mmap(0x7fdf88211000, 10048, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf88211000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_qcu.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=776160, ...}) = 0
mmap(NULL, 614144, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf88074000
mmap(0x7fdf88106000, 16384, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x92000) = 0x7fdf88106000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtpi_tset.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=31112, ...}) = 0
mmap(NULL, 23848, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8806e000
mmap(0x7fdf88073000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x4000) = 0x7fdf88073000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtpi_eti.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=324120, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf8806c000
mmap(NULL, 256376, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8802d000
mmap(0x7fdf88065000, 28672, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x38000) = 0x7fdf88065000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_qexe.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=203136, ...}) = 0
mmap(NULL, 161512, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf88005000
mmap(0x7fdf8802a000, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x24000) = 0x7fdf8802a000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libsys_cloud.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=153040, ...}) = 0
mmap(NULL, 112408, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf87fe9000
mmap(0x7fdf88003000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x19000) = 0x7fdf88003000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_curl.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=107512, ...}) = 0
mmap(NULL, 89496, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf87fd3000
mmap(0x7fdf87fe8000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x14000) = 0x7fdf87fe8000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_asm2.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=915232, ...}) = 0
mmap(NULL, 675056, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf87f2e000
mmap(0x7fdf87fcb000, 28672, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x9c000) = 0x7fdf87fcb000
mmap(0x7fdf87fd2000, 3312, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf87fd2000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libsys_pjc.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1211008, ...}) = 0
mmap(NULL, 890848, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf87e54000
mmap(0x7fdf87f1f000, 53248, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xca000) = 0x7fdf87f1f000
mmap(0x7fdf87f2c000, 6112, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf87f2c000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libsys_proj.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=155240, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf87e52000
mmap(NULL, 122704, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf87e34000
mmap(0x7fdf87e51000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1d000) = 0x7fdf87e51000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libsys_cpt_hdb.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=40264, ...}) = 0
mmap(NULL, 32712, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf87e2c000
mmap(0x7fdf87e33000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x6000) = 0x7fdf87e33000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_asmm.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=102824, ...}) = 0
mmap(NULL, 81752, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf87e18000
mmap(0x7fdf87e2b000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x12000) = 0x7fdf87e2b000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_asmmdb.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1004992, ...}) = 0
mmap(NULL, 749472, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf87d61000
mmap(0x7fdf87e11000, 28672, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xaf000) = 0x7fdf87e11000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_pgmio.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=9106464, ...}) = 0
mmap(NULL, 7575728, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf87627000
mmap(0x7fdf87c9b000, 36864, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x673000) = 0x7fdf87c9b000
mmap(0x7fdf87ca4000, 772272, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf87ca4000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_pgmalgo.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=748904, ...}) = 0
mmap(NULL, 609944, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf87592000
mmap(0x7fdf8761f000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x8d000) = 0x7fdf8761f000
mmap(0x7fdf87621000, 24216, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf87621000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_gfpdb.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=643480, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf87590000
mmap(NULL, 502928, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf87515000
mmap(0x7fdf87589000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x74000) = 0x7fdf87589000
mmap(0x7fdf8758b000, 19600, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8758b000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_japi.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=92784, ...}) = 0
mmap(NULL, 79672, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf87501000
mmap(0x7fdf87510000, 20480, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xe000) = 0x7fdf87510000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_jbc2.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=346032, ...}) = 0
mmap(NULL, 317768, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf874b3000
mmap(0x7fdf874ff000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x4b000) = 0x7fdf874ff000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_pgmasst.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=143856, ...}) = 0
mmap(NULL, 112328, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf87497000
mmap(0x7fdf874b0000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x19000) = 0x7fdf874b0000
mmap(0x7fdf874b1000, 5832, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf874b1000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libsld_hapi.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=42360, ...}) = 0
mmap(NULL, 50520, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8748a000
mmap(0x7fdf87492000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x7000) = 0x7fdf87492000
mmap(0x7fdf87493000, 13656, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf87493000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_bitasm.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=597688, ...}) = 0
mmap(NULL, 482440, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf87414000
mmap(0x7fdf8747e000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x69000) = 0x7fdf8747e000
mmap(0x7fdf8747f000, 44168, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8747f000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_options.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=186376, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf87412000
mmap(NULL, 142404, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf873ef000
mmap(0x7fdf87410000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x20000) = 0x7fdf87410000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_fbgen.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=2374288, ...}) = 0
mmap(NULL, 1890440, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf87221000
mmap(0x7fdf873b8000, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x197000) = 0x7fdf873b8000
mmap(0x7fdf873bb000, 211080, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf873bb000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_build_npcf.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1639248, ...}) = 0
mmap(NULL, 1317152, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf870df000
mmap(0x7fdf87203000, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x124000) = 0x7fdf87203000
mmap(0x7fdf87206000, 108832, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf87206000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_protobuf.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=7376, ...}) = 0
mmap(NULL, 7476, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf870dd000
mmap(0x7fdf870de000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0) = 0x7fdf870de000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_npcf.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=450080, ...}) = 0
mmap(NULL, 334208, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8708b000
mmap(0x7fdf870d5000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x4a000) = 0x7fdf870d5000
mmap(0x7fdf870d7000, 22912, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf870d7000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_pof.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1723640, ...}) = 0
mmap(NULL, 1349736, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf86f41000
mmap(0x7fdf87080000, 40960, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x13e000) = 0x7fdf87080000
mmap(0x7fdf8708a000, 2152, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8708a000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_dev.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1937272, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf86f3f000
mmap(NULL, 1339128, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf86df8000
mmap(0x7fdf86f37000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x13f000) = 0x7fdf86f37000
mmap(0x7fdf86f38000, 28408, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf86f38000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_common.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1459992, ...}) = 0
mmap(NULL, 1141464, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf86ce1000
mmap(0x7fdf86def000, 20480, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x10d000) = 0x7fdf86def000
mmap(0x7fdf86df4000, 15064, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf86df4000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_pgmio_aes.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=34984, ...}) = 0
mmap(NULL, 31740, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf86cd9000
mmap(0x7fdf86ce0000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x6000) = 0x7fdf86ce0000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libssl.so.1.1", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0000\333\1\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=684312, ...}) = 0
mmap(NULL, 2690624, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf86a48000
mprotect(0x7fdf86acd000, 2093056, PROT_NONE) = 0
mmap(0x7fdf86ccc000, 53248, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x84000) = 0x7fdf86ccc000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libcrypto.so.1.1", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\220\7\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=3252145, ...}) = 0
mmap(NULL, 5013184, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf86580000
mprotect(0x7fdf86817000, 2093056, PROT_NONE) = 0
mmap(0x7fdf86a16000, 188416, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x296000) = 0x7fdf86a16000
mmap(0x7fdf86a44000, 16064, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf86a44000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libjtag_client.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=8082120, ...}) = 0
mmap(NULL, 1326360, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8643c000
mmap(0x7fdf86576000, 32768, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x139000) = 0x7fdf86576000
mmap(0x7fdf8657e000, 7448, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8657e000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_bcm2bits.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=190480, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf8643a000
mmap(NULL, 130824, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8641a000
mmap(0x7fdf86438000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1e000) = 0x7fdf86438000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_qhd.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1077792, ...}) = 0
mmap(NULL, 826360, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf86350000
mmap(0x7fdf86414000, 24576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xc4000) = 0x7fdf86414000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libperiph_fpp.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=2403544, ...}) = 0
mmap(NULL, 1892024, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf86182000
mmap(0x7fdf8634a000, 24576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1c7000) = 0x7fdf8634a000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_rcf.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=795080, ...}) = 0
mmap(NULL, 605984, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf860ee000
mmap(0x7fdf8617e000, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x90000) = 0x7fdf8617e000
mmap(0x7fdf86181000, 3872, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf86181000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_lampas.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=157368, ...}) = 0
mmap(NULL, 117824, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf860d1000
mmap(0x7fdf860ed000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1c000) = 0x7fdf860ed000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_ares.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=930512, ...}) = 0
mmap(NULL, 691816, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf86028000
mmap(0x7fdf860cc000, 20480, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xa3000) = 0x7fdf860cc000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_rapid.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1081848, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf86026000
mmap(NULL, 847704, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf85f57000
mmap(0x7fdf86023000, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xcb000) = 0x7fdf86023000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_u2b2_cdb.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=7337432, ...}) = 0
mmap(NULL, 5061976, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf85a83000
mmap(0x7fdf85f22000, 118784, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x49f000) = 0x7fdf85f22000
mmap(0x7fdf85f3f000, 97624, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf85f3f000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_u2b2_cfg.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=159136, ...}) = 0
mmap(NULL, 107792, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf85a68000
mmap(0x7fdf85a81000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x18000) = 0x7fdf85a81000
mmap(0x7fdf85a82000, 1296, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf85a82000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_idb.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=229608, ...}) = 0
mmap(NULL, 155408, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf85a42000
mmap(0x7fdf85a65000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x23000) = 0x7fdf85a65000
mmap(0x7fdf85a67000, 3856, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf85a67000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_qtl_string_match.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=10424, ...}) = 0
mmap(NULL, 9728, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf85a3f000
mmap(0x7fdf85a41000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1000) = 0x7fdf85a41000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_bat.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=126336, ...}) = 0
mmap(NULL, 94864, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf85a27000
mmap(0x7fdf85a3d000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x15000) = 0x7fdf85a3d000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_ipc.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=43008, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf85a25000
mmap(NULL, 34880, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf85a1c000
mmap(0x7fdf85a24000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x7000) = 0x7fdf85a24000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_mpp.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=300464, ...}) = 0
mmap(NULL, 227992, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf859e4000
mmap(0x7fdf85a1a000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x35000) = 0x7fdf85a1a000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_logdb.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=255000, ...}) = 0
mmap(NULL, 248616, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf859a7000
mmap(0x7fdf859d7000, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x2f000) = 0x7fdf859d7000
mmap(0x7fdf859da000, 39720, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf859da000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_rutil.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=157856, ...}) = 0
mmap(NULL, 121752, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf85989000
mmap(0x7fdf859a6000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1d000) = 0x7fdf859a6000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libatm_atmx.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=695152, ...}) = 0
mmap(NULL, 533448, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf85906000
mmap(0x7fdf85985000, 16384, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x7e000) = 0x7fdf85985000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_u2b.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=2816728, ...}) = 0
mmap(NULL, 2526872, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8569d000
mmap(0x7fdf858f9000, 53248, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x25b000) = 0x7fdf858f9000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_tinfo.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=8082040, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf8569b000
mmap(NULL, 8016744, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf84ef5000
mmap(0x7fdf855b4000, 937984, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x6be000) = 0x7fdf855b4000
mmap(0x7fdf85699000, 4968, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf85699000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_b2b.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=336232, ...}) = 0
mmap(NULL, 286404, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf84eaf000
mmap(0x7fdf84eec000, 36864, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x3c000) = 0x7fdf84eec000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cut.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=15026360, ...}) = 0
mmap(NULL, 12125636, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8431e000
mmap(0x7fdf84e6a000, 200704, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xb4c000) = 0x7fdf84e6a000
mmap(0x7fdf84e9b000, 79300, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf84e9b000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_qcu_tb2.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=32744, ...}) = 0
mmap(NULL, 22296, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf84318000
mmap(0x7fdf8431d000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x5000) = 0x7fdf8431d000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libsynth_bdd.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=225664, ...}) = 0
mmap(NULL, 191176, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf842e9000
mmap(0x7fdf84316000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x2c000) = 0x7fdf84316000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libcbx_util.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=790376, ...}) = 0
mmap(NULL, 674280, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf84244000
mmap(0x7fdf842e8000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xa3000) = 0x7fdf842e8000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libmega_mfam.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1052320, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf84242000
mmap(NULL, 743848, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8418c000
mmap(0x7fdf84239000, 20480, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xac000) = 0x7fdf84239000
mmap(0x7fdf8423e000, 14760, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8423e000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libmega_stl.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=28576, ...}) = 0
mmap(NULL, 23060, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf84186000
mmap(0x7fdf8418b000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x4000) = 0x7fdf8418b000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libsys_tb2.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=10576, ...}) = 0
mmap(NULL, 9496, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf84183000
mmap(0x7fdf84185000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1000) = 0x7fdf84185000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libqcl_pll.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=817064, ...}) = 0
mmap(NULL, 682936, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf840dc000
mmap(0x7fdf84180000, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xa4000) = 0x7fdf84180000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_itcl.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=12616, ...}) = 0
mmap(NULL, 11256, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf840d9000
mmap(0x7fdf840db000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1000) = 0x7fdf840db000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_hinf.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=102512, ...}) = 0
mmap(NULL, 64968, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf840c9000
mmap(0x7fdf840d6000, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xc000) = 0x7fdf840d6000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_rbc_util.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=44696, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf840c7000
mmap(NULL, 30136, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf840bf000
mmap(0x7fdf840c6000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x7000) = 0x7fdf840c6000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_constra.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1843992, ...}) = 0
mmap(NULL, 1427424, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf83f62000
mmap(0x7fdf840b6000, 32768, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x153000) = 0x7fdf840b6000
mmap(0x7fdf840be000, 2016, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf840be000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cal.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=15664, ...}) = 0
mmap(NULL, 10780, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf83f5f000
mmap(0x7fdf83f61000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1000) = 0x7fdf83f61000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cal_av_emif.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=334680, ...}) = 0
mmap(NULL, 215172, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf83f2a000
mmap(0x7fdf83f5d000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x32000) = 0x7fdf83f5d000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cal_av_lvds.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=582232, ...}) = 0
mmap(NULL, 399524, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf83ec8000
mmap(0x7fdf83f28000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x60000) = 0x7fdf83f28000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cal_nf_hssi.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=494104, ...}) = 0
mmap(NULL, 350596, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf83e72000
mmap(0x7fdf83ec6000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x53000) = 0x7fdf83ec6000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cal_av_hssi.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=13172968, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf83e70000
mmap(NULL, 9907836, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf834fd000
mmap(0x7fdf83e54000, 106496, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x957000) = 0x7fdf83e54000
mmap(0x7fdf83e6e000, 7804, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf83e6e000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cal_cv_pll.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1244344, ...}) = 0
mmap(NULL, 908404, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8341f000
mmap(0x7fdf834fa000, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xdb000) = 0x7fdf834fa000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cal_av_pll.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1326088, ...}) = 0
mmap(NULL, 978452, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf83330000
mmap(0x7fdf8341c000, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xec000) = 0x7fdf8341c000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cal_generic.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=23592528, ...}) = 0
mmap(NULL, 17951340, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf82211000
mmap(0x7fdf832fe000, 188416, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x10ec000) = 0x7fdf832fe000
mmap(0x7fdf8332c000, 14956, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8332c000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cal_util.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=73088, ...}) = 0
mmap(NULL, 40412, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf82207000
mmap(0x7fdf82210000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x8000) = 0x7fdf82210000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_mgr.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=424704, ...}) = 0
mmap(NULL, 296480, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf821be000
mmap(0x7fdf82203000, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x45000) = 0x7fdf82203000
mmap(0x7fdf82206000, 1568, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf82206000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_ibr.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=396312, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf821bc000
mmap(NULL, 306352, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf82171000
mmap(0x7fdf821b5000, 24576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x43000) = 0x7fdf821b5000
mmap(0x7fdf821bb000, 3248, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf821bb000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_u2b_bcm.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=113952, ...}) = 0
mmap(NULL, 87616, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8215b000
mmap(0x7fdf8216f000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x13000) = 0x7fdf8216f000
mmap(0x7fdf82170000, 1600, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf82170000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_u2b_cfg.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=331496, ...}) = 0
mmap(NULL, 244944, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8211f000
mmap(0x7fdf82155000, 20480, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x35000) = 0x7fdf82155000
mmap(0x7fdf8215a000, 3280, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8215a000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libatm_cga.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=301904, ...}) = 0
mmap(NULL, 871424, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8204a000
mmap(0x7fdf8207b000, 16384, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x30000) = 0x7fdf8207b000
mmap(0x7fdf8207f000, 654336, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf8207f000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_generic.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=483064, ...}) = 0
mmap(NULL, 294320, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf82002000
mmap(0x7fdf82044000, 24576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x41000) = 0x7fdf82044000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_re.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=915264, ...}) = 0
mmap(NULL, 726368, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf81f50000
mmap(0x7fdf81ff8000, 32768, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xa7000) = 0x7fdf81ff8000
mmap(0x7fdf82000000, 5472, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf82000000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_a2c.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=273488, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf81f4e000
mmap(NULL, 195584, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf81f1e000
mmap(0x7fdf81f4c000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x2e000) = 0x7fdf81f4c000
mmap(0x7fdf81f4d000, 3072, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf81f4d000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_factory.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=235752, ...}) = 0
mmap(NULL, 159320, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf81ef7000
mmap(0x7fdf81f1c000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x25000) = 0x7fdf81f1c000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_syn.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=890712, ...}) = 0
mmap(NULL, 674064, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf81e52000
mmap(0x7fdf81edc000, 110592, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x8a000) = 0x7fdf81edc000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_cyclonev.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=4749536, ...}) = 0
mmap(NULL, 4177216, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf81a56000
mmap(0x7fdf81db5000, 638976, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x35f000) = 0x7fdf81db5000
mmap(0x7fdf81e51000, 3392, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf81e51000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_arriav.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=17800584, ...}) = 0
mmap(NULL, 16002816, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf80b13000
mmap(0x7fdf8178c000, 2895872, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xc79000) = 0x7fdf8178c000
mmap(0x7fdf81a4f000, 28416, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf81a4f000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_nadder.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=9316760, ...}) = 0
mmap(NULL, 8355832, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf8031b000
mmap(0x7fdf809a5000, 1486848, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x68a000) = 0x7fdf809a5000
mmap(0x7fdf80b10000, 12280, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf80b10000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_nightfury.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=4838528, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf80319000
mmap(NULL, 4256464, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7ff09000
mmap(0x7fdf8025c000, 765952, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x352000) = 0x7fdf8025c000
mmap(0x7fdf80317000, 4816, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf80317000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_dynamic.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=516080, ...}) = 0
mmap(NULL, 327440, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7feb9000
mmap(0x7fdf7ff03000, 24576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x49000) = 0x7fdf7ff03000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_stratixv.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=13735904, ...}) = 0
mmap(NULL, 12281776, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7f302000
mmap(0x7fdf7fca5000, 2154496, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x9a3000) = 0x7fdf7fca5000
mmap(0x7fdf7feb3000, 22448, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf7feb3000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_fusion.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=4022408, ...}) = 0
mmap(NULL, 3498752, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7efab000
mmap(0x7fdf7f25f000, 659456, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x2b4000) = 0x7fdf7f25f000
mmap(0x7fdf7f300000, 4864, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf7f300000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_cuda.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=4514704, ...}) = 0
mmap(NULL, 3972192, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7ebe1000
mmap(0x7fdf7eef3000, 745472, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x311000) = 0x7fdf7eef3000
mmap(0x7fdf7efa9000, 7264, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf7efa9000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_titan.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=5674040, ...}) = 0
mmap(NULL, 5050208, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7e710000
mmap(0x7fdf7eb02000, 905216, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x3f2000) = 0x7fdf7eb02000
mmap(0x7fdf7ebdf000, 8032, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf7ebdf000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_tgx.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf7e70e000
fstat(3, {st_mode=S_IFREG|0755, st_size=4071192, ...}) = 0
mmap(NULL, 3571520, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7e3a6000
mmap(0x7fdf7e674000, 626688, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x2cd000) = 0x7fdf7e674000
mmap(0x7fdf7e70d000, 3904, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf7e70d000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_stingray.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1560728, ...}) = 0
mmap(NULL, 1273216, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7e26f000
mmap(0x7fdf7e371000, 217088, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x102000) = 0x7fdf7e371000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_hcx.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=10130432, ...}) = 0
mmap(NULL, 9010304, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7d9d7000
mmap(0x7fdf7e0ba000, 1769472, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x6e2000) = 0x7fdf7e0ba000
mmap(0x7fdf7e26a000, 19584, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf7e26a000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_ygr.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=2500400, ...}) = 0
mmap(NULL, 2116680, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7d7d2000
mmap(0x7fdf7d97e000, 360448, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1ab000) = 0x7fdf7d97e000
mmap(0x7fdf7d9d6000, 3144, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf7d9d6000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_arm.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=4230496, ...}) = 0
mmap(NULL, 3683976, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7d44e000
mmap(0x7fdf7d72f000, 659456, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x2e0000) = 0x7fdf7d72f000
mmap(0x7fdf7d7d0000, 5768, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf7d7d0000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_msf.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=140576, ...}) = 0
mmap(NULL, 105312, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7d434000
mmap(0x7fdf7d44c000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x17000) = 0x7fdf7d44c000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cut_dev.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=286848, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf7d432000
mmap(NULL, 219752, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7d3fc000
mmap(0x7fdf7d430000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x34000) = 0x7fdf7d430000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dbcm.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1209664, ...}) = 0
mmap(NULL, 839168, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7d32f000
mmap(0x7fdf7d3f5000, 20480, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xc6000) = 0x7fdf7d3f5000
mmap(0x7fdf7d3fa000, 7680, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf7d3fa000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_ihc.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=255328, ...}) = 0
mmap(NULL, 169376, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7d305000
mmap(0x7fdf7d32d000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x28000) = 0x7fdf7d32d000
mmap(0x7fdf7d32e000, 1440, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf7d32e000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dygr_qdl.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=2015152, ...}) = 0
mmap(NULL, 1956688, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7d127000
mmap(0x7fdf7d2c2000, 274432, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x19b000) = 0x7fdf7d2c2000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=2198568, ...}) = 0
mmap(NULL, 1656240, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7cf92000
mmap(0x7fdf7d106000, 126976, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x174000) = 0x7fdf7d106000
mmap(0x7fdf7d125000, 5552, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf7d125000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dloc.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=87144, ...}) = 0
mmap(NULL, 57296, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7cf84000
mmap(0x7fdf7cf91000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xd000) = 0x7fdf7cf91000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_db.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=3726696, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf7cf82000
mmap(NULL, 2787348, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7ccd9000
mmap(0x7fdf7ceca000, 585728, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1f0000) = 0x7fdf7ceca000
mmap(0x7fdf7cf59000, 165908, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf7cf59000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_sgate.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=6632920, ...}) = 0
mmap(NULL, 5393784, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7c7b4000
mmap(0x7fdf7ccb7000, 114688, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x503000) = 0x7fdf7ccb7000
mmap(0x7fdf7ccd3000, 23928, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf7ccd3000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_idu.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=726488, ...}) = 0
mmap(NULL, 571712, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7c728000
mmap(0x7fdf7c7af000, 20480, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x86000) = 0x7fdf7c7af000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_rdb.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1425368, ...}) = 0
mmap(NULL, 1054624, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7c626000
mmap(0x7fdf7c719000, 53248, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xf3000) = 0x7fdf7c719000
mmap(0x7fdf7c726000, 6048, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf7c726000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_rstr.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=38104, ...}) = 0
mmap(NULL, 27856, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7c61f000
mmap(0x7fdf7c625000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x5000) = 0x7fdf7c625000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_dbmui.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=87320, ...}) = 0
mmap(NULL, 70904, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7c60d000
mmap(0x7fdf7c61d000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xf000) = 0x7fdf7c61d000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libsys_flow_util.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=82768, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf7c60b000
mmap(NULL, 64288, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7c5fb000
mmap(0x7fdf7c60a000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xe000) = 0x7fdf7c60a000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_kpt.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=753296, ...}) = 0
mmap(NULL, 548776, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7c575000
mmap(0x7fdf7c5f6000, 20480, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x81000) = 0x7fdf7c5f6000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dmgr.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=199896, ...}) = 0
mmap(NULL, 139032, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7c553000
mmap(0x7fdf7c574000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x21000) = 0x7fdf7c574000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dpow.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=805272, ...}) = 0
mmap(NULL, 488956, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7c4db000
mmap(0x7fdf7c54f000, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x74000) = 0x7fdf7c54f000
mmap(0x7fdf7c552000, 1532, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf7c552000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dtm.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=551256, ...}) = 0
mmap(NULL, 446128, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7c46e000
mmap(0x7fdf7c4d5000, 20480, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x66000) = 0x7fdf7c4d5000
mmap(0x7fdf7c4da000, 3760, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf7c4da000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dygr.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=5065456, ...}) = 0
mmap(NULL, 4475296, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7c029000
mmap(0x7fdf7c41f000, 299008, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x3f6000) = 0x7fdf7c41f000
mmap(0x7fdf7c468000, 22944, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf7c468000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dmig.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=356944, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf7c027000
mmap(NULL, 266836, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7bfe5000
mmap(0x7fdf7c024000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x3f000) = 0x7fdf7c024000
mmap(0x7fdf7c026000, 596, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf7c026000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dev.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=2089624, ...}) = 0
mmap(NULL, 1756912, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7be38000
mmap(0x7fdf7bfac000, 32768, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x173000) = 0x7fdf7bfac000
mmap(0x7fdf7bfb4000, 200432, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf7bfb4000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_wys.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=99077840, ...}) = 0
mmap(NULL, 95866064, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf762cb000
mmap(0x7fdf7b810000, 4947968, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x5544000) = 0x7fdf7b810000
mmap(0x7fdf7bcc8000, 1506512, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf7bcc8000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_definition.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=197104, ...}) = 0
mmap(NULL, 134248, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf762aa000
mmap(0x7fdf762c8000, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1d000) = 0x7fdf762c8000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_put.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=38976, ...}) = 0
mmap(NULL, 26032, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf762a3000
mmap(0x7fdf762a9000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x6000) = 0x7fdf762a9000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_dyn.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=101448, ...}) = 0
mmap(NULL, 75608, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf76290000
mmap(0x7fdf762a1000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x10000) = 0x7fdf762a1000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libqcl_pllc.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=310728, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf7628e000
mmap(NULL, 248692, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf76251000
mmap(0x7fdf7628c000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x3a000) = 0x7fdf7628c000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libatm_astr.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=42874240, ...}) = 0
mmap(NULL, 26725904, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf748d4000
mmap(0x7fdf76052000, 1937408, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x177d000) = 0x7fdf76052000
mmap(0x7fdf7622b000, 155152, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf7622b000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=564784, ...}) = 0
mmap(NULL, 427856, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7486b000
mmap(0x7fdf748ce000, 20480, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x63000) = 0x7fdf748ce000
mmap(0x7fdf748d3000, 1872, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf748d3000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_hut.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=35992, ...}) = 0
mmap(NULL, 27248, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf74864000
mmap(0x7fdf7486a000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x5000) = 0x7fdf7486a000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libatm_autil.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=16144, ...}) = 0
mmap(NULL, 9712, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf74861000
mmap(0x7fdf74863000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x2000) = 0x7fdf74863000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_mio.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=187240, ...}) = 0
mmap(NULL, 151200, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7483c000
mmap(0x7fdf74860000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x24000) = 0x7fdf74860000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_hdb.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=3101072, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf7483a000
mmap(NULL, 2346692, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf745fd000
mmap(0x7fdf74822000, 77824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x224000) = 0x7fdf74822000
mmap(0x7fdf74835000, 20164, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf74835000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_qdb.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=581432, ...}) = 0
mmap(NULL, 433424, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf74593000
mmap(0x7fdf745f8000, 20480, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x64000) = 0x7fdf745f8000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libsys_afm.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=111664, ...}) = 0
mmap(NULL, 80960, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7457f000
mmap(0x7fdf74591000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x11000) = 0x7fdf74591000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_dbm.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=72184, ...}) = 0
mmap(NULL, 55504, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf74571000
mmap(0x7fdf7457e000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xd000) = 0x7fdf7457e000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_cksum.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=44888, ...}) = 0
mmap(NULL, 35768, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf74568000
mmap(0x7fdf74570000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x7000) = 0x7fdf74570000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_qcu_facade.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=8296, ...}) = 0
mmap(NULL, 8040, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf74566000
mmap(0x7fdf74567000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0) = 0x7fdf74567000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_acf.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=2910872, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf74564000
mmap(NULL, 2744616, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf742c5000
mmap(0x7fdf744ed000, 483328, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x227000) = 0x7fdf744ed000
mmap(0x7fdf74563000, 296, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf74563000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dstr.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=6127264, ...}) = 0
mmap(NULL, 4998080, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf73e00000
mmap(0x7fdf74228000, 569344, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x427000) = 0x7fdf74228000
mmap(0x7fdf742b3000, 70592, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf742b3000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_dbs.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=3607776, ...}) = 0
mmap(NULL, 3585024, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf73a94000
mmap(0x7fdf73d7d000, 536576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x2e8000) = 0x7fdf73d7d000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_qsym.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=246328, ...}) = 0
mmap(NULL, 182000, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf73a67000
mmap(0x7fdf73a92000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x2a000) = 0x7fdf73a92000
mmap(0x7fdf73a93000, 1776, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf73a93000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libsys_cpt.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1774816, ...}) = 0
mmap(NULL, 1539704, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf738ef000
mmap(0x7fdf73a45000, 106496, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x155000) = 0x7fdf73a45000
mmap(0x7fdf73a5f000, 32376, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf73a5f000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_ntfq.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=29744, ...}) = 0
mmap(NULL, 22376, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf738e9000
mmap(0x7fdf738ee000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x4000) = 0x7fdf738ee000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_ntf.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=22344, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf738e7000
mmap(NULL, 17912, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf738e2000
mmap(0x7fdf738e6000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x3000) = 0x7fdf738e6000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_msg.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1022648, ...}) = 0
mmap(NULL, 978896, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf737f3000
mmap(0x7fdf738a5000, 32768, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xb2000) = 0x7fdf738a5000
mmap(0x7fdf738ad000, 217040, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf738ad000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_xml.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=86056, ...}) = 0
mmap(NULL, 58416, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf737e4000
mmap(0x7fdf737f1000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xc000) = 0x7fdf737f1000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libxerces-c-3.2.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\300\4\23\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=22607216, ...}) = 0
mmap(NULL, 5853416, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7324e000
mprotect(0x7fdf735a9000, 2097152, PROT_NONE) = 0
mmap(0x7fdf737a9000, 237568, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x35b000) = 0x7fdf737a9000
mmap(0x7fdf737e3000, 232, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf737e3000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_sqlite3.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=1007216, ...}) = 0
mmap(NULL, 888824, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf73175000
mmap(0x7fdf73247000, 28672, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xd1000) = 0x7fdf73247000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_interface.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=5888, ...}) = 0
mmap(NULL, 6588, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf73173000
mmap(0x7fdf73174000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0) = 0x7fdf73174000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_big.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=136704, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf73171000
mmap(NULL, 110800, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf73155000
mmap(0x7fdf7316f000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1a000) = 0x7fdf7316f000
mmap(0x7fdf73170000, 208, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf73170000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_pdb.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=146728, ...}) = 0
mmap(NULL, 109680, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7313a000
mmap(0x7fdf73153000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x18000) = 0x7fdf73153000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_tst.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=39784, ...}) = 0
mmap(NULL, 32332, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf73132000
mmap(0x7fdf73139000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x6000) = 0x7fdf73139000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_clw.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=20368, ...}) = 0
mmap(NULL, 15624, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7312e000
mmap(0x7fdf73131000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x2000) = 0x7fdf73131000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_atcl.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=435144, ...}) = 0
mmap(NULL, 318000, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf730e0000
mmap(0x7fdf73129000, 16384, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x48000) = 0x7fdf73129000
mmap(0x7fdf7312d000, 2608, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf7312d000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_fstr.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=185480, ...}) = 0
mmap(NULL, 134312, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf730bf000
mmap(0x7fdf730dc000, 16384, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1d000) = 0x7fdf730dc000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_qtl.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=284408, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf730bd000
mmap(NULL, 215584, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf73088000
mmap(0x7fdf730b8000, 20480, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x30000) = 0x7fdf730b8000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_zlib.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=167080, ...}) = 0
mmap(NULL, 153032, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf73062000
mmap(0x7fdf73087000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x25000) = 0x7fdf73087000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_cfg_ini.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=196440, ...}) = 0
mmap(NULL, 173848, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf73037000
mmap(0x7fdf7305c000, 20480, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x25000) = 0x7fdf7305c000
mmap(0x7fdf73061000, 1816, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf73061000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_gen.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=518312, ...}) = 0
mmap(NULL, 408008, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf72fd3000
mmap(0x7fdf73034000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x61000) = 0x7fdf73034000
mmap(0x7fdf73036000, 2504, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf73036000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_fio.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=215336, ...}) = 0
mmap(NULL, 179496, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf72fa7000
mmap(0x7fdf72fce000, 20480, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x27000) = 0x7fdf72fce000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_mem.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=171368, ...}) = 0
mmap(NULL, 130324, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf72f87000
mmap(0x7fdf72fa6000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1f000) = 0x7fdf72fa6000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_err.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=697880, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf72f85000
mmap(NULL, 187748, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf72f57000
mmap(0x7fdf72f79000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x22000) = 0x7fdf72f79000
mmap(0x7fdf72f7b000, 40292, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf72f7b000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_ver.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=44104, ...}) = 0
mmap(NULL, 36832, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf72f4e000
mmap(0x7fdf72f56000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x7000) = 0x7fdf72f56000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_thr.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=83632, ...}) = 0
mmap(NULL, 213276, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf72f19000
mmap(0x7fdf72f28000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xe000) = 0x7fdf72f28000
mmap(0x7fdf72f29000, 147740, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf72f29000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libprotobuf.so.14", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0000\v\r\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0555, st_size=27481323, ...}) = 0
mmap(NULL, 4706080, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf72a9c000
mprotect(0x7fdf72d09000, 2093056, PROT_NONE) = 0
mmap(0x7fdf72f08000, 65536, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x26c000) = 0x7fdf72f08000
mmap(0x7fdf72f18000, 3872, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf72f18000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libboost_regex.so.1.59.0", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\20D\4\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0555, st_size=1180622, ...}) = 0
mmap(NULL, 3065240, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf727af000
mprotect(0x7fdf72896000, 2097152, PROT_NONE) = 0
mmap(0x7fdf72a96000, 24576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xe7000) = 0x7fdf72a96000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libboost_serialization.so.1.59.0", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\340(\1\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0555, st_size=468109, ...}) = 0
mmap(NULL, 2388664, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf72567000
mprotect(0x7fdf725ab000, 2097152, PROT_NONE) = 0
mmap(0x7fdf727ab000, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x44000) = 0x7fdf727ab000
mmap(0x7fdf727ae000, 696, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf727ae000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libboost_filesystem.so.1.59.0", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\240u\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0555, st_size=115819, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf72565000
mmap(NULL, 2186192, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7234f000
mprotect(0x7fdf72364000, 2097152, PROT_NONE) = 0
mmap(0x7fdf72564000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x15000) = 0x7fdf72564000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libboost_system.so.1.59.0", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\260\21\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0555, st_size=17240, ...}) = 0
mmap(NULL, 2106552, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7214c000
mprotect(0x7fdf7214e000, 2097152, PROT_NONE) = 0
mmap(0x7fdf7234e000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x2000) = 0x7fdf7234e000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libboost_program_options.so.1.59.0", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\220\267\2\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0555, st_size=552657, ...}) = 0
mmap(NULL, 2520600, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf71ee4000
mprotect(0x7fdf71f48000, 2093056, PROT_NONE) = 0
mmap(0x7fdf72147000, 20480, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x63000) = 0x7fdf72147000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libboost_unit_test_framework.so.1.59.0", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\20\211\4\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0555, st_size=980036, ...}) = 0
mmap(NULL, 2848304, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf71c2c000
mprotect(0x7fdf71cdc000, 2093056, PROT_NONE) = 0
mmap(0x7fdf71edb000, 28672, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xaf000) = 0x7fdf71edb000
mmap(0x7fdf71ee2000, 5680, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf71ee2000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libSafeString.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\20\31\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0555, st_size=70640, ...}) = 0
mmap(NULL, 2157288, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf71a1d000
mprotect(0x7fdf71a2c000, 2093056, PROT_NONE) = 0
mmap(0x7fdf71c2b000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xe000) = 0x7fdf71c2b000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtbbamalloc.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0`\5\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=6456, ...}) = 0
mmap(NULL, 2099728, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf7181c000
mprotect(0x7fdf7181d000, 2093056, PROT_NONE) = 0
mmap(0x7fdf71a1c000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0) = 0x7fdf71a1c000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtbbmalloc.so.2", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0I\0\0\0\0\0\0"..., 832) = 832
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf7181a000
fstat(3, {st_mode=S_IFREG|0755, st_size=136432, ...}) = 0
mmap(NULL, 14858288, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf709ee000
mprotect(0x7fdf70a04000, 2097152, PROT_NONE) = 0
mmap(0x7fdf70c04000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x16000) = 0x7fdf70c04000
mmap(0x7fdf70c06000, 12662832, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf70c06000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtbb.so.2", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0p\316\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=286216, ...}) = 0
mmap(NULL, 2317816, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf707b8000
mprotect(0x7fdf707e9000, 2097152, PROT_NONE) = 0
mmap(0x7fdf709e9000, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x31000) = 0x7fdf709e9000
mmap(0x7fdf709ec000, 7672, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf709ec000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtcl8.6.so", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\340u\3\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0555, st_size=1860896, ...}) = 0
mmap(NULL, 3824088, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf70412000
mprotect(0x7fdf705a7000, 2097152, PROT_NONE) = 0
mmap(0x7fdf707a7000, 65536, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x195000) = 0x7fdf707a7000
mmap(0x7fdf707b7000, 2520, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf707b7000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libicudata.so.69", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\36\2\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=28666384, ...}) = 0
mmap(NULL, 30762432, PROT_READ, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf6e6bb000
mprotect(0x7fdf70212000, 2093056, PROT_NONE) = 0
mmap(0x7fdf70411000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1b56000) = 0x7fdf70411000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libicuuc.so.69", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\300d\6\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=2462448, ...}) = 0
mmap(NULL, 4237968, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf6e2b0000
mprotect(0x7fdf6e4a7000, 2093056, PROT_NONE) = 0
mmap(0x7fdf6e6a6000, 77824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1f6000) = 0x7fdf6e6a6000
mmap(0x7fdf6e6b9000, 6800, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf6e6b9000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libnsl.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/x86_64/libnsl.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/libnsl.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/libnsl.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/libnsl.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/x86_64/libnsl.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/libnsl.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/libnsl.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "libnsl.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/etc/ld.so.cache", O_RDONLY|O_CLOEXEC) = 3
fstat(3, {st_mode=S_IFREG|0644, st_size=79555, ...}) = 0
mmap(NULL, 79555, PROT_READ, MAP_PRIVATE, 3, 0) = 0x7fdf6e29c000
close(3)                                = 0
openat(AT_FDCWD, "/lib/x86_64-linux-gnu/libnsl.so.1", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0 ]\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0644, st_size=105528, ...}) = 0
mmap(NULL, 117336, PROT_READ, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf6e27f000
mmap(0x7fdf6e284000, 65536, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x5000) = 0x7fdf6e284000
mmap(0x7fdf6e294000, 16384, PROT_READ, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x15000) = 0x7fdf6e294000
mmap(0x7fdf6e298000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x18000) = 0x7fdf6e298000
mmap(0x7fdf6e29a000, 6744, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf6e29a000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/librt.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/x86_64/librt.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/librt.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/librt.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/librt.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/x86_64/librt.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/librt.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/librt.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "librt.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/lib/x86_64-linux-gnu/librt.so.1", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0 7\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0644, st_size=40040, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6e27d000
mmap(NULL, 44000, PROT_READ, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf6e272000
mprotect(0x7fdf6e275000, 24576, PROT_NONE) = 0
mmap(0x7fdf6e275000, 16384, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x3000) = 0x7fdf6e275000
mmap(0x7fdf6e279000, 4096, PROT_READ, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x7000) = 0x7fdf6e279000
mmap(0x7fdf6e27b000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x8000) = 0x7fdf6e27b000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpthread.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/x86_64/libpthread.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/libpthread.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/libpthread.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/libpthread.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/x86_64/libpthread.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/libpthread.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/libpthread.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "libpthread.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/lib/x86_64-linux-gnu/libpthread.so.0", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\220\201\0\0\0\0\0\0"..., 832) = 832
pread64(3, "\4\0\0\0\24\0\0\0\3\0\0\0GNU\0\345Ga\367\265T\320\374\301V)Yf]\223\337"..., 68, 824) = 68
fstat(3, {st_mode=S_IFREG|0755, st_size=157224, ...}) = 0
pread64(3, "\4\0\0\0\24\0\0\0\3\0\0\0GNU\0\345Ga\367\265T\320\374\301V)Yf]\223\337"..., 68, 824) = 68
mmap(NULL, 140408, PROT_READ, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf6e24f000
mmap(0x7fdf6e256000, 69632, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x7000) = 0x7fdf6e256000
mmap(0x7fdf6e267000, 20480, PROT_READ, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x18000) = 0x7fdf6e267000
mmap(0x7fdf6e26c000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1c000) = 0x7fdf6e26c000
mmap(0x7fdf6e26e000, 13432, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf6e26e000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdl.so.2", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/x86_64/libdl.so.2", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/libdl.so.2", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/libdl.so.2", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/libdl.so.2", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/x86_64/libdl.so.2", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/libdl.so.2", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/libdl.so.2", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "libdl.so.2", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/lib/x86_64-linux-gnu/libdl.so.2", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0 \22\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0644, st_size=18816, ...}) = 0
mmap(NULL, 20752, PROT_READ, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf6e249000
mmap(0x7fdf6e24a000, 8192, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1000) = 0x7fdf6e24a000
mmap(0x7fdf6e24c000, 4096, PROT_READ, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x3000) = 0x7fdf6e24c000
mmap(0x7fdf6e24d000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x3000) = 0x7fdf6e24d000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libtbbmalloc_proxy.so.2", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\340\20\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=13872, ...}) = 0
mmap(NULL, 2104800, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf6e047000
mprotect(0x7fdf6e049000, 2093056, PROT_NONE) = 0
mmap(0x7fdf6e248000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1000) = 0x7fdf6e248000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libstdc++.so.6", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\3\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\300\235\10\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=11119776, ...}) = 0
mmap(NULL, 3646656, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf6dccc000
mprotect(0x7fdf6de38000, 2093056, PROT_NONE) = 0
mmap(0x7fdf6e037000, 49152, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x16b000) = 0x7fdf6e037000
mmap(0x7fdf6e043000, 13504, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf6e043000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libm.so.6", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/x86_64/libm.so.6", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/libm.so.6", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/libm.so.6", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/libm.so.6", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/x86_64/libm.so.6", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/libm.so.6", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/libm.so.6", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "libm.so.6", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/lib/x86_64-linux-gnu/libm.so.6", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\3\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\300\363\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0644, st_size=1369352, ...}) = 0
mmap(NULL, 1368336, PROT_READ, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf6db7d000
mmap(0x7fdf6db8c000, 684032, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xf000) = 0x7fdf6db8c000
mmap(0x7fdf6dc33000, 618496, PROT_READ, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xb6000) = 0x7fdf6dc33000
mmap(0x7fdf6dcca000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x14c000) = 0x7fdf6dcca000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libgomp.so.1", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\300T\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=690368, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6db7b000
mmap(NULL, 2222128, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf6d95c000
mprotect(0x7fdf6d97b000, 2093056, PROT_NONE) = 0
mmap(0x7fdf6db7a000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1e000) = 0x7fdf6db7a000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libgcc_s.so.1", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0*\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=535664, ...}) = 0
mmap(NULL, 2185344, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf6d746000
mprotect(0x7fdf6d75c000, 2093056, PROT_NONE) = 0
mmap(0x7fdf6d95b000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x15000) = 0x7fdf6d95b000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libc.so.6", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/x86_64/libc.so.6", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/libc.so.6", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/libc.so.6", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/libc.so.6", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/x86_64/libc.so.6", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/libc.so.6", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/libc.so.6", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "libc.so.6", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/lib/x86_64-linux-gnu/libc.so.6", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\3\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\360q\2\0\0\0\0\0"..., 832) = 832
pread64(3, "\6\0\0\0\4\0\0\0@\0\0\0\0\0\0\0@\0\0\0\0\0\0\0@\0\0\0\0\0\0\0"..., 784, 64) = 784
pread64(3, "\4\0\0\0\20\0\0\0\5\0\0\0GNU\0\2\0\0\300\4\0\0\0\3\0\0\0\0\0\0\0", 32, 848) = 32
pread64(3, "\4\0\0\0\24\0\0\0\3\0\0\0GNU\0\t\233\222%\274\260\320\31\331\326\10\204\276X>\263"..., 68, 880) = 68
fstat(3, {st_mode=S_IFREG|0755, st_size=2029224, ...}) = 0
pread64(3, "\6\0\0\0\4\0\0\0@\0\0\0\0\0\0\0@\0\0\0\0\0\0\0@\0\0\0\0\0\0\0"..., 784, 64) = 784
pread64(3, "\4\0\0\0\20\0\0\0\5\0\0\0GNU\0\2\0\0\300\4\0\0\0\3\0\0\0\0\0\0\0", 32, 848) = 32
pread64(3, "\4\0\0\0\24\0\0\0\3\0\0\0GNU\0\t\233\222%\274\260\320\31\331\326\10\204\276X>\263"..., 68, 880) = 68
mmap(NULL, 2036952, PROT_READ, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf6d554000
mprotect(0x7fdf6d579000, 1847296, PROT_NONE) = 0
mmap(0x7fdf6d579000, 1540096, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x25000) = 0x7fdf6d579000
mmap(0x7fdf6d6f1000, 303104, PROT_READ, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x19d000) = 0x7fdf6d6f1000
mmap(0x7fdf6d73c000, 24576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1e7000) = 0x7fdf6d73c000
mmap(0x7fdf6d742000, 13528, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf6d742000
close(3)                                = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6d552000
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libgthread-2.0.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/x86_64/libgthread-2.0.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/libgthread-2.0.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/libgthread-2.0.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/libgthread-2.0.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/x86_64/libgthread-2.0.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/libgthread-2.0.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/libgthread-2.0.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "libgthread-2.0.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/lib/x86_64-linux-gnu/libgthread-2.0.so.0", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\200\20\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0644, st_size=14488, ...}) = 0
mmap(NULL, 16400, PROT_READ, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf6d54d000
mmap(0x7fdf6d54e000, 4096, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1000) = 0x7fdf6d54e000
mmap(0x7fdf6d54f000, 4096, PROT_READ, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x2000) = 0x7fdf6d54f000
mmap(0x7fdf6d550000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x2000) = 0x7fdf6d550000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libglib-2.0.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/x86_64/libglib-2.0.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/libglib-2.0.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/libglib-2.0.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/libglib-2.0.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/x86_64/libglib-2.0.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/libglib-2.0.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/libglib-2.0.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "libglib-2.0.so.0", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/lib/x86_64-linux-gnu/libglib-2.0.so.0", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0 \333\1\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0644, st_size=1207920, ...}) = 0
mmap(NULL, 1212872, PROT_READ, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf6d424000
mmap(0x7fdf6d440000, 540672, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1c000) = 0x7fdf6d440000
mmap(0x7fdf6d4c4000, 548864, PROT_READ, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0xa0000) = 0x7fdf6d4c4000
mmap(0x7fdf6d54a000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x125000) = 0x7fdf6d54a000
mmap(0x7fdf6d54c000, 456, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf6d54c000
close(3)                                = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6d422000
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6d420000
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/liblzma.so.5", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0@)\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=588974, ...}) = 0
mmap(NULL, 1187376, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf6d2fe000
mprotect(0x7fdf6d320000, 1044480, PROT_NONE) = 0
mmap(0x7fdf6d41f000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x21000) = 0x7fdf6d41f000
close(3)                                = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6d2fc000
openat(AT_FDCWD, "/nfs/site/disks/psg_ctools_1/gcc/7.2.0/1/linux64/bin/../lib/gcc/x86_64-redhat-linux/7.2.0/../../../../lib64/tls/x86_64/x86_64/libicui18n.so.69", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
stat("/nfs/site/disks/psg_ctools_1/gcc/7.2.0/1/linux64/bin/../lib/gcc/x86_64-redhat-linux/7.2.0/../../../../lib64/tls/x86_64/x86_64", 0x7fff35ff1730) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/nfs/site/disks/psg_ctools_1/gcc/7.2.0/1/linux64/bin/../lib/gcc/x86_64-redhat-linux/7.2.0/../../../../lib64/tls/x86_64/libicui18n.so.69", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
stat("/nfs/site/disks/psg_ctools_1/gcc/7.2.0/1/linux64/bin/../lib/gcc/x86_64-redhat-linux/7.2.0/../../../../lib64/tls/x86_64", 0x7fff35ff1730) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/nfs/site/disks/psg_ctools_1/gcc/7.2.0/1/linux64/bin/../lib/gcc/x86_64-redhat-linux/7.2.0/../../../../lib64/tls/x86_64/libicui18n.so.69", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
stat("/nfs/site/disks/psg_ctools_1/gcc/7.2.0/1/linux64/bin/../lib/gcc/x86_64-redhat-linux/7.2.0/../../../../lib64/tls/x86_64", 0x7fff35ff1730) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/nfs/site/disks/psg_ctools_1/gcc/7.2.0/1/linux64/bin/../lib/gcc/x86_64-redhat-linux/7.2.0/../../../../lib64/tls/libicui18n.so.69", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
stat("/nfs/site/disks/psg_ctools_1/gcc/7.2.0/1/linux64/bin/../lib/gcc/x86_64-redhat-linux/7.2.0/../../../../lib64/tls", 0x7fff35ff1730) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/nfs/site/disks/psg_ctools_1/gcc/7.2.0/1/linux64/bin/../lib/gcc/x86_64-redhat-linux/7.2.0/../../../../lib64/x86_64/x86_64/libicui18n.so.69", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
stat("/nfs/site/disks/psg_ctools_1/gcc/7.2.0/1/linux64/bin/../lib/gcc/x86_64-redhat-linux/7.2.0/../../../../lib64/x86_64/x86_64", 0x7fff35ff1730) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/nfs/site/disks/psg_ctools_1/gcc/7.2.0/1/linux64/bin/../lib/gcc/x86_64-redhat-linux/7.2.0/../../../../lib64/x86_64/libicui18n.so.69", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
stat("/nfs/site/disks/psg_ctools_1/gcc/7.2.0/1/linux64/bin/../lib/gcc/x86_64-redhat-linux/7.2.0/../../../../lib64/x86_64", 0x7fff35ff1730) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/nfs/site/disks/psg_ctools_1/gcc/7.2.0/1/linux64/bin/../lib/gcc/x86_64-redhat-linux/7.2.0/../../../../lib64/x86_64/libicui18n.so.69", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
stat("/nfs/site/disks/psg_ctools_1/gcc/7.2.0/1/linux64/bin/../lib/gcc/x86_64-redhat-linux/7.2.0/../../../../lib64/x86_64", 0x7fff35ff1730) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/nfs/site/disks/psg_ctools_1/gcc/7.2.0/1/linux64/bin/../lib/gcc/x86_64-redhat-linux/7.2.0/../../../../lib64/libicui18n.so.69", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
stat("/nfs/site/disks/psg_ctools_1/gcc/7.2.0/1/linux64/bin/../lib/gcc/x86_64-redhat-linux/7.2.0/../../../../lib64", 0x7fff35ff1730) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libicui18n.so.69", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\300\"\17\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0755, st_size=4170192, ...}) = 0
mmap(NULL, 5440696, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf6cdcb000
mprotect(0x7fdf6d0eb000, 2093056, PROT_NONE) = 0
mmap(0x7fdf6d2ea000, 69632, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x31f000) = 0x7fdf6d2ea000
mmap(0x7fdf6d2fb000, 1208, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf6d2fb000
close(3)                                = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6cdc9000
openat(AT_FDCWD, "/tools/gcc/4.8.2/linux64/lib/../lib64/tls/x86_64/x86_64/libz.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
stat("/tools/gcc/4.8.2/linux64/lib/../lib64/tls/x86_64/x86_64", 0x7fff35ff1710) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/tools/gcc/4.8.2/linux64/lib/../lib64/tls/x86_64/libz.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
stat("/tools/gcc/4.8.2/linux64/lib/../lib64/tls/x86_64", 0x7fff35ff1710) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/tools/gcc/4.8.2/linux64/lib/../lib64/tls/x86_64/libz.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
stat("/tools/gcc/4.8.2/linux64/lib/../lib64/tls/x86_64", 0x7fff35ff1710) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/tools/gcc/4.8.2/linux64/lib/../lib64/tls/libz.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
stat("/tools/gcc/4.8.2/linux64/lib/../lib64/tls", 0x7fff35ff1710) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/tools/gcc/4.8.2/linux64/lib/../lib64/x86_64/x86_64/libz.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
stat("/tools/gcc/4.8.2/linux64/lib/../lib64/x86_64/x86_64", 0x7fff35ff1710) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/tools/gcc/4.8.2/linux64/lib/../lib64/x86_64/libz.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
stat("/tools/gcc/4.8.2/linux64/lib/../lib64/x86_64", 0x7fff35ff1710) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/tools/gcc/4.8.2/linux64/lib/../lib64/x86_64/libz.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
stat("/tools/gcc/4.8.2/linux64/lib/../lib64/x86_64", 0x7fff35ff1710) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/tools/gcc/4.8.2/linux64/lib/../lib64/libz.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
stat("/tools/gcc/4.8.2/linux64/lib/../lib64", 0x7fff35ff1710) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libz.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/x86_64/libz.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/libz.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/libz.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/libz.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/x86_64/libz.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/libz.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/libz.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "libz.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/lib/x86_64-linux-gnu/libz.so.1", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\3\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\200\"\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0644, st_size=108936, ...}) = 0
mmap(NULL, 110776, PROT_READ, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf6cdad000
mprotect(0x7fdf6cdaf000, 98304, PROT_NONE) = 0
mmap(0x7fdf6cdaf000, 69632, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x2000) = 0x7fdf6cdaf000
mmap(0x7fdf6cdc0000, 24576, PROT_READ, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x13000) = 0x7fdf6cdc0000
mmap(0x7fdf6cdc7000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x19000) = 0x7fdf6cdc7000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libboost_timer.so.1.59.0", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\260\30\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0555, st_size=21190, ...}) = 0
mmap(NULL, 2110456, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf6cba9000
mprotect(0x7fdf6cbac000, 2097152, PROT_NONE) = 0
mmap(0x7fdf6cdac000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x3000) = 0x7fdf6cdac000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libpcre.so.3", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/x86_64/libpcre.so.3", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/libpcre.so.3", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/libpcre.so.3", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/libpcre.so.3", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/x86_64/libpcre.so.3", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/libpcre.so.3", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/libpcre.so.3", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "libpcre.so.3", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/lib/x86_64-linux-gnu/libpcre.so.3", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\240\"\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0644, st_size=465008, ...}) = 0
mmap(NULL, 467208, PROT_READ, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf6cb36000
mmap(0x7fdf6cb38000, 331776, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x2000) = 0x7fdf6cb38000
mmap(0x7fdf6cb89000, 122880, PROT_READ, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x53000) = 0x7fdf6cb89000
mmap(0x7fdf6cba7000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x70000) = 0x7fdf6cba7000
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libboost_chrono.so.1.59.0", O_RDONLY|O_CLOEXEC) = 3
read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\240/\0\0\0\0\0\0"..., 832) = 832
fstat(3, {st_mode=S_IFREG|0555, st_size=38746, ...}) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6cb34000
mmap(NULL, 2124048, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7fdf6c92d000
mprotect(0x7fdf6c934000, 2093056, PROT_NONE) = 0
mmap(0x7fdf6cb33000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x6000) = 0x7fdf6cb33000
close(3)                                = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6c92b000
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6c929000
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6c927000
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6c925000
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6c923000
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6c921000
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6c91f000
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6c91d000
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6c91b000
arch_prctl(ARCH_SET_FS, 0x7fdf6c91be00) = 0
mprotect(0x7fdf6d73c000, 12288, PROT_READ) = 0
mprotect(0x7fdf6dcca000, 4096, PROT_READ) = 0
mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6c919000
mprotect(0x7fdf6e037000, 40960, PROT_READ) = 0
mprotect(0x7fdf6e26c000, 4096, PROT_READ) = 0
mprotect(0x7fdf6e27b000, 4096, PROT_READ) = 0
mprotect(0x7fdf6cba7000, 4096, PROT_READ) = 0
mprotect(0x7fdf6cdc7000, 4096, PROT_READ) = 0
mprotect(0x7fdf6e24d000, 4096, PROT_READ) = 0
mprotect(0x7fdf6d54a000, 4096, PROT_READ) = 0
mprotect(0x7fdf6d550000, 4096, PROT_READ) = 0
mprotect(0x7fdf6e298000, 4096, PROT_READ) = 0
mmap(NULL, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6c916000
mmap(NULL, 20480, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6c911000
mprotect(0x7fdf737a9000, 77824, PROT_READ) = 0
mprotect(0x7fdf89e8d000, 61440, PROT_READ) = 0
mprotect(0x7fdf8cd4b000, 4096, PROT_READ) = 0
munmap(0x7fdf6e29c000, 79555)           = 0
set_tid_address(0x7fdf6c91c0d0)         = 7452
set_robust_list(0x7fdf6c91c0e0, 24)     = 0
rt_sigaction(SIGRTMIN, {sa_handler=0x7fdf6e256bf0, sa_mask=[], sa_flags=SA_RESTORER|SA_SIGINFO, sa_restorer=0x7fdf6e2643c0}, NULL, 8) = 0
rt_sigaction(SIGRT_1, {sa_handler=0x7fdf6e256c90, sa_mask=[], sa_flags=SA_RESTORER|SA_RESTART|SA_SIGINFO, sa_restorer=0x7fdf6e2643c0}, NULL, 8) = 0
rt_sigprocmask(SIG_UNBLOCK, [RTMIN RT_1], NULL, 8) = 0
prlimit64(0, RLIMIT_STACK, NULL, {rlim_cur=8192*1024, rlim_max=RLIM64_INFINITY}) = 0
mmap(NULL, 2097152, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6c711000
mmap(NULL, 131072, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6c6f1000
openat(AT_FDCWD, "/proc/meminfo", O_RDONLY) = 3
fstat(3, {st_mode=S_IFREG|0444, st_size=0, ...}) = 0
read(3, "MemTotal:        2035232 kB\nMemF"..., 1024) = 1024
read(3, "pted:     0 kB\nAnonHugePages:   "..., 1024) = 423
close(3)                                = 0
munmap(0x7fdf6c711000, 2097152)         = 0
futex(0x7fdf6e24e0c8, FUTEX_WAKE_PRIVATE, 2147483647) = 0
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6c811000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6c711000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6c5f1000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6c4f1000
brk(NULL)                               = 0x147a000
brk(0x149b000)                          = 0x149b000
futex(0x7fdf8657e04c, FUTEX_WAKE_PRIVATE, 2147483647) = 0
futex(0x7fdf8657e058, FUTEX_WAKE_PRIVATE, 2147483647) = 0
openat(AT_FDCWD, "/sys/devices/system/cpu", O_RDONLY|O_NONBLOCK|O_CLOEXEC|O_DIRECTORY) = 3
fstat(3, {st_mode=S_IFDIR|0755, st_size=0, ...}) = 0
getdents64(3, /* 18 entries */, 32768)  = 544
getdents64(3, /* 0 entries */, 32768)   = 0
close(3)                                = 0
sched_getaffinity(7452, 8, [0, 1])      = 8
rt_sigaction(SIGSEGV, {sa_handler=0x7fdf72f62375, sa_mask=[], sa_flags=SA_RESTORER|SA_NODEFER|SA_RESETHAND|SA_SIGINFO, sa_restorer=0x7fdf6e2643c0}, NULL, 8) = 0
rt_sigaction(SIGBUS, {sa_handler=0x7fdf72f62375, sa_mask=[], sa_flags=SA_RESTORER|SA_NODEFER|SA_RESETHAND|SA_SIGINFO, sa_restorer=0x7fdf6e2643c0}, NULL, 8) = 0
rt_sigaction(SIGILL, {sa_handler=0x7fdf72f62375, sa_mask=[], sa_flags=SA_RESTORER|SA_NODEFER|SA_RESETHAND|SA_SIGINFO, sa_restorer=0x7fdf6e2643c0}, NULL, 8) = 0
rt_sigaction(SIGFPE, {sa_handler=0x7fdf72f62375, sa_mask=[], sa_flags=SA_RESTORER|SA_NODEFER|SA_RESETHAND|SA_SIGINFO, sa_restorer=0x7fdf6e2643c0}, NULL, 8) = 0
sigaltstack({ss_sp=0x7fdf6c82ae80, ss_flags=0, ss_size=67584}, NULL) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
access("/home/pawl/quartus.ini", F_OK)  = -1 ENOENT (No such file or directory)
access("/home/pawl/.altera.quartus/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
stat("/opt/intelFPGA_lite/21.1/quartus/adm/quartus_asm", 0x7fff35ff3b30) = -1 ENOENT (No such file or directory)
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus_asm", {st_mode=S_IFREG|0755, st_size=118496, ...}) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_gen.so", {st_mode=S_IFREG|0755, st_size=518312, ...}) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/linux64", {st_mode=S_IFDIR|0775, st_size=69632, ...}) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/linux64", {st_mode=S_IFDIR|0775, st_size=69632, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/bin/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
access("", F_OK)                        = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/proc/self/stat", O_RDONLY) = 3
fstat(3, {st_mode=S_IFREG|0444, st_size=0, ...}) = 0
lseek(3, 0, SEEK_SET)                   = 0
read(3, "7452 (quartus_asm) R 7449 7449 4"..., 1024) = 292
close(3)                                = 0
openat(AT_FDCWD, "/etc/localtime", O_RDONLY|O_CLOEXEC) = 3
fstat(3, {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
fstat(3, {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
read(3, "TZif2\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\5\0\0\0\5\0\0\0\0"..., 4096) = 2836
lseek(3, -1802, SEEK_CUR)               = 1034
read(3, "TZif2\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\5\0\0\0\5\0\0\0\0"..., 4096) = 1802
close(3)                                = 0
ioctl(1, TCGETS, {B38400 opost isig icanon echo ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devxml/cag/dynamic_atom_symbols.xml", O_RDONLY) = 3
read(3, "\254\357\1\0\0\0\0\0\30SH/\2431o\201\2R\263:Kz\335\256B\2512\341\275~{&"..., 8191) = 8191
read(3, "\343u\1\260\231\242\247\267\304\240\0\354;G\361n\262f?\35#\361.7\24\213\241\21\353\34\325\362"..., 24585) = 24585
read(3, "_;\261\351b\366\t\327\226\350L\343Q\36\23)\223|f\203g\247KaK\212\32\247\316\361\347\243"..., 8191) = 8191
mmap(NULL, 3149824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6c1f0000
read(3, "\263\344\357PPa\217\200\330wG\273M\27\217\265\f\24\232\346\321\6\302\226\361\4\201\7\373\2633\352"..., 24577) = 24577
read(3, "R\241m'U\220\356\22\344\265\31\256\307\6k\320\273\17\223\327\4\207\5\322D}}\21)\322:\34"..., 8191) = 8191
mmap(NULL, 3149824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6beef000
mmap(NULL, 3149824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6bbee000
read(3, "\344r\315\305\22I\3\261\367\324T\21\27\233E3\25\20\342\210\332\212\372=L\324\7\365\251\7\300\265"..., 24577) = 24577
read(3, "\31C\262\223\366i\234\217;>\24!\226\340\177\200\205\0|\306\326\242^\341\336\21\316\230+\245\365\212"..., 8191) = 8191
mmap(NULL, 3149824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6b8ed000
read(3, "5\21\213\377\23,F\300dl\363l\246\264\21%\251\316\307\304rD\233\232\256\305\375P\240_\247\240"..., 24577) = 24577
read(3, "\23\201\372\27\177\202\372\335\230\320\f\370\244x\327\6d\325\3443\250AZ$\2\261i\341\212\346\336\22"..., 8191) = 7152
mmap(NULL, 3149824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6b5ec000
mmap(NULL, 3149824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6b2eb000
read(3, "", 25616)                      = 0
close(3)                                = 0
munmap(0x7fdf6bbee000, 3149824)         = 0
munmap(0x7fdf6beef000, 3149824)         = 0
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6c0f0000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6bff0000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6bef0000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6bdf0000
mmap(NULL, 3149824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6afea000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6bcf0000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6bbf0000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6aeea000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6adea000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6acea000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6abea000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6aaea000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6a9ea000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6a8ea000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6a7ea000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6a6ea000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6a5ea000
openat(AT_FDCWD, "/sys/devices/system/cpu/online", O_RDONLY|O_CLOEXEC) = 3
read(3, "0-1\n", 8192)                  = 4
close(3)                                = 0
mmap(NULL, 3149824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf6a2e9000
prlimit64(0, RLIMIT_STACK, NULL, {rlim_cur=8192*1024, rlim_max=RLIM64_INFINITY}) = 0
prlimit64(0, RLIMIT_STACK, {rlim_cur=8000000, rlim_max=RLIM64_INFINITY}, NULL) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/quartus_asm.dep", O_RDONLY) = 3
fstat(3, {st_mode=S_IFREG|0644, st_size=2504, ...}) = 0
read(3, "atm_a2v\natm_hcnu\ncomp_asm\nsld_sc"..., 4096) = 2504
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libatm_a2v.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/atm_a2v.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=394, ...}) = 0
read(4, "ccl_mem\nccl_msg\nccl_fio\nccl_gen\n"..., 4096) = 394
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libatm_hcnu.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/atm_hcnu.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=198, ...}) = 0
read(4, "ccl_mem\nccl_gen\nccl_msg\nccl_qtl\n"..., 4096) = 198
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_asm.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/comp_asm.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=902, ...}) = 0
read(4, "atm_autil\natm_cga\natm_astr\nccl_a"..., 4096) = 902
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libsld_sci.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/sld_sci.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=296, ...}) = 0
read(4, "ccl_tst\nccl_mem\nsys_cpt\nsys_flow"..., 4096) = 296
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libsld_sad.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/sld_sad.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=189, ...}) = 0
read(4, "ccl_mem\nccl_msg\nccl_fio\nccl_cfg_"..., 4096) = 189
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libmega_ipqx.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/mega_ipqx.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=238, ...}) = 0
read(4, "ccl_mem\nccl_msg\nccl_thr\nccl_ipc\n"..., 4096) = 238
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_asmmac.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/comp_asmmac.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=317, ...}) = 0
read(4, "atm_astr\nccl_mem\nccl_fio\nccl_ver"..., 4096) = 317
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_asmpll.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/comp_asmpll.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=292, ...}) = 0
read(4, "ccl_mem\nccl_fio\nccl_ver\nccl_gen\n"..., 4096) = 292
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_asmdd.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/comp_asmdd.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=256, ...}) = 0
read(4, "ccl_mem\nccl_msg\nccl_atcl\nccl_big"..., 4096) = 256
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_asmgx.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/comp_asmgx.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=326, ...}) = 0
read(4, "ccl_mem\nccl_fio\nccl_gen\nccl_msg\n"..., 4096) = 326
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_asmram.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/comp_asmram.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=303, ...}) = 0
read(4, "atm_astr\ncomp_asmcc\nccl_gen\nccl_"..., 4096) = 303
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_asmio.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/comp_asmio.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=341, ...}) = 0
read(4, "ccl_mem\nccl_fio\nccl_ver\nccl_gen\n"..., 4096) = 341
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_asmcc.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/comp_asmcc.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=434, ...}) = 0
read(4, "atm_cga\natm_astr\natm_autil\nccl_c"..., 4096) = 434
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libpower_pan.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/power_pan.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=460, ...}) = 0
read(4, "ccl_big\nccl_cfg_ini\nccl_fio\nccl_"..., 4096) = 460
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libpower_pva.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/power_pva.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=357, ...}) = 0
read(4, "ccl_cfg_ini\nccl_fio\nccl_gen\nccl_"..., 4096) = 357
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libpower_pvafam2.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/power_pvafam2.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=315, ...}) = 0
read(4, "ccl_mem\nccl_msg\nccl_qtl\nccl_cfg_"..., 4096) = 315
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libpower_pvafam_arm.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/power_pvafam_arm.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=243, ...}) = 0
read(4, "atm_cga\nccl_mem\nccl_msg\nccl_qtl\n"..., 4096) = 243
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libpower_pat.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/power_pat.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=414, ...}) = 0
read(4, "atm_astr\natm_cga\nccl_cfg_ini\nccl"..., 4096) = 414
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libpower_epeo.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/power_epeo.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=394, ...}) = 0
read(4, "ccl_mem\nccl_cfg_ini\nccl_msg\nccl_"..., 4096) = 394
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libpower_pvafam.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/power_pvafam.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=246, ...}) = 0
read(4, "ccl_mem\nccl_msg\nccl_qtl\nccl_cfg_"..., 4096) = 246
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libpower_putil.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/power_putil.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=490, ...}) = 0
read(4, "power_putil_external\natm_astr\nat"..., 4096) = 490
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_tdc.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tsm_tdc.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=436, ...}) = 0
read(4, "ccl_msg\nccl_mem\nccl_fio\nccl_gen\n"..., 4096) = 436
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_sta.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tsm_sta.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=669, ...}) = 0
read(4, "atm_cga\nccl_atcl\nccl_big\nccl_cfg"..., 4096) = 669
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_ddrtcl.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tsm_ddrtcl.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=362, ...}) = 0
read(4, "ccl_fio\nccl_gen\nccl_mem\nccl_msg\n"..., 4096) = 362
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_a2t.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tsm_a2t.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=587, ...}) = 0
read(4, "ccl_msg\nccl_mem\nccl_gen\nccl_qtl\n"..., 4096) = 587
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dygr_fdi.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ddb_dygr_fdi.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=267, ...}) = 0
read(4, "ccl_cfg_ini\nccl_fio\nccl_gen\nccl_"..., 4096) = 267
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libneto_wsc.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/neto_wsc.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=555, ...}) = 0
read(4, "atm_cga\nccl_cfg_ini\nccl_big\nccl_"..., 4096) = 555
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libtpi_miu.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tpi_miu.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=260, ...}) = 0
read(4, "db_cdb_mgr\nddb_dev\ntpi_tset\nccl_"..., 4096) = 260
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libneto_wutil.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/neto_wutil.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=339, ...}) = 0
read(4, "atm_cga\nccl_cfg_ini\nccl_big\nccl_"..., 4096) = 339
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libneto_sut.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/neto_sut.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=379, ...}) = 0
read(4, "atm_cga\nccl_gen\nccl_cfg_ini\nccl_"..., 4096) = 379
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_tapi.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tsm_tapi.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=462, ...}) = 0
read(4, "ccl_mem\nccl_tst\nccl_qtl\nccl_qsym"..., 4096) = 462
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_pti.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tsm_pti.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=613, ...}) = 0
read(4, "atm_astr\natm_cga\nccl_big\nccl_cfg"..., 4096) = 613
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_fdi_data.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ddb_fdi_data.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=445, ...}) = 0
read(4, "ccl_tst\nccl_cfg_ini\nccl_fio\nccl_"..., 4096) = 445
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libsys_dist.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/sys_dist.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=207, ...}) = 0
read(4, "ccl_mem\nccl_msg\nccl_mps\nccl_rpc\n"..., 4096) = 207
read(4, "", 4096)                       = 0
close(4)                                = 0
mmap(NULL, 3149824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf69fe8000
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_ipsta.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tsm_ipsta.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=259, ...}) = 0
read(4, "ccl_gen\nccl_mem\nccl_msg\nccl_qtl\n"..., 4096) = 259
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dspf.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ddb_dspf.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=319, ...}) = 0
read(4, "ccl_mem\nccl_msg\nccl_qtl\nccl_fio\n"..., 4096) = 319
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libqcl_clk.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/qcl_clk.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=440, ...}) = 0
read(4, "ccl_atcl\nccl_cfg_ini\nccl_err\nccl"..., 4096) = 440
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dcalc.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ddb_dcalc.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=258, ...}) = 0
read(4, "atm_astr\nccl_atcl\nccl_cfg_ini\ncc"..., 4096) = 258
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_qspc.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tsm_qspc.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=234, ...}) = 0
read(4, "ccl_cfg_ini\nccl_fio\nccl_gen\nccl_"..., 4096) = 234
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_rpc.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_rpc.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=181, ...}) = 0
read(4, "ccl_mem\nccl_msg\nccl_thr\nccl_mps\n"..., 4096) = 181
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_mps.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_mps.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=165, ...}) = 0
read(4, "ccl_mem\nccl_msg\nccl_thr\nccl_cfg_"..., 4096) = 165
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_tis.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tsm_tis.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=638, ...}) = 0
read(4, "ccl_mem\ndb_cdb\ndb_cdb_re\ndb_cdb_"..., 4096) = 638
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_u2b2_core.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_u2b2_core.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=534, ...}) = 0
read(4, "atm_astr\natm_cga\natm_autil\nccl_a"..., 4096) = 534
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libqcl_iopt.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/qcl_iopt.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=269, ...}) = 0
read(4, "ccl_cfg_ini\nccl_err\nccl_gen\nccl_"..., 4096) = 269
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_u2b2_routing.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_u2b2_routing.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=389, ...}) = 0
read(4, "atm_cga\nccl_atcl\nccl_big\nccl_cfg"..., 4096) = 389
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_shm.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_shm.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=197, ...}) = 0
read(4, "ccl_mem\nccl_msg\nccl_thr\nccl_ver\n"..., 4096) = 197
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libQt5Core.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/Qt5Core.dep", O_RDONLY) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_u2b2_cdb_tcl.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_u2b2_cdb_tcl.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=510, ...}) = 0
read(4, "atm_astr\natm_autil\natm_cga\nccl_a"..., 4096) = 510
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_b2t.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tsm_b2t.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=441, ...}) = 0
read(4, "ccl_mem\nccl_msg\nccl_fio\nccl_gen\n"..., 4096) = 441
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dlib.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ddb_dlib.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=248, ...}) = 0
read(4, "ccl_mem\ndb_pdb\nccl_msg\nccl_qtl\nc"..., 4096) = 248
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_tdb.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tsm_tdb.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=455, ...}) = 0
read(4, "ccl_msg\nccl_mem\nccl_atcl\nccl_big"..., 4096) = 455
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_tim_rc.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_tim_rc.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=215, ...}) = 0
read(4, "tsm_nlspc\nccl_msg\nccl_mem\nddb_dy"..., 4096) = 215
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libneto_qedau.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/neto_qedau.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=154, ...}) = 0
read(4, "ccl_gen\nccl_mem\nccl_msg\ncomp_qhd"..., 4096) = 154
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_vdb.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_vdb.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=210, ...}) = 0
read(4, "db_acf\nccl_qtl\nccl_big\nccl_mem\nc"..., 4096) = 210
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_tim.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_tim.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=382, ...}) = 0
read(4, "ccl_mem\ndb_cdb\ndb_cdb_re\ndb_cdb_"..., 4096) = 382
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libpower_putil_external.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/power_putil_external.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=397, ...}) = 0
read(4, "atm_astr\natm_cga\nccl_cfg_ini\nccl"..., 4096) = 397
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_utn.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tsm_utn.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=188, ...}) = 0
read(4, "ccl_fio\nccl_cfg_ini\nccl_gen\nccl_"..., 4096) = 188
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_sin.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tsm_sin.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=381, ...}) = 0
read(4, "atm_astr\natm_cga\nccl_atcl\nccl_cf"..., 4096) = 381
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_nlspc.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tsm_nlspc.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=244, ...}) = 0
read(4, "ccl_cfg_ini\nccl_fio\nccl_gen\nccl_"..., 4096) = 244
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_superlu.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tsm_superlu.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=146, ...}) = 0
read(4, "tsm_blas\nccl_mem\nccl_msg\nboost_r"..., 4096) = 146
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_blas.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tsm_blas.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=121, ...}) = 0
read(4, "boost_regex\nboost_serialization\n"..., 4096) = 121
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_metis.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tsm_metis.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=121, ...}) = 0
read(4, "boost_regex\nboost_serialization\n"..., 4096) = 121
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libtsm_ioo.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tsm_ioo.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=383, ...}) = 0
read(4, "atm_astr\natm_cga\nccl_atcl\nccl_bi"..., 4096) = 383
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_asmdb.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_asmdb.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=193, ...}) = 0
read(4, "atm_astr\nccl_dyn\nccl_msg\nccl_gen"..., 4096) = 193
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_qcu.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/comp_qcu.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=570, ...}) = 0
read(4, "ccl_thr\nccl_tst\nccl_mem\nccl_msg\n"..., 4096) = 570
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libtpi_tset.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tpi_tset.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=210, ...}) = 0
read(4, "db_acf\ndb_hdb\ndb_wys\nddb_dev\nccl"..., 4096) = 210
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libtpi_eti.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tpi_eti.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=213, ...}) = 0
read(4, "ccl_msg\nccl_fio\nccl_mem\nsys_cpt\n"..., 4096) = 213
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_qexe.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/comp_qexe.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=240, ...}) = 0
read(4, "ccl_fstr\nccl_tst\nccl_mem\nccl_msg"..., 4096) = 240
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libsys_cloud.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/sys_cloud.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=221, ...}) = 0
read(4, "ccl_msg\nccl_bat\nccl_curl\nccl_gen"..., 4096) = 221
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_curl.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_curl.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=206, ...}) = 0
read(4, "ccl_gen\nccl_msg\nccl_qtl\nccl_thr\n"..., 4096) = 206
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_asm2.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/comp_asm2.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=332, ...}) = 0
read(4, "ccl_mem\nccl_msg\nccl_qtl\nccl_tst\n"..., 4096) = 332
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libsys_pjc.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/sys_pjc.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=330, ...}) = 0
read(4, "ccl_tst\nccl_ntf\nccl_atcl\nccl_bat"..., 4096) = 330
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libsys_proj.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/sys_proj.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=298, ...}) = 0
read(4, "db_acf\nccl_atcl\ncomp_qhd\ndb_dbm\n"..., 4096) = 298
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libsys_cpt_hdb.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/sys_cpt_hdb.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=168, ...}) = 0
read(4, "sys_cpt\ndb_hdb\nccl_fio\nccl_qtl\nc"..., 4096) = 168
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_asmm.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/comp_asmm.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=180, ...}) = 0
read(4, "ccl_mem\nccl_msg\nccl_qtl\nccl_tst\n"..., 4096) = 180
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_asmmdb.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ddb_asmmdb.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=226, ...}) = 0
read(4, "ccl_mem\nccl_msg\nccl_qtl\nccl_tst\n"..., 4096) = 226
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_pgmio.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/pgm_pgmio.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=421, ...}) = 0
read(4, "sys_cpt\nsys_tb2\nccl_cfg_ini\nccl_"..., 4096) = 421
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_pgmalgo.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/pgm_pgmalgo.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=264, ...}) = 0
read(4, "sys_cpt\nccl_cfg_ini\nccl_thr\nccl_"..., 4096) = 264
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_gfpdb.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/pgm_gfpdb.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=193, ...}) = 0
read(4, "ccl_gen\nccl_mem\nccl_msg\nccl_cfg_"..., 4096) = 193
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_japi.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/pgm_japi.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=169, ...}) = 0
read(4, "ccl_msg\nccl_mem\nsld_hapi\njtag_cl"..., 4096) = 169
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_jbc2.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/pgm_jbc2.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=176, ...}) = 0
read(4, "ccl_mem\nccl_gen\nccl_fio\nccl_cfg_"..., 4096) = 176
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_pgmasst.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/pgm_pgmasst.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=231, ...}) = 0
read(4, "ccl_mem\nccl_thr\nccl_msg\nccl_cfg_"..., 4096) = 231
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libsld_hapi.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/sld_hapi.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=141, ...}) = 0
read(4, "jtag_client\nccl_thr\nboost_regex\n"..., 4096) = 141
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_bitasm.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/pgm_bitasm.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=273, ...}) = 0
read(4, "ccl_mem\nccl_gen\nccl_msg\nccl_fio\n"..., 4096) = 273
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_options.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/pgm_options.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=146, ...}) = 0
read(4, "ccl_mem\nccl_msg\nprotobuf\nboost_r"..., 4096) = 146
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_fbgen.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/pgm_fbgen.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=198, ...}) = 0
read(4, "ccl_mem\nccl_gen\nccl_msg\nccl_fio\n"..., 4096) = 198
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_build_npcf.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/pgm_build_npcf.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=252, ...}) = 0
read(4, "ccl_msg\nccl_mem\nccl_gen\nccl_thr\n"..., 4096) = 252
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_protobuf.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_protobuf.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=129, ...}) = 0
read(4, "ccl_thr\nboost_regex\nboost_serial"..., 4096) = 129
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_npcf.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/pgm_npcf.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=186, ...}) = 0
read(4, "ccl_msg\nccl_mem\nccl_gen\nccl_thr\n"..., 4096) = 186
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_pof.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/pgm_pof.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=146, ...}) = 0
read(4, "ccl_mem\nccl_msg\nprotobuf\nboost_r"..., 4096) = 146
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_dev.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/pgm_dev.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=165, ...}) = 0
read(4, "ccl_mem\nccl_gen\nccl_fio\nccl_msg\n"..., 4096) = 165
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_common.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/pgm_common.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=233, ...}) = 0
read(4, "ccl_gen\nccl_mem\nccl_msg\nccl_ver\n"..., 4096) = 233
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libpgm_pgmio_aes.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/pgm_pgmio_aes.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=132, ...}) = 0
read(4, "crypto\nssl\nboost_regex\nboost_ser"..., 4096) = 132
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libssl.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ssl.dep", O_RDONLY) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libcrypto.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/crypto.dep", O_RDONLY) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libjtag_client.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/jtag_client.dep", O_RDONLY) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_bcm2bits.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ddb_bcm2bits.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=221, ...}) = 0
read(4, "ccl_cfg_ini\nccl_fio\nccl_gen\nccl_"..., 4096) = 221
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_qhd.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/comp_qhd.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=536, ...}) = 0
read(4, "atm_atmx\natm_cga\nccl_atcl\nccl_cf"..., 4096) = 536
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libperiph_fpp.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/periph_fpp.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=203, ...}) = 0
read(4, "ccl_cfg_ini\nccl_fio\nccl_gen\nccl_"..., 4096) = 203
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_rcf.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_rcf.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=352, ...}) = 0
read(4, "atm_cga\natm_astr\nccl_fio\nccl_cfg"..., 4096) = 352
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_lampas.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_lampas.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=301, ...}) = 0
read(4, "ccl_mem\ndb_dbs\ndb_constra\ndb_are"..., 4096) = 301
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_ares.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_ares.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=338, ...}) = 0
read(4, "atm_astr\natm_cga\nccl_atcl\nccl_bi"..., 4096) = 338
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_rapid.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/comp_rapid.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=508, ...}) = 0
read(4, "atm_cga\nccl_mem\nccl_msg\nccl_put\n"..., 4096) = 508
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_u2b2_cdb.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_u2b2_cdb.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=588, ...}) = 0
read(4, "atm_astr\natm_autil\natm_cga\nccl_a"..., 4096) = 588
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_u2b2_cfg.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_u2b2_cfg.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=266, ...}) = 0
read(4, "ccl_cfg_ini\nccl_qsym\nccl_fio\nccl"..., 4096) = 266
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_idb.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_idb.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=217, ...}) = 0
read(4, "ccl_cfg_ini\nccl_fio\nccl_gen\nccl_"..., 4096) = 217
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_qtl_string_match.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_qtl_string_match.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=174, ...}) = 0
read(4, "ccl_mem\nccl_err\nccl_atcl\nccl_fio"..., 4096) = 174
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_bat.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_bat.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=170, ...}) = 0
read(4, "ccl_atcl\nccl_gen\nccl_mem\nccl_qtl"..., 4096) = 170
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_ipc.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_ipc.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=182, ...}) = 0
read(4, "ccl_msg\nccl_atcl\nccl_cfg_ini\nccl"..., 4096) = 182
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_mpp.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/comp_mpp.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=344, ...}) = 0
read(4, "ccl_mem\nccl_tst\nccl_qtl\nccl_qsym"..., 4096) = 344
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_logdb.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_logdb.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=188, ...}) = 0
read(4, "ccl_mem\nccl_gen\nccl_msg\nccl_thr\n"..., 4096) = 188
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_rutil.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/comp_rutil.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=250, ...}) = 0
read(4, "ddb_dmgr\nddb_dev\nddb_dstr\nccl_me"..., 4096) = 250
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libatm_atmx.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/atm_atmx.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=438, ...}) = 0
read(4, "ccl_mem\nccl_msg\nccl_gen\nccl_fio\n"..., 4096) = 438
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_u2b.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_u2b.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=487, ...}) = 0
read(4, "atm_astr\natm_autil\natm_cga\nccl_a"..., 4096) = 487
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_tinfo.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_tinfo.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=212, ...}) = 0
read(4, "ccl_mem\nccl_msg\nccl_gen\nccl_qtl\n"..., 4096) = 212
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_b2b.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_b2b.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=186, ...}) = 0
read(4, "ccl_mem\nccl_thr\nccl_gen\nccl_msg\n"..., 4096) = 186
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cut.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cut.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=981, ...}) = 0
read(4, "qcl_pllc\ndb_acf\ndb_cal\ndb_cal_ge"..., 4096) = 981
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_qcu_tb2.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/comp_qcu_tb2.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=180, ...}) = 0
read(4, "ccl_thr\nccl_mem\nccl_gen\nccl_msg\n"..., 4096) = 180
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libsynth_bdd.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/synth_bdd.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=157, ...}) = 0
read(4, "ccl_cfg_ini\nccl_msg\nccl_gen\nccl_"..., 4096) = 157
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libcbx_util.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/cbx_util.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=140, ...}) = 0
read(4, "mega_stl\nmega_mfam\nboost_regex\nb"..., 4096) = 140
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libmega_mfam.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/mega_mfam.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=121, ...}) = 0
read(4, "boost_regex\nboost_serialization\n"..., 4096) = 121
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libmega_stl.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/mega_stl.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=121, ...}) = 0
read(4, "boost_regex\nboost_serialization\n"..., 4096) = 121
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libsys_tb2.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/sys_tb2.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=129, ...}) = 0
read(4, "ccl_mem\nboost_regex\nboost_serial"..., 4096) = 129
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libqcl_pll.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/qcl_pll.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=265, ...}) = 0
read(4, "ccl_atcl\nccl_qtl\nccl_mem\nccl_msg"..., 4096) = 265
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_itcl.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_itcl.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=145, ...}) = 0
read(4, "ccl_mem\nccl_gen\nccl_msg\nboost_re"..., 4096) = 145
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_hinf.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_hinf.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=187, ...}) = 0
read(4, "ccl_gen\nccl_mem\nccl_msg\nccl_qsym"..., 4096) = 187
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_rbc_util.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_rbc_util.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=188, ...}) = 0
read(4, "ccl_big\nccl_mem\nccl_msg\nccl_qsym"..., 4096) = 188
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_constra.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_constra.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=257, ...}) = 0
read(4, "ccl_mem\nccl_fio\nccl_msg\nccl_gen\n"..., 4096) = 257
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cal.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cal.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=418, ...}) = 0
read(4, "atm_cga\natm_astr\nccl_big\nccl_cfg"..., 4096) = 418
read(4, "", 4096)                       = 0
close(4)                                = 0
mmap(NULL, 3149824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf69ce7000
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cal_av_emif.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cal_av_emif.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=316, ...}) = 0
read(4, "atm_cga\natm_astr\nccl_big\nccl_cfg"..., 4096) = 316
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cal_av_lvds.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cal_av_lvds.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=316, ...}) = 0
read(4, "atm_cga\natm_astr\nccl_big\nccl_cfg"..., 4096) = 316
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cal_nf_hssi.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cal_nf_hssi.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=316, ...}) = 0
read(4, "atm_cga\natm_astr\nccl_big\nccl_cfg"..., 4096) = 316
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cal_av_hssi.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cal_av_hssi.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=316, ...}) = 0
read(4, "atm_cga\natm_astr\nccl_big\nccl_cfg"..., 4096) = 316
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cal_cv_pll.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cal_cv_pll.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=316, ...}) = 0
read(4, "atm_cga\natm_astr\nccl_big\nccl_cfg"..., 4096) = 316
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cal_av_pll.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cal_av_pll.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=316, ...}) = 0
read(4, "atm_cga\natm_astr\nccl_big\nccl_cfg"..., 4096) = 316
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cal_generic.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cal_generic.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=316, ...}) = 0
read(4, "atm_cga\natm_astr\nccl_big\nccl_cfg"..., 4096) = 316
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cal_util.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cal_util.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=287, ...}) = 0
read(4, "atm_cga\natm_astr\nccl_big\nccl_cfg"..., 4096) = 287
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_mgr.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb_mgr.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=368, ...}) = 0
read(4, "atm_autil\natm_cga\nccl_atcl\nccl_c"..., 4096) = 368
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_ibr.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb_ibr.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=222, ...}) = 0
read(4, "ccl_qsym\nccl_gen\nccl_mem\nccl_thr"..., 4096) = 222
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_u2b_bcm.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_u2b_bcm.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=311, ...}) = 0
read(4, "ccl_mem\nccl_msg\nccl_fio\nccl_gen\n"..., 4096) = 311
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_u2b_cfg.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_u2b_cfg.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=273, ...}) = 0
read(4, "ccl_mem\nccl_msg\nccl_fio\nccl_gen\n"..., 4096) = 273
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libatm_cga.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/atm_cga.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=293, ...}) = 0
read(4, "ccl_mem\nccl_gen\nccl_fio\nccl_msg\n"..., 4096) = 293
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_generic.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb_atom_generic.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=223, ...}) = 0
read(4, "ccl_gen\nccl_mem\nccl_msg\nccl_fio\n"..., 4096) = 223
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_re.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb_re.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=320, ...}) = 0
read(4, "ccl_cfg_ini\nccl_fio\nccl_gen\nccl_"..., 4096) = 320
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_a2c.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_a2c.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=288, ...}) = 0
read(4, "ccl_cfg_ini\nccl_fio\nccl_gen\nccl_"..., 4096) = 288
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_factory.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb_atom_factory.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=501, ...}) = 0
read(4, "ccl_cfg_ini\nccl_msg\nccl_mem\nccl_"..., 4096) = 501
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_syn.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb_atom_syn.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=334, ...}) = 0
read(4, "atm_astr\natm_autil\nccl_big\nccl_f"..., 4096) = 334
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_cyclonev.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb_atom_cyclonev.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=326, ...}) = 0
read(4, "atm_astr\natm_autil\nccl_big\nccl_f"..., 4096) = 326
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_arriav.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb_atom_arriav.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=334, ...}) = 0
read(4, "atm_astr\natm_autil\nccl_big\nccl_f"..., 4096) = 334
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_nadder.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb_atom_nadder.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=334, ...}) = 0
read(4, "atm_astr\natm_autil\nccl_big\nccl_f"..., 4096) = 334
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_nightfury.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb_atom_nightfury.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=334, ...}) = 0
read(4, "atm_astr\natm_autil\nccl_big\nccl_f"..., 4096) = 334
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_dynamic.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb_atom_dynamic.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=357, ...}) = 0
read(4, "atm_astr\natm_autil\nccl_big\nccl_f"..., 4096) = 357
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_stratixv.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb_atom_stratixv.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=357, ...}) = 0
read(4, "atm_astr\natm_autil\nccl_big\nccl_f"..., 4096) = 357
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_fusion.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb_atom_fusion.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=326, ...}) = 0
read(4, "atm_astr\natm_autil\nccl_big\nccl_f"..., 4096) = 326
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_cuda.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb_atom_cuda.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=326, ...}) = 0
read(4, "atm_astr\natm_autil\nccl_big\nccl_f"..., 4096) = 326
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_titan.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb_atom_titan.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=326, ...}) = 0
read(4, "atm_astr\natm_autil\nccl_big\nccl_f"..., 4096) = 326
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_tgx.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb_atom_tgx.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=326, ...}) = 0
read(4, "atm_astr\natm_autil\nccl_big\nccl_f"..., 4096) = 326
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_stingray.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb_atom_stingray.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=326, ...}) = 0
read(4, "atm_astr\natm_autil\nccl_big\nccl_f"..., 4096) = 326
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_hcx.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb_atom_hcx.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=326, ...}) = 0
read(4, "atm_astr\natm_autil\nccl_big\nccl_f"..., 4096) = 326
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_ygr.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb_atom_ygr.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=326, ...}) = 0
read(4, "atm_astr\natm_autil\nccl_big\nccl_f"..., 4096) = 326
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_arm.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb_atom_arm.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=326, ...}) = 0
read(4, "atm_astr\natm_autil\nccl_big\nccl_f"..., 4096) = 326
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_msf.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_msf.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=212, ...}) = 0
read(4, "ccl_mem\nccl_err\nccl_msg\nccl_cfg_"..., 4096) = 212
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cut_dev.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cut_dev.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=309, ...}) = 0
read(4, "ccl_atcl\nccl_mem\nccl_msg\nccl_gen"..., 4096) = 309
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dbcm.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ddb_dbcm.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=279, ...}) = 0
read(4, "ccl_atcl\nccl_fio\nccl_gen\nccl_mem"..., 4096) = 279
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_ihc.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ddb_ihc.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=197, ...}) = 0
read(4, "ccl_cfg_ini\nccl_fio\nccl_gen\nccl_"..., 4096) = 197
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dygr_qdl.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ddb_dygr_qdl.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=217, ...}) = 0
read(4, "ccl_cfg_ini\nccl_msg\nccl_gen\nccl_"..., 4096) = 217
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb_atom.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=390, ...}) = 0
read(4, "atm_astr\natm_autil\nccl_big\nccl_f"..., 4096) = 390
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dloc.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ddb_dloc.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=192, ...}) = 0
read(4, "ccl_mem\nccl_msg\nccl_gen\nccl_cfg_"..., 4096) = 192
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_db.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb_atom_db.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=200, ...}) = 0
read(4, "ccl_fio\nccl_qtl\nccl_msg\nccl_mem\n"..., 4096) = 200
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_sgate.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb_sgate.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=391, ...}) = 0
read(4, "db_cdb\nccl_tst\nqcl_pllc\nccl_qtl\n"..., 4096) = 391
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_idu.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_idu.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=291, ...}) = 0
read(4, "db_acf\ndb_dbmui\ndb_hdb\ndb_dbm\ndb"..., 4096) = 291
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_rdb.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_rdb.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=301, ...}) = 0
read(4, "ccl_atcl\nccl_big\nccl_cfg_ini\nccl"..., 4096) = 301
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_rstr.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_rstr.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=162, ...}) = 0
read(4, "ccl_gen\nccl_mem\nccl_msg\nccl_atcl"..., 4096) = 162
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_dbmui.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_dbmui.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=214, ...}) = 0
read(4, "ccl_cfg_ini\nccl_fio\nccl_fstr\nccl"..., 4096) = 214
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libsys_flow_util.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/sys_flow_util.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=214, ...}) = 0
read(4, "ccl_mem\nccl_msg\nccl_qtl\nccl_fio\n"..., 4096) = 214
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_kpt.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_kpt.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=197, ...}) = 0
read(4, "ccl_cfg_ini\ndb_hdb\nccl_mem\nccl_m"..., 4096) = 197
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dmgr.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ddb_dmgr.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=251, ...}) = 0
read(4, "ccl_cfg_ini\nccl_fio\nccl_gen\nccl_"..., 4096) = 251
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dpow.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ddb_dpow.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=213, ...}) = 0
read(4, "ccl_cfg_ini\nccl_fio\nccl_gen\nccl_"..., 4096) = 213
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dtm.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ddb_dtm.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=188, ...}) = 0
read(4, "ccl_fio\nccl_gen\nccl_mem\nccl_msg\n"..., 4096) = 188
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dygr.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ddb_dygr.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=246, ...}) = 0
read(4, "ccl_cfg_ini\nccl_fio\nccl_gen\nccl_"..., 4096) = 246
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dmig.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ddb_dmig.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=200, ...}) = 0
read(4, "ccl_cfg_ini\nccl_gen\nccl_msg\nccl_"..., 4096) = 200
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dev.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ddb_dev.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=299, ...}) = 0
read(4, "ccl_cfg_ini\nccl_tst\nccl_big\nccl_"..., 4096) = 299
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_wys.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_wys.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=254, ...}) = 0
read(4, "ccl_mem\nccl_qsym\nccl_msg\nccl_thr"..., 4096) = 254
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb_atom_definition.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb_atom_definition.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=243, ...}) = 0
read(4, "ccl_mem\nccl_msg\nccl_err\nccl_thr\n"..., 4096) = 243
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_put.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_put.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=161, ...}) = 0
read(4, "ccl_thr\nccl_gen\nccl_mem\nccl_msg\n"..., 4096) = 161
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_dyn.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_dyn.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=192, ...}) = 0
read(4, "ccl_qtl\nccl_err\nccl_xml\nccl_fio\n"..., 4096) = 192
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libqcl_pllc.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/qcl_pllc.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=206, ...}) = 0
read(4, "ccl_mem\nccl_qtl\nccl_msg\nccl_fio\n"..., 4096) = 206
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libatm_astr.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/atm_astr.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=197, ...}) = 0
read(4, "ccl_mem\nccl_gen\nccl_fio\nccl_msg\n"..., 4096) = 197
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_cdb.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_cdb.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=243, ...}) = 0
read(4, "ccl_mem\nccl_big\nccl_cfg_ini\nccl_"..., 4096) = 243
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_hut.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_hut.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=193, ...}) = 0
read(4, "ccl_mem\nccl_msg\nccl_fio\nccl_gen\n"..., 4096) = 193
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libatm_autil.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/atm_autil.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=152, ...}) = 0
read(4, "ccl_mem\nccl_qtl\nccl_msg\ndb_pdb\nb"..., 4096) = 152
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_mio.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_mio.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=219, ...}) = 0
read(4, "ccl_msg\nccl_mem\nccl_gen\nccl_fio\n"..., 4096) = 219
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_hdb.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_hdb.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=268, ...}) = 0
read(4, "ccl_atcl\nccl_big\nccl_cfg_ini\nccl"..., 4096) = 268
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_qdb.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_qdb.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=235, ...}) = 0
read(4, "ccl_mem\nccl_gen\nccl_qtl\nccl_msg\n"..., 4096) = 235
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libsys_afm.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/sys_afm.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=190, ...}) = 0
read(4, "ccl_cfg_ini\nccl_atcl\nccl_qtl\nccl"..., 4096) = 190
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_dbm.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_dbm.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=181, ...}) = 0
read(4, "ccl_gen\nccl_fio\nccl_mem\nccl_msg\n"..., 4096) = 181
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_cksum.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_cksum.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=153, ...}) = 0
read(4, "ccl_mem\nccl_fio\nccl_gen\nccl_msg\n"..., 4096) = 153
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_qcu_facade.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/comp_qcu_facade.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=129, ...}) = 0
read(4, "ccl_mem\nboost_regex\nboost_serial"..., 4096) = 129
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_acf.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_acf.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=248, ...}) = 0
read(4, "ccl_atcl\nccl_qtl\nccl_tst\nccl_fio"..., 4096) = 248
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libddb_dstr.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ddb_dstr.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=180, ...}) = 0
read(4, "ccl_mem\nccl_thr\nccl_msg\nccl_gen\n"..., 4096) = 180
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_dbs.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_dbs.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=182, ...}) = 0
read(4, "ccl_mem\nccl_thr\nccl_msg\nccl_qsym"..., 4096) = 182
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_qsym.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_qsym.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=188, ...}) = 0
read(4, "ccl_cfg_ini\nccl_qtl\nccl_err\nccl_"..., 4096) = 188
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libsys_cpt.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/sys_cpt.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=198, ...}) = 0
read(4, "ccl_tst\nccl_fio\nccl_cfg_ini\nccl_"..., 4096) = 198
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_ntfq.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_ntfq.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=157, ...}) = 0
read(4, "ccl_thr\nccl_mem\nccl_cfg_ini\nccl_"..., 4096) = 157
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_ntf.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_ntf.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=145, ...}) = 0
read(4, "ccl_thr\nccl_mem\nccl_msg\nboost_re"..., 4096) = 145
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_msg.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_msg.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=264, ...}) = 0
read(4, "ccl_atcl\nccl_big\nccl_cfg_ini\nccl"..., 4096) = 264
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_xml.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_xml.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=174, ...}) = 0
read(4, "ccl_cfg_ini\nccl_fio\nccl_gen\nccl_"..., 4096) = 174
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libxerces-c.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/xerces-c.dep", O_RDONLY) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_sqlite3.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_sqlite3.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=121, ...}) = 0
read(4, "boost_regex\nboost_serialization\n"..., 4096) = 121
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_interface.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_interface.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=121, ...}) = 0
read(4, "boost_regex\nboost_serialization\n"..., 4096) = 121
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_big.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_big.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=172, ...}) = 0
read(4, "ccl_gen\nccl_mem\nccl_err\nccl_qtl\n"..., 4096) = 172
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_pdb.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_pdb.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=205, ...}) = 0
read(4, "ccl_qtl\nccl_thr\nccl_err\nccl_mem\n"..., 4096) = 205
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_tst.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_tst.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=162, ...}) = 0
read(4, "ccl_atcl\nccl_gen\nccl_mem\nccl_thr"..., 4096) = 162
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_clw.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_clw.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=146, ...}) = 0
read(4, "ccl_zlib\nccl_err\nccl_mem\nboost_r"..., 4096) = 146
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_atcl.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_atcl.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=207, ...}) = 0
read(4, "ccl_thr\nccl_gen\nccl_qtl\nccl_fstr"..., 4096) = 207
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_fstr.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_fstr.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=161, ...}) = 0
read(4, "ccl_fio\nccl_gen\nccl_mem\nccl_qtl\n"..., 4096) = 161
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_qtl.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_qtl.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=166, ...}) = 0
read(4, "ccl_mem\nccl_gen\nccl_zlib\nccl_err"..., 4096) = 166
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_zlib.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_zlib.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=129, ...}) = 0
read(4, "ccl_mem\nboost_regex\nboost_serial"..., 4096) = 129
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_cfg_ini.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_cfg_ini.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=169, ...}) = 0
read(4, "ccl_mem\nccl_fio\nccl_gen\nccl_ver\n"..., 4096) = 169
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_gen.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_gen.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=161, ...}) = 0
read(4, "ccl_mem\nccl_fio\nccl_thr\nccl_ver\n"..., 4096) = 161
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_fio.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_fio.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=137, ...}) = 0
read(4, "ccl_mem\nccl_err\nboost_regex\nboos"..., 4096) = 137
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_mem.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_mem.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=137, ...}) = 0
read(4, "ccl_err\nccl_thr\nboost_regex\nboos"..., 4096) = 137
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_err.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_err.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=126, ...}) = 0
read(4, "ccl_thr\nccl_ver\nboost_regex\nboos"..., 4096) = 126
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_ver.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_ver.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=121, ...}) = 0
read(4, "boost_regex\nboost_serialization\n"..., 4096) = 121
read(4, "", 4096)                       = 0
close(4)                                = 0
mmap(NULL, 3149824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf699e6000
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libccl_thr.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/ccl_thr.dep", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0644, st_size=121, ...}) = 0
read(4, "boost_regex\nboost_serialization\n"..., 4096) = 121
read(4, "", 4096)                       = 0
close(4)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libprotobuf.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/protobuf.dep", O_RDONLY) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libboost_regex.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/boost_regex.dep", O_RDONLY) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libboost_serialization.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/boost_serialization.dep", O_RDONLY) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libboost_filesystem.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/boost_filesystem.dep", O_RDONLY) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libboost_system.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/boost_system.dep", O_RDONLY) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libboost_program_options.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/boost_program_options.dep", O_RDONLY) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libboost_unit_test_framework.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/boost_unit_test_framework.dep", O_RDONLY) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libSafeString.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/SafeString.dep", O_RDONLY) = -1 ENOENT (No such file or directory)
read(3, "", 4096)                       = 0
close(3)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64//quartus_patch_log.txt", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/linux64//qvweid.fil", F_OK) = 0
access("/etc/SuSE-release", F_OK)       = -1 ENOENT (No such file or directory)
access("/etc/fedora-release", F_OK)     = -1 ENOENT (No such file or directory)
access("/etc/redhat-release", F_OK)     = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/etc/issue", O_RDONLY) = 3
read(3, "Linux Mint 20.2 Uma \\n \\l\n\n", 8191) = 27
close(3)                                = 0
openat(AT_FDCWD, "/etc/issue", O_RDONLY) = 3
read(3, "Linux Mint 20.2 Uma \\n \\l\n\n", 8191) = 27
close(3)                                = 0
openat(AT_FDCWD, "/proc/self/stat", O_RDONLY) = 3
fstat(3, {st_mode=S_IFREG|0444, st_size=0, ...}) = 0
lseek(3, 0, SEEK_SET)                   = 0
read(3, "7452 (quartus_asm) R 7449 7449 4"..., 1024) = 294
close(3)                                = 0
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
access("/home/pawl/.altera.quartus", F_OK) = 0
access("/home/pawl/.altera.quartus/quartus2.ini", F_OK) = 0
openat(AT_FDCWD, "/home/pawl/.altera.quartus/quartus2.ini", O_RDONLY) = 3
read(3, "\n[Programmer 21.1]\nGFPDB_CUSTOM_"..., 8191) = 190
read(3, "", 8191)                       = 0
close(3)                                = 0
rt_sigaction(SIGSEGV, {sa_handler=0x7fdf72f62375, sa_mask=[], sa_flags=SA_RESTORER|SA_NODEFER|SA_RESETHAND|SA_SIGINFO, sa_restorer=0x7fdf6e2643c0}, NULL, 8) = 0
rt_sigaction(SIGBUS, {sa_handler=0x7fdf72f62375, sa_mask=[], sa_flags=SA_RESTORER|SA_NODEFER|SA_RESETHAND|SA_SIGINFO, sa_restorer=0x7fdf6e2643c0}, NULL, 8) = 0
rt_sigaction(SIGILL, {sa_handler=0x7fdf72f62375, sa_mask=[], sa_flags=SA_RESTORER|SA_NODEFER|SA_RESETHAND|SA_SIGINFO, sa_restorer=0x7fdf6e2643c0}, NULL, 8) = 0
rt_sigaction(SIGFPE, {sa_handler=0x7fdf72f62375, sa_mask=[], sa_flags=SA_RESTORER|SA_NODEFER|SA_RESETHAND|SA_SIGINFO, sa_restorer=0x7fdf6e2643c0}, NULL, 8) = 0
openat(AT_FDCWD, "/proc/self/stat", O_RDONLY) = 3
fstat(3, {st_mode=S_IFREG|0444, st_size=0, ...}) = 0
lseek(3, 0, SEEK_SET)                   = 0
read(3, "7452 (quartus_asm) R 7449 7449 4"..., 1024) = 294
close(3)                                = 0
times({tms_utime=107, tms_stime=12, tms_cutime=1, tms_cstime=0}) = 1719915655
times({tms_utime=107, tms_stime=12, tms_cutime=1, tms_cstime=0}) = 1719915655
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
times({tms_utime=107, tms_stime=12, tms_cutime=1, tms_cstime=0}) = 1719915655
access("/opt/intelFPGA_lite/21.1/quartus/common/misc/msg_index.xml", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/misc/msg_index.xml", F_OK) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/misc/msg_index.xml", O_RDONLY) = 3
read(3, "<?xml version=\"1.0\" encoding=\"UT"..., 8191) = 8191
close(3)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/misc/msg_index.xml", O_RDONLY) = 3
read(3, "<?xml version=\"1.0\" encoding=\"UT"..., 49152) = 49152
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/misc/msg_index.xsd", O_RDONLY) = 4
fstat(4, {st_mode=S_IFREG|0444, st_size=1506, ...}) = 0
read(4, "<?xml version=\"1.0\"?>\n<xs:schema"..., 49152) = 1506
read(4, "", 45056)                      = 0
read(4, "", 49152)                      = 0
close(4)                                = 0
read(3, "e=\"E\" />\n  <message id=\"10218\" h"..., 49152) = 49152
read(3, "NEAR_ATTRIBUTE_SHOULD_BE_SCALAR_"..., 49152) = 49152
read(3, "Y_ALLOWED_ON_SIGNALS\" help_text="..., 49152) = 49152
read(3, "neration scheme must be static\" "..., 49152) = 49152
read(3, "lp_text=\"PR pins are enabled but"..., 49152) = 49152
read(3, "h top-level entity name &amp;quo"..., 49152) = 49152
read(3, "id=\"12031\" handle=\"LMF_INVALID_P"..., 49152) = 49152
read(3, "ice.\" level=\"1\" module=\"SGN\" typ"..., 49152) = 49152
read(3, "six pack.\" level=\"1\" module=\"HSS"..., 49152) = 49152
read(3, "pe=\"W\" />\n  <message id=\"13028\" "..., 49152) = 49152
read(3, "ocation&amp;gt;: generated varia"..., 49152) = 49152
read(3, ";lt;param_name&amp;gt;\" module=\""..., 49152) = 49152
read(3, "t; type, but must have index ran"..., 49152) = 49152
read(3, "l parameter\" module=\"VRFX2\" type"..., 49152) = 49152
read(3, "; is in TFF mode and is in eithe"..., 49152) = 49152
read(3, "mp;gt;&amp;quot; of instance &am"..., 49152) = 49152
read(3, "p;quot;&amp;lt;name&amp;gt;&amp;"..., 49152) = 49152
read(3, "4913\" handle=\"PLNR_AUTOPLACE_ALL"..., 49152) = 49152
read(3, "t connect to input port &amp;lt;"..., 49152) = 49152
read(3, ";&amp;quot; has OPERATION_MODE s"..., 49152) = 49152
read(3, "uot; has illegal value &amp;quot"..., 49152) = 49152
read(3, "e &amp;lt;text&amp;gt;\" module=\""..., 49152) = 49152
read(3, "al to 0.\" module=\"CUT\" type=\"E\" "..., 49152) = 49152
read(3, " option assignment on pin &amp;l"..., 49152) = 49152
read(3, "p;lt;name&amp;gt; block for devi"..., 49152) = 49152
read(3, "Verilog HDL warning at &amp;lt;l"..., 49152) = 49152
read(3, "\"Verilog HDL error at &amp;lt;lo"..., 49152) = 49152
read(3, " &amp;lt;location&amp;gt;: enum "..., 49152) = 49152
read(3, "ONVERTED\" help_text=\"Verilog HDL"..., 49152) = 49152
read(3, "\" type=\"E\" />\n  <message id=\"176"..., 49152) = 49152
read(3, "amp;quot; contains an output por"..., 49152) = 49152
read(3, "t;&amp;lt;name&amp;gt;&amp;quot;"..., 49152) = 49152
read(3, "le=\"VHDL_1638_UNCONVERTED\" help_"..., 49152) = 49152
read(3, "n QSYS.\" level=\"1\" module=\"HPS_A"..., 49152) = 49152
read(3, " is not supported by the EDA for"..., 49152) = 49152
read(3, "&amp;quot; that feeds the dqsena"..., 49152) = 49152
read(3, "_SOURCE\" help_text=\"Cannot make "..., 49152) = 49152
read(3, "\" module=\"QATM\" type=\"E\" />\n  <m"..., 49152) = 49152
read(3, "CHAIN\" help_text=\"Device family "..., 49152) = 49152
read(3, " value &amp;lt;name&amp;gt; of p"..., 49152) = 49152
read(3, "odule=\"MPP\" type=\"E\" />\n  <messa"..., 49152) = 49152
read(3, "ULE\" type=\"E\" />\n  <message id=\""..., 49152) = 49152
read(3, "t;name&amp;gt;&amp;quot; -- rese"..., 49152) = 49152
read(3, "CHANNELS_HEADER\" help_text=\"File"..., 49152) = 49152
read(3, ";&amp;quot; has a DQ group value"..., 49152) = 49152
read(3, "t; cannot be placed inside I/O B"..., 49152) = 49152
read(3, "you have assigned an Output Buff"..., 49152) = 49152
read(3, "signal &amp;quot;&amp;lt;name&am"..., 49152) = 49152
read(3, "sful\" module=\"FITCC\" type=\"E\" />"..., 49152) = 49152
read(3, ";&amp;lt;name&amp;gt;&amp;quot;\""..., 49152) = 49152
read(3, "erential I/O standard. However, "..., 49152) = 49152
read(3, "; requires &amp;lt;number&amp;gt"..., 49152) = 49152
read(3, "to regional clock instead of glo"..., 49152) = 49152
read(3, "groups containing the following "..., 49152) = 49152
read(3, "receivers that are driven by fas"..., 49152) = 49152
read(3, "t; drives fast regional clock, b"..., 49152) = 49152
read(3, "_MIGRATION_PIN_NAME_SUB\" help_te"..., 49152) = 49152
read(3, "DA Netlist Writer to generate HS"..., 49152) = 49152
read(3, "ed, Can't scan JTAG chain, Port "..., 49152) = 49152
read(3, "\" type=\"O\" />\n  <message id=\"211"..., 49152) = 49152
read(3, "ame&amp;gt;&amp;quot;\" module=\"P"..., 49152) = 49152
read(3, "\" help_text=\"Can't change the lo"..., 49152) = 49152
read(3, "wing nodes\" module=\"ATCQ\" type=\""..., 49152) = 49152
read(3, "t, Post-Fit (Strict), or Post-Fi"..., 49152) = 49152
read(3, "cf type UI name&amp;gt;&amp;quot"..., 49152) = 49152
read(3, " agree with Function Prototype p"..., 49152) = 49152
read(3, "\n  <message id=\"297027\" handle=\""..., 49152) = 49152
read(3, "\"COMB_FEED_ASYNCH_RAM_WE\" help_t"..., 49152) = 49152
read(3, "value&amp;gt;\" module=\"SIN\" type"..., 49152) = 49152
read(3, "OT_SHUTDOWN_SYSTEMCONSOLE_CLEANL"..., 49152) = 11509
read(3, "", 37643)                      = 0
close(3)                                = 0
times({tms_utime=122, tms_stime=13, tms_cutime=1, tms_cstime=0}) = 1719915674
prlimit64(0, RLIMIT_NOFILE, NULL, {rlim_cur=1024, rlim_max=1024*1024}) = 0
stat("/home/pawl/.flexlmborrow", 0x7fff35ff3be0) = -1 ENOENT (No such file or directory)
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/license.dat", 0x7fff35ff2660) = -1 ENOENT (No such file or directory)
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/.7nnXVxbIaIQ", F_OK) = -1 ENOENT (No such file or directory)
access("/home/pawl/.altera.quartus", F_OK) = 0
openat(AT_FDCWD, "/home/pawl/.altera.quartus/.7nnXVxbIaIQ", O_RDONLY) = 3
fstat(3, {st_mode=S_IFREG|0664, st_size=16, ...}) = 0
read(3, "2721b86618a58dd6", 4096)       = 16
read(3, "", 4096)                       = 0
close(3)                                = 0
stat("/home/pawl/.flexlmborrow", 0x7fff35ff3190) = -1 ENOENT (No such file or directory)
stat("/home/pawl/.flexlmborrow", 0x7fff35ff3a00) = -1 ENOENT (No such file or directory)
stat("/home/pawl/.flexlmborrow", 0x7fff35ff3190) = -1 ENOENT (No such file or directory)
stat("/home/pawl/.flexlmborrow", 0x7fff35ff3190) = -1 ENOENT (No such file or directory)
stat("/home/pawl/.flexlmborrow", 0x7fff35ff3a00) = -1 ENOENT (No such file or directory)
stat("/home/pawl/.flexlmborrow", 0x7fff35ff3190) = -1 ENOENT (No such file or directory)
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
stat("/home/pawl/.flexlmborrow", 0x7fff35ff32d0) = -1 ENOENT (No such file or directory)
stat("/home/pawl/.flexlmborrow", 0x7fff35ff3b40) = -1 ENOENT (No such file or directory)
stat("/home/pawl/.flexlmborrow", 0x7fff35ff32d0) = -1 ENOENT (No such file or directory)
stat("/home/pawl/.flexlmborrow", 0x7fff35ff3210) = -1 ENOENT (No such file or directory)
stat("/home/pawl/.flexlmborrow", 0x7fff35ff3a80) = -1 ENOENT (No such file or directory)
stat("/home/pawl/.flexlmborrow", 0x7fff35ff3210) = -1 ENOENT (No such file or directory)
times({tms_utime=122, tms_stime=13, tms_cutime=1, tms_cstime=0}) = 1719915675
times({tms_utime=122, tms_stime=13, tms_cutime=1, tms_cstime=0}) = 1719915675
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
chdir("")                               = -1 ENOENT (No such file or directory)
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
chdir("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template") = 0
chdir("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/") = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
access("/home/pawl/quartus.ini", F_OK)  = -1 ENOENT (No such file or directory)
access("/home/pawl/.altera.quartus/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/bin/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
access("", F_OK)                        = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.qmsg", F_OK) = 0
unlink("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.qmsg") = 0
times({tms_utime=122, tms_stime=13, tms_cutime=1, tms_cstime=0}) = 1719915676
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.srf", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/tcl8.6", F_OK) = 0
lseek(0, 0, SEEK_CUR)                   = -1 ESPIPE (Illegal seek)
lseek(1, 0, SEEK_CUR)                   = -1 ESPIPE (Illegal seek)
lseek(2, 0, SEEK_CUR)                   = -1 ESPIPE (Illegal seek)
rt_sigaction(SIGPIPE, {sa_handler=SIG_IGN, sa_mask=[PIPE], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=0}, 8) = 0
openat(AT_FDCWD, "/usr/lib/locale/locale-archive", O_RDONLY|O_CLOEXEC) = 3
fstat(3, {st_mode=S_IFREG|0644, st_size=5699248, ...}) = 0
mmap(NULL, 5699248, PROT_READ, MAP_PRIVATE, 3, 0) = 0x7fdf69476000
close(3)                                = 0
mmap(NULL, 8392704, PROT_NONE, MAP_PRIVATE|MAP_ANONYMOUS|MAP_STACK, -1, 0) = 0x7fdf68c75000
mprotect(0x7fdf68c76000, 8388608, PROT_READ|PROT_WRITE) = 0
clone(child_stack=0x7fdf69474e70, flags=CLONE_VM|CLONE_FS|CLONE_FILES|CLONE_SIGHAND|CLONE_THREAD|CLONE_SYSVSEM|CLONE_SETTLS|CLONE_PARENT_SETTID|CLONE_CHILD_CLEARTID, parent_tid=[7471], tls=0x7fdf69475700, child_tidptr=0x7fdf694759d0) = 7471
getpid()                                = 7452
futex(0x7fdf6c83cd50, FUTEX_WAKE_PRIVATE, 1) = 1
futex(0x7fdf6c83cdb8, FUTEX_WAIT_PRIVATE, 0, NULL) = -1 EAGAIN (Resource temporarily unavailable)
futex(0x7fdf6c83cd50, FUTEX_WAKE_PRIVATE, 1) = 0
access("/opt/intelFPGA_lite/21.1/quartus/adm/quartus_asm", X_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus_asm", X_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus_asm", {st_mode=S_IFREG|0755, st_size=118496, ...}) = 0
uname({sysname="Linux", nodename="quartus-linux", ...}) = 0
getuid()                                = 1000
socket(AF_UNIX, SOCK_STREAM|SOCK_CLOEXEC|SOCK_NONBLOCK, 0) = 5
connect(5, {sa_family=AF_UNIX, sun_path="/var/run/nscd/socket"}, 110) = -1 ENOENT (No such file or directory)
close(5)                                = 0
socket(AF_UNIX, SOCK_STREAM|SOCK_CLOEXEC|SOCK_NONBLOCK, 0) = 5
connect(5, {sa_family=AF_UNIX, sun_path="/var/run/nscd/socket"}, 110) = -1 ENOENT (No such file or directory)
close(5)                                = 0
openat(AT_FDCWD, "/etc/nsswitch.conf", O_RDONLY|O_CLOEXEC) = 5
fstat(5, {st_mode=S_IFREG|0644, st_size=553, ...}) = 0
read(5, "# /etc/nsswitch.conf\n#\n# Example"..., 4096) = 553
read(5, "", 4096)                       = 0
close(5)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libnss_files.so.2", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/x86_64/libnss_files.so.2", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/libnss_files.so.2", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/x86_64/libnss_files.so.2", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "tls/libnss_files.so.2", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/x86_64/libnss_files.so.2", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/libnss_files.so.2", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "x86_64/libnss_files.so.2", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "libnss_files.so.2", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/etc/ld.so.cache", O_RDONLY|O_CLOEXEC) = 5
fstat(5, {st_mode=S_IFREG|0644, st_size=79555, ...}) = 0
mmap(NULL, 79555, PROT_READ, MAP_PRIVATE, 5, 0) = 0x7fdf6e29c000
close(5)                                = 0
openat(AT_FDCWD, "/lib/x86_64-linux-gnu/libnss_files.so.2", O_RDONLY|O_CLOEXEC) = 5
read(5, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\3005\0\0\0\0\0\0"..., 832) = 832
fstat(5, {st_mode=S_IFREG|0644, st_size=51832, ...}) = 0
mmap(NULL, 79672, PROT_READ, MAP_PRIVATE|MAP_DENYWRITE, 5, 0) = 0x7fdf68c61000
mmap(0x7fdf68c64000, 28672, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 5, 0x3000) = 0x7fdf68c64000
mmap(0x7fdf68c6b000, 8192, PROT_READ, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 5, 0xa000) = 0x7fdf68c6b000
mmap(0x7fdf68c6d000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 5, 0xb000) = 0x7fdf68c6d000
mmap(0x7fdf68c6f000, 22328, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf68c6f000
close(5)                                = 0
mprotect(0x7fdf68c6d000, 4096, PROT_READ) = 0
munmap(0x7fdf6e29c000, 79555)           = 0
openat(AT_FDCWD, "/etc/passwd", O_RDONLY|O_CLOEXEC) = 5
lseek(5, 0, SEEK_CUR)                   = 0
fstat(5, {st_mode=S_IFREG|0644, st_size=2781, ...}) = 0
read(5, "root:x:0:0:root:/root:/bin/bash\n"..., 4096) = 2781
close(5)                                = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/linux64", {st_mode=S_IFDIR|0775, st_size=69632, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/linux64/tcl8.6", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/tcl8.6/init.tcl", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/tcl8.6/init.tcl", {st_mode=S_IFREG|0644, st_size=24827, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tcl8.6/init.tcl", O_RDONLY) = 5
fcntl(5, F_SETFD, FD_CLOEXEC)           = 0
ioctl(5, TCGETS, 0x7fff35feb320)        = -1 ENOTTY (Inappropriate ioctl for device)
read(5, "# init.tcl --\n#\n# Default system"..., 4096) = 4096
read(5, "{\n\t\t    switch -- $u {\n\t\t\tCOMSPE"..., 4096) = 4096
read(5, "de [catch {uplevel 1 $args} msg "..., 4096) = 4096
read(5, "re\n# is defined in one of them. "..., 4096) = 4096
read(5, "if the name starts with ::\n    #"..., 4096) = 4096
read(5, "d path \"$windir/system32;\"\n\t}\n\ta"..., 4096) = 4096
read(5, " -nocomplain -directory $src *] "..., 4096) = 251
read(5, "", 4096)                       = 0
close(5)                                = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/linux64", {st_mode=S_IFDIR|0775, st_size=69632, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/linux64/tcl8.6", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/tcl8.6/encoding", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/build", 0x7fff35fe9d00)         = -1 ENOENT (No such file or directory)
access("/build", F_OK)                  = -1 ENOENT (No such file or directory)
stat("/build/psgswbuild/SJ/nightly/21.1std/842/l64/acds/quartus/extlibs64/tcl/lib/tcl8.6/encoding", 0x7fff35feb1c0) = -1 ENOENT (No such file or directory)
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/msg_puts.tcl", {st_mode=S_IFREG|0444, st_size=1246, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/msg_puts.tcl", O_RDONLY) = 5
fcntl(5, F_SETFD, FD_CLOEXEC)           = 0
ioctl(5, TCGETS, 0x7fff35feb080)        = -1 ENOTTY (Inappropriate ioctl for device)
read(5, "# START_MODULE_HEADER///////////"..., 4096) = 1246
read(5, "", 4096)                       = 0
close(5)                                = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.srf", O_RDONLY) = 5
read(5, "{ \"\" \"\" \"\" \"*\" {  } {  } 0 10885"..., 32767) = 69
read(5, "", 32767)                      = 0
close(5)                                = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.frf", F_OK) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.qmsg", O_WRONLY|O_CREAT|O_APPEND, 0666) = 5
lseek(5, 0, SEEK_END)                   = 0
fstat(1, {st_mode=S_IFCHR|0620, st_rdev=makedev(0x88, 0x3), ...}) = 0
write(1, "\33[0;32mInfo: *******************"..., 81) = 81
writev(5, [{iov_base="{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*"..., iov_len=229}, {iov_base="{ \"Info\" \"IQEXE_START_BANNER_PRO"..., iov_len=3762}], 2) = 3991
write(1, "\33[0m\33[0;32mInfo: Running Quartus"..., 49) = 49
write(1, "\33[0m\33[0;32m    Info: Version 21."..., 73) = 73
write(1, "\33[0m\33[0;32m    Info: Copyright ("..., 81) = 81
write(1, "\33[0m\33[0;32m    Info: Your use of"..., 84) = 84
write(1, "\33[0m\33[0;32m    Info: and other s"..., 74) = 74
write(1, "\33[0m\33[0;32m    Info: functions, "..., 80) = 80
write(1, "\33[0m\33[0;32m    Info: (including "..., 82) = 82
write(1, "\33[0m\33[0;32m    Info: associated "..., 84) = 84
write(1, "\33[0m\33[0;32m    Info: to the term"..., 79) = 79
write(1, "\33[0m\33[0;32m    Info: Subscriptio"..., 88) = 88
write(1, "\33[0m\33[0;32m    Info: the Intel F"..., 86) = 86
write(1, "\33[0m\33[0;32m    Info: agreement, "..., 84) = 84
write(1, "\33[0m\33[0;32m    Info: the sole pu"..., 83) = 83
write(1, "\33[0m\33[0;32m    Info: Intel and s"..., 85) = 85
write(1, "\33[0m\33[0;32m    Info: refer to th"..., 79) = 79
write(1, "\33[0m\33[0;32m    Info: https://fpg"..., 58) = 58
write(1, "\33[0m\33[0;32m    Info: Processing "..., 66) = 66
write(1, "\33[0m\33[0;32mInfo: Command: quartu"..., 56) = 56
times({tms_utime=124, tms_stime=13, tms_cutime=1, tms_cstime=0}) = 1719915682
times({tms_utime=124, tms_stime=13, tms_cutime=1, tms_cstime=0}) = 1719915682
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qpf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qpf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/adm/quartus_asm", X_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus_asm", X_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus_asm", {st_mode=S_IFREG|0755, st_size=118496, ...}) = 0
uname({sysname="Linux", nodename="quartus-linux", ...}) = 0
getuid()                                = 1000
openat(AT_FDCWD, "/etc/passwd", O_RDONLY|O_CLOEXEC) = 6
lseek(6, 0, SEEK_CUR)                   = 0
fstat(6, {st_mode=S_IFREG|0644, st_size=2781, ...}) = 0
read(6, "root:x:0:0:root:/root:/bin/bash\n"..., 4096) = 2781
close(6)                                = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/linux64", {st_mode=S_IFDIR|0775, st_size=69632, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/linux64/tcl8.6", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/tcl8.6/init.tcl", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/tcl8.6/init.tcl", {st_mode=S_IFREG|0644, st_size=24827, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tcl8.6/init.tcl", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
ioctl(6, TCGETS, 0x7fff35ff25b0)        = -1 ENOTTY (Inappropriate ioctl for device)
read(6, "# init.tcl --\n#\n# Default system"..., 4096) = 4096
read(6, "{\n\t\t    switch -- $u {\n\t\t\tCOMSPE"..., 4096) = 4096
read(6, "de [catch {uplevel 1 $args} msg "..., 4096) = 4096
read(6, "re\n# is defined in one of them. "..., 4096) = 4096
read(6, "if the name starts with ::\n    #"..., 4096) = 4096
read(6, "d path \"$windir/system32;\"\n\t}\n\ta"..., 4096) = 4096
read(6, " -nocomplain -directory $src *] "..., 4096) = 251
read(6, "", 4096)                       = 0
close(6)                                = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/msg_puts.tcl", {st_mode=S_IFREG|0444, st_size=1246, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/msg_puts.tcl", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
ioctl(6, TCGETS, 0x7fff35ff2310)        = -1 ENOTTY (Inappropriate ioctl for device)
read(6, "# START_MODULE_HEADER///////////"..., 4096) = 1246
read(6, "", 4096)                       = 0
close(6)                                = 0
access("/opt/intelFPGA_lite/21.1/ip/", F_OK) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=0}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/not_shipped/tcl/packages", F_OK) = -1 ENOENT (No such file or directory)
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/zlib.hlp", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/zlib.tcl", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/zlib.hlp", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tcloo.hlp", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tcloo.tcl", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tcloo.hlp", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tcl::tommath.hlp", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tcl::tommath.tcl", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tcl::tommath.hlp", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tcl.hlp", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tcl.tcl", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tcl.hlp", F_OK) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", O_RDONLY|O_NONBLOCK|O_CLOEXEC|O_DIRECTORY) = 6
fstat(6, {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
getdents64(6, /* 654 entries */, 32768) = 27136
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/atoms.pkg_info", {st_mode=S_IFREG|0644, st_size=466, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/atoms.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/atoms.pkg_info", {st_mode=S_IFREG|0644, st_size=466, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/atoms.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::atoms to the ta"..., 4096) = 466
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/chip_editor.pkg_info", {st_mode=S_IFREG|0644, st_size=459, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/chip_editor.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/chip_editor.pkg_info", {st_mode=S_IFREG|0644, st_size=459, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/chip_editor.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::chip_editor to "..., 4096) = 459
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sta_design_analysis.pkg_info", {st_mode=S_IFREG|0644, st_size=680, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sta_design_analysis.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sta_design_analysis.pkg_info", {st_mode=S_IFREG|0644, st_size=680, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sta_design_analysis.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::sta_design_anal"..., 4096) = 680
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qcl_pll.pkg_info", {st_mode=S_IFREG|0644, st_size=456, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qcl_pll.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qcl_pll.pkg_info", {st_mode=S_IFREG|0644, st_size=456, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qcl_pll.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::qcl_pll to the "..., 4096) = 456
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/itc.pkg_info", {st_mode=S_IFREG|0644, st_size=58, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/itc.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/itc.pkg_info", {st_mode=S_IFREG|0644, st_size=58, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/itc.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 58
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/logiclock.pkg_info", {st_mode=S_IFREG|0644, st_size=481, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/logiclock.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/logiclock.pkg_info", {st_mode=S_IFREG|0644, st_size=481, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/logiclock.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::logiclock to th"..., 4096) = 481
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sscq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sscq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sscq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sscq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fitter_report.pkg_info", {st_mode=S_IFREG|0644, st_size=449, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fitter_report.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fitter_report.pkg_info", {st_mode=S_IFREG|0644, st_size=449, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fitter_report.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::fitter_report t"..., 4096) = 449
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/db_cleanup.pkg_info", {st_mode=S_IFREG|0644, st_size=321, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/db_cleanup.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/db_cleanup.pkg_info", {st_mode=S_IFREG|0644, st_size=321, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/db_cleanup.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "if {[lsearch -exact [list qpro q"..., 4096) = 321
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/partial_reconfiguration.pkg_info", {st_mode=S_IFREG|0644, st_size=508, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/partial_reconfiguration.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/partial_reconfiguration.pkg_info", {st_mode=S_IFREG|0644, st_size=508, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/partial_reconfiguration.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::partial_reconfi"..., 4096) = 508
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/names.pkg_info", {st_mode=S_IFREG|0644, st_size=547, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/names.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/names.pkg_info", {st_mode=S_IFREG|0644, st_size=547, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/names.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::names to the ta"..., 4096) = 547
read(7, "", 4096)                       = 0
close(7)                                = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/names.tcl", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/names.tcl", {st_mode=S_IFREG|0644, st_size=241, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/names.tcl", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff22c0)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "package ifneeded ::quartus::name"..., 4096) = 241
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qui.pkg_info", {st_mode=S_IFREG|0644, st_size=58, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qui.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qui.pkg_info", {st_mode=S_IFREG|0644, st_size=58, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qui.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 58
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/systemconsole.pkg_info", {st_mode=S_IFREG|0644, st_size=455, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/systemconsole.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/systemconsole.pkg_info", {st_mode=S_IFREG|0644, st_size=455, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/systemconsole.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::systemconsole t"..., 4096) = 455
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sdc_ext.pkg_info", {st_mode=S_IFREG|0644, st_size=597, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sdc_ext.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sdc_ext.pkg_info", {st_mode=S_IFREG|0644, st_size=597, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sdc_ext.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::sdc_ext to the "..., 4096) = 597
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sdc.pkg_info", {st_mode=S_IFREG|0644, st_size=573, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sdc.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sdc.pkg_info", {st_mode=S_IFREG|0644, st_size=573, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sdc.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::sdc to the tabl"..., 4096) = 573
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/insystem_memory_edit.pkg_info", {st_mode=S_IFREG|0644, st_size=699, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/insystem_memory_edit.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/insystem_memory_edit.pkg_info", {st_mode=S_IFREG|0644, st_size=699, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/insystem_memory_edit.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::insystem_memory"..., 4096) = 699
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/design.pkg_info", {st_mode=S_IFREG|0644, st_size=687, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/design.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/design.pkg_info", {st_mode=S_IFREG|0644, st_size=687, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/design.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::design to the t"..., 4096) = 687
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/io_checker.pkg_info", {st_mode=S_IFREG|0644, st_size=437, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/io_checker.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/io_checker.pkg_info", {st_mode=S_IFREG|0644, st_size=437, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/io_checker.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::io_checker to t"..., 4096) = 437
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/placer_delay_matrix.pkg_info", {st_mode=S_IFREG|0644, st_size=473, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/placer_delay_matrix.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/placer_delay_matrix.pkg_info", {st_mode=S_IFREG|0644, st_size=473, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/placer_delay_matrix.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::placer_delay_ma"..., 4096) = 473
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fif.pkg_info", {st_mode=S_IFREG|0644, st_size=561, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fif.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fif.pkg_info", {st_mode=S_IFREG|0644, st_size=561, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fif.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::fif to the tabl"..., 4096) = 561
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/interactive_synthesis.pkg_info", {st_mode=S_IFREG|0644, st_size=669, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/interactive_synthesis.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/interactive_synthesis.pkg_info", {st_mode=S_IFREG|0644, st_size=669, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/interactive_synthesis.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::interactive_syn"..., 4096) = 669
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tdc.pkg_info", {st_mode=S_IFREG|0644, st_size=585, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tdc.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tdc.pkg_info", {st_mode=S_IFREG|0644, st_size=585, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tdc.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::tdc to the tabl"..., 4096) = 585
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fitter.pkg_info", {st_mode=S_IFREG|0644, st_size=578, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fitter.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fitter.pkg_info", {st_mode=S_IFREG|0644, st_size=578, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fitter.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::fitter to the t"..., 4096) = 578
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/periph_clocks.pkg_info", {st_mode=S_IFREG|0644, st_size=449, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/periph_clocks.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/periph_clocks.pkg_info", {st_mode=S_IFREG|0644, st_size=449, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/periph_clocks.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::periph_clocks t"..., 4096) = 449
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/periph_fitter.pkg_info", {st_mode=S_IFREG|0644, st_size=449, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/periph_fitter.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/periph_fitter.pkg_info", {st_mode=S_IFREG|0644, st_size=449, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/periph_fitter.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::periph_fitter t"..., 4096) = 449
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/synthesis_report.pkg_info", {st_mode=S_IFREG|0644, st_size=639, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/synthesis_report.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/synthesis_report.pkg_info", {st_mode=S_IFREG|0644, st_size=639, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/synthesis_report.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::synthesis_repor"..., 4096) = 639
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/file_manager.pkg_info", {st_mode=S_IFREG|0644, st_size=464, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/file_manager.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/file_manager.pkg_info", {st_mode=S_IFREG|0644, st_size=464, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/file_manager.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::file_manager to"..., 4096) = 464
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/device.pkg_info", {st_mode=S_IFREG|0644, st_size=789, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/device.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/device.pkg_info", {st_mode=S_IFREG|0644, st_size=789, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/device.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::device to the t"..., 4096) = 789
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/u2b2_core.pkg_info", {st_mode=S_IFREG|0644, st_size=608, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/u2b2_core.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/u2b2_core.pkg_info", {st_mode=S_IFREG|0644, st_size=608, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/u2b2_core.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::u2b2_core to th"..., 4096) = 608
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/legacy_fitter.pkg_info", {st_mode=S_IFREG|0644, st_size=449, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/legacy_fitter.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/legacy_fitter.pkg_info", {st_mode=S_IFREG|0644, st_size=449, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/legacy_fitter.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::legacy_fitter t"..., 4096) = 449
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qic_project_utilities.pkg_info", {st_mode=S_IFREG|0644, st_size=506, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qic_project_utilities.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qic_project_utilities.pkg_info", {st_mode=S_IFREG|0644, st_size=506, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qic_project_utilities.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::qic_project_uti"..., 4096) = 506
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_pll_legality.pkg_info", {st_mode=S_IFREG|0644, st_size=493, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_pll_legality.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_pll_legality.pkg_info", {st_mode=S_IFREG|0644, st_size=493, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_pll_legality.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::advanced_pll_le"..., 4096) = 493
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/cut_dev.pkg_info", {st_mode=S_IFREG|0644, st_size=437, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/cut_dev.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/cut_dev.pkg_info", {st_mode=S_IFREG|0644, st_size=437, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/cut_dev.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::cut_dev to the "..., 4096) = 437
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_hssi_legality.pkg_info", {st_mode=S_IFREG|0644, st_size=487, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_hssi_legality.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_hssi_legality.pkg_info", {st_mode=S_IFREG|0644, st_size=487, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_hssi_legality.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::advanced_hssi_l"..., 4096) = 487
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/flow.pkg_info", {st_mode=S_IFREG|0644, st_size=569, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/flow.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/flow.pkg_info", {st_mode=S_IFREG|0644, st_size=569, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/flow.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::flow to the tab"..., 4096) = 569
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/medq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/medq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/medq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/medq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/conwq.pkg_info", {st_mode=S_IFREG|0644, st_size=60, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/conwq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/conwq.pkg_info", {st_mode=S_IFREG|0644, st_size=60, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/conwq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 60
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/smeq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/smeq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/smeq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/smeq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/eslc.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/eslc.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/eslc.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/eslc.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pgmtq.pkg_info", {st_mode=S_IFREG|0644, st_size=60, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pgmtq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pgmtq.pkg_info", {st_mode=S_IFREG|0644, st_size=60, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pgmtq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 60
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/wl_netlist.pkg_info", {st_mode=S_IFREG|0644, st_size=449, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/wl_netlist.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/wl_netlist.pkg_info", {st_mode=S_IFREG|0644, st_size=449, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/wl_netlist.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::wl_netlist to t"..., 4096) = 449
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/xibiso2.pkg_info", {st_mode=S_IFREG|0644, st_size=620, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/xibiso2.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/xibiso2.pkg_info", {st_mode=S_IFREG|0644, st_size=620, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/xibiso2.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::xibiso2 to the "..., 4096) = 620
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/oawq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/oawq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/oawq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/oawq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/u2b2_cdb.pkg_info", {st_mode=S_IFREG|0644, st_size=602, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/u2b2_cdb.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/u2b2_cdb.pkg_info", {st_mode=S_IFREG|0644, st_size=602, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/u2b2_cdb.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::u2b2_cdb to the"..., 4096) = 602
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/xibiso.pkg_info", {st_mode=S_IFREG|0644, st_size=614, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/xibiso.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/xibiso.pkg_info", {st_mode=S_IFREG|0644, st_size=614, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/xibiso.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::xibiso to the t"..., 4096) = 614
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_lvds_legality.pkg_info", {st_mode=S_IFREG|0644, st_size=487, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_lvds_legality.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_lvds_legality.pkg_info", {st_mode=S_IFREG|0644, st_size=487, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_lvds_legality.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::advanced_lvds_l"..., 4096) = 487
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fidq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fidq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fidq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fidq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fdi_build.pkg_info", {st_mode=S_IFREG|0644, st_size=64, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fdi_build.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fdi_build.pkg_info", {st_mode=S_IFREG|0644, st_size=64, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fdi_build.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 64
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/backannotate.pkg_info", {st_mode=S_IFREG|0644, st_size=459, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/backannotate.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/backannotate.pkg_info", {st_mode=S_IFREG|0644, st_size=459, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/backannotate.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::backannotate to"..., 4096) = 459
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/project_tedq.pkg_info", {st_mode=S_IFREG|0644, st_size=495, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/project_tedq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/project_tedq.pkg_info", {st_mode=S_IFREG|0644, st_size=495, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/project_tedq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "if {[lsearch -exact [list qpro q"..., 4096) = 495
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/redq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/redq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/redq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/redq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fitter_utilities.pkg_info", {st_mode=S_IFREG|0644, st_size=461, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fitter_utilities.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fitter_utilities.pkg_info", {st_mode=S_IFREG|0644, st_size=461, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fitter_utilities.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::fitter_utilitie"..., 4096) = 461
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/csyn_debug.pkg_info", {st_mode=S_IFREG|0644, st_size=437, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/csyn_debug.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/csyn_debug.pkg_info", {st_mode=S_IFREG|0644, st_size=437, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/csyn_debug.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::csyn_debug to t"..., 4096) = 437
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/unbq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/unbq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/unbq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/unbq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/report.pkg_info", {st_mode=S_IFREG|0644, st_size=789, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/report.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/report.pkg_info", {st_mode=S_IFREG|0644, st_size=789, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/report.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::report to the t"..., 4096) = 789
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ptwq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ptwq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ptwq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ptwq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/timing_assignment.pkg_info", {st_mode=S_IFREG|0644, st_size=779, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/timing_assignment.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/timing_assignment.pkg_info", {st_mode=S_IFREG|0644, st_size=779, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/timing_assignment.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::timing_assignme"..., 4096) = 779
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/asm2.pkg_info", {st_mode=S_IFREG|0644, st_size=431, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/asm2.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/asm2.pkg_info", {st_mode=S_IFREG|0644, st_size=431, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/asm2.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::asm2 to the tab"..., 4096) = 431
read(7, "", 4096)                       = 0
close(7)                                = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/asm2.tcl", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/asm2.tcl", {st_mode=S_IFREG|0644, st_size=241, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/asm2.tcl", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff22c0)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "package ifneeded ::quartus::asm2"..., 4096) = 241
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/aseq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/aseq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/aseq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/aseq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/misc.pkg_info", {st_mode=S_IFREG|0644, st_size=1004, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/misc.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/misc.pkg_info", {st_mode=S_IFREG|0644, st_size=1004, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/misc.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::misc to the tab"..., 4096) = 1004
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/eda_bsd.pkg_info", {st_mode=S_IFREG|0644, st_size=584, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/eda_bsd.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/eda_bsd.pkg_info", {st_mode=S_IFREG|0644, st_size=584, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/eda_bsd.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::eda_bsd to the "..., 4096) = 584
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fil_test.pkg_info", {st_mode=S_IFREG|0644, st_size=626, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fil_test.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fil_test.pkg_info", {st_mode=S_IFREG|0644, st_size=626, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/fil_test.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::fil_test to the"..., 4096) = 626
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/hspo.pkg_info", {st_mode=S_IFREG|0644, st_size=566, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/hspo.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/hspo.pkg_info", {st_mode=S_IFREG|0644, st_size=566, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/hspo.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::hspo to the tab"..., 4096) = 566
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/platform.pkg_info", {st_mode=S_IFREG|0644, st_size=603, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/platform.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/platform.pkg_info", {st_mode=S_IFREG|0644, st_size=603, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/platform.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::platform to the"..., 4096) = 603
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ptcl.pkg_info", {st_mode=S_IFREG|0644, st_size=413, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ptcl.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ptcl.pkg_info", {st_mode=S_IFREG|0644, st_size=413, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ptcl.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::ptcl to the tab"..., 4096) = 413
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/cpfq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/cpfq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/cpfq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/cpfq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/python.pkg_info", {st_mode=S_IFREG|0644, st_size=454, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/python.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/python.pkg_info", {st_mode=S_IFREG|0644, st_size=454, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/python.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::python to the t"..., 4096) = 454
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/external_memif_toolkit.pkg_info", {st_mode=S_IFREG|0644, st_size=492, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/external_memif_toolkit.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/external_memif_toolkit.pkg_info", {st_mode=S_IFREG|0644, st_size=492, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/external_memif_toolkit.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::external_memif_"..., 4096) = 492
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/report2.pkg_info", {st_mode=S_IFREG|0644, st_size=504, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/report2.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/report2.pkg_info", {st_mode=S_IFREG|0644, st_size=504, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/report2.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::report2 to the "..., 4096) = 504
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_emif_legality.pkg_info", {st_mode=S_IFREG|0644, st_size=487, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_emif_legality.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_emif_legality.pkg_info", {st_mode=S_IFREG|0644, st_size=487, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_emif_legality.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::advanced_emif_l"..., 4096) = 487
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/llwq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/llwq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/llwq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/llwq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/cdb_manager.pkg_info", {st_mode=S_IFREG|0644, st_size=441, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/cdb_manager.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/cdb_manager.pkg_info", {st_mode=S_IFREG|0644, st_size=441, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/cdb_manager.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::cdb_manager to "..., 4096) = 441
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/setdq.pkg_info", {st_mode=S_IFREG|0644, st_size=60, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/setdq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/setdq.pkg_info", {st_mode=S_IFREG|0644, st_size=60, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/setdq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 60
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_timing.pkg_info", {st_mode=S_IFREG|0644, st_size=70, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_timing.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_timing.pkg_info", {st_mode=S_IFREG|0644, st_size=70, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_timing.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 70
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ioo.pkg_info", {st_mode=S_IFREG|0644, st_size=596, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ioo.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ioo.pkg_info", {st_mode=S_IFREG|0644, st_size=596, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ioo.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::ioo to the tabl"..., 4096) = 596
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/incremental_compilation.pkg_info", {st_mode=S_IFREG|0644, st_size=538, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/incremental_compilation.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/incremental_compilation.pkg_info", {st_mode=S_IFREG|0644, st_size=538, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/incremental_compilation.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::incremental_com"..., 4096) = 538
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/u2b.pkg_info", {st_mode=S_IFREG|0644, st_size=421, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/u2b.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/u2b.pkg_info", {st_mode=S_IFREG|0644, st_size=421, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/u2b.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::u2b to the tabl"..., 4096) = 421
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sedq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sedq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sedq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sedq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/partial_reconfiguration_internal.pkg_info", {st_mode=S_IFREG|0644, st_size=535, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/partial_reconfiguration_internal.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/partial_reconfiguration_internal.pkg_info", {st_mode=S_IFREG|0644, st_size=535, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/partial_reconfiguration_internal.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::partial_reconfi"..., 4096) = 535
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/nsmq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/nsmq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/nsmq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/nsmq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tedq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tedq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tedq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tedq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ddr_timing_model.pkg_info", {st_mode=S_IFREG|0644, st_size=712, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ddr_timing_model.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ddr_timing_model.pkg_info", {st_mode=S_IFREG|0644, st_size=712, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ddr_timing_model.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::ddr_timing_mode"..., 4096) = 712
read(7, "", 4096)                       = 0
close(7)                                = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ddr_timing_model.tcl", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ddr_timing_model.tcl", {st_mode=S_IFREG|0644, st_size=272, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ddr_timing_model.tcl", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff22c0)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "package ifneeded ::quartus::ddr_"..., 4096) = 272
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/dist.pkg_info", {st_mode=S_IFREG|0644, st_size=614, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/dist.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/dist.pkg_info", {st_mode=S_IFREG|0644, st_size=614, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/dist.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::dist to the tab"..., 4096) = 614
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/jtag.pkg_info", {st_mode=S_IFREG|0644, st_size=603, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/jtag.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/jtag.pkg_info", {st_mode=S_IFREG|0644, st_size=603, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/jtag.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::jtag to the tab"..., 4096) = 603
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ipman.pkg_info", {st_mode=S_IFREG|0644, st_size=646, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ipman.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ipman.pkg_info", {st_mode=S_IFREG|0644, st_size=646, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ipman.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::ipman to the ta"..., 4096) = 646
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/rapid_recompile.pkg_info", {st_mode=S_IFREG|0644, st_size=457, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/rapid_recompile.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/rapid_recompile.pkg_info", {st_mode=S_IFREG|0644, st_size=457, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/rapid_recompile.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::rapid_recompile"..., 4096) = 457
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/clk.pkg_info", {st_mode=S_IFREG|0644, st_size=421, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/clk.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/clk.pkg_info", {st_mode=S_IFREG|0644, st_size=421, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/clk.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::clk to the tabl"..., 4096) = 421
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tedq_template.pkg_info", {st_mode=S_IFREG|0644, st_size=68, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tedq_template.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tedq_template.pkg_info", {st_mode=S_IFREG|0644, st_size=68, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tedq_template.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 68
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/stp.pkg_info", {st_mode=S_IFREG|0644, st_size=597, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/stp.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/stp.pkg_info", {st_mode=S_IFREG|0644, st_size=597, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/stp.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::stp to the tabl"..., 4096) = 597
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sldwq.pkg_info", {st_mode=S_IFREG|0644, st_size=60, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sldwq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sldwq.pkg_info", {st_mode=S_IFREG|0644, st_size=60, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sldwq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 60
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tawq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tawq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tawq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/tawq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/rpwq.pkg_info", {st_mode=S_IFREG|0644, st_size=558, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/rpwq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/rpwq.pkg_info", {st_mode=S_IFREG|0644, st_size=558, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/rpwq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::rpwq to the tab"..., 4096) = 558
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/nuiq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/nuiq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/nuiq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/nuiq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/kpt.pkg_info", {st_mode=S_IFREG|0644, st_size=440, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/kpt.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/kpt.pkg_info", {st_mode=S_IFREG|0644, st_size=440, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/kpt.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::kpt to the tabl"..., 4096) = 440
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/clock_uncertainty.pkg_info", {st_mode=S_IFREG|0644, st_size=748, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/clock_uncertainty.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/clock_uncertainty.pkg_info", {st_mode=S_IFREG|0644, st_size=748, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/clock_uncertainty.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::clock_uncertain"..., 4096) = 748
read(7, "", 4096)                       = 0
close(7)                                = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/clock_uncertainty.tcl", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/clock_uncertainty.tcl", {st_mode=S_IFREG|0644, st_size=286, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/clock_uncertainty.tcl", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff22c0)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "package ifneeded ::quartus::cloc"..., 4096) = 286
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/blueprint_internal.pkg_info", {st_mode=S_IFREG|0644, st_size=469, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/blueprint_internal.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/blueprint_internal.pkg_info", {st_mode=S_IFREG|0644, st_size=469, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/blueprint_internal.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::blueprint_inter"..., 4096) = 469
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/apeq_command.pkg_info", {st_mode=S_IFREG|0644, st_size=67, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/apeq_command.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/apeq_command.pkg_info", {st_mode=S_IFREG|0644, st_size=67, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/apeq_command.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 67
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pin_planner_db.pkg_info", {st_mode=S_IFREG|0644, st_size=626, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pin_planner_db.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pin_planner_db.pkg_info", {st_mode=S_IFREG|0644, st_size=626, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pin_planner_db.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::pin_planner_db "..., 4096) = 626
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/verify_ddr.pkg_info", {st_mode=S_IFREG|0644, st_size=676, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/verify_ddr.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/verify_ddr.pkg_info", {st_mode=S_IFREG|0644, st_size=676, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/verify_ddr.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::verify_ddr to t"..., 4096) = 676
read(7, "", 4096)                       = 0
close(7)                                = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/verify_ddr.tcl", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/verify_ddr.tcl", {st_mode=S_IFREG|0644, st_size=252, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/verify_ddr.tcl", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff22c0)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "package ifneeded ::quartus::veri"..., 4096) = 252
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/chip_planner.pkg_info", {st_mode=S_IFREG|0644, st_size=464, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/chip_planner.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/chip_planner.pkg_info", {st_mode=S_IFREG|0644, st_size=464, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/chip_planner.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::chip_planner to"..., 4096) = 464
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sta.pkg_info", {st_mode=S_IFREG|0644, st_size=585, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sta.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sta.pkg_info", {st_mode=S_IFREG|0644, st_size=585, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sta.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::sta to the tabl"..., 4096) = 585
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/gedq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/gedq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/gedq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/gedq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/design_assistant.pkg_info", {st_mode=S_IFREG|0644, st_size=638, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/design_assistant.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/design_assistant.pkg_info", {st_mode=S_IFREG|0644, st_size=638, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/design_assistant.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::design_assistan"..., 4096) = 638
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/acvq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/acvq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/acvq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/acvq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qic_toolkit.pkg_info", {st_mode=S_IFREG|0644, st_size=489, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qic_toolkit.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qic_toolkit.pkg_info", {st_mode=S_IFREG|0644, st_size=489, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qic_toolkit.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::qic_toolkit to "..., 4096) = 489
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qshm.pkg_info", {st_mode=S_IFREG|0644, st_size=580, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qshm.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qshm.pkg_info", {st_mode=S_IFREG|0644, st_size=580, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qshm.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::qshm to the tab"..., 4096) = 580
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/asdq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/asdq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/asdq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/asdq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_device.pkg_info", {st_mode=S_IFREG|0644, st_size=539, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_device.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_device.pkg_info", {st_mode=S_IFREG|0644, st_size=539, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_device.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::advanced_device"..., 4096) = 539
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/wedq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/wedq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/wedq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/wedq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/eda_pt.pkg_info", {st_mode=S_IFREG|0644, st_size=578, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/eda_pt.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/eda_pt.pkg_info", {st_mode=S_IFREG|0644, st_size=578, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/eda_pt.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::eda_pt to the t"..., 4096) = 578
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pdpw.pkg_info", {st_mode=S_IFREG|0644, st_size=566, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pdpw.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pdpw.pkg_info", {st_mode=S_IFREG|0644, st_size=566, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pdpw.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::pdpw to the tab"..., 4096) = 566
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/atcq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/atcq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/atcq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/atcq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/constra.pkg_info", {st_mode=S_IFREG|0644, st_size=425, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/constra.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/constra.pkg_info", {st_mode=S_IFREG|0644, st_size=425, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/constra.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::constra to the "..., 4096) = 425
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/hdb_debug.pkg_info", {st_mode=S_IFREG|0644, st_size=590, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/hdb_debug.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/hdb_debug.pkg_info", {st_mode=S_IFREG|0644, st_size=590, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/hdb_debug.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::hdb_debug to th"..., 4096) = 590
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/dbcm.pkg_info", {st_mode=S_IFREG|0644, st_size=449, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/dbcm.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/dbcm.pkg_info", {st_mode=S_IFREG|0644, st_size=449, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/dbcm.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::dbcm to the tab"..., 4096) = 449
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sta_internal.pkg_info", {st_mode=S_IFREG|0644, st_size=475, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sta_internal.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sta_internal.pkg_info", {st_mode=S_IFREG|0644, st_size=475, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sta_internal.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::sta_internal to"..., 4096) = 475
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_wysiwyg.pkg_info", {st_mode=S_IFREG|0644, st_size=463, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_wysiwyg.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_wysiwyg.pkg_info", {st_mode=S_IFREG|0644, st_size=463, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/advanced_wysiwyg.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::advanced_wysiwy"..., 4096) = 463
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/rtl.pkg_info", {st_mode=S_IFREG|0644, st_size=585, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/rtl.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/rtl.pkg_info", {st_mode=S_IFREG|0644, st_size=585, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/rtl.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::rtl to the tabl"..., 4096) = 585
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/device_wrapper.pkg_info", {st_mode=S_IFREG|0644, st_size=626, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/device_wrapper.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/device_wrapper.pkg_info", {st_mode=S_IFREG|0644, st_size=626, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/device_wrapper.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::device_wrapper "..., 4096) = 626
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/stwq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/stwq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/stwq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/stwq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/logiclock_ii.pkg_info", {st_mode=S_IFREG|0644, st_size=470, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/logiclock_ii.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/logiclock_ii.pkg_info", {st_mode=S_IFREG|0644, st_size=470, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/logiclock_ii.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::logiclock_ii to"..., 4096) = 470
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/emif_timing_model.pkg_info", {st_mode=S_IFREG|0644, st_size=748, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/emif_timing_model.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/emif_timing_model.pkg_info", {st_mode=S_IFREG|0644, st_size=748, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/emif_timing_model.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::emif_timing_mod"..., 4096) = 748
read(7, "", 4096)                       = 0
close(7)                                = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/emif_timing_model.tcl", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/emif_timing_model.tcl", {st_mode=S_IFREG|0644, st_size=266, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/emif_timing_model.tcl", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff22c0)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "package ifneeded ::quartus::emif"..., 4096) = 266
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/bsg.pkg_info", {st_mode=S_IFREG|0644, st_size=409, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/bsg.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/bsg.pkg_info", {st_mode=S_IFREG|0644, st_size=409, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/bsg.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::bsg to the tabl"..., 4096) = 409
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pjnq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pjnq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pjnq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pjnq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sin.pkg_info", {st_mode=S_IFREG|0644, st_size=584, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sin.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sin.pkg_info", {st_mode=S_IFREG|0644, st_size=584, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sin.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::sin to the tabl"..., 4096) = 584
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pplq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pplq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pplq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pplq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qcu.pkg_info", {st_mode=S_IFREG|0644, st_size=415, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qcu.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qcu.pkg_info", {st_mode=S_IFREG|0644, st_size=415, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qcu.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::qcu to the tabl"..., 4096) = 415
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/simulator.pkg_info", {st_mode=S_IFREG|0644, st_size=597, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/simulator.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/simulator.pkg_info", {st_mode=S_IFREG|0644, st_size=597, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/simulator.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::simulator to th"..., 4096) = 597
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/internal_idu_test.pkg_info", {st_mode=S_IFREG|0644, st_size=496, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/internal_idu_test.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/internal_idu_test.pkg_info", {st_mode=S_IFREG|0644, st_size=496, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/internal_idu_test.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::internal_idu_te"..., 4096) = 496
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/device_features.pkg_info", {st_mode=S_IFREG|0644, st_size=459, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/device_features.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/device_features.pkg_info", {st_mode=S_IFREG|0644, st_size=459, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/device_features.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::device_features"..., 4096) = 459
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pgmdq.pkg_info", {st_mode=S_IFREG|0644, st_size=60, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pgmdq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pgmdq.pkg_info", {st_mode=S_IFREG|0644, st_size=60, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pgmdq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 60
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qb.pkg_info", {st_mode=S_IFREG|0644, st_size=403, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qb.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qb.pkg_info", {st_mode=S_IFREG|0644, st_size=403, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qb.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::qb to the table"..., 4096) = 403
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/database_manager.pkg_info", {st_mode=S_IFREG|0644, st_size=462, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/database_manager.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/database_manager.pkg_info", {st_mode=S_IFREG|0644, st_size=462, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/database_manager.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::database_manage"..., 4096) = 462
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/hssi.pkg_info", {st_mode=S_IFREG|0644, st_size=413, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/hssi.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/hssi.pkg_info", {st_mode=S_IFREG|0644, st_size=413, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/hssi.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::hssi to the tab"..., 4096) = 413
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/project_ui.pkg_info", {st_mode=S_IFREG|0644, st_size=487, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/project_ui.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/project_ui.pkg_info", {st_mode=S_IFREG|0644, st_size=487, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/project_ui.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "if {[lsearch -exact [list qpro q"..., 4096) = 487
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/periph.pkg_info", {st_mode=S_IFREG|0644, st_size=422, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/periph.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/periph.pkg_info", {st_mode=S_IFREG|0644, st_size=422, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/periph.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::periph to the t"..., 4096) = 422
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/partition_planner.pkg_info", {st_mode=S_IFREG|0644, st_size=478, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/partition_planner.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/partition_planner.pkg_info", {st_mode=S_IFREG|0644, st_size=478, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/partition_planner.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::partition_plann"..., 4096) = 478
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/cmpm.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/cmpm.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/cmpm.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/cmpm.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ecoq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ecoq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ecoq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ecoq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/insystem_source_probe.pkg_info", {st_mode=S_IFREG|0644, st_size=705, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/insystem_source_probe.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/insystem_source_probe.pkg_info", {st_mode=S_IFREG|0644, st_size=705, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/insystem_source_probe.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::insystem_source"..., 4096) = 705
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/dpwq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/dpwq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/dpwq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/dpwq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/asmdbg.pkg_info", {st_mode=S_IFREG|0644, st_size=454, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/asmdbg.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/asmdbg.pkg_info", {st_mode=S_IFREG|0644, st_size=454, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/asmdbg.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::asmdbg to the t"..., 4096) = 454
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ssn.pkg_info", {st_mode=S_IFREG|0644, st_size=557, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ssn.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ssn.pkg_info", {st_mode=S_IFREG|0644, st_size=557, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ssn.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::ssn to the tabl"..., 4096) = 557
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/emit.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/emit.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/emit.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/emit.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pgmwq.pkg_info", {st_mode=S_IFREG|0644, st_size=60, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pgmwq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pgmwq.pkg_info", {st_mode=S_IFREG|0644, st_size=60, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/pgmwq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 60
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/iptclgen.pkg_info", {st_mode=S_IFREG|0644, st_size=461, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/iptclgen.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/iptclgen.pkg_info", {st_mode=S_IFREG|0644, st_size=461, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/iptclgen.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::iptclgen to the"..., 4096) = 461
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qtk_timing.pkg_info", {st_mode=S_IFREG|0644, st_size=480, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qtk_timing.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qtk_timing.pkg_info", {st_mode=S_IFREG|0644, st_size=480, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/qtk_timing.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::qtk_timing to t"..., 4096) = 480
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/bnlq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/bnlq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/bnlq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/bnlq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/cseq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/cseq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/cseq.pkg_info", {st_mode=S_IFREG|0644, st_size=59, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/cseq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 59
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sprbq.pkg_info", {st_mode=S_IFREG|0644, st_size=60, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sprbq.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sprbq.pkg_info", {st_mode=S_IFREG|0644, st_size=60, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/sprbq.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# No executables currently suppo"..., 4096) = 60
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ipgen.pkg_info", {st_mode=S_IFREG|0644, st_size=594, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ipgen.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ipgen.pkg_info", {st_mode=S_IFREG|0644, st_size=594, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ipgen.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::ipgen to the ta"..., 4096) = 594
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/hdb_manager.pkg_info", {st_mode=S_IFREG|0644, st_size=441, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/hdb_manager.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/hdb_manager.pkg_info", {st_mode=S_IFREG|0644, st_size=441, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/hdb_manager.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::hdb_manager to "..., 4096) = 441
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/project.pkg_info", {st_mode=S_IFREG|0644, st_size=1074, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/project.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/project.pkg_info", {st_mode=S_IFREG|0644, st_size=1074, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/project.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::project to the "..., 4096) = 1074
read(7, "", 4096)                       = 0
close(7)                                = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/project.tcl", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/project.tcl", {st_mode=S_IFREG|0644, st_size=10303, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/project.tcl", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff22c0)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "package ifneeded ::quartus::proj"..., 4096) = 4096
read(7, "--------------------------------"..., 4096) = 4096
read(7, "BEGIN_PROCEDURE_HEADER #########"..., 4096) = 2111
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ares.pkg_info", {st_mode=S_IFREG|0644, st_size=413, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ares.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ares.pkg_info", {st_mode=S_IFREG|0644, st_size=413, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/ares.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::ares to the tab"..., 4096) = 413
read(7, "", 4096)                       = 0
close(7)                                = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/logic_analyzer_interface.pkg_info", {st_mode=S_IFREG|0644, st_size=723, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/logic_analyzer_interface.pkg_info", W_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/logic_analyzer_interface.pkg_info", {st_mode=S_IFREG|0644, st_size=723, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/logic_analyzer_interface.pkg_info", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35ff2530)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# Add ::quartus::logic_analyzer_"..., 4096) = 723
read(7, "", 4096)                       = 0
close(7)                                = 0
getdents64(6, /* 0 entries */, 32768)   = 0
close(6)                                = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/quartus_asm.tcl", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/qasm.tcl", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/misc.tcl", F_OK) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/misc.tcl", {st_mode=S_IFREG|0644, st_size=1861, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/misc.tcl", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
ioctl(6, TCGETS, 0x7fff35ff26b0)        = -1 ENOTTY (Inappropriate ioctl for device)
read(6, "package ifneeded ::quartus::misc"..., 4096) = 1861
read(6, "", 4096)                       = 0
close(6)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/misc.tcl", F_OK) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/project.tcl", F_OK) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/project.tcl", F_OK) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/assignment_defaults.qdf", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/assignment_defaults.qdf", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/assignment_defaults.qdf", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/assignment_defaults.qdf", F_OK) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/assignment_defaults.qdf", O_RDONLY) = 6
read(6, "# Default value changes\n#\n# In 1"..., 8191) = 8191
read(6, "et_global_assignment -name TIMIN"..., 8191) = 8191
read(6, "nment -name STRATIXGX_BYPASS_REM"..., 8191) = 8191
read(6, "I_CONFIGURATION_SCHEME \"Active S"..., 8191) = 8191
read(6, "gnment -name AUTO_DELAY_CHAINS O"..., 8191) = 8191
read(6, "name FLEX6K_ENABLE_LOW_VOLTAGE_M"..., 8191) = 8191
read(6, "SE Off\nset_global_assignment -na"..., 8191) = 8184
read(6, "", 8191)                       = 0
close(6)                                = 0
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf68b61000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf68a61000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf68961000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf68861000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf68761000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf68661000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf68561000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf68461000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf68361000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf68261000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf68161000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf68061000
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/assignment_defaults.qdf", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top_assignment_defaults.qdf", F_OK) = -1 ENOENT (No such file or directory)
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", {st_mode=S_IFREG|0770, st_size=61463, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", O_RDONLY) = 6
read(6, "# ------------------------------"..., 8191) = 8191
read(6, "n_assignment PIN_B3 -to GPIO_05\n"..., 8191) = 8191
read(6, "stance_assignment -name IO_STAND"..., 8191) = 8191
read(6, "stance_assignment -name IO_STAND"..., 8191) = 8191
read(6, "GPIO_J4_32\nset_instance_assignme"..., 8191) = 8191
read(6, "to GPIO_11\nset_instance_assignme"..., 8191) = 8191
read(6, "ent -name SLEW_RATE 2 -to EG_P2\n"..., 8191) = 8191
read(6, "-name SLEW_RATE 2 -to SDRAM_A[3]"..., 8191) = 4126
read(6, "", 8191)                       = 0
close(6)                                = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
chdir("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/") = 0
access("onchip_flash/oc_flash/synthesis/oc_flash.qip", F_OK) = 0
stat("onchip_flash/oc_flash/synthesis/oc_flash.qip", {st_mode=S_IFREG|0770, st_size=13811, ...}) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 4097) = 75
lstat("/media", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/media/sf_tmp", {st_mode=S_IFDIR|0770, st_size=800, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers", {st_mode=S_IFDIR|0770, st_size=256, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers/altera", {st_mode=S_IFDIR|0770, st_size=96, ...}) = 0
lstat("/media", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/media/sf_tmp", {st_mode=S_IFDIR|0770, st_size=800, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers", {st_mode=S_IFDIR|0770, st_size=256, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers/altera", {st_mode=S_IFDIR|0770, st_size=96, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", {st_mode=S_IFDIR|0770, st_size=768, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash", {st_mode=S_IFDIR|0770, st_size=192, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash", {st_mode=S_IFDIR|0770, st_size=384, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis", {st_mode=S_IFDIR|0770, st_size=224, ...}) = 0
stat("onchip_flash/oc_flash/synthesis/oc_flash.qip", {st_mode=S_IFREG|0770, st_size=13811, ...}) = 0
openat(AT_FDCWD, "onchip_flash/oc_flash/synthesis/oc_flash.qip", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
ioctl(6, TCGETS, 0x7fff35ff1db0)        = -1 ENOTTY (Inappropriate ioctl for device)
read(6, "set_global_assignment -entity \"o"..., 4096) = 4096
read(6, "hZCBidXJzdCBtb2Rl\"\nset_global_as"..., 4096) = 4096
read(6, "name IP_COMPONENT_PARAMETER \"U0V"..., 4096) = 4096
read(6, "flash\" -library \"oc_flash\" -name"..., 4096) = 1523
read(6, "", 4096)                       = 0
close(6)                                = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
stat("onchip_flash/oc_flash/synthesis/oc_flash.qip", {st_mode=S_IFREG|0770, st_size=13811, ...}) = 0
chdir("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template") = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
chdir("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/") = 0
access("pll/pll_1.qip", F_OK)           = 0
stat("pll/pll_1.qip", {st_mode=S_IFREG|0770, st_size=504, ...}) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 4097) = 75
lstat("/media", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/media/sf_tmp", {st_mode=S_IFDIR|0770, st_size=800, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers", {st_mode=S_IFDIR|0770, st_size=256, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers/altera", {st_mode=S_IFDIR|0770, st_size=96, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", {st_mode=S_IFDIR|0770, st_size=768, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pll", {st_mode=S_IFDIR|0770, st_size=448, ...}) = 0
stat("pll/pll_1.qip", {st_mode=S_IFREG|0770, st_size=504, ...}) = 0
openat(AT_FDCWD, "pll/pll_1.qip", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
ioctl(6, TCGETS, 0x7fff35ff1db0)        = -1 ENOTTY (Inappropriate ioctl for device)
read(6, "set_global_assignment -name IP_T"..., 4096) = 504
read(6, "", 4096)                       = 0
close(6)                                = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
stat("pll/pll_1.qip", {st_mode=S_IFREG|0770, st_size=504, ...}) = 0
chdir("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template") = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
chdir("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/") = 0
access("pll/pll_0.qip", F_OK)           = 0
stat("pll/pll_0.qip", {st_mode=S_IFREG|0770, st_size=418, ...}) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 4097) = 75
lstat("/media", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/media/sf_tmp", {st_mode=S_IFDIR|0770, st_size=800, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers", {st_mode=S_IFDIR|0770, st_size=256, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers/altera", {st_mode=S_IFDIR|0770, st_size=96, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", {st_mode=S_IFDIR|0770, st_size=768, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pll", {st_mode=S_IFDIR|0770, st_size=448, ...}) = 0
stat("pll/pll_0.qip", {st_mode=S_IFREG|0770, st_size=418, ...}) = 0
openat(AT_FDCWD, "pll/pll_0.qip", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
ioctl(6, TCGETS, 0x7fff35ff1db0)        = -1 ENOTTY (Inappropriate ioctl for device)
read(6, "set_global_assignment -name IP_T"..., 4096) = 418
read(6, "", 4096)                       = 0
close(6)                                = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
stat("pll/pll_0.qip", {st_mode=S_IFREG|0770, st_size=418, ...}) = 0
chdir("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template") = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
chdir("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/") = 0
access("pic_0_ramrom/pic_0_ram.qip", F_OK) = 0
stat("pic_0_ramrom/pic_0_ram.qip", {st_mode=S_IFREG|0770, st_size=438, ...}) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 4097) = 75
lstat("/media", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/media/sf_tmp", {st_mode=S_IFDIR|0770, st_size=800, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers", {st_mode=S_IFDIR|0770, st_size=256, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers/altera", {st_mode=S_IFDIR|0770, st_size=96, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", {st_mode=S_IFDIR|0770, st_size=768, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pic_0_ramrom", {st_mode=S_IFDIR|0770, st_size=544, ...}) = 0
stat("pic_0_ramrom/pic_0_ram.qip", {st_mode=S_IFREG|0770, st_size=438, ...}) = 0
openat(AT_FDCWD, "pic_0_ramrom/pic_0_ram.qip", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
ioctl(6, TCGETS, 0x7fff35ff1db0)        = -1 ENOTTY (Inappropriate ioctl for device)
read(6, "set_global_assignment -name IP_T"..., 4096) = 438
read(6, "", 4096)                       = 0
close(6)                                = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
stat("pic_0_ramrom/pic_0_ram.qip", {st_mode=S_IFREG|0770, st_size=438, ...}) = 0
chdir("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template") = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
chdir("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/") = 0
access("pic_0_ramrom/pic_0_rom.qip", F_OK) = 0
stat("pic_0_ramrom/pic_0_rom.qip", {st_mode=S_IFREG|0770, st_size=348, ...}) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 4097) = 75
lstat("/media", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/media/sf_tmp", {st_mode=S_IFDIR|0770, st_size=800, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers", {st_mode=S_IFDIR|0770, st_size=256, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers/altera", {st_mode=S_IFDIR|0770, st_size=96, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", {st_mode=S_IFDIR|0770, st_size=768, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pic_0_ramrom", {st_mode=S_IFDIR|0770, st_size=544, ...}) = 0
stat("pic_0_ramrom/pic_0_rom.qip", {st_mode=S_IFREG|0770, st_size=348, ...}) = 0
openat(AT_FDCWD, "pic_0_ramrom/pic_0_rom.qip", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
ioctl(6, TCGETS, 0x7fff35ff1db0)        = -1 ENOTTY (Inappropriate ioctl for device)
read(6, "set_global_assignment -name IP_T"..., 4096) = 348
read(6, "", 4096)                       = 0
close(6)                                = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
stat("pic_0_ramrom/pic_0_rom.qip", {st_mode=S_IFREG|0770, st_size=348, ...}) = 0
chdir("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template") = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
chdir("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/") = 0
access("pic_0_ramrom/pic_0_ram_as_rom.qip", F_OK) = 0
stat("pic_0_ramrom/pic_0_ram_as_rom.qip", {st_mode=S_IFREG|0770, st_size=459, ...}) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 4097) = 75
lstat("/media", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/media/sf_tmp", {st_mode=S_IFDIR|0770, st_size=800, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers", {st_mode=S_IFDIR|0770, st_size=256, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers/altera", {st_mode=S_IFDIR|0770, st_size=96, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", {st_mode=S_IFDIR|0770, st_size=768, ...}) = 0
lstat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pic_0_ramrom", {st_mode=S_IFDIR|0770, st_size=544, ...}) = 0
stat("pic_0_ramrom/pic_0_ram_as_rom.qip", {st_mode=S_IFREG|0770, st_size=459, ...}) = 0
openat(AT_FDCWD, "pic_0_ramrom/pic_0_ram_as_rom.qip", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
ioctl(6, TCGETS, 0x7fff35ff1db0)        = -1 ENOTTY (Inappropriate ioctl for device)
read(6, "set_global_assignment -name IP_T"..., 4096) = 459
read(6, "", 4096)                       = 0
close(6)                                = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
rt_sigaction(SIGCHLD, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, {sa_handler=SIG_DFL, sa_mask=[CHLD], sa_flags=SA_RESTORER|SA_RESTART, sa_restorer=0x7fdf6d59a210}, 8) = 0
stat("pic_0_ramrom/pic_0_ram_as_rom.qip", {st_mode=S_IFREG|0770, st_size=459, ...}) = 0
chdir("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template") = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", {st_mode=S_IFREG|0770, st_size=61463, ...}) = 0
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
times({tms_utime=137, tms_stime=17, tms_cutime=1, tms_cstime=0}) = 1719915768
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_family.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/ddb_cumulative_family.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/ddb_cumulative_family.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/ddb_cumulative_family.ddb", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/ddb_cumulative_family.ddb", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
lseek(6, 0, SEEK_SET)                   = 0
read(6, "\24\0\0\0\255\v\1\0\0\0\0\0o\0o\08\0\0\0Version 21.1"..., 1000) = 1000
lseek(6, 2043, SEEK_SET)                = 2043
read(6, "\3757zXZ\0\0\4\346\326\264F\2\0!\1\20\0\0\0\250p\216\206\340\0\211\0`]\0\1"..., 160) = 160
mmap(NULL, 1052672, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf67f60000
lseek(6, 111, SEEK_SET)                 = 111
read(6, "\3757zXZ\0\0\4\346\326\264F\2\0!\1\20\0\0\0\250p\216\206\341K+\7J]\0\2"..., 1932) = 1932
close(6)                                = 0
munmap(0x7fdf67f60000, 1052672)         = 0
times({tms_utime=138, tms_stime=17, tms_cutime=1, tms_cstime=0}) = 1719915769
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template//qdb/_compiler/BeMicro_MAX10_top", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
times({tms_utime=138, tms_stime=17, tms_cutime=1, tms_cstime=0}) = 1719915769
times({tms_utime=138, tms_stime=17, tms_cutime=1, tms_cstime=0}) = 1719915769
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qpf", F_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", {st_mode=S_IFREG|0770, st_size=61463, ...}) = 0
stat("onchip_flash/oc_flash/synthesis/oc_flash.qip", {st_mode=S_IFREG|0770, st_size=13811, ...}) = 0
stat("pll/pll_1.qip", {st_mode=S_IFREG|0770, st_size=504, ...}) = 0
stat("pll/pll_0.qip", {st_mode=S_IFREG|0770, st_size=418, ...}) = 0
stat("pic_0_ramrom/pic_0_ram.qip", {st_mode=S_IFREG|0770, st_size=438, ...}) = 0
stat("pic_0_ramrom/pic_0_rom.qip", {st_mode=S_IFREG|0770, st_size=348, ...}) = 0
stat("pic_0_ramrom/pic_0_ram_as_rom.qip", {st_mode=S_IFREG|0770, st_size=459, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", {st_mode=S_IFREG|0770, st_size=61463, ...}) = 0
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template//qdb/_compiler/BeMicro_MAX10_top", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
times({tms_utime=138, tms_stime=17, tms_cutime=1, tms_cstime=0}) = 1719915770
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/", F_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db", {st_mode=S_IFDIR|0770, st_size=3520, ...}) = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db", O_RDONLY|O_NONBLOCK|O_CLOEXEC|O_DIRECTORY) = 6
fstat(6, {st_mode=S_IFDIR|0770, st_size=3520, ...}) = 0
getdents64(6, /* 110 entries */, 32768) = 5792
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/..", {st_mode=S_IFDIR|0770, st_size=768, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/..", {st_mode=S_IFDIR|0770, st_size=768, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(10).cnf.hdb", {st_mode=S_IFREG|0770, st_size=1138, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(10).cnf.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(10).cnf.hdb", {st_mode=S_IFREG|0770, st_size=1138, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(11).cnf.hdb", {st_mode=S_IFREG|0770, st_size=815, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(11).cnf.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(11).cnf.hdb", {st_mode=S_IFREG|0770, st_size=815, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.tiscmp.fast_1200mv_0c.ddb", {st_mode=S_IFREG|0770, st_size=339319, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.tiscmp.fast_1200mv_0c.ddb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.tiscmp.fast_1200mv_0c.ddb", {st_mode=S_IFREG|0770, st_size=339319, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(20).cnf.cdb", {st_mode=S_IFREG|0770, st_size=2109, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(20).cnf.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(20).cnf.cdb", {st_mode=S_IFREG|0770, st_size=2109, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.analyze_file.qmsg", {st_mode=S_IFREG|0770, st_size=3124, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.analyze_file.qmsg", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.analyze_file.qmsg", {st_mode=S_IFREG|0770, st_size=3124, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/pll_1_altpll.v", {st_mode=S_IFREG|0770, st_size=4897, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/pll_1_altpll.v", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/pll_1_altpll.v", {st_mode=S_IFREG|0770, st_size=4897, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/pll_0_altpll.v", {st_mode=S_IFREG|0770, st_size=4905, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/pll_0_altpll.v", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/pll_0_altpll.v", {st_mode=S_IFREG|0770, st_size=4905, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.cdb", {st_mode=S_IFREG|0770, st_size=129665, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.cdb", {st_mode=S_IFREG|0770, st_size=129665, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(14).cnf.cdb", {st_mode=S_IFREG|0770, st_size=1832, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(14).cnf.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(14).cnf.cdb", {st_mode=S_IFREG|0770, st_size=1832, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(15).cnf.cdb", {st_mode=S_IFREG|0770, st_size=2080, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(15).cnf.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(15).cnf.cdb", {st_mode=S_IFREG|0770, st_size=2080, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.idb", {st_mode=S_IFREG|0770, st_size=6454, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.idb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.idb", {st_mode=S_IFREG|0770, st_size=6454, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.vpr.ammdb", {st_mode=S_IFREG|0770, st_size=2154, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.vpr.ammdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.vpr.ammdb", {st_mode=S_IFREG|0770, st_size=2154, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.zippleback_io_sim_cache.ss_85c_slow.hsd", {st_mode=S_IFREG|0770, st_size=1179267, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.zippleback_io_sim_cache.ss_85c_slow.hsd", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.zippleback_io_sim_cache.ss_85c_slow.hsd", {st_mode=S_IFREG|0770, st_size=1179267, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.sta.qmsg", {st_mode=S_IFREG|0770, st_size=2669, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.sta.qmsg", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.sta.qmsg", {st_mode=S_IFREG|0770, st_size=2669, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.pre_map.cdb", {st_mode=S_IFREG|0770, st_size=63349, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.pre_map.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.pre_map.cdb", {st_mode=S_IFREG|0770, st_size=63349, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map.hdb", {st_mode=S_IFREG|0770, st_size=43698, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map.hdb", {st_mode=S_IFREG|0770, st_size=43698, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.rtlv.hdb", {st_mode=S_IFREG|0770, st_size=44891, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.rtlv.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.rtlv.hdb", {st_mode=S_IFREG|0770, st_size=44891, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(4).cnf.cdb", {st_mode=S_IFREG|0770, st_size=2080, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(4).cnf.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(4).cnf.cdb", {st_mode=S_IFREG|0770, st_size=2080, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(5).cnf.cdb", {st_mode=S_IFREG|0770, st_size=1819, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(5).cnf.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(5).cnf.cdb", {st_mode=S_IFREG|0770, st_size=1819, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.qmsg", {st_mode=S_IFREG|0770, st_size=3991, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.qmsg", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.qmsg", {st_mode=S_IFREG|0770, st_size=3991, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.lpc.txt", {st_mode=S_IFREG|0770, st_size=3780, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.lpc.txt", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.lpc.txt", {st_mode=S_IFREG|0770, st_size=3780, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altsyncram_lck1.tdf", {st_mode=S_IFREG|0770, st_size=3133, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altsyncram_lck1.tdf", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altsyncram_lck1.tdf", {st_mode=S_IFREG|0770, st_size=3133, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top_partition_pins.json", {st_mode=S_IFREG|0770, st_size=1611, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top_partition_pins.json", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top_partition_pins.json", {st_mode=S_IFREG|0770, st_size=1611, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map.qmsg", {st_mode=S_IFREG|0770, st_size=145824, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map.qmsg", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map.qmsg", {st_mode=S_IFREG|0770, st_size=145824, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(0).cnf.hdb", {st_mode=S_IFREG|0770, st_size=2957, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(0).cnf.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(0).cnf.hdb", {st_mode=S_IFREG|0770, st_size=2957, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(1).cnf.hdb", {st_mode=S_IFREG|0770, st_size=1291, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(1).cnf.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(1).cnf.hdb", {st_mode=S_IFREG|0770, st_size=1291, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map_bb.hdb", {st_mode=S_IFREG|0770, st_size=26672, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map_bb.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map_bb.hdb", {st_mode=S_IFREG|0770, st_size=26672, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map.kpt", {st_mode=S_IFREG|0770, st_size=6196, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map.kpt", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map.kpt", {st_mode=S_IFREG|0770, st_size=6196, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.root_partition.map.reg_db.cdb", {st_mode=S_IFREG|0770, st_size=1319, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.root_partition.map.reg_db.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.root_partition.map.reg_db.cdb", {st_mode=S_IFREG|0770, st_size=1319, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/prev_cmp_BeMicro_MAX10_top.qmsg", {st_mode=S_IFREG|0770, st_size=345907, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/prev_cmp_BeMicro_MAX10_top.qmsg", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/prev_cmp_BeMicro_MAX10_top.qmsg", {st_mode=S_IFREG|0770, st_size=345907, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.tmw_info", {st_mode=S_IFREG|0770, st_size=116, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.tmw_info", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.tmw_info", {st_mode=S_IFREG|0770, st_size=116, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/.cmp.kpt", {st_mode=S_IFREG|0770, st_size=214, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/.cmp.kpt", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/.cmp.kpt", {st_mode=S_IFREG|0770, st_size=214, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.npp.qmsg", {st_mode=S_IFREG|0770, st_size=2172, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.npp.qmsg", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.npp.qmsg", {st_mode=S_IFREG|0770, st_size=2172, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(3).cnf.cdb", {st_mode=S_IFREG|0770, st_size=1832, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(3).cnf.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(3).cnf.cdb", {st_mode=S_IFREG|0770, st_size=1832, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(2).cnf.cdb", {st_mode=S_IFREG|0770, st_size=1820, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(2).cnf.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(2).cnf.cdb", {st_mode=S_IFREG|0770, st_size=1820, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.quiproj.1285.rdr.flock", {st_mode=S_IFREG|0770, st_size=0, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.quiproj.1285.rdr.flock", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.quiproj.1285.rdr.flock", {st_mode=S_IFREG|0770, st_size=0, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp_merge.kpt", {st_mode=S_IFREG|0770, st_size=218, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp_merge.kpt", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp_merge.kpt", {st_mode=S_IFREG|0770, st_size=218, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map.logdb", {st_mode=S_IFREG|0770, st_size=3, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map.logdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map.logdb", {st_mode=S_IFREG|0770, st_size=3, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.tiscmp.fastest_slow_1200mv_85c.ddb", {st_mode=S_IFREG|0770, st_size=179993, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.tiscmp.fastest_slow_1200mv_85c.ddb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.tiscmp.fastest_slow_1200mv_85c.ddb", {st_mode=S_IFREG|0770, st_size=179993, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altsyncram_usl2.tdf", {st_mode=S_IFREG|0770, st_size=25771, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altsyncram_usl2.tdf", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altsyncram_usl2.tdf", {st_mode=S_IFREG|0770, st_size=25771, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(9).cnf.cdb", {st_mode=S_IFREG|0770, st_size=2074, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(9).cnf.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(9).cnf.cdb", {st_mode=S_IFREG|0770, st_size=2074, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(8).cnf.cdb", {st_mode=S_IFREG|0770, st_size=1683, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(8).cnf.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(8).cnf.cdb", {st_mode=S_IFREG|0770, st_size=1683, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altsyncram_7tl2.tdf", {st_mode=S_IFREG|0770, st_size=25771, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altsyncram_7tl2.tdf", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altsyncram_7tl2.tdf", {st_mode=S_IFREG|0770, st_size=25771, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(7).cnf.hdb", {st_mode=S_IFREG|0770, st_size=1100, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(7).cnf.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(7).cnf.hdb", {st_mode=S_IFREG|0770, st_size=1100, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(6).cnf.hdb", {st_mode=S_IFREG|0770, st_size=944, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(6).cnf.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(6).cnf.hdb", {st_mode=S_IFREG|0770, st_size=944, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(19).cnf.cdb", {st_mode=S_IFREG|0770, st_size=3001, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(19).cnf.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(19).cnf.cdb", {st_mode=S_IFREG|0770, st_size=3001, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(18).cnf.cdb", {st_mode=S_IFREG|0770, st_size=2109, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(18).cnf.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(18).cnf.cdb", {st_mode=S_IFREG|0770, st_size=2109, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.hif", {st_mode=S_IFREG|0770, st_size=5272, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.hif", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.hif", {st_mode=S_IFREG|0770, st_size=5272, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.sld_design_entry_dsc.sci", {st_mode=S_IFREG|0770, st_size=225, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.sld_design_entry_dsc.sci", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.sld_design_entry_dsc.sci", {st_mode=S_IFREG|0770, st_size=225, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(17).cnf.hdb", {st_mode=S_IFREG|0770, st_size=5851, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(17).cnf.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(17).cnf.hdb", {st_mode=S_IFREG|0770, st_size=5851, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(16).cnf.hdb", {st_mode=S_IFREG|0770, st_size=944, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(16).cnf.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(16).cnf.hdb", {st_mode=S_IFREG|0770, st_size=944, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.bpm", {st_mode=S_IFREG|0770, st_size=3160, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.bpm", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.bpm", {st_mode=S_IFREG|0770, st_size=3160, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altsyncram_ogi1.tdf", {st_mode=S_IFREG|0770, st_size=16370, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altsyncram_ogi1.tdf", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altsyncram_ogi1.tdf", {st_mode=S_IFREG|0770, st_size=16370, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.rdb", {st_mode=S_IFREG|0770, st_size=49511, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.rdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.rdb", {st_mode=S_IFREG|0770, st_size=49511, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(13).cnf.cdb", {st_mode=S_IFREG|0770, st_size=40619, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(13).cnf.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(13).cnf.cdb", {st_mode=S_IFREG|0770, st_size=40619, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(12).cnf.cdb", {st_mode=S_IFREG|0770, st_size=2265, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(12).cnf.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(12).cnf.cdb", {st_mode=S_IFREG|0770, st_size=2265, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.lpc.rdb", {st_mode=S_IFREG|0770, st_size=604, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.lpc.rdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.lpc.rdb", {st_mode=S_IFREG|0770, st_size=604, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map.ammdb", {st_mode=S_IFREG|0770, st_size=129, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map.ammdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map.ammdb", {st_mode=S_IFREG|0770, st_size=129, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.rtlv_sg.cdb", {st_mode=S_IFREG|0770, st_size=65892, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.rtlv_sg.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.rtlv_sg.cdb", {st_mode=S_IFREG|0770, st_size=65892, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map.rdb", {st_mode=S_IFREG|0770, st_size=1395, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map.rdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map.rdb", {st_mode=S_IFREG|0770, st_size=1395, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map_bb.logdb", {st_mode=S_IFREG|0770, st_size=3, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map_bb.logdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map_bb.logdb", {st_mode=S_IFREG|0770, st_size=3, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(3).cnf.hdb", {st_mode=S_IFREG|0770, st_size=944, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(3).cnf.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(3).cnf.hdb", {st_mode=S_IFREG|0770, st_size=944, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(2).cnf.hdb", {st_mode=S_IFREG|0770, st_size=1068, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(2).cnf.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(2).cnf.hdb", {st_mode=S_IFREG|0770, st_size=1068, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.db_info", {st_mode=S_IFREG|0770, st_size=137, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.db_info", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.db_info", {st_mode=S_IFREG|0770, st_size=137, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.ae.hdb", {st_mode=S_IFREG|0770, st_size=46747, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.ae.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.ae.hdb", {st_mode=S_IFREG|0770, st_size=46747, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map.bpm", {st_mode=S_IFREG|0770, st_size=3075, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map.bpm", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map.bpm", {st_mode=S_IFREG|0770, st_size=3075, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(9).cnf.hdb", {st_mode=S_IFREG|0770, st_size=1289, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(9).cnf.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(9).cnf.hdb", {st_mode=S_IFREG|0770, st_size=1289, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(8).cnf.hdb", {st_mode=S_IFREG|0770, st_size=826, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(8).cnf.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(8).cnf.hdb", {st_mode=S_IFREG|0770, st_size=826, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(7).cnf.cdb", {st_mode=S_IFREG|0770, st_size=2109, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(7).cnf.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(7).cnf.cdb", {st_mode=S_IFREG|0770, st_size=2109, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(6).cnf.cdb", {st_mode=S_IFREG|0770, st_size=1813, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(6).cnf.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(6).cnf.cdb", {st_mode=S_IFREG|0770, st_size=1813, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.zippleback_io_sim_cache.ff_0c_fast.hsd", {st_mode=S_IFREG|0770, st_size=1426084, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.zippleback_io_sim_cache.ff_0c_fast.hsd", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.zippleback_io_sim_cache.ff_0c_fast.hsd", {st_mode=S_IFREG|0770, st_size=1426084, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(19).cnf.hdb", {st_mode=S_IFREG|0770, st_size=759, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(19).cnf.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(19).cnf.hdb", {st_mode=S_IFREG|0770, st_size=759, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(18).cnf.hdb", {st_mode=S_IFREG|0770, st_size=1100, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(18).cnf.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(18).cnf.hdb", {st_mode=S_IFREG|0770, st_size=1100, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.smart_action.txt", {st_mode=S_IFREG|0770, st_size=7, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.smart_action.txt", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.smart_action.txt", {st_mode=S_IFREG|0770, st_size=7, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(17).cnf.cdb", {st_mode=S_IFREG|0770, st_size=40620, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(17).cnf.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(17).cnf.cdb", {st_mode=S_IFREG|0770, st_size=40620, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.fit.qmsg", {st_mode=S_IFREG|0770, st_size=196093, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.fit.qmsg", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.fit.qmsg", {st_mode=S_IFREG|0770, st_size=196093, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(16).cnf.cdb", {st_mode=S_IFREG|0770, st_size=1814, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(16).cnf.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(16).cnf.cdb", {st_mode=S_IFREG|0770, st_size=1814, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altsyncram_uck1.tdf", {st_mode=S_IFREG|0770, st_size=3133, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altsyncram_uck1.tdf", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altsyncram_uck1.tdf", {st_mode=S_IFREG|0770, st_size=3133, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(13).cnf.hdb", {st_mode=S_IFREG|0770, st_size=5788, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(13).cnf.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(13).cnf.hdb", {st_mode=S_IFREG|0770, st_size=5788, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(12).cnf.hdb", {st_mode=S_IFREG|0770, st_size=748, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(12).cnf.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(12).cnf.hdb", {st_mode=S_IFREG|0770, st_size=748, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.atom_fit.nvd", {st_mode=S_IFREG|0770, st_size=50102, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.atom_fit.nvd", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.atom_fit.nvd", {st_mode=S_IFREG|0770, st_size=50102, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm_labs.ddb", {st_mode=S_IFREG|0770, st_size=14694, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm_labs.ddb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm_labs.ddb", {st_mode=S_IFREG|0770, st_size=14694, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.sld_design_entry.sci", {st_mode=S_IFREG|0770, st_size=225, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.sld_design_entry.sci", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.sld_design_entry.sci", {st_mode=S_IFREG|0770, st_size=225, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(10).cnf.cdb", {st_mode=S_IFREG|0770, st_size=2109, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(10).cnf.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(10).cnf.cdb", {st_mode=S_IFREG|0770, st_size=2109, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(11).cnf.cdb", {st_mode=S_IFREG|0770, st_size=1618, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(11).cnf.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(11).cnf.cdb", {st_mode=S_IFREG|0770, st_size=1618, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(20).cnf.hdb", {st_mode=S_IFREG|0770, st_size=1146, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(20).cnf.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(20).cnf.hdb", {st_mode=S_IFREG|0770, st_size=1146, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.lpc.html", {st_mode=S_IFREG|0770, st_size=2210, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.lpc.html", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.lpc.html", {st_mode=S_IFREG|0770, st_size=2210, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.hier_info", {st_mode=S_IFREG|0770, st_size=37011, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.hier_info", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.hier_info", {st_mode=S_IFREG|0770, st_size=37011, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.rdb", {st_mode=S_IFREG|0770, st_size=1721, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.rdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.rdb", {st_mode=S_IFREG|0770, st_size=1721, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.tiscmp.slow_1200mv_85c.ddb", {st_mode=S_IFREG|0770, st_size=341253, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.tiscmp.slow_1200mv_85c.ddb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.tiscmp.slow_1200mv_85c.ddb", {st_mode=S_IFREG|0770, st_size=341253, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.rtlv_sg_swap.cdb", {st_mode=S_IFREG|0770, st_size=7222, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.rtlv_sg_swap.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.rtlv_sg_swap.cdb", {st_mode=S_IFREG|0770, st_size=7222, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.hdb", {st_mode=S_IFREG|0770, st_size=46146, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.hdb", {st_mode=S_IFREG|0770, st_size=46146, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altsyncram_g0e1.tdf", {st_mode=S_IFREG|0770, st_size=10196, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altsyncram_g0e1.tdf", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altsyncram_g0e1.tdf", {st_mode=S_IFREG|0770, st_size=10196, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(14).cnf.hdb", {st_mode=S_IFREG|0770, st_size=944, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(14).cnf.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(14).cnf.hdb", {st_mode=S_IFREG|0770, st_size=944, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(15).cnf.hdb", {st_mode=S_IFREG|0770, st_size=1289, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(15).cnf.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(15).cnf.hdb", {st_mode=S_IFREG|0770, st_size=1289, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.pre_map.hdb", {st_mode=S_IFREG|0770, st_size=54318, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.pre_map.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.pre_map.hdb", {st_mode=S_IFREG|0770, st_size=54318, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.logdb", {st_mode=S_IFREG|0770, st_size=25331, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.logdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.logdb", {st_mode=S_IFREG|0770, st_size=25331, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.routing.rdb", {st_mode=S_IFREG|0770, st_size=8928, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.routing.rdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.routing.rdb", {st_mode=S_IFREG|0770, st_size=8928, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map.cdb", {st_mode=S_IFREG|0770, st_size=45702, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map.cdb", {st_mode=S_IFREG|0770, st_size=45702, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.archive.qmsg", {st_mode=S_IFREG|0770, st_size=3580, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.archive.qmsg", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.archive.qmsg", {st_mode=S_IFREG|0770, st_size=3580, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.tis_db_list.ddb", {st_mode=S_IFREG|0770, st_size=295, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.tis_db_list.ddb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.tis_db_list.ddb", {st_mode=S_IFREG|0770, st_size=295, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(4).cnf.hdb", {st_mode=S_IFREG|0770, st_size=1291, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(4).cnf.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(4).cnf.hdb", {st_mode=S_IFREG|0770, st_size=1291, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(5).cnf.hdb", {st_mode=S_IFREG|0770, st_size=1068, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(5).cnf.hdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(5).cnf.hdb", {st_mode=S_IFREG|0770, st_size=1068, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.smp_dump.txt", {st_mode=S_IFREG|0770, st_size=250, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.smp_dump.txt", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.smp_dump.txt", {st_mode=S_IFREG|0770, st_size=250, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(0).cnf.cdb", {st_mode=S_IFREG|0770, st_size=6590, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(0).cnf.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(0).cnf.cdb", {st_mode=S_IFREG|0770, st_size=6590, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(1).cnf.cdb", {st_mode=S_IFREG|0770, st_size=2074, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(1).cnf.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.(1).cnf.cdb", {st_mode=S_IFREG|0770, st_size=2074, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map_bb.cdb", {st_mode=S_IFREG|0770, st_size=2385, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map_bb.cdb", W_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.map_bb.cdb", {st_mode=S_IFREG|0770, st_size=2385, ...}) = 0
getdents64(6, /* 0 entries */, 32768)   = 0
close(6)                                = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/quartus_asm.0.tmp", F_OK) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/quartus_asm.0.tmp", O_WRONLY|O_CREAT|O_TRUNC, 0666) = 6
close(6)                                = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/quartus_asm.0.tmp", F_OK) = 0
unlink("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/quartus_asm.0.tmp") = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.db_info", F_OK) = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.db_info", O_RDONLY) = 6
read(6, "Quartus_Version = Version 21.1.0"..., 8191) = 137
close(6)                                = 0
times({tms_utime=138, tms_stime=18, tms_cutime=1, tms_cstime=0}) = 1719915782
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qpf", F_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", {st_mode=S_IFREG|0770, st_size=61463, ...}) = 0
stat("onchip_flash/oc_flash/synthesis/oc_flash.qip", {st_mode=S_IFREG|0770, st_size=13811, ...}) = 0
stat("pll/pll_1.qip", {st_mode=S_IFREG|0770, st_size=504, ...}) = 0
stat("pll/pll_0.qip", {st_mode=S_IFREG|0770, st_size=418, ...}) = 0
stat("pic_0_ramrom/pic_0_ram.qip", {st_mode=S_IFREG|0770, st_size=438, ...}) = 0
stat("pic_0_ramrom/pic_0_rom.qip", {st_mode=S_IFREG|0770, st_size=348, ...}) = 0
stat("pic_0_ramrom/pic_0_ram_as_rom.qip", {st_mode=S_IFREG|0770, st_size=459, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", {st_mode=S_IFREG|0770, st_size=61463, ...}) = 0
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template//qdb/_compiler/BeMicro_MAX10_top", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
times({tms_utime=138, tms_stime=18, tms_cutime=1, tms_cstime=0}) = 1719915783
times({tms_utime=138, tms_stime=18, tms_cutime=1, tms_cstime=0}) = 1719915783
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.hdb", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.hdb", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
lseek(6, 0, SEEK_SET)                   = 0
read(6, "\24\0\0\0\255\v\1\0\0\0\0\0k\0k\0004\0\0\0Version 21.1"..., 1000) = 1000
lseek(6, 44631, SEEK_SET)               = 44631
read(6, "x\1\214Wkl\24U\24\276\224\266\274)P(\224W_\24\313Z\241\224\276Xj\351\354\354\335\335"..., 1515) = 1515
lseek(6, 107, SEEK_SET)                 = 107
read(6, "x\1\354\275\t\234eG]/\336\303\33C\3340\354\20\2264a1\6\230\334\255ow\7\t\323["..., 32768) = 32768
read(6, "\257\255\261]\251\23v\225N\330\217u\302\256\6\30\336\345\35\354yD\210l\357)ka\7\v\327\300"..., 11756) = 11756
close(6)                                = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.hdb", {st_mode=S_IFREG|0770, st_size=46146, ...}) = 0
times({tms_utime=139, tms_stime=18, tms_cutime=1, tms_cstime=0}) = 1719915784
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.cdb", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
lseek(6, 0, SEEK_SET)                   = 0
read(6, "\24\0\0\0\255\v\1\0\0\0\0\0k\0k\0004\0\0\0Version 21.1"..., 1000) = 1000
lseek(6, 128506, SEEK_SET)              = 128506
read(6, "x\1|U[h\\E\30\236\264ILL\332&i\223\246\2611\211\255MM7iZ\233R6k"..., 1159) = 1159
lseek(6, 107, SEEK_SET)                 = 107
read(6, "x\1\354\275\r\240UU\231\377\177DE\242t\214\32\362\245\340zUTf\244d\22\v\r\21\v\211"..., 32768) = 32768
read(6, "bG\361pw\264\3768\205+\312\300?\226@\6^Am\330\340Y\265\4\363Z\217\312@k\315\1"..., 32768) = 32768
mmap(NULL, 3149824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf67d60000
read(6, "\235\372\302\310D\351\252`K'\374'\371\210E\30\355\214X\372A\236\f\250\342w$\350\r$\252\321"..., 32768) = 32768
read(6, "\230\330\355G5!\246\343\227=@\253\2635y\271\322\17\5\2521\213K\334n\f\223\254\321\266S\353"..., 30095) = 30095
close(6)                                = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.cdb", {st_mode=S_IFREG|0770, st_size=129665, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libatm_acuda.so", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libatm_acuda.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/atm_acuda.dep", O_RDONLY) = 6
fstat(6, {st_mode=S_IFREG|0644, st_size=264, ...}) = 0
read(6, "ccl_mem\nccl_gen\nccl_msg\nccl_qtl\n"..., 4096) = 264
read(6, "", 4096)                       = 0
close(6)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libatm_acuda.so", F_OK) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libatm_acuda.so", O_RDONLY|O_CLOEXEC) = 6
read(6, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(6, {st_mode=S_IFREG|0755, st_size=572056, ...}) = 0
mmap(NULL, 392272, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 6, 0) = 0x7fdf67d00000
mmap(0x7fdf67d50000, 65536, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 6, 0x4f000) = 0x7fdf67d50000
close(6)                                = 0
mmap(NULL, 3149824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf679ff000
mmap(NULL, 3149824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf676fe000
mmap(NULL, 3149824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf673fd000
mmap(NULL, 3149824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf670fc000
mmap(NULL, 3149824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf66dfb000
mmap(NULL, 3149824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf66afa000
mmap(NULL, 3149824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf667f9000
mmap(NULL, 3149824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf664f8000
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.cdb", {st_mode=S_IFREG|0770, st_size=129665, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qpf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qpf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qpf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qpf", F_OK) = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qpf", O_RDONLY) = 6
read(6, "# ------------------------------"..., 8191) = 1354
read(6, "", 8191)                       = 0
close(6)                                = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", {st_mode=S_IFREG|0770, st_size=61463, ...}) = 0
stat("onchip_flash/oc_flash/synthesis/oc_flash.qip", {st_mode=S_IFREG|0770, st_size=13811, ...}) = 0
stat("pll/pll_1.qip", {st_mode=S_IFREG|0770, st_size=504, ...}) = 0
stat("pll/pll_0.qip", {st_mode=S_IFREG|0770, st_size=418, ...}) = 0
stat("pic_0_ramrom/pic_0_ram.qip", {st_mode=S_IFREG|0770, st_size=438, ...}) = 0
stat("pic_0_ramrom/pic_0_rom.qip", {st_mode=S_IFREG|0770, st_size=348, ...}) = 0
stat("pic_0_ramrom/pic_0_ram_as_rom.qip", {st_mode=S_IFREG|0770, st_size=459, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qpf", F_OK) = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qpf", O_RDONLY) = 6
read(6, "# ------------------------------"..., 8191) = 1354
read(6, "", 8191)                       = 0
close(6)                                = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", {st_mode=S_IFREG|0770, st_size=61463, ...}) = 0
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", {st_mode=S_IFREG|0770, st_size=61463, ...}) = 0
stat("onchip_flash/oc_flash/synthesis/oc_flash.qip", {st_mode=S_IFREG|0770, st_size=13811, ...}) = 0
stat("pll/pll_1.qip", {st_mode=S_IFREG|0770, st_size=504, ...}) = 0
stat("pll/pll_0.qip", {st_mode=S_IFREG|0770, st_size=418, ...}) = 0
stat("pic_0_ramrom/pic_0_ram.qip", {st_mode=S_IFREG|0770, st_size=438, ...}) = 0
stat("pic_0_ramrom/pic_0_rom.qip", {st_mode=S_IFREG|0770, st_size=348, ...}) = 0
stat("pic_0_ramrom/pic_0_ram_as_rom.qip", {st_mode=S_IFREG|0770, st_size=459, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", {st_mode=S_IFREG|0770, st_size=61463, ...}) = 0
stat("onchip_flash/oc_flash/synthesis/oc_flash.qip", {st_mode=S_IFREG|0770, st_size=13811, ...}) = 0
stat("pll/pll_1.qip", {st_mode=S_IFREG|0770, st_size=504, ...}) = 0
stat("pll/pll_0.qip", {st_mode=S_IFREG|0770, st_size=418, ...}) = 0
stat("pic_0_ramrom/pic_0_ram.qip", {st_mode=S_IFREG|0770, st_size=438, ...}) = 0
stat("pic_0_ramrom/pic_0_rom.qip", {st_mode=S_IFREG|0770, st_size=348, ...}) = 0
stat("pic_0_ramrom/pic_0_ram_as_rom.qip", {st_mode=S_IFREG|0770, st_size=459, ...}) = 0
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
times({tms_utime=141, tms_stime=20, tms_cutime=1, tms_cstime=0}) = 1719915790
times({tms_utime=141, tms_stime=20, tms_cutime=1, tms_cstime=0}) = 1719915790
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
times({tms_utime=142, tms_stime=20, tms_cutime=1, tms_cstime=0}) = 1719915792
times({tms_utime=142, tms_stime=20, tms_cutime=1, tms_cstime=0}) = 1719915792
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", {st_mode=S_IFREG|0770, st_size=61463, ...}) = 0
stat("onchip_flash/oc_flash/synthesis/oc_flash.qip", {st_mode=S_IFREG|0770, st_size=13811, ...}) = 0
stat("pll/pll_1.qip", {st_mode=S_IFREG|0770, st_size=504, ...}) = 0
stat("pll/pll_0.qip", {st_mode=S_IFREG|0770, st_size=418, ...}) = 0
stat("pic_0_ramrom/pic_0_ram.qip", {st_mode=S_IFREG|0770, st_size=438, ...}) = 0
stat("pic_0_ramrom/pic_0_rom.qip", {st_mode=S_IFREG|0770, st_size=348, ...}) = 0
stat("pic_0_ramrom/pic_0_ram_as_rom.qip", {st_mode=S_IFREG|0770, st_size=459, ...}) = 0
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
times({tms_utime=142, tms_stime=20, tms_cutime=1, tms_cstime=0}) = 1719915792
times({tms_utime=142, tms_stime=20, tms_cutime=1, tms_cstime=0}) = 1719915792
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", {st_mode=S_IFREG|0770, st_size=61463, ...}) = 0
stat("onchip_flash/oc_flash/synthesis/oc_flash.qip", {st_mode=S_IFREG|0770, st_size=13811, ...}) = 0
stat("pll/pll_1.qip", {st_mode=S_IFREG|0770, st_size=504, ...}) = 0
stat("pll/pll_0.qip", {st_mode=S_IFREG|0770, st_size=418, ...}) = 0
stat("pic_0_ramrom/pic_0_ram.qip", {st_mode=S_IFREG|0770, st_size=438, ...}) = 0
stat("pic_0_ramrom/pic_0_rom.qip", {st_mode=S_IFREG|0770, st_size=348, ...}) = 0
stat("pic_0_ramrom/pic_0_ram_as_rom.qip", {st_mode=S_IFREG|0770, st_size=459, ...}) = 0
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
times({tms_utime=143, tms_stime=20, tms_cutime=1, tms_cstime=0}) = 1719915794
times({tms_utime=143, tms_stime=20, tms_cutime=1, tms_cstime=0}) = 1719915794
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
times({tms_utime=146, tms_stime=20, tms_cutime=1, tms_cstime=0}) = 1719915797
times({tms_utime=146, tms_stime=20, tms_cutime=1, tms_cstime=0}) = 1719915797
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
times({tms_utime=146, tms_stime=20, tms_cutime=1, tms_cstime=0}) = 1719915797
times({tms_utime=146, tms_stime=20, tms_cutime=1, tms_cstime=0}) = 1719915797
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.cdb", {st_mode=S_IFREG|0770, st_size=129665, ...}) = 0
access("onchip_flash/oc_flash/synthesis/oc_flash.qip", F_OK) = 0
access("onchip_flash/oc_flash/synthesis/oc_flash.qip", F_OK) = 0
access("onchip_flash/oc_flash/synthesis/oc_flash.v", F_OK) = 0
access("onchip_flash/oc_flash/synthesis/oc_flash.v", F_OK) = 0
access("onchip_flash/oc_flash/synthesis/submodules/altera_onchip_flash_util.v", F_OK) = 0
access("onchip_flash/oc_flash/synthesis/submodules/altera_onchip_flash_util.v", F_OK) = 0
access("onchip_flash/oc_flash/synthesis/submodules/altera_onchip_flash.v", F_OK) = 0
access("onchip_flash/oc_flash/synthesis/submodules/altera_onchip_flash.v", F_OK) = 0
access("onchip_flash/oc_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v", F_OK) = 0
access("onchip_flash/oc_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v", F_OK) = 0
access("onchip_flash/oc_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v", F_OK) = 0
access("onchip_flash/oc_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v", F_OK) = 0
access("onchip_flash/oc_flash/synthesis/submodules/altera_onchip_flash.sdc", F_OK) = 0
access("onchip_flash/oc_flash/synthesis/submodules/altera_onchip_flash.sdc", F_OK) = 0
access("onchip_flash/oc_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v", F_OK) = 0
access("onchip_flash/oc_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v", F_OK) = 0
access("pll/pll_1.qip", F_OK)           = 0
access("pll/pll_1.qip", F_OK)           = 0
access("pll/pll_1.v", F_OK)             = 0
access("pll/pll_1.v", F_OK)             = 0
access("pll/pll_0.qip", F_OK)           = 0
access("pll/pll_0.qip", F_OK)           = 0
access("pll/pll_0.v", F_OK)             = 0
access("pll/pll_0.v", F_OK)             = 0
access("pic_0_ramrom/pic_0_ram.qip", F_OK) = 0
access("pic_0_ramrom/pic_0_ram.qip", F_OK) = 0
access("pic_0_ramrom/pic_0_ram.v", F_OK) = 0
access("pic_0_ramrom/pic_0_ram.v", F_OK) = 0
access("../../rtl/nios_system_sdram_controller/lfsr.v", F_OK) = 0
access("../../rtl/nios_system_sdram_controller/lfsr.v", F_OK) = 0
access("../../rtl/nios_system_sdram_controller/nios_system_sdram.v", F_OK) = 0
access("../../rtl/nios_system_sdram_controller/nios_system_sdram.v", F_OK) = 0
access("BeMicro_MAX10_top.v", F_OK)     = 0
access("BeMicro_MAX10_top.v", F_OK)     = 0
access("BeMicro_MAX10_top.sdc", F_OK)   = 0
access("BeMicro_MAX10_top.sdc", F_OK)   = 0
access("../../rtl/nios_system_sdram_controller/sdram_init_reader_writer.v", F_OK) = 0
access("../../rtl/nios_system_sdram_controller/sdram_init_reader_writer.v", F_OK) = 0
access("../../rtl/hdl.verilog.ipcore.pic.risc16f84/risc16f84_clk2x.v", F_OK) = 0
access("../../rtl/hdl.verilog.ipcore.pic.risc16f84/risc16f84_clk2x.v", F_OK) = 0
access("pic_0_ramrom/pic_0_rom.qip", F_OK) = 0
access("pic_0_ramrom/pic_0_rom.qip", F_OK) = 0
access("pic_0_ramrom/pic_0_rom.v", F_OK) = 0
access("pic_0_ramrom/pic_0_rom.v", F_OK) = 0
access("pic_0_ramrom/pic_0_ram_as_rom.qip", F_OK) = 0
access("pic_0_ramrom/pic_0_ram_as_rom.qip", F_OK) = 0
access("pic_0_ramrom/pic_0_ram_as_rom.v", F_OK) = 0
access("pic_0_ramrom/pic_0_ram_as_rom.v", F_OK) = 0
access("../../rtl/ufm_rom_shadow_copy/ufm_rom_shadow_copy.v", F_OK) = 0
access("../../rtl/ufm_rom_shadow_copy/ufm_rom_shadow_copy.v", F_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.cdb", {st_mode=S_IFREG|0770, st_size=129665, ...}) = 0
times({tms_utime=147, tms_stime=20, tms_cutime=1, tms_cstime=0}) = 1719915801
times({tms_utime=147, tms_stime=20, tms_cutime=1, tms_cstime=0}) = 1719915801
write(1, "\33[0m\33[0;36mWarning (20013): Igno"..., 119) = 119
write(1, "\33[0m\33[0;36mWarning (20013): Igno"..., 108) = 108
access("/opt/intelFPGA_lite/21.1/quartus/common/misc/eti_tool_info.xml", F_OK) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/misc/eti_tool_info.xml", O_RDONLY) = 6
fstat(6, {st_mode=S_IFREG|0444, st_size=58414, ...}) = 0
read(6, "<?xml version=\"1.0\" encoding=\"ut"..., 49152) = 49152
read(6, "_settings>\n\t\t\t\t\t<setting name=\"o"..., 49152) = 9262
read(6, "", 36864)                      = 0
read(6, "", 49152)                      = 0
close(6)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_armstrong.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaiigz/ddb_arriaiigz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriav/ddb_arriav.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriavgz/ddb_arriavgz.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_aurora.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bedrock/ddb_bedrock.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/bs/ddb_bs.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cuda.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclone10lp/ddb_cyclone10lp_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_cycloneii.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneive/ddb_cycloneive_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cyclonev/ddb_cyclonev_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_fusion.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_hcxiv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max3000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000a.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000ae.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000b.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_max7000s.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxv/ddb_maxv_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/20nm/ddb_nightfury.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/arriaii/ddb_piranha.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/cycloneivgx/ddb_stingray_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixhc.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_stratixiigxlite.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixv/ddb_stratixv.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tarpon.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/stratixiv/ddb_tgx.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_titan.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_tornado.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/maxii/ddb_tsunami_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager_hdr.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/legacy/ddb_yeager.hdr", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.cdb", {st_mode=S_IFREG|0770, st_size=129665, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_bpm.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_bpm.dep", O_RDONLY) = 6
fstat(6, {st_mode=S_IFREG|0644, st_size=437, ...}) = 0
read(6, "db_cdb\ndb_cdb_mgr\ndb_cdb_atom\ndb"..., 4096) = 437
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_qtk.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_qtk.dep", O_RDONLY) = 7
fstat(7, {st_mode=S_IFREG|0644, st_size=712, ...}) = 0
read(7, "db_acf\natm_astr\ndb_cdb\ndb_cdb_re"..., 4096) = 712
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_llu.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/db_llu.dep", O_RDONLY) = 8
fstat(8, {st_mode=S_IFREG|0644, st_size=359, ...}) = 0
read(8, "db_acf\ndb_cdb\ndb_dbmui\ndb_hdb\ndb"..., 4096) = 359
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_qhd_dbmui.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/comp_qhd_dbmui.dep", O_RDONLY) = 9
fstat(9, {st_mode=S_IFREG|0644, st_size=178, ...}) = 0
read(9, "ccl_mem\nccl_msg\ncomp_qhd\ndb_acf\n"..., 4096) = 178
read(9, "", 4096)                       = 0
close(9)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_qhd_dbmui.so", F_OK) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libcomp_qhd_dbmui.so", O_RDONLY|O_CLOEXEC) = 9
read(9, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(9, {st_mode=S_IFREG|0755, st_size=40112, ...}) = 0
mmap(NULL, 31936, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 9, 0) = 0x7fdf6e2a8000
mmap(0x7fdf6e2af000, 4096, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 9, 0x6000) = 0x7fdf6e2af000
close(9)                                = 0
read(8, "", 4096)                       = 0
close(8)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_llu.so", F_OK) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_llu.so", O_RDONLY|O_CLOEXEC) = 8
read(8, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(8, {st_mode=S_IFREG|0755, st_size=1009840, ...}) = 0
mmap(NULL, 822064, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 8, 0) = 0x7fdf6642f000
mmap(0x7fdf664f3000, 20480, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 8, 0xc3000) = 0x7fdf664f3000
close(8)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libsynth_sgn_qic_dpi.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/synth_sgn_qic_dpi.dep", O_RDONLY) = 8
fstat(8, {st_mode=S_IFREG|0644, st_size=204, ...}) = 0
read(8, "ccl_mem\nccl_msg\nccl_gen\nccl_fio\n"..., 4096) = 204
read(8, "", 4096)                       = 0
close(8)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libsynth_sgn_qic_dpi.so", F_OK) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libsynth_sgn_qic_dpi.so", O_RDONLY|O_CLOEXEC) = 8
read(8, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(8, {st_mode=S_IFREG|0755, st_size=215720, ...}) = 0
mmap(NULL, 150656, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 8, 0) = 0x7fdf6640a000
mmap(0x7fdf6642c000, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 8, 0x21000) = 0x7fdf6642c000
close(8)                                = 0
read(7, "", 4096)                       = 0
close(7)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_qtk.so", F_OK) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_qtk.so", O_RDONLY|O_CLOEXEC) = 7
read(7, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(7, {st_mode=S_IFREG|0755, st_size=1815008, ...}) = 0
mmap(NULL, 1500080, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 7, 0) = 0x7fdf6629b000
mmap(0x7fdf66400000, 36864, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 7, 0x165000) = 0x7fdf66400000
mmap(0x7fdf66409000, 944, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf66409000
close(7)                                = 0
read(6, "", 4096)                       = 0
close(6)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_bpm.so", F_OK) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libdb_bpm.so", O_RDONLY|O_CLOEXEC) = 6
read(6, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(6, {st_mode=S_IFREG|0755, st_size=814408, ...}) = 0
mmap(NULL, 662048, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 6, 0) = 0x7fdf661f9000
mmap(0x7fdf66298000, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 6, 0x9e000) = 0x7fdf66298000
close(6)                                = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.bpm", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.bpm", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
lseek(6, 0, SEEK_SET)                   = 0
read(6, "\24\0\0\0\255\v\1\0\0\0\0\0k\0k\0004\0\0\0Version 21.1"..., 1000) = 1000
lseek(6, 3011, SEEK_SET)                = 3011
read(6, "x\1be`dh````\261[\21\317\10\244\231\200X\31\210\235\2|\343\235\374C\375\\\34"..., 149) = 149
lseek(6, 107, SEEK_SET)                 = 107
read(6, "x\1\354[I\213%Y\25.\265\235u\343\4.\324\215.\0340#^\f7B\5\251AD\253\252"..., 2904) = 2904
close(6)                                = 0
times({tms_utime=159, tms_stime=24, tms_cutime=1, tms_cstime=0}) = 1719915900
access("root_partition", F_OK)          = -1 ENOENT (No such file or directory)
access("root_partition", F_OK)          = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/incremental_db/imported_partitions/BeMicro_MAX10_top.autog_3ff91.imp.qxp", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/incremental_db/imported_partitions/BeMicro_MAX10_top.autog_3ff91.imp.qxp", F_OK) = -1 ENOENT (No such file or directory)
times({tms_utime=159, tms_stime=24, tms_cutime=1, tms_cstime=0}) = 1719915900
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/incremental_db/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/incremental_db/", F_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/incremental_db", {st_mode=S_IFDIR|0770, st_size=128, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/incremental_db/compiled_partitions/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/incremental_db/compiled_partitions/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/incremental_db/compiled_partitions/", F_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/incremental_db/compiled_partitions", {st_mode=S_IFDIR|0770, st_size=576, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/incremental_db/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/incremental_db/", F_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/incremental_db", {st_mode=S_IFDIR|0770, st_size=128, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/incremental_db/compiled_partitions/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/incremental_db/compiled_partitions/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/incremental_db/compiled_partitions/", F_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/incremental_db/compiled_partitions", {st_mode=S_IFDIR|0770, st_size=576, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.cdb", {st_mode=S_IFREG|0770, st_size=129665, ...}) = 0
times({tms_utime=159, tms_stime=25, tms_cutime=1, tms_cstime=0}) = 1719915901
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_parts.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/ddb_cumulative_parts.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_info.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_info.ddb", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_info.ddb", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
lseek(6, 0, SEEK_SET)                   = 0
read(6, "\24\0\0\0\255\v\1\0\0\0\0\0o\0o\08\0\0\0Version 21.1"..., 1000) = 1000
lseek(6, 5059, SEEK_SET)                = 5059
read(6, "\3757zXZ\0\0\4\346\326\264F\2\0!\1\20\0\0\0\250p\216\206\340\1|\0\277]\0\3"..., 256) = 256
lseek(6, 111, SEEK_SET)                 = 111
read(6, "\3757zXZ\0\0\4\346\326\264F\2\0!\1\20\0\0\0\250p\216\206\343\305\313\23\22]\0\2"..., 4948) = 4948
close(6)                                = 0
times({tms_utime=160, tms_stime=25, tms_cutime=1, tms_cstime=0}) = 1719915902
times({tms_utime=160, tms_stime=25, tms_cutime=1, tms_cstime=0}) = 1719915902
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_info_counts.ddb", F_OK) = 0
times({tms_utime=160, tms_stime=25, tms_cutime=1, tms_cstime=0}) = 1719915902
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_info_counts.ddb", F_OK) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_info_counts.ddb", O_RDONLY) = 6
read(6, "\254\17\1\0\0\0\0\0x\1\355\235]S\"\311\266\367\257\333OQ\321\347\346y.:\6\20\220\276"..., 8191) = 8191
read(6, "N=9=\2727\261\360\267\347\333\254\305\364\0026\353\342\247\347\361\335\310\351\321}7\37\234\236H\367"..., 24585) = 4769
read(6, "", 19816)                      = 0
close(6)                                = 0
times({tms_utime=164, tms_stime=25, tms_cutime=1, tms_cstime=0}) = 1719915906
times({tms_utime=164, tms_stime=25, tms_cutime=1, tms_cstime=0}) = 1719915906
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", {st_mode=S_IFDIR|0755, st_size=12288, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_routing.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", {st_mode=S_IFDIR|0755, st_size=12288, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_hdr.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", {st_mode=S_IFDIR|0755, st_size=12288, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analogfbga484es_pad.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analogfbga484_pad.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analogfbga484.pad", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", {st_mode=S_IFDIR|0755, st_size=12288, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_pad.ddb", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", {st_mode=S_IFDIR|0755, st_size=12288, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analogfbga484es_pkg.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analogfbga484_pkg.ddb", F_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.cdb", {st_mode=S_IFREG|0770, st_size=129665, ...}) = 0
times({tms_utime=164, tms_stime=25, tms_cutime=1, tms_cstime=0}) = 1719915907
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", {st_mode=S_IFDIR|0755, st_size=12288, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_hdr.ddb", F_OK) = 0
times({tms_utime=164, tms_stime=25, tms_cutime=1, tms_cstime=0}) = 1719915908
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_hdr.ddb", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
lseek(6, 0, SEEK_SET)                   = 0
read(6, "\24\0\0\0\255\v\7\0\0\0\0\0o\0o\08\0\0\0Version 21.1"..., 1000) = 1000
lseek(6, 9459, SEEK_SET)                = 9459
read(6, "\3757zXZ\0\0\4\346\326\264F\2\0!\1\30\0\0\0GX:C\340\0\357\0\216]\0\2"..., 208) = 208
mmap(NULL, 16781312, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf651f8000
lseek(6, 111, SEEK_SET)                 = 111
read(6, "\3757zXZ\0\0\4\346\326\264F\2\0!\1\30\0\0\0GX:C\341\240\326$C]\0\2"..., 9348) = 9348
close(6)                                = 0
munmap(0x7fdf651f8000, 16781312)        = 0
times({tms_utime=165, tms_stime=25, tms_cutime=1, tms_cstime=0}) = 1719915909
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", {st_mode=S_IFDIR|0755, st_size=12288, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analogfbga484es_pad.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analogfbga484_pad.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analogfbga484.pad", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", {st_mode=S_IFDIR|0755, st_size=12288, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_pad.ddb", F_OK) = 0
times({tms_utime=165, tms_stime=25, tms_cutime=1, tms_cstime=0}) = 1719915910
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_pad.ddb", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
lseek(6, 0, SEEK_SET)                   = 0
read(6, "\24\0\0\0\255\v\7\0\0\0\0\0o\0o\08\0\0\0Version 21.1"..., 1000) = 1000
lseek(6, 19567, SEEK_SET)               = 19567
read(6, "\3757zXZ\0\0\4\346\326\264F\2\0!\1\30\0\0\0GX:C\340\1J\0\276]\0\4"..., 256) = 256
mmap(NULL, 16781312, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf651f8000
lseek(6, 111, SEEK_SET)                 = 111
read(6, "\3757zXZ\0\0\4\346\326\264F\2\0!\1\30\0\0\0GX:C\346\206\234K\277]\0\2"..., 19456) = 19456
close(6)                                = 0
munmap(0x7fdf651f8000, 16781312)        = 0
times({tms_utime=167, tms_stime=25, tms_cutime=1, tms_cstime=0}) = 1719915912
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", {st_mode=S_IFDIR|0755, st_size=12288, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analogfbga484es_pkg.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analogfbga484_pkg.ddb", F_OK) = 0
times({tms_utime=167, tms_stime=25, tms_cutime=1, tms_cstime=0}) = 1719915912
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analogfbga484_pkg.ddb", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
lseek(6, 0, SEEK_SET)                   = 0
read(6, "\24\0\0\0\255\v\7\0\0\0\0\0o\0o\08\0\0\0Version 21.1"..., 1000) = 1000
lseek(6, 5727, SEEK_SET)                = 5727
read(6, "\3757zXZ\0\0\4\346\326\264F\2\0!\1\30\0\0\0GX:C\340\0\207\0d]\0\1"..., 164) = 164
mmap(NULL, 16781312, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf651f8000
lseek(6, 111, SEEK_SET)                 = 111
read(6, "\3757zXZ\0\0\4\346\326\264F\2\0!\1\30\0\0\0GX:C\3420\r\25\256]\0\2"..., 5616) = 5616
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf650f8000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf64ff8000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf64ef8000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf64df8000
close(6)                                = 0
munmap(0x7fdf651f8000, 16781312)        = 0
times({tms_utime=167, tms_stime=25, tms_cutime=1, tms_cstime=0}) = 1719915913
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", {st_mode=S_IFDIR|0755, st_size=12288, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb8_non_vr_analogfbga484es_parasitic.db", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb8_non_vr_analogfbga484_parasitic.db", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb8_non_vr_analogfbga484_parasitic.db", F_OK) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb8_non_vr_analogfbga484_parasitic.db", {st_mode=S_IFREG|0644, st_size=880640, ...}) = 0
getpid()                                = 7452
getpid()                                = 7452
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb8_non_vr_analogfbga484_parasitic.db", O_RDONLY|O_NOFOLLOW|O_CLOEXEC) = 6
fstat(6, {st_mode=S_IFREG|0644, st_size=880640, ...}) = 0
lseek(6, 0, SEEK_SET)                   = 0
read(6, "SQLite format 3\0\20\0\1\1\0@  \0\0\0\7\0\0\0\327"..., 100) = 100
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", {st_mode=S_IFDIR|0755, st_size=12288, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", {st_mode=S_IFDIR|0755, st_size=12288, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_physical_io_rules.db", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_physical_io_rules.db", F_OK) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_physical_io_rules.db", {st_mode=S_IFREG|0644, st_size=176128, ...}) = 0
getpid()                                = 7452
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_physical_io_rules.db", O_RDONLY|O_NOFOLLOW|O_CLOEXEC) = 7
fstat(7, {st_mode=S_IFREG|0644, st_size=176128, ...}) = 0
lseek(7, 0, SEEK_SET)                   = 0
read(7, "SQLite format 3\0\20\0\1\1\0@  \0\0\3*\0\0\0+"..., 100) = 100
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", {st_mode=S_IFDIR|0755, st_size=12288, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_f484c8g_es_part_info.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_f484c8g_es.part_info", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_f484c8g_eses_part_info.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_f484c8g_es_part_info.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_f484c8g_es.part_info", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", {st_mode=S_IFDIR|0755, st_size=12288, ...}) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_8_part_info.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_8.part_info", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_part_info.ddb", F_OK) = 0
times({tms_utime=167, tms_stime=25, tms_cutime=1, tms_cstime=0}) = 1719915915
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_part_info.ddb", O_RDONLY) = 8
fcntl(8, F_SETFD, FD_CLOEXEC)           = 0
lseek(8, 0, SEEK_SET)                   = 0
read(8, "\24\0\0\0\255\v\7\0\0\0\0\0o\0o\08\0\0\0Version 21.1"..., 1000) = 683
lseek(8, 531, SEEK_SET)                 = 531
read(8, "\3757zXZ\0\0\4\346\326\264F\2\0!\1\30\0\0\0GX:C\340\0\214\0W]\0\1"..., 152) = 152
mmap(NULL, 16781312, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf651f8000
lseek(8, 111, SEEK_SET)                 = 111
read(8, "\3757zXZ\0\0\4\346\326\264F\2\0!\1\30\0\0\0GX:C\340\10\234\1c]\0\2"..., 420) = 420
close(8)                                = 0
munmap(0x7fdf651f8000, 16781312)        = 0
times({tms_utime=168, tms_stime=26, tms_cutime=1, tms_cstime=0}) = 1719915916
times({tms_utime=168, tms_stime=26, tms_cutime=1, tms_cstime=0}) = 1719915916
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.rdb", O_RDONLY) = 8
fcntl(8, F_SETFD, FD_CLOEXEC)           = 0
lseek(8, 0, SEEK_SET)                   = 0
read(8, "\24\0\0\0\255\v\1\0\0\0\0\0k\0k\0004\0\0\0Version 21.1"..., 1000) = 1000
lseek(8, 49029, SEEK_SET)               = 49029
read(8, "x\1T\222=K\34a\20\307G\317\227S\23\275S/9\301\"\222\210 \344\v\210\315\236\373d="..., 482) = 482
lseek(8, 107, SEEK_SET)                 = 107
read(8, "x\1\354\275\353v\343Hv.(\331n_\322m\273\273\272mw\373\nW\337\252\354\322]y=\366"..., 32768) = 32768
read(8, "8\333\253?\230\206\237\20\30\243Q\26\334TR\224\312\263\243\3629\201\350\352\266\17&\3*l\310`"..., 16154) = 16154
close(8)                                = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.rdb", O_RDONLY) = 8
fcntl(8, F_SETFD, FD_CLOEXEC)           = 0
lseek(8, 0, SEEK_SET)                   = 0
read(8, "\24\0\0\0\255\v\1\0\0\0\0\0k\0k\0004\0\0\0Version 21.1"..., 1000) = 1000
lseek(8, 1511, SEEK_SET)                = 1511
read(8, "x\1\342``d\20```h\372h\243\313\10\244\231\200\230\33\210\203\\\234\342\203\\\3\374\203B"..., 210) = 210
lseek(8, 107, SEEK_SET)                 = 107
read(8, "x\1\354W\353o\33E\20?C\313\263<U\20 $\6\251\202\4\341\304I\3\264\25_\\\333i"..., 1404) = 1404
close(8)                                = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.rdb", F_OK) = 0
unlink("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.rdb") = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.rdb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb", F_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.cdb", {st_mode=S_IFREG|0770, st_size=129665, ...}) = 0
times({tms_utime=168, tms_stime=26, tms_cutime=1, tms_cstime=0}) = 1719915918
times({tms_utime=168, tms_stime=26, tms_cutime=1, tms_cstime=0}) = 1719915918
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", {st_mode=S_IFDIR|0755, st_size=12288, ...}) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_place.ddb", O_RDONLY) = 8
fcntl(8, F_SETFD, FD_CLOEXEC)           = 0
lseek(8, 0, SEEK_SET)                   = 0
read(8, "\24\0\0\0\255\v\1\0\0\0\0\0o\0o\08\0\0\0Version 21.1"..., 1000) = 1000
lseek(8, 18899, SEEK_SET)               = 18899
read(8, "x\1l\223\313J\34Q\20\206\313K\34\257q\34G\324\204\240\21\27\22\"x7\f\331\364mf\16"..., 504) = 504
lseek(8, 111, SEEK_SET)                 = 111
read(8, "x\1\354]\7\230$U\265\256\331]rXD$\v\vK\20$l \nO\355\231\351\335\35\230\235"..., 18788) = 18788
close(8)                                = 0
times({tms_utime=169, tms_stime=26, tms_cutime=1, tms_cstime=0}) = 1719915919
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
times({tms_utime=169, tms_stime=26, tms_cutime=1, tms_cstime=0}) = 1719915919
times({tms_utime=169, tms_stime=26, tms_cutime=1, tms_cstime=0}) = 1719915919
times({tms_utime=169, tms_stime=26, tms_cutime=1, tms_cstime=0}) = 1719915919
openat(AT_FDCWD, "/sys/devices/system/cpu", O_RDONLY|O_NONBLOCK|O_CLOEXEC|O_DIRECTORY) = 8
fstat(8, {st_mode=S_IFDIR|0755, st_size=0, ...}) = 0
getdents64(8, /* 18 entries */, 32768)  = 544
getdents64(8, /* 0 entries */, 32768)   = 0
close(8)                                = 0
openat(AT_FDCWD, "/sys/devices/system/cpu", O_RDONLY|O_NONBLOCK|O_CLOEXEC|O_DIRECTORY) = 8
fstat(8, {st_mode=S_IFDIR|0755, st_size=0, ...}) = 0
getdents64(8, /* 18 entries */, 32768)  = 544
getdents64(8, /* 0 entries */, 32768)   = 0
close(8)                                = 0
sched_getaffinity(0, 128, [0, 1])       = 8
sched_setaffinity(0, 128, [0])          = 0
sched_yield()                           = 0
sched_setaffinity(0, 128, [1])          = 0
sched_yield()                           = 0
sched_setaffinity(0, 128, [0, 1])       = 0
sched_yield()                           = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libirml.so.1", O_RDONLY|O_CLOEXEC) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/sys/devices/system/cpu/online", O_RDONLY|O_CLOEXEC) = 8
read(8, "0-1\n", 8192)                  = 4
close(8)                                = 0
getpid()                                = 7452
sched_getaffinity(7452, 128, [0, 1])    = 8
openat(AT_FDCWD, "/proc/self/maps", O_RDONLY|O_CLOEXEC) = 8
prlimit64(0, RLIMIT_STACK, NULL, {rlim_cur=8000000, rlim_max=RLIM64_INFINITY}) = 0
fstat(8, {st_mode=S_IFREG|0444, st_size=0, ...}) = 0
read(8, "00400000-00414000 r-xp 00000000 "..., 1024) = 1024
read(8, "A_lite/21.1/quartus/linux64/libs"..., 1024) = 1024
read(8, "nss_files-2.31.so\n7fdf68c6b000-7"..., 1024) = 1024
read(8, "6cb34000 rw-p 00006000 08:05 157"..., 1024) = 1024
read(8, ".so.1.59.0\n7fdf6cdac000-7fdf6cda"..., 1024) = 1024
read(8, "00-7fdf6d2ea000 ---p 00320000 08"..., 1024) = 1024
read(8, "228727                    /usr/l"..., 1024) = 1024
read(8, "00 rw-p 00000000 00:00 0 \n7fdf6d"..., 1024) = 1024
read(8, "c000 rw-p 00015000 08:05 1585853"..., 1024) = 1024
read(8, " 08:05 2236419                  "..., 1024) = 1024
read(8, "x64/libtbbmalloc_proxy.so.2\n7fdf"..., 1024) = 1024
read(8, "/lib/x86_64-linux-gnu/libpthread"..., 1024) = 1024
read(8, "linux-gnu/libnsl-2.31.so\n7fdf6e2"..., 1024) = 1024
read(8, ".1/quartus/linux64/libicuuc.so.6"..., 1024) = 1024
read(8, "0 00:00 0 \n7fdf707b8000-7fdf707e"..., 1024) = 1024
read(8, "00-7fdf71a1c000 ---p 00001000 08"..., 1024) = 1024
read(8, "/opt/intelFPGA_lite/21.1/quartus"..., 1024) = 1024
read(8, "xp 00000000 08:05 1579702       "..., 1024) = 1024
read(8, "elFPGA_lite/21.1/quartus/linux64"..., 1024) = 1024
read(8, "us/linux64/libccl_thr.so\n7fdf72f"..., 1024) = 1024
read(8, "2fce000-7fdf72fd3000 rw-p 000270"..., 1024) = 1024
read(8, " r-xp 00000000 08:05 1578024    "..., 1024) = 1024
read(8, "26                    /opt/intel"..., 1024) = 1024
read(8, "o\n7fdf73174000-7fdf73175000 rw-p"..., 1024) = 1024
read(8, "05 1578874                    /o"..., 1024) = 1024
read(8, " /opt/intelFPGA_lite/21.1/quartu"..., 1024) = 1024
read(8, "rtus/linux64/libddb_dstr.so\n7fdf"..., 1024) = 1024
read(8, "/libccl_cksum.so\n7fdf74571000-7f"..., 1024) = 1024
read(8, "bdb_hdb.so\n7fdf74835000-7fdf7483"..., 1024) = 1024
read(8, "      /opt/intelFPGA_lite/21.1/q"..., 1024) = 1024
read(8, " 1578381                    /opt"..., 1024) = 1024
read(8, "1/quartus/linux64/libddb_dev.so\n"..., 1024) = 1024
read(8, "0 r-xp 00000000 08:05 1578701   "..., 1024) = 1024
read(8, ".1/quartus/linux64/libsys_flow_u"..., 1024) = 1024
read(8, "_idu.so\n7fdf7c7af000-7fdf7c7b400"..., 1024) = 1024
read(8, "so\n7fdf7cf92000-7fdf7d106000 r-x"..., 1024) = 1024
read(8, "5000-7fdf7d3fa000 rw-p 000c6000 "..., 1024) = 1024
read(8, "7d7d2000 rw-p 00000000 00:00 0 \n"..., 1024) = 1024
read(8, "     /opt/intelFPGA_lite/21.1/qu"..., 1024) = 1024
read(8, "_atom_fusion.so\n7fdf7f25f000-7fd"..., 1024) = 1024
read(8, "      /opt/intelFPGA_lite/21.1/q"..., 1024) = 1024
read(8, "/linux64/libdb_cdb_atom_cyclonev"..., 1024) = 1024
read(8, "PGA_lite/21.1/quartus/linux64/li"..., 1024) = 1024
read(8, "FPGA_lite/21.1/quartus/linux64/l"..., 1024) = 1024
read(8, "00 0 \n7fdf82207000-7fdf82210000 "..., 1024) = 1024
read(8, "0db000 08:05 1579534            "..., 1024) = 1024
read(8, "         /opt/intelFPGA_lite/21."..., 1024) = 1024
read(8, "bc_util.so\n7fdf840c7000-7fdf840c"..., 1024) = 1024
read(8, "       /opt/intelFPGA_lite/21.1/"..., 1024) = 1024
read(8, "16000-7fdf84318000 rw-p 0002c000"..., 1024) = 1024
read(8, "intelFPGA_lite/21.1/quartus/linu"..., 1024) = 1024
read(8, "7000 r-xp 00000000 08:05 1578783"..., 1024) = 1024
read(8, "579377                    /opt/i"..., 1024) = 1024
read(8, " 1578639                    /opt"..., 1024) = 1024
read(8, "              /opt/intelFPGA_lit"..., 1024) = 1024
read(8, "so\n7fdf86438000-7fdf8643a000 rw-"..., 1024) = 1024
read(8, "PGA_lite/21.1/quartus/linux64/li"..., 1024) = 1024
read(8, "86f38000 rw-p 0013f000 08:05 157"..., 1024) = 1024
read(8, "l_protobuf.so\n7fdf870df000-7fdf8"..., 1024) = 1024
read(8, "    /opt/intelFPGA_lite/21.1/qua"..., 1024) = 1024
read(8, "04b000 08:05 1579406            "..., 1024) = 1024
read(8, "79025                    /opt/in"..., 1024) = 1024
read(8, "ux64/libsys_cpt_hdb.so\n7fdf87e34"..., 1024) = 1024
read(8, "telFPGA_lite/21.1/quartus/linux6"..., 1024) = 1024
read(8, "3000 r-xp 00000000 08:05 1579114"..., 1024) = 1024
read(8, "1.1/quartus/linux64/libtsm_ioo.s"..., 1024) = 1024
read(8, "x64/libtsm_nlspc.so\n7fdf8841e000"..., 1024) = 1024
read(8, "putil_external.so\n7fdf886b4000-7"..., 1024) = 1024
read(8, "9000-7fdf888db000 rw-p 00042000 "..., 1024) = 1024
read(8, "/libtsm_b2t.so\n7fdf89533000-7fdf"..., 1024) = 1024
read(8, "   /opt/intelFPGA_lite/21.1/quar"..., 1024) = 1024
read(8, ":00 0 \n7fdf8a2d5000-7fdf8a5db000"..., 1024) = 1024
read(8, "000 rw-p 0008b000 08:05 1578980 "..., 1024) = 1024
read(8, ".so\n7fdf8b19a000-7fdf8b19b000 rw"..., 1024) = 1024
read(8, "00-7fdf8b526000 rw-p 00239000 08"..., 1024) = 1024
read(8, " 00000000 08:05 1579313         "..., 1024) = 1024
read(8, "79210                    /opt/in"..., 1024) = 1024
read(8, "00 r-xp 00000000 08:05 1579309  "..., 1024) = 1024
read(8, "t/intelFPGA_lite/21.1/quartus/li"..., 1024) = 1024
read(8, "   /opt/intelFPGA_lite/21.1/quar"..., 1024) = 1024
read(8, "0009c000 08:05 1579548          "..., 1024) = 1024
read(8, "00 00:00 0 \n7fdf8c6d8000-7fdf8c7"..., 1024) = 1024
read(8, "                  /opt/intelFPGA"..., 1024) = 1024
read(8, "0000000 08:05 2235440           "..., 1024) = 892
close(8)                                = 0
sched_getaffinity(7452, 32, [0, 1])     = 8
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/crypt.tcl", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/crypt.hlp", F_OK) = -1 ENOENT (No such file or directory)
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init", {st_mode=S_IFDIR|0755, st_size=32768, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/init/crypt.tcl", 0x7fff35ff37f0) = -1 ENOENT (No such file or directory)
times({tms_utime=170, tms_stime=26, tms_cutime=1, tms_cstime=0}) = 1719915922
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", {st_mode=S_IFDIR|0755, st_size=12288, ...}) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_routing.ddb", O_RDONLY) = 8
fcntl(8, F_SETFD, FD_CLOEXEC)           = 0
lseek(8, 0, SEEK_SET)                   = 0
read(8, "\24\0\0\0\255\v\1\0\0\0\0\0o\0o\08\0\0\0Version 21.1"..., 1000) = 1000
lseek(8, 1406534, SEEK_SET)             = 1406534
read(8, "x\1\254TMh\23A\24~\3751\2666\265\255\265\326\332\2509X\251\242P\361\266\324\320\355\356$"..., 640) = 640
lseek(8, 111, SEEK_SET)                 = 111
read(8, "x\1\354\275\v\274fGU%\3367\1\224@@Q\1\323\6\265\205\376\17Q\30\260\t*:q\214"..., 32768) = 32768
mmap(NULL, 1937408, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf66020000
read(8, "\17}\377=\304\223P>Sn\177\305M\372\243\370H>\246\266\364\307l`\242k\373\371\372\v>g"..., 32768) = 32768
read(8, ":\37\362\325\376%\362\325^Oy\f\337)\365U\231\34\205\367\216\376\240|Pc\364\2478V\254\216"..., 32768) = 32768
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf65f20000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf65e20000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf65d20000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf65c20000
mmap(NULL, 1454080, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf65abd000
read(8, "\337\23|\230w\343\3071\302\n&\261\253Z\304\225\254\320\313J\275qE\277qE\274a\347\271q}"..., 32768) = 32768
read(8, "\30l;\273\7\317\3637\304s\255c\34~\213\202\207\23mv\234b_9\301~\364\302\t\271\303f"..., 32768) = 32768
read(8, "x{\372~<_\320\371t\305\37'\336\310\300\3332\333\257\230p\233lg\353\372\37\373\371\2\237;"..., 32768) = 32768
read(8, "3\361\213\31\277\5\374=\3\237\377\26\370|o;.\357\20\177\223\35\227c\341\3270\\\343\226\345\346"..., 32768) = 32768
read(8, "N\351\21\376\222\201\3574z\266\376]rO$<\313\346\250N,u\354\226\341\346|l\265\212\21y"..., 32768) = 32768
mmap(NULL, 1970176, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf658dc000
read(8, "8\255\307\34\336\233\243\232T\n\\\365bpOp\270\205\335\343\277\5\374\331b\367cA\323\200\323\246"..., 32768) = 32768
read(8, "\216kWg\4Uc\306\21\213\243\361\2778\231\215\316\207\257#\17\217EF6\222M\375\273\227\3036"..., 32768) = 32768
read(8, "O\214\301\376M\260\177.\354\235\260\211rM\370_py\251\30\0171L\3C\350\257\244k\217\342\332"..., 32768) = 32768
read(8, "\274ok\2675\17\331\376\n\323\0013\337\367\0\227l\374\276\261[\34\256\241\3259k`\366.|\\"..., 32768) = 32768
read(8, ":\270\247\322\337\217\2743\177\277y|\34}\26\335\364\300\340\340\376g\365\\\236iQ\333\363\341\350("..., 32768) = 32768
read(8, "o\221\267Y8\275\37\374\275A:[t9\237S\33E\367\33\375;\345\36\230w:\3627j\220\336"..., 32768) = 32768
read(8, "\21\33\333`\333\260\366x\1}ETf\33\254\216\255\251\215\250\21%\342\343\33mk\27|W\362\253"..., 32768) = 32768
read(8, "!\3718&\240_\31\310\32\354\327\245\271S\227~e`@.4\201\207|\277\36\230\304\v\1\265A"..., 32768) = 32768
read(8, "\356\334\355\355O\375\362~2y\246=u\243\0\274\273e3\353Q\365\276\310M-\250\335\360\177\4\35"..., 32768) = 32768
read(8, "\7\253kW\32\227\306\377\32\\\230Hn\246\3116\374C.^Y\361\222\377\0041\273\212z\231U\376"..., 32768) = 32768
read(8, "4\261\22\371\342[7\216x\233Oa\323\332\376vu\241\\s\360\337\225\301+\317\253\16+\323\300\351"..., 32768) = 32768
read(8, "\33\315}\272\237`+\356Q\321\345\272\252x\363a\246\263\255\337H\327cKrB\275\354\363\267g\343"..., 32768) = 32768
read(8, "\334S9\366\24\276\376\212\275\210q\370\241m\16nM|\246=\206\243Y\27vB\353\6\246u\244m"..., 32768) = 32768
read(8, "\334>\f\262\17\230\3741\5|q\301\230[/\310\v\332g\227\33\237oB\314\\0\326!\356\344\33"..., 32768) = 32768
read(8, "\235\343\20\370\217[\277\206+\177%\226\266\220sx\341)_l\3016\322\7/<\365\27]\364>x"..., 32768) = 32768
read(8, "\360\202e\272\361\nO\215t\205\322\201\324H\217xj\244+TL\224\32ioO\215$\34\220D."..., 32768) = 32768
read(8, "N\206\341\360d\324u\324\332\325\215cO<A\3771\377\3061\31\305\231\203\253\356$u=\320_\234"..., 32768) = 32768
read(8, "\341B8\244%\245\1\207\365Uz\34\252\313\327\250.:\350\3\210\363\252\371\33'_c\376)\\\230"..., 32768) = 32768
read(8, "w\276\207V\224\316\266o\260}\6\312\245\322iF\235\340}D\37\242Nm_\344~\365\254*\33\27"..., 32768) = 32768
read(8, "\32\337\235\246J\276e)\232E\214m\314\266D^e+\363\241\4\266\236\306\377ICU&`\27\223"..., 32768) = 32768
read(8, "J\3521{&\6T\334\262\211Z}\263\17\370\333\273\334a\17\1H\303+!\3\221\204\0\377\305\261"..., 32768) = 32768
read(8, "\217\21\353E]\20\n\315\232\10\3444\264X\17-~\203\225\365uC\3\351\204\26\367\242\205\32\345\255"..., 32768) = 32768
read(8, "\205\345\367w\224\234\346\232\370h\304s\203\236\373\344\331\313\37\341\342z\16~\35|/\203wc\360\211"..., 32768) = 32768
read(8, "\276\352\220\303\211\t[P\232\362n\367>4\253P\333\5\34Zhm\23\273K\345\302+\265\355F#"..., 32768) = 32768
read(8, "\376\362A\327!\250\253\r\354\25\264\226\241w.\377\232g?\222n\3160*\247o\214\216\273\324\304["..., 32768) = 32768
read(8, "\20\304+WI\375hD\234\215\204b\\1\32\326\214\345\315\240\376\214X\30\322\377\252\321\350!\rG"..., 32768) = 32768
read(8, "\245\251\2152\25\241\305n\235V&\251\254\322\262L\342\262n\351\302#_1\236\215p[\337\324\0q"..., 32768) = 32768
read(8, "\10\232\221d\3132\2266\335\313\253Wd\242<_\202j|r\246\337\10\275R\t\332\271\211\5'\262"..., 32768) = 32768
read(8, "m\311_-lOa\333*\v\36l\366\343\357\22\307\227\223\227\234\6\273O\305\2659\357#\7`\357"..., 32768) = 32768
read(8, "o\277\345?\36\350\340_[\220W\2R%\324\3438\204\1\tP{\224\264D\t8\342\354\350\322\332"..., 32768) = 32768
read(8, "\365_k8L\211\324\276U\273\375/(\n\16z\273\341\312\244\316{\fW&\317M\25\16\262[ "..., 32768) = 32768
read(8, "\357\370\t\220\17G\326\232\255v\350B\304UL\27\240\255\333Es\205!\366\2203P\253\t\245\333\257"..., 32768) = 32768
read(8, "\322A\215Ht\273\202l[\237\365\243\330\353/\311\276\26\241\212X;\215r+\352\224\332j\26\224\177"..., 32768) = 32768
read(8, "\304\231]\220\236\342\24\3642\337\4\361=\305\5\377O\335\231\300\313\\\375\377\177\354k\266\204R\\K"..., 32768) = 32768
read(8, "\230\220\7t>FK\2248\224i3}\v\276'\263\236]\306 \270\25\227\302\236\4\245\363\265\231\336"..., 30167) = 30167
close(8)                                = 0
times({tms_utime=175, tms_stime=27, tms_cutime=1, tms_cstime=0}) = 1719915930
futex(0x7fdf7c467ef0, FUTEX_WAKE_PRIVATE, 2147483647) = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog_gid_database", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zb8_non_vr_analog_gid_database.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", {st_mode=S_IFDIR|0755, st_size=12288, ...}) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_gid_database.ddb", O_RDONLY) = 8
fcntl(8, F_SETFD, FD_CLOEXEC)           = 0
lseek(8, 0, SEEK_SET)                   = 0
read(8, "\24\0\0\0\255\v\1\0\0\0\0\0o\0o\08\0\0\0Version 21.1"..., 1000) = 197
lseek(8, 142, SEEK_SET)                 = 142
read(8, "x\1bd`d0`d`8j\366\313\36H10\1\261\f\20\273D\272\7\305\273{\272\304{"..., 55) = 55
lseek(8, 111, SEEK_SET)                 = 111
read(8, "x\1ba``\340\3br\201\f\271\32)\320'J\201^|Z\231\321$\1\0\0\0\377\377", 31) = 31
close(8)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog_asm", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/ddb_zb8_non_vr_analog_asm.ddb", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", {st_mode=S_IFDIR|0755, st_size=12288, ...}) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_asm.ddb", O_RDONLY) = 8
fcntl(8, F_SETFD, FD_CLOEXEC)           = 0
lseek(8, 0, SEEK_SET)                   = 0
read(8, "\24\0\0\0\255\v\1\0\0\0\0\0o\0o\08\0\0\0Version 21.1"..., 1000) = 1000
lseek(8, 1159262, SEEK_SET)             = 1159262
read(8, "x\1ba`dP```x\30\374\376\22#\220f\2bI v\211t\17\212\17\362\17\rq"..., 126) = 126
lseek(8, 111, SEEK_SET)                 = 111
read(8, "x\1\354\275_\254]\327}\347\267/\31\221\242\240\320\262\33r\30\20\n\205\1;\255\1W}\350\330"..., 32768) = 32768
mmap(NULL, 2904064, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf65617000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf65517000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf65417000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf65317000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf65217000
read(8, "\364-\3271aL\374\36\277\337\250\261\333k5\346\317\305\357\365i\376\306\331\240\304Pi\316\2\246I"..., 32768) = 32768
read(8, "\232y\206\335}\220TO\340\213\22\317\27|\253\34\v\n;\324\333N\372J=7\340\351\346~\302{"..., 32768) = 32768
read(8, "\373!\377\324\2100\325\376[\225f\224\177?\344O\377\17\207\17\245v\25\220\370\201\376_fx^Y"..., 32768) = 32768
read(8, "\4TY\3624#\257\377\2\243\312\310\363\323\371\322J\33\336\25\237kJ\24\374\"DDq\222\205\254"..., 32768) = 32768
read(8, "!^\305d\205\nm\245\10\253\323\342\221q\205\215g$\347\323\224\323\342\250\333\303\212\26\251s\342\355"..., 32768) = 32768
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf64cf8000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf64bf8000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf64af8000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf649f8000
read(8, "\270\306\211|\25s\204c,P\346\322i]/\266\306^\320)\357\365\27427\231\256'\376H\356\307"..., 32768) = 32768
read(8, "\21S\220\247\310\234\5\31-\363\205s\232:\ry\n,\245\274\37T\263\24\344)\260\224z\226\202\230"..., 32768) = 32768
read(8, "\326?\\\327 \\\267Fo\236\264\217\367\200\325\243UO\367\274#\375\373i\337\254{CT\"=\317"..., 32768) = 32768
read(8, "{\fO\277\216\341\2\372Z44G\277>\306\271N\277>F\251\323\257\217Q\352\214\327\307(u\372"..., 32768) = 32768
read(8, "\361X\343\254P-\332\305\312\377\342\365\245\257\207|\317\333\30m\326\277n\214\360\24\337\236m\247\tZ"..., 32768) = 32768
read(8, "T\316.\343\231\343\270\326\364\341\325e~\32\256\217\355\314\233\374_\225\311\377\r\201\351)z+\307$"..., 32768) = 32768
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf648f8000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf647f8000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf646f8000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf645f8000
read(8, "\22\365l{f\10c\327\202\"c\3272\vI^\22\336\323O\246\237\3341\207\33\346x\t3\214."..., 32768) = 32768
read(8, "\307\274\322d_\203\225\247\332=?\"#\226\257\241\224]d\34\232\334\33\356\371\341v\32\336\363\363\343"..., 32768) = 32768
read(8, ":i(\324.:*\314b\324Jw\237\267\"p\235O\347(\264\265\22\237n\331\1:\352\315\343^"..., 32768) = 32768
read(8, "!\1\r7%CN\373\201\317\331tjCx}\242\375\252\24C\26\351\256\3O1\332\312\17m\367"..., 32768) = 32768
read(8, "\351/F\363\r\241\272\203\360\200\264\263\26\242\232\336\257\225x\6\236\353c^8'\222\35\237\223\2754"..., 32768) = 32768
read(8, "\232\310\232\201\301)qn\247\230[x93*=]\360k\212\325K\255\313\306\23\255_\362m\341k"..., 32768) = 32768
read(8, "\211d\337xY\216\343O\250w\327E\201\252\214\26O\3563Z\34\265jT4\237\3\1\352u\265\33"..., 32768) = 32768
read(8, "bO\321N\352\3\211m~\216\253\305\0373\2152\245\330\227\205hO\275d\230\374\264\23Nn]V"..., 32768) = 32768
read(8, "XG[\202\5\2739\310\266\320\365\0*\310\276\320\365f\336\265\v]O\332't=\214\27|\254\\"..., 32768) = 32768
read(8, "\343\272\260\342{kGK\17h\24\177\322\231]\263\304\v\337\169i~p\236\310\361y\267\20O\266"..., 32768) = 32768
read(8, "\302\367\327R}\\\265?\372^\7\236,\375\317\244\2\352\335\377)\251o\337\367\254\305\322\237\254\34\365"..., 32768) = 32768
read(8, "\10\247\307\330u\374+~\5\333\32\fC\272^\347\374x\220c\322#\335\256\306\346\356+{'jK"..., 32768) = 32768
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf644f8000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf643f8000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf642f8000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf641f8000
read(8, "\203f{\352\265\336b\272h\355\301sl\347e;/\212\r\200\f\256K\366L\227\325c;/\333y"..., 32768) = 32768
read(8, "*\20\315\316\312?m\255\213\375\226\6\374;\317A\201\317\355\232\357\263\244r\272\344^\325\353A\222h"..., 32768) = 32768
read(8, "5\373\302y\230\201QN\257>i\326*\301\262`\236V\370\244\0052\203z\f\216OZU\177k\32"..., 32768) = 32768
read(8, "\26\301\235u.\356\252\325\254\31\300\265{N\330\34dg\334Bw*\237.*\213\256\372\235\32Z\373"..., 32768) = 32768
read(8, "\31\273\24\21\274O\320\216\2429\304h\254\10'\220D\345\30[>\201$\2141\r\232\276\257\265\213\262"..., 32768) = 32768
read(8, "t\325\355\370\306\361\215\343\233~Egv\377\224\250\226A\371<\35\337\240}\35\337\214\314^\216o\234"..., 32768) = 32768
read(8, "\\\361\323%\222\17fe\321r\350\242=<Gxa\231N\373\23\342o\3626^\313\361=\311\242\207"..., 32768) = 32768
read(8, "\304\254jj\375P\237\355\335h\337bP\316\266\206~I?\5nT\6J\274\317\363@\375\213\331x"..., 32768) = 32768
read(8, "_\2025Wm7\352\212\352\5\265\372\226\37\230\vj\7\262S/\237`\341*\256\5}\302B%%"..., 32768) = 32768
read(8, "9u\234\316\177\347\311$\3273\316\177\364\375\331{\\\257\366s\331A\322\317.\344\34z\256\220\23\350"..., 32768) = 32768
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf640f8000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf63ff8000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf63ef8000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf63df8000
read(8, "P_\235r-\215\230)\370\313X\23\247\214\t\362G0A\34\0350@\34]\37G\343;\2F\360"..., 32768) = 32768
read(8, "ZBZBZBZBZBZBZBZBZBZBZBZBZBZBZBZB"..., 12271) = 12271
close(8)                                = 0
munmap(0x7fdf642f8000, 1048576)         = 0
munmap(0x7fdf644f8000, 1048576)         = 0
munmap(0x7fdf646f8000, 1048576)         = 0
munmap(0x7fdf64bf8000, 1048576)         = 0
munmap(0x7fdf64af8000, 1048576)         = 0
munmap(0x7fdf649f8000, 1048576)         = 0
munmap(0x7fdf64cf8000, 1048576)         = 0
munmap(0x7fdf65417000, 1048576)         = 0
munmap(0x7fdf65317000, 1048576)         = 0
munmap(0x7fdf65217000, 1048576)         = 0
munmap(0x7fdf65517000, 1048576)         = 0
munmap(0x7fdf65617000, 2904064)         = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog", {st_mode=S_IFDIR|0755, st_size=12288, ...}) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_asmdb.ddb", O_RDONLY) = 8
fcntl(8, F_SETFD, FD_CLOEXEC)           = 0
lseek(8, 0, SEEK_SET)                   = 0
read(8, "\24\0\0\0\255\v\t\0\0\0\0\0o\0o\08\0\0\0Version 21.1"..., 1000) = 1000
lseek(8, 68392, SEEK_SET)               = 68392
read(8, "x\332\22g`d(`b`\230\341\364w##\3\3\3\220\311\300\5\304\216\301\276.N\361.\236"..., 498) = 498
lseek(8, 111, SEEK_SET)                 = 111
read(8, "x\332\354\326Mk\23A\0\6\340ij\277\256\32d\17=\354\241\220\212Pv7ih\17=H\261"..., 32768) = 32768
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf657dc000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf656dc000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf655dc000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf654dc000
read(8, "\237\362\18\374iX\235\363\247\243\27\16\177\272\24\240\363\247~4\16\177*\25\346\374\351\37\212\303\237"..., 32768) = 32768
mmap(NULL, 10227712, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf63437000
read(8, "\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0"..., 2745) = 2745
close(8)                                = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_asmdb_dirt.ddb", O_RDONLY) = 8
fcntl(8, F_SETFD, FD_CLOEXEC)           = 0
lseek(8, 0, SEEK_SET)                   = 0
read(8, "\24\0\0\0\255\v\t\0\0\0\0\0o\0o\08\0\0\0Version 21.1"..., 1000) = 1000
lseek(8, 2941, SEEK_SET)                = 2941
read(8, "x\332ba`d\20```\270\301\235\342\v\244\30\276s00p\3i\307`_\27\247x\27\317"..., 104) = 104
lseek(8, 111, SEEK_SET)                 = 111
read(8, "x\332\354]\315o\34I\25\357\366x<\376\230\304\316&$\341\343\200X\222\25\22\262<v\214\262\2"..., 2830) = 2830
close(8)                                = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/rtl/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/rtl/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v", F_OK) = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v", O_RDONLY) = 8
fstat(8, {st_mode=S_IFREG|0770, st_size=4888, ...}) = 0
read(8, "\213\23\234/\6\0\6\0\30\32d\16i\362\31\315\316s\276,\300!g\244\5X\203\343\6\373\227\1"..., 8192) = 4888
lseek(8, 0, SEEK_SET)                   = 0
close(8)                                = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/rtl/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v", F_OK) = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v", O_RDONLY) = 8
read(8, "\213\23\234/\6\0\6\0\30\32d\16i\362\31\315\316s\276,\300!g\244\5X\203\343\6\373\227\1"..., 8191) = 4888
read(8, "", 8191)                       = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/rtl/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v", F_OK) = 0
times({tms_utime=200, tms_stime=29, tms_cutime=1, tms_cstime=0}) = 1719915964
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v", {st_mode=S_IFREG|0770, st_size=4888, ...}) = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v", O_RDONLY) = 9
fstat(9, {st_mode=S_IFREG|0770, st_size=4888, ...}) = 0
read(9, "\213\23\234/\6\0\6\0\30\32d\16i\362\31\315\316s\276,\300!g\244\5X\203\343\6\373\227\1"..., 8192) = 4888
lseek(9, 0, SEEK_SET)                   = 0
close(9)                                = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v", O_RDONLY) = 9
mmap(NULL, 84529152, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf5e39a000
read(9, "\213\23\234/\6\0\6\0\30\32d\16i\362\31\315\316s\276,\300!g\244\5X\203\343\6\373\227\1"..., 8191) = 4888
mmap(NULL, 3149824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf64af7000
munmap(0x7fdf64af7000, 3149824)         = 0
stat("/home/pawl/.flexlmborrow", 0x7fff35ff11f0) = -1 ENOENT (No such file or directory)
stat("/home/pawl/.flexlmborrow", 0x7fff35ff1a60) = -1 ENOENT (No such file or directory)
mmap(NULL, 3149824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf64af7000
munmap(0x7fdf64af7000, 3149824)         = 0
mmap(NULL, 3149824, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf64af7000
munmap(0x7fdf64af7000, 3149824)         = 0
stat("/home/pawl/.flexlmborrow", 0x7fff35ff11f0) = -1 ENOENT (No such file or directory)
times({tms_utime=202, tms_stime=33, tms_cutime=1, tms_cstime=0}) = 1719915970
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/cpt_ip_product_map.txt", O_RDONLY) = 10
fstat(10, {st_mode=S_IFREG|0444, st_size=5828, ...}) = 0
read(10, "6AF7_0003\tColor Space Converters"..., 4096) = 4096
read(10, "Aside\n6AF7_0128\tHMC Controller -"..., 4096) = 1732
read(10, "", 4096)                      = 0
close(10)                               = 0
munmap(0x7fdf5e39a000, 84529152)        = 0
close(9)                                = 0
close(8)                                = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.cdb", {st_mode=S_IFREG|0770, st_size=129665, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/rtl/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v", F_OK) = 0
times({tms_utime=203, tms_stime=33, tms_cutime=1, tms_cstime=0}) = 1719915972
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v", {st_mode=S_IFREG|0770, st_size=4888, ...}) = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v", O_RDONLY) = 8
fstat(8, {st_mode=S_IFREG|0770, st_size=4888, ...}) = 0
read(8, "\213\23\234/\6\0\6\0\30\32d\16i\362\31\315\316s\276,\300!g\244\5X\203\343\6\373\227\1"..., 8192) = 4888
lseek(8, 0, SEEK_SET)                   = 0
close(8)                                = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v", O_RDONLY) = 8
mmap(NULL, 84529152, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf5e39a000
read(8, "\213\23\234/\6\0\6\0\30\32d\16i\362\31\315\316s\276,\300!g\244\5X\203\343\6\373\227\1"..., 8191) = 4888
times({tms_utime=205, tms_stime=36, tms_cutime=1, tms_cstime=0}) = 1719915977
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/cpt_ip_product_map.txt", O_RDONLY) = 9
fstat(9, {st_mode=S_IFREG|0444, st_size=5828, ...}) = 0
read(9, "6AF7_0003\tColor Space Converters"..., 4096) = 4096
read(9, "Aside\n6AF7_0128\tHMC Controller -"..., 4096) = 1732
read(9, "", 4096)                       = 0
close(9)                                = 0
munmap(0x7fdf5e39a000, 84529152)        = 0
close(8)                                = 0
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf653dc000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf652dc000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf64cf8000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf64bf8000
mmap(NULL, 4198400, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf63036000
munmap(0x7fdf652dc000, 1048576)         = 0
mmap(NULL, 4194304, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf62c36000
munmap(0x7fdf63036000, 4198400)         = 0
mmap(NULL, 8388608, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf62436000
munmap(0x7fdf62c36000, 4194304)         = 0
mmap(NULL, 16777216, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf61436000
munmap(0x7fdf62436000, 8388608)         = 0
mmap(NULL, 33550336, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf5f437000
munmap(0x7fdf61436000, 16777216)        = 0
munmap(0x7fdf5f437000, 33550336)        = 0
times({tms_utime=210, tms_stime=40, tms_cutime=1, tms_cstime=0}) = 1719915987
times({tms_utime=210, tms_stime=40, tms_cutime=1, tms_cstime=0}) = 1719915987
times({tms_utime=211, tms_stime=40, tms_cutime=1, tms_cstime=0}) = 1719915989
times({tms_utime=211, tms_stime=40, tms_cutime=1, tms_cstime=0}) = 1719915989
times({tms_utime=211, tms_stime=40, tms_cutime=1, tms_cstime=0}) = 1719915989
times({tms_utime=211, tms_stime=40, tms_cutime=1, tms_cstime=0}) = 1719915989
times({tms_utime=211, tms_stime=40, tms_cutime=1, tms_cstime=0}) = 1719915989
times({tms_utime=211, tms_stime=40, tms_cutime=1, tms_cstime=0}) = 1719915989
times({tms_utime=211, tms_stime=40, tms_cutime=1, tms_cstime=0}) = 1719915989
times({tms_utime=211, tms_stime=40, tms_cutime=1, tms_cstime=0}) = 1719915989
times({tms_utime=211, tms_stime=40, tms_cutime=1, tms_cstime=0}) = 1719915989
times({tms_utime=211, tms_stime=40, tms_cutime=1, tms_cstime=0}) = 1719915989
times({tms_utime=211, tms_stime=40, tms_cutime=1, tms_cstime=0}) = 1719915989
mmap(NULL, 4198400, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf63036000
times({tms_utime=214, tms_stime=40, tms_cutime=1, tms_cstime=0}) = 1719915992
times({tms_utime=214, tms_stime=40, tms_cutime=1, tms_cstime=0}) = 1719915992
times({tms_utime=215, tms_stime=40, tms_cutime=1, tms_cstime=0}) = 1719915993
munmap(0x7fdf63036000, 4198400)         = 0
times({tms_utime=215, tms_stime=40, tms_cutime=1, tms_cstime=0}) = 1719915993
write(1, "\33[0m\33[0;32mInfo (115031): Writin"..., 80) = 80
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf652dc000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf64af8000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf649f8000
mmap(NULL, 1048576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf646f8000
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm_labs.ddb.wrk", O_WRONLY|O_CREAT|O_TRUNC, 0666) = 8
fcntl(8, F_SETFD, FD_CLOEXEC)           = 0
lseek(8, 0, SEEK_SET)                   = 0
write(8, "\24\0\0\0\255\33\1\0\0\0\0\0\350\3\350\0034\0\0\0Version 21.1"..., 107) = 107
lseek(8, 107, SEEK_SET)                 = 107
write(8, "x\1\354\235\17\220%\305}\337\1773;\273\314\355\35\307\34\34\324\36\302\272\331c\221\27\204\2443H"..., 14485) = 14485
write(8, "x\1ba`d0````\374\277\223\231\21H3\1\261 \20;\6\373\306\3738:\305;y"..., 102) = 102
lseek(8, 0, SEEK_SET)                   = 0
write(8, "\24\0\0\0\255\v\1\0\0\0\0\0k\0k\0004\0\0\0Version 21.1"..., 107) = 107
close(8)                                = 0
unlink("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm_labs.ddb") = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm_labs.ddb.wrk", R_OK|W_OK) = 0
rename("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm_labs.ddb.wrk", "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm_labs.ddb") = 0
times({tms_utime=216, tms_stime=40, tms_cutime=1, tms_cstime=0}) = 1719915996
munmap(0x7fdf658dc000, 1970176)         = 0
munmap(0x7fdf65abd000, 1454080)         = 0
munmap(0x7fdf65c20000, 1048576)         = 0
munmap(0x7fdf66020000, 1937408)         = 0
munmap(0x7fdf64ff8000, 1048576)         = 0
munmap(0x7fdf65d20000, 1048576)         = 0
munmap(0x7fdf63437000, 10227712)        = 0
munmap(0x7fdf63ef8000, 1048576)         = 0
munmap(0x7fdf63ff8000, 1048576)         = 0
munmap(0x7fdf657dc000, 1048576)         = 0
munmap(0x7fdf648f8000, 1048576)         = 0
munmap(0x7fdf641f8000, 1048576)         = 0
close(6)                                = 0
close(7)                                = 0
write(1, "\33[0m\33[0;32mInfo (115030): Assemb"..., 75) = 75
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/", F_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files", {st_mode=S_IFDIR|0770, st_size=416, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/oc_flash.qip", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/oc_flash.v", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/altera_onchip_flash_util.v", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/altera_onchip_flash.v", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/altera_onchip_flash.sdc", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/rtl/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pll/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pll/pll_1.qip", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pll/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pll/pll_1.v", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pll/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pll/pll_0.qip", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pll/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pll/pll_0.v", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pic_0_ramrom/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pic_0_ramrom/pic_0_ram.qip", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pic_0_ramrom/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pic_0_ramrom/pic_0_ram.v", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/rtl/nios_system_sdram_controller/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/rtl/nios_system_sdram_controller/lfsr.v", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/rtl/nios_system_sdram_controller/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/rtl/nios_system_sdram_controller/nios_system_sdram.v", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.sdc", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/rtl/nios_system_sdram_controller/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/rtl/nios_system_sdram_controller/sdram_init_reader_writer.v", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/rtl/hdl.verilog.ipcore.pic.risc16f84/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/rtl/hdl.verilog.ipcore.pic.risc16f84/risc16f84_clk2x.v", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pic_0_ramrom/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pic_0_ramrom/pic_0_rom.qip", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pic_0_ramrom/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pic_0_ramrom/pic_0_rom.v", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pic_0_ramrom/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pic_0_ramrom/pic_0_ram_as_rom.qip", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pic_0_ramrom/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/pic_0_ramrom/pic_0_ram_as_rom.v", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/rtl/ufm_rom_shadow_copy/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/rtl/ufm_rom_shadow_copy/ufm_rom_shadow_copy.v", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/altpll.tdf", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altpll.tdf", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/megafunctions/", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/altpll.tdf", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/altpll.tdf", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/altpll.tdf", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/altpll.tdf", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/altpll.tdf", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/altpll.tdf", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/altpll.tdf", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/altpll.tdf", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/aglobal211.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/aglobal211.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/megafunctions/", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/aglobal211.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/aglobal211.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/aglobal211.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/aglobal211.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/aglobal211.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/aglobal211.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/aglobal211.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/aglobal211.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/stratix_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/stratix_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/megafunctions/", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/stratix_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/stratix_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/stratix_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/stratix_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/stratix_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/stratix_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/stratix_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/stratix_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/stratixii_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/stratixii_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/megafunctions/", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/stratixii_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/stratixii_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/stratixii_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/stratixii_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/stratixii_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/stratixii_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/stratixii_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/stratixii_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/cycloneii_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/cycloneii_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/megafunctions/", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/cycloneii_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/cycloneii_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/cycloneii_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/cycloneii_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/cycloneii_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/cycloneii_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/cycloneii_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/cycloneii_pll.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/cbx.lst", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/cbx.lst", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/megafunctions/", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/cbx.lst", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/cbx.lst", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/cbx.lst", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/cbx.lst", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/cbx.lst", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/cbx.lst", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/cbx.lst", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/cbx.lst", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/cbx.lst", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/pll_0_altpll.v", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/pll_1_altpll.v", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/altsyncram.tdf", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altsyncram.tdf", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/megafunctions/", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/altsyncram.tdf", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/altsyncram.tdf", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/altsyncram.tdf", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/altsyncram.tdf", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/altsyncram.tdf", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/altsyncram.tdf", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/altsyncram.tdf", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/altsyncram.tdf", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/stratix_ram_block.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/stratix_ram_block.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/megafunctions/", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/stratix_ram_block.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/stratix_ram_block.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/stratix_ram_block.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/stratix_ram_block.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/stratix_ram_block.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/stratix_ram_block.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/stratix_ram_block.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/stratix_ram_block.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/lpm_mux.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/lpm_mux.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/megafunctions/", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/lpm_mux.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/lpm_mux.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/lpm_mux.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/lpm_mux.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/lpm_mux.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/lpm_mux.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/lpm_mux.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/lpm_mux.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/lpm_decode.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/lpm_decode.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/megafunctions/", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/lpm_decode.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/lpm_decode.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/lpm_decode.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/lpm_decode.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/lpm_decode.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/lpm_decode.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/lpm_decode.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/lpm_decode.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/a_rdenreg.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/a_rdenreg.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/megafunctions/", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/a_rdenreg.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/a_rdenreg.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/a_rdenreg.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/a_rdenreg.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/a_rdenreg.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/a_rdenreg.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/a_rdenreg.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/a_rdenreg.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/altrom.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altrom.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/megafunctions/", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/altrom.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/altrom.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/altrom.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/altrom.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/altrom.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/altrom.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/altrom.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/altrom.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altrom.inc", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/altram.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altram.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/megafunctions/", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/altram.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/altram.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/altram.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/altram.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/altram.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/altram.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/altram.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/altram.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altram.inc", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/altdpram.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altdpram.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/megafunctions/", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/altdpram.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/altdpram.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/altdpram.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/altdpram.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/altdpram.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/altdpram.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/altdpram.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/altdpram.inc", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altdpram.inc", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altsyncram_ogi1.tdf", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/altsyncram_g0e1.tdf", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/../ip/root_wizard.lst", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.sld_design_entry_dsc.sci", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
lseek(6, 0, SEEK_SET)                   = 0
read(6, "\24\0\0\0\255\v\1\0\0\0\0\0k\0k\0004\0\0\0Version 21.1"..., 1000) = 225
lseek(6, 127, SEEK_SET)                 = 127
read(6, "x\1bf`dX\301\300\300`\332\274U\215\21H3\00117\20\7;{\306\273\270\6{\272\373"..., 98) = 98
lseek(6, 107, SEEK_SET)                 = 107
read(6, "x\1ba \5\360\0\25\377G\3 \375\0\0\0\0\377\377", 20) = 20
close(6)                                = 0
openat(AT_FDCWD, "onchip_flash/oc_flash/synthesis/../../oc_flash.sopcinfo", O_RDONLY) = 6
read(6, "<?xml version=\"1.0\" encoding=\"UT"..., 8191) = 8191
read(6, "lue>0x00000 - 0x03fff,0x04000 - "..., 8191) = 8191
read(6, "<derived>true</derived>\n   <enab"..., 8191) = 8191
read(6, "<type>com.altera.sopcmodel.avalo"..., 8191) = 8191
read(6, "    <width>32</width>\n    <role>"..., 8191) = 8191
read(6, "ed>\n    <visible>true</visible>\n"..., 8191) = 3782
read(6, "", 8191)                       = 0
close(6)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libsld_scix.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/sld_scix.dep", O_RDONLY) = 6
fstat(6, {st_mode=S_IFREG|0644, st_size=220, ...}) = 0
read(6, "sld_sci\nsld_sdr\ncomp_qhd\ndb_acf\n"..., 4096) = 220
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libsld_sdr.so", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1025) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/sld_sdr.dep", O_RDONLY) = 7
fstat(7, {st_mode=S_IFREG|0644, st_size=214, ...}) = 0
read(7, "sld_sad\nccl_tst\nccl_zlib\nccl_mem"..., 4096) = 214
read(7, "", 4096)                       = 0
close(7)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libsld_sdr.so", F_OK) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libsld_sdr.so", O_RDONLY|O_CLOEXEC) = 7
read(7, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(7, {st_mode=S_IFREG|0755, st_size=2254984, ...}) = 0
mmap(NULL, 1809704, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 7, 0) = 0x7fdf6603f000
mmap(0x7fdf661ed000, 45056, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 7, 0x1ae000) = 0x7fdf661ed000
mmap(0x7fdf661f8000, 3368, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7fdf661f8000
close(7)                                = 0
read(6, "", 4096)                       = 0
close(6)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/libsld_scix.so", F_OK) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/libsld_scix.so", O_RDONLY|O_CLOEXEC) = 6
read(6, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
fstat(6, {st_mode=S_IFREG|0755, st_size=253568, ...}) = 0
mmap(NULL, 191640, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_DENYWRITE, 6, 0) = 0x7fdf65df1000
mmap(0x7fdf65e1e000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 6, 0x2c000) = 0x7fdf65e1e000
close(6)                                = 0
openat(AT_FDCWD, "onchip_flash/oc_flash/synthesis/oc_flash.debuginfo", O_RDONLY) = 6
read(6, "<?xml version=\"1.0\" encoding=\"UT"..., 8191) = 8191
read(6, "/value>\n   <derived>false</deriv"..., 8191) = 8191
read(6, "bled>true</enabled>\n   <visible>"..., 8191) = 8191
read(6, "assignment>\n    <name>embeddedsw"..., 8191) = 8191
read(6, "  <value>0</value>\n    <derived>"..., 8191) = 8191
read(6, "<parameter name=\"readLatency\">\n "..., 8191) = 4986
read(6, "", 8191)                       = 0
close(6)                                = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.jdi", F_OK) = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.jdi", O_WRONLY|O_CREAT|O_TRUNC, 0666) = 6
write(6, "<sld_project_info>\n  <project>\n "..., 232) = 232
close(6)                                = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.sld", O_WRONLY|O_CREAT|O_TRUNC, 0666) = 6
write(6, "<sld_project_info/>\n", 20)   = 20
close(6)                                = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/design_hash.bin", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/design_hash.bin", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/megafunctions/", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/design_hash.bin", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/vhdl/design_hash.bin", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/design_hash.bin", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/pin/design_hash.bin", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/buffer/design_hash.bin", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/logic/design_hash.bin", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/storage/design_hash.bin", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/primitives/other/design_hash.bin", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/design_hash.bin", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/arithmetic/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/arithmetic/design_hash.bin", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/gates/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/gates/design_hash.bin", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/io/", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/storage/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/storage/design_hash.bin", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/embedded_logic/", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/megacore/", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/others/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/others/design_hash.bin", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/others/maxplus2/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/others/maxplus2/design_hash.bin", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/others/amppcores/", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/software/boot/", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/libraries/others/opencore_plus/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/libraries/others/opencore_plus/design_hash.bin", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/eda/hspice/", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/eda/hspice/design_hash.bin", F_OK) = -1 ENOENT (No such file or directory)
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.jdi", {st_mode=S_IFREG|0770, st_size=232, ...}) = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.jdi", O_RDONLY) = 6
read(6, "<sld_project_info>\n  <project>\n "..., 8191) = 232
close(6)                                = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.jdi", {st_mode=S_IFREG|0770, st_size=232, ...}) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.sld", {st_mode=S_IFREG|0770, st_size=20, ...}) = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.sld", O_RDONLY) = 6
read(6, "<sld_project_info/>\n", 8191)  = 20
close(6)                                = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.sld", {st_mode=S_IFREG|0770, st_size=20, ...}) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash.sopcinfo", {st_mode=S_IFREG|0770, st_size=44737, ...}) = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash.sopcinfo", O_RDONLY) = 6
read(6, "<?xml version=\"1.0\" encoding=\"UT"..., 44737) = 44737
close(6)                                = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash.sopcinfo", {st_mode=S_IFREG|0770, st_size=44737, ...}) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/oc_flash.debuginfo", {st_mode=S_IFREG|0770, st_size=45941, ...}) = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/oc_flash.debuginfo", O_RDONLY) = 6
read(6, "<?xml version=\"1.0\" encoding=\"UT"..., 45941) = 45941
close(6)                                = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/onchip_flash/oc_flash/synthesis/oc_flash.debuginfo", {st_mode=S_IFREG|0770, st_size=45941, ...}) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
access("/opt/intelFPGA_lite/21.1/quartus/linux64/pgm_parts.txt", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/pgm_parts.patch", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/linux64/pgm_parts.txt", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/pgm_parts.txt", {st_mode=S_IFREG|0644, st_size=1272852, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/pgm_parts.txt", O_RDONLY) = 6
read(6, "# Version: 21.1 Build 842\n10AS01"..., 8191) = 8191
close(6)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/pgm_parts.txt", O_RDONLY) = 6
close(6)                                = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/pgm_parts.txt", O_RDONLY) = 6
mmap(NULL, 1273856, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7fdf65cba000
read(6, "# Version: 21.1 Build 842\n10AS01"..., 1272852) = 1272852
close(6)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/programmer/pgm_dev_info.pcf", F_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/devinfo/programmer/pgm_dev_info.pcf", {st_mode=S_IFREG|0644, st_size=1623, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/programmer/pgm_dev_info.pcf", O_RDONLY) = 6
read(6, "PGMIO_DMf2a0ed988011703e73402373"..., 8191) = 1623
close(6)                                = 0
stat("/home/pawl/.flexlmborrow", 0x7fff35ff0c10) = -1 ENOENT (No such file or directory)
stat("/home/pawl/.flexlmborrow", 0x7fff35ff1480) = -1 ENOENT (No such file or directory)
stat("/home/pawl/.flexlmborrow", 0x7fff35ff0c10) = -1 ENOENT (No such file or directory)
munmap(0x7fdf65cba000, 1273856)         = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/programmer/zb8_non_vr_analog_pcf.ddb", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
lseek(6, 0, SEEK_SET)                   = 0
read(6, "\24\0\0\0\255\v\7\0\0\0\0\0o\0o\08\0\0\0Version 21.1"..., 1000) = 1000
lseek(6, 692, SEEK_SET)                 = 692
read(6, "x\332\342e`d\340```x2y\351\3F \315\4\304\2@\34\340\356\353\351\37\37\340\354\26"..., 311) = 311
lseek(6, 111, SEEK_SET)                 = 111
read(6, "x\332\354V=O\333`\20\276\263\203m\300!i\245\362UJ\201B\201\215\252K\307H\35\340g "..., 581) = 581
close(6)                                = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.sof", O_WRONLY|O_CREAT|O_TRUNC, 0666) = 6
stat("/home/pawl/.flexlmborrow", 0x7fff35ff1120) = -1 ENOENT (No such file or directory)
stat("/home/pawl/.flexlmborrow", 0x7fff35ff1990) = -1 ENOENT (No such file or directory)
stat("/home/pawl/.flexlmborrow", 0x7fff35ff1120) = -1 ENOENT (No such file or directory)
writev(6, [{iov_base="SOF\0\0\0\0\0\16\0\0\0\1\0K\0\0\0Quartus Prime "..., iov_len=299}, {iov_base="\0\0\0\0\0\0\20\0\0\0\0\0\20\0\0\0design_hash.bin\0"..., iov_len=7919}], 2) = 8218
writev(6, [{iov_base="\21\0\3705\6\0\0\0\0\0\0\0`\2571\0\1\0", iov_len=18}, {iov_base="\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0"..., iov_len=407020}], 2) = 407038
writev(6, [{iov_base="\30\0\f\340\4\0\0\0\0\0\0\0\0\0'\0\1\0", iov_len=18}, {iov_base="\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377"..., iov_len=319488}], 2) = 319506
writev(6, [{iov_base="\25\0\34\5\0\0\0\0\0\0\0\0y(\0\0\1\0", iov_len=18}, {iov_base="\2000\0\0B\4\200\21\0\0\0`\4\0\0\0\200\10.\10\0F\0\0\0\300\1\0\0\0\0\""..., iov_len=1296}], 2) = 1314
write(6, "4\0\4\0\0\0\22\0\0\0005\0\4\0\0\0\0\0\4\08\0\10\0\0\0\34\24\0\0\0\0"..., 42) = 42
close(6)                                = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
access("/home/pawl/quartus.ini", F_OK)  = -1 ENOENT (No such file or directory)
access("/home/pawl/.altera.quartus/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/bin/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
access("", F_OK)                        = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.sof", F_OK) = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.sof", O_RDONLY) = 6
read(6, "SOF\0\0\0\0\0\16\0\0\0\1\0K\0\0\0Quartus Prime "..., 8191) = 8191
close(6)                                = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.sof", O_RDONLY) = 6
read(6, "SOF\0\0\0\0\0\16\0\0\0\1\0K\0\0\0Quartus Prime "..., 8191) = 8191
close(6)                                = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.sof", {st_mode=S_IFREG|0770, st_size=736118, ...}) = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.sof", O_RDONLY) = 6
read(6, "SOF\0\0\0\0\0\16\0\0\0\1\0K\0\0\0Quartus Prime "..., 8191) = 8191
close(6)                                = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.sof", O_RDONLY) = 6
read(6, "SOF\0\0\0\0\0\16\0\0\0\1\0K\0\0\0Quartus Prime "..., 8191) = 8191
read(6, "\275\373*\334\26J7\221\307/J7\242\351\300\21\6\333\201\2767\374\33\357\5\221\370\21\0\3705\6"..., 8191) = 8191
read(6, "\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0"..., 398874) = 398874
read(6, "\30\0\f\340\4\0\0\0\0\0\0\0\0\0'\0\1\0\377\377\377\377\377\377\377\377\377\377\377\377\377\377"..., 8191) = 8191
read(6, "\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377"..., 311315) = 311315
read(6, "\25\0\34\5\0\0\0\0\0\0\0\0y(\0\0\1\0\2000\0\0B\4\200\21\0\0\0`\4\0"..., 8191) = 1356
close(6)                                = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/programmer/zippleback_family_npcf.ddb", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
lseek(6, 0, SEEK_SET)                   = 0
read(6, "\24\0\0\0\255\v\1\0\0\0\0\0o\0o\08\0\0\0Version 21.1"..., 1000) = 924
lseek(6, 701, SEEK_SET)                 = 701
read(6, "x\1\342d`d\220```0w\252\356d\4\322L@\314\5\304~\1\316n\361\236~n\376L"..., 223) = 223
lseek(6, 111, SEEK_SET)                 = 111
read(6, "x\1\334\225\317N\24A\20\306\273\5\374\23\305\361\340\301\30\23\346\0\36\rY\334\0\301d\t\17b"..., 590) = 590
close(6)                                = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/programmer/zippleback_family_npcf.ddb", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
lseek(6, 0, SEEK_SET)                   = 0
read(6, "\24\0\0\0\255\v\1\0\0\0\0\0o\0o\08\0\0\0Version 21.1"..., 1000) = 924
lseek(6, 701, SEEK_SET)                 = 701
read(6, "x\1\342d`d\220```0w\252\356d\4\322L@\314\5\304~\1\316n\361\236~n\376L"..., 223) = 223
lseek(6, 111, SEEK_SET)                 = 111
read(6, "x\1\334\225\317N\24A\20\306\273\5\374\23\305\361\340\301\30\23\346\0\36\rY\334\0\301d\t\17b"..., 590) = 590
close(6)                                = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/programmer/zb8_non_vr_analog_npcf.ddb", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
lseek(6, 0, SEEK_SET)                   = 0
read(6, "\24\0\0\0\255\v\1\0\0\0\0\0o\0o\08\0\0\0Version 21.1"..., 1000) = 1000
lseek(6, 23340, SEEK_SET)               = 23340
read(6, "x\1\342d`d\220```0w\252\356d\4\322L@\314\5\304~\1\316n\361\236~n\376L"..., 226) = 226
lseek(6, 111, SEEK_SET)                 = 111
read(6, "x\1\354\335\5\234UU\277?~\272\273SJ@L$\4\25\245\0210@\305.\272U\354B\272E"..., 23229) = 23229
close(6)                                = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/programmer/zippleback_family_npcf.ddb", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
lseek(6, 0, SEEK_SET)                   = 0
read(6, "\24\0\0\0\255\v\1\0\0\0\0\0o\0o\08\0\0\0Version 21.1"..., 1000) = 924
lseek(6, 701, SEEK_SET)                 = 701
read(6, "x\1\342d`d\220```0w\252\356d\4\322L@\314\5\304~\1\316n\361\236~n\376L"..., 223) = 223
lseek(6, 111, SEEK_SET)                 = 111
read(6, "x\1\334\225\317N\24A\20\306\273\5\374\23\305\361\340\301\30\23\346\0\36\rY\334\0\301d\t\17b"..., 590) = 590
close(6)                                = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/programmer/zb8_non_vr_analog_npcf.ddb", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
lseek(6, 0, SEEK_SET)                   = 0
read(6, "\24\0\0\0\255\v\1\0\0\0\0\0o\0o\08\0\0\0Version 21.1"..., 1000) = 1000
lseek(6, 23340, SEEK_SET)               = 23340
read(6, "x\1\342d`d\220```0w\252\356d\4\322L@\314\5\304~\1\316n\361\236~n\376L"..., 226) = 226
lseek(6, 111, SEEK_SET)                 = 111
read(6, "x\1\354\335\5\234UU\277?~\272\273SJ@L$\4\25\245\0210@\305.\272U\354B\272E"..., 23229) = 23229
close(6)                                = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
access("/home/pawl/quartus.ini", F_OK)  = -1 ENOENT (No such file or directory)
access("/home/pawl/.altera.quartus/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/bin/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
access("", F_OK)                        = -1 ENOENT (No such file or directory)
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/programmer/zippleback_family_npcf.ddb", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
lseek(6, 0, SEEK_SET)                   = 0
read(6, "\24\0\0\0\255\v\1\0\0\0\0\0o\0o\08\0\0\0Version 21.1"..., 1000) = 924
lseek(6, 701, SEEK_SET)                 = 701
read(6, "x\1\342d`d\220```0w\252\356d\4\322L@\314\5\304~\1\316n\361\236~n\376L"..., 223) = 223
lseek(6, 111, SEEK_SET)                 = 111
read(6, "x\1\334\225\317N\24A\20\306\273\5\374\23\305\361\340\301\30\23\346\0\36\rY\334\0\301d\t\17b"..., 590) = 590
close(6)                                = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/programmer/zippleback_family_npcf.ddb", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
lseek(6, 0, SEEK_SET)                   = 0
read(6, "\24\0\0\0\255\v\1\0\0\0\0\0o\0o\08\0\0\0Version 21.1"..., 1000) = 924
lseek(6, 701, SEEK_SET)                 = 701
read(6, "x\1\342d`d\220```0w\252\356d\4\322L@\314\5\304~\1\316n\361\236~n\376L"..., 223) = 223
lseek(6, 111, SEEK_SET)                 = 111
read(6, "x\1\334\225\317N\24A\20\306\273\5\374\23\305\361\340\301\30\23\346\0\36\rY\334\0\301d\t\17b"..., 590) = 590
close(6)                                = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/programmer/zb8_non_vr_analog_npcf.ddb", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
lseek(6, 0, SEEK_SET)                   = 0
read(6, "\24\0\0\0\255\v\1\0\0\0\0\0o\0o\08\0\0\0Version 21.1"..., 1000) = 1000
lseek(6, 23340, SEEK_SET)               = 23340
read(6, "x\1\342d`d\220```0w\252\356d\4\322L@\314\5\304~\1\316n\361\236~n\376L"..., 226) = 226
lseek(6, 111, SEEK_SET)                 = 111
read(6, "x\1\354\335\5\234UU\277?~\272\273SJ@L$\4\25\245\0210@\305.\272U\354B\272E"..., 23229) = 23229
close(6)                                = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/programmer/zippleback_family_npcf.ddb", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
lseek(6, 0, SEEK_SET)                   = 0
read(6, "\24\0\0\0\255\v\1\0\0\0\0\0o\0o\08\0\0\0Version 21.1"..., 1000) = 924
lseek(6, 701, SEEK_SET)                 = 701
read(6, "x\1\342d`d\220```0w\252\356d\4\322L@\314\5\304~\1\316n\361\236~n\376L"..., 223) = 223
lseek(6, 111, SEEK_SET)                 = 111
read(6, "x\1\334\225\317N\24A\20\306\273\5\374\23\305\361\340\301\30\23\346\0\36\rY\334\0\301d\t\17b"..., 590) = 590
close(6)                                = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/devinfo/programmer/zb8_non_vr_analog_npcf.ddb", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
lseek(6, 0, SEEK_SET)                   = 0
read(6, "\24\0\0\0\255\v\1\0\0\0\0\0o\0o\08\0\0\0Version 21.1"..., 1000) = 1000
lseek(6, 23340, SEEK_SET)               = 23340
read(6, "x\1\342d`d\220```0w\252\356d\4\322L@\314\5\304~\1\316n\361\236~n\376L"..., 226) = 226
lseek(6, 111, SEEK_SET)                 = 111
read(6, "x\1\354\335\5\234UU\277?~\272\273SJ@L$\4\25\245\0210@\305.\272U\354B\272E"..., 23229) = 23229
close(6)                                = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
access("/home/pawl/quartus.ini", F_OK)  = -1 ENOENT (No such file or directory)
access("/home/pawl/.altera.quartus/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/bin/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
access("", F_OK)                        = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.pof", O_WRONLY|O_CREAT|O_TRUNC, 0666) = 6
writev(6, [{iov_base="POF\0\0\0\1\0\7\0\0\0\1\0M\0\0\0Quartus Prime "..., iov_len=170}, {iov_base="\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\377\0\377\377\377\377\17\245Hl\377\377\377\377"..., iov_len=321536}], 2) = 321706
write(6, "\32\0R\0\0\0\0\0\0\0\0\0000\2\0\0\1\0bICB 00000000 "..., 96) = 96
close(6)                                = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
access("/home/pawl/quartus.ini", F_OK)  = -1 ENOENT (No such file or directory)
access("/home/pawl/.altera.quartus/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/bin/quartus.ini", F_OK) = -1 ENOENT (No such file or directory)
access("", F_OK)                        = -1 ENOENT (No such file or directory)
times({tms_utime=246, tms_stime=42, tms_cutime=1, tms_cstime=0}) = 1719916048
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.rdb.wrk", O_WRONLY|O_CREAT|O_TRUNC, 0666) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
lseek(6, 0, SEEK_SET)                   = 0
write(6, "\24\0\0\0\255\33\1\0\0\0\0\0\350\3\350\0034\0\0\0Version 21.1"..., 107) = 107
lseek(6, 107, SEEK_SET)                 = 107
write(6, "x\1|SKO\3030\f^y?\5B\\@\34r\340\0\27Z@\2\301\255\f6\201\30\17\r"..., 436) = 436
write(6, "x\1bg`d\20```h\372h\243\313\10\244\231\200\230\33\210\203\\\234\342\203\\\3\374\203B"..., 187) = 187
lseek(6, 0, SEEK_SET)                   = 0
write(6, "\24\0\0\0\255\v\1\0\0\0\0\0k\0k\0004\0\0\0Version 21.1"..., 107) = 107
close(6)                                = 0
unlink("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.rdb") = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.rdb.wrk", R_OK|W_OK) = 0
rename("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.rdb.wrk", "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.rdb") = 0
openat(AT_FDCWD, "/sys/devices/system/cpu", O_RDONLY|O_NONBLOCK|O_CLOEXEC|O_DIRECTORY) = 6
fstat(6, {st_mode=S_IFDIR|0755, st_size=0, ...}) = 0
getdents64(6, /* 18 entries */, 32768)  = 544
getdents64(6, /* 0 entries */, 32768)   = 0
close(6)                                = 0
times({tms_utime=247, tms_stime=42, tms_cutime=1, tms_cstime=0}) = 1719916049
openat(AT_FDCWD, "/proc/self/stat", O_RDONLY) = 6
fstat(6, {st_mode=S_IFREG|0444, st_size=0, ...}) = 0
lseek(6, 0, SEEK_SET)                   = 0
read(6, "7452 (quartus_asm) R 7449 7449 4"..., 1024) = 298
close(6)                                = 0
uname({sysname="Linux", nodename="quartus-linux", ...}) = 0
access("/etc/SuSE-release", F_OK)       = -1 ENOENT (No such file or directory)
access("/etc/fedora-release", F_OK)     = -1 ENOENT (No such file or directory)
access("/etc/redhat-release", F_OK)     = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/etc/issue", O_RDONLY) = 6
read(6, "Linux Mint 20.2 Uma \\n \\l\n\n", 8191) = 27
close(6)                                = 0
openat(AT_FDCWD, "/etc/issue", O_RDONLY) = 6
read(6, "Linux Mint 20.2 Uma \\n \\l\n\n", 8191) = 27
close(6)                                = 0
uname({sysname="Linux", nodename="quartus-linux", ...}) = 0
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
times({tms_utime=247, tms_stime=42, tms_cutime=1, tms_cstime=0}) = 1719916050
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.qmsg", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/adm/quartus_asm", X_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus_asm", X_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus_asm", {st_mode=S_IFREG|0755, st_size=118496, ...}) = 0
uname({sysname="Linux", nodename="quartus-linux", ...}) = 0
getuid()                                = 1000
openat(AT_FDCWD, "/etc/passwd", O_RDONLY|O_CLOEXEC) = 6
lseek(6, 0, SEEK_CUR)                   = 0
fstat(6, {st_mode=S_IFREG|0644, st_size=2781, ...}) = 0
read(6, "root:x:0:0:root:/root:/bin/bash\n"..., 4096) = 2781
close(6)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/tcl8.6/init.tcl", F_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/linux64", {st_mode=S_IFDIR|0775, st_size=69632, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/linux64/tcl8.6", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/tcl8.6/init.tcl", {st_mode=S_IFREG|0644, st_size=24827, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tcl8.6/init.tcl", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
ioctl(6, TCGETS, 0x7fff35feb1f0)        = -1 ENOTTY (Inappropriate ioctl for device)
read(6, "# init.tcl --\n#\n# Default system"..., 4096) = 4096
read(6, "{\n\t\t    switch -- $u {\n\t\t\tCOMSPE"..., 4096) = 4096
read(6, "de [catch {uplevel 1 $args} msg "..., 4096) = 4096
read(6, "re\n# is defined in one of them. "..., 4096) = 4096
read(6, "if the name starts with ::\n    #"..., 4096) = 4096
read(6, "d path \"$windir/system32;\"\n\t}\n\ta"..., 4096) = 4096
read(6, " -nocomplain -directory $src *] "..., 4096) = 251
read(6, "", 4096)                       = 0
close(6)                                = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/msg_puts.tcl", {st_mode=S_IFREG|0444, st_size=1246, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/msg_puts.tcl", O_RDONLY) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
ioctl(6, TCGETS, 0x7fff35feaf50)        = -1 ENOTTY (Inappropriate ioctl for device)
read(6, "# START_MODULE_HEADER///////////"..., 4096) = 1246
read(6, "", 4096)                       = 0
close(6)                                = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.qmsg", O_RDONLY) = 6
read(6, "{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*"..., 32767) = 3991
read(6, "", 32767)                      = 0
close(6)                                = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/", F_OK) = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files", {st_mode=S_IFDIR|0770, st_size=416, ...}) = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.rpt.tmp", O_WRONLY|O_CREAT|O_TRUNC, 0666) = 6
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
write(6, "Assembler report for BeMicro_MAX"..., 7764) = 7764
write(6, "/media/sf_tmp/altera_fpga_memory"..., 105) = 105
write(6, "<<<</message_ref>>>>\n", 21)  = 21
write(6, "\n\n", 2)                     = 2
close(6)                                = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.flow.rpt.tmp", O_WRONLY|O_CREAT|O_TRUNC, 0666) = 6
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
write(6, "Flow report for BeMicro_MAX10_to"..., 15819) = 15819
close(6)                                = 0
times({tms_utime=248, tms_stime=42, tms_cutime=1, tms_cstime=0}) = 1719916053
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/BeMicro_MAX10_top.qsf", F_OK) = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.smart_action.txt", O_WRONLY|O_CREAT|O_TRUNC, 0666) = 6
write(6, "SOURCE\n", 7)                 = 7
close(6)                                = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.hdb.wrk", O_WRONLY|O_CREAT|O_TRUNC, 0666) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
lseek(6, 0, SEEK_SET)                   = 0
write(6, "\24\0\0\0\255\33\1\0\0\0\0\0\350\3\350\0034\0\0\0Version 21.1"..., 107) = 107
lseek(6, 107, SEEK_SET)                 = 107
write(6, "x\1\354\275\t\234eG]/\336\303\33!n\30\302\276\246\t[d\231\334\255ow\7\10\323[\222"..., 32768) = 32768
write(6, "U}\274\350R\242\376GD\375z\242\3762\242\376r\242\376\n\242~\3\350\2655\266+u\302\256\322"..., 11781) = 11781
write(6, "x\1\214Wkl\24U\24\276\224\266\274)P(\224W_\24\313Z\241\224\276Xj\351\354\354\335\335"..., 1515) = 1515
lseek(6, 0, SEEK_SET)                   = 0
write(6, "\24\0\0\0\255\v\1\0\0\0\0\0k\0k\0004\0\0\0Version 21.1"..., 107) = 107
close(6)                                = 0
unlink("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.hdb") = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.hdb.wrk", R_OK|W_OK) = 0
rename("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.hdb.wrk", "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.hdb") = 0
stat("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.hdb", {st_mode=S_IFREG|0770, st_size=46171, ...}) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.hdb", F_OK) = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.rdb.wrk", O_WRONLY|O_CREAT|O_TRUNC, 0666) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
lseek(6, 0, SEEK_SET)                   = 0
write(6, "\24\0\0\0\255\33\1\0\0\0\0\0\350\3\350\0034\0\0\0Version 21.1"..., 107) = 107
lseek(6, 107, SEEK_SET)                 = 107
write(6, "x\1\354W\351o\33E\24_C\313YN\25\4\10\211\207\204 A8qBD\17\361\305\265\2356"..., 1404) = 1404
write(6, "x\1\342``d\20```h\372h\243\313\10\244\231\200\230\33\210\203\\\234\342\203\\\3\374\203B"..., 210) = 210
lseek(6, 0, SEEK_SET)                   = 0
write(6, "\24\0\0\0\255\v\1\0\0\0\0\0k\0k\0004\0\0\0Version 21.1"..., 107) = 107
close(6)                                = 0
unlink("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.rdb") = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.rdb.wrk", R_OK|W_OK) = 0
rename("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.rdb.wrk", "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.rdb") = 0
getcwd("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template", 1024) = 75
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.rdb.wrk", O_WRONLY|O_CREAT|O_TRUNC, 0666) = 6
fcntl(6, F_SETFD, FD_CLOEXEC)           = 0
lseek(6, 0, SEEK_SET)                   = 0
write(6, "\24\0\0\0\255\33\1\0\0\0\0\0\350\3\350\0034\0\0\0Version 21.1"..., 107) = 107
lseek(6, 107, SEEK_SET)                 = 107
write(6, "x\1\354\275\353v\343Hv.(\331n_\322m\273\273\272mw\333>6\\}\253\262Kw\345\365"..., 32768) = 32768
write(6, "v2\22328\260\257\314*\341O)S=9>8|Y?\337\257=\230\206\237\20\30\243Q\26\334"..., 16172) = 16172
write(6, "x\1T\222\277K\34Q\20\307GO\275\323K\324\273xz\201\24\21\25A\310?\20l\366n_\326"..., 482) = 482
lseek(6, 0, SEEK_SET)                   = 0
write(6, "\24\0\0\0\255\v\1\0\0\0\0\0k\0k\0004\0\0\0Version 21.1"..., 107) = 107
close(6)                                = 0
unlink("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.rdb") = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.rdb.wrk", R_OK|W_OK) = 0
rename("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.rdb.wrk", "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.cmp.rdb") = 0
times({tms_utime=249, tms_stime=42, tms_cutime=1, tms_cstime=0}) = 1719916057
times({tms_utime=249, tms_stime=42, tms_cutime=1, tms_cstime=0}) = 1719916057
times({tms_utime=249, tms_stime=42, tms_cutime=1, tms_cstime=0}) = 1719916057
munmap(0x7fdf68261000, 1048576)         = 0
times({tms_utime=250, tms_stime=42, tms_cutime=1, tms_cstime=0}) = 1719916058
times({tms_utime=250, tms_stime=42, tms_cutime=1, tms_cstime=0}) = 1719916058
times({tms_utime=250, tms_stime=42, tms_cutime=1, tms_cstime=0}) = 1719916058
stat("/etc/localtime", {st_mode=S_IFREG|0644, st_size=2836, ...}) = 0
openat(AT_FDCWD, "/proc/self/stat", O_RDONLY) = 6
fstat(6, {st_mode=S_IFREG|0444, st_size=0, ...}) = 0
lseek(6, 0, SEEK_SET)                   = 0
read(6, "7452 (quartus_asm) R 7449 7449 4"..., 1024) = 298
close(6)                                = 0
write(1, "\33[0m\33[0;32mInfo: Quartus Prime A"..., 78) = 78
write(1, "\33[0m\33[0;32m    Info: Peak virtua"..., 56) = 56
write(1, "\33[0m\33[0;32m    Info: Processing "..., 64) = 64
write(1, "\33[0m\33[0;32m    Info: Elapsed tim"..., 44) = 44
write(1, "\33[0m\33[0;32m    Info: Total CPU t"..., 66) = 66
times({tms_utime=250, tms_stime=42, tms_cutime=1, tms_cstime=0}) = 1719916058
write(5, "\n{ \"Info\" \"IQEXE_START_BANNER_CO"..., 2193) = 2193
close(5)                                = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.rpt.tmp", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.asm.rpt", F_OK) = 0
unlink("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.asm.rpt") = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.asm.rpt", F_OK) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.rpt.tmp", O_RDONLY) = 5
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.asm.rpt", O_WRONLY|O_CREAT|O_TRUNC, 0666) = 6
read(5, "Assembler report for BeMicro_MAX"..., 32767) = 7892
write(6, "Assembler report for BeMicro_MAX"..., 39) = 39
write(6, "Sun Jan  9 19:47:20 2022\n", 25) = 25
write(6, "Quartus Prime Version 21.1.0 Bui"..., 66) = 66
write(6, "\n", 1)                       = 1
write(6, "\n", 1)                       = 1
write(6, "---------------------\n", 22) = 22
write(6, "; Table of Contents ;\n", 22) = 22
write(6, "---------------------\n", 22) = 22
write(6, "  1. Legal Notice\n", 18)     = 18
write(6, "  2. Assembler Summary\n", 23) = 23
write(6, "  3. Assembler Settings\n", 24) = 24
write(6, "  4. Assembler Encrypted IP Core"..., 42) = 42
write(6, "  5. Assembler Generated Files\n", 31) = 31
write(6, "  6. Assembler Device Options: B"..., 53) = 53
write(6, "  7. Assembler Messages\n", 24) = 24
write(6, "\n", 1)                       = 1
write(6, "\n", 1)                       = 1
write(6, "\n", 1)                       = 1
write(6, "----------------\n", 17)      = 17
write(6, "; Legal Notice ;\n", 17)      = 17
write(6, "----------------\n", 17)      = 17
write(6, "Copyright (C) 2021  Intel Corpor"..., 60) = 60
write(6, "Your use of Intel Corporation's "..., 63) = 63
write(6, "and other software and tools, an"..., 53) = 53
write(6, "functions, and any output files "..., 59) = 59
write(6, "(including device programming or"..., 61) = 61
write(6, "associated documentation or info"..., 63) = 63
write(6, "to the terms and conditions of t"..., 58) = 58
write(6, "Subscription Agreement, the Inte"..., 67) = 67
write(6, "the Intel FPGA IP License Agreem"..., 65) = 65
write(6, "agreement, including, without li"..., 63) = 63
write(6, "the sole purpose of programming "..., 62) = 62
write(6, "Intel and sold by Intel or its a"..., 64) = 64
write(6, "refer to the applicable agreemen"..., 58) = 58
write(6, "https://fpgasoftware.intel.com/e"..., 37) = 37
write(6, "\n", 1)                       = 1
write(6, "\n", 1)                       = 1
write(6, "\n", 1)                       = 1
write(6, "+-------------------------------"..., 66) = 66
write(6, "; Assembler Summary             "..., 66) = 66
write(6, "+-----------------------+-------"..., 66) = 66
write(6, "; Assembler Status      ; Succes"..., 66) = 66
write(6, "; Revision Name         ; BeMicr"..., 66) = 66
write(6, "; Top-level Entity Name ; BeMicr"..., 66) = 66
write(6, "; Family                ; MAX 10"..., 66) = 66
write(6, "; Device                ; 10M08D"..., 66) = 66
write(6, "+-----------------------+-------"..., 66) = 66
write(6, "\n", 1)                       = 1
write(6, "\n", 1)                       = 1
write(6, "+-------------------------------"..., 114) = 114
write(6, "; Assembler Settings            "..., 114) = 114
write(6, "+-------------------------------"..., 114) = 114
write(6, "; Option                        "..., 114) = 114
write(6, "+-------------------------------"..., 114) = 114
write(6, "; Maximum processors allowed for"..., 114) = 114
write(6, "; Use smart compilation         "..., 114) = 114
write(6, "; Enable parallel Assembler and "..., 114) = 114
write(6, "; Enable compact report table   "..., 114) = 114
write(6, "; Use configuration device      "..., 114) = 114
write(6, "; Enable OCT_DONE               "..., 114) = 114
write(6, "; Generate compressed bitstreams"..., 114) = 114
write(6, "; Compression mode              "..., 114) = 114
write(6, "; Clock source for configuration"..., 114) = 114
write(6, "; Clock frequency of the configu"..., 114) = 114
write(6, "; Divide clock frequency by     "..., 114) = 114
write(6, "; Auto user code                "..., 114) = 114
write(6, "; Configuration device          "..., 114) = 114
write(6, "; Voltage output format         "..., 114) = 114
write(6, "; Configuration device auto user"..., 114) = 114
write(6, "; Generate Tabular Text File (.t"..., 114) = 114
write(6, "; Generate Raw Binary File (.rbf"..., 114) = 114
write(6, "; Generate Hexadecimal (Intel-Fo"..., 114) = 114
write(6, "; Hexadecimal Output File start "..., 114) = 114
write(6, "; Hexadecimal Output File count "..., 114) = 114
write(6, "; Release clears before tri-stat"..., 114) = 114
write(6, "; Auto-restart configuration aft"..., 114) = 114
write(6, "; Power On Reset scheme         "..., 114) = 114
write(6, "; Set IO to weak pull-up prior t"..., 114) = 114
write(6, "; Set SPI IO pins to weak pull-u"..., 114) = 114
write(6, "; Verify protect                "..., 114) = 114
write(6, "; Generate Serial Vector Format "..., 114) = 114
write(6, "; Generate a JEDEC STAPL Format "..., 114) = 114
write(6, "; Generate a compressed Jam STAP"..., 114) = 114
write(6, "; Generate a compressed Jam STAP"..., 114) = 114
write(6, "; In-System Programming Default "..., 114) = 114
write(6, "+-------------------------------"..., 114) = 114
write(6, "\n", 1)                       = 1
write(6, "\n", 1)                       = 1
write(6, "+-------------------------------"..., 48) = 48
write(6, "; Assembler Encrypted IP Cores S"..., 48) = 48
write(6, "+--------+---------------------+"..., 48) = 48
write(6, "; Vendor ; IP Core Name        ;"..., 48) = 48
write(6, "+--------+---------------------+"..., 48) = 48
write(6, "; Altera ; Unknown (6AF7 FFFF) ;"..., 48) = 48
write(6, "+--------+---------------------+"..., 48) = 48
write(6, "\n", 1)                       = 1
write(6, "\n", 1)                       = 1
write(6, "+-------------------------------"..., 114) = 114
write(6, "; Assembler Generated Files     "..., 114) = 114
write(6, "+-------------------------------"..., 114) = 114
write(6, "; File Name                     "..., 114) = 114
write(6, "+-------------------------------"..., 114) = 114
write(6, "; /media/sf_tmp/altera_fpga_memo"..., 114) = 114
write(6, "+-------------------------------"..., 114) = 114
write(6, "\n", 1)                       = 1
write(6, "\n", 1)                       = 1
write(6, "+-------------------------------"..., 52) = 52
write(6, "; Assembler Device Options: BeMi"..., 52) = 52
write(6, "+----------------+--------------"..., 52) = 52
write(6, "; Option         ; Setting      "..., 52) = 52
write(6, "+----------------+--------------"..., 52) = 52
write(6, "; JTAG usercode  ; 0x000C9D23   "..., 52) = 52
write(6, "; Checksum       ; 0x000C9D23   "..., 52) = 52
write(6, "+----------------+--------------"..., 52) = 52
write(6, "\n", 1)                       = 1
write(6, "\n", 1)                       = 1
write(6, "+--------------------+\n", 23) = 23
write(6, "; Assembler Messages ;\n", 23) = 23
write(6, "+--------------------+\n", 23) = 23
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.qmsg", F_OK) = 0
access("/opt/intelFPGA_lite/21.1/quartus/adm/quartus_asm", X_OK) = -1 ENOENT (No such file or directory)
access("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus_asm", X_OK) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/quartus_asm", {st_mode=S_IFREG|0755, st_size=118496, ...}) = 0
uname({sysname="Linux", nodename="quartus-linux", ...}) = 0
getuid()                                = 1000
openat(AT_FDCWD, "/etc/passwd", O_RDONLY|O_CLOEXEC) = 7
lseek(7, 0, SEEK_CUR)                   = 0
fstat(7, {st_mode=S_IFREG|0644, st_size=2781, ...}) = 0
read(7, "root:x:0:0:root:/root:/bin/bash\n"..., 4096) = 2781
close(7)                                = 0
access("/opt/intelFPGA_lite/21.1/quartus/linux64/tcl8.6/init.tcl", F_OK) = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/linux64", {st_mode=S_IFDIR|0775, st_size=69632, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/linux64/tcl8.6", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/linux64/tcl8.6/init.tcl", {st_mode=S_IFREG|0644, st_size=24827, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/linux64/tcl8.6/init.tcl", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35fd34c0)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# init.tcl --\n#\n# Default system"..., 4096) = 4096
read(7, "{\n\t\t    switch -- $u {\n\t\t\tCOMSPE"..., 4096) = 4096
read(7, "de [catch {uplevel 1 $args} msg "..., 4096) = 4096
read(7, "re\n# is defined in one of them. "..., 4096) = 4096
read(7, "if the name starts with ::\n    #"..., 4096) = 4096
read(7, "d path \"$windir/system32;\"\n\t}\n\ta"..., 4096) = 4096
read(7, " -nocomplain -directory $src *] "..., 4096) = 251
read(7, "", 4096)                       = 0
close(7)                                = 0
lstat("/opt", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus", {st_mode=S_IFDIR|0775, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
lstat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal", {st_mode=S_IFDIR|0755, st_size=4096, ...}) = 0
stat("/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/msg_puts.tcl", {st_mode=S_IFREG|0444, st_size=1246, ...}) = 0
openat(AT_FDCWD, "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/msg_puts.tcl", O_RDONLY) = 7
fcntl(7, F_SETFD, FD_CLOEXEC)           = 0
ioctl(7, TCGETS, 0x7fff35fd3220)        = -1 ENOTTY (Inappropriate ioctl for device)
read(7, "# START_MODULE_HEADER///////////"..., 4096) = 1246
read(7, "", 4096)                       = 0
close(7)                                = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.qmsg", O_RDONLY) = 7
read(7, "{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*"..., 32767) = 6184
read(7, "", 32767)                      = 0
close(7)                                = 0
write(6, "Info: **************************"..., 1839) = 1839
write(6, "\n", 1)                       = 1
read(5, "", 32767)                      = 0
close(6)                                = 0
close(5)                                = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.rpt.tmp", F_OK) = 0
unlink("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.asm.rpt.tmp") = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.flow.rpt.tmp", F_OK) = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.flow.rpt", F_OK) = 0
unlink("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.flow.rpt") = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.flow.rpt", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.flow.rpt.tmp", F_OK) = 0
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.flow.rpt.tmp", O_RDONLY) = 5
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.flow.rpt", F_OK) = -1 ENOENT (No such file or directory)
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.flow.rpt", F_OK) = -1 ENOENT (No such file or directory)
openat(AT_FDCWD, "/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/output_files/BeMicro_MAX10_top.flow.rpt", O_WRONLY|O_CREAT|O_TRUNC, 0666) = 6
fstat(5, {st_mode=S_IFREG|0770, st_size=15819, ...}) = 0
read(5, "Flow report for BeMicro_MAX10_to"..., 8192) = 8192
write(6, "Flow report for BeMicro_MAX10_to"..., 4096) = 4096
read(5, "                        ; --    "..., 8192) = 7627
write(6, "   ; Value                      "..., 4096) = 4096
write(6, "                        ; --    "..., 4096) = 4096
read(5, "", 8192)                       = 0
write(6, "      ; --                  ; --"..., 3531) = 3531
close(6)                                = 0
close(5)                                = 0
access("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.flow.rpt.tmp", F_OK) = 0
unlink("/media/sf_tmp/altera_fpga_memory_controllers/altera/BeMicro_Max10_template/db/BeMicro_MAX10_top.flow.rpt.tmp") = 0
munmap(0x7fdf679ff000, 3149824)         = 0
munmap(0x7fdf68961000, 1048576)         = 0
munmap(0x7fdf68761000, 1048576)         = 0
munmap(0x7fdf68561000, 1048576)         = 0
munmap(0x7fdf68461000, 1048576)         = 0
munmap(0x7fdf68a61000, 1048576)         = 0
munmap(0x7fdf68b61000, 1048576)         = 0
futex(0x7fdf89e9d408, FUTEX_WAKE_PRIVATE, 2147483647) = 0
munmap(0x7fdf6aeea000, 1048576)         = 0
munmap(0x7fdf68661000, 1048576)         = 0
munmap(0x7fdf6bdf0000, 1048576)         = 0
sigaltstack({ss_sp=0x7fdf6c82ae80, ss_flags=SS_DISABLE, ss_size=67584}, NULL) = 0
write(1, "\33[0m", 4)                   = 4
munmap(0x7fdf65e20000, 1048576)         = 0
munmap(0x7fdf647f8000, 1048576)         = 0
munmap(0x7fdf6abea000, 1048576)         = 0
munmap(0x7fdf6a8ea000, 1048576)         = 0
munmap(0x7fdf6a9ea000, 1048576)         = 0
exit_group(0)                           = ?
+++ exited with 0 +++
