0.6
2018.1
Apr  4 2018
19:30:32
C:/archlabs/project_4_lab04/project_4_lab04.sim/sim_1/behav/xsim/glbl.v,1544155482,verilog,,,,glbl,,,,,,,,
C:/archlabs/project_4_lab04/project_4_lab04.srcs/sim_1/new/Registers_tb.v,1557858348,verilog,,,,Registers_tb,,,,,,,,
C:/archlabs/project_4_lab04/project_4_lab04.srcs/sim_1/new/dataMemory_tb.v,1557882780,verilog,,,,dataMemory_tb,,,,,,,,
C:/archlabs/project_4_lab04/project_4_lab04.srcs/sim_1/new/signext_tb.v,1557883569,verilog,,,,signext_tb,,,,,,,,
C:/archlabs/project_4_lab04/project_4_lab04.srcs/sources_1/new/Registers.v,1557856857,verilog,,C:/archlabs/project_4_lab04/project_4_lab04.srcs/sim_1/new/Registers_tb.v,,Registers,,,,,,,,
C:/archlabs/project_4_lab04/project_4_lab04.srcs/sources_1/new/dataMemory.v,1557860047,verilog,,C:/archlabs/project_4_lab04/project_4_lab04.srcs/sim_1/new/dataMemory_tb.v,,dataMemory,,,,,,,,
C:/archlabs/project_4_lab04/project_4_lab04.srcs/sources_1/new/signext.v,1557883867,verilog,,C:/archlabs/project_4_lab04/project_4_lab04.srcs/sim_1/new/signext_tb.v,,signext,,,,,,,,
