;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #0, -33
	SUB 8, @2
	SUB #0, -33
	SUB #0, -33
	ADD 210, 60
	JMZ @270, @1
	JMZ @270, @1
	SUB @10, 0
	SUB @0, @2
	SLT 20, @14
	SUB @0, @2
	SUB -7, <-124
	SUB @121, 103
	SUB @121, 103
	JMZ <-727, 140
	SUB -7, <-120
	JMZ <-727, 140
	JMP -7, @-20
	SUB @10, 0
	SUB @0, @2
	SUB #12, @200
	SLT 20, @14
	ADD 210, 60
	ADD 210, 60
	SUB @0, @2
	SPL <127, 106
	CMP @-127, 100
	ADD 210, 60
	SPL <127, 106
	SUB 800, <94
	ADD #-30, 9
	DAT #0, <2
	SLT 20, @12
	ADD 100, 0
	ADD 100, 0
	JMN <-127, 100
	JMP -1, @-20
	MOV -7, <-20
	ADD #270, <1
	ADD #270, <1
	SUB @121, 103
	ADD #270, <1
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 8, @2
	SUB #0, -33
	ADD -2, <-20
