$date
	Mon Sep  8 20:27:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_comparator $end
$var wire 1 ! clt $end
$var wire 1 " cgt $end
$var wire 1 # ceq $end
$var reg 9 $ a [8:0] $end
$var reg 9 % b [8:0] $end
$scope module uut $end
$var wire 9 & a [8:0] $end
$var wire 9 ' b [8:0] $end
$var wire 1 ! clt $end
$var wire 1 " cgt $end
$var wire 1 # ceq $end
$var parameter 32 ( N $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1001 (
$end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#10
1!
b10 %
b10 '
0#
0"
b1 $
b1 &
#20
b111 %
b111 '
0!
1"
b1000 $
b1000 &
#30
1#
0"
b101010101 %
b101010101 '
b101010101 $
b101010101 &
#40
b11111111 %
b11111111 '
0#
1"
b111111111 $
b111111111 &
#50
b111111111 %
b111111111 '
1!
0"
b0 $
b0 &
#60
b110100 %
b110100 '
b110011 $
b110011 &
#70
b1110111 %
b1110111 '
0!
1"
b1111000 $
b1111000 &
#80
