*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Sat Apr 25 07:12:20 EET 2020
         ppid/pid : 9140/9150
         hostname : localhost.localdomain
         arch/os  : x86_64/Linux-3.10.0-1062.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2
         logfile  : /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.log.00
         tmpdir   : /tmp/oasys.9140/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source scripts/run.tcl
> source scripts/0_adder_init_design.tcl
> config_shell -echo true
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}
> check_library
Report Check Library: 
-----+-------------------+------+--------+------+------------------------------------------
     |Item               |Errors|Warnings|Status|Description                               
-----+-------------------+------+--------+------+------------------------------------------
1    |logical_only_cell  |     0|       0|Passed|Logical only cells exist in the libraries 
2    |physical_only_cell |     0|       0|Passed|Physical only cells exist in the libraries
3    |no_basic_gates     |     1|       0|Failed|No basic gates for synthesis or mapping   
4    |no_clock_gate_cells|     0|       0|Passed|No clock-gating cells for clock-gating    
5    |bad_physical_lib   |     0|       0|Passed|Bad physical libraries (no layer etc.)    
-----+-------------------+------+--------+------+------------------------------------------

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary_typical.lib
reading /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary_typical.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> read_lef /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary.tech.lef
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary.macro.lef
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> read_ptf /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NCSU_FreePDK_45nm.ptf
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    extracting RC values from PTF file /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NCSU_FreePDK_45nm.ptf  [CMD-001]
info:    using operating temperature 25.0  [CMD-001]
info:    done extracting RC values from PTF  [CMD-001]
Report Layers RC: 
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
     |Layer Name|Direction|Width  |Spacing|ohm/sq|ohm/um     |cap ff/um |ecap ff/um|cap/Ã…       
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
1    |metal1    |H        |0.07000|0.07000|     0|  5.4285712|  0.148296|         0|1.4829599e-05
2    |metal2    |V        |0.07000|0.12000|     0|  3.5714285|  0.109236|         0|1.09236e-05  
3    |metal3    |H        |0.07000|0.07000|     0|  3.5714285|    0.1521|         0|1.5209999e-05
4    |metal4    |V        |0.14000|0.14000|     0|        1.5|   0.15446|         0|1.5445999e-05
5    |metal5    |H        |0.14000|0.14000|     0|        1.5|0.15236001|         0|1.5236001e-05
6    |metal6    |V        |0.14000|0.14000|     0|        1.5|   0.15127|         0|1.5127e-05   
7    |metal7    |H        |0.40000|0.40000|     0|     0.1875|    0.1539|         0|1.539e-05    
8    |metal8    |V        |0.40000|0.40000|     0|     0.1875|   0.14979|         0|1.4979e-05   
9    |metal9    |H        |0.80000|0.80000|     0|0.037500001|   0.17227|         0|1.7226999e-05
10   |metal10   |V        |0.80000|0.80000|     0|0.037500001|   0.16977|         0|1.6976999e-05
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
> load_upf /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/constraints/demo_adder.85.upf
> source /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_vhdl {Euler.vhd BusDecoder.vhd BusMuxes.vhd comparator.vhd counter.vhd counterMux.vhd EulerBussFSM.vhd incrementor.vhd register.vhd StepAlgo.vhd Addition1.vhd Mux.vhd FullAdder.vhd booth.vhd genericCLAadder.vhd}
info:    File 'Euler.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Euler.vhd' using search_path variable.  [CMD-126]
info:    File 'BusDecoder.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusDecoder.vhd' using search_path variable.  [CMD-126]
info:    File 'BusMuxes.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd' using search_path variable.  [CMD-126]
info:    File 'comparator.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/comparator.vhd' using search_path variable.  [CMD-126]
info:    File 'counter.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/counter.vhd' using search_path variable.  [CMD-126]
info:    File 'counterMux.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/counterMux.vhd' using search_path variable.  [CMD-126]
info:    File 'EulerBussFSM.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/EulerBussFSM.vhd' using search_path variable.  [CMD-126]
info:    File 'incrementor.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/incrementor.vhd' using search_path variable.  [CMD-126]
info:    File 'register.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/register.vhd' using search_path variable.  [CMD-126]
info:    File 'StepAlgo.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/StepAlgo.vhd' using search_path variable.  [CMD-126]
> set_max_route_layer 5
Top-most available layer for routing set to metal5
-------> Message [CMD-126] suppressed 20 times
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module Euler
starting synthesize at 00:00:07(cpu)/0:00:12(wall) 72MB(vsz)/321MB(peak)
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
warning: no vhdl design unit found for entity aspect 'entity work.fixed_division' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/StepAlgo.vhd:35)[3])  [VHDL-999]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'Euler' (depth 1) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Euler.vhd:6))  [VHDL-600]
info:    synthesizing module 'Decoder1' (depth 2) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusDecoder.vhd:4))  [VHDL-600]
warning: signal 'firstRaw' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusDecoder.vhd:12)[1])  [VHDL-758]
info:    module 'Decoder1' assigned to power domain '/PD_TOP'  [NL-138]
warning: inferring latch for variable 'd_reg' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusDecoder.vhd:15)[10], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusDecoder.vhd:17)[9], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusDecoder.vhd:20)[9], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusDecoder.vhd:23)[9], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusDecoder.vhd:26)[32], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusDecoder.vhd:26)[55], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusDecoder.vhd:29)[9], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusDecoder.vhd:32)[9], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusDecoder.vhd:34)[9])  [VLOG-566]
info:    done synthesizing module 'Decoder1' (depth 2) (1#19) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusDecoder.vhd:4))  [VHDL-601]
info:    synthesizing module 'reg' (depth 2) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/register.vhd:8))  [VHDL-600]
info:    module 'reg' assigned to power domain '/PD_TOP'  [NL-138]
info:    no appropriate FF cell found for register bank 'Q_reg' when clock-gating - ignored for clock-gating  [POWER-102]
info:    done synthesizing module 'reg' (depth 2) (2#19) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/register.vhd:8))  [VHDL-601]
info:    synthesizing module 'twoInpMux' (depth 2) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:106))  [VHDL-600]
info:    module 'twoInpMux' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'twoInpMux' (depth 2) (3#19) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:106))  [VHDL-601]
info:    synthesizing module 'Addition1' (depth 2) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:7))  [VHDL-600]
info:    binding instance 'FA0' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:41)[4])  [VHDL-613]
info:    synthesizing module 'FullAdder' (depth 3) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/FullAdder.vhd:4))  [VHDL-600]
info:    module 'FullAdder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'FullAdder' (depth 3) (4#19) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/FullAdder.vhd:4))  [VHDL-601]
info:    binding instance 'FA0_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:44)[12])  [VHDL-613]
info:    binding instance 'FA1_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:45)[8])  [VHDL-613]
info:    binding instance 'FA0_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:44)[12])  [VHDL-613]
info:    binding instance 'FA1_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:45)[8])  [VHDL-613]
info:    binding instance 'FA0_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:44)[12])  [VHDL-613]
info:    binding instance 'FA1_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:45)[8])  [VHDL-613]
info:    binding instance 'FA0_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:44)[12])  [VHDL-613]
info:    binding instance 'FA1_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:45)[8])  [VHDL-613]
info:    binding instance 'FA0_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:44)[12])  [VHDL-613]
info:    binding instance 'FA1_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:45)[8])  [VHDL-613]
-------> Message [VHDL-613] suppressed 21 times
info:    synthesizing module 'mux' (depth 3) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Mux.vhd:4))  [VHDL-600]
info:    module 'mux' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'mux' (depth 3) (5#19) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Mux.vhd:4))  [VHDL-601]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
-------> Message [VHDL-613] suppressed 4 times
info:    module 'Addition1' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Addition1' (depth 2) (6#19) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:7))  [VHDL-601]
info:    synthesizing module 'counter' (depth 2) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/counter.vhd:32))  [VHDL-600]
info:    synthesizing module 'smallMux' (depth 3) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/counter.vhd:6))  [VHDL-600]
info:    module 'smallMux' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'smallMux' (depth 3) (7#19) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/counter.vhd:6))  [VHDL-601]
info:    synthesizing module 'counterMux' (depth 3) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/counterMux.vhd:6))  [VHDL-600]
info:    module 'counterMux' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'counterMux' (depth 3) (8#19) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/counterMux.vhd:6))  [VHDL-601]
info:    synthesizing module 'comparator' (depth 3) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/comparator.vhd:6))  [VHDL-600]
info:    module 'comparator' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'comparator' (depth 3) (9#19) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/comparator.vhd:6))  [VHDL-601]
info:    synthesizing module 'flipflop' (depth 3) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/register.vhd:32))  [VHDL-600]
info:    module 'flipflop' assigned to power domain '/PD_TOP'  [NL-138]
info:    no appropriate FF cell found for register bank 'Q_reg' when clock-gating - ignored for clock-gating  [POWER-102]
info:    done synthesizing module 'flipflop' (depth 3) (10#19) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/register.vhd:32))  [VHDL-601]
info:    module 'counter' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'reg' for 4 instances  [NL-105]
info:    uniquifying module 'mux' for 15 instances  [NL-105]
info:    uniquifying module 'FullAdder' for 31 instances  [NL-105]
info:    uniquifying module 'Addition1' for 3 instances  [NL-105]
info:    done synthesizing module 'counter' (depth 2) (11#19) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/counter.vhd:32))  [VHDL-601]
info:    synthesizing module 'M1Add1Mux' (depth 2) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:4))  [VHDL-600]
warning: signal 'Init' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:15)[1])  [VHDL-758]
warning: signal 'E' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:15)[1])  [VHDL-758]
warning: signal 'Ti' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:15)[1])  [VHDL-758]
warning: signal 'A' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:15)[1])  [VHDL-758]
warning: signal 'Var1' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:15)[1])  [VHDL-758]
warning: signal 'Var2' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:15)[1])  [VHDL-758]
warning: signal 'Var3' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:15)[1])  [VHDL-758]
warning: signal 'Xstore' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:15)[1])  [VHDL-758]
warning: signal 'XS1' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:15)[1])  [VHDL-758]
warning: signal 'XS2' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:15)[1])  [VHDL-758]
info:    module 'M1Add1Mux' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'M1Add1Mux' (depth 2) (12#19) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:4))  [VHDL-601]
info:    synthesizing module 'M1Add2Mux' (depth 2) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:35))  [VHDL-600]
warning: signal 'H' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:45)[1])  [VHDL-758]
warning: signal 'Xn' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:45)[1])  [VHDL-758]
warning: signal 'Xprev' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:45)[1])  [VHDL-758]
warning: signal 'Xs2' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:45)[1])  [VHDL-758]
info:    module 'M1Add2Mux' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'M1Add2Mux' (depth 2) (13#19) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:35))  [VHDL-601]
info:    synthesizing module 'M2Add1Mux' (depth 2) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:59))  [VHDL-600]
warning: signal 'firstRaw' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:70)[1])  [VHDL-758]
warning: signal 'Ucalc' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:70)[1])  [VHDL-758]
warning: signal 'Un' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:70)[1])  [VHDL-758]
warning: signal 'Ustore' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:70)[1])  [VHDL-758]
info:    module 'M2Add1Mux' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'M2Add1Mux' (depth 2) (14#19) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:59))  [VHDL-601]
info:    synthesizing module 'M2Add2Mux' (depth 2) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:83))  [VHDL-600]
warning: signal 'firstRaw' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:94)[1])  [VHDL-758]
warning: signal 'B' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:94)[1])  [VHDL-758]
warning: signal 'Uz' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:94)[1])  [VHDL-758]
info:    module 'M2Add2Mux' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'M2Add2Mux' (depth 2) (15#19) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/BusMuxes.vhd:83))  [VHDL-601]
info:    synthesizing module 'booth_multiplier' (depth 2) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/booth.vhd:5))  [VHDL-600]
info:    synthesizing module 'Carry_Look_Ahead_generic' (depth 3) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:31))  [VHDL-600]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:62)[4])  [VHDL-613]
info:    synthesizing module 'Partial_Full_Adder' (depth 4) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:5))  [VHDL-600]
info:    module 'Partial_Full_Adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Partial_Full_Adder' (depth 4) (16#19) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:5))  [VHDL-601]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:62)[4])  [VHDL-613]
-------> Message [VHDL-613] suppressed 22 times
info:    module 'Carry_Look_Ahead_generic' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Carry_Look_Ahead_generic' (depth 3) (17#19) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:31))  [VHDL-601]
info:    module 'booth_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    module 'Addition1' assigned to power domain '/PD_TOP'  [NL-138]
info:    module 'FullAdder' assigned to power domain '/PD_TOP'  [NL-138]
info:    module 'mux' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'Partial_Full_Adder' for 33 instances  [NL-105]
info:    uniquifying module 'Carry_Look_Ahead_generic' for 30 instances  [NL-105]
info:    uniquifying module 'mux__2_0' for 15 instances  [NL-105]
info:    uniquifying module 'FullAdder__2_1' for 31 instances  [NL-105]
info:    done synthesizing module 'booth_multiplier' (depth 2) (18#19) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/booth.vhd:5))  [VHDL-601]
info:    module 'Euler' assigned to power domain '/PD_TOP'  [NL-138]
info:    module 'reg' assigned to power domain '/PD_TOP'  [NL-138]
info:    no appropriate FF cell found for register bank 'Q_reg' when clock-gating - ignored for clock-gating  [POWER-102]
info:    module 'Addition1' assigned to power domain '/PD_TOP'  [NL-138]
info:    module 'FullAdder' assigned to power domain '/PD_TOP'  [NL-138]
info:    module 'mux' assigned to power domain '/PD_TOP'  [NL-138]
info:    module 'flipflop' assigned to power domain '/PD_TOP'  [NL-138]
info:    no appropriate FF cell found for register bank 'Q_reg' when clock-gating - ignored for clock-gating  [POWER-102]
info:    uniquifying module 'reg__3_0' for 13 instances  [NL-105]
info:    uniquifying module 'mux__3_1' for 15 instances  [NL-105]
info:    uniquifying module 'FullAdder__3_2' for 31 instances  [NL-105]
info:    uniquifying module 'Addition1__3_3' for 6 instances  [NL-105]
info:    uniquifying module 'flipflop__3_4' for 4 instances  [NL-105]
info:    done synthesizing module 'Euler' (depth 1) (19#19) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Euler.vhd:6))  [VHDL-601]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:11(cpu)/0:00:16(wall) 127MB(vsz)/373MB(peak)
> write_design /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/output_CarrySelect/odb/2_synthesized.odb
info:    design 'Euler' has no physical info  [WRITE-120]
warning: WrSdc.. design 'Euler' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.1
> set io_clock_period     60
> 
> 
> create_clock -name vsysclk -period ${io_clock_period} [ get_ports clk ]
> 
> set_false_path -from [ get_ports rst ]
# set_false_path -from rst
> #[ get_ports sysclk_byp ]
> 
> set_false_path   -from [ get_ports reset_n ]
warning: Empty from list 
warning: could not find 1 objects:
             reset_n
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay 0.7 [all_inputs]
> 
> set_output_delay -clock vsysclk [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> report_design_metrics
Report Physical info: 
------------------------+--------+-----------+------------
                        |        |Area (squm)|Leakage (uW)
------------------------+--------+-----------+------------
Design Name             |Euler   |           |            
  Total Instances       |   35229|      43027|     983.026
    Macros              |       0|          0|       0.000
    Pads                |       0|          0|       0.000
    Phys                |       0|          0|       0.000
    Blackboxes          |       0|          0|       0.000
    Cells               |   35229|      43027|     983.026
      Buffers           |       0|          0|       0.000
      Inverters         |   11794|       6274|     169.281
      Clock-Gates       |       0|          0|       0.000
      Combinational     |   22498|      32522|     739.892
      Latches           |      10|         27|       0.409
      FlipFlops         |     927|       4204|      73.444
       Single-Bit FF    |     927|       4204|      73.444
       Multi-Bit FF     |       0|          0|       0.000
       Clock-Gated      |       0|           |            
       Bits             |     927|       4204|      73.444
         Load-Enabled   |       0|           |            
         Clock-Gated    |       0|           |            
  Tristate Pin Count    |       0|           |            
Physical Info           |Unplaced|           |            
  Chip Size (mm x mm)   |        |          0|            
  Fixed Cell Area       |        |          0|            
    Phys Only           |       0|          0|            
  Placeable Area        |        |          0|            
  Movable Cell Area     |        |      43027|            
  Utilization (%)       |        |           |            
  Chip Utilization (%)  |        |           |            
  Total Wire Length (mm)|   0.000|           |            
  Longest Wire (mm)     |        |           |            
  Average Wire (mm)     |        |           |            
------------------------+--------+-----------+------------
> all_inputs
> group_path -name I2R -from { M1Data1[63] M1Data1[62] M1Data1[61] M1Data1[60] M1Data1[59] M1Data1[58] M1Data1[57] M1Data1[56] M1Data1[55] M1Data1[54] M1Data1[53] M1Data1[52] M1Data1[51] M1Data1[50] M1Data1[49] M1Data1[48] M1Data1[47] M1Data1[46] M1Data1[45] M1Data1[44] M1Data1[43] M1Data1[42] M1Data1[41] M1Data1[40] M1Data1[39] M1Data1[38] M1Data1[37] M1Data1[36] M1Data1[35] M1Data1[34] M1Data1[33] M1Data1[32] M1Data1[31] M1Data1[30] M1Data1[29] M1Data1[28] M1Data1[27] M1Data1[26] M1Data1[25] M1Data1[24] M1Data1[23] M1Data1[22] M1Data1[21] M1Data1[20] M1Data1[19] M1Data1[18] M1Data1[17] M1Data1[16] M1Data1[15] M1Data1[14] M1Data1[13] M1Data1[12] M1Data1[11] M1Data1[10] M1Data1[9] M1Data1[8] M1Data1[7] M1Data1[6] M1Data1[5] M1Data1[4] M1Data1[3] M1Data1[2] M1Data1[1] M1Data1[0] M2Data1[63] M2Data1[62] M2Data1[61] M2Data1[60] M2Data1[59] M2Data1[58] M2Data1[57] M2Data1[56] M2Data1[55] M2Data1[54] M2Data1[53] M2Data1[52] M2Data1[51] M2Data1[50] M2Data1[49] M2Data1[48] M2Data1[47] M2Data1[46] M2Data1[45] M2Data1[4... (message truncated)
# group_path -from {M1Data1[63]} {M1Data1[62]} {M1Data1[61]} {M1Data1[60]} {M1Data1[59]} {M1Data1[58]} {M1Data1[57]} {M1Data1[56]} {M1Data1[55]} {M1Data1[54]} {M1Data1[53]} {M1Data1[52]} {M1Data1[51]} {M1Data1[50]} {M1Data1[49]} {M1Data1[48]} {M1Data1[47]} {M1Data1[46]} {M1Data1[45]} {M1Data1[44]} {M1Data1[43]} {M1Data1[42]} {M1Data1[41]} {M1Data1[40]} {M1Data1[39]} {M1Data1[38]} {M1Data1[37]} {M1Data1[36]} {M1Data1[35]} {M1Data1[34]} {M1Data1[33]} {M1Data1[32]} {M1Data1[31]} {M1Data1[30]} {M1Data1[29]} {M1Data1[28]} {M1Data1[27]} {M1Data1[26]} {M1Data1[25]} {M1Data1[24]} {M1Data1[23]} {M1Data1[22]} {M1Data1[21]} {M1Data1[20]} {M1Data1[19]} {M1Data1[18]} {M1Data1[17]} {M1Data1[16]} {M1Data1[15]} {M1Data1[14]} {M1Data1[13]} {M1Data1[12]} {M1Data1[11]} {M1Data1[10]} {M1Data1[9]} {M1Data1[8]} {M1Data1[7]} {M1Data1[6]} {M1Data1[5]} {M1Data1[4]} {M1Data1[3]} {M1Data1[2]} {M1Data1[1]} {M1Data1[0]} {M2Data1[63]} {M2Data1[62]} {M2Data1[61]} {M2Data1[60]} {M2Data1[59]} {M2Data1[58]} {M2Data1[57]} {M2Data1[56]} {M2Data1[55]} {M2Data1[54]} {M2Data1[53]} {M2Data1[52]} {M2Data1[51]} {M2Data1[50]} {M2Data1[49]} {M2Data1[48]} {M2Data1[47]} {M2Data1[46]} {M2Data1[45]} {M2Data1[44]} {M2Data1[43]} {M2Data1[42]} {M2Data1[41]} {M2Data1[40]} {M2Data1[39]} {M2Data1[38]} {M2Data1[37]} {M2Data1[36]} {M2Data1[35]} {M2Data1[34]} {M2Data1[33]} {M2Data1[32]} {M2Data1[31]} {M2Data1[30]} {M2Data1[29]} {M2Data1[28]} {M2Data1[27]} {M2Data1[26]} {M2Data1[25]} {M2Data1[24]} {M2Data1[23]} {M2Data1[22]} {M2Data1[21]} {M2Data1[20]} {M2Data1[19]} {M2Data1[18]} {M2Data1[17]} {M2Data1[16]} {M2Data1[15]} {M2Data1[14]} {M2Data1[13]} {M2Data1[12]} {M2Data1[11]} {M2Data1[10]} {M2Data1[9]} {M2Data1[8]} {M2Data1[7]} {M2Data1[6]} {M2Data1[5]} {M2Data1[4]} {M2Data1[3]} {M2Data1[2]} {M2Data1[1]} {M2Data1[0]} {M1Data2[63]} {M1Data2[62]} {M1Data2[61]} {M1Data2[60]} {M1Data2[59]} {M1Data2[58]} {M1Data2[57]} {M1Data2[56]} {M1Data2[55]} {M1Data2[54]} {M1Data2[53]} {M1Data2[52]} {M1Data2[51]} {M1Data2[50]} {M1Data2[49]} {M1Data2[48]} {M1Data2[47]} {M1Data2[46]} {M1Data2[45]} {M1Data2[44]} {M1Data2[43]} {M1Data2[42]} {M1Data2[41]} {M1Data2[40]} {M1Data2[39]} {M1Data2[38]} {M1Data2[37]} {M1Data2[36]} {M1Data2[35]} {M1Data2[34]} {M1Data2[33]} {M1Data2[32]} {M1Data2[31]} {M1Data2[30]} {M1Data2[29]} {M1Data2[28]} {M1Data2[27]} {M1Data2[26]} {M1Data2[25]} {M1Data2[24]} {M1Data2[23]} {M1Data2[22]} {M1Data2[21]} {M1Data2[20]} {M1Data2[19]} {M1Data2[18]} {M1Data2[17]} {M1Data2[16]} {M1Data2[15]} {M1Data2[14]} {M1Data2[13]} {M1Data2[12]} {M1Data2[11]} {M1Data2[10]} {M1Data2[9]} {M1Data2[8]} {M1Data2[7]} {M1Data2[6]} {M1Data2[5]} {M1Data2[4]} {M1Data2[3]} {M1Data2[2]} {M1Data2[1]} {M1Data2[0]} {M2Data2[63]} {M2Data2[62]} {M2Data2[61]} {M2Data2[60]} {M2Data2[59]} {M2Data2[58]} {M2Data2[57]} {M2Data2[56]} {M2Data2[55]} {M2Data2[54]} {M2Data2[53]} {M2Data2[52]} {M2Data2[51]} {M2Data2[50]} {M2Data2[49]} {M2Data2[48]} {M2Data2[47]} {M2Data2[46]} {M2Data2[45]} {M2Data2[44]} {M2Data2[43]} {M2Data2[42]} {M2Data2[41]} {M2Data2[40]} {M2Data2[39]} {M2Data2[38]} {M2Data2[37]} {M2Data2[36]} {M2Data2[35]} {M2Data2[34]} {M2Data2[33]} {M2Data2[32]} {M2Data2[31]} {M2Data2[30]} {M2Data2[29]} {M2Data2[28]} {M2Data2[27]} {M2Data2[26]} {M2Data2[25]} {M2Data2[24]} {M2Data2[23]} {M2Data2[22]} {M2Data2[21]} {M2Data2[20]} {M2Data2[19]} {M2Data2[18]} {M2Data2[17]} {M2Data2[16]} {M2Data2[15]} {M2Data2[14]} {M2Data2[13]} {M2Data2[12]} {M2Data2[11]} {M2Data2[10]} {M2Data2[9]} {M2Data2[8]} {M2Data2[7]} {M2Data2[6]} {M2Data2[5]} {M2Data2[4]} {M2Data2[3]} {M2Data2[2]} {M2Data2[1]} {M2Data2[0]} {Uk[15]} {Uk[14]} {Uk[13]} {Uk[12]} {Uk[11]} {Uk[10]} {Uk[9]} {Uk[8]} {Uk[7]} {Uk[6]} {Uk[5]} {Uk[4]} {Uk[3]} {Uk[2]} {Uk[1]} {Uk[0]} {h_in[15]} {h_in[14]} {h_in[13]} {h_in[12]} {h_in[11]} {h_in[10]} {h_in[9]} {h_in[8]} {h_in[7]} {h_in[6]} {h_in[5]} {h_in[4]} {h_in[3]} {h_in[2]} {h_in[1]} {h_in[0]} clk rst processCMD Var1 Var2 Var3 Var4 Var5 {selector[2]} {selector[1]} {selector[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { M1Data1[63] M1Data1[62] M1Data1[61] M1Data1[60] M1Data1[59] M1Data1[58] M1Data1[57] M1Data1[56] M1Data1[55] M1Data1[54] M1Data1[53] M1Data1[52] M1Data1[51] M1Data1[50] M1Data1[49] M1Data1[48] M1Data1[47] M1Data1[46] M1Data1[45] M1Data1[44] M1Data1[43] M1Data1[42] M1Data1[41] M1Data1[40] M1Data1[39] M1Data1[38] M1Data1[37] M1Data1[36] M1Data1[35] M1Data1[34] M1Data1[33] M1Data1[32] M1Data1[31] M1Data1[30] M1Data1[29] M1Data1[28] M1Data1[27] M1Data1[26] M1Data1[25] M1Data1[24] M1Data1[23] M1Data1[22] M1Data1[21] M1Data1[20] M1Data1[19] M1Data1[18] M1Data1[17] M1Data1[16] M1Data1[15] M1Data1[14] M1Data1[13] M1Data1[12] M1Data1[11] M1Data1[10] M1Data1[9] M1Data1[8] M1Data1[7] M1Data1[6] M1Data1[5] M1Data1[4] M1Data1[3] M1Data1[2] M1Data1[1] M1Data1[0] M2Data1[63] M2Data1[62] M2Data1[61] M2Data1[60] M2Data1[59] M2Data1[58] M2Data1[57] M2Data1[56] M2Data1[55] M2Data1[54] M2Data1[53] M2Data1[52] M2Data1[51] M2Data1[50] M2Data1[49] M2Data1[48] M2Data1[47] M2Data1[46] M2Data1[45] M2Data1[4... (message truncated)
# group_path -from {M1Data1[63]} {M1Data1[62]} {M1Data1[61]} {M1Data1[60]} {M1Data1[59]} {M1Data1[58]} {M1Data1[57]} {M1Data1[56]} {M1Data1[55]} {M1Data1[54]} {M1Data1[53]} {M1Data1[52]} {M1Data1[51]} {M1Data1[50]} {M1Data1[49]} {M1Data1[48]} {M1Data1[47]} {M1Data1[46]} {M1Data1[45]} {M1Data1[44]} {M1Data1[43]} {M1Data1[42]} {M1Data1[41]} {M1Data1[40]} {M1Data1[39]} {M1Data1[38]} {M1Data1[37]} {M1Data1[36]} {M1Data1[35]} {M1Data1[34]} {M1Data1[33]} {M1Data1[32]} {M1Data1[31]} {M1Data1[30]} {M1Data1[29]} {M1Data1[28]} {M1Data1[27]} {M1Data1[26]} {M1Data1[25]} {M1Data1[24]} {M1Data1[23]} {M1Data1[22]} {M1Data1[21]} {M1Data1[20]} {M1Data1[19]} {M1Data1[18]} {M1Data1[17]} {M1Data1[16]} {M1Data1[15]} {M1Data1[14]} {M1Data1[13]} {M1Data1[12]} {M1Data1[11]} {M1Data1[10]} {M1Data1[9]} {M1Data1[8]} {M1Data1[7]} {M1Data1[6]} {M1Data1[5]} {M1Data1[4]} {M1Data1[3]} {M1Data1[2]} {M1Data1[1]} {M1Data1[0]} {M2Data1[63]} {M2Data1[62]} {M2Data1[61]} {M2Data1[60]} {M2Data1[59]} {M2Data1[58]} {M2Data1[57]} {M2Data1[56]} {M2Data1[55]} {M2Data1[54]} {M2Data1[53]} {M2Data1[52]} {M2Data1[51]} {M2Data1[50]} {M2Data1[49]} {M2Data1[48]} {M2Data1[47]} {M2Data1[46]} {M2Data1[45]} {M2Data1[44]} {M2Data1[43]} {M2Data1[42]} {M2Data1[41]} {M2Data1[40]} {M2Data1[39]} {M2Data1[38]} {M2Data1[37]} {M2Data1[36]} {M2Data1[35]} {M2Data1[34]} {M2Data1[33]} {M2Data1[32]} {M2Data1[31]} {M2Data1[30]} {M2Data1[29]} {M2Data1[28]} {M2Data1[27]} {M2Data1[26]} {M2Data1[25]} {M2Data1[24]} {M2Data1[23]} {M2Data1[22]} {M2Data1[21]} {M2Data1[20]} {M2Data1[19]} {M2Data1[18]} {M2Data1[17]} {M2Data1[16]} {M2Data1[15]} {M2Data1[14]} {M2Data1[13]} {M2Data1[12]} {M2Data1[11]} {M2Data1[10]} {M2Data1[9]} {M2Data1[8]} {M2Data1[7]} {M2Data1[6]} {M2Data1[5]} {M2Data1[4]} {M2Data1[3]} {M2Data1[2]} {M2Data1[1]} {M2Data1[0]} {M1Data2[63]} {M1Data2[62]} {M1Data2[61]} {M1Data2[60]} {M1Data2[59]} {M1Data2[58]} {M1Data2[57]} {M1Data2[56]} {M1Data2[55]} {M1Data2[54]} {M1Data2[53]} {M1Data2[52]} {M1Data2[51]} {M1Data2[50]} {M1Data2[49]} {M1Data2[48]} {M1Data2[47]} {M1Data2[46]} {M1Data2[45]} {M1Data2[44]} {M1Data2[43]} {M1Data2[42]} {M1Data2[41]} {M1Data2[40]} {M1Data2[39]} {M1Data2[38]} {M1Data2[37]} {M1Data2[36]} {M1Data2[35]} {M1Data2[34]} {M1Data2[33]} {M1Data2[32]} {M1Data2[31]} {M1Data2[30]} {M1Data2[29]} {M1Data2[28]} {M1Data2[27]} {M1Data2[26]} {M1Data2[25]} {M1Data2[24]} {M1Data2[23]} {M1Data2[22]} {M1Data2[21]} {M1Data2[20]} {M1Data2[19]} {M1Data2[18]} {M1Data2[17]} {M1Data2[16]} {M1Data2[15]} {M1Data2[14]} {M1Data2[13]} {M1Data2[12]} {M1Data2[11]} {M1Data2[10]} {M1Data2[9]} {M1Data2[8]} {M1Data2[7]} {M1Data2[6]} {M1Data2[5]} {M1Data2[4]} {M1Data2[3]} {M1Data2[2]} {M1Data2[1]} {M1Data2[0]} {M2Data2[63]} {M2Data2[62]} {M2Data2[61]} {M2Data2[60]} {M2Data2[59]} {M2Data2[58]} {M2Data2[57]} {M2Data2[56]} {M2Data2[55]} {M2Data2[54]} {M2Data2[53]} {M2Data2[52]} {M2Data2[51]} {M2Data2[50]} {M2Data2[49]} {M2Data2[48]} {M2Data2[47]} {M2Data2[46]} {M2Data2[45]} {M2Data2[44]} {M2Data2[43]} {M2Data2[42]} {M2Data2[41]} {M2Data2[40]} {M2Data2[39]} {M2Data2[38]} {M2Data2[37]} {M2Data2[36]} {M2Data2[35]} {M2Data2[34]} {M2Data2[33]} {M2Data2[32]} {M2Data2[31]} {M2Data2[30]} {M2Data2[29]} {M2Data2[28]} {M2Data2[27]} {M2Data2[26]} {M2Data2[25]} {M2Data2[24]} {M2Data2[23]} {M2Data2[22]} {M2Data2[21]} {M2Data2[20]} {M2Data2[19]} {M2Data2[18]} {M2Data2[17]} {M2Data2[16]} {M2Data2[15]} {M2Data2[14]} {M2Data2[13]} {M2Data2[12]} {M2Data2[11]} {M2Data2[10]} {M2Data2[9]} {M2Data2[8]} {M2Data2[7]} {M2Data2[6]} {M2Data2[5]} {M2Data2[4]} {M2Data2[3]} {M2Data2[2]} {M2Data2[1]} {M2Data2[0]} {Uk[15]} {Uk[14]} {Uk[13]} {Uk[12]} {Uk[11]} {Uk[10]} {Uk[9]} {Uk[8]} {Uk[7]} {Uk[6]} {Uk[5]} {Uk[4]} {Uk[3]} {Uk[2]} {Uk[1]} {Uk[0]} {h_in[15]} {h_in[14]} {h_in[13]} {h_in[12]} {h_in[11]} {h_in[10]} {h_in[9]} {h_in[8]} {h_in[7]} {h_in[6]} {h_in[5]} {h_in[4]} {h_in[3]} {h_in[2]} {h_in[1]} {h_in[0]} clk rst processCMD Var1 Var2 Var3 Var4 Var5 {selector[2]} {selector[1]} {selector[0]} -to {M1Data1W[63]} {M1Data1W[62]} {M1Data1W[61]} {M1Data1W[60]} {M1Data1W[59]} {M1Data1W[58]} {M1Data1W[57]} {M1Data1W[56]} {M1Data1W[55]} {M1Data1W[54]} {M1Data1W[53]} {M1Data1W[52]} {M1Data1W[51]} {M1Data1W[50]} {M1Data1W[49]} {M1Data1W[48]} {M1Data1W[47]} {M1Data1W[46]} {M1Data1W[45]} {M1Data1W[44]} {M1Data1W[43]} {M1Data1W[42]} {M1Data1W[41]} {M1Data1W[40]} {M1Data1W[39]} {M1Data1W[38]} {M1Data1W[37]} {M1Data1W[36]} {M1Data1W[35]} {M1Data1W[34]} {M1Data1W[33]} {M1Data1W[32]} {M1Data1W[31]} {M1Data1W[30]} {M1Data1W[29]} {M1Data1W[28]} {M1Data1W[27]} {M1Data1W[26]} {M1Data1W[25]} {M1Data1W[24]} {M1Data1W[23]} {M1Data1W[22]} {M1Data1W[21]} {M1Data1W[20]} {M1Data1W[19]} {M1Data1W[18]} {M1Data1W[17]} {M1Data1W[16]} {M1Data1W[15]} {M1Data1W[14]} {M1Data1W[13]} {M1Data1W[12]} {M1Data1W[11]} {M1Data1W[10]} {M1Data1W[9]} {M1Data1W[8]} {M1Data1W[7]} {M1Data1W[6]} {M1Data1W[5]} {M1Data1W[4]} {M1Data1W[3]} {M1Data1W[2]} {M1Data1W[1]} {M1Data1W[0]} {M2Data1W[63]} {M2Data1W[62]} {M2Data1W[61]} {M2Data1W[60]} {M2Data1W[59]} {M2Data1W[58]} {M2Data1W[57]} {M2Data1W[56]} {M2Data1W[55]} {M2Data1W[54]} {M2Data1W[53]} {M2Data1W[52]} {M2Data1W[51]} {M2Data1W[50]} {M2Data1W[49]} {M2Data1W[48]} {M2Data1W[47]} {M2Data1W[46]} {M2Data1W[45]} {M2Data1W[44]} {M2Data1W[43]} {M2Data1W[42]} {M2Data1W[41]} {M2Data1W[40]} {M2Data1W[39]} {M2Data1W[38]} {M2Data1W[37]} {M2Data1W[36]} {M2Data1W[35]} {M2Data1W[34]} {M2Data1W[33]} {M2Data1W[32]} {M2Data1W[31]} {M2Data1W[30]} {M2Data1W[29]} {M2Data1W[28]} {M2Data1W[27]} {M2Data1W[26]} {M2Data1W[25]} {M2Data1W[24]} {M2Data1W[23]} {M2Data1W[22]} {M2Data1W[21]} {M2Data1W[20]} {M2Data1W[19]} {M2Data1W[18]} {M2Data1W[17]} {M2Data1W[16]} {M2Data1W[15]} {M2Data1W[14]} {M2Data1W[13]} {M2Data1W[12]} {M2Data1W[11]} {M2Data1W[10]} {M2Data1W[9]} {M2Data1W[8]} {M2Data1W[7]} {M2Data1W[6]} {M2Data1W[5]} {M2Data1W[4]} {M2Data1W[3]} {M2Data1W[2]} {M2Data1W[1]} {M2Data1W[0]} {M1Address1[15]} {M1Address1[14]} {M1Address1[13]} {M1Address1[12]} {M1Address1[11]} {M1Address1[10]} {M1Address1[9]} {M1Address1[8]} {M1Address1[7]} {M1Address1[6]} {M1Address1[5]} {M1Address1[4]} {M1Address1[3]} {M1Address1[2]} {M1Address1[1]} {M1Address1[0]} {M1Address2[15]} {M1Address2[14]} {M1Address2[13]} {M1Address2[12]} {M1Address2[11]} {M1Address2[10]} {M1Address2[9]} {M1Address2[8]} {M1Address2[7]} {M1Address2[6]} {M1Address2[5]} {M1Address2[4]} {M1Address2[3]} {M1Address2[2]} {M1Address2[1]} {M1Address2[0]} {M2Address1[15]} {M2Address1[14]} {M2Address1[13]} {M2Address1[12]} {M2Address1[11]} {M2Address1[10]} {M2Address1[9]} {M2Address1[8]} {M2Address1[7]} {M2Address1[6]} {M2Address1[5]} {M2Address1[4]} {M2Address1[3]} {M2Address1[2]} {M2Address1[1]} {M2Address1[0]} {M2Address2[15]} {M2Address2[14]} {M2Address2[13]} {M2Address2[12]} {M2Address2[11]} {M2Address2[10]} {M2Address2[9]} {M2Address2[8]} {M2Address2[7]} {M2Address2[6]} {M2Address2[5]} {M2Address2[4]} {M2Address2[3]} {M2Address2[2]} {M2Address2[1]} {M2Address2[0]} {Un[15]} {Un[14]} {Un[13]} {Un[12]} {Un[11]} {Un[10]} {Un[9]} {Un[8]} {Un[7]} {Un[6]} {Un[5]} {Un[4]} {Un[3]} {Un[2]} {Un[1]} {Un[0]} {Uz[15]} {Uz[14]} {Uz[13]} {Uz[12]} {Uz[11]} {Uz[10]} {Uz[9]} {Uz[8]} {Uz[7]} {Uz[6]} {Uz[5]} {Uz[4]} {Uz[3]} {Uz[2]} {Uz[1]} {Uz[0]} {Ti[15]} {Ti[14]} {Ti[13]} {Ti[12]} {Ti[11]} {Ti[10]} {Ti[9]} {Ti[8]} {Ti[7]} {Ti[6]} {Ti[5]} {Ti[4]} {Ti[3]} {Ti[2]} {Ti[1]} {Ti[0]} {h_to_interpolation[15]} {h_to_interpolation[14]} {h_to_interpolation[13]} {h_to_interpolation[12]} {h_to_interpolation[11]} {h_to_interpolation[10]} {h_to_interpolation[9]} {h_to_interpolation[8]} {h_to_interpolation[7]} {h_to_interpolation[6]} {h_to_interpolation[5]} {h_to_interpolation[4]} {h_to_interpolation[3]} {h_to_interpolation[2]} {h_to_interpolation[1]} {h_to_interpolation[0]} Shift_Interpolation writeX writeU programDone Failure
> all_outputs
> group_path -name R2O -to { M1Data1W[63] M1Data1W[62] M1Data1W[61] M1Data1W[60] M1Data1W[59] M1Data1W[58] M1Data1W[57] M1Data1W[56] M1Data1W[55] M1Data1W[54] M1Data1W[53] M1Data1W[52] M1Data1W[51] M1Data1W[50] M1Data1W[49] M1Data1W[48] M1Data1W[47] M1Data1W[46] M1Data1W[45] M1Data1W[44] M1Data1W[43] M1Data1W[42] M1Data1W[41] M1Data1W[40] M1Data1W[39] M1Data1W[38] M1Data1W[37] M1Data1W[36] M1Data1W[35] M1Data1W[34] M1Data1W[33] M1Data1W[32] M1Data1W[31] M1Data1W[30] M1Data1W[29] M1Data1W[28] M1Data1W[27] M1Data1W[26] M1Data1W[25] M1Data1W[24] M1Data1W[23] M1Data1W[22] M1Data1W[21] M1Data1W[20] M1Data1W[19] M1Data1W[18] M1Data1W[17] M1Data1W[16] M1Data1W[15] M1Data1W[14] M1Data1W[13] M1Data1W[12] M1Data1W[11] M1Data1W[10] M1Data1W[9] M1Data1W[8] M1Data1W[7] M1Data1W[6] M1Data1W[5] M1Data1W[4] M1Data1W[3] M1Data1W[2] M1Data1W[1] M1Data1W[0] M2Data1W[63] M2Data1W[62] M2Data1W[61] M2Data1W[60] M2Data1W[59] M2Data1W[58] M2Data1W[57] M2Data1W[56] M2Data1W[55] M2Data1W[54] M2Data1W[53] M2Data1W[52] M2Data1W[51] M2Data... (message truncated)
# group_path -to {M1Data1W[63]} {M1Data1W[62]} {M1Data1W[61]} {M1Data1W[60]} {M1Data1W[59]} {M1Data1W[58]} {M1Data1W[57]} {M1Data1W[56]} {M1Data1W[55]} {M1Data1W[54]} {M1Data1W[53]} {M1Data1W[52]} {M1Data1W[51]} {M1Data1W[50]} {M1Data1W[49]} {M1Data1W[48]} {M1Data1W[47]} {M1Data1W[46]} {M1Data1W[45]} {M1Data1W[44]} {M1Data1W[43]} {M1Data1W[42]} {M1Data1W[41]} {M1Data1W[40]} {M1Data1W[39]} {M1Data1W[38]} {M1Data1W[37]} {M1Data1W[36]} {M1Data1W[35]} {M1Data1W[34]} {M1Data1W[33]} {M1Data1W[32]} {M1Data1W[31]} {M1Data1W[30]} {M1Data1W[29]} {M1Data1W[28]} {M1Data1W[27]} {M1Data1W[26]} {M1Data1W[25]} {M1Data1W[24]} {M1Data1W[23]} {M1Data1W[22]} {M1Data1W[21]} {M1Data1W[20]} {M1Data1W[19]} {M1Data1W[18]} {M1Data1W[17]} {M1Data1W[16]} {M1Data1W[15]} {M1Data1W[14]} {M1Data1W[13]} {M1Data1W[12]} {M1Data1W[11]} {M1Data1W[10]} {M1Data1W[9]} {M1Data1W[8]} {M1Data1W[7]} {M1Data1W[6]} {M1Data1W[5]} {M1Data1W[4]} {M1Data1W[3]} {M1Data1W[2]} {M1Data1W[1]} {M1Data1W[0]} {M2Data1W[63]} {M2Data1W[62]} {M2Data1W[61]} {M2Data1W[60]} {M2Data1W[59]} {M2Data1W[58]} {M2Data1W[57]} {M2Data1W[56]} {M2Data1W[55]} {M2Data1W[54]} {M2Data1W[53]} {M2Data1W[52]} {M2Data1W[51]} {M2Data1W[50]} {M2Data1W[49]} {M2Data1W[48]} {M2Data1W[47]} {M2Data1W[46]} {M2Data1W[45]} {M2Data1W[44]} {M2Data1W[43]} {M2Data1W[42]} {M2Data1W[41]} {M2Data1W[40]} {M2Data1W[39]} {M2Data1W[38]} {M2Data1W[37]} {M2Data1W[36]} {M2Data1W[35]} {M2Data1W[34]} {M2Data1W[33]} {M2Data1W[32]} {M2Data1W[31]} {M2Data1W[30]} {M2Data1W[29]} {M2Data1W[28]} {M2Data1W[27]} {M2Data1W[26]} {M2Data1W[25]} {M2Data1W[24]} {M2Data1W[23]} {M2Data1W[22]} {M2Data1W[21]} {M2Data1W[20]} {M2Data1W[19]} {M2Data1W[18]} {M2Data1W[17]} {M2Data1W[16]} {M2Data1W[15]} {M2Data1W[14]} {M2Data1W[13]} {M2Data1W[12]} {M2Data1W[11]} {M2Data1W[10]} {M2Data1W[9]} {M2Data1W[8]} {M2Data1W[7]} {M2Data1W[6]} {M2Data1W[5]} {M2Data1W[4]} {M2Data1W[3]} {M2Data1W[2]} {M2Data1W[1]} {M2Data1W[0]} {M1Address1[15]} {M1Address1[14]} {M1Address1[13]} {M1Address1[12]} {M1Address1[11]} {M1Address1[10]} {M1Address1[9]} {M1Address1[8]} {M1Address1[7]} {M1Address1[6]} {M1Address1[5]} {M1Address1[4]} {M1Address1[3]} {M1Address1[2]} {M1Address1[1]} {M1Address1[0]} {M1Address2[15]} {M1Address2[14]} {M1Address2[13]} {M1Address2[12]} {M1Address2[11]} {M1Address2[10]} {M1Address2[9]} {M1Address2[8]} {M1Address2[7]} {M1Address2[6]} {M1Address2[5]} {M1Address2[4]} {M1Address2[3]} {M1Address2[2]} {M1Address2[1]} {M1Address2[0]} {M2Address1[15]} {M2Address1[14]} {M2Address1[13]} {M2Address1[12]} {M2Address1[11]} {M2Address1[10]} {M2Address1[9]} {M2Address1[8]} {M2Address1[7]} {M2Address1[6]} {M2Address1[5]} {M2Address1[4]} {M2Address1[3]} {M2Address1[2]} {M2Address1[1]} {M2Address1[0]} {M2Address2[15]} {M2Address2[14]} {M2Address2[13]} {M2Address2[12]} {M2Address2[11]} {M2Address2[10]} {M2Address2[9]} {M2Address2[8]} {M2Address2[7]} {M2Address2[6]} {M2Address2[5]} {M2Address2[4]} {M2Address2[3]} {M2Address2[2]} {M2Address2[1]} {M2Address2[0]} {Un[15]} {Un[14]} {Un[13]} {Un[12]} {Un[11]} {Un[10]} {Un[9]} {Un[8]} {Un[7]} {Un[6]} {Un[5]} {Un[4]} {Un[3]} {Un[2]} {Un[1]} {Un[0]} {Uz[15]} {Uz[14]} {Uz[13]} {Uz[12]} {Uz[11]} {Uz[10]} {Uz[9]} {Uz[8]} {Uz[7]} {Uz[6]} {Uz[5]} {Uz[4]} {Uz[3]} {Uz[2]} {Uz[1]} {Uz[0]} {Ti[15]} {Ti[14]} {Ti[13]} {Ti[12]} {Ti[11]} {Ti[10]} {Ti[9]} {Ti[8]} {Ti[7]} {Ti[6]} {Ti[5]} {Ti[4]} {Ti[3]} {Ti[2]} {Ti[1]} {Ti[0]} {h_to_interpolation[15]} {h_to_interpolation[14]} {h_to_interpolation[13]} {h_to_interpolation[12]} {h_to_interpolation[11]} {h_to_interpolation[10]} {h_to_interpolation[9]} {h_to_interpolation[8]} {h_to_interpolation[7]} {h_to_interpolation[6]} {h_to_interpolation[5]} {h_to_interpolation[4]} {h_to_interpolation[3]} {h_to_interpolation[2]} {h_to_interpolation[1]} {h_to_interpolation[0]} Shift_Interpolation writeX writeU programDone Failure
> optimize -virtual
starting optimize at 00:00:12(cpu)/0:00:17(wall) 129MB(vsz)/373MB(peak)
Log file for child PID=9238:  /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.etc.00/oasys.w1.00.log 
Log file for child PID=9241:  /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.etc.00/oasys.w2.00.log 
Log file for child PID=9244:  /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.etc.00/oasys.w3.00.log 
Log file for child PID=9252:  /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.etc.00/oasys.w4.00.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 25790.3squm (#1, 0 secs)
info: optimized 'counter' area changed -922.8squm (x1), total 24867.5squm (#2)
info: optimized 'counter__1_478' area changed -659.1squm (x1), total 24208.4squm (#3)
info: optimized 'counter__14_425' area changed -650.9squm (x1), total 23557.5squm (#4)
info: optimized 'counter__15_425' area changed -1152.6squm (x1), total 22404.9squm (#5)
info: optimized 'counter__16_425' area changed -921.7squm (x2), total 20561.5squm (#6)
info: optimized 'counter__17_425' area changed -921.7squm (x1), total 19639.8squm (#7)
info: optimized 'counter__18_425' area changed -659.1squm (x1), total 18980.7squm (#8)
info: optimized 'counter__19_425' area changed -921.7squm (x1), total 18059.0squm (#9)
info: optimized 'counter__20_425' area changed -921.7squm (x1), total 17137.3squm (#10)
info: optimized 'counter__21_425' area changed -921.7squm (x1), total 16215.6squm (#11)
info: optimized 'booth_multiplier' area changed -487.6squm (x2), total 15240.5squm (#12)
info: optimized 'booth_multiplier__2_5135' area changed -3613.6squm (x1), total 11626.9squm (#13)
info: optimized 'Euler__GC0' area changed -1010.8squm (x1), total 10616.1squm (#14)
info: optimized '<TOP>' area changed 0.0squm (x1), total 10616.1squm (#15, 0 secs)
info: optimized 'Euler__GC0' area changed -426.7squm (x1), total 10189.4squm (#16)
info: optimized '<TOP>' area changed 0.0squm (x1), total 10189.4squm (#17, 0 secs)
info: optimized 'booth_multiplier' area changed -93.6squm (x2), total 10002.1squm (#18)
info: optimized '<TOP>' area changed 0.0squm (x1), total 10002.1squm (#19, 0 secs)
done optimizing area at 00:03:27(cpu)/0:02:32(wall) 139MB(vsz)/415MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'Euler' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 10002.1squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ 58341.5ps
info: activated path group I2R @ 28856.8ps
info: activated path group I2O @ 40996.7ps
info: activated path group R2O @ 6224.7ps
info: finished path group R2O @ 6224.7ps
info: finished path group I2R @ 28856.8ps
info: finished path group I2O @ 40996.7ps
info: finished path group default @ 58341.5ps
info: reactivating path groups
info: reactivated path group default @ 58341.5ps
info: reactivated path group I2R @ 28856.8ps
info: reactivated path group I2O @ 40996.7ps
info: reactivated path group R2O @ 6224.7ps
info: finished path group R2O @ 6224.7ps
info: finished path group I2R @ 28856.8ps
info: finished path group I2O @ 40996.7ps
info: finished path group default @ 58341.5ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module Euler
info: optimized 'counter' area recovered 0.0 squm (x1), total 0.0 squm (1#11), 0.07 secs
info: optimized 'counter__1_478' area recovered 0.0 squm (x1), total 0.0 squm (2#11), 0.01 secs
info: optimized 'counter__14_425' area recovered 0.0 squm (x1), total 0.0 squm (3#11), 0.01 secs
info: optimized 'counter__16_425' area recovered 0.0 squm (x2), total 0.0 squm (4#11), 0.02 secs
info: optimized 'counter__17_425' area recovered 0.0 squm (x1), total 0.0 squm (5#11), 0.01 secs
info: optimized 'counter__18_425' area recovered 0.0 squm (x1), total 0.0 squm (6#11), 0.03 secs
info: optimized 'counter__19_425' area recovered 0.0 squm (x1), total 0.0 squm (7#11), 0.00 secs
info: optimized 'counter__20_425' area recovered 0.0 squm (x1), total 0.0 squm (8#11), 0.01 secs
info: optimized 'counter__21_425' area recovered 0.0 squm (x1), total 0.0 squm (9#11), 0.01 secs
info: skipped 'booth_multiplier' [0] (10#11)
info: optimized 'Euler__GC0' area recovered 0.0 squm (x1), total 0.0 squm (11#11), 0.22 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 6224.7ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:03:30(cpu)/0:02:34(wall) 151MB(vsz)/415MB(peak)
finished optimize at 00:03:30(cpu)/0:02:34(wall) 151MB(vsz)/415MB(peak)
> write_design /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/output_CarrySelect/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: Bcounter/count/Q_reg[0]/Q
    (Clocked by vsysclk F)
Endpoint: Acounter/initialAdress/Q_reg[15]/D
    (Clocked by vsysclk F)
Path Group: default
Data required time: 59962.0
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.0)
Data arrival time: 1620.5
Slack: 58341.5
Logic depth: 24
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           f      0.0      0.0      0.0                        0.0      0.0     20                                   
Bcounter/count/i_0_35/A->ZN
                         INV_X1                  fr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     16              /PD_TOP        (1.10)
Bcounter/count/Q_reg[0]/CK->Q
                         DFF_X1*                 rr    157.0    157.0    157.0      0.0      0.0      4.5     54.6      8              /PD_TOP        (1.10)
Bcounter/compare/u1/FA0/i_0_1/A1->ZN
                         OR2_X4                  rr    181.6     24.6     24.5      0.1     15.3      1.4      5.9      2              /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_1_muxx_j/i_0_0/S->Z
                         MUX2_X2                 rf    257.2     75.6     75.6      0.0      7.6      1.4      6.0      2              /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_2_muxx_j/i_0_0/S->Z
                         MUX2_X2                 fr    321.4     64.2     64.2      0.0     12.0      1.4      6.0      2              /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_3_muxx_j/i_0_0/S->Z
                         MUX2_X2                 rf    398.9     77.5     77.5      0.0     12.4      1.4      6.0      2              /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_4_muxx_j/i_0_0/S->Z
                         MUX2_X2                 fr    463.1     64.2     64.2      0.0     12.0      1.4      6.0      2              /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_5_muxx_j/i_0_0/S->Z
                         MUX2_X2                 rf    540.6     77.5     77.5      0.0     12.4      1.4      6.0      2              /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_6_muxx_j/i_0_0/S->Z
                         MUX2_X2                 fr    604.8     64.2     64.2      0.0     12.0      1.4      6.0      2              /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_7_muxx_j/i_0_0/S->Z
                         MUX2_X2                 rf    682.3     77.5     77.5      0.0     12.4      1.4      6.0      2              /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_8_muxx_j/i_0_0/S->Z
                         MUX2_X2                 fr    746.5     64.2     64.2      0.0     12.0      1.4      6.0      2              /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_9_muxx_j/i_0_0/S->Z
                         MUX2_X2                 rf    824.0     77.5     77.5      0.0     12.4      1.4      6.0      2              /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_10_muxx_j/i_0_0/S->Z
                         MUX2_X2                 fr    888.2     64.2     64.2      0.0     12.0      1.4      6.0      2              /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_11_muxx_j/i_0_0/S->Z
                         MUX2_X2                 rf    965.7     77.5     77.5      0.0     12.4      1.4      6.0      2              /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_12_muxx_j/i_0_0/S->Z
                         MUX2_X2                 fr   1029.9     64.2     64.2      0.0     12.0      1.4      6.0      2              /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_13_muxx_j/i_0_0/S->Z
                         MUX2_X2                 rf   1107.4     77.5     77.5      0.0     12.4      1.4      6.0      2              /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_14_muxx_j/i_0_0/S->Z
                         MUX2_X1                 fr   1161.7     54.3     54.3      0.0     12.0      0.7      3.0      1              /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_15_muxx_j/i_1_0/S->Z
                         MUX2_X2                 rf   1237.3     75.6     75.6      0.0     11.7      0.8      4.7      1              /PD_TOP        (1.10)
Bcounter/compare/i_0_0/A2->ZN
                         NOR4_X2                 fr   1299.0     61.7     61.7      0.0     11.3      0.8      2.8      1              /PD_TOP        (1.10)
Bcounter/compare/i_0_4/A1->ZN
                         AND4_X4                 rr   1367.5     68.5     68.5      0.0     39.5      2.2     19.7      4              /PD_TOP        (1.10)
i_0_2_1/A2->ZN           AND2_X4*                rr   1432.2     64.7     64.6      0.1     19.4     15.6     66.6     12              /PD_TOP        (1.10)
Acounter/i_0_3/A2->ZN    AND2_X4                 rr   1465.1     32.9     31.7      1.2     15.3      1.2      5.6      2              /PD_TOP        (1.10)
Acounter/i_0_5/A1->ZN    OR2_X4*                 rr   1502.8     37.7     37.7      0.0      8.5      1.2     30.8      2              /PD_TOP        (1.10)
Acounter/initialAdress/i_0_32/A2->ZN
                         NOR2_X4*                rf   1542.8     40.0     40.0      0.0     15.3     13.3     74.7     16              /PD_TOP        (1.10)
Acounter/initialAdress/i_0_31/B1->ZN
                         AOI22_X4                fr   1615.6     72.8     72.3      0.5     15.3      0.7     26.2      1              /PD_TOP        (1.10)
Acounter/initialAdress/i_0_30/A->ZN
                         INV_X8                  rf   1620.5      4.9      4.9      0.0     50.8      0.7      1.8      1              /PD_TOP        (1.10)
Acounter/initialAdress/Q_reg[15]/D
                         DFF_X1                   f   1620.5      0.0               0.0      3.2                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: selector[1]
    (Clocked by rtDefaultClock R)
Endpoint: XS2Counter/count/Q_reg[15]/D
    (Clocked by vsysclk F)
Path Group: I2R
Data required time: 29962.0
    (Clock shift: 30000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.0)
Data arrival time: 1105.2
Slack: 28856.8
Logic depth: 10
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
selector[1]              {set_input_delay}        f    700.0    700.0    700.0                        3.7    107.3     14                                   
busDec/i_0_9/A2->ZN      NOR3_X4*                fr    833.4    133.2    133.2      0.0    100.0      2.6     38.2      4              /PD_TOP        (1.10)
busDec/i_0_2/A->ZN       AOI21_X4                rf    855.6     22.2     22.2      0.0     15.3      0.6     26.1      1              /PD_TOP        (1.10)
busDec/i_0_1/A->ZN       INV_X32                 fr    876.1     20.5     20.5      0.0     16.8      3.7     69.0      6              /PD_TOP        (1.10)
i_0_3_5/B1->ZN           AOI21_X4                rf    901.8     25.7     25.6      0.1     10.1      3.6     26.1      1              /PD_TOP        (1.10)
i_0_3_6/A->ZN            INV_X8                  fr    924.2     22.4     22.4      0.0     16.8      3.0     28.4      1              /PD_TOP        (1.10)
XS2Counter/i_0_2/A->ZN   INV_X8                  rf    930.8      6.6      6.5      0.1     11.2      0.6      4.7      1              /PD_TOP        (1.10)
XS2Counter/i_0_0/B1->ZN  OAI21_X4*               fr    987.5     56.7     56.7      0.0      3.5      1.3     30.9      2              /PD_TOP        (1.10)
XS2Counter/count/i_0_32/A2->ZN
                         NOR2_X4*                rf   1027.5     40.0     40.0      0.0     15.3     13.3     74.7     16              /PD_TOP        (1.10)
XS2Counter/count/i_0_31/B1->ZN
                         AOI22_X4                fr   1100.3     72.8     72.3      0.5     15.3      0.7     26.2      1              /PD_TOP        (1.10)
XS2Counter/count/i_0_30/A->ZN
                         INV_X8                  rf   1105.2      4.9      4.9      0.0     50.8      0.7      1.8      1              /PD_TOP        (1.10)
XS2Counter/count/Q_reg[15]/D
                         DFF_X1                   f   1105.2      0.0               0.0      3.2                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: selector[1]
    (Clocked by rtDefaultClock R)
Endpoint: M2Address2[15]
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 42000.0
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 1003.3
Slack: 40996.7
Logic depth: 4
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
selector[1]              {set_input_delay}        f    700.0    700.0    700.0                        3.7    107.3     14                                   
M2A2/i_0_1/A4->ZN        NOR4_X4*                fr    888.4    188.4    188.2      0.2    100.0     14.5     80.0     17              /PD_TOP        (1.10)
M2A2/i_0_2/A1->ZN        NOR4_X4*                rf    929.7     41.3     40.8      0.5     15.3     13.5     78.4     16              /PD_TOP        (1.10)
M2A2/i_0_33/A1->ZN       AOI22_X4                fr    992.1     62.4     61.9      0.5     15.3      0.7     26.2      1              /PD_TOP        (1.10)
M2A2/i_0_34/A->ZN        INV_X8                  rf   1003.1     11.0     11.0      0.0     50.8      3.7     13.7      1              /PD_TOP        (1.10)
M2Address2[15]                                    f   1003.3      0.2               0.2      4.5                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: Breg/Q_reg[1]/Q
    (Clocked by vsysclk F)
Endpoint: Failure
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 12000.0
    (Clock shift: 30000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 5775.3
Slack: 6224.7
Logic depth: 116
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           f      0.0      0.0      0.0                        0.0      0.0     20                                   
Breg/i_0_35/A->ZN        INV_X1                  fr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     16              /PD_TOP        (1.10)
Breg/Q_reg[1]/CK->Q      DFF_X1*                 rr    174.3    174.3    174.3      0.0      0.0      6.5    133.1     30              /PD_TOP        (1.10)
B_U_block/i_0_1/A->ZN    INV_X8                  rf    182.3      8.0      7.6      0.4     15.3      1.2      6.5      2              /PD_TOP        (1.10)
B_U_block/U0/muxx_1_muxx_j/i_0_0/A1->ZN
                         AND2_X4                 ff    207.3     25.0     25.0      0.0      3.7      1.2      6.9      2              /PD_TOP        (1.10)
B_U_block/U0/muxx_2_muxx_j/i_0_1/B->Z
                         XOR2_X2*                ff    307.7    100.4    100.4      0.0      6.3     17.8    100.0     29              /PD_TOP        (1.10)
B_U_block/i_1_491/A2->ZN AND2_X4                 ff    345.6     37.9     37.4      0.5     15.3      3.3     16.5      5              /PD_TOP        (1.10)
B_U_block/x_1_Un/GEN_FULL_ADDERS_18_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff    402.4     56.8     56.7      0.1      8.6      1.3      8.6      2              /PD_TOP        (1.10)
B_U_block/x_1_Un/i_0_0/B1->ZN
                         AOI21_X4                fr    458.9     56.5     56.5      0.0     14.9      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_1_Un/i_0_1/A->ZN
                         INV_X8                  rf    467.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_1_Un/i_0_2/B2->ZN
                         AOI21_X4                fr    524.9     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_1_Un/i_0_3/A->ZN
                         INV_X8                  rf    533.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_1_Un/i_0_4/B2->ZN
                         AOI21_X4                fr    590.9     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_1_Un/i_0_5/A->ZN
                         INV_X8                  rf    599.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_1_Un/i_0_6/B2->ZN
                         AOI21_X4                fr    656.9     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_1_Un/i_0_7/A->ZN
                         INV_X8                  rf    665.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_1_Un/i_0_8/B2->ZN
                         AOI21_X4                fr    722.9     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_1_Un/i_0_9/A->ZN
                         INV_X8                  rf    731.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_1_Un/i_0_10/B2->ZN
                         AOI21_X4                fr    788.9     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_1_Un/i_0_11/A->ZN
                         INV_X8                  rf    797.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_1_Un/i_0_12/B2->ZN
                         AOI21_X4                fr    854.9     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_1_Un/i_0_13/A->ZN
                         INV_X8                  rf    863.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_1_Un/i_0_14/B2->ZN
                         AOI21_X4                fr    920.9     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_1_Un/i_0_15/A->ZN
                         INV_X8                  rf    929.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_1_Un/i_0_16/B2->ZN
                         AOI21_X4                fr    986.9     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_1_Un/i_0_17/A->ZN
                         INV_X8                  rf    995.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_1_Un/i_0_18/B2->ZN
                         AOI21_X4                fr   1052.9     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_1_Un/i_0_19/A->ZN
                         INV_X8                  rf   1061.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_1_Un/i_0_20/B2->ZN
                         AOI21_X4                fr   1118.9     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_1_Un/i_0_21/A->ZN
                         INV_X8                  rf   1127.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_1_Un/i_0_22/B2->ZN
                         AOI21_X4                fr   1184.9     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_1_Un/i_0_23/A->ZN
                         INV_X8                  rf   1193.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_1_Un/GEN_FULL_ADDERS_30_FULL_ADDER_INST/i_0_1/B->Z
                         XOR2_X2                 ff   1248.5     54.8     54.8      0.0      4.0      0.8      3.0      1              /PD_TOP        (1.10)
B_U_block/i_1_481/C1->ZN AOI222_X4               fr   1392.1    143.6    143.6      0.0     11.9      0.8     26.2      1              /PD_TOP        (1.10)
B_U_block/i_1_480/A->ZN  INV_X8                  rf   1403.1     11.0     11.0      0.0     18.6      3.3     16.2      5              /PD_TOP        (1.10)
B_U_block/x_2_Un/GEN_FULL_ADDERS_29_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   1458.3     55.2     55.1      0.1      4.8      1.3      8.6      2              /PD_TOP        (1.10)
B_U_block/x_2_Un/GEN_FULL_ADDERS_29_FULL_ADDER_INST/i_0_1/A->Z
                         XOR2_X2                 ff   1512.6     54.3     54.3      0.0     14.9      0.8      3.1      1              /PD_TOP        (1.10)
B_U_block/i_1_445/B1->ZN AOI222_X4               fr   1647.2    134.6    134.6      0.0     11.9      0.8     26.2      1              /PD_TOP        (1.10)
B_U_block/i_1_444/A->ZN  INV_X8                  rf   1658.2     11.0     11.0      0.0     18.6      3.3     16.2      5              /PD_TOP        (1.10)
B_U_block/x_3_Un/GEN_FULL_ADDERS_28_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   1713.4     55.2     55.1      0.1      4.8      1.3      8.6      2              /PD_TOP        (1.10)
B_U_block/x_3_Un/GEN_FULL_ADDERS_28_FULL_ADDER_INST/i_0_1/A->Z
                         XOR2_X2                 ff   1767.7     54.3     54.3      0.0     14.9      0.8      3.1      1              /PD_TOP        (1.10)
B_U_block/i_1_409/B1->ZN AOI222_X4               fr   1902.3    134.6    134.6      0.0     11.9      0.8     26.2      1              /PD_TOP        (1.10)
B_U_block/i_1_408/A->ZN  INV_X8                  rf   1913.3     11.0     11.0      0.0     18.6      3.3     16.2      5              /PD_TOP        (1.10)
B_U_block/x_4_Ux/GEN_FULL_ADDERS_27_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   1968.5     55.2     55.1      0.1      4.8      1.3      8.6      2              /PD_TOP        (1.10)
B_U_block/x_4_Ux/GEN_FULL_ADDERS_27_FULL_ADDER_INST/i_0_1/A->Z
                         XOR2_X2                 ff   2022.8     54.3     54.3      0.0     14.9      0.8      3.1      1              /PD_TOP        (1.10)
B_U_block/i_1_373/B1->ZN AOI222_X4               fr   2157.4    134.6    134.6      0.0     11.9      0.8     26.2      1              /PD_TOP        (1.10)
B_U_block/i_1_372/A->ZN  INV_X8                  rf   2168.4     11.0     11.0      0.0     18.6      3.3     16.2      5              /PD_TOP        (1.10)
B_U_block/x_5_Un/GEN_FULL_ADDERS_26_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   2223.6     55.2     55.1      0.1      4.8      1.3      8.6      2              /PD_TOP        (1.10)
B_U_block/x_5_Un/GEN_FULL_ADDERS_26_FULL_ADDER_INST/i_0_1/A->Z
                         XOR2_X2                 ff   2277.9     54.3     54.3      0.0     14.9      0.8      3.1      1              /PD_TOP        (1.10)
B_U_block/i_1_337/B1->ZN AOI222_X4               fr   2412.5    134.6    134.6      0.0     11.9      0.8     26.2      1              /PD_TOP        (1.10)
B_U_block/i_1_336/A->ZN  INV_X8                  rf   2423.5     11.0     11.0      0.0     18.6      3.3     16.2      5              /PD_TOP        (1.10)
B_U_block/x_6_Ux/GEN_FULL_ADDERS_25_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   2478.7     55.2     55.1      0.1      4.8      1.3      8.6      2              /PD_TOP        (1.10)
B_U_block/x_6_Ux/GEN_FULL_ADDERS_25_FULL_ADDER_INST/i_0_1/A->Z
                         XOR2_X2                 ff   2533.0     54.3     54.3      0.0     14.9      0.8      3.1      1              /PD_TOP        (1.10)
B_U_block/i_1_301/B1->ZN AOI222_X4               fr   2667.6    134.6    134.6      0.0     11.9      0.8     26.2      1              /PD_TOP        (1.10)
B_U_block/i_1_300/A->ZN  INV_X8                  rf   2678.6     11.0     11.0      0.0     18.6      3.3     16.2      5              /PD_TOP        (1.10)
B_U_block/x_7_Ux/GEN_FULL_ADDERS_24_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   2733.8     55.2     55.1      0.1      4.8      1.3      8.6      2              /PD_TOP        (1.10)
B_U_block/x_7_Ux/GEN_FULL_ADDERS_24_FULL_ADDER_INST/i_0_1/A->Z
                         XOR2_X2                 ff   2788.1     54.3     54.3      0.0     14.9      0.8      3.1      1              /PD_TOP        (1.10)
B_U_block/i_1_265/B1->ZN AOI222_X4               fr   2922.7    134.6    134.6      0.0     11.9      0.8     26.2      1              /PD_TOP        (1.10)
B_U_block/i_1_264/A->ZN  INV_X8                  rf   2933.7     11.0     11.0      0.0     18.6      3.3     16.2      5              /PD_TOP        (1.10)
B_U_block/x_8_Ux/GEN_FULL_ADDERS_23_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   2988.9     55.2     55.1      0.1      4.8      1.3      8.6      2              /PD_TOP        (1.10)
B_U_block/x_8_Ux/GEN_FULL_ADDERS_23_FULL_ADDER_INST/i_0_1/A->Z
                         XOR2_X2                 ff   3043.2     54.3     54.3      0.0     14.9      0.8      3.1      1              /PD_TOP        (1.10)
B_U_block/i_1_229/B1->ZN AOI222_X4               fr   3177.8    134.6    134.6      0.0     11.9      0.8     26.2      1              /PD_TOP        (1.10)
B_U_block/i_1_228/A->ZN  INV_X8                  rf   3188.8     11.0     11.0      0.0     18.6      3.3     16.2      5              /PD_TOP        (1.10)
B_U_block/x_9_Ux/GEN_FULL_ADDERS_22_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   3244.0     55.2     55.1      0.1      4.8      1.3      8.6      2              /PD_TOP        (1.10)
B_U_block/x_9_Ux/GEN_FULL_ADDERS_22_FULL_ADDER_INST/i_0_1/A->Z
                         XOR2_X2                 ff   3298.3     54.3     54.3      0.0     14.9      0.8      3.1      1              /PD_TOP        (1.10)
B_U_block/i_1_193/B1->ZN AOI222_X4               fr   3432.9    134.6    134.6      0.0     11.9      0.8     26.2      1              /PD_TOP        (1.10)
B_U_block/i_1_192/A->ZN  INV_X8                  rf   3443.9     11.0     11.0      0.0     18.6      3.3     16.2      5              /PD_TOP        (1.10)
B_U_block/x_10_Ux/GEN_FULL_ADDERS_21_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   3499.1     55.2     55.1      0.1      4.8      1.3      8.6      2              /PD_TOP        (1.10)
B_U_block/x_10_Ux/GEN_FULL_ADDERS_21_FULL_ADDER_INST/i_0_1/A->Z
                         XOR2_X2                 ff   3553.4     54.3     54.3      0.0     14.9      0.8      3.1      1              /PD_TOP        (1.10)
B_U_block/i_1_157/B1->ZN AOI222_X4               fr   3688.0    134.6    134.6      0.0     11.9      0.8     26.2      1              /PD_TOP        (1.10)
B_U_block/i_1_156/A->ZN  INV_X8                  rf   3699.0     11.0     11.0      0.0     18.6      3.3     16.2      5              /PD_TOP        (1.10)
B_U_block/x_11_Ux/GEN_FULL_ADDERS_20_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   3754.2     55.2     55.1      0.1      4.8      1.3      8.6      2              /PD_TOP        (1.10)
B_U_block/x_11_Ux/GEN_FULL_ADDERS_20_FULL_ADDER_INST/i_0_1/A->Z
                         XOR2_X2                 ff   3808.5     54.3     54.3      0.0     14.9      0.8      3.1      1              /PD_TOP        (1.10)
B_U_block/i_1_121/B1->ZN AOI222_X4               fr   3943.1    134.6    134.6      0.0     11.9      0.8     26.2      1              /PD_TOP        (1.10)
B_U_block/i_1_120/A->ZN  INV_X8                  rf   3954.1     11.0     11.0      0.0     18.6      3.3     16.2      5              /PD_TOP        (1.10)
B_U_block/x_12_Ux/GEN_FULL_ADDERS_19_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   4009.3     55.2     55.1      0.1      4.8      1.3      8.6      2              /PD_TOP        (1.10)
B_U_block/x_12_Ux/GEN_FULL_ADDERS_19_FULL_ADDER_INST/i_0_1/A->Z
                         XOR2_X2                 ff   4063.6     54.3     54.3      0.0     14.9      0.8      3.1      1              /PD_TOP        (1.10)
B_U_block/i_1_85/B1->ZN  AOI222_X4               fr   4198.2    134.6    134.6      0.0     11.9      0.8     26.2      1              /PD_TOP        (1.10)
B_U_block/i_1_84/A->ZN   INV_X8                  rf   4209.2     11.0     11.0      0.0     18.6      3.3     16.2      5              /PD_TOP        (1.10)
B_U_block/x_13_Ux/GEN_FULL_ADDERS_18_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   4264.4     55.2     55.1      0.1      4.8      1.3      8.6      2              /PD_TOP        (1.10)
B_U_block/x_13_Ux/i_0_0/B1->ZN
                         AOI21_X4                fr   4320.9     56.5     56.5      0.0     14.9      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_13_Ux/i_0_1/A->ZN
                         INV_X8                  rf   4329.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_13_Ux/i_0_2/B2->ZN
                         AOI21_X4                fr   4386.9     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_13_Ux/i_0_3/A->ZN
                         INV_X8                  rf   4395.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_13_Ux/i_0_4/B2->ZN
                         AOI21_X4                fr   4452.9     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_13_Ux/i_0_5/A->ZN
                         INV_X8                  rf   4461.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_13_Ux/i_0_6/B2->ZN
                         AOI21_X4                fr   4518.9     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_13_Ux/i_0_7/A->ZN
                         INV_X8                  rf   4527.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_13_Ux/i_0_8/B2->ZN
                         AOI21_X4                fr   4584.9     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_13_Ux/i_0_9/A->ZN
                         INV_X8                  rf   4593.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_13_Ux/i_0_10/B2->ZN
                         AOI21_X4                fr   4650.9     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_13_Ux/i_0_11/A->ZN
                         INV_X8                  rf   4659.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_13_Ux/i_0_12/B2->ZN
                         AOI21_X4                fr   4716.9     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_13_Ux/i_0_13/A->ZN
                         INV_X8                  rf   4725.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_13_Ux/i_0_14/B2->ZN
                         AOI21_X4                fr   4782.9     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_13_Ux/i_0_15/A->ZN
                         INV_X8                  rf   4791.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_13_Ux/i_0_16/B2->ZN
                         AOI21_X4                fr   4848.9     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_13_Ux/i_0_17/A->ZN
                         INV_X8                  rf   4857.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_13_Ux/GEN_FULL_ADDERS_27_FULL_ADDER_INST/i_0_1/B->Z
                         XOR2_X2                 ff   4912.6     54.9     54.9      0.0      4.0      0.8      3.1      1              /PD_TOP        (1.10)
B_U_block/i_1_67/B1->ZN  AOI222_X4               fr   5047.2    134.6    134.6      0.0     11.9      0.8     26.2      1              /PD_TOP        (1.10)
B_U_block/i_1_66/A->ZN   INV_X8                  rf   5058.2     11.0     11.0      0.0     18.6      3.3     16.2      5              /PD_TOP        (1.10)
B_U_block/x_14_Un/GEN_FULL_ADDERS_26_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   5113.4     55.2     55.1      0.1      4.8      1.3      8.6      2              /PD_TOP        (1.10)
B_U_block/x_14_Un/i_0_16/B1->ZN
                         AOI21_X4                fr   5169.9     56.5     56.5      0.0     14.9      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_14_Un/i_0_17/A->ZN
                         INV_X8                  rf   5178.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_14_Un/i_0_18/B2->ZN
                         AOI21_X4                fr   5235.9     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_14_Un/i_0_19/A->ZN
                         INV_X8                  rf   5244.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_14_Un/i_0_20/B2->ZN
                         AOI21_X4                fr   5301.9     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_14_Un/i_0_21/A->ZN
                         INV_X8                  rf   5310.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_14_Un/i_0_22/B2->ZN
                         AOI21_X4                fr   5367.9     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_14_Un/i_0_23/A->ZN
                         INV_X8                  rf   5376.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_14_Un/i_0_24/B2->ZN
                         AOI21_X4                fr   5433.9     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_14_Un/i_0_25/A->ZN
                         INV_X8                  rf   5442.7      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
B_U_block/x_14_Un/i_0_26/B2->ZN
                         AOI21_X4                fr   5499.9     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
B_U_block/x_14_Un/i_0_27/A->ZN
                         INV_X8                  rf   5506.2      6.3      6.3      0.0     47.2      0.6      4.0      1              /PD_TOP        (1.10)
B_U_block/x_14_Un/GEN_FULL_ADDERS_32_FULL_ADDER_INST/i_0_1/B->Z
                         XOR2_X2                 ff   5560.9     54.7     54.7      0.0      3.4      0.8      3.2      1              /PD_TOP        (1.10)
B_U_block/i_1_10/B1->ZN  AOI221_X2               fr   5652.4     91.5     91.5      0.0     12.0      1.6      7.7      2              /PD_TOP        (1.10)
B_U_block/i_1_3/A1->ZN   AND3_X4                 rr   5704.8     52.4     52.4      0.0     60.5      0.8      5.0      1              /PD_TOP        (1.10)
B_U_block/i_1_0/A2->ZN   AOI22_X4                rf   5721.9     17.1     17.1      0.0      9.8      0.0      7.9      1              /PD_TOP        (1.10)
i_0_0_0/A2->ZN           OR2_X4                  ff   5775.1     53.2     52.8      0.4     13.9      3.7     13.7      1              /PD_TOP        (1.10)
Failure                                           f   5775.3      0.2               0.2     10.8                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|  58341.5
2    |I2R    | 1.000|      0.0|  28856.8
3    |I2O    | 1.000|      0.0|  40996.7
4    |R2O    | 1.000|      0.0|   6224.7
-----+-------+------+---------+---------
> redirect -file /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/output_CarrySelect/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 189.110000 -bottom 159.11 -top 189.110000
info:    create placement blockage 'blk_top' (0.000000 159.110000) (189.110000 189.110000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 189.110000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (189.110000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 189.110000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 189.110000)  [FP-103]
> create_blockage -name blk_right -type macro -left 159.11 -right 189.110000 -bottom 0 -top 189.110000
info:    create placement blockage 'blk_right' (159.110000 0.000000) (189.110000 189.110000)  [FP-103]
> optimize -place
starting optimize at 00:03:31(cpu)/0:02:35(wall) 151MB(vsz)/415MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 13, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6223 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6223 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6223 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6222 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 85.00% average utilization: 61.50%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =             15589.70
Average Wire      =                36.94
Longest Wire      =               161.70
Shortest Wire     =                 0.00
WNS               = 6220.5ps
info:	placing 560 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 13, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6221 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6219 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6219 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6220 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6220 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6220 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6220 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6220 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 85.00% average utilization: 60.60%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =             34618.04
Average Wire      =                82.03
Longest Wire      =               197.23
Shortest Wire     =                37.10
WNS               = 6213.5ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 6213.5ps
done optimize placement at 00:04:23(cpu)/0:03:17(wall) 384MB(vsz)/679MB(peak)
finished optimize at 00:04:23(cpu)/0:03:17(wall) 384MB(vsz)/679MB(peak)
> write_design /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/output_CarrySelect/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/output_CarrySelect/rpt/time.rpt
> report_path_groups > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/output_CarrySelect/rpt/path.rpt
> report_endpoints > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/output_CarrySelect/rpt/endpoints.rpt
> report_power > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/output_CarrySelect/rpt/power.rpt
> report_design_metrics > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/output_CarrySelect/rpt/design.rpt
> write_design /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/output_CarrySelect/odb/demo_adder.odb
> write_mxdb /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/output_CarrySelect/mxdb/demo_adder.mxdb
info: using ptf '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NCSU_FreePDK_45nm.ptf'
wrote mentor exchange database file /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/output_CarrySelect/mxdb/demo_adder.mxdb
> write_verilog /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/output_CarrySelect/verilog/Euler.syn.v
info:    writing Verilog file '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/output_CarrySelect/verilog/Euler.syn.v' for module 'Euler'  [WRITE-100]
> write_sdc /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/output_CarrySelect/constraints/Euler.oasys.sdc
info:    writing Sdc file '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/output_CarrySelect/constraints/Euler.oasys.sdc' for design 'Euler'  [WRITE-104]
> save_upf /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/output_CarrySelect/constraints/Euler.oasys.upf
> write_def -floorplan /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/output_CarrySelect/floorplan/Euler.def
info:    writing Def file '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/output_CarrySelect/floorplan/Euler.def' for module 'Euler'  [WRITE-101]
info:    use 2000 units per micron  [WRITE-130]
info:    write def to skip macro_only blockage 'blk_top'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_bottom'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_left'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_right'  [DEF-149]

-----------------------------

Design data exported to output dir.

-----------------------------

> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: Bcounter/count/Q_reg[0]/Q
    (Clocked by vsysclk F)
Endpoint: Acounter/initialAdress/Q_reg[15]/D
    (Clocked by vsysclk F)
Path Group: default
Data required time: 59962.0
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.0)
Data arrival time: 1630.1
Slack: 58331.9
Logic depth: 24
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           f      0.0      0.0      0.0                        0.0      0.0     20   105,  189                       
Bcounter/count/i_0_35/A->ZN
                         INV_X1                  fr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     16   142,   45  /PD_TOP        (1.10)
Bcounter/count/Q_reg[0]/CK->Q
                         DFF_X1*                 rr    159.6    159.6    159.6      0.0      0.0      4.5     62.3      8   142,   45  /PD_TOP        (1.10)
Bcounter/compare/u1/FA0/i_0_1/A1->ZN
                         OR2_X4                  rr    184.2     24.6     24.5      0.1     15.3      1.4      5.9      2   142,   45  /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_1_muxx_j/i_0_0/S->Z
                         MUX2_X2                 rf    259.8     75.6     75.6      0.0      7.6      1.4      6.0      2   142,   45  /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_2_muxx_j/i_0_0/S->Z
                         MUX2_X2                 fr    324.0     64.2     64.2      0.0     12.0      1.4      6.0      2   142,   45  /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_3_muxx_j/i_0_0/S->Z
                         MUX2_X2                 rf    401.5     77.5     77.5      0.0     12.4      1.4      6.0      2   142,   45  /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_4_muxx_j/i_0_0/S->Z
                         MUX2_X2                 fr    465.7     64.2     64.2      0.0     12.0      1.4      6.0      2   142,   45  /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_5_muxx_j/i_0_0/S->Z
                         MUX2_X2                 rf    543.2     77.5     77.5      0.0     12.4      1.4      6.0      2   142,   45  /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_6_muxx_j/i_0_0/S->Z
                         MUX2_X2                 fr    607.4     64.2     64.2      0.0     12.0      1.4      6.0      2   142,   45  /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_7_muxx_j/i_0_0/S->Z
                         MUX2_X2                 rf    684.9     77.5     77.5      0.0     12.4      1.4      6.0      2   142,   45  /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_8_muxx_j/i_0_0/S->Z
                         MUX2_X2                 fr    749.1     64.2     64.2      0.0     12.0      1.4      6.0      2   142,   45  /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_9_muxx_j/i_0_0/S->Z
                         MUX2_X2                 rf    826.6     77.5     77.5      0.0     12.4      1.4      6.0      2   142,   45  /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_10_muxx_j/i_0_0/S->Z
                         MUX2_X2                 fr    890.8     64.2     64.2      0.0     12.0      1.4      6.0      2   142,   45  /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_11_muxx_j/i_0_0/S->Z
                         MUX2_X2                 rf    968.3     77.5     77.5      0.0     12.4      1.4      6.0      2   142,   45  /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_12_muxx_j/i_0_0/S->Z
                         MUX2_X2                 fr   1032.5     64.2     64.2      0.0     12.0      1.4      6.0      2   142,   45  /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_13_muxx_j/i_0_0/S->Z
                         MUX2_X2                 rf   1110.0     77.5     77.5      0.0     12.4      1.4      6.0      2   142,   45  /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_14_muxx_j/i_0_0/S->Z
                         MUX2_X1                 fr   1164.3     54.3     54.3      0.0     12.0      0.7      3.0      1   142,   45  /PD_TOP        (1.10)
Bcounter/compare/u1/muxx_15_muxx_j/i_1_0/S->Z
                         MUX2_X2                 rf   1239.9     75.6     75.6      0.0     11.7      0.8      4.7      1   142,   45  /PD_TOP        (1.10)
Bcounter/compare/i_0_0/A2->ZN
                         NOR4_X2                 fr   1301.6     61.7     61.7      0.0     11.3      0.8      2.8      1   142,   45  /PD_TOP        (1.10)
Bcounter/compare/i_0_4/A1->ZN
                         AND4_X4*                rr   1376.0     74.4     74.4      0.0     39.5      2.2     27.4      4   142,   45  /PD_TOP        (1.10)
i_0_2_1/A2->ZN           AND2_X4*                rr   1442.5     66.5     64.4      2.1     15.3     18.9     69.9     12   120,  108  /PD_TOP        (1.10)
Acounter/i_0_3/A2->ZN    AND2_X4                 rr   1474.7     32.2     31.7      0.5     15.3      1.2      5.6      2   113,  144  /PD_TOP        (1.10)
Acounter/i_0_5/A1->ZN    OR2_X4*                 rr   1512.4     37.7     37.7      0.0      8.5      1.2     30.8      2   113,  144  /PD_TOP        (1.10)
Acounter/initialAdress/i_0_32/A2->ZN
                         NOR2_X4*                rf   1552.4     40.0     40.0      0.0     15.3     13.3     74.7     16   113,  144  /PD_TOP        (1.10)
Acounter/initialAdress/i_0_31/B1->ZN
                         AOI22_X4                fr   1625.2     72.8     72.3      0.5     15.3      0.7     26.2      1   113,  144  /PD_TOP        (1.10)
Acounter/initialAdress/i_0_30/A->ZN
                         INV_X8                  rf   1630.1      4.9      4.9      0.0     50.8      0.7      1.8      1   113,  144  /PD_TOP        (1.10)
Acounter/initialAdress/Q_reg[15]/D
                         DFF_X1                   f   1630.1      0.0               0.0      3.2                            113,  144  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: selector[1]
    (Clocked by rtDefaultClock R)
Endpoint: XS2Counter/count/Q_reg[15]/D
    (Clocked by vsysclk F)
Path Group: I2R
Data required time: 29962.0
    (Clock shift: 30000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.0)
Data arrival time: 1109.7
Slack: 28852.3
Logic depth: 10
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
selector[1]              {set_input_delay}        f    700.0    700.0    700.0                       12.6    116.1     14   103,  189                       
busDec/i_0_9/A2->ZN      NOR3_X4*                fr    836.0    133.2    133.2      0.0    100.0      2.6     38.2      4   120,  108  /PD_TOP        (1.10)
busDec/i_0_2/A->ZN       AOI21_X4                rf    858.2     22.2     22.2      0.0     15.3      0.6     26.1      1   120,  108  /PD_TOP        (1.10)
busDec/i_0_1/A->ZN       INV_X32                 fr    878.7     20.5     20.5      0.0     16.8      3.7     69.0      6   120,  108  /PD_TOP        (1.10)
i_0_3_5/B1->ZN           AOI21_X4                rf    904.4     25.7     25.6      0.1     10.1      7.2     26.1      1   120,  108  /PD_TOP        (1.10)
i_0_3_6/A->ZN            INV_X8                  fr    927.9     23.5     23.5      0.0     16.8      6.6     32.0      1   120,  108  /PD_TOP        (1.10)
XS2Counter/i_0_2/A->ZN   INV_X8                  rf    935.3      7.4      6.6      0.8     12.2      0.6      4.7      1   119,   59  /PD_TOP        (1.10)
XS2Counter/i_0_0/B1->ZN  OAI21_X4*               fr    992.0     56.7     56.7      0.0      3.5      1.3     30.9      2   119,   59  /PD_TOP        (1.10)
XS2Counter/count/i_0_32/A2->ZN
                         NOR2_X4*                rf   1032.0     40.0     40.0      0.0     15.3     13.3     74.7     16   119,   59  /PD_TOP        (1.10)
XS2Counter/count/i_0_31/B1->ZN
                         AOI22_X4                fr   1104.8     72.8     72.3      0.5     15.3      0.7     26.2      1   119,   59  /PD_TOP        (1.10)
XS2Counter/count/i_0_30/A->ZN
                         INV_X8                  rf   1109.7      4.9      4.9      0.0     50.8      0.7      1.8      1   119,   59  /PD_TOP        (1.10)
XS2Counter/count/Q_reg[15]/D
                         DFF_X1                   f   1109.7      0.0               0.0      3.2                            119,   59  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: selector[1]
    (Clocked by rtDefaultClock R)
Endpoint: M2Address2[10]
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 42000.0
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 1010.6
Slack: 40989.4
Logic depth: 4
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
selector[1]              {set_input_delay}        f    700.0    700.0    700.0                       12.6    116.1     14   103,  189                       
M2A2/i_0_1/A4->ZN        NOR4_X4*                fr    891.0    191.0    188.2      2.8    100.0     14.5     80.0     17   120,  108  /PD_TOP        (1.10)
M2A2/i_0_2/A1->ZN        NOR4_X4*                rf    932.3     41.3     40.8      0.5     15.3     13.5     78.4     16   120,  108  /PD_TOP        (1.10)
M2A2/i_0_23/A1->ZN       AOI22_X4                fr    994.7     62.4     61.9      0.5     15.3      0.7     26.2      1   120,  108  /PD_TOP        (1.10)
M2A2/i_0_24/A->ZN        INV_X8                  rf   1008.6     13.9     13.9      0.0     50.8     10.6     20.6      1   120,  108  /PD_TOP        (1.10)
M2Address2[10]                                    f   1010.6      2.0               2.0      5.3                            119,  189                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: Areg/Q_reg[0]/Q
    (Clocked by vsysclk F)
Endpoint: Failure
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 12000.0
    (Clock shift: 30000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 5786.5
Slack: 6213.5
Logic depth: 116
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           f      0.0      0.0      0.0                        0.0      0.0     20   105,  189                       
Areg/i_0_35/A->ZN        INV_X1                  fr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     16   120,  108  /PD_TOP        (1.10)
Areg/Q_reg[0]/CK->Q      DFF_X1*                 rr    172.9    172.9    172.9      0.0      0.0     14.2    124.0     30   120,  108  /PD_TOP        (1.10)
A_X_block/i_0_0/A->ZN    INV_X8                  rf    183.7     10.8      7.7      3.1     15.3      1.2      6.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/U0/muxx_1_muxx_j/i_0_0/A2->ZN
                         AND2_X4                 ff    211.1     27.4     27.4      0.0      3.7      1.2      6.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/U0/muxx_2_muxx_j/i_0_1/B->Z
                         XOR2_X2*                ff    311.5    100.4    100.4      0.0      6.3     17.8    100.0     29    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_491/A2->ZN AND2_X4                 ff    349.4     37.9     37.4      0.5     15.3      3.3     16.5      5    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/GEN_FULL_ADDERS_18_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff    406.2     56.8     56.7      0.1      8.6      1.3      8.6      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/i_0_0/B1->ZN
                         AOI21_X4                fr    462.7     56.5     56.5      0.0     14.9      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/i_0_1/A->ZN
                         INV_X8                  rf    471.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/i_0_2/B2->ZN
                         AOI21_X4                fr    528.7     57.2     57.2      0.0      4.0      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/i_0_3/A->ZN
                         INV_X8                  rf    537.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/i_0_4/B2->ZN
                         AOI21_X4                fr    594.7     57.2     57.2      0.0      4.0      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/i_0_5/A->ZN
                         INV_X8                  rf    603.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/i_0_6/B2->ZN
                         AOI21_X4                fr    660.7     57.2     57.2      0.0      4.0      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/i_0_7/A->ZN
                         INV_X8                  rf    669.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/i_0_8/B2->ZN
                         AOI21_X4                fr    726.7     57.2     57.2      0.0      4.0      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/i_0_9/A->ZN
                         INV_X8                  rf    735.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/i_0_10/B2->ZN
                         AOI21_X4                fr    792.7     57.2     57.2      0.0      4.0      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/i_0_11/A->ZN
                         INV_X8                  rf    801.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/i_0_12/B2->ZN
                         AOI21_X4                fr    858.7     57.2     57.2      0.0      4.0      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/i_0_13/A->ZN
                         INV_X8                  rf    867.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/i_0_14/B2->ZN
                         AOI21_X4                fr    924.7     57.2     57.2      0.0      4.0      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/i_0_15/A->ZN
                         INV_X8                  rf    933.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/i_0_16/B2->ZN
                         AOI21_X4                fr    990.7     57.2     57.2      0.0      4.0      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/i_0_17/A->ZN
                         INV_X8                  rf    999.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/i_0_18/B2->ZN
                         AOI21_X4                fr   1056.7     57.2     57.2      0.0      4.0      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/i_0_19/A->ZN
                         INV_X8                  rf   1065.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/i_0_20/B2->ZN
                         AOI21_X4                fr   1122.7     57.2     57.2      0.0      4.0      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/i_0_21/A->ZN
                         INV_X8                  rf   1131.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/i_0_22/B2->ZN
                         AOI21_X4                fr   1188.7     57.2     57.2      0.0      4.0      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/i_0_23/A->ZN
                         INV_X8                  rf   1197.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_1_Un/GEN_FULL_ADDERS_30_FULL_ADDER_INST/i_0_1/B->Z
                         XOR2_X2                 ff   1252.3     54.8     54.8      0.0      4.0      0.8      3.0      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_481/C1->ZN AOI222_X4               fr   1395.9    143.6    143.6      0.0     11.9      0.8     26.2      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_480/A->ZN  INV_X8                  rf   1406.9     11.0     11.0      0.0     18.6      3.3     16.2      5    64,   61  /PD_TOP        (1.10)
A_X_block/x_2_Un/GEN_FULL_ADDERS_29_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   1462.1     55.2     55.1      0.1      4.8      1.3      8.6      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_2_Un/GEN_FULL_ADDERS_29_FULL_ADDER_INST/i_0_1/A->Z
                         XOR2_X2                 ff   1516.4     54.3     54.3      0.0     14.9      0.8      3.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_445/B1->ZN AOI222_X4               fr   1651.0    134.6    134.6      0.0     11.9      0.8     26.2      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_444/A->ZN  INV_X8                  rf   1662.0     11.0     11.0      0.0     18.6      3.3     16.2      5    64,   61  /PD_TOP        (1.10)
A_X_block/x_3_Un/GEN_FULL_ADDERS_28_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   1717.2     55.2     55.1      0.1      4.8      1.3      8.6      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_3_Un/GEN_FULL_ADDERS_28_FULL_ADDER_INST/i_0_1/A->Z
                         XOR2_X2                 ff   1771.5     54.3     54.3      0.0     14.9      0.8      3.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_409/B1->ZN AOI222_X4               fr   1906.1    134.6    134.6      0.0     11.9      0.8     26.2      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_408/A->ZN  INV_X8                  rf   1917.1     11.0     11.0      0.0     18.6      3.3     16.2      5    64,   61  /PD_TOP        (1.10)
A_X_block/x_4_Ux/GEN_FULL_ADDERS_27_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   1972.3     55.2     55.1      0.1      4.8      1.3      8.6      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_4_Ux/GEN_FULL_ADDERS_27_FULL_ADDER_INST/i_0_1/A->Z
                         XOR2_X2                 ff   2026.6     54.3     54.3      0.0     14.9      0.8      3.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_373/B1->ZN AOI222_X4               fr   2161.2    134.6    134.6      0.0     11.9      0.8     26.2      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_372/A->ZN  INV_X8                  rf   2172.2     11.0     11.0      0.0     18.6      3.3     16.2      5    64,   61  /PD_TOP        (1.10)
A_X_block/x_5_Un/GEN_FULL_ADDERS_26_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   2227.4     55.2     55.1      0.1      4.8      1.3      8.6      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_5_Un/GEN_FULL_ADDERS_26_FULL_ADDER_INST/i_0_1/A->Z
                         XOR2_X2                 ff   2281.7     54.3     54.3      0.0     14.9      0.8      3.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_337/B1->ZN AOI222_X4               fr   2416.3    134.6    134.6      0.0     11.9      0.8     26.2      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_336/A->ZN  INV_X8                  rf   2427.3     11.0     11.0      0.0     18.6      3.3     16.2      5    64,   61  /PD_TOP        (1.10)
A_X_block/x_6_Ux/GEN_FULL_ADDERS_25_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   2482.5     55.2     55.1      0.1      4.8      1.3      8.6      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_6_Ux/GEN_FULL_ADDERS_25_FULL_ADDER_INST/i_0_1/A->Z
                         XOR2_X2                 ff   2536.8     54.3     54.3      0.0     14.9      0.8      3.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_301/B1->ZN AOI222_X4               fr   2671.4    134.6    134.6      0.0     11.9      0.8     26.2      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_300/A->ZN  INV_X8                  rf   2682.4     11.0     11.0      0.0     18.6      3.3     16.2      5    64,   61  /PD_TOP        (1.10)
A_X_block/x_7_Ux/GEN_FULL_ADDERS_24_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   2737.6     55.2     55.1      0.1      4.8      1.3      8.6      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_7_Ux/GEN_FULL_ADDERS_24_FULL_ADDER_INST/i_0_1/A->Z
                         XOR2_X2                 ff   2791.9     54.3     54.3      0.0     14.9      0.8      3.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_265/B1->ZN AOI222_X4               fr   2926.5    134.6    134.6      0.0     11.9      0.8     26.2      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_264/A->ZN  INV_X8                  rf   2937.5     11.0     11.0      0.0     18.6      3.3     16.2      5    64,   61  /PD_TOP        (1.10)
A_X_block/x_8_Ux/GEN_FULL_ADDERS_23_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   2992.7     55.2     55.1      0.1      4.8      1.3      8.6      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_8_Ux/GEN_FULL_ADDERS_23_FULL_ADDER_INST/i_0_1/A->Z
                         XOR2_X2                 ff   3047.0     54.3     54.3      0.0     14.9      0.8      3.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_229/B1->ZN AOI222_X4               fr   3181.6    134.6    134.6      0.0     11.9      0.8     26.2      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_228/A->ZN  INV_X8                  rf   3192.6     11.0     11.0      0.0     18.6      3.3     16.2      5    64,   61  /PD_TOP        (1.10)
A_X_block/x_9_Ux/GEN_FULL_ADDERS_22_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   3247.8     55.2     55.1      0.1      4.8      1.3      8.6      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_9_Ux/GEN_FULL_ADDERS_22_FULL_ADDER_INST/i_0_1/A->Z
                         XOR2_X2                 ff   3302.1     54.3     54.3      0.0     14.9      0.8      3.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_193/B1->ZN AOI222_X4               fr   3436.7    134.6    134.6      0.0     11.9      0.8     26.2      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_192/A->ZN  INV_X8                  rf   3447.7     11.0     11.0      0.0     18.6      3.3     16.2      5    64,   61  /PD_TOP        (1.10)
A_X_block/x_10_Ux/GEN_FULL_ADDERS_21_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   3502.9     55.2     55.1      0.1      4.8      1.3      8.6      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_10_Ux/GEN_FULL_ADDERS_21_FULL_ADDER_INST/i_0_1/A->Z
                         XOR2_X2                 ff   3557.2     54.3     54.3      0.0     14.9      0.8      3.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_157/B1->ZN AOI222_X4               fr   3691.8    134.6    134.6      0.0     11.9      0.8     26.2      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_156/A->ZN  INV_X8                  rf   3702.8     11.0     11.0      0.0     18.6      3.3     16.2      5    64,   61  /PD_TOP        (1.10)
A_X_block/x_11_Ux/GEN_FULL_ADDERS_20_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   3758.0     55.2     55.1      0.1      4.8      1.3      8.6      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_11_Ux/GEN_FULL_ADDERS_20_FULL_ADDER_INST/i_0_1/A->Z
                         XOR2_X2                 ff   3812.3     54.3     54.3      0.0     14.9      0.8      3.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_121/B1->ZN AOI222_X4               fr   3946.9    134.6    134.6      0.0     11.9      0.8     26.2      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_120/A->ZN  INV_X8                  rf   3957.9     11.0     11.0      0.0     18.6      3.3     16.2      5    64,   61  /PD_TOP        (1.10)
A_X_block/x_12_Ux/GEN_FULL_ADDERS_19_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   4013.1     55.2     55.1      0.1      4.8      1.3      8.6      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_12_Ux/GEN_FULL_ADDERS_19_FULL_ADDER_INST/i_0_1/A->Z
                         XOR2_X2                 ff   4067.4     54.3     54.3      0.0     14.9      0.8      3.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_85/B1->ZN  AOI222_X4               fr   4202.0    134.6    134.6      0.0     11.9      0.8     26.2      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_84/A->ZN   INV_X8                  rf   4213.0     11.0     11.0      0.0     18.6      3.3     16.2      5    64,   61  /PD_TOP        (1.10)
A_X_block/x_13_Ux/GEN_FULL_ADDERS_18_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   4268.2     55.2     55.1      0.1      4.8      1.3      8.6      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_13_Ux/i_0_0/B1->ZN
                         AOI21_X4                fr   4324.7     56.5     56.5      0.0     14.9      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_13_Ux/i_0_1/A->ZN
                         INV_X8                  rf   4333.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_13_Ux/i_0_2/B2->ZN
                         AOI21_X4                fr   4390.7     57.2     57.2      0.0      4.0      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_13_Ux/i_0_3/A->ZN
                         INV_X8                  rf   4399.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_13_Ux/i_0_4/B2->ZN
                         AOI21_X4                fr   4456.7     57.2     57.2      0.0      4.0      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_13_Ux/i_0_5/A->ZN
                         INV_X8                  rf   4465.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_13_Ux/i_0_6/B2->ZN
                         AOI21_X4                fr   4522.7     57.2     57.2      0.0      4.0      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_13_Ux/i_0_7/A->ZN
                         INV_X8                  rf   4531.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_13_Ux/i_0_8/B2->ZN
                         AOI21_X4                fr   4588.7     57.2     57.2      0.0      4.0      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_13_Ux/i_0_9/A->ZN
                         INV_X8                  rf   4597.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_13_Ux/i_0_10/B2->ZN
                         AOI21_X4                fr   4654.7     57.2     57.2      0.0      4.0      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_13_Ux/i_0_11/A->ZN
                         INV_X8                  rf   4663.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_13_Ux/i_0_12/B2->ZN
                         AOI21_X4                fr   4720.7     57.2     57.2      0.0      4.0      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_13_Ux/i_0_13/A->ZN
                         INV_X8                  rf   4729.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_13_Ux/i_0_14/B2->ZN
                         AOI21_X4                fr   4786.7     57.2     57.2      0.0      4.0      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_13_Ux/i_0_15/A->ZN
                         INV_X8                  rf   4795.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_13_Ux/i_0_16/B2->ZN
                         AOI21_X4                fr   4852.7     57.2     57.2      0.0      4.0      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_13_Ux/i_0_17/A->ZN
                         INV_X8                  rf   4861.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_13_Ux/GEN_FULL_ADDERS_27_FULL_ADDER_INST/i_0_1/B->Z
                         XOR2_X2                 ff   4916.4     54.9     54.9      0.0      4.0      0.8      3.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_67/B1->ZN  AOI222_X4               fr   5051.0    134.6    134.6      0.0     11.9      0.8     26.2      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_66/A->ZN   INV_X8                  rf   5062.0     11.0     11.0      0.0     18.6      3.3     16.2      5    64,   61  /PD_TOP        (1.10)
A_X_block/x_14_Un/GEN_FULL_ADDERS_26_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff   5117.2     55.2     55.1      0.1      4.8      1.3      8.6      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_14_Un/i_0_16/B1->ZN
                         AOI21_X4                fr   5173.7     56.5     56.5      0.0     14.9      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_14_Un/i_0_17/A->ZN
                         INV_X8                  rf   5182.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_14_Un/i_0_18/B2->ZN
                         AOI21_X4                fr   5239.7     57.2     57.2      0.0      4.0      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_14_Un/i_0_19/A->ZN
                         INV_X8                  rf   5248.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_14_Un/i_0_20/B2->ZN
                         AOI21_X4                fr   5305.7     57.2     57.2      0.0      4.0      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_14_Un/i_0_21/A->ZN
                         INV_X8                  rf   5314.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_14_Un/i_0_22/B2->ZN
                         AOI21_X4                fr   5371.7     57.2     57.2      0.0      4.0      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_14_Un/i_0_23/A->ZN
                         INV_X8                  rf   5380.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_14_Un/i_0_24/B2->ZN
                         AOI21_X4                fr   5437.7     57.2     57.2      0.0      4.0      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_14_Un/i_0_25/A->ZN
                         INV_X8                  rf   5446.5      8.8      8.8      0.0     47.2      1.3      8.9      2    64,   61  /PD_TOP        (1.10)
A_X_block/x_14_Un/i_0_26/B2->ZN
                         AOI21_X4                fr   5503.7     57.2     57.2      0.0      4.0      0.6     26.1      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_14_Un/i_0_27/A->ZN
                         INV_X8                  rf   5510.0      6.3      6.3      0.0     47.2      0.6      4.0      1    64,   61  /PD_TOP        (1.10)
A_X_block/x_14_Un/GEN_FULL_ADDERS_32_FULL_ADDER_INST/i_0_1/B->Z
                         XOR2_X2                 ff   5564.7     54.7     54.7      0.0      3.4      0.8      3.2      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_10/B1->ZN  AOI221_X2               fr   5656.2     91.5     91.5      0.0     12.0      1.6      7.7      2    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_3/A1->ZN   AND3_X4                 rr   5708.6     52.4     52.4      0.0     60.5      0.8      5.0      1    64,   61  /PD_TOP        (1.10)
A_X_block/i_1_0/A2->ZN   AOI22_X4                rf   5729.8     21.2     21.2      0.0      9.8      0.0     15.6      1    64,   61  /PD_TOP        (1.10)
i_0_0_0/A1->ZN           OR2_X4                  ff   5785.0     55.2     52.1      3.1     17.3      9.4     19.4      1   120,  108  /PD_TOP        (1.10)
Failure                                           f   5786.5      1.5               1.5     12.2                            189,  112                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
> start_gui
> report_power
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
Report Power (instances with prefix '*' are included in total) : 
-----+-----------+--------------------+---------------------+-------------------+-----------------
     | Instance  | Internal Power(uw) | Switching Power(uw) | Leakage Power(uw) | Total Power(uw) 
-----+-----------+--------------------+---------------------+-------------------+-----------------
1    |*Xstore    |            2.135901|             6.052469|           4.903489|        13.091858
2    |*Bcounter  |            4.570230|            11.154004|          10.459850|        26.184084
3    |*Acounter  |            4.901293|            11.744662|          10.609936|        27.255892
4    |*XS1Counter|            2.522052|             7.211075|           4.937246|        14.670373
5    |*XS2Counter|            2.515749|             7.594236|           4.937246|        15.047232
6    |*x         |            2.405266|             6.621183|           4.937246|        13.963695
7    |*XpreRead  |            5.904316|            25.784033|          10.459850|        42.148201
8    |*Ucalc     |            2.214434|             6.601957|           4.937246|        13.753637
9    |*UnCounter |            2.220857|             6.259108|           4.937246|        13.417211
10   |*UZCounter |            2.214459|             6.731298|           4.937246|        13.883003
11   |*B_U_block |          137.590149|           125.114944|          72.179291|       334.884369
12   |*A_X_block |          137.819290|           125.358513|          72.179291|       335.357086
13   |*Initreg   |            1.891556|            29.890619|           1.710112|        33.492287
14   |*busDec    |            5.504114|            62.256927|           0.269412|        68.030449
15   |*XprevReg  |            2.539025|            37.988949|           2.088344|        42.616318
16   |*UMux      |            0.447778|             0.390107|           0.574854|         1.412740
17   |*Ureg      |            1.117589|             5.512219|           2.088344|         8.718152
18   |*M1A1      |            5.831852|            32.617828|           1.534198|        39.983879
19   |*M1A2      |            3.575008|            27.728769|           1.112982|        32.416759
20   |*M2A1      |            1.049389|             3.831861|           0.860781|         5.742031
21   |*M2A2      |            0.991698|             3.614942|           0.830998|         5.437638
22   |*Breg      |            1.117754|             9.484621|           2.088344|        12.690719
23   |*Areg      |            2.084173|            37.832020|           2.088344|        42.004536
24   |*Xnreg     |            2.019501|            30.887703|           1.962267|        34.869473
25   |*i_0_2_0   |            0.020446|             0.897074|           0.022695|         0.940215
26   |*i_0_2_1   |            0.000000|             0.000000|           0.025066|         0.025066
27   |*i_0_3_0   |            0.422799|             1.236531|           0.014353|         1.673683
28   |*i_0_3_1   |            1.032527|             1.413200|           0.014353|         2.460080
29   |*i_0_3_2   |            0.013147|             0.034078|           0.027858|         0.075084
30   |*i_0_3_3   |            0.758599|             6.300353|           0.027858|         7.086811
31   |*i_0_3_4   |            0.400426|             7.515188|           0.014353|         7.929967
32   |*i_0_3_5   |            0.758599|             6.300353|           0.027858|         7.086811
33   |*i_0_3_6   |            0.399637|             7.732828|           0.014353|         8.146818
34   |*i_0_3_7   |            1.373616|             9.820995|           0.022695|        11.217306
35   |*i_0_0_0   |            0.000126|             0.000535|           0.022695|         0.023356
36   |*i_0_1_0   |            0.009714|             0.066062|           0.022695|         0.098470
37   |           |                    |                     |                   |                 
38   |*TOTAL     |          340.373077|           669.581116|         227.880997|      1237.835083
-----+-----------+--------------------+---------------------+-------------------+-----------------
> report_design_metrics
Report Physical info: 
------------------------+-------------+-----------+------------
                        |             |Area (squm)|Leakage (uW)
------------------------+-------------+-----------+------------
Design Name             |Euler        |           |            
  Total Instances       |         7664|      10002|     227.881
    Macros              |            0|          0|       0.000
    Pads                |            0|          0|       0.000
    Phys                |            0|          0|       0.000
    Blackboxes          |            0|          0|       0.000
    Cells               |         7664|      10002|     227.881
      Buffers           |            0|          0|       0.000
      Inverters         |         1772|        943|      25.434
      Clock-Gates       |            0|          0|       0.000
      Combinational     |         5591|       7698|     178.627
      Latches           |            0|          0|       0.000
      FlipFlops         |          301|       1362|      23.820
       Single-Bit FF    |          301|       1362|      23.820
       Multi-Bit FF     |            0|          0|       0.000
       Clock-Gated      |            0|           |            
       Bits             |          301|       1362|      23.820
         Load-Enabled   |            0|           |            
         Clock-Gated    |            0|           |            
  Tristate Pin Count    |            0|           |            
Physical Info           |Placed       |           |            
  Chip Size (mm x mm)   |0.189 x 0.189|      35763|            
  Fixed Cell Area       |             |          0|            
    Phys Only           |            0|          0|            
  Placeable Area        |             |      16616|            
  Movable Cell Area     |             |      10002|            
  Utilization (%)       |           60|           |            
  Chip Utilization (%)  |           60|           |            
  Total Wire Length (mm)|       34.618|           |            
  Longest Wire (mm)     |        0.197|           |            
  Average Wire (mm)     |        0.082|           |            
------------------------+-------------+-----------+------------
> report_area
Report Instance Areas: 
-----+----------------------------------------+--------------------------------+-----+---------
     |Instance                                |Module                          |Cells|Cell Area
-----+----------------------------------------+--------------------------------+-----+---------
1    |top                                     |                                | 7664|    10002
2    |  Xstore                                |counter                         |  151|      230
3    |    addition                            |Addition1__1_477                |   30|       39
4    |      FA0                               |FullAdder__1_476                |    1|        1
5    |      muxx_1_muxx_j                     |mux__1_383                      |    2|        3
6    |      muxx_2_muxx_j                     |mux__1_380                      |    2|        3
7    |      muxx_3_muxx_j                     |mux__1_377                      |    2|        3
8    |      muxx_4_muxx_j                     |mux__1_374                      |    2|        3
9    |      muxx_5_muxx_j                     |mux__1_371                      |    2|        3
10   |      muxx_6_muxx_j                     |mux__1_368                      |    2|        3
11   |      muxx_7_muxx_j                     |mux__1_365                      |    2|        3
12   |      muxx_8_muxx_j                     |mux__1_362                      |    2|        3
13   |      muxx_9_muxx_j                     |mux__1_359                      |    2|        3
14   |      muxx_10_muxx_j                    |mux__1_356                      |    2|        3
15   |      muxx_11_muxx_j                    |mux__1_353                      |    2|        3
16   |      muxx_12_muxx_j                    |mux__1_350                      |    2|        3
17   |      muxx_13_muxx_j                    |mux__1_347                      |    2|        3
18   |      muxx_14_muxx_j                    |mux__1_344                      |    2|        3
19   |      muxx_15_muxx_j                    |mux__1_341                      |    1|        2
20   |    compare                             |comparator                      |   51|       67
21   |      u1                                |Addition1__1_334                |   40|       56
22   |        FA_15_FA0_i                     |FullAdder__1_327                |    1|        1
23   |        FA_14_FA0_i                     |FullAdder__1_321                |    1|        1
24   |        FA_13_FA0_i                     |FullAdder__1_315                |    1|        1
25   |        FA_12_FA1_i                     |FullAdder__1_312                |    2|        3
26   |        FA_12_FA0_i                     |FullAdder__1_309                |    2|        3
27   |        FA_11_FA1_i                     |FullAdder__1_306                |    2|        3
28   |        FA_11_FA0_i                     |FullAdder__1_303                |    2|        3
29   |        FA_10_FA1_i                     |FullAdder__1_300                |    2|        3
30   |        FA_10_FA0_i                     |FullAdder__1_297                |    2|        3
31   |        FA_9_FA1_i                      |FullAdder__1_294                |    2|        3
32   |        FA_9_FA0_i                      |FullAdder__1_291                |    2|        3
33   |        FA_8_FA1_i                      |FullAdder__1_288                |    2|        3
34   |        FA_8_FA0_i                      |FullAdder__1_285                |    2|        3
35   |        FA_7_FA1_i                      |FullAdder__1_282                |    2|        3
36   |        muxx_8_muxx_j                   |mux__1_219                      |    2|        4
37   |        muxx_9_muxx_j                   |mux__1_216                      |    2|        4
38   |        muxx_10_muxx_j                  |mux__1_213                      |    2|        4
39   |        muxx_11_muxx_j                  |mux__1_210                      |    2|        4
40   |        muxx_12_muxx_j                  |mux__1_207                      |    2|        4
41   |        muxx_13_muxx_j                  |mux__1_204                      |    2|        3
42   |        muxx_14_muxx_j                  |mux__1_201                      |    2|        3
43   |        muxx_15_muxx_j                  |mux__1_198                      |    1|        2
44   |    muxing                              |counterMux                      |   17|       18
45   |    count                               |reg__1_59                       |   52|      105
46   |  Bcounter                              |counter__1_478                  |  321|      493
47   |    addition                            |Addition1__14_424               |   30|       39
48   |      FA0                               |FullAdder__14_423               |    1|        1
49   |      muxx_1_muxx_j                     |mux__14_392                     |    2|        3
50   |      muxx_2_muxx_j                     |mux__14_389                     |    2|        3
51   |      muxx_3_muxx_j                     |mux__14_386                     |    2|        3
52   |      muxx_4_muxx_j                     |mux__14_383                     |    2|        3
53   |      muxx_5_muxx_j                     |mux__14_380                     |    2|        3
54   |      muxx_6_muxx_j                     |mux__14_377                     |    2|        3
55   |      muxx_7_muxx_j                     |mux__14_374                     |    2|        3
56   |      muxx_8_muxx_j                     |mux__14_371                     |    2|        3
57   |      muxx_9_muxx_j                     |mux__14_368                     |    2|        3
58   |      muxx_10_muxx_j                    |mux__14_365                     |    2|        3
59   |      muxx_11_muxx_j                    |mux__14_362                     |    2|        3
60   |      muxx_12_muxx_j                    |mux__14_359                     |    2|        3
61   |      muxx_13_muxx_j                    |mux__14_356                     |    2|        3
62   |      muxx_14_muxx_j                    |mux__14_353                     |    2|        3
63   |      muxx_15_muxx_j                    |mux__14_350                     |    1|        2
64   |    u0                                  |Addition1__14_328               |   37|       55
65   |      FA_12_FA1_i                       |FullAdder__14_308               |    2|        3
66   |      FA_12_FA0_i                       |FullAdder__14_305               |    2|        3
67   |      FA_11_FA1_i                       |FullAdder__14_302               |    2|        3
68   |      FA_11_FA0_i                       |FullAdder__14_299               |    2|        3
69   |      FA_10_FA1_i                       |FullAdder__14_296               |    2|        3
70   |      FA_10_FA0_i                       |FullAdder__14_293               |    2|        3
71   |      FA_9_FA1_i                        |FullAdder__14_290               |    2|        3
72   |      FA_9_FA0_i                        |FullAdder__14_287               |    2|        3
73   |      FA_8_FA1_i                        |FullAdder__14_284               |    2|        3
74   |      FA_8_FA0_i                        |FullAdder__14_281               |    2|        3
75   |      FA_7_FA0_i                        |FullAdder__14_275               |    2|        3
76   |      muxx_8_muxx_j                     |mux__14_215                     |    2|        4
77   |      muxx_9_muxx_j                     |mux__14_212                     |    2|        4
78   |      muxx_10_muxx_j                    |mux__14_209                     |    2|        4
79   |      muxx_11_muxx_j                    |mux__14_206                     |    2|        4
80   |      muxx_12_muxx_j                    |mux__14_203                     |    2|        4
81   |      muxx_13_muxx_j                    |mux__14_200                     |    2|        3
82   |      muxx_14_muxx_j                    |mux__14_197                     |    2|        3
83   |      muxx_15_muxx_j                    |mux__14_194                     |    1|        2
84   |    compare                             |comparator__14_192              |  110|      150
85   |      u1                                |Addition1__14_191               |   89|      134
86   |        FA0                             |FullAdder__14_190               |    2|        3
87   |        FA_15_FA1_i                     |FullAdder__14_187               |    1|        2
88   |        FA_15_FA0_i                     |FullAdder__14_185               |    1|        2
89   |        FA_14_FA1_i                     |FullAdder__14_183               |    2|        3
90   |        FA_14_FA0_i                     |FullAdder__14_180               |    2|        3
91   |        FA_13_FA1_i                     |FullAdder__14_177               |    2|        3
92   |        FA_13_FA0_i                     |FullAdder__14_174               |    2|        3
93   |        FA_12_FA1_i                     |FullAdder__14_171               |    2|        3
94   |        FA_12_FA0_i                     |FullAdder__14_168               |    2|        3
95   |        FA_11_FA1_i                     |FullAdder__14_165               |    2|        3
96   |        FA_11_FA0_i                     |FullAdder__14_162               |    2|        3
97   |        FA_10_FA1_i                     |FullAdder__14_159               |    2|        3
98   |        FA_10_FA0_i                     |FullAdder__14_156               |    2|        3
99   |        FA_9_FA1_i                      |FullAdder__14_153               |    2|        3
100  |        FA_9_FA0_i                      |FullAdder__14_150               |    2|        3
101  |        FA_8_FA1_i                      |FullAdder__14_147               |    2|        3
102  |        FA_8_FA0_i                      |FullAdder__14_144               |    2|        3
103  |        FA_7_FA1_i                      |FullAdder__14_141               |    2|        3
104  |        FA_7_FA0_i                      |FullAdder__14_138               |    2|        3
105  |        FA_6_FA1_i                      |FullAdder__14_135               |    2|        3
106  |        FA_6_FA0_i                      |FullAdder__14_132               |    2|        3
107  |        FA_5_FA1_i                      |FullAdder__14_129               |    2|        3
108  |        FA_5_FA0_i                      |FullAdder__14_126               |    2|        3
109  |        FA_4_FA1_i                      |FullAdder__14_123               |    2|        3
110  |        FA_4_FA0_i                      |FullAdder__14_120               |    2|        3
111  |        FA_3_FA1_i                      |FullAdder__14_117               |    2|        3
112  |        FA_3_FA0_i                      |FullAdder__14_114               |    2|        3
113  |        FA_2_FA1_i                      |FullAdder__14_111               |    2|        3
114  |        FA_2_FA0_i                      |FullAdder__14_108               |    2|        3
115  |        FA_1_FA1_i                      |FullAdder__14_105               |    2|        3
116  |        FA_1_FA0_i                      |FullAdder__14_102               |    2|        3
117  |        muxx_1_muxx_j                   |mux__14_99                      |    2|        4
118  |        muxx_2_muxx_j                   |mux__14_96                      |    2|        4
119  |        muxx_3_muxx_j                   |mux__14_93                      |    2|        4
120  |        muxx_4_muxx_j                   |mux__14_90                      |    2|        4
121  |        muxx_5_muxx_j                   |mux__14_87                      |    2|        4
122  |        muxx_6_muxx_j                   |mux__14_84                      |    2|        4
123  |        muxx_7_muxx_j                   |mux__14_81                      |    2|        4
124  |        muxx_8_muxx_j                   |mux__14_78                      |    2|        4
125  |        muxx_9_muxx_j                   |mux__14_75                      |    2|        4
126  |        muxx_10_muxx_j                  |mux__14_72                      |    2|        4
127  |        muxx_11_muxx_j                  |mux__14_69                      |    2|        4
128  |        muxx_12_muxx_j                  |mux__14_66                      |    2|        4
129  |        muxx_13_muxx_j                  |mux__14_63                      |    2|        4
130  |        muxx_14_muxx_j                  |mux__14_60                      |    2|        4
131  |        muxx_15_muxx_j                  |mux__14_57                      |    1|        2
132  |    smallMux                            |smallMux__14_53                 |   18|       19
133  |    initialAdress                       |reg__14_49                      |   52|      105
134  |    muxing                              |counterMux__14_29               |   17|       18
135  |    count                               |reg__14_26                      |   52|      105
136  |  Acounter                              |counter__14_425                 |  325|      502
137  |    addition                            |Addition1__15_424               |   30|       39
138  |      FA0                               |FullAdder__15_423               |    1|        1
139  |      muxx_1_muxx_j                     |mux__15_392                     |    2|        3
140  |      muxx_2_muxx_j                     |mux__15_389                     |    2|        3
141  |      muxx_3_muxx_j                     |mux__15_386                     |    2|        3
142  |      muxx_4_muxx_j                     |mux__15_383                     |    2|        3
143  |      muxx_5_muxx_j                     |mux__15_380                     |    2|        3
144  |      muxx_6_muxx_j                     |mux__15_377                     |    2|        3
145  |      muxx_7_muxx_j                     |mux__15_374                     |    2|        3
146  |      muxx_8_muxx_j                     |mux__15_371                     |    2|        3
147  |      muxx_9_muxx_j                     |mux__15_368                     |    2|        3
148  |      muxx_10_muxx_j                    |mux__15_365                     |    2|        3
149  |      muxx_11_muxx_j                    |mux__15_362                     |    2|        3
150  |      muxx_12_muxx_j                    |mux__15_359                     |    2|        3
151  |      muxx_13_muxx_j                    |mux__15_356                     |    2|        3
152  |      muxx_14_muxx_j                    |mux__15_353                     |    2|        3
153  |      muxx_15_muxx_j                    |mux__15_350                     |    1|        2
154  |    u0                                  |Addition1__15_328               |   37|       55
155  |      FA_12_FA1_i                       |FullAdder__15_308               |    2|        3
156  |      FA_12_FA0_i                       |FullAdder__15_305               |    2|        3
157  |      FA_11_FA1_i                       |FullAdder__15_302               |    2|        3
158  |      FA_11_FA0_i                       |FullAdder__15_299               |    2|        3
159  |      FA_10_FA1_i                       |FullAdder__15_296               |    2|        3
160  |      FA_10_FA0_i                       |FullAdder__15_293               |    2|        3
161  |      FA_9_FA1_i                        |FullAdder__15_290               |    2|        3
162  |      FA_9_FA0_i                        |FullAdder__15_287               |    2|        3
163  |      FA_8_FA1_i                        |FullAdder__15_284               |    2|        3
164  |      FA_8_FA0_i                        |FullAdder__15_281               |    2|        3
165  |      FA_7_FA0_i                        |FullAdder__15_275               |    2|        3
166  |      muxx_8_muxx_j                     |mux__15_215                     |    2|        4
167  |      muxx_9_muxx_j                     |mux__15_212                     |    2|        4
168  |      muxx_10_muxx_j                    |mux__15_209                     |    2|        4
169  |      muxx_11_muxx_j                    |mux__15_206                     |    2|        4
170  |      muxx_12_muxx_j                    |mux__15_203                     |    2|        4
171  |      muxx_13_muxx_j                    |mux__15_200                     |    2|        3
172  |      muxx_14_muxx_j                    |mux__15_197                     |    2|        3
173  |      muxx_15_muxx_j                    |mux__15_194                     |    1|        2
174  |    compare                             |comparator__15_192              |  110|      150
175  |      u1                                |Addition1__15_191               |   89|      134
176  |        FA0                             |FullAdder__15_190               |    2|        3
177  |        FA_15_FA1_i                     |FullAdder__15_187               |    1|        2
178  |        FA_15_FA0_i                     |FullAdder__15_185               |    1|        2
179  |        FA_14_FA1_i                     |FullAdder__15_183               |    2|        3
180  |        FA_14_FA0_i                     |FullAdder__15_180               |    2|        3
181  |        FA_13_FA1_i                     |FullAdder__15_177               |    2|        3
182  |        FA_13_FA0_i                     |FullAdder__15_174               |    2|        3
183  |        FA_12_FA1_i                     |FullAdder__15_171               |    2|        3
184  |        FA_12_FA0_i                     |FullAdder__15_168               |    2|        3
185  |        FA_11_FA1_i                     |FullAdder__15_165               |    2|        3
186  |        FA_11_FA0_i                     |FullAdder__15_162               |    2|        3
187  |        FA_10_FA1_i                     |FullAdder__15_159               |    2|        3
188  |        FA_10_FA0_i                     |FullAdder__15_156               |    2|        3
189  |        FA_9_FA1_i                      |FullAdder__15_153               |    2|        3
190  |        FA_9_FA0_i                      |FullAdder__15_150               |    2|        3
191  |        FA_8_FA1_i                      |FullAdder__15_147               |    2|        3
192  |        FA_8_FA0_i                      |FullAdder__15_144               |    2|        3
193  |        FA_7_FA1_i                      |FullAdder__15_141               |    2|        3
194  |        FA_7_FA0_i                      |FullAdder__15_138               |    2|        3
195  |        FA_6_FA1_i                      |FullAdder__15_135               |    2|        3
196  |        FA_6_FA0_i                      |FullAdder__15_132               |    2|        3
197  |        FA_5_FA1_i                      |FullAdder__15_129               |    2|        3
198  |        FA_5_FA0_i                      |FullAdder__15_126               |    2|        3
199  |        FA_4_FA1_i                      |FullAdder__15_123               |    2|        3
200  |        FA_4_FA0_i                      |FullAdder__15_120               |    2|        3
201  |        FA_3_FA1_i                      |FullAdder__15_117               |    2|        3
202  |        FA_3_FA0_i                      |FullAdder__15_114               |    2|        3
203  |        FA_2_FA1_i                      |FullAdder__15_111               |    2|        3
204  |        FA_2_FA0_i                      |FullAdder__15_108               |    2|        3
205  |        FA_1_FA1_i                      |FullAdder__15_105               |    2|        3
206  |        FA_1_FA0_i                      |FullAdder__15_102               |    2|        3
207  |        muxx_1_muxx_j                   |mux__15_99                      |    2|        4
208  |        muxx_2_muxx_j                   |mux__15_96                      |    2|        4
209  |        muxx_3_muxx_j                   |mux__15_93                      |    2|        4
210  |        muxx_4_muxx_j                   |mux__15_90                      |    2|        4
211  |        muxx_5_muxx_j                   |mux__15_87                      |    2|        4
212  |        muxx_6_muxx_j                   |mux__15_84                      |    2|        4
213  |        muxx_7_muxx_j                   |mux__15_81                      |    2|        4
214  |        muxx_8_muxx_j                   |mux__15_78                      |    2|        4
215  |        muxx_9_muxx_j                   |mux__15_75                      |    2|        4
216  |        muxx_10_muxx_j                  |mux__15_72                      |    2|        4
217  |        muxx_11_muxx_j                  |mux__15_69                      |    2|        4
218  |        muxx_12_muxx_j                  |mux__15_66                      |    2|        4
219  |        muxx_13_muxx_j                  |mux__15_63                      |    2|        4
220  |        muxx_14_muxx_j                  |mux__15_60                      |    2|        4
221  |        muxx_15_muxx_j                  |mux__15_57                      |    1|        2
222  |    smallMux                            |smallMux__15_53                 |   18|       19
223  |    initialAdress                       |reg__15_49                      |   52|      105
224  |    muxing                              |counterMux__15_29               |   17|       18
225  |    count                               |reg__15_26                      |   52|      105
226  |    ff                                  |flipflop__15_6                  |    3|        6
227  |  XS1Counter                            |counter__16_425                 |  153|      231
228  |    addition                            |Addition1__17_424               |   30|       39
229  |      FA0                               |FullAdder__17_423               |    1|        1
230  |      muxx_1_muxx_j                     |mux__17_392                     |    2|        3
231  |      muxx_2_muxx_j                     |mux__17_389                     |    2|        3
232  |      muxx_3_muxx_j                     |mux__17_386                     |    2|        3
233  |      muxx_4_muxx_j                     |mux__17_383                     |    2|        3
234  |      muxx_5_muxx_j                     |mux__17_380                     |    2|        3
235  |      muxx_6_muxx_j                     |mux__17_377                     |    2|        3
236  |      muxx_7_muxx_j                     |mux__17_374                     |    2|        3
237  |      muxx_8_muxx_j                     |mux__17_371                     |    2|        3
238  |      muxx_9_muxx_j                     |mux__17_368                     |    2|        3
239  |      muxx_10_muxx_j                    |mux__17_365                     |    2|        3
240  |      muxx_11_muxx_j                    |mux__17_362                     |    2|        3
241  |      muxx_12_muxx_j                    |mux__17_359                     |    2|        3
242  |      muxx_13_muxx_j                    |mux__17_356                     |    2|        3
243  |      muxx_14_muxx_j                    |mux__17_353                     |    2|        3
244  |      muxx_15_muxx_j                    |mux__17_350                     |    1|        2
245  |    compare                             |comparator__17_192              |   51|       67
246  |      u1                                |Addition1__17_191               |   40|       56
247  |        FA_15_FA0_i                     |FullAdder__17_185               |    1|        1
248  |        FA_14_FA0_i                     |FullAdder__17_180               |    1|        1
249  |        FA_13_FA0_i                     |FullAdder__17_174               |    1|        1
250  |        FA_12_FA1_i                     |FullAdder__17_171               |    2|        3
251  |        FA_12_FA0_i                     |FullAdder__17_168               |    2|        3
252  |        FA_11_FA1_i                     |FullAdder__17_165               |    2|        3
253  |        FA_11_FA0_i                     |FullAdder__17_162               |    2|        3
254  |        FA_10_FA1_i                     |FullAdder__17_159               |    2|        3
255  |        FA_10_FA0_i                     |FullAdder__17_156               |    2|        3
256  |        FA_9_FA1_i                      |FullAdder__17_153               |    2|        3
257  |        FA_9_FA0_i                      |FullAdder__17_150               |    2|        3
258  |        FA_8_FA1_i                      |FullAdder__17_147               |    2|        3
259  |        FA_8_FA0_i                      |FullAdder__17_144               |    2|        3
260  |        FA_7_FA1_i                      |FullAdder__17_141               |    2|        3
261  |        muxx_8_muxx_j                   |mux__17_78                      |    2|        4
262  |        muxx_9_muxx_j                   |mux__17_75                      |    2|        4
263  |        muxx_10_muxx_j                  |mux__17_72                      |    2|        4
264  |        muxx_11_muxx_j                  |mux__17_69                      |    2|        4
265  |        muxx_12_muxx_j                  |mux__17_66                      |    2|        4
266  |        muxx_13_muxx_j                  |mux__17_63                      |    2|        3
267  |        muxx_14_muxx_j                  |mux__17_60                      |    2|        3
268  |        muxx_15_muxx_j                  |mux__17_57                      |    1|        2
269  |    muxing                              |counterMux__17_29               |   17|       18
270  |    count                               |reg__17_26                      |   52|      105
271  |  XS2Counter                            |counter__16_425                 |  153|      231
272  |    addition                            |Addition1__17_424               |   30|       39
273  |      FA0                               |FullAdder__17_423               |    1|        1
274  |      muxx_1_muxx_j                     |mux__17_392                     |    2|        3
275  |      muxx_2_muxx_j                     |mux__17_389                     |    2|        3
276  |      muxx_3_muxx_j                     |mux__17_386                     |    2|        3
277  |      muxx_4_muxx_j                     |mux__17_383                     |    2|        3
278  |      muxx_5_muxx_j                     |mux__17_380                     |    2|        3
279  |      muxx_6_muxx_j                     |mux__17_377                     |    2|        3
280  |      muxx_7_muxx_j                     |mux__17_374                     |    2|        3
281  |      muxx_8_muxx_j                     |mux__17_371                     |    2|        3
282  |      muxx_9_muxx_j                     |mux__17_368                     |    2|        3
283  |      muxx_10_muxx_j                    |mux__17_365                     |    2|        3
284  |      muxx_11_muxx_j                    |mux__17_362                     |    2|        3
285  |      muxx_12_muxx_j                    |mux__17_359                     |    2|        3
286  |      muxx_13_muxx_j                    |mux__17_356                     |    2|        3
287  |      muxx_14_muxx_j                    |mux__17_353                     |    2|        3
288  |      muxx_15_muxx_j                    |mux__17_350                     |    1|        2
289  |    compare                             |comparator__17_192              |   51|       67
290  |      u1                                |Addition1__17_191               |   40|       56
291  |        FA_15_FA0_i                     |FullAdder__17_185               |    1|        1
292  |        FA_14_FA0_i                     |FullAdder__17_180               |    1|        1
293  |        FA_13_FA0_i                     |FullAdder__17_174               |    1|        1
294  |        FA_12_FA1_i                     |FullAdder__17_171               |    2|        3
295  |        FA_12_FA0_i                     |FullAdder__17_168               |    2|        3
296  |        FA_11_FA1_i                     |FullAdder__17_165               |    2|        3
297  |        FA_11_FA0_i                     |FullAdder__17_162               |    2|        3
298  |        FA_10_FA1_i                     |FullAdder__17_159               |    2|        3
299  |        FA_10_FA0_i                     |FullAdder__17_156               |    2|        3
300  |        FA_9_FA1_i                      |FullAdder__17_153               |    2|        3
301  |        FA_9_FA0_i                      |FullAdder__17_150               |    2|        3
302  |        FA_8_FA1_i                      |FullAdder__17_147               |    2|        3
303  |        FA_8_FA0_i                      |FullAdder__17_144               |    2|        3
304  |        FA_7_FA1_i                      |FullAdder__17_141               |    2|        3
305  |        muxx_8_muxx_j                   |mux__17_78                      |    2|        4
306  |        muxx_9_muxx_j                   |mux__17_75                      |    2|        4
307  |        muxx_10_muxx_j                  |mux__17_72                      |    2|        4
308  |        muxx_11_muxx_j                  |mux__17_69                      |    2|        4
309  |        muxx_12_muxx_j                  |mux__17_66                      |    2|        4
310  |        muxx_13_muxx_j                  |mux__17_63                      |    2|        3
311  |        muxx_14_muxx_j                  |mux__17_60                      |    2|        3
312  |        muxx_15_muxx_j                  |mux__17_57                      |    1|        2
313  |    muxing                              |counterMux__17_29               |   17|       18
314  |    count                               |reg__17_26                      |   52|      105
315  |  x                                     |counter__17_425                 |  153|      231
316  |    addition                            |Addition1__18_424               |   30|       39
317  |      FA0                               |FullAdder__18_423               |    1|        1
318  |      muxx_1_muxx_j                     |mux__18_392                     |    2|        3
319  |      muxx_2_muxx_j                     |mux__18_389                     |    2|        3
320  |      muxx_3_muxx_j                     |mux__18_386                     |    2|        3
321  |      muxx_4_muxx_j                     |mux__18_383                     |    2|        3
322  |      muxx_5_muxx_j                     |mux__18_380                     |    2|        3
323  |      muxx_6_muxx_j                     |mux__18_377                     |    2|        3
324  |      muxx_7_muxx_j                     |mux__18_374                     |    2|        3
325  |      muxx_8_muxx_j                     |mux__18_371                     |    2|        3
326  |      muxx_9_muxx_j                     |mux__18_368                     |    2|        3
327  |      muxx_10_muxx_j                    |mux__18_365                     |    2|        3
328  |      muxx_11_muxx_j                    |mux__18_362                     |    2|        3
329  |      muxx_12_muxx_j                    |mux__18_359                     |    2|        3
330  |      muxx_13_muxx_j                    |mux__18_356                     |    2|        3
331  |      muxx_14_muxx_j                    |mux__18_353                     |    2|        3
332  |      muxx_15_muxx_j                    |mux__18_350                     |    1|        2
333  |    compare                             |comparator__18_192              |   51|       67
334  |      u1                                |Addition1__18_191               |   40|       56
335  |        FA_15_FA0_i                     |FullAdder__18_185               |    1|        1
336  |        FA_14_FA0_i                     |FullAdder__18_180               |    1|        1
337  |        FA_13_FA0_i                     |FullAdder__18_174               |    1|        1
338  |        FA_12_FA1_i                     |FullAdder__18_171               |    2|        3
339  |        FA_12_FA0_i                     |FullAdder__18_168               |    2|        3
340  |        FA_11_FA1_i                     |FullAdder__18_165               |    2|        3
341  |        FA_11_FA0_i                     |FullAdder__18_162               |    2|        3
342  |        FA_10_FA1_i                     |FullAdder__18_159               |    2|        3
343  |        FA_10_FA0_i                     |FullAdder__18_156               |    2|        3
344  |        FA_9_FA1_i                      |FullAdder__18_153               |    2|        3
345  |        FA_9_FA0_i                      |FullAdder__18_150               |    2|        3
346  |        FA_8_FA1_i                      |FullAdder__18_147               |    2|        3
347  |        FA_8_FA0_i                      |FullAdder__18_144               |    2|        3
348  |        FA_7_FA1_i                      |FullAdder__18_141               |    2|        3
349  |        muxx_8_muxx_j                   |mux__18_78                      |    2|        4
350  |        muxx_9_muxx_j                   |mux__18_75                      |    2|        4
351  |        muxx_10_muxx_j                  |mux__18_72                      |    2|        4
352  |        muxx_11_muxx_j                  |mux__18_69                      |    2|        4
353  |        muxx_12_muxx_j                  |mux__18_66                      |    2|        4
354  |        muxx_13_muxx_j                  |mux__18_63                      |    2|        3
355  |        muxx_14_muxx_j                  |mux__18_60                      |    2|        3
356  |        muxx_15_muxx_j                  |mux__18_57                      |    1|        2
357  |    muxing                              |counterMux__18_29               |   17|       18
358  |    count                               |reg__18_26                      |   52|      105
359  |  XpreRead                              |counter__18_425                 |  321|      493
360  |    addition                            |Addition1__19_424               |   30|       39
361  |      FA0                               |FullAdder__19_423               |    1|        1
362  |      muxx_1_muxx_j                     |mux__19_392                     |    2|        3
363  |      muxx_2_muxx_j                     |mux__19_389                     |    2|        3
364  |      muxx_3_muxx_j                     |mux__19_386                     |    2|        3
365  |      muxx_4_muxx_j                     |mux__19_383                     |    2|        3
366  |      muxx_5_muxx_j                     |mux__19_380                     |    2|        3
367  |      muxx_6_muxx_j                     |mux__19_377                     |    2|        3
368  |      muxx_7_muxx_j                     |mux__19_374                     |    2|        3
369  |      muxx_8_muxx_j                     |mux__19_371                     |    2|        3
370  |      muxx_9_muxx_j                     |mux__19_368                     |    2|        3
371  |      muxx_10_muxx_j                    |mux__19_365                     |    2|        3
372  |      muxx_11_muxx_j                    |mux__19_362                     |    2|        3
373  |      muxx_12_muxx_j                    |mux__19_359                     |    2|        3
374  |      muxx_13_muxx_j                    |mux__19_356                     |    2|        3
375  |      muxx_14_muxx_j                    |mux__19_353                     |    2|        3
376  |      muxx_15_muxx_j                    |mux__19_350                     |    1|        2
377  |    u0                                  |Addition1__19_328               |   37|       55
378  |      FA_12_FA1_i                       |FullAdder__19_308               |    2|        3
379  |      FA_12_FA0_i                       |FullAdder__19_305               |    2|        3
380  |      FA_11_FA1_i                       |FullAdder__19_302               |    2|        3
381  |      FA_11_FA0_i                       |FullAdder__19_299               |    2|        3
382  |      FA_10_FA1_i                       |FullAdder__19_296               |    2|        3
383  |      FA_10_FA0_i                       |FullAdder__19_293               |    2|        3
384  |      FA_9_FA1_i                        |FullAdder__19_290               |    2|        3
385  |      FA_9_FA0_i                        |FullAdder__19_287               |    2|        3
386  |      FA_8_FA1_i                        |FullAdder__19_284               |    2|        3
387  |      FA_8_FA0_i                        |FullAdder__19_281               |    2|        3
388  |      FA_7_FA0_i                        |FullAdder__19_275               |    2|        3
389  |      muxx_8_muxx_j                     |mux__19_215                     |    2|        4
390  |      muxx_9_muxx_j                     |mux__19_212                     |    2|        4
391  |      muxx_10_muxx_j                    |mux__19_209                     |    2|        4
392  |      muxx_11_muxx_j                    |mux__19_206                     |    2|        4
393  |      muxx_12_muxx_j                    |mux__19_203                     |    2|        4
394  |      muxx_13_muxx_j                    |mux__19_200                     |    2|        3
395  |      muxx_14_muxx_j                    |mux__19_197                     |    2|        3
396  |      muxx_15_muxx_j                    |mux__19_194                     |    1|        2
397  |    compare                             |comparator__19_192              |  110|      150
398  |      u1                                |Addition1__19_191               |   89|      134
399  |        FA0                             |FullAdder__19_190               |    2|        3
400  |        FA_15_FA1_i                     |FullAdder__19_187               |    1|        2
401  |        FA_15_FA0_i                     |FullAdder__19_185               |    1|        2
402  |        FA_14_FA1_i                     |FullAdder__19_183               |    2|        3
403  |        FA_14_FA0_i                     |FullAdder__19_180               |    2|        3
404  |        FA_13_FA1_i                     |FullAdder__19_177               |    2|        3
405  |        FA_13_FA0_i                     |FullAdder__19_174               |    2|        3
406  |        FA_12_FA1_i                     |FullAdder__19_171               |    2|        3
407  |        FA_12_FA0_i                     |FullAdder__19_168               |    2|        3
408  |        FA_11_FA1_i                     |FullAdder__19_165               |    2|        3
409  |        FA_11_FA0_i                     |FullAdder__19_162               |    2|        3
410  |        FA_10_FA1_i                     |FullAdder__19_159               |    2|        3
411  |        FA_10_FA0_i                     |FullAdder__19_156               |    2|        3
412  |        FA_9_FA1_i                      |FullAdder__19_153               |    2|        3
413  |        FA_9_FA0_i                      |FullAdder__19_150               |    2|        3
414  |        FA_8_FA1_i                      |FullAdder__19_147               |    2|        3
415  |        FA_8_FA0_i                      |FullAdder__19_144               |    2|        3
416  |        FA_7_FA1_i                      |FullAdder__19_141               |    2|        3
417  |        FA_7_FA0_i                      |FullAdder__19_138               |    2|        3
418  |        FA_6_FA1_i                      |FullAdder__19_135               |    2|        3
419  |        FA_6_FA0_i                      |FullAdder__19_132               |    2|        3
420  |        FA_5_FA1_i                      |FullAdder__19_129               |    2|        3
421  |        FA_5_FA0_i                      |FullAdder__19_126               |    2|        3
422  |        FA_4_FA1_i                      |FullAdder__19_123               |    2|        3
423  |        FA_4_FA0_i                      |FullAdder__19_120               |    2|        3
424  |        FA_3_FA1_i                      |FullAdder__19_117               |    2|        3
425  |        FA_3_FA0_i                      |FullAdder__19_114               |    2|        3
426  |        FA_2_FA1_i                      |FullAdder__19_111               |    2|        3
427  |        FA_2_FA0_i                      |FullAdder__19_108               |    2|        3
428  |        FA_1_FA1_i                      |FullAdder__19_105               |    2|        3
429  |        FA_1_FA0_i                      |FullAdder__19_102               |    2|        3
430  |        muxx_1_muxx_j                   |mux__19_99                      |    2|        4
431  |        muxx_2_muxx_j                   |mux__19_96                      |    2|        4
432  |        muxx_3_muxx_j                   |mux__19_93                      |    2|        4
433  |        muxx_4_muxx_j                   |mux__19_90                      |    2|        4
434  |        muxx_5_muxx_j                   |mux__19_87                      |    2|        4
435  |        muxx_6_muxx_j                   |mux__19_84                      |    2|        4
436  |        muxx_7_muxx_j                   |mux__19_81                      |    2|        4
437  |        muxx_8_muxx_j                   |mux__19_78                      |    2|        4
438  |        muxx_9_muxx_j                   |mux__19_75                      |    2|        4
439  |        muxx_10_muxx_j                  |mux__19_72                      |    2|        4
440  |        muxx_11_muxx_j                  |mux__19_69                      |    2|        4
441  |        muxx_12_muxx_j                  |mux__19_66                      |    2|        4
442  |        muxx_13_muxx_j                  |mux__19_63                      |    2|        4
443  |        muxx_14_muxx_j                  |mux__19_60                      |    2|        4
444  |        muxx_15_muxx_j                  |mux__19_57                      |    1|        2
445  |    smallMux                            |smallMux__19_53                 |   18|       19
446  |    initialAdress                       |reg__19_49                      |   52|      105
447  |    muxing                              |counterMux__19_29               |   17|       18
448  |    count                               |reg__19_26                      |   52|      105
449  |  Ucalc                                 |counter__19_425                 |  153|      231
450  |    addition                            |Addition1__20_424               |   30|       39
451  |      FA0                               |FullAdder__20_423               |    1|        1
452  |      muxx_1_muxx_j                     |mux__20_392                     |    2|        3
453  |      muxx_2_muxx_j                     |mux__20_389                     |    2|        3
454  |      muxx_3_muxx_j                     |mux__20_386                     |    2|        3
455  |      muxx_4_muxx_j                     |mux__20_383                     |    2|        3
456  |      muxx_5_muxx_j                     |mux__20_380                     |    2|        3
457  |      muxx_6_muxx_j                     |mux__20_377                     |    2|        3
458  |      muxx_7_muxx_j                     |mux__20_374                     |    2|        3
459  |      muxx_8_muxx_j                     |mux__20_371                     |    2|        3
460  |      muxx_9_muxx_j                     |mux__20_368                     |    2|        3
461  |      muxx_10_muxx_j                    |mux__20_365                     |    2|        3
462  |      muxx_11_muxx_j                    |mux__20_362                     |    2|        3
463  |      muxx_12_muxx_j                    |mux__20_359                     |    2|        3
464  |      muxx_13_muxx_j                    |mux__20_356                     |    2|        3
465  |      muxx_14_muxx_j                    |mux__20_353                     |    2|        3
466  |      muxx_15_muxx_j                    |mux__20_350                     |    1|        2
467  |    compare                             |comparator__20_192              |   51|       67
468  |      u1                                |Addition1__20_191               |   40|       56
469  |        FA_15_FA0_i                     |FullAdder__20_185               |    1|        1
470  |        FA_14_FA0_i                     |FullAdder__20_180               |    1|        1
471  |        FA_13_FA0_i                     |FullAdder__20_174               |    1|        1
472  |        FA_12_FA1_i                     |FullAdder__20_171               |    2|        3
473  |        FA_12_FA0_i                     |FullAdder__20_168               |    2|        3
474  |        FA_11_FA1_i                     |FullAdder__20_165               |    2|        3
475  |        FA_11_FA0_i                     |FullAdder__20_162               |    2|        3
476  |        FA_10_FA1_i                     |FullAdder__20_159               |    2|        3
477  |        FA_10_FA0_i                     |FullAdder__20_156               |    2|        3
478  |        FA_9_FA1_i                      |FullAdder__20_153               |    2|        3
479  |        FA_9_FA0_i                      |FullAdder__20_150               |    2|        3
480  |        FA_8_FA1_i                      |FullAdder__20_147               |    2|        3
481  |        FA_8_FA0_i                      |FullAdder__20_144               |    2|        3
482  |        FA_7_FA1_i                      |FullAdder__20_141               |    2|        3
483  |        muxx_8_muxx_j                   |mux__20_78                      |    2|        4
484  |        muxx_9_muxx_j                   |mux__20_75                      |    2|        4
485  |        muxx_10_muxx_j                  |mux__20_72                      |    2|        4
486  |        muxx_11_muxx_j                  |mux__20_69                      |    2|        4
487  |        muxx_12_muxx_j                  |mux__20_66                      |    2|        4
488  |        muxx_13_muxx_j                  |mux__20_63                      |    2|        3
489  |        muxx_14_muxx_j                  |mux__20_60                      |    2|        3
490  |        muxx_15_muxx_j                  |mux__20_57                      |    1|        2
491  |    muxing                              |counterMux__20_29               |   17|       18
492  |    count                               |reg__20_26                      |   52|      105
493  |  UnCounter                             |counter__20_425                 |  153|      231
494  |    addition                            |Addition1__21_424               |   30|       39
495  |      FA0                               |FullAdder__21_423               |    1|        1
496  |      muxx_1_muxx_j                     |mux__21_392                     |    2|        3
497  |      muxx_2_muxx_j                     |mux__21_389                     |    2|        3
498  |      muxx_3_muxx_j                     |mux__21_386                     |    2|        3
499  |      muxx_4_muxx_j                     |mux__21_383                     |    2|        3
500  |      muxx_5_muxx_j                     |mux__21_380                     |    2|        3
501  |      muxx_6_muxx_j                     |mux__21_377                     |    2|        3
502  |      muxx_7_muxx_j                     |mux__21_374                     |    2|        3
503  |      muxx_8_muxx_j                     |mux__21_371                     |    2|        3
504  |      muxx_9_muxx_j                     |mux__21_368                     |    2|        3
505  |      muxx_10_muxx_j                    |mux__21_365                     |    2|        3
506  |      muxx_11_muxx_j                    |mux__21_362                     |    2|        3
507  |      muxx_12_muxx_j                    |mux__21_359                     |    2|        3
508  |      muxx_13_muxx_j                    |mux__21_356                     |    2|        3
509  |      muxx_14_muxx_j                    |mux__21_353                     |    2|        3
510  |      muxx_15_muxx_j                    |mux__21_350                     |    1|        2
511  |    compare                             |comparator__21_192              |   51|       67
512  |      u1                                |Addition1__21_191               |   40|       56
513  |        FA_15_FA0_i                     |FullAdder__21_185               |    1|        1
514  |        FA_14_FA0_i                     |FullAdder__21_180               |    1|        1
515  |        FA_13_FA0_i                     |FullAdder__21_174               |    1|        1
516  |        FA_12_FA1_i                     |FullAdder__21_171               |    2|        3
517  |        FA_12_FA0_i                     |FullAdder__21_168               |    2|        3
518  |        FA_11_FA1_i                     |FullAdder__21_165               |    2|        3
519  |        FA_11_FA0_i                     |FullAdder__21_162               |    2|        3
520  |        FA_10_FA1_i                     |FullAdder__21_159               |    2|        3
521  |        FA_10_FA0_i                     |FullAdder__21_156               |    2|        3
522  |        FA_9_FA1_i                      |FullAdder__21_153               |    2|        3
523  |        FA_9_FA0_i                      |FullAdder__21_150               |    2|        3
524  |        FA_8_FA1_i                      |FullAdder__21_147               |    2|        3
525  |        FA_8_FA0_i                      |FullAdder__21_144               |    2|        3
526  |        FA_7_FA1_i                      |FullAdder__21_141               |    2|        3
527  |        muxx_8_muxx_j                   |mux__21_78                      |    2|        4
528  |        muxx_9_muxx_j                   |mux__21_75                      |    2|        4
529  |        muxx_10_muxx_j                  |mux__21_72                      |    2|        4
530  |        muxx_11_muxx_j                  |mux__21_69                      |    2|        4
531  |        muxx_12_muxx_j                  |mux__21_66                      |    2|        4
532  |        muxx_13_muxx_j                  |mux__21_63                      |    2|        3
533  |        muxx_14_muxx_j                  |mux__21_60                      |    2|        3
534  |        muxx_15_muxx_j                  |mux__21_57                      |    1|        2
535  |    muxing                              |counterMux__21_29               |   17|       18
536  |    count                               |reg__21_26                      |   52|      105
537  |  UZCounter                             |counter__21_425                 |  153|      231
538  |    addition                            |Addition1__22_424               |   30|       39
539  |      FA0                               |FullAdder__22_423               |    1|        1
540  |      muxx_1_muxx_j                     |mux__22_392                     |    2|        3
541  |      muxx_2_muxx_j                     |mux__22_389                     |    2|        3
542  |      muxx_3_muxx_j                     |mux__22_386                     |    2|        3
543  |      muxx_4_muxx_j                     |mux__22_383                     |    2|        3
544  |      muxx_5_muxx_j                     |mux__22_380                     |    2|        3
545  |      muxx_6_muxx_j                     |mux__22_377                     |    2|        3
546  |      muxx_7_muxx_j                     |mux__22_374                     |    2|        3
547  |      muxx_8_muxx_j                     |mux__22_371                     |    2|        3
548  |      muxx_9_muxx_j                     |mux__22_368                     |    2|        3
549  |      muxx_10_muxx_j                    |mux__22_365                     |    2|        3
550  |      muxx_11_muxx_j                    |mux__22_362                     |    2|        3
551  |      muxx_12_muxx_j                    |mux__22_359                     |    2|        3
552  |      muxx_13_muxx_j                    |mux__22_356                     |    2|        3
553  |      muxx_14_muxx_j                    |mux__22_353                     |    2|        3
554  |      muxx_15_muxx_j                    |mux__22_350                     |    1|        2
555  |    compare                             |comparator__22_192              |   51|       67
556  |      u1                                |Addition1__22_191               |   40|       56
557  |        FA_15_FA0_i                     |FullAdder__22_185               |    1|        1
558  |        FA_14_FA0_i                     |FullAdder__22_180               |    1|        1
559  |        FA_13_FA0_i                     |FullAdder__22_174               |    1|        1
560  |        FA_12_FA1_i                     |FullAdder__22_171               |    2|        3
561  |        FA_12_FA0_i                     |FullAdder__22_168               |    2|        3
562  |        FA_11_FA1_i                     |FullAdder__22_165               |    2|        3
563  |        FA_11_FA0_i                     |FullAdder__22_162               |    2|        3
564  |        FA_10_FA1_i                     |FullAdder__22_159               |    2|        3
565  |        FA_10_FA0_i                     |FullAdder__22_156               |    2|        3
566  |        FA_9_FA1_i                      |FullAdder__22_153               |    2|        3
567  |        FA_9_FA0_i                      |FullAdder__22_150               |    2|        3
568  |        FA_8_FA1_i                      |FullAdder__22_147               |    2|        3
569  |        FA_8_FA0_i                      |FullAdder__22_144               |    2|        3
570  |        FA_7_FA1_i                      |FullAdder__22_141               |    2|        3
571  |        muxx_8_muxx_j                   |mux__22_78                      |    2|        4
572  |        muxx_9_muxx_j                   |mux__22_75                      |    2|        4
573  |        muxx_10_muxx_j                  |mux__22_72                      |    2|        4
574  |        muxx_11_muxx_j                  |mux__22_69                      |    2|        4
575  |        muxx_12_muxx_j                  |mux__22_66                      |    2|        4
576  |        muxx_13_muxx_j                  |mux__22_63                      |    2|        3
577  |        muxx_14_muxx_j                  |mux__22_60                      |    2|        3
578  |        muxx_15_muxx_j                  |mux__22_57                      |    1|        2
579  |    muxing                              |counterMux__22_29               |   17|       18
580  |    count                               |reg__22_26                      |   52|      105
581  |  B_U_block                             |booth_multiplier                | 2560|     3032
582  |    U0                                  |Addition1__2_2                  |   29|       39
583  |      muxx_1_muxx_j                     |mux__2_5005                     |    2|        3
584  |      muxx_2_muxx_j                     |mux__2_5008                     |    2|        3
585  |      muxx_3_muxx_j                     |mux__2_5011                     |    2|        3
586  |      muxx_4_muxx_j                     |mux__2_5014                     |    2|        3
587  |      muxx_5_muxx_j                     |mux__2_5017                     |    2|        3
588  |      muxx_6_muxx_j                     |mux__2_5020                     |    2|        3
589  |      muxx_7_muxx_j                     |mux__2_5023                     |    2|        3
590  |      muxx_8_muxx_j                     |mux__2_5026                     |    2|        3
591  |      muxx_9_muxx_j                     |mux__2_5029                     |    2|        3
592  |      muxx_10_muxx_j                    |mux__2_5032                     |    2|        3
593  |      muxx_11_muxx_j                    |mux__2_5035                     |    2|        3
594  |      muxx_12_muxx_j                    |mux__2_5038                     |    2|        3
595  |      muxx_13_muxx_j                    |mux__2_5041                     |    2|        3
596  |      muxx_14_muxx_j                    |mux__2_5044                     |    2|        3
597  |      muxx_15_muxx_j                    |mux__2_0                        |    1|        2
598  |    x_1_Un                              |Carry_Look_Ahead_generic__2_634 |   73|       86
599  |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_601       |    2|        3
600  |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_597       |    3|        4
601  |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_593       |    3|        4
602  |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_589       |    3|        4
603  |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_585       |    3|        4
604  |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_581       |    3|        4
605  |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_577       |    3|        4
606  |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_573       |    3|        4
607  |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_569       |    3|        4
608  |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_565       |    3|        4
609  |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_561       |    3|        4
610  |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_557       |    3|        4
611  |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_553       |    3|        4
612  |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_549       |    3|        4
613  |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_545       |    3|        4
614  |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_541       |    1|        1
615  |    x_1_Ux                              |Carry_Look_Ahead_generic__2_802 |   73|       86
616  |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_769       |    2|        3
617  |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_765       |    3|        4
618  |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_761       |    3|        4
619  |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_757       |    3|        4
620  |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_753       |    3|        4
621  |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_749       |    3|        4
622  |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_745       |    3|        4
623  |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_741       |    3|        4
624  |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_737       |    3|        4
625  |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_733       |    3|        4
626  |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_729       |    3|        4
627  |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_725       |    3|        4
628  |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_721       |    3|        4
629  |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_717       |    3|        4
630  |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_713       |    3|        4
631  |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_709       |    1|        1
632  |    x_2_Un                              |Carry_Look_Ahead_generic__2_970 |   73|       86
633  |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_937       |    2|        3
634  |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_933       |    3|        4
635  |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_929       |    3|        4
636  |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_925       |    3|        4
637  |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_921       |    3|        4
638  |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_917       |    3|        4
639  |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_913       |    3|        4
640  |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_909       |    3|        4
641  |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_905       |    3|        4
642  |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_901       |    3|        4
643  |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_897       |    3|        4
644  |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_893       |    3|        4
645  |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_889       |    3|        4
646  |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_885       |    3|        4
647  |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_881       |    3|        4
648  |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_877       |    1|        1
649  |    x_2_Ux                              |Carry_Look_Ahead_generic__2_1138|   73|       86
650  |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_1105      |    2|        3
651  |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_1101      |    3|        4
652  |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_1097      |    3|        4
653  |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_1093      |    3|        4
654  |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_1089      |    3|        4
655  |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_1085      |    3|        4
656  |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_1081      |    3|        4
657  |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_1077      |    3|        4
658  |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_1073      |    3|        4
659  |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_1069      |    3|        4
660  |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_1065      |    3|        4
661  |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_1061      |    3|        4
662  |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_1057      |    3|        4
663  |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_1053      |    3|        4
664  |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_1049      |    3|        4
665  |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_1045      |    1|        1
666  |    x_3_Un                              |Carry_Look_Ahead_generic__2_1306|   73|       86
667  |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_1273      |    2|        3
668  |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_1269      |    3|        4
669  |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_1265      |    3|        4
670  |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_1261      |    3|        4
671  |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_1257      |    3|        4
672  |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_1253      |    3|        4
673  |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_1249      |    3|        4
674  |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_1245      |    3|        4
675  |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_1241      |    3|        4
676  |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_1237      |    3|        4
677  |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_1233      |    3|        4
678  |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_1229      |    3|        4
679  |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_1225      |    3|        4
680  |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_1221      |    3|        4
681  |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_1217      |    3|        4
682  |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_1213      |    1|        1
683  |    x_3_Ux                              |Carry_Look_Ahead_generic__2_1474|   73|       86
684  |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_1441      |    2|        3
685  |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_1437      |    3|        4
686  |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_1433      |    3|        4
687  |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_1429      |    3|        4
688  |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_1425      |    3|        4
689  |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_1421      |    3|        4
690  |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_1417      |    3|        4
691  |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_1413      |    3|        4
692  |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_1409      |    3|        4
693  |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_1405      |    3|        4
694  |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_1401      |    3|        4
695  |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_1397      |    3|        4
696  |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_1393      |    3|        4
697  |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_1389      |    3|        4
698  |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_1385      |    3|        4
699  |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_1381      |    1|        1
700  |    x_4_Un                              |Carry_Look_Ahead_generic__2_1642|   73|       86
701  |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_1609      |    2|        3
702  |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_1605      |    3|        4
703  |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_1601      |    3|        4
704  |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_1597      |    3|        4
705  |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_1593      |    3|        4
706  |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_1589      |    3|        4
707  |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_1585      |    3|        4
708  |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_1581      |    3|        4
709  |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_1577      |    3|        4
710  |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_1573      |    3|        4
711  |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_1569      |    3|        4
712  |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_1565      |    3|        4
713  |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_1561      |    3|        4
714  |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_1557      |    3|        4
715  |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_1553      |    3|        4
716  |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_1549      |    1|        1
717  |    x_4_Ux                              |Carry_Look_Ahead_generic__2_1810|   73|       86
718  |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_1777      |    2|        3
719  |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_1773      |    3|        4
720  |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_1769      |    3|        4
721  |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_1765      |    3|        4
722  |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_1761      |    3|        4
723  |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_1757      |    3|        4
724  |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_1753      |    3|        4
725  |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_1749      |    3|        4
726  |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_1745      |    3|        4
727  |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_1741      |    3|        4
728  |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_1737      |    3|        4
729  |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_1733      |    3|        4
730  |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_1729      |    3|        4
731  |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_1725      |    3|        4
732  |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_1721      |    3|        4
733  |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_1717      |    1|        1
734  |    x_5_Un                              |Carry_Look_Ahead_generic__2_1978|   73|       86
735  |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_1945      |    2|        3
736  |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_1941      |    3|        4
737  |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_1937      |    3|        4
738  |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_1933      |    3|        4
739  |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_1929      |    3|        4
740  |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_1925      |    3|        4
741  |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_1921      |    3|        4
742  |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_1917      |    3|        4
743  |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_1913      |    3|        4
744  |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_1909      |    3|        4
745  |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_1905      |    3|        4
746  |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_1901      |    3|        4
747  |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_1897      |    3|        4
748  |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_1893      |    3|        4
749  |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_1889      |    3|        4
750  |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_1885      |    1|        1
751  |    x_5_Ux                              |Carry_Look_Ahead_generic__2_2146|   73|       86
752  |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_2113      |    2|        3
753  |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_2109      |    3|        4
754  |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_2105      |    3|        4
755  |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_2101      |    3|        4
756  |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_2097      |    3|        4
757  |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_2093      |    3|        4
758  |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_2089      |    3|        4
759  |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_2085      |    3|        4
760  |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_2081      |    3|        4
761  |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_2077      |    3|        4
762  |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_2073      |    3|        4
763  |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_2069      |    3|        4
764  |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_2065      |    3|        4
765  |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_2061      |    3|        4
766  |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_2057      |    3|        4
767  |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_2053      |    1|        1
768  |    x_6_Un                              |Carry_Look_Ahead_generic__2_2314|   73|       86
769  |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_2281      |    2|        3
770  |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_2277      |    3|        4
771  |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_2273      |    3|        4
772  |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_2269      |    3|        4
773  |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_2265      |    3|        4
774  |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_2261      |    3|        4
775  |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_2257      |    3|        4
776  |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_2253      |    3|        4
777  |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_2249      |    3|        4
778  |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_2245      |    3|        4
779  |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_2241      |    3|        4
780  |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_2237      |    3|        4
781  |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_2233      |    3|        4
782  |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_2229      |    3|        4
783  |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_2225      |    3|        4
784  |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_2221      |    1|        1
785  |    x_6_Ux                              |Carry_Look_Ahead_generic__2_2482|   73|       86
786  |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_2449      |    2|        3
787  |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_2445      |    3|        4
788  |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_2441      |    3|        4
789  |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_2437      |    3|        4
790  |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_2433      |    3|        4
791  |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_2429      |    3|        4
792  |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_2425      |    3|        4
793  |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_2421      |    3|        4
794  |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_2417      |    3|        4
795  |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_2413      |    3|        4
796  |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_2409      |    3|        4
797  |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_2405      |    3|        4
798  |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_2401      |    3|        4
799  |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_2397      |    3|        4
800  |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_2393      |    3|        4
801  |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_2389      |    1|        1
802  |    x_7_Un                              |Carry_Look_Ahead_generic__2_2650|   73|       86
803  |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_2617      |    2|        3
804  |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_2613      |    3|        4
805  |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_2609      |    3|        4
806  |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_2605      |    3|        4
807  |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_2601      |    3|        4
808  |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_2597      |    3|        4
809  |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_2593      |    3|        4
810  |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_2589      |    3|        4
811  |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_2585      |    3|        4
812  |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_2581      |    3|        4
813  |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_2577      |    3|        4
814  |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_2573      |    3|        4
815  |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_2569      |    3|        4
816  |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_2565      |    3|        4
817  |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_2561      |    3|        4
818  |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_2557      |    1|        1
819  |    x_7_Ux                              |Carry_Look_Ahead_generic__2_2818|   73|       86
820  |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_2785      |    2|        3
821  |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_2781      |    3|        4
822  |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_2777      |    3|        4
823  |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_2773      |    3|        4
824  |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_2769      |    3|        4
825  |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_2765      |    3|        4
826  |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_2761      |    3|        4
827  |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_2757      |    3|        4
828  |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_2753      |    3|        4
829  |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_2749      |    3|        4
830  |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_2745      |    3|        4
831  |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_2741      |    3|        4
832  |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_2737      |    3|        4
833  |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_2733      |    3|        4
834  |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_2729      |    3|        4
835  |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_2725      |    1|        1
836  |    x_8_Un                              |Carry_Look_Ahead_generic__2_2986|   73|       86
837  |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_2953      |    2|        3
838  |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_2949      |    3|        4
839  |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_2945      |    3|        4
840  |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_2941      |    3|        4
841  |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_2937      |    3|        4
842  |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_2933      |    3|        4
843  |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_2929      |    3|        4
844  |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_2925      |    3|        4
845  |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_2921      |    3|        4
846  |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_2917      |    3|        4
847  |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_2913      |    3|        4
848  |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_2909      |    3|        4
849  |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_2905      |    3|        4
850  |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_2901      |    3|        4
851  |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_2897      |    3|        4
852  |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_2893      |    1|        1
853  |    x_8_Ux                              |Carry_Look_Ahead_generic__2_3154|   73|       86
854  |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_3121      |    2|        3
855  |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_3117      |    3|        4
856  |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_3113      |    3|        4
857  |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_3109      |    3|        4
858  |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_3105      |    3|        4
859  |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_3101      |    3|        4
860  |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_3097      |    3|        4
861  |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_3093      |    3|        4
862  |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_3089      |    3|        4
863  |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_3085      |    3|        4
864  |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_3081      |    3|        4
865  |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_3077      |    3|        4
866  |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_3073      |    3|        4
867  |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_3069      |    3|        4
868  |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_3065      |    3|        4
869  |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_3061      |    1|        1
870  |    x_9_Un                              |Carry_Look_Ahead_generic__2_3322|   73|       86
871  |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_3289      |    2|        3
872  |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_3285      |    3|        4
873  |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_3281      |    3|        4
874  |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_3277      |    3|        4
875  |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_3273      |    3|        4
876  |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_3269      |    3|        4
877  |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_3265      |    3|        4
878  |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_3261      |    3|        4
879  |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_3257      |    3|        4
880  |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_3253      |    3|        4
881  |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_3249      |    3|        4
882  |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_3245      |    3|        4
883  |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_3241      |    3|        4
884  |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_3237      |    3|        4
885  |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_3233      |    3|        4
886  |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_3229      |    1|        1
887  |    x_9_Ux                              |Carry_Look_Ahead_generic__2_3490|   73|       86
888  |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_3457      |    2|        3
889  |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_3453      |    3|        4
890  |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_3449      |    3|        4
891  |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_3445      |    3|        4
892  |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_3441      |    3|        4
893  |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_3437      |    3|        4
894  |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_3433      |    3|        4
895  |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_3429      |    3|        4
896  |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_3425      |    3|        4
897  |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_3421      |    3|        4
898  |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_3417      |    3|        4
899  |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_3413      |    3|        4
900  |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_3409      |    3|        4
901  |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_3405      |    3|        4
902  |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_3401      |    3|        4
903  |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_3397      |    1|        1
904  |    x_10_Un                             |Carry_Look_Ahead_generic__2_3658|   73|       86
905  |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_3625      |    2|        3
906  |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_3621      |    3|        4
907  |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_3617      |    3|        4
908  |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_3613      |    3|        4
909  |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_3609      |    3|        4
910  |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_3605      |    3|        4
911  |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_3601      |    3|        4
912  |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_3597      |    3|        4
913  |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_3593      |    3|        4
914  |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_3589      |    3|        4
915  |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_3585      |    3|        4
916  |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_3581      |    3|        4
917  |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_3577      |    3|        4
918  |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_3573      |    3|        4
919  |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_3569      |    3|        4
920  |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_3565      |    1|        1
921  |    x_10_Ux                             |Carry_Look_Ahead_generic__2_3826|   73|       86
922  |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_3793      |    2|        3
923  |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_3789      |    3|        4
924  |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_3785      |    3|        4
925  |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_3781      |    3|        4
926  |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_3777      |    3|        4
927  |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_3773      |    3|        4
928  |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_3769      |    3|        4
929  |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_3765      |    3|        4
930  |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_3761      |    3|        4
931  |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_3757      |    3|        4
932  |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_3753      |    3|        4
933  |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_3749      |    3|        4
934  |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_3745      |    3|        4
935  |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_3741      |    3|        4
936  |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_3737      |    3|        4
937  |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_3733      |    1|        1
938  |    x_11_Un                             |Carry_Look_Ahead_generic__2_3994|   73|       86
939  |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_3961      |    2|        3
940  |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_3957      |    3|        4
941  |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_3953      |    3|        4
942  |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_3949      |    3|        4
943  |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_3945      |    3|        4
944  |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_3941      |    3|        4
945  |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_3937      |    3|        4
946  |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_3933      |    3|        4
947  |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_3929      |    3|        4
948  |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_3925      |    3|        4
949  |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_3921      |    3|        4
950  |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_3917      |    3|        4
951  |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_3913      |    3|        4
952  |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_3909      |    3|        4
953  |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_3905      |    3|        4
954  |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_3901      |    1|        1
955  |    x_11_Ux                             |Carry_Look_Ahead_generic__2_4162|   73|       86
956  |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_4129      |    2|        3
957  |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_4125      |    3|        4
958  |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_4121      |    3|        4
959  |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_4117      |    3|        4
960  |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_4113      |    3|        4
961  |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_4109      |    3|        4
962  |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_4105      |    3|        4
963  |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_4101      |    3|        4
964  |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_4097      |    3|        4
965  |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_4093      |    3|        4
966  |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_4089      |    3|        4
967  |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_4085      |    3|        4
968  |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_4081      |    3|        4
969  |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_4077      |    3|        4
970  |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_4073      |    3|        4
971  |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_4069      |    1|        1
972  |    x_12_Un                             |Carry_Look_Ahead_generic__2_4330|   73|       86
973  |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_4297      |    2|        3
974  |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_4293      |    3|        4
975  |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_4289      |    3|        4
976  |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_4285      |    3|        4
977  |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_4281      |    3|        4
978  |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_4277      |    3|        4
979  |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_4273      |    3|        4
980  |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_4269      |    3|        4
981  |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_4265      |    3|        4
982  |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_4261      |    3|        4
983  |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_4257      |    3|        4
984  |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_4253      |    3|        4
985  |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_4249      |    3|        4
986  |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_4245      |    3|        4
987  |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_4241      |    3|        4
988  |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_4237      |    1|        1
989  |    x_12_Ux                             |Carry_Look_Ahead_generic__2_4498|   73|       86
990  |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_4465      |    2|        3
991  |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_4461      |    3|        4
992  |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_4457      |    3|        4
993  |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_4453      |    3|        4
994  |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_4449      |    3|        4
995  |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_4445      |    3|        4
996  |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_4441      |    3|        4
997  |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_4437      |    3|        4
998  |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_4433      |    3|        4
999  |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_4429      |    3|        4
1000 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_4425      |    3|        4
1001 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_4421      |    3|        4
1002 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_4417      |    3|        4
1003 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_4413      |    3|        4
1004 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_4409      |    3|        4
1005 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_4405      |    1|        1
1006 |    x_13_Un                             |Carry_Look_Ahead_generic__2_4666|   73|       86
1007 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_4633      |    2|        3
1008 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_4629      |    3|        4
1009 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_4625      |    3|        4
1010 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_4621      |    3|        4
1011 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_4617      |    3|        4
1012 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_4613      |    3|        4
1013 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_4609      |    3|        4
1014 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_4605      |    3|        4
1015 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_4601      |    3|        4
1016 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_4597      |    3|        4
1017 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_4593      |    3|        4
1018 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_4589      |    3|        4
1019 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_4585      |    3|        4
1020 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_4581      |    3|        4
1021 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_4577      |    3|        4
1022 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_4573      |    1|        1
1023 |    x_13_Ux                             |Carry_Look_Ahead_generic__2_4834|   73|       86
1024 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_4801      |    2|        3
1025 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_4797      |    3|        4
1026 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_4793      |    3|        4
1027 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_4789      |    3|        4
1028 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_4785      |    3|        4
1029 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_4781      |    3|        4
1030 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_4777      |    3|        4
1031 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_4773      |    3|        4
1032 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_4769      |    3|        4
1033 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_4765      |    3|        4
1034 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_4761      |    3|        4
1035 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_4757      |    3|        4
1036 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_4753      |    3|        4
1037 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_4749      |    3|        4
1038 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_4745      |    3|        4
1039 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_4741      |    1|        1
1040 |    x_14_Ux                             |Carry_Look_Ahead_generic__2_5002|   65|       73
1041 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_4969      |    2|        3
1042 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_4965      |    3|        4
1043 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_4961      |    3|        4
1044 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_4957      |    3|        4
1045 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_4953      |    3|        4
1046 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_4949      |    3|        4
1047 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_4945      |    3|        4
1048 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_4941      |    2|        3
1049 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_4937      |    2|        3
1050 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_4933      |    2|        3
1051 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_4929      |    2|        3
1052 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_4925      |    2|        3
1053 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_4921      |    2|        3
1054 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_4917      |    2|        3
1055 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_4913      |    2|        3
1056 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_4909      |    1|        1
1057 |    x_14_Un                             |Carry_Look_Ahead_generic        |   65|       73
1058 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_6         |    2|        3
1059 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_10        |    3|        4
1060 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_14        |    3|        4
1061 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_18        |    3|        4
1062 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_22        |    3|        4
1063 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_26        |    3|        4
1064 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_30        |    3|        4
1065 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_34        |    2|        3
1066 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_38        |    2|        3
1067 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_42        |    2|        3
1068 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_46        |    2|        3
1069 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_50        |    2|        3
1070 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_54        |    2|        3
1071 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_58        |    2|        3
1072 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_62        |    2|        3
1073 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_66        |    1|        1
1074 |  A_X_block                             |booth_multiplier                | 2560|     3032
1075 |    U0                                  |Addition1__2_2                  |   29|       39
1076 |      muxx_1_muxx_j                     |mux__2_5005                     |    2|        3
1077 |      muxx_2_muxx_j                     |mux__2_5008                     |    2|        3
1078 |      muxx_3_muxx_j                     |mux__2_5011                     |    2|        3
1079 |      muxx_4_muxx_j                     |mux__2_5014                     |    2|        3
1080 |      muxx_5_muxx_j                     |mux__2_5017                     |    2|        3
1081 |      muxx_6_muxx_j                     |mux__2_5020                     |    2|        3
1082 |      muxx_7_muxx_j                     |mux__2_5023                     |    2|        3
1083 |      muxx_8_muxx_j                     |mux__2_5026                     |    2|        3
1084 |      muxx_9_muxx_j                     |mux__2_5029                     |    2|        3
1085 |      muxx_10_muxx_j                    |mux__2_5032                     |    2|        3
1086 |      muxx_11_muxx_j                    |mux__2_5035                     |    2|        3
1087 |      muxx_12_muxx_j                    |mux__2_5038                     |    2|        3
1088 |      muxx_13_muxx_j                    |mux__2_5041                     |    2|        3
1089 |      muxx_14_muxx_j                    |mux__2_5044                     |    2|        3
1090 |      muxx_15_muxx_j                    |mux__2_0                        |    1|        2
1091 |    x_1_Un                              |Carry_Look_Ahead_generic__2_634 |   73|       86
1092 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_601       |    2|        3
1093 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_597       |    3|        4
1094 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_593       |    3|        4
1095 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_589       |    3|        4
1096 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_585       |    3|        4
1097 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_581       |    3|        4
1098 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_577       |    3|        4
1099 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_573       |    3|        4
1100 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_569       |    3|        4
1101 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_565       |    3|        4
1102 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_561       |    3|        4
1103 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_557       |    3|        4
1104 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_553       |    3|        4
1105 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_549       |    3|        4
1106 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_545       |    3|        4
1107 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_541       |    1|        1
1108 |    x_1_Ux                              |Carry_Look_Ahead_generic__2_802 |   73|       86
1109 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_769       |    2|        3
1110 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_765       |    3|        4
1111 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_761       |    3|        4
1112 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_757       |    3|        4
1113 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_753       |    3|        4
1114 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_749       |    3|        4
1115 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_745       |    3|        4
1116 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_741       |    3|        4
1117 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_737       |    3|        4
1118 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_733       |    3|        4
1119 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_729       |    3|        4
1120 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_725       |    3|        4
1121 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_721       |    3|        4
1122 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_717       |    3|        4
1123 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_713       |    3|        4
1124 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_709       |    1|        1
1125 |    x_2_Un                              |Carry_Look_Ahead_generic__2_970 |   73|       86
1126 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_937       |    2|        3
1127 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_933       |    3|        4
1128 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_929       |    3|        4
1129 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_925       |    3|        4
1130 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_921       |    3|        4
1131 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_917       |    3|        4
1132 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_913       |    3|        4
1133 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_909       |    3|        4
1134 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_905       |    3|        4
1135 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_901       |    3|        4
1136 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_897       |    3|        4
1137 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_893       |    3|        4
1138 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_889       |    3|        4
1139 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_885       |    3|        4
1140 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_881       |    3|        4
1141 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_877       |    1|        1
1142 |    x_2_Ux                              |Carry_Look_Ahead_generic__2_1138|   73|       86
1143 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_1105      |    2|        3
1144 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_1101      |    3|        4
1145 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_1097      |    3|        4
1146 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_1093      |    3|        4
1147 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_1089      |    3|        4
1148 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_1085      |    3|        4
1149 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_1081      |    3|        4
1150 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_1077      |    3|        4
1151 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_1073      |    3|        4
1152 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_1069      |    3|        4
1153 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_1065      |    3|        4
1154 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_1061      |    3|        4
1155 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_1057      |    3|        4
1156 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_1053      |    3|        4
1157 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_1049      |    3|        4
1158 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_1045      |    1|        1
1159 |    x_3_Un                              |Carry_Look_Ahead_generic__2_1306|   73|       86
1160 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_1273      |    2|        3
1161 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_1269      |    3|        4
1162 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_1265      |    3|        4
1163 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_1261      |    3|        4
1164 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_1257      |    3|        4
1165 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_1253      |    3|        4
1166 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_1249      |    3|        4
1167 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_1245      |    3|        4
1168 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_1241      |    3|        4
1169 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_1237      |    3|        4
1170 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_1233      |    3|        4
1171 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_1229      |    3|        4
1172 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_1225      |    3|        4
1173 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_1221      |    3|        4
1174 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_1217      |    3|        4
1175 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_1213      |    1|        1
1176 |    x_3_Ux                              |Carry_Look_Ahead_generic__2_1474|   73|       86
1177 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_1441      |    2|        3
1178 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_1437      |    3|        4
1179 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_1433      |    3|        4
1180 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_1429      |    3|        4
1181 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_1425      |    3|        4
1182 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_1421      |    3|        4
1183 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_1417      |    3|        4
1184 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_1413      |    3|        4
1185 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_1409      |    3|        4
1186 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_1405      |    3|        4
1187 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_1401      |    3|        4
1188 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_1397      |    3|        4
1189 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_1393      |    3|        4
1190 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_1389      |    3|        4
1191 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_1385      |    3|        4
1192 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_1381      |    1|        1
1193 |    x_4_Un                              |Carry_Look_Ahead_generic__2_1642|   73|       86
1194 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_1609      |    2|        3
1195 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_1605      |    3|        4
1196 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_1601      |    3|        4
1197 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_1597      |    3|        4
1198 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_1593      |    3|        4
1199 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_1589      |    3|        4
1200 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_1585      |    3|        4
1201 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_1581      |    3|        4
1202 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_1577      |    3|        4
1203 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_1573      |    3|        4
1204 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_1569      |    3|        4
1205 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_1565      |    3|        4
1206 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_1561      |    3|        4
1207 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_1557      |    3|        4
1208 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_1553      |    3|        4
1209 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_1549      |    1|        1
1210 |    x_4_Ux                              |Carry_Look_Ahead_generic__2_1810|   73|       86
1211 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_1777      |    2|        3
1212 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_1773      |    3|        4
1213 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_1769      |    3|        4
1214 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_1765      |    3|        4
1215 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_1761      |    3|        4
1216 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_1757      |    3|        4
1217 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_1753      |    3|        4
1218 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_1749      |    3|        4
1219 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_1745      |    3|        4
1220 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_1741      |    3|        4
1221 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_1737      |    3|        4
1222 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_1733      |    3|        4
1223 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_1729      |    3|        4
1224 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_1725      |    3|        4
1225 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_1721      |    3|        4
1226 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_1717      |    1|        1
1227 |    x_5_Un                              |Carry_Look_Ahead_generic__2_1978|   73|       86
1228 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_1945      |    2|        3
1229 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_1941      |    3|        4
1230 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_1937      |    3|        4
1231 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_1933      |    3|        4
1232 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_1929      |    3|        4
1233 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_1925      |    3|        4
1234 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_1921      |    3|        4
1235 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_1917      |    3|        4
1236 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_1913      |    3|        4
1237 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_1909      |    3|        4
1238 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_1905      |    3|        4
1239 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_1901      |    3|        4
1240 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_1897      |    3|        4
1241 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_1893      |    3|        4
1242 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_1889      |    3|        4
1243 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_1885      |    1|        1
1244 |    x_5_Ux                              |Carry_Look_Ahead_generic__2_2146|   73|       86
1245 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_2113      |    2|        3
1246 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_2109      |    3|        4
1247 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_2105      |    3|        4
1248 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_2101      |    3|        4
1249 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_2097      |    3|        4
1250 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_2093      |    3|        4
1251 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_2089      |    3|        4
1252 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_2085      |    3|        4
1253 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_2081      |    3|        4
1254 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_2077      |    3|        4
1255 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_2073      |    3|        4
1256 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_2069      |    3|        4
1257 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_2065      |    3|        4
1258 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_2061      |    3|        4
1259 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_2057      |    3|        4
1260 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_2053      |    1|        1
1261 |    x_6_Un                              |Carry_Look_Ahead_generic__2_2314|   73|       86
1262 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_2281      |    2|        3
1263 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_2277      |    3|        4
1264 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_2273      |    3|        4
1265 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_2269      |    3|        4
1266 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_2265      |    3|        4
1267 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_2261      |    3|        4
1268 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_2257      |    3|        4
1269 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_2253      |    3|        4
1270 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_2249      |    3|        4
1271 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_2245      |    3|        4
1272 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_2241      |    3|        4
1273 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_2237      |    3|        4
1274 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_2233      |    3|        4
1275 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_2229      |    3|        4
1276 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_2225      |    3|        4
1277 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_2221      |    1|        1
1278 |    x_6_Ux                              |Carry_Look_Ahead_generic__2_2482|   73|       86
1279 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_2449      |    2|        3
1280 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_2445      |    3|        4
1281 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_2441      |    3|        4
1282 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_2437      |    3|        4
1283 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_2433      |    3|        4
1284 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_2429      |    3|        4
1285 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_2425      |    3|        4
1286 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_2421      |    3|        4
1287 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_2417      |    3|        4
1288 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_2413      |    3|        4
1289 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_2409      |    3|        4
1290 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_2405      |    3|        4
1291 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_2401      |    3|        4
1292 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_2397      |    3|        4
1293 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_2393      |    3|        4
1294 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_2389      |    1|        1
1295 |    x_7_Un                              |Carry_Look_Ahead_generic__2_2650|   73|       86
1296 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_2617      |    2|        3
1297 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_2613      |    3|        4
1298 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_2609      |    3|        4
1299 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_2605      |    3|        4
1300 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_2601      |    3|        4
1301 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_2597      |    3|        4
1302 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_2593      |    3|        4
1303 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_2589      |    3|        4
1304 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_2585      |    3|        4
1305 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_2581      |    3|        4
1306 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_2577      |    3|        4
1307 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_2573      |    3|        4
1308 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_2569      |    3|        4
1309 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_2565      |    3|        4
1310 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_2561      |    3|        4
1311 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_2557      |    1|        1
1312 |    x_7_Ux                              |Carry_Look_Ahead_generic__2_2818|   73|       86
1313 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_2785      |    2|        3
1314 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_2781      |    3|        4
1315 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_2777      |    3|        4
1316 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_2773      |    3|        4
1317 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_2769      |    3|        4
1318 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_2765      |    3|        4
1319 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_2761      |    3|        4
1320 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_2757      |    3|        4
1321 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_2753      |    3|        4
1322 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_2749      |    3|        4
1323 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_2745      |    3|        4
1324 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_2741      |    3|        4
1325 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_2737      |    3|        4
1326 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_2733      |    3|        4
1327 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_2729      |    3|        4
1328 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_2725      |    1|        1
1329 |    x_8_Un                              |Carry_Look_Ahead_generic__2_2986|   73|       86
1330 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_2953      |    2|        3
1331 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_2949      |    3|        4
1332 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_2945      |    3|        4
1333 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_2941      |    3|        4
1334 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_2937      |    3|        4
1335 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_2933      |    3|        4
1336 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_2929      |    3|        4
1337 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_2925      |    3|        4
1338 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_2921      |    3|        4
1339 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_2917      |    3|        4
1340 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_2913      |    3|        4
1341 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_2909      |    3|        4
1342 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_2905      |    3|        4
1343 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_2901      |    3|        4
1344 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_2897      |    3|        4
1345 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_2893      |    1|        1
1346 |    x_8_Ux                              |Carry_Look_Ahead_generic__2_3154|   73|       86
1347 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_3121      |    2|        3
1348 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_3117      |    3|        4
1349 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_3113      |    3|        4
1350 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_3109      |    3|        4
1351 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_3105      |    3|        4
1352 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_3101      |    3|        4
1353 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_3097      |    3|        4
1354 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_3093      |    3|        4
1355 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_3089      |    3|        4
1356 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_3085      |    3|        4
1357 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_3081      |    3|        4
1358 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_3077      |    3|        4
1359 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_3073      |    3|        4
1360 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_3069      |    3|        4
1361 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_3065      |    3|        4
1362 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_3061      |    1|        1
1363 |    x_9_Un                              |Carry_Look_Ahead_generic__2_3322|   73|       86
1364 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_3289      |    2|        3
1365 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_3285      |    3|        4
1366 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_3281      |    3|        4
1367 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_3277      |    3|        4
1368 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_3273      |    3|        4
1369 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_3269      |    3|        4
1370 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_3265      |    3|        4
1371 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_3261      |    3|        4
1372 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_3257      |    3|        4
1373 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_3253      |    3|        4
1374 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_3249      |    3|        4
1375 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_3245      |    3|        4
1376 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_3241      |    3|        4
1377 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_3237      |    3|        4
1378 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_3233      |    3|        4
1379 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_3229      |    1|        1
1380 |    x_9_Ux                              |Carry_Look_Ahead_generic__2_3490|   73|       86
1381 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_3457      |    2|        3
1382 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_3453      |    3|        4
1383 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_3449      |    3|        4
1384 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_3445      |    3|        4
1385 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_3441      |    3|        4
1386 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_3437      |    3|        4
1387 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_3433      |    3|        4
1388 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_3429      |    3|        4
1389 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_3425      |    3|        4
1390 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_3421      |    3|        4
1391 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_3417      |    3|        4
1392 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_3413      |    3|        4
1393 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_3409      |    3|        4
1394 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_3405      |    3|        4
1395 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_3401      |    3|        4
1396 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_3397      |    1|        1
1397 |    x_10_Un                             |Carry_Look_Ahead_generic__2_3658|   73|       86
1398 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_3625      |    2|        3
1399 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_3621      |    3|        4
1400 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_3617      |    3|        4
1401 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_3613      |    3|        4
1402 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_3609      |    3|        4
1403 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_3605      |    3|        4
1404 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_3601      |    3|        4
1405 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_3597      |    3|        4
1406 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_3593      |    3|        4
1407 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_3589      |    3|        4
1408 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_3585      |    3|        4
1409 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_3581      |    3|        4
1410 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_3577      |    3|        4
1411 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_3573      |    3|        4
1412 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_3569      |    3|        4
1413 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_3565      |    1|        1
1414 |    x_10_Ux                             |Carry_Look_Ahead_generic__2_3826|   73|       86
1415 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_3793      |    2|        3
1416 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_3789      |    3|        4
1417 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_3785      |    3|        4
1418 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_3781      |    3|        4
1419 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_3777      |    3|        4
1420 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_3773      |    3|        4
1421 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_3769      |    3|        4
1422 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_3765      |    3|        4
1423 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_3761      |    3|        4
1424 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_3757      |    3|        4
1425 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_3753      |    3|        4
1426 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_3749      |    3|        4
1427 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_3745      |    3|        4
1428 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_3741      |    3|        4
1429 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_3737      |    3|        4
1430 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_3733      |    1|        1
1431 |    x_11_Un                             |Carry_Look_Ahead_generic__2_3994|   73|       86
1432 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_3961      |    2|        3
1433 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_3957      |    3|        4
1434 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_3953      |    3|        4
1435 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_3949      |    3|        4
1436 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_3945      |    3|        4
1437 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_3941      |    3|        4
1438 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_3937      |    3|        4
1439 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_3933      |    3|        4
1440 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_3929      |    3|        4
1441 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_3925      |    3|        4
1442 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_3921      |    3|        4
1443 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_3917      |    3|        4
1444 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_3913      |    3|        4
1445 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_3909      |    3|        4
1446 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_3905      |    3|        4
1447 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_3901      |    1|        1
1448 |    x_11_Ux                             |Carry_Look_Ahead_generic__2_4162|   73|       86
1449 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_4129      |    2|        3
1450 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_4125      |    3|        4
1451 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_4121      |    3|        4
1452 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_4117      |    3|        4
1453 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_4113      |    3|        4
1454 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_4109      |    3|        4
1455 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_4105      |    3|        4
1456 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_4101      |    3|        4
1457 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_4097      |    3|        4
1458 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_4093      |    3|        4
1459 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_4089      |    3|        4
1460 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_4085      |    3|        4
1461 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_4081      |    3|        4
1462 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_4077      |    3|        4
1463 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_4073      |    3|        4
1464 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_4069      |    1|        1
1465 |    x_12_Un                             |Carry_Look_Ahead_generic__2_4330|   73|       86
1466 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_4297      |    2|        3
1467 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_4293      |    3|        4
1468 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_4289      |    3|        4
1469 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_4285      |    3|        4
1470 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_4281      |    3|        4
1471 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_4277      |    3|        4
1472 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_4273      |    3|        4
1473 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_4269      |    3|        4
1474 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_4265      |    3|        4
1475 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_4261      |    3|        4
1476 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_4257      |    3|        4
1477 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_4253      |    3|        4
1478 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_4249      |    3|        4
1479 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_4245      |    3|        4
1480 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_4241      |    3|        4
1481 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_4237      |    1|        1
1482 |    x_12_Ux                             |Carry_Look_Ahead_generic__2_4498|   73|       86
1483 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_4465      |    2|        3
1484 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_4461      |    3|        4
1485 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_4457      |    3|        4
1486 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_4453      |    3|        4
1487 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_4449      |    3|        4
1488 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_4445      |    3|        4
1489 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_4441      |    3|        4
1490 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_4437      |    3|        4
1491 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_4433      |    3|        4
1492 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_4429      |    3|        4
1493 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_4425      |    3|        4
1494 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_4421      |    3|        4
1495 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_4417      |    3|        4
1496 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_4413      |    3|        4
1497 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_4409      |    3|        4
1498 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_4405      |    1|        1
1499 |    x_13_Un                             |Carry_Look_Ahead_generic__2_4666|   73|       86
1500 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_4633      |    2|        3
1501 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_4629      |    3|        4
1502 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_4625      |    3|        4
1503 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_4621      |    3|        4
1504 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_4617      |    3|        4
1505 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_4613      |    3|        4
1506 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_4609      |    3|        4
1507 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_4605      |    3|        4
1508 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_4601      |    3|        4
1509 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_4597      |    3|        4
1510 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_4593      |    3|        4
1511 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_4589      |    3|        4
1512 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_4585      |    3|        4
1513 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_4581      |    3|        4
1514 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_4577      |    3|        4
1515 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_4573      |    1|        1
1516 |    x_13_Ux                             |Carry_Look_Ahead_generic__2_4834|   73|       86
1517 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_4801      |    2|        3
1518 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_4797      |    3|        4
1519 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_4793      |    3|        4
1520 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_4789      |    3|        4
1521 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_4785      |    3|        4
1522 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_4781      |    3|        4
1523 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_4777      |    3|        4
1524 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_4773      |    3|        4
1525 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_4769      |    3|        4
1526 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_4765      |    3|        4
1527 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_4761      |    3|        4
1528 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_4757      |    3|        4
1529 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_4753      |    3|        4
1530 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_4749      |    3|        4
1531 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_4745      |    3|        4
1532 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_4741      |    1|        1
1533 |    x_14_Ux                             |Carry_Look_Ahead_generic__2_5002|   65|       73
1534 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_4969      |    2|        3
1535 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_4965      |    3|        4
1536 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_4961      |    3|        4
1537 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_4957      |    3|        4
1538 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_4953      |    3|        4
1539 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_4949      |    3|        4
1540 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_4945      |    3|        4
1541 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_4941      |    2|        3
1542 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_4937      |    2|        3
1543 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_4933      |    2|        3
1544 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_4929      |    2|        3
1545 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_4925      |    2|        3
1546 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_4921      |    2|        3
1547 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_4917      |    2|        3
1548 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_4913      |    2|        3
1549 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_4909      |    1|        1
1550 |    x_14_Un                             |Carry_Look_Ahead_generic        |   65|       73
1551 |      GEN_FULL_ADDERS_32_FULL_ADDER_INST|Partial_Full_Adder__2_6         |    2|        3
1552 |      GEN_FULL_ADDERS_31_FULL_ADDER_INST|Partial_Full_Adder__2_10        |    3|        4
1553 |      GEN_FULL_ADDERS_30_FULL_ADDER_INST|Partial_Full_Adder__2_14        |    3|        4
1554 |      GEN_FULL_ADDERS_29_FULL_ADDER_INST|Partial_Full_Adder__2_18        |    3|        4
1555 |      GEN_FULL_ADDERS_28_FULL_ADDER_INST|Partial_Full_Adder__2_22        |    3|        4
1556 |      GEN_FULL_ADDERS_27_FULL_ADDER_INST|Partial_Full_Adder__2_26        |    3|        4
1557 |      GEN_FULL_ADDERS_26_FULL_ADDER_INST|Partial_Full_Adder__2_30        |    3|        4
1558 |      GEN_FULL_ADDERS_25_FULL_ADDER_INST|Partial_Full_Adder__2_34        |    2|        3
1559 |      GEN_FULL_ADDERS_24_FULL_ADDER_INST|Partial_Full_Adder__2_38        |    2|        3
1560 |      GEN_FULL_ADDERS_23_FULL_ADDER_INST|Partial_Full_Adder__2_42        |    2|        3
1561 |      GEN_FULL_ADDERS_22_FULL_ADDER_INST|Partial_Full_Adder__2_46        |    2|        3
1562 |      GEN_FULL_ADDERS_21_FULL_ADDER_INST|Partial_Full_Adder__2_50        |    2|        3
1563 |      GEN_FULL_ADDERS_20_FULL_ADDER_INST|Partial_Full_Adder__2_54        |    2|        3
1564 |      GEN_FULL_ADDERS_19_FULL_ADDER_INST|Partial_Full_Adder__2_58        |    2|        3
1565 |      GEN_FULL_ADDERS_18_FULL_ADDER_INST|Partial_Full_Adder__2_62        |    2|        3
1566 |      GEN_FULL_ADDERS_17_FULL_ADDER_INST|Partial_Full_Adder__2_66        |    1|        1
1567 |  Initreg                               |reg__3_24                       |   43|       86
1568 |  busDec                                |Decoder1                        |   12|       11
1569 |  XprevReg                              |reg__3_44                       |   52|      105
1570 |  UMux                                  |twoInpMux                       |   16|       30
1571 |  Ureg                                  |reg__3_64                       |   52|      105
1572 |  M1A1                                  |M1Add1Mux                       |   58|       64
1573 |  M1A2                                  |M1Add2Mux                       |   38|       48
1574 |  M2A1                                  |M2Add1Mux                       |   37|       34
1575 |  M2A2                                  |M2Add2Mux                       |   35|       33
1576 |  Breg                                  |reg__3_84                       |   52|      105
1577 |  Areg                                  |reg__3_104                      |   52|      105
1578 |  Xnreg                                 |reg__3_124                      |   49|       98
-----+----------------------------------------+--------------------------------+-----+---------
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
