Created a complete verification environment with generate generator, driver, monitor, scoreboard and input, output variables in interface for testing the code using System Verilog features
