{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458336709160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458336709161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 21:31:48 2016 " "Processing started: Fri Mar 18 21:31:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458336709161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458336709161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off control_unit -c top_model " "Command: quartus_eda --read_settings_files=off --write_settings_files=off control_unit -c top_model" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458336709161 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_model_7_1200mv_85c_slow.vho C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/control_unit_2/simulation/modelsim/ simulation " "Generated file top_model_7_1200mv_85c_slow.vho in folder \"C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/control_unit_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1458336711411 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_model_7_1200mv_0c_slow.vho C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/control_unit_2/simulation/modelsim/ simulation " "Generated file top_model_7_1200mv_0c_slow.vho in folder \"C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/control_unit_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1458336711515 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_model_min_1200mv_0c_fast.vho C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/control_unit_2/simulation/modelsim/ simulation " "Generated file top_model_min_1200mv_0c_fast.vho in folder \"C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/control_unit_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1458336711619 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_model.vho C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/control_unit_2/simulation/modelsim/ simulation " "Generated file top_model.vho in folder \"C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/control_unit_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1458336711716 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_model_7_1200mv_85c_vhd_slow.sdo C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/control_unit_2/simulation/modelsim/ simulation " "Generated file top_model_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/control_unit_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1458336711784 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_model_7_1200mv_0c_vhd_slow.sdo C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/control_unit_2/simulation/modelsim/ simulation " "Generated file top_model_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/control_unit_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1458336711915 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_model_min_1200mv_0c_vhd_fast.sdo C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/control_unit_2/simulation/modelsim/ simulation " "Generated file top_model_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/control_unit_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1458336711992 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_model_vhd.sdo C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/control_unit_2/simulation/modelsim/ simulation " "Generated file top_model_vhd.sdo in folder \"C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/control_unit_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1458336712062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458336712226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 18 21:31:52 2016 " "Processing ended: Fri Mar 18 21:31:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458336712226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458336712226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458336712226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458336712226 ""}
