
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102560                       # Number of seconds simulated
sim_ticks                                102559780572                       # Number of ticks simulated
final_tick                               628746765336                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 156390                       # Simulator instruction rate (inst/s)
host_op_rate                                   199612                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1862111                       # Simulator tick rate (ticks/s)
host_mem_usage                               67381848                       # Number of bytes of host memory used
host_seconds                                 55077.14                       # Real time elapsed on the host
sim_insts                                  8613518636                       # Number of instructions simulated
sim_ops                                   10994053319                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       779008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1788672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3384448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1047040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1790848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       779648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      2832384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      2841344                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15281536                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38144                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3661696                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3661696                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6086                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13974                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        26441                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         8180                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        13991                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         6091                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        22128                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        22198                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                119387                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           28607                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                28607                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46178                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7595648                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        41186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17440287                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47426                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     32999759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        53666                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10209070                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        41186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17461504                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        46178                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      7601888                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        46178                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     27616908                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        49922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     27704271                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               149001255                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46178                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        41186                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47426                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        53666                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        41186                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        46178                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        46178                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        49922                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             371920                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          35703041                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               35703041                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          35703041                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46178                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7595648                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        41186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17440287                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47426                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     32999759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        53666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10209070                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        41186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17461504                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        46178                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      7601888                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        46178                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     27616908                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        49922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     27704271                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              184704295                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus0.numCycles               245946717                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22054520                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18362348                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2000847                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8489629                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8082148                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2372770                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92997                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191861580                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120966155                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22054520                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10454918                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25219533                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5565616                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9479987                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         11911004                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1912224                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230107728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.646034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.017605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       204888195     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1547072      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1954128      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3094637      1.34%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1307074      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1682916      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1951112      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          892220      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12790374      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230107728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089672                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491839                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190730867                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10719752                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25099307                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        11728                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3546072                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3357130                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          544                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147854089                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2592                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3546072                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190924416                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         618026                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      9561317                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24917668                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       540225                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146942096                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          132                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         77593                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       377158                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    205227015                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    683353215                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    683353215                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171886503                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        33340481                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35685                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18637                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1898962                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13749109                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7198513                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81100                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1635956                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143458527                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35819                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137704031                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       126837                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17286749                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35082653                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1428                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230107728                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.598433                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.320238                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171750995     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     26619279     11.57%     86.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10884831      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6098333      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8262163      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2540607      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2498364      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1347028      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       106128      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230107728                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         939258     78.93%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        127914     10.75%     89.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122782     10.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116009834     84.25%     84.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1882947      1.37%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17047      0.01%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12617798      9.16%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7176405      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137704031                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.559894                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1189954                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008641                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    506832580                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160781751                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134120007                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138893985                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102043                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2577175                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          661                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        99177                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3546072                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         470488                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59314                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143494350                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       112778                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13749109                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7198513                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18638                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         51794                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           59                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          661                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1184101                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1124864                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2308965                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135303611                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12414312                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2400419                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19590074                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19138645                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7175762                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.550134                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134120472                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134120007                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80371629                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        215870024                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.545321                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372315                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123223305                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20271602                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34391                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2017985                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226561656                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.543884                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.363900                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    174408122     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     26430247     11.67%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9593875      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4784285      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4374746      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836555      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1816943      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       866028      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2450855      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226561656                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123223305                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18271267                       # Number of memory references committed
system.switch_cpus0.commit.loads             11171934                       # Number of loads committed
system.switch_cpus0.commit.membars              17156                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17860911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110941122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2544540                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2450855                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367605006                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290535924                       # The number of ROB writes
system.switch_cpus0.timesIdled                2905372                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15838989                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123223305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.459467                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.459467                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.406592                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.406592                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608820084                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      187418640                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      136761210                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus1.numCycles               245946717                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18046487                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16108502                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1433639                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11935469                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11768404                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1080453                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        43102                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    190533311                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             102482662                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18046487                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12848857                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22836643                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4709920                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4588920                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11526772                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1407020                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    221227101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.518947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.759202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       198390458     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3481678      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1754512      0.79%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3439930      1.55%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1101152      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3186599      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          502559      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          819920      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8550293      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    221227101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.073376                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.416686                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       188664225                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6501986                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22791344                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        18198                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3251344                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1710014                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        16885                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     114622331                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        32060                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3251344                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       188877145                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4108927                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1728168                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22586034                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       675479                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     114460128                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          141                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         88719                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       519241                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    149990558                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    518697577                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    518697577                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    121631951                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        28358581                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        15337                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         7758                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1546384                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20635045                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3352877                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        20992                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       765547                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         113860610                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        15393                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        106613705                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        69984                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20544216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     42069924                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          104                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    221227101                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.481920                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.094905                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    174499938     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     14677447      6.63%     85.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     15669030      7.08%     92.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9082621      4.11%     96.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      4675746      2.11%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      1173896      0.53%     99.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1388621      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        32271      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        27531      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    221227101                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         179211     57.43%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         72605     23.27%     80.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        60251     19.31%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     83604550     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       834862      0.78%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         7580      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     18842155     17.67%     96.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3324558      3.12%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     106613705                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.433483                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             312067                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002927                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    434836561                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    134420499                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    103913510                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     106925772                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        84436                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4185048                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          287                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        82745                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3251344                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3322066                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        82655                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    113876081                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         4575                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20635045                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3352877                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         7756                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         38224                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         1810                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          287                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       965816                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       555693                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1521509                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    105262495                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     18575237                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1351209                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   78                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21899630                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16004619                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3324393                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.427989                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             103937038                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            103913510                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         62874124                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        136934601                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.422504                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.459154                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     82786050                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     93191306                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20688973                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        15289                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1424586                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    217975757                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.427531                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.297374                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    183287987     84.09%     84.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     13621883      6.25%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8758295      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2755139      1.26%     95.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4577437      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       891709      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       564817      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       517699      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3000791      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    217975757                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     82786050                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      93191306                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19720123                       # Number of memory references committed
system.switch_cpus1.commit.loads             16449991                       # Number of loads committed
system.switch_cpus1.commit.membars               7628                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          14300373                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         81436737                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1164103                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3000791                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           328854933                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          231014494                       # The number of ROB writes
system.switch_cpus1.timesIdled                4246820                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               24719616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           82786050                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             93191306                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     82786050                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.970872                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.970872                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.336602                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.336602                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       489293431                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      135380884                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      121758333                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         15274                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus2.numCycles               245946717                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18288313                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16502139                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       956595                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      6900267                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         6541133                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1011670                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        42578                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    193966195                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             115012224                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18288313                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      7552803                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             22745571                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        3005627                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles      12603057                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11128578                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       961116                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    231339958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.583229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.901211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       208594387     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          812397      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1657757      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          701720      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3782719      1.64%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3365985      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          653389      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1362885      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10408719      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    231339958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074359                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.467631                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       192657011                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     13924115                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         22661916                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72274                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       2024637                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1605523                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          498                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     134860601                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2761                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       2024637                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       192868078                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       12228886                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1005724                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22540850                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       671778                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     134788902                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          204                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        305916                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       235157                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         7255                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    158228899                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    634865141                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    634865141                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    140455227                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        17773669                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        15640                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         7891                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1629683                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     31810620                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     16094730                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       147473                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       782159                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         134529216                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        15688                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        129370143                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        71360                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     10318149                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     24734502                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           72                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    231339958                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.559221                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.354529                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    185197051     80.05%     80.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     13914875      6.01%     86.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11359071      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      4915625      2.12%     93.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6189298      2.68%     95.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5951596      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3378694      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       267069      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       166679      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    231339958                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         327419     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2527222     86.31%     97.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        73384      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     81147082     62.72%     62.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1130127      0.87%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         7748      0.01%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     31027305     23.98%     87.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     16057881     12.41%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     129370143                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.526009                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            2928025                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022633                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    493079628                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    144866384                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    128270929                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     132298168                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       232581                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1217078                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          501                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         3340                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        98449                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        11419                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       2024637                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       11798905                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       194236                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    134544989                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1354                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     31810620                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     16094730                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         7892                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        129064                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           89                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         3340                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       558727                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       563748                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1122475                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    128468172                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     30923709                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       901970                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   85                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            46980073                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16834789                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          16056364                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.522341                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             128274490                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            128270929                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         69276622                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        136570167                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.521540                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507260                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104251041                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122512316                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     12047151                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        15616                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       977605                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    229315321                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534253                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.356480                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    184832782     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16274521      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7621153      3.32%     91.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      7520892      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2056300      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      8696016      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       652527      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       476669      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1184461      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    229315321                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104251041                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122512316                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              46589823                       # Number of memory references committed
system.switch_cpus2.commit.loads             30593542                       # Number of loads committed
system.switch_cpus2.commit.membars               7796                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16178482                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108942921                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1186710                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1184461                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           362690015                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          271143788                       # The number of ROB writes
system.switch_cpus2.timesIdled                4217767                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               14606759                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104251041                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122512316                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104251041                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.359178                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.359178                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.423877                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.423877                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       635134861                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      148946283                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      160614657                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         15592                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus3.numCycles               245946717                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19968745                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16338448                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1949801                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8158819                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7849199                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2063182                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88576                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    192305269                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             111708767                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19968745                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9912381                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             23303813                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5329308                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5215881                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles          281                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         11764132                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1951250                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    224179409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.611850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.953639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       200875596     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1081813      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1720243      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2336936      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2403654      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2033970      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1136406      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1698230      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10892561      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    224179409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081191                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.454199                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       190327834                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7210475                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23260723                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        26590                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3353786                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3287514                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          367                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     137058491                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1931                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3353786                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       190846268                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1409262                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4592225                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         22774950                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1202915                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     137012582                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          176                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        176989                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       517105                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    191201154                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    637398003                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    637398003                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    165768707                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        25432447                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        33952                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17656                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3577000                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     12811792                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6951739                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        82296                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1672446                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         136858272                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34069                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        129972800                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        17788                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     15121263                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     36206087                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1208                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    224179409                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579771                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.271000                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    169170476     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22634519     10.10%     85.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11453757      5.11%     90.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8638692      3.85%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6788086      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2742830      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1730476      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       899243      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       121330      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    224179409                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          24495     11.34%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         79088     36.62%     47.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       112401     52.04%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    109312480     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1942060      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16293      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11771890      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6930077      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     129972800                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.528459                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             215984                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    484358781                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    152014123                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    128025031                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     130188784                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       263457                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2042846                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          521                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       100793                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3353786                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1118214                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       117903                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    136892478                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         7910                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     12811792                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6951739                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17659                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         99609                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          521                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1134768                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1096484                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2231252                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    128179399                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11076516                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1793401                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  137                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18006327                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18213658                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6929811                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521167                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             128025222                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            128025031                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         73487621                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        198017447                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520540                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371117                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     96632136                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    118904852                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     17987652                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32861                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1974436                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    220825623                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.538456                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.386725                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    172032445     77.90%     77.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24190222     10.95%     88.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9131897      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4356199      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3677677      1.67%     96.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2107859      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1834908      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       832540      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2661876      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    220825623                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     96632136                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     118904852                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17619892                       # Number of memory references committed
system.switch_cpus3.commit.loads             10768946                       # Number of loads committed
system.switch_cpus3.commit.membars              16394                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17146125                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        107131980                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2448516                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2661876                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           355055588                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          277138855                       # The number of ROB writes
system.switch_cpus3.timesIdled                2913885                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               21767308                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           96632136                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            118904852                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     96632136                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.545186                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.545186                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392899                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392899                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       576899558                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      178337312                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      127072000                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32832                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus4.numCycles               245946717                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        18073444                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16132133                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1434695                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups     11999401                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits        11788591                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1082664                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        43185                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    190850765                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             102638548                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           18073444                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     12871255                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             22875571                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        4712656                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4518471                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11544652                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1408165                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    221514680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.519102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.759366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       198639109     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         3488216      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1756097      0.79%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3447003      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1106279      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3191608      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          503900      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          818923      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         8563545      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    221514680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.073485                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.417320                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       188977144                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6435989                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         22830317                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        18273                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3252953                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1712900                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        16922                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     114806661                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        32106                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3252953                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       189190781                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4063409                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1706324                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         22624386                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       676823                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     114645434                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          153                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         89177                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       519553                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    150233964                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    519549659                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    519549659                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    121876571                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        28357388                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        15375                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         7777                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1546738                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     20664944                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      3361321                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        21303                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       766730                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         114050814                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        15431                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        106802196                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        69125                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     20550099                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     42088574                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          106                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    221514680                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.482145                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.095050                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    174697913     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     14712073      6.64%     85.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     15697506      7.09%     92.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9099005      4.11%     96.70% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      4681904      2.11%     98.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      1174550      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1391886      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        32330      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        27513      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    221514680                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         178829     57.34%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         72733     23.32%     80.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        60331     19.34%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     83753854     78.42%     78.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       836637      0.78%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         7598      0.01%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     18871532     17.67%     96.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      3332575      3.12%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     106802196                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.434249                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             311893                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002920                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    435500089                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    134616633                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    104102156                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     107114089                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        85107                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      4186905                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          298                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        83521                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3252953                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3275259                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        82724                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    114066330                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         5601                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     20664944                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      3361321                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         7776                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         38206                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         1780                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          298                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       967953                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       554393                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1522346                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    105453758                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     18605093                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1348437                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   85                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            21937491                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        16033660                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           3332398                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.428767                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             104125622                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            104102156                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         62986839                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        137189842                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.423271                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.459122                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     82945371                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     93375197                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     20695247                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        15325                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1425636                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    218261727                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.427813                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.297762                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    183503320     84.07%     84.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     13651987      6.25%     90.33% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8776392      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      2759975      1.26%     95.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4584602      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       893501      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       566299      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       518414      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      3007237      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    218261727                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     82945371                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      93375197                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              19755839                       # Number of memory references committed
system.switch_cpus4.commit.loads             16478039                       # Number of loads committed
system.switch_cpus4.commit.membars               7646                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          14328079                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         81598878                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1166826                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      3007237                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           329324622                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          231396410                       # The number of ROB writes
system.switch_cpus4.timesIdled                4252051                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               24432037                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           82945371                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             93375197                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     82945371                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.965165                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.965165                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.337249                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.337249                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       490175937                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      135628722                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      121946540                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         15310                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus5.numCycles               245946717                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        22061834                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     18368080                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2001625                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8462355                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8083218                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2374213                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        93283                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    191945299                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             121004926                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           22061834                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10457431                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             25229481                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5571387                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       9372984                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines         11916108                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1913014                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    230099373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.646356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.018098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       204869892     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1547327      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1955207      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3093658      1.34%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1308168      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1683922      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1951067      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          892439      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12797693      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    230099373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089702                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491997                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       190814778                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     10612648                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         25109089                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        11808                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3551048                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3358632                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          549                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     147922877                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2619                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3551048                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       191009035                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         617800                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      9453755                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24926604                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       541127                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     147007774                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          141                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         77543                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       377681                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    205308377                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    683663853                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    683663853                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    171947803                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        33360561                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        35642                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        18588                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1904969                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13769470                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7201833                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        80862                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1635473                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         143532517                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        35774                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        137754995                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       127494                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17311849                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     35194106                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1371                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    230099373                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.598676                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.320426                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    171720789     74.63%     74.63% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     26629139     11.57%     86.20% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     10886900      4.73%     90.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      6102452      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8267699      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2540395      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2497964      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1348135      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       105900      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    230099373                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         939847     78.85%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        129306     10.85%     89.69% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       122865     10.31%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    116053144     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1883641      1.37%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        17053      0.01%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12621202      9.16%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7179955      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     137754995                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.560101                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            1192018                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008653                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    506928871                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    160880802                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    134172557                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     138947013                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       102034                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2593530                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          664                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        99958                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3551048                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         469925                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        59265                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    143568296                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts       113101                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13769470                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7201833                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        18589                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         51831                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          664                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1183816                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1127319                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2311135                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    135354913                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     12416815                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2400078                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            19596080                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        19146401                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7179265                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.550342                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             134172973                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            134172557                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         80407776                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        215977713                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.545535                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372297                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    100035680                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    123267304                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20301584                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        34403                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2018768                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    226548325                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.544110                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.364177                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    174376630     76.97%     76.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     26441230     11.67%     88.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9596408      4.24%     92.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4783502      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4377443      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1836307      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1818557      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       865881      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2452367      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    226548325                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    100035680                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     123267304                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18277815                       # Number of memory references committed
system.switch_cpus5.commit.loads             11175940                       # Number of loads committed
system.switch_cpus5.commit.membars              17162                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17867303                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        110980722                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2545449                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2452367                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           367664144                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          290688853                       # The number of ROB writes
system.switch_cpus5.timesIdled                2908775                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               15847344                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          100035680                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            123267304                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    100035680                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.458590                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.458590                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.406737                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.406737                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       609041421                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      187489405                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      136806244                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         34374                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  47                       # Number of system calls
system.switch_cpus6.numCycles               245946616                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        18995260                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     15533966                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1856324                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8055596                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7514953                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1956646                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        82817                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    184472935                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             107722009                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           18995260                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9471599                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             22589454                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5369387                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       5018169                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         11341591                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1869236                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    215553081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.610737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.959278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       192963627     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1225362      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1937246      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3073843      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1284577      0.60%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1444478      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1517040      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          993285      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11113623      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    215553081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077233                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.437989                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       182790105                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      6714865                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         22519386                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        56671                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3472052                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3114944                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          446                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     131563713                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2918                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3472052                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       183057390                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1744455                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      4187367                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         22312063                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       779752                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     131485147                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents        23752                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        225830                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       288116                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents        40311                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    182536349                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    611657966                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    611657966                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    156054677                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        26481459                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        33457                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        18369                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2345842                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     12540040                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      6736888                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       204370                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1532200                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         131309934                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        33558                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        124386067                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       155032                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     16429592                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     36542319                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         3127                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    215553081                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.577055                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.269081                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    163079783     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     21070771      9.78%     85.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11525958      5.35%     90.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      7846601      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7333201      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2116518      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1636563      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       560683      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       383003      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    215553081                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          28985     12.60%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         88304     38.39%     50.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       112745     49.01%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    104204807     83.78%     83.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1963124      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        15088      0.01%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     11500020      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      6703028      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     124386067                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.505744                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             230034                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001849                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    464710281                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    147774433                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    122397564                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     124616101                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       376583                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2240381                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          350                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1373                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       189345                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         7771                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3472052                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1117576                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       113212                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    131343621                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        47045                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     12540040                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      6736888                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        18360                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         83905                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1373                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1085745                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1056809                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2142554                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    122624377                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     10818018                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1761690                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  129                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            17519346                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17263313                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           6701328                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.498581                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             122398436                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            122397564                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         71566454                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        186938739                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.497659                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382834                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     91665843                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    112358815                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     18984900                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        30431                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1895516                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    212081029                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.529792                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.382847                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    166465738     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     22088159     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8602076      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4635744      2.19%     95.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3472404      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1936879      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1193137      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1068697      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2618195      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    212081029                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     91665843                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     112358815                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              16847179                       # Number of memory references committed
system.switch_cpus6.commit.loads             10299641                       # Number of loads committed
system.switch_cpus6.commit.membars              15182                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          16128570                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        101243749                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2282553                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2618195                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           340805938                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          266159858                       # The number of ROB writes
system.switch_cpus6.timesIdled                2979057                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               30393535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           91665843                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            112358815                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     91665843                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.683078                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.683078                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.372706                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.372706                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       552996380                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      169667634                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      122710949                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         30404                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  47                       # Number of system calls
system.switch_cpus7.numCycles               245946717                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        19041586                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     15571716                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1861816                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8078365                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7533860                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1960052                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        82533                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    184943838                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             107989565                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           19041586                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9493912                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             22645301                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5387184                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4982127                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines         11371210                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1874855                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    216055935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.610808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.959403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       193410634     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1229441      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1943897      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3080686      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1285234      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1445602      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1523011      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          997075      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11140355      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    216055935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077422                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.439077                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       183255772                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6683938                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         22575445                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        56584                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3484194                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3122568                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          452                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     131887111                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2931                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3484194                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       183524094                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1742317                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4157458                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         22366880                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       780990                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     131807833                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents        20455                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        226091                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       289393                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents        39185                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    182988742                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    613153659                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    613153659                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    156421135                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        26567568                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        33676                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        18549                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2354590                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     12569831                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6753173                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       204589                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1534620                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         131631234                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        33774                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        124680480                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       155444                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     16482810                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     36681824                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         3271                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    216055935                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.577075                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.269101                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    163455984     75.65%     75.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     21125116      9.78%     85.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11550643      5.35%     90.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      7868600      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7347420      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2121142      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1640796      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       561760      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       384474      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    216055935                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          29013     12.57%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         88629     38.41%     50.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       113083     49.01%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    104450658     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1967831      1.58%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        15124      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11527938      9.25%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6718929      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     124680480                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.506941                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             230725                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001851                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    465803060                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    148149186                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    122687967                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     124911205                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       375213                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2246026                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          360                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1395                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       190264                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         7797                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3484194                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1122734                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       113395                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    131665139                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        47621                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     12569831                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6753173                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        18539                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         84073                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1395                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1089337                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1059258                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2148595                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    122915727                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     10842811                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1764749                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  131                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            17559988                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17304663                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6717177                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.499766                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             122688920                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            122687967                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         71735531                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        187378713                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.498840                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382837                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     91881048                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    112622617                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     19042843                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        30503                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1901149                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    212571741                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.529810                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.382854                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    166847791     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     22142208     10.42%     88.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8622304      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4646349      2.19%     95.15% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3479648      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1942105      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1195607      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1071837      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2623892      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    212571741                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     91881048                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     112622617                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              16886714                       # Number of memory references committed
system.switch_cpus7.commit.loads             10323805                       # Number of loads committed
system.switch_cpus7.commit.membars              15218                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          16166475                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        101481406                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2287906                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2623892                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           341612698                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          266815317                       # The number of ROB writes
system.switch_cpus7.timesIdled                2986015                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               29890782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           91881048                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            112622617                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     91881048                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.676795                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.676795                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.373581                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.373581                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       554306071                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      170072944                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      123012848                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         30476                       # number of misc regfile writes
system.l20.replacements                          6123                       # number of replacements
system.l20.tagsinuse                      4095.177447                       # Cycle average of tags in use
system.l20.total_refs                          287209                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10215                       # Sample count of references to valid blocks.
system.l20.avg_refs                         28.116397                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          121.102947                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    18.466378                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2210.696269                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1744.911853                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.029566                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004508                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.539721                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.426004                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999799                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        29082                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  29084                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9249                       # number of Writeback hits
system.l20.Writeback_hits::total                 9249                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          206                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  206                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        29288                       # number of demand (read+write) hits
system.l20.demand_hits::total                   29290                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        29288                       # number of overall hits
system.l20.overall_hits::total                  29290                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6086                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6123                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6086                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6123                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6086                       # number of overall misses
system.l20.overall_misses::total                 6123                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     50674106                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2770192003                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2820866109                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     50674106                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2770192003                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2820866109                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     50674106                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2770192003                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2820866109                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        35168                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              35207                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9249                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9249                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          206                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              206                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        35374                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               35413                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        35374                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              35413                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.173055                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.173914                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.172047                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.172903                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.172047                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.172903                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 455174.499343                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 460700.001470                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 455174.499343                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 460700.001470                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 455174.499343                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 460700.001470                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3584                       # number of writebacks
system.l20.writebacks::total                     3584                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6086                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6123                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6086                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6123                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6086                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6123                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2332980038                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2380997297                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2332980038                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2380997297                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2332980038                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2380997297                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.173055                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.173914                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.172047                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.172903                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.172047                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.172903                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 383335.530398                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 388861.227666                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 383335.530398                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 388861.227666                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 383335.530398                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 388861.227666                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         14007                       # number of replacements
system.l21.tagsinuse                      4095.814606                       # Cycle average of tags in use
system.l21.total_refs                          219402                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18103                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.119649                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           52.309958                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.136974                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2923.552960                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1112.814714                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012771                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001742                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.713758                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.271683                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999955                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        37903                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37904                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            6598                       # number of Writeback hits
system.l21.Writeback_hits::total                 6598                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           67                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   67                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        37970                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37971                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        37970                       # number of overall hits
system.l21.overall_hits::total                  37971                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           33                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13974                       # number of ReadReq misses
system.l21.ReadReq_misses::total                14007                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           33                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13974                       # number of demand (read+write) misses
system.l21.demand_misses::total                 14007                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           33                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13974                       # number of overall misses
system.l21.overall_misses::total                14007                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     22997171                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6429168218                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6452165389                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     22997171                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6429168218                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6452165389                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     22997171                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6429168218                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6452165389                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           34                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        51877                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              51911                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         6598                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             6598                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           67                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               67                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           34                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        51944                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               51978                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           34                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        51944                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              51978                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.269368                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.269827                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.269020                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.269479                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.269020                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.269479                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 696883.969697                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 460080.736940                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 460638.637039                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 696883.969697                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 460080.736940                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 460638.637039                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 696883.969697                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 460080.736940                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 460638.637039                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2101                       # number of writebacks
system.l21.writebacks::total                     2101                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           33                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13974                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           14007                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           33                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13974                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            14007                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           33                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13974                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           14007                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     20617271                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5424180541                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5444797812                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     20617271                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5424180541                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5444797812                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     20617271                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5424180541                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5444797812                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.269368                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.269827                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.269020                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.269479                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.269020                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.269479                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 624765.787879                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 388162.340132                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 388719.769544                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 624765.787879                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 388162.340132                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 388719.769544                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 624765.787879                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 388162.340132                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 388719.769544                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         26478                       # number of replacements
system.l22.tagsinuse                      4095.912835                       # Cycle average of tags in use
system.l22.total_refs                          386114                       # Total number of references to valid blocks.
system.l22.sampled_refs                         30574                       # Sample count of references to valid blocks.
system.l22.avg_refs                         12.628835                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           10.174683                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.303566                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3312.621807                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           768.812780                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002484                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001051                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.808746                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.187698                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999979                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        48769                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  48770                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           19963                       # number of Writeback hits
system.l22.Writeback_hits::total                19963                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           72                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   72                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        48841                       # number of demand (read+write) hits
system.l22.demand_hits::total                   48842                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        48841                       # number of overall hits
system.l22.overall_hits::total                  48842                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        26441                       # number of ReadReq misses
system.l22.ReadReq_misses::total                26479                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        26441                       # number of demand (read+write) misses
system.l22.demand_misses::total                 26479                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        26441                       # number of overall misses
system.l22.overall_misses::total                26479                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     33923948                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data  13607498945                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total    13641422893                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     33923948                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data  13607498945                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total     13641422893                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     33923948                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data  13607498945                       # number of overall miss cycles
system.l22.overall_miss_latency::total    13641422893                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        75210                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              75249                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        19963                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            19963                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           72                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               72                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        75282                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               75321                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        75282                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              75321                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.351562                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.351885                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.351226                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.351549                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.351226                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.351549                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 892735.473684                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 514636.320298                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 515178.930209                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 892735.473684                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 514636.320298                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 515178.930209                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 892735.473684                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 514636.320298                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 515178.930209                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4863                       # number of writebacks
system.l22.writebacks::total                     4863                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        26441                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           26479                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        26441                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            26479                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        26441                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           26479                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     31195548                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data  11708605772                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total  11739801320                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     31195548                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data  11708605772                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total  11739801320                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     31195548                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data  11708605772                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total  11739801320                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.351562                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.351885                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.351226                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.351549                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.351226                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.351549                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 820935.473684                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 442820.081389                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 443362.714604                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 820935.473684                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 442820.081389                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 443362.714604                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 820935.473684                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 442820.081389                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 443362.714604                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          8224                       # number of replacements
system.l23.tagsinuse                      4095.353914                       # Cycle average of tags in use
system.l23.total_refs                          301982                       # Total number of references to valid blocks.
system.l23.sampled_refs                         12320                       # Sample count of references to valid blocks.
system.l23.avg_refs                         24.511526                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.588801                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.957270                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2460.758271                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1542.049572                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019187                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003408                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.600771                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.376477                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999842                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        31226                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  31228                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9690                       # number of Writeback hits
system.l23.Writeback_hits::total                 9690                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          150                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        31376                       # number of demand (read+write) hits
system.l23.demand_hits::total                   31378                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        31376                       # number of overall hits
system.l23.overall_hits::total                  31378                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         8180                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 8223                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         8180                       # number of demand (read+write) misses
system.l23.demand_misses::total                  8223                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         8180                       # number of overall misses
system.l23.overall_misses::total                 8223                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     41367281                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   3728821145                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     3770188426                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     41367281                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   3728821145                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      3770188426                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     41367281                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   3728821145                       # number of overall miss cycles
system.l23.overall_miss_latency::total     3770188426                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           45                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        39406                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              39451                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9690                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9690                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          150                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              150                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           45                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        39556                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               39601                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           45                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        39556                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              39601                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.955556                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.207583                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.208436                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.955556                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.206795                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.207646                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.955556                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.206795                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.207646                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 962029.790698                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 455846.105746                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 458493.059224                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 962029.790698                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 455846.105746                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 458493.059224                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 962029.790698                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 455846.105746                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 458493.059224                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4324                       # number of writebacks
system.l23.writebacks::total                     4324                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         8180                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            8223                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         8180                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             8223                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         8180                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            8223                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     38278188                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   3141009023                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   3179287211                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     38278188                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   3141009023                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   3179287211                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     38278188                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   3141009023                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   3179287211                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.207583                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.208436                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.955556                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.206795                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.207646                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.955556                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.206795                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.207646                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 890190.418605                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 383986.433130                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 386633.492764                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 890190.418605                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 383986.433130                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 386633.492764                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 890190.418605                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 383986.433130                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 386633.492764                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         14024                       # number of replacements
system.l24.tagsinuse                      4095.813487                       # Cycle average of tags in use
system.l24.total_refs                          219533                       # Total number of references to valid blocks.
system.l24.sampled_refs                         18120                       # Sample count of references to valid blocks.
system.l24.avg_refs                         12.115508                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           52.306443                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     7.370428                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2925.296869                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1110.839747                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.012770                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.001799                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.714184                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.271201                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999954                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        38031                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  38032                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            6601                       # number of Writeback hits
system.l24.Writeback_hits::total                 6601                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           68                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   68                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        38099                       # number of demand (read+write) hits
system.l24.demand_hits::total                   38100                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        38099                       # number of overall hits
system.l24.overall_hits::total                  38100                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           33                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        13991                       # number of ReadReq misses
system.l24.ReadReq_misses::total                14024                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           33                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        13991                       # number of demand (read+write) misses
system.l24.demand_misses::total                 14024                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           33                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        13991                       # number of overall misses
system.l24.overall_misses::total                14024                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     20828860                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   6270862800                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     6291691660                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     20828860                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   6270862800                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      6291691660                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     20828860                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   6270862800                       # number of overall miss cycles
system.l24.overall_miss_latency::total     6291691660                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           34                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        52022                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              52056                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         6601                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             6601                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           68                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               68                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           34                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        52090                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               52124                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           34                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        52090                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              52124                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.268944                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.269402                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.268593                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.269051                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.268593                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.269051                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 631177.575758                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 448206.904439                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 448637.454364                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 631177.575758                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 448206.904439                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 448637.454364                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 631177.575758                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 448206.904439                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 448637.454364                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                2103                       # number of writebacks
system.l24.writebacks::total                     2103                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           33                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        13991                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           14024                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           33                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        13991                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            14024                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           33                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        13991                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           14024                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     18459460                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   5265783851                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   5284243311                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     18459460                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   5265783851                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   5284243311                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     18459460                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   5265783851                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   5284243311                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.268944                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.269402                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.268593                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.269051                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.268593                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.269051                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 559377.575758                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 376369.369666                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 376800.007915                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 559377.575758                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 376369.369666                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 376800.007915                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 559377.575758                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 376369.369666                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 376800.007915                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          6128                       # number of replacements
system.l25.tagsinuse                      4095.198433                       # Cycle average of tags in use
system.l25.total_refs                          287201                       # Total number of references to valid blocks.
system.l25.sampled_refs                         10220                       # Sample count of references to valid blocks.
system.l25.avg_refs                         28.101859                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          121.115875                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    18.000777                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2212.214979                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1743.866802                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.029569                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.004395                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.540092                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.425749                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999804                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        29085                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  29087                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            9238                       # number of Writeback hits
system.l25.Writeback_hits::total                 9238                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          203                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  203                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        29288                       # number of demand (read+write) hits
system.l25.demand_hits::total                   29290                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        29288                       # number of overall hits
system.l25.overall_hits::total                  29290                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         6091                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 6128                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         6091                       # number of demand (read+write) misses
system.l25.demand_misses::total                  6128                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         6091                       # number of overall misses
system.l25.overall_misses::total                 6128                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     50517457                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   2722494368                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     2773011825                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     50517457                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   2722494368                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      2773011825                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     50517457                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   2722494368                       # number of overall miss cycles
system.l25.overall_miss_latency::total     2773011825                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        35176                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              35215                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         9238                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             9238                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          203                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              203                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        35379                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               35418                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        35379                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              35418                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.173158                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.174017                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.172164                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.173019                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.172164                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.173019                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1365336.675676                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 446970.016089                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 452514.984497                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1365336.675676                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 446970.016089                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 452514.984497                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1365336.675676                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 446970.016089                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 452514.984497                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                3587                       # number of writebacks
system.l25.writebacks::total                     3587                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         6091                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            6128                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         6091                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             6128                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         6091                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            6128                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     47860857                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   2284968733                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   2332829590                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     47860857                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   2284968733                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   2332829590                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     47860857                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   2284968733                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   2332829590                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.173158                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.174017                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.172164                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.173019                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.172164                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.173019                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1293536.675676                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 375138.521261                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 380683.679830                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1293536.675676                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 375138.521261                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 380683.679830                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1293536.675676                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 375138.521261                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 380683.679830                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         22168                       # number of replacements
system.l26.tagsinuse                      4095.574720                       # Cycle average of tags in use
system.l26.total_refs                          376961                       # Total number of references to valid blocks.
system.l26.sampled_refs                         26264                       # Sample count of references to valid blocks.
system.l26.avg_refs                         14.352764                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           37.275751                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    11.306933                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2592.691456                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1454.300580                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.009101                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.002760                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.632981                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.355054                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        44535                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  44536                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           13533                       # number of Writeback hits
system.l26.Writeback_hits::total                13533                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          123                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  123                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        44658                       # number of demand (read+write) hits
system.l26.demand_hits::total                   44659                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        44658                       # number of overall hits
system.l26.overall_hits::total                  44659                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        22128                       # number of ReadReq misses
system.l26.ReadReq_misses::total                22165                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        22129                       # number of demand (read+write) misses
system.l26.demand_misses::total                 22166                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        22129                       # number of overall misses
system.l26.overall_misses::total                22166                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     26204328                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data  11664383101                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total    11690587429                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data       766632                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total       766632                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     26204328                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data  11665149733                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total     11691354061                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     26204328                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data  11665149733                       # number of overall miss cycles
system.l26.overall_miss_latency::total    11691354061                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        66663                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              66701                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        13533                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            13533                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          124                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              124                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        66787                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               66825                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        66787                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              66825                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.331938                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.332304                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.008065                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.008065                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.331337                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.331702                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.331337                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.331702                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 708225.081081                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 527132.280414                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 527434.578344                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data       766632                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total       766632                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 708225.081081                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 527143.103303                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 527445.369530                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 708225.081081                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 527143.103303                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 527445.369530                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                4018                       # number of writebacks
system.l26.writebacks::total                     4018                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        22128                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           22165                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            1                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        22129                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            22166                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        22129                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           22166                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     23545725                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data  10074689433                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total  10098235158                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data       694832                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total       694832                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     23545725                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data  10075384265                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total  10098929990                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     23545725                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data  10075384265                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total  10098929990                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.331938                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.332304                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.008065                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.008065                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.331337                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.331702                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.331337                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.331702                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 636370.945946                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 455291.460277                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 455593.735980                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       694832                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       694832                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 636370.945946                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 455302.285011                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 455604.529008                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 636370.945946                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 455302.285011                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 455604.529008                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         22241                       # number of replacements
system.l27.tagsinuse                      4095.575176                       # Cycle average of tags in use
system.l27.total_refs                          376998                       # Total number of references to valid blocks.
system.l27.sampled_refs                         26337                       # Sample count of references to valid blocks.
system.l27.avg_refs                         14.314387                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           37.276723                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    11.975135                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2591.346274                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1454.977044                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.009101                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002924                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.632653                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.355219                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        44596                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  44597                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           13509                       # number of Writeback hits
system.l27.Writeback_hits::total                13509                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          123                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  123                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        44719                       # number of demand (read+write) hits
system.l27.demand_hits::total                   44720                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        44719                       # number of overall hits
system.l27.overall_hits::total                  44720                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        22197                       # number of ReadReq misses
system.l27.ReadReq_misses::total                22237                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        22198                       # number of demand (read+write) misses
system.l27.demand_misses::total                 22238                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        22198                       # number of overall misses
system.l27.overall_misses::total                22238                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     44276880                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data  11352323913                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total    11396600793                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       773254                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       773254                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     44276880                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data  11353097167                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total     11397374047                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     44276880                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data  11353097167                       # number of overall miss cycles
system.l27.overall_miss_latency::total    11397374047                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        66793                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              66834                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        13509                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            13509                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          124                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              124                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        66917                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               66958                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        66917                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              66958                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.975610                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.332325                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.332720                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.008065                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.008065                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.975610                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.331724                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.332119                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.975610                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.331724                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.332119                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst      1106922                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 511435.054872                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 512506.219049                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       773254                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       773254                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst      1106922                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 511446.849581                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 512517.944374                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst      1106922                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 511446.849581                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 512517.944374                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4027                       # number of writebacks
system.l27.writebacks::total                     4027                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        22197                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           22237                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        22198                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            22238                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        22198                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           22238                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     41404322                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   9758192911                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   9799597233                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       701454                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       701454                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     41404322                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   9758894365                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   9800298687                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     41404322                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   9758894365                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   9800298687                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.332325                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.332720                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.008065                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.008065                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.975610                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.331724                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.332119                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.975610                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.331724                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.332119                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1035108.050000                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 439617.647024                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 440688.817421                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       701454                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       701454                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1035108.050000                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 439629.442517                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 440700.543529                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1035108.050000                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 439629.442517                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 440700.543529                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               493.581945                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011919045                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2048419.119433                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.581945                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061830                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790997                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11910945                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11910945                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11910945                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11910945                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11910945                       # number of overall hits
system.cpu0.icache.overall_hits::total       11910945                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     80166869                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     80166869                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11911004                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11911004                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11911004                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11911004                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11911004                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11911004                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       211139                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs       211139                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 35374                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163369867                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 35630                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4585.177294                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.474637                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.525363                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.912010                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.087990                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9505413                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9505413                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7062516                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7062516                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18362                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18362                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17181                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17181                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16567929                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16567929                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16567929                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16567929                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        90878                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        90878                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2103                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2103                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        92981                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         92981                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        92981                       # number of overall misses
system.cpu0.dcache.overall_misses::total        92981                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12407456770                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12407456770                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    134993832                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    134993832                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12542450602                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12542450602                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12542450602                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12542450602                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9596291                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9596291                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16660910                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16660910                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16660910                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16660910                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009470                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009470                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000298                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000298                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005581                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005581                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005581                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005581                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 136528.717291                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 136528.717291                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 64191.075606                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64191.075606                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 134892.618944                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 134892.618944                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 134892.618944                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 134892.618944                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         8549                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets         8549                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9249                       # number of writebacks
system.cpu0.dcache.writebacks::total             9249                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        55710                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        55710                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         1897                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1897                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        57607                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        57607                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        57607                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        57607                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        35168                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        35168                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          206                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          206                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        35374                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        35374                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        35374                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        35374                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4713495620                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4713495620                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     15060988                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     15060988                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4728556608                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4728556608                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4728556608                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4728556608                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002123                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002123                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002123                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002123                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 134027.969177                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 134027.969177                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 73111.592233                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73111.592233                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 133673.223497                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 133673.223497                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 133673.223497                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 133673.223497                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               557.871420                       # Cycle average of tags in use
system.cpu1.icache.total_refs               928254174                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1654642.021390                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    32.702744                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   525.168676                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.052408                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.841616                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.894025                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11526729                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11526729                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11526729                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11526729                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11526729                       # number of overall hits
system.cpu1.icache.overall_hits::total       11526729                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.cpu1.icache.overall_misses::total           43                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     26853122                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     26853122                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     26853122                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     26853122                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     26853122                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     26853122                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11526772                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11526772                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11526772                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11526772                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11526772                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11526772                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 624491.209302                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 624491.209302                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 624491.209302                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 624491.209302                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 624491.209302                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 624491.209302                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     23384227                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     23384227                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     23384227                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     23384227                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     23384227                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     23384227                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 687771.382353                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 687771.382353                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 687771.382353                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 687771.382353                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 687771.382353                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 687771.382353                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51944                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               222915620                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52200                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4270.414176                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   201.869634                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    54.130366                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.788553                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.211447                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     16967583                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16967583                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3254368                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3254368                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         7685                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7685                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         7637                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         7637                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     20221951                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        20221951                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     20221951                       # number of overall hits
system.cpu1.dcache.overall_hits::total       20221951                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       178913                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       178913                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          320                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          320                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       179233                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        179233                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       179233                       # number of overall misses
system.cpu1.dcache.overall_misses::total       179233                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  43115770479                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  43115770479                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     27506326                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     27506326                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  43143276805                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  43143276805                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  43143276805                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  43143276805                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17146496                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17146496                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3254688                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3254688                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         7685                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7685                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         7637                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7637                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20401184                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20401184                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20401184                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20401184                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010434                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010434                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000098                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008785                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008785                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008785                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008785                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 240987.354072                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 240987.354072                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85957.268750                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85957.268750                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 240710.565605                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 240710.565605                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 240710.565605                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 240710.565605                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6598                       # number of writebacks
system.cpu1.dcache.writebacks::total             6598                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       127036                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       127036                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          253                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          253                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       127289                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       127289                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       127289                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       127289                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51877                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51877                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           67                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           67                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51944                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51944                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51944                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51944                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9028671518                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9028671518                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      4366702                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4366702                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9033038220                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9033038220                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9033038220                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9033038220                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003026                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003026                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002546                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002546                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002546                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002546                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 174039.969890                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 174039.969890                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65174.656716                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65174.656716                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 173899.549900                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 173899.549900                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 173899.549900                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 173899.549900                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               578.982174                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1038843843                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1784955.056701                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.944954                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   542.037221                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.059207                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.868649                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.927856                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11128522                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11128522                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11128522                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11128522                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11128522                       # number of overall hits
system.cpu2.icache.overall_hits::total       11128522                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           56                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           56                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           56                       # number of overall misses
system.cpu2.icache.overall_misses::total           56                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     44719514                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     44719514                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     44719514                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     44719514                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     44719514                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     44719514                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11128578                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11128578                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11128578                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11128578                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11128578                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11128578                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 798562.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 798562.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 798562.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 798562.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 798562.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 798562.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           17                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     34306138                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     34306138                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     34306138                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     34306138                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     34306138                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     34306138                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 879644.564103                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 879644.564103                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 879644.564103                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 879644.564103                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 879644.564103                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 879644.564103                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 75281                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               445909208                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 75537                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5903.189271                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.904884                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.095116                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.437128                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.562872                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     29178202                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       29178202                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     15980210                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      15980210                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         7810                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         7810                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         7796                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         7796                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     45158412                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        45158412                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     45158412                       # number of overall hits
system.cpu2.dcache.overall_hits::total       45158412                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       271547                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       271547                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          255                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          255                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       271802                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        271802                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       271802                       # number of overall misses
system.cpu2.dcache.overall_misses::total       271802                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  67026443126                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  67026443126                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     25581814                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     25581814                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  67052024940                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  67052024940                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  67052024940                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  67052024940                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     29449749                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     29449749                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     15980465                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     15980465                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         7810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         7810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         7796                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         7796                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     45430214                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     45430214                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     45430214                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     45430214                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009221                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009221                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000016                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005983                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005983                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005983                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005983                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 246831.830681                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 246831.830681                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 100320.839216                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 100320.839216                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 246694.376568                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 246694.376568                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 246694.376568                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 246694.376568                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19963                       # number of writebacks
system.cpu2.dcache.writebacks::total            19963                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       196337                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       196337                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          183                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          183                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       196520                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       196520                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       196520                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       196520                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        75210                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        75210                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           72                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        75282                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        75282                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        75282                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        75282                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  17167354822                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17167354822                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      4957575                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4957575                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  17172312397                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  17172312397                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  17172312397                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  17172312397                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001657                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001657                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001657                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001657                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 228258.939263                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 228258.939263                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 68855.208333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 68855.208333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 228106.484910                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 228106.484910                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 228106.484910                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 228106.484910                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               518.957561                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1008676542                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1939762.580769                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    43.957561                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.070445                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.831663                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11764071                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11764071                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11764071                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11764071                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11764071                       # number of overall hits
system.cpu3.icache.overall_hits::total       11764071                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           60                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           60                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           60                       # number of overall misses
system.cpu3.icache.overall_misses::total           60                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     47661613                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     47661613                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     47661613                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     47661613                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     47661613                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     47661613                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11764131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11764131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11764131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11764131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11764131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11764131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 794360.216667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 794360.216667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 794360.216667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 794360.216667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 794360.216667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 794360.216667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       127200                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs       127200                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     41864072                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     41864072                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     41864072                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     41864072                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     41864072                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     41864072                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 930312.711111                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 930312.711111                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 930312.711111                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 930312.711111                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 930312.711111                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 930312.711111                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 39556                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               165577535                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 39812                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4158.985607                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.537349                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.462651                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912255                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087745                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8099471                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8099471                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6818519                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6818519                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17531                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17531                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16416                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16416                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     14917990                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14917990                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     14917990                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14917990                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       126827                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       126827                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          890                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          890                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       127717                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        127717                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       127717                       # number of overall misses
system.cpu3.dcache.overall_misses::total       127717                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  23589859709                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  23589859709                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     74995258                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     74995258                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  23664854967                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  23664854967                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  23664854967                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  23664854967                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8226298                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8226298                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6819409                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6819409                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16416                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16416                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15045707                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15045707                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15045707                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15045707                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015417                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015417                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000131                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008489                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008489                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008489                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008489                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 186000.297326                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 186000.297326                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 84264.334831                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84264.334831                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 185291.347017                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 185291.347017                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 185291.347017                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 185291.347017                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9690                       # number of writebacks
system.cpu3.dcache.writebacks::total             9690                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        87421                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        87421                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          740                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          740                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        88161                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        88161                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        88161                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        88161                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        39406                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        39406                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          150                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          150                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        39556                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        39556                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        39556                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        39556                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5831725559                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5831725559                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      9682216                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      9682216                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5841407775                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5841407775                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5841407775                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5841407775                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004790                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004790                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002629                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002629                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002629                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002629                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 147990.802390                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 147990.802390                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64548.106667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64548.106667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 147674.379993                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 147674.379993                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 147674.379993                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 147674.379993                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               558.607727                       # Cycle average of tags in use
system.cpu4.icache.total_refs               928272055                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1654673.894831                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    32.589183                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   526.018544                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.052226                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.842978                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.895205                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11544610                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11544610                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11544610                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11544610                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11544610                       # number of overall hits
system.cpu4.icache.overall_hits::total       11544610                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           42                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           42                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           42                       # number of overall misses
system.cpu4.icache.overall_misses::total           42                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     23515351                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     23515351                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     23515351                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     23515351                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     23515351                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     23515351                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11544652                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11544652                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11544652                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11544652                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11544652                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11544652                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 559889.309524                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 559889.309524                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 559889.309524                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 559889.309524                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 559889.309524                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 559889.309524                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     21202215                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     21202215                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     21202215                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     21202215                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     21202215                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     21202215                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 623594.558824                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 623594.558824                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 623594.558824                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 623594.558824                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 623594.558824                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 623594.558824                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 52090                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               222949165                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 52346                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4259.144252                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   202.503795                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    53.496205                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.791030                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.208970                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     16993465                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       16993465                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3261992                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3261992                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         7706                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         7706                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         7655                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         7655                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     20255457                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        20255457                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     20255457                       # number of overall hits
system.cpu4.dcache.overall_hits::total       20255457                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       179237                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       179237                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          328                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          328                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       179565                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        179565                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       179565                       # number of overall misses
system.cpu4.dcache.overall_misses::total       179565                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  42206851984                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  42206851984                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     28244903                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     28244903                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  42235096887                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  42235096887                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  42235096887                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  42235096887                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     17172702                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     17172702                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3262320                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3262320                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         7706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         7706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         7655                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         7655                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     20435022                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     20435022                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     20435022                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     20435022                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010437                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010437                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000101                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000101                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008787                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008787                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008787                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008787                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 235480.687492                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 235480.687492                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 86112.509146                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 86112.509146                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 235207.846111                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 235207.846111                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 235207.846111                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 235207.846111                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         6601                       # number of writebacks
system.cpu4.dcache.writebacks::total             6601                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       127215                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       127215                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          260                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          260                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       127475                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       127475                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       127475                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       127475                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        52022                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        52022                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           68                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           68                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        52090                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        52090                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        52090                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        52090                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   8878602147                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   8878602147                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      4421863                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      4421863                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   8883024010                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   8883024010                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   8883024010                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   8883024010                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003029                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003029                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002549                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002549                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002549                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002549                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 170670.142382                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 170670.142382                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65027.397059                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65027.397059                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 170532.232866                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 170532.232866                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 170532.232866                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 170532.232866                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               493.319414                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1011924150                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2048429.453441                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    38.319414                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.061409                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.790576                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11916050                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11916050                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11916050                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11916050                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11916050                       # number of overall hits
system.cpu5.icache.overall_hits::total       11916050                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           58                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           58                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           58                       # number of overall misses
system.cpu5.icache.overall_misses::total           58                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     79214730                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     79214730                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     79214730                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     79214730                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     79214730                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     79214730                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11916108                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11916108                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11916108                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11916108                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11916108                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11916108                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1365771.206897                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1365771.206897                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1365771.206897                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1365771.206897                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1365771.206897                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1365771.206897                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       203154                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       203154                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           19                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           19                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           19                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     50962338                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     50962338                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     50962338                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     50962338                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     50962338                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     50962338                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1306726.615385                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1306726.615385                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1306726.615385                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1306726.615385                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1306726.615385                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1306726.615385                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 35379                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               163373998                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 35635                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4584.649867                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.476183                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.523817                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.912016                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.087984                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      9507020                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        9507020                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7065087                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7065087                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        18309                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        18309                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        17187                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        17187                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     16572107                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        16572107                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     16572107                       # number of overall hits
system.cpu5.dcache.overall_hits::total       16572107                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        90868                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        90868                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         2062                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         2062                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        92930                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         92930                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        92930                       # number of overall misses
system.cpu5.dcache.overall_misses::total        92930                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  12282372367                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  12282372367                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    132579364                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    132579364                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  12414951731                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  12414951731                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  12414951731                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  12414951731                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      9597888                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      9597888                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7067149                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7067149                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        18309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        18309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        17187                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        17187                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     16665037                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     16665037                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     16665037                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     16665037                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009467                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000292                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000292                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005576                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005576                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005576                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005576                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 135167.191608                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 135167.191608                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 64296.490786                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 64296.490786                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 133594.659755                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 133594.659755                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 133594.659755                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 133594.659755                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets           16                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets            8                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         9238                       # number of writebacks
system.cpu5.dcache.writebacks::total             9238                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        55692                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        55692                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         1859                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         1859                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        57551                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        57551                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        57551                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        57551                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        35176                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        35176                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          203                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          203                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        35379                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        35379                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        35379                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        35379                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   4665838248                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   4665838248                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     14769033                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     14769033                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   4680607281                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   4680607281                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   4680607281                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   4680607281                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002123                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002123                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002123                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002123                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 132642.661133                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 132642.661133                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 72753.857143                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 72753.857143                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 132299.027135                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 132299.027135                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 132299.027135                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 132299.027135                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               526.922239                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1014009214                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1920471.996212                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    36.922239                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.059170                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.844427                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11341533                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11341533                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11341533                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11341533                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11341533                       # number of overall hits
system.cpu6.icache.overall_hits::total       11341533                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           58                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           58                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           58                       # number of overall misses
system.cpu6.icache.overall_misses::total           58                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     34084878                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     34084878                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     34084878                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     34084878                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     34084878                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     34084878                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11341591                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11341591                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11341591                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11341591                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11341591                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11341591                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 587670.310345                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 587670.310345                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 587670.310345                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 587670.310345                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 587670.310345                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 587670.310345                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           20                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           20                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           20                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     26586771                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     26586771                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     26586771                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     26586771                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     26586771                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     26586771                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 699651.868421                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 699651.868421                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 699651.868421                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 699651.868421                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 699651.868421                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 699651.868421                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 66786                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               179800062                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 67042                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2681.901823                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.073707                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.926293                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.914350                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.085650                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      7865187                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        7865187                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6516073                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6516073                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        18192                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        18192                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        15202                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        15202                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     14381260                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        14381260                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     14381260                       # number of overall hits
system.cpu6.dcache.overall_hits::total       14381260                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       171472                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       171472                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          752                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          752                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       172224                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        172224                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       172224                       # number of overall misses
system.cpu6.dcache.overall_misses::total       172224                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  39734428512                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  39734428512                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     69545539                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     69545539                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  39803974051                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  39803974051                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  39803974051                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  39803974051                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8036659                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8036659                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6516825                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6516825                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        18192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        18192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        15202                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        15202                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     14553484                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     14553484                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     14553484                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     14553484                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021336                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021336                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000115                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011834                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011834                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011834                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011834                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 231725.462536                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 231725.462536                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 92480.769947                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 92480.769947                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 231117.463600                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 231117.463600                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 231117.463600                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 231117.463600                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        13533                       # number of writebacks
system.cpu6.dcache.writebacks::total            13533                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       104809                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       104809                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          628                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          628                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       105437                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       105437                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       105437                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       105437                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        66663                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        66663                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          124                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        66787                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        66787                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        66787                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        66787                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  14773669406                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  14773669406                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      8789232                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      8789232                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  14782458638                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  14782458638                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  14782458638                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  14782458638                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008295                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008295                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004589                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004589                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004589                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004589                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 221617.230038                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 221617.230038                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 70880.903226                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 70880.903226                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 221337.365625                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 221337.365625                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 221337.365625                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 221337.365625                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               528.804788                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1014038827                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   531                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1909677.640301                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    39.723883                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   489.080905                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.063660                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.783784                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.847444                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11371146                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11371146                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11371146                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11371146                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11371146                       # number of overall hits
system.cpu7.icache.overall_hits::total       11371146                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           64                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           64                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           64                       # number of overall misses
system.cpu7.icache.overall_misses::total           64                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     68454547                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     68454547                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     68454547                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     68454547                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     68454547                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     68454547                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11371210                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11371210                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11371210                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11371210                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11371210                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11371210                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000006                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000006                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1069602.296875                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1069602.296875                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1069602.296875                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1069602.296875                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1069602.296875                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1069602.296875                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           23                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           23                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           23                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     44683840                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     44683840                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     44683840                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     44683840                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     44683840                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     44683840                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1089849.756098                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1089849.756098                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1089849.756098                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1089849.756098                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1089849.756098                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1089849.756098                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 66917                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               179835420                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 67173                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2677.197981                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.068980                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.931020                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.914332                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.085668                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      7885042                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        7885042                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6531375                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6531375                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18357                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18357                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        15238                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        15238                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     14416417                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        14416417                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     14416417                       # number of overall hits
system.cpu7.dcache.overall_hits::total       14416417                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       171972                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       171972                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          747                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          747                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       172719                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        172719                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       172719                       # number of overall misses
system.cpu7.dcache.overall_misses::total       172719                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  39148708847                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  39148708847                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     68822545                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     68822545                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  39217531392                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  39217531392                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  39217531392                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  39217531392                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8057014                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8057014                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6532122                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6532122                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        15238                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        15238                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     14589136                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     14589136                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     14589136                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     14589136                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021344                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021344                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000114                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000114                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011839                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011839                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011839                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011839                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 227645.830990                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 227645.830990                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 92131.921017                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 92131.921017                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 227059.740920                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 227059.740920                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 227059.740920                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 227059.740920                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        13509                       # number of writebacks
system.cpu7.dcache.writebacks::total            13509                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       105179                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       105179                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          623                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          623                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       105802                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       105802                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       105802                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       105802                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        66793                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        66793                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          124                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        66917                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        66917                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        66917                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        66917                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data  14466531255                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  14466531255                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8781447                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8781447                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data  14475312702                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  14475312702                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  14475312702                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  14475312702                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008290                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008290                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004587                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004587                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004587                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004587                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 216587.535445                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 216587.535445                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 70818.120968                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 70818.120968                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 216317.418623                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 216317.418623                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 216317.418623                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 216317.418623                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
