// Seed: 1023604089
`timescale 1ps / 1 ps
module module_0;
  assign id_0 = id_0 & 1 & 1 ? {id_0, 1} : id_0;
  logic id_1;
endmodule
