$date
	Mon Sep 23 09:49:04 2013
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ultra2_indirect_immediate $end
$var reg 16 ! ALU [15:0] $end
$var reg 16 " IR [15:0] $end
$var reg 16 # MA [15:0] $end
$var reg 16 $ MD [15:0] $end
$var reg 16 % PC [15:0] $end
$var reg 16 & mt [15:0] $end
$var reg 2 ' opcode [1:0] $end
$var reg 2 ( rd [1:0] $end
$var reg 2 ) rs [1:0] $end
$var reg 2 * rt [1:0] $end
$scope begin stop_at $end
$upscope $end
$scope begin Init $end
$upscope $end
$scope begin main_process $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
b0 (
b0 '
bx &
b1011 %
b0 $
b0 #
b1000100000011 "
b0 !
$end
#1
b11 #
b1 *
b1 (
#2
b11 &
#3
b1100 %
b101000000000100 "
#4
b100 #
b0 *
b1 '
#5
b100 !
#6
b11 $
#7
b1101 %
b10000111111100 "
#8
b11111100 #
b1 *
b10 (
b0 '
#9
b1111111111111100 &
#10
b1110 %
b1010100100000110 "
#11
b110 #
b10 )
b10 '
#12
b1111111111111111 !
#14
b1111 %
b110000000000101 "
#15
b101 #
b0 *
b0 )
b1 '
#16
b101 !
#17
b1111111111111111 $
#18
b10000 %
b1100000111111110 "
#19
b11111110 #
b1 *
b0 (
b11 '
#20
b1101 %
b1101 !
b1111111111111110 &
#21
b1110 %
b1010100100000110 "
#22
b110 #
b10 )
b10 (
b10 '
#23
b10 !
#25
b1111 %
b110000000000101 "
#26
b101 #
b0 *
b0 )
b1 '
#27
b101 !
#28
b10 $
#29
b10000 %
b1100000111111110 "
#30
b11111110 #
b1 *
b0 (
b11 '
#31
b1101 %
b1101 !
#32
b1110 %
b1010100100000110 "
#33
b110 #
b10 )
b10 (
b10 '
#34
b101 !
#36
b1111 %
b110000000000101 "
#37
b101 #
b0 *
b0 )
b1 '
#39
b101 $
#40
b10000 %
b1100000111111110 "
#41
b11111110 #
b1 *
b0 (
b11 '
#42
b1101 %
b1101 !
#43
b1110 %
b1010100100000110 "
#44
b110 #
b10 )
b10 (
b10 '
#45
b1000 !
#47
b1111 %
b110000000000101 "
#48
b101 #
b0 *
b0 )
b1 '
#49
b101 !
#50
b1000 $
