Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Tue Nov 30 05:00:51 2021
| Host             : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command          : report_power -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/r2_FFT/r2_FFT_ED97_17_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_power_synth.rpt
| Design           : implementedSystem_toplevel_wrapper
| Device           : xcvu13p-fhga2104-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.833        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.851        |
| Device Static (W)        | 2.982        |
| Effective TJA (C/W)      | 0.5          |
| Max Ambient (C)          | 97.4         |
| Junction Temperature (C) | 27.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.183 |        3 |       --- |             --- |
| CLB Logic               |     0.612 |    46663 |       --- |             --- |
|   LUT as Logic          |     0.535 |    17645 |   1728000 |            1.02 |
|   Register              |     0.048 |    21238 |   3456000 |            0.61 |
|   LUT as Shift Register |     0.021 |      612 |    791040 |            0.08 |
|   CARRY8                |     0.007 |      552 |    216000 |            0.26 |
|   Others                |     0.000 |      743 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |     2367 |   1728000 |            0.14 |
| Signals                 |     0.939 |    33593 |       --- |             --- |
| DSPs                    |     0.072 |       48 |     12288 |            0.39 |
| I/O                     |     0.046 |      103 |       832 |           12.38 |
| Static Power            |     2.982 |          |           |                 |
| Total                   |     4.833 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.850 |     3.309 |       2.123 |      1.186 |
| Vccint_io  |       0.850 |     0.145 |       0.002 |      0.143 |
| Vccbram    |       0.850 |     0.021 |       0.000 |      0.021 |
| Vccaux     |       1.800 |     0.883 |       0.000 |      0.883 |
| Vccaux_io  |       1.800 |     0.113 |       0.009 |      0.104 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.015 |       0.015 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.032 |       0.000 |      0.032 |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             4.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| implementedSystem_toplevel_wrapper  |     1.851 |
|   DUT                               |     1.785 |
|     Add11_impl_instance             |     0.009 |
|       FPAddSubOp_instance           |     0.009 |
|         LZC_component               |     0.004 |
|         fracAdder                   |     0.001 |
|     Add128_impl_instance            |     0.008 |
|       FPAddSubOp_instance           |     0.008 |
|         LZC_component               |     0.004 |
|         fracAdder                   |     0.001 |
|     Add12_impl_instance             |     0.009 |
|       FPAddSubOp_instance           |     0.008 |
|         LZC_component               |     0.004 |
|         fracAdder                   |     0.001 |
|     Add14_impl_instance             |     0.010 |
|       FPAddSubOp_instance           |     0.010 |
|         LZC_component               |     0.005 |
|         fracAdder                   |     0.001 |
|     Add18_impl_instance             |     0.008 |
|       FPAddSubOp_instance           |     0.008 |
|         LZC_component               |     0.004 |
|         fracAdder                   |    <0.001 |
|     Add2_impl_instance              |     0.009 |
|       FPAddSubOp_instance           |     0.009 |
|         LZC_component               |     0.004 |
|         fracAdder                   |     0.001 |
|     Add38_impl_instance             |     0.009 |
|       FPAddSubOp_instance           |     0.009 |
|         LZC_component               |     0.004 |
|         fracAdder                   |     0.001 |
|     Add3_impl_instance              |     0.010 |
|       FPAddSubOp_instance           |     0.008 |
|         LZC_component               |     0.004 |
|         fracAdder                   |     0.001 |
|     Add49_impl_instance             |     0.009 |
|       FPAddSubOp_instance           |     0.009 |
|         LZC_component               |     0.004 |
|         fracAdder                   |     0.001 |
|     Add59_impl_instance             |     0.009 |
|       FPAddSubOp_instance           |     0.009 |
|         LZC_component               |     0.004 |
|         fracAdder                   |     0.001 |
|     Add5_impl_instance              |     0.009 |
|       FPAddSubOp_instance           |     0.009 |
|         LZC_component               |     0.004 |
|         fracAdder                   |     0.001 |
|     Add70_impl_instance             |     0.008 |
|       FPAddSubOp_instance           |     0.008 |
|         LZC_component               |     0.004 |
|         fracAdder                   |     0.001 |
|     Add74_impl_instance             |     0.009 |
|       FPAddSubOp_instance           |     0.009 |
|         LZC_component               |     0.004 |
|         fracAdder                   |     0.001 |
|     Add9_impl_instance              |     0.009 |
|       FPAddSubOp_instance           |     0.009 |
|         LZC_component               |     0.004 |
|         fracAdder                   |     0.001 |
|     Delay11No3_instance             |    <0.001 |
|     Delay11No5_instance             |    <0.001 |
|     Delay11No_instance              |    <0.001 |
|     Delay1No100_instance            |    <0.001 |
|     Delay1No101_instance            |    <0.001 |
|     Delay1No102_instance            |    <0.001 |
|     Delay1No103_instance            |    <0.001 |
|     Delay1No104_instance            |    <0.001 |
|     Delay1No105_instance            |    <0.001 |
|     Delay1No106_instance            |     0.005 |
|     Delay1No107_instance            |     0.008 |
|     Delay1No108_instance            |     0.005 |
|     Delay1No109_instance            |     0.007 |
|     Delay1No10_instance             |     0.005 |
|     Delay1No110_instance            |     0.006 |
|     Delay1No111_instance            |     0.008 |
|     Delay1No112_instance            |     0.005 |
|     Delay1No113_instance            |     0.008 |
|     Delay1No114_instance            |     0.005 |
|     Delay1No115_instance            |     0.008 |
|     Delay1No116_instance            |    <0.001 |
|     Delay1No117_instance            |    <0.001 |
|     Delay1No118_instance            |     0.006 |
|     Delay1No119_instance            |     0.008 |
|     Delay1No120_instance            |    <0.001 |
|     Delay1No121_instance            |    <0.001 |
|     Delay1No122_instance            |     0.005 |
|     Delay1No123_instance            |     0.008 |
|     Delay1No124_instance            |     0.005 |
|     Delay1No125_instance            |     0.007 |
|     Delay1No126_instance            |     0.005 |
|     Delay1No127_instance            |     0.007 |
|     Delay1No128_instance            |     0.005 |
|     Delay1No129_instance            |     0.008 |
|     Delay1No12_instance             |     0.003 |
|     Delay1No130_instance            |     0.005 |
|     Delay1No131_instance            |     0.007 |
|     Delay1No132_instance            |     0.005 |
|     Delay1No133_instance            |     0.008 |
|     Delay1No134_instance            |     0.005 |
|     Delay1No135_instance            |     0.008 |
|     Delay1No16_instance             |     0.006 |
|     Delay1No17_instance             |     0.002 |
|     Delay1No18_instance             |     0.004 |
|     Delay1No19_instance             |     0.003 |
|     Delay1No1_instance              |    <0.001 |
|     Delay1No20_instance             |     0.004 |
|     Delay1No21_instance             |     0.004 |
|     Delay1No22_instance             |     0.003 |
|     Delay1No28_instance             |     0.002 |
|     Delay1No29_instance             |     0.005 |
|     Delay1No2_instance              |     0.002 |
|     Delay1No31_instance             |     0.002 |
|     Delay1No32_instance             |     0.006 |
|     Delay1No33_instance             |     0.008 |
|     Delay1No34_instance             |     0.006 |
|     Delay1No35_instance             |     0.007 |
|     Delay1No36_instance             |     0.005 |
|     Delay1No37_instance             |     0.008 |
|     Delay1No38_instance             |     0.005 |
|     Delay1No39_instance             |     0.007 |
|     Delay1No3_instance              |     0.005 |
|     Delay1No40_instance             |     0.006 |
|     Delay1No41_instance             |     0.008 |
|     Delay1No42_instance             |     0.005 |
|     Delay1No43_instance             |     0.007 |
|     Delay1No44_instance             |     0.006 |
|     Delay1No45_instance             |     0.008 |
|     Delay1No46_instance             |     0.005 |
|     Delay1No47_instance             |     0.008 |
|     Delay1No48_instance             |     0.006 |
|     Delay1No49_instance             |     0.009 |
|     Delay1No4_instance              |     0.003 |
|     Delay1No50_instance             |     0.005 |
|     Delay1No51_instance             |     0.007 |
|     Delay1No52_instance             |    <0.001 |
|     Delay1No53_instance             |    <0.001 |
|     Delay1No54_instance             |    <0.001 |
|     Delay1No55_instance             |    <0.001 |
|     Delay1No56_instance             |    <0.001 |
|     Delay1No57_instance             |    <0.001 |
|     Delay1No58_instance             |     0.001 |
|     Delay1No59_instance             |     0.001 |
|     Delay1No5_instance              |     0.001 |
|     Delay1No60_instance             |     0.005 |
|     Delay1No61_instance             |     0.007 |
|     Delay1No62_instance             |    <0.001 |
|     Delay1No63_instance             |    <0.001 |
|     Delay1No64_instance             |    <0.001 |
|     Delay1No65_instance             |    <0.001 |
|     Delay1No66_instance             |     0.005 |
|     Delay1No67_instance             |     0.007 |
|     Delay1No68_instance             |    <0.001 |
|     Delay1No69_instance             |    <0.001 |
|     Delay1No70_instance             |     0.005 |
|     Delay1No71_instance             |     0.008 |
|     Delay1No72_instance             |    <0.001 |
|     Delay1No73_instance             |     0.001 |
|     Delay1No74_instance             |    <0.001 |
|     Delay1No75_instance             |    <0.001 |
|     Delay1No76_instance             |     0.005 |
|     Delay1No77_instance             |     0.008 |
|     Delay1No78_instance             |    <0.001 |
|     Delay1No79_instance             |    <0.001 |
|     Delay1No80_instance             |    <0.001 |
|     Delay1No81_instance             |    <0.001 |
|     Delay1No82_instance             |    <0.001 |
|     Delay1No83_instance             |    <0.001 |
|     Delay1No84_instance             |    <0.001 |
|     Delay1No85_instance             |    <0.001 |
|     Delay1No86_instance             |    <0.001 |
|     Delay1No87_instance             |    <0.001 |
|     Delay1No88_instance             |    <0.001 |
|     Delay1No89_instance             |    <0.001 |
|     Delay1No8_instance              |     0.002 |
|     Delay1No90_instance             |    <0.001 |
|     Delay1No91_instance             |     0.001 |
|     Delay1No92_instance             |    <0.001 |
|     Delay1No93_instance             |    <0.001 |
|     Delay1No94_instance             |    <0.001 |
|     Delay1No95_instance             |     0.001 |
|     Delay1No96_instance             |     0.005 |
|     Delay1No97_instance             |     0.008 |
|     Delay1No98_instance             |    <0.001 |
|     Delay1No99_instance             |    <0.001 |
|     Delay1No_instance               |     0.002 |
|     Delay21No7_instance             |    <0.001 |
|     Delay23No6_instance             |    <0.001 |
|     Delay23No8_instance             |    <0.001 |
|     Delay27No_instance              |    <0.001 |
|     Delay2No11_instance             |    <0.001 |
|     Delay2No26_instance             |    <0.001 |
|     Delay2No2_instance              |    <0.001 |
|     Delay2No3_instance              |    <0.001 |
|     Delay2No4_instance              |    <0.001 |
|     Delay2No58_instance             |    <0.001 |
|     Delay2No59_instance             |    <0.001 |
|     Delay2No61_instance             |    <0.001 |
|     Delay2No62_instance             |    <0.001 |
|     Delay2No69_instance             |    <0.001 |
|     Delay2No6_instance              |    <0.001 |
|     Delay2No7_instance              |    <0.001 |
|     Delay2No8_instance              |    <0.001 |
|     Delay2No_instance               |    <0.001 |
|     Delay36No_instance              |    <0.001 |
|     Delay37No9_instance             |    <0.001 |
|     Delay3No12_instance             |    <0.001 |
|     Delay3No13_instance             |    <0.001 |
|     Delay3No16_instance             |    <0.001 |
|     Delay3No17_instance             |    <0.001 |
|     Delay3No18_instance             |    <0.001 |
|     Delay3No1_instance              |    <0.001 |
|     Delay3No21_instance             |     0.001 |
|     Delay3No22_instance             |    <0.001 |
|     Delay3No36_instance             |     0.002 |
|     Delay3No41_instance             |    <0.001 |
|     Delay3No43_instance             |    <0.001 |
|     Delay3No4_instance              |    <0.001 |
|     Delay3No5_instance              |    <0.001 |
|     Delay3No8_instance              |    <0.001 |
|     Delay3No9_instance              |    <0.001 |
|     Delay3No_instance               |    <0.001 |
|     Delay41No10_instance            |    <0.001 |
|     Delay41No9_instance             |    <0.001 |
|     Delay42No_instance              |    <0.001 |
|     Delay4No12_instance             |     0.003 |
|     Delay4No1_instance              |     0.002 |
|     Delay4No_instance               |     0.002 |
|     Delay5No10_instance             |    <0.001 |
|     Delay5No11_instance             |    <0.001 |
|     Delay5No12_instance             |     0.002 |
|     Delay5No13_instance             |     0.001 |
|     Delay5No14_instance             |     0.003 |
|     Delay5No15_instance             |     0.001 |
|     Delay5No16_instance             |     0.003 |
|     Delay5No17_instance             |     0.002 |
|     Delay5No19_instance             |     0.001 |
|     Delay5No1_instance              |    <0.001 |
|     Delay5No23_instance             |     0.003 |
|     Delay5No2_instance              |     0.002 |
|     Delay5No3_instance              |     0.002 |
|     Delay5No4_instance              |    <0.001 |
|     Delay5No5_instance              |     0.001 |
|     Delay5No6_instance              |    <0.001 |
|     Delay5No7_instance              |    <0.001 |
|     Delay5No8_instance              |     0.002 |
|     Delay5No9_instance              |     0.002 |
|     Delay5No_instance               |    <0.001 |
|     Delay6No1_instance              |     0.002 |
|     Delay6No2_instance              |     0.002 |
|     Delay6No3_instance              |     0.002 |
|     Delay6No4_instance              |     0.003 |
|     Delay6No5_instance              |    <0.001 |
|     Delay6No6_instance              |     0.004 |
|     Delay6No7_instance              |     0.004 |
|     Delay6No8_instance              |    <0.001 |
|     Delay6No9_instance              |     0.001 |
|     Delay6No_instance               |     0.002 |
|     Delay7No11_instance             |    <0.001 |
|     Delay7No1_instance              |     0.004 |
|     Delay7No_instance               |     0.002 |
|     Delay9No_instance               |     0.004 |
|     MUX_Add11_impl_0_instance       |     0.002 |
|     MUX_Add11_impl_1_instance       |     0.002 |
|     MUX_Add128_impl_0_instance      |     0.002 |
|     MUX_Add12_impl_0_instance       |     0.002 |
|     MUX_Add12_impl_1_instance       |     0.002 |
|     MUX_Add14_impl_0_instance       |     0.002 |
|     MUX_Add14_impl_1_instance       |     0.002 |
|     MUX_Add18_impl_0_instance       |     0.002 |
|     MUX_Add18_impl_1_instance       |     0.002 |
|     MUX_Add2_impl_0_instance        |     0.002 |
|     MUX_Add2_impl_1_instance        |     0.002 |
|     MUX_Add38_impl_0_instance       |     0.002 |
|     MUX_Add38_impl_1_instance       |     0.002 |
|     MUX_Add3_impl_0_instance        |     0.002 |
|     MUX_Add3_impl_1_instance        |     0.002 |
|     MUX_Add49_impl_0_instance       |     0.002 |
|     MUX_Add49_impl_1_instance       |     0.002 |
|     MUX_Add59_impl_0_instance       |     0.002 |
|     MUX_Add59_impl_1_instance       |     0.002 |
|     MUX_Add5_impl_0_instance        |     0.002 |
|     MUX_Add5_impl_1_instance        |     0.002 |
|     MUX_Add70_impl_0_instance       |     0.002 |
|     MUX_Add70_impl_1_instance       |     0.002 |
|     MUX_Add74_impl_0_instance       |     0.003 |
|     MUX_Add74_impl_1_instance       |     0.003 |
|     MUX_Add9_impl_0_instance        |     0.002 |
|     MUX_Add9_impl_1_instance        |     0.002 |
|     MUX_Product113_impl_1_instance  |     0.002 |
|     MUX_Product115_impl_0_instance  |     0.001 |
|     MUX_Product115_impl_1_instance  |     0.002 |
|     MUX_Product116_impl_0_instance  |     0.001 |
|     MUX_Product116_impl_1_instance  |     0.002 |
|     MUX_Product11_impl_0_instance   |    <0.001 |
|     MUX_Product11_impl_1_instance   |     0.002 |
|     MUX_Product17_impl_0_instance   |    <0.001 |
|     MUX_Product17_impl_1_instance   |     0.002 |
|     MUX_Product212_impl_0_instance  |     0.002 |
|     MUX_Product212_impl_1_instance  |     0.003 |
|     MUX_Product214_impl_0_instance  |     0.001 |
|     MUX_Product214_impl_1_instance  |     0.003 |
|     MUX_Product215_impl_0_instance  |    <0.001 |
|     MUX_Product215_impl_1_instance  |     0.003 |
|     MUX_Product21_impl_0_instance   |     0.002 |
|     MUX_Product21_impl_1_instance   |     0.002 |
|     MUX_Product241_impl_0_instance  |     0.002 |
|     MUX_Product241_impl_1_instance  |     0.003 |
|     MUX_Product27_impl_0_instance   |     0.002 |
|     MUX_Product27_impl_1_instance   |     0.003 |
|     MUX_Product311_impl_1_instance  |     0.003 |
|     MUX_Product312_impl_0_instance  |    <0.001 |
|     MUX_Product312_impl_1_instance  |     0.002 |
|     MUX_Product314_impl_0_instance  |    <0.001 |
|     MUX_Product314_impl_1_instance  |     0.002 |
|     MUX_Product315_impl_0_instance  |     0.001 |
|     MUX_Product315_impl_1_instance  |     0.003 |
|     MUX_Product31_impl_0_instance   |     0.002 |
|     MUX_Product31_impl_1_instance   |     0.003 |
|     MUX_Product32_impl_0_instance   |     0.001 |
|     MUX_Product32_impl_1_instance   |     0.003 |
|     MUX_Product332_impl_0_instance  |     0.001 |
|     MUX_Product332_impl_1_instance  |     0.003 |
|     MUX_Product35_impl_0_instance   |    <0.001 |
|     MUX_Product35_impl_1_instance   |     0.002 |
|     MUX_Product41_impl_1_instance   |     0.003 |
|     MUX_Product43_impl_0_instance   |     0.002 |
|     MUX_Product44_impl_0_instance   |     0.001 |
|     MUX_Product44_impl_1_instance   |     0.003 |
|     MUX_Product4_impl_0_instance    |    <0.001 |
|     MUX_Product4_impl_1_instance    |     0.002 |
|     MUX_Product5_impl_0_instance    |     0.002 |
|     MUX_Product5_impl_1_instance    |     0.003 |
|     MUX_Subtract112_impl_0_instance |     0.002 |
|     MUX_Subtract112_impl_1_instance |     0.002 |
|     MUX_Subtract117_impl_0_instance |     0.002 |
|     MUX_Subtract117_impl_1_instance |     0.002 |
|     MUX_Subtract125_impl_0_instance |     0.002 |
|     MUX_Subtract125_impl_1_instance |     0.002 |
|     MUX_Subtract15_impl_0_instance  |     0.002 |
|     MUX_Subtract15_impl_1_instance  |     0.002 |
|     MUX_Subtract16_impl_0_instance  |     0.002 |
|     MUX_Subtract16_impl_1_instance  |     0.002 |
|     MUX_Subtract26_impl_0_instance  |     0.002 |
|     MUX_Subtract26_impl_1_instance  |     0.002 |
|     MUX_Subtract2_impl_0_instance   |     0.003 |
|     MUX_Subtract2_impl_1_instance   |     0.002 |
|     MUX_Subtract36_impl_0_instance  |     0.002 |
|     MUX_Subtract36_impl_1_instance  |     0.002 |
|     MUX_Subtract3_impl_0_instance   |     0.002 |
|     MUX_Subtract3_impl_1_instance   |     0.002 |
|     MUX_Subtract44_impl_0_instance  |     0.002 |
|     MUX_Subtract44_impl_1_instance  |     0.002 |
|     MUX_Subtract52_impl_0_instance  |     0.002 |
|     MUX_Subtract52_impl_1_instance  |     0.002 |
|     MUX_Subtract57_impl_0_instance  |     0.002 |
|     MUX_Subtract57_impl_1_instance  |     0.002 |
|     MUX_Subtract68_impl_0_instance  |     0.002 |
|     MUX_Subtract68_impl_1_instance  |     0.002 |
|     MUX_Subtract8_impl_0_instance   |     0.002 |
|     MUX_Subtract8_impl_1_instance   |     0.002 |
|     ModCount81_instance             |     0.153 |
|     Product113_impl_instance        |     0.007 |
|       SignificandMultiplication     |     0.005 |
|     Product115_impl_instance        |     0.006 |
|       SignificandMultiplication     |     0.004 |
|     Product116_impl_instance        |     0.007 |
|       SignificandMultiplication     |     0.004 |
|     Product11_impl_instance         |     0.008 |
|       SignificandMultiplication     |     0.005 |
|     Product17_impl_instance         |     0.007 |
|       SignificandMultiplication     |     0.004 |
|     Product212_impl_instance        |     0.008 |
|       SignificandMultiplication     |     0.004 |
|     Product214_impl_instance        |     0.008 |
|       SignificandMultiplication     |     0.004 |
|     Product215_impl_instance        |     0.007 |
|       SignificandMultiplication     |     0.004 |
|     Product21_impl_instance         |     0.008 |
|       SignificandMultiplication     |     0.005 |
|     Product241_impl_instance        |     0.008 |
|       SignificandMultiplication     |     0.005 |
|     Product27_impl_instance         |     0.007 |
|       SignificandMultiplication     |     0.005 |
|     Product311_impl_instance        |     0.007 |
|       SignificandMultiplication     |     0.004 |
|     Product312_impl_instance        |     0.007 |
|       SignificandMultiplication     |     0.004 |
|     Product314_impl_instance        |     0.007 |
|       SignificandMultiplication     |     0.004 |
|     Product315_impl_instance        |     0.007 |
|       SignificandMultiplication     |     0.005 |
|     Product31_impl_instance         |     0.008 |
|       SignificandMultiplication     |     0.005 |
|     Product32_impl_instance         |     0.007 |
|       SignificandMultiplication     |     0.005 |
|     Product332_impl_instance        |     0.008 |
|       SignificandMultiplication     |     0.004 |
|     Product35_impl_instance         |     0.008 |
|       SignificandMultiplication     |     0.004 |
|     Product41_impl_instance         |     0.006 |
|       SignificandMultiplication     |     0.004 |
|     Product43_impl_instance         |     0.008 |
|       SignificandMultiplication     |     0.005 |
|     Product44_impl_instance         |     0.007 |
|       SignificandMultiplication     |     0.004 |
|     Product4_impl_instance          |     0.008 |
|       SignificandMultiplication     |     0.005 |
|     Product5_impl_instance          |     0.008 |
|       SignificandMultiplication     |     0.005 |
|     SharedReg100_instance           |     0.001 |
|     SharedReg101_instance           |     0.007 |
|     SharedReg103_instance           |     0.001 |
|     SharedReg104_instance           |     0.001 |
|     SharedReg105_instance           |     0.007 |
|     SharedReg106_instance           |     0.004 |
|     SharedReg107_instance           |     0.003 |
|     SharedReg108_instance           |     0.002 |
|     SharedReg109_instance           |     0.008 |
|     SharedReg10_instance            |    <0.001 |
|     SharedReg110_instance           |     0.003 |
|     SharedReg111_instance           |     0.001 |
|     SharedReg112_instance           |     0.003 |
|     SharedReg113_instance           |     0.002 |
|     SharedReg114_instance           |     0.005 |
|     SharedReg115_instance           |     0.010 |
|     SharedReg117_instance           |     0.005 |
|     SharedReg118_instance           |     0.003 |
|     SharedReg119_instance           |     0.002 |
|     SharedReg11_instance            |    <0.001 |
|     SharedReg120_instance           |     0.007 |
|     SharedReg122_instance           |     0.007 |
|     SharedReg123_instance           |     0.001 |
|     SharedReg124_instance           |     0.005 |
|     SharedReg125_instance           |     0.001 |
|     SharedReg126_instance           |     0.005 |
|     SharedReg128_instance           |     0.001 |
|     SharedReg129_instance           |     0.005 |
|     SharedReg12_instance            |    <0.001 |
|     SharedReg131_instance           |     0.005 |
|     SharedReg133_instance           |     0.004 |
|     SharedReg135_instance           |     0.002 |
|     SharedReg136_instance           |    <0.001 |
|     SharedReg13_instance            |    <0.001 |
|     SharedReg140_instance           |    <0.001 |
|     SharedReg141_instance           |    <0.001 |
|     SharedReg142_instance           |    <0.001 |
|     SharedReg143_instance           |    <0.001 |
|     SharedReg145_instance           |    <0.001 |
|     SharedReg146_instance           |    <0.001 |
|     SharedReg147_instance           |    <0.001 |
|     SharedReg148_instance           |     0.001 |
|     SharedReg14_instance            |     0.002 |
|     SharedReg151_instance           |    <0.001 |
|     SharedReg152_instance           |    <0.001 |
|     SharedReg154_instance           |    <0.001 |
|     SharedReg156_instance           |    <0.001 |
|     SharedReg15_instance            |     0.002 |
|     SharedReg166_instance           |    <0.001 |
|     SharedReg168_instance           |     0.001 |
|     SharedReg169_instance           |     0.001 |
|     SharedReg16_instance            |    <0.001 |
|     SharedReg178_instance           |    <0.001 |
|     SharedReg179_instance           |    <0.001 |
|     SharedReg17_instance            |    <0.001 |
|     SharedReg185_instance           |    <0.001 |
|     SharedReg188_instance           |    <0.001 |
|     SharedReg18_instance            |    <0.001 |
|     SharedReg190_instance           |    <0.001 |
|     SharedReg193_instance           |    <0.001 |
|     SharedReg199_instance           |    <0.001 |
|     SharedReg19_instance            |    <0.001 |
|     SharedReg1_instance             |    <0.001 |
|     SharedReg202_instance           |    <0.001 |
|     SharedReg20_instance            |    <0.001 |
|     SharedReg211_instance           |    <0.001 |
|     SharedReg21_instance            |     0.001 |
|     SharedReg22_instance            |     0.002 |
|     SharedReg230_instance           |    <0.001 |
|     SharedReg231_instance           |    <0.001 |
|     SharedReg23_instance            |     0.001 |
|     SharedReg24_instance            |    <0.001 |
|     SharedReg25_instance            |    <0.001 |
|     SharedReg26_instance            |     0.001 |
|     SharedReg27_instance            |    <0.001 |
|     SharedReg28_instance            |    <0.001 |
|     SharedReg29_instance            |    <0.001 |
|     SharedReg2_instance             |    <0.001 |
|     SharedReg30_instance            |     0.002 |
|     SharedReg31_instance            |     0.002 |
|     SharedReg32_instance            |     0.007 |
|     SharedReg34_instance            |     0.007 |
|     SharedReg35_instance            |     0.008 |
|     SharedReg36_instance            |     0.006 |
|     SharedReg38_instance            |     0.006 |
|     SharedReg39_instance            |     0.004 |
|     SharedReg3_instance             |    <0.001 |
|     SharedReg41_instance            |     0.005 |
|     SharedReg43_instance            |     0.009 |
|     SharedReg45_instance            |     0.008 |
|     SharedReg46_instance            |     0.003 |
|     SharedReg47_instance            |     0.006 |
|     SharedReg48_instance            |     0.007 |
|     SharedReg49_instance            |     0.004 |
|     SharedReg4_instance             |    <0.001 |
|     SharedReg50_instance            |    <0.001 |
|     SharedReg51_instance            |     0.005 |
|     SharedReg52_instance            |     0.001 |
|     SharedReg53_instance            |     0.003 |
|     SharedReg54_instance            |     0.001 |
|     SharedReg55_instance            |     0.003 |
|     SharedReg56_instance            |    <0.001 |
|     SharedReg57_instance            |     0.007 |
|     SharedReg58_instance            |     0.003 |
|     SharedReg59_instance            |     0.002 |
|     SharedReg5_instance             |     0.001 |
|     SharedReg60_instance            |     0.002 |
|     SharedReg61_instance            |     0.002 |
|     SharedReg62_instance            |     0.002 |
|     SharedReg63_instance            |     0.008 |
|     SharedReg64_instance            |     0.006 |
|     SharedReg65_instance            |     0.001 |
|     SharedReg66_instance            |     0.004 |
|     SharedReg67_instance            |     0.009 |
|     SharedReg68_instance            |     0.004 |
|     SharedReg69_instance            |     0.006 |
|     SharedReg6_instance             |     0.002 |
|     SharedReg70_instance            |     0.004 |
|     SharedReg71_instance            |     0.008 |
|     SharedReg72_instance            |     0.003 |
|     SharedReg73_instance            |     0.003 |
|     SharedReg74_instance            |     0.005 |
|     SharedReg75_instance            |     0.003 |
|     SharedReg76_instance            |     0.003 |
|     SharedReg77_instance            |     0.005 |
|     SharedReg78_instance            |     0.006 |
|     SharedReg79_instance            |     0.005 |
|     SharedReg7_instance             |     0.002 |
|     SharedReg80_instance            |     0.004 |
|     SharedReg81_instance            |     0.007 |
|     SharedReg82_instance            |     0.006 |
|     SharedReg83_instance            |     0.007 |
|     SharedReg84_instance            |     0.008 |
|     SharedReg85_instance            |     0.002 |
|     SharedReg86_instance            |     0.003 |
|     SharedReg87_instance            |     0.001 |
|     SharedReg88_instance            |     0.007 |
|     SharedReg89_instance            |     0.001 |
|     SharedReg8_instance             |    <0.001 |
|     SharedReg90_instance            |     0.007 |
|     SharedReg91_instance            |     0.007 |
|     SharedReg92_instance            |     0.004 |
|     SharedReg93_instance            |     0.008 |
|     SharedReg94_instance            |     0.001 |
|     SharedReg95_instance            |     0.004 |
|     SharedReg96_instance            |     0.002 |
|     SharedReg97_instance            |     0.008 |
|     SharedReg98_instance            |     0.004 |
|     SharedReg99_instance            |     0.003 |
|     SharedReg9_instance             |    <0.001 |
|     SharedReg_instance              |    <0.001 |
|     Subtract112_impl_instance       |     0.011 |
|       FPAddSubOp_instance           |     0.007 |
|         LZC_component               |     0.002 |
|         fracAdder                   |    <0.001 |
|     Subtract117_impl_instance       |     0.009 |
|       FPAddSubOp_instance           |     0.005 |
|         LZC_component               |    <0.001 |
|         fracAdder                   |     0.001 |
|     Subtract125_impl_instance       |     0.010 |
|       FPAddSubOp_instance           |     0.005 |
|         LZC_component               |     0.001 |
|         fracAdder                   |    <0.001 |
|     Subtract15_impl_instance        |     0.009 |
|       FPAddSubOp_instance           |     0.009 |
|         LZC_component               |     0.004 |
|         fracAdder                   |     0.001 |
|     Subtract16_impl_instance        |     0.009 |
|       FPAddSubOp_instance           |     0.009 |
|         LZC_component               |     0.004 |
|         fracAdder                   |     0.001 |
|     Subtract26_impl_instance        |     0.009 |
|       FPAddSubOp_instance           |     0.009 |
|         LZC_component               |     0.004 |
|         fracAdder                   |     0.001 |
|     Subtract2_impl_instance         |     0.008 |
|       FPAddSubOp_instance           |     0.008 |
|         LZC_component               |     0.004 |
|         fracAdder                   |     0.001 |
|     Subtract36_impl_instance        |     0.009 |
|       FPAddSubOp_instance           |     0.009 |
|         LZC_component               |     0.004 |
|         fracAdder                   |     0.001 |
|     Subtract3_impl_instance         |     0.008 |
|       FPAddSubOp_instance           |     0.008 |
|         LZC_component               |     0.004 |
|         fracAdder                   |     0.001 |
|     Subtract44_impl_instance        |     0.009 |
|       FPAddSubOp_instance           |     0.009 |
|         LZC_component               |     0.004 |
|         fracAdder                   |     0.001 |
|     Subtract52_impl_instance        |     0.009 |
|       FPAddSubOp_instance           |     0.009 |
|         LZC_component               |     0.004 |
|         fracAdder                   |     0.001 |
|     Subtract57_impl_instance        |     0.010 |
|       FPAddSubOp_instance           |     0.006 |
|         LZC_component               |     0.001 |
|         fracAdder                   |     0.001 |
|     Subtract68_impl_instance        |     0.008 |
|       FPAddSubOp_instance           |     0.008 |
|         LZC_component               |     0.004 |
|         fracAdder                   |     0.001 |
|     Subtract8_impl_instance         |     0.009 |
|       FPAddSubOp_instance           |     0.009 |
|         LZC_component               |     0.004 |
|         fracAdder                   |     0.001 |
|     y0_im_instance                  |    <0.001 |
|   clk_IBUF_inst                     |    <0.001 |
|   output_select_IBUF[0]_inst        |    <0.001 |
|   output_select_IBUF[1]_inst        |    <0.001 |
|   output_select_IBUF[2]_inst        |    <0.001 |
|   output_select_IBUF[3]_inst        |    <0.001 |
|   output_select_IBUF[4]_inst        |    <0.001 |
|   rst_IBUF_inst                     |    <0.001 |
|   shared_input_IBUF[0]_inst         |    <0.001 |
|   shared_input_IBUF[10]_inst        |    <0.001 |
|   shared_input_IBUF[11]_inst        |    <0.001 |
|   shared_input_IBUF[12]_inst        |    <0.001 |
|   shared_input_IBUF[13]_inst        |    <0.001 |
|   shared_input_IBUF[14]_inst        |    <0.001 |
|   shared_input_IBUF[15]_inst        |    <0.001 |
|   shared_input_IBUF[16]_inst        |    <0.001 |
|   shared_input_IBUF[17]_inst        |    <0.001 |
|   shared_input_IBUF[18]_inst        |    <0.001 |
|   shared_input_IBUF[19]_inst        |    <0.001 |
|   shared_input_IBUF[1]_inst         |    <0.001 |
|   shared_input_IBUF[20]_inst        |    <0.001 |
|   shared_input_IBUF[21]_inst        |    <0.001 |
|   shared_input_IBUF[22]_inst        |    <0.001 |
|   shared_input_IBUF[23]_inst        |    <0.001 |
|   shared_input_IBUF[24]_inst        |    <0.001 |
|   shared_input_IBUF[25]_inst        |    <0.001 |
|   shared_input_IBUF[26]_inst        |    <0.001 |
|   shared_input_IBUF[27]_inst        |    <0.001 |
|   shared_input_IBUF[28]_inst        |    <0.001 |
|   shared_input_IBUF[29]_inst        |    <0.001 |
|   shared_input_IBUF[2]_inst         |    <0.001 |
|   shared_input_IBUF[30]_inst        |    <0.001 |
|   shared_input_IBUF[31]_inst        |    <0.001 |
|   shared_input_IBUF[3]_inst         |    <0.001 |
|   shared_input_IBUF[4]_inst         |    <0.001 |
|   shared_input_IBUF[5]_inst         |    <0.001 |
|   shared_input_IBUF[6]_inst         |    <0.001 |
|   shared_input_IBUF[7]_inst         |    <0.001 |
|   shared_input_IBUF[8]_inst         |    <0.001 |
|   shared_input_IBUF[9]_inst         |    <0.001 |
|   x0_im_enable_IBUF_inst            |    <0.001 |
|   x0_re_enable_IBUF_inst            |    <0.001 |
|   x10_im_enable_IBUF_inst           |    <0.001 |
|   x10_re_enable_IBUF_inst           |    <0.001 |
|   x11_im_enable_IBUF_inst           |    <0.001 |
|   x11_re_enable_IBUF_inst           |    <0.001 |
|   x12_im_enable_IBUF_inst           |    <0.001 |
|   x12_re_enable_IBUF_inst           |    <0.001 |
|   x13_im_enable_IBUF_inst           |    <0.001 |
|   x13_re_enable_IBUF_inst           |    <0.001 |
|   x14_im_enable_IBUF_inst           |    <0.001 |
|   x14_re_enable_IBUF_inst           |    <0.001 |
|   x15_im_enable_IBUF_inst           |    <0.001 |
|   x15_re_enable_IBUF_inst           |    <0.001 |
|   x1_im_enable_IBUF_inst            |    <0.001 |
|   x1_re_enable_IBUF_inst            |    <0.001 |
|   x2_im_enable_IBUF_inst            |    <0.001 |
|   x2_re_enable_IBUF_inst            |    <0.001 |
|   x3_im_enable_IBUF_inst            |    <0.001 |
|   x3_re_enable_IBUF_inst            |    <0.001 |
|   x4_im_enable_IBUF_inst            |    <0.001 |
|   x4_re_enable_IBUF_inst            |    <0.001 |
|   x5_im_enable_IBUF_inst            |    <0.001 |
|   x5_re_enable_IBUF_inst            |    <0.001 |
|   x6_im_enable_IBUF_inst            |    <0.001 |
|   x6_re_enable_IBUF_inst            |    <0.001 |
|   x7_im_enable_IBUF_inst            |    <0.001 |
|   x7_re_enable_IBUF_inst            |    <0.001 |
|   x8_im_enable_IBUF_inst            |    <0.001 |
|   x8_re_enable_IBUF_inst            |    <0.001 |
|   x9_im_enable_IBUF_inst            |    <0.001 |
|   x9_re_enable_IBUF_inst            |    <0.001 |
+-------------------------------------+-----------+


