<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization." projectName="SMM_CIF_0_2" solutionName="solution1" date="2024-10-28T14:26:08.731+0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization." projectName="SMM_CIF_0_2" solutionName="solution1" date="2024-10-28T14:26:08.629+0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization." projectName="SMM_CIF_0_2" solutionName="solution1" date="2024-10-28T14:26:08.600+0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="SMM_CIF_0_2" solutionName="solution1" date="2024-10-28T14:26:08.458+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'SMM_CIF_0_2' consists of the following:&#xD;&#xA;&#x9;'mul' operation 32 bit ('KER_size_0', fixed_point_stream_convolution.cpp:181) [150]  (12.592 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="SMM_CIF_0_2" solutionName="solution1" date="2024-10-28T14:26:02.850+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="SMM_CIF_0_2" solutionName="solution1" date="2024-10-28T14:26:02.811+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', fixed_point_stream_convolution.cpp:181) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1015 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1015.html" projectName="SMM_CIF_0_2" solutionName="solution1" date="2024-10-28T14:26:02.788+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'SMM_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' consists of the following:&#xD;&#xA;&#x9;'store' operation 0 bit ('i_2_write_ln104', fixed_point_stream_convolution.cpp:104) of constant 0 on local variable 'i', fixed_point_stream_convolution.cpp:104 [42]  (1.588 ns)&#xD;&#xA;&#x9;'load' operation 6 bit ('i_2_load', fixed_point_stream_convolution.cpp:104) on local variable 'i', fixed_point_stream_convolution.cpp:104 [52]  (0.000 ns)&#xD;&#xA;&#x9;'add' operation 6 bit ('add_ln104', fixed_point_stream_convolution.cpp:104) [53]  (1.825 ns)&#xD;&#xA;&#x9;'select' operation 6 bit ('select_ln104_1', fixed_point_stream_convolution.cpp:104) [58]  (1.188 ns)&#xD;&#xA;&#x9;'icmp' operation 1 bit ('ult', fixed_point_stream_convolution.cpp:104) [62]  (2.552 ns)&#xD;&#xA;&#x9;'xor' operation 1 bit ('rev', fixed_point_stream_convolution.cpp:104) [63]  (0.000 ns)&#xD;&#xA;&#x9;'or' operation 1 bit ('or_ln108', fixed_point_stream_convolution.cpp:108) [97]  (0.978 ns)&#xD;&#xA;&#x9;axis read operation ('in_stream_a_read', fixed_point_stream_convolution.cpp:109) on port 'in_stream_a' (fixed_point_stream_convolution.cpp:109) [100]  (1.000 ns)&#xD;&#xA;&#x9;blocking operation 0.978 ns on control path)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="SMM_CIF_0_2" solutionName="solution1" date="2024-10-28T14:26:01.939+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (10.109 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="SMM_CIF_0_2" solutionName="solution1" date="2024-10-28T14:26:01.911+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'SMM_CIF_0_2_Pipeline_VITIS_LOOP_140_6' consists of the following:&#xD;&#xA;&#x9;'store' operation 0 bit ('j_write_ln140', fixed_point_stream_convolution.cpp:140) of constant 0 on local variable 'j', fixed_point_stream_convolution.cpp:140 [31]  (1.588 ns)&#xD;&#xA;&#x9;'load' operation 10 bit ('j', fixed_point_stream_convolution.cpp:140) on local variable 'j', fixed_point_stream_convolution.cpp:140 [34]  (0.000 ns)&#xD;&#xA;&#x9;'icmp' operation 1 bit ('icmp_ln143', fixed_point_stream_convolution.cpp:143) [46]  (2.552 ns)&#xD;&#xA;&#x9;axis read operation ('in_stream_a_read', fixed_point_stream_convolution.cpp:144) on port 'in_stream_a' (fixed_point_stream_convolution.cpp:144) [153]  (1.000 ns)&#xD;&#xA;&#x9;'store' operation 0 bit ('p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_addr_write_ln145', fixed_point_stream_convolution.cpp:145) of variable 'trunc_ln145', fixed_point_stream_convolution.cpp:145 on array 'p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0' [206]  (2.322 ns)&#xD;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="SMM_CIF_0_2" solutionName="solution1" date="2024-10-28T14:25:59.839+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (7.462 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="SMM_CIF_0_2" solutionName="solution1" date="2024-10-28T14:25:59.806+0700" type="Warning"/>
        <logs message="WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (fixed_point_stream_convolution.cpp:186:9)" projectName="SMM_CIF_0_2" solutionName="solution1" date="2024-10-28T14:25:47.096+0700" type="Warning"/>
        <logs message="WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (fixed_point_stream_convolution.cpp:185:9)" projectName="SMM_CIF_0_2" solutionName="solution1" date="2024-10-28T14:25:40.444+0700" type="Warning"/>
        <logs message="WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (fixed_point_stream_convolution.cpp:184:9)" projectName="SMM_CIF_0_2" solutionName="solution1" date="2024-10-28T14:25:40.427+0700" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1679.449 ; gain = 567.906&#xD;" projectName="SMM_CIF_0_2" solutionName="solution1" date="2024-10-28T14:31:44.294+0700" type="Warning"/>
        <logs message="WARNING: [Synth 8-7080] Parallel synthesis criteria is not met&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1468.891 ; gain = 564.480&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1468.891 ; gain = 564.480&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Timing Optimization&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1468.891 ; gain = 564.480&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Technology Mapping&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1468.891 ; gain = 564.480&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 1470.465 ; gain = 566.055&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 1470.465 ; gain = 566.055&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 1470.465 ; gain = 566.055&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 1470.465 ; gain = 566.055&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 1470.465 ; gain = 566.055&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 1470.465 ; gain = 566.055&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Report BlackBoxes: &#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;|      |BlackBox name   |Instances |&#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;|1     |bd_0_hls_inst_0 |         1|&#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Report Cell Usage: &#xD;&#xD;&#xA;+------+--------------+------+&#xD;&#xD;&#xA;|      |Cell          |Count |&#xD;&#xD;&#xA;+------+--------------+------+&#xD;&#xD;&#xA;|1     |bd_0_hls_inst |     1|&#xD;&#xD;&#xA;+------+--------------+------+&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 1470.465 ; gain = 566.055&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xD;&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1470.465 ; gain = 553.383&#xD;&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1470.465 ; gain = 566.055&#xD;" projectName="SMM_CIF_0_2" solutionName="solution1" date="2024-10-28T14:31:14.192+0700" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. &#xD;&#xD;&#xA;Current IP cache path is d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_2/SMM_CIF_0_2/solution1/impl/verilog/project.cache/ip &#xD;&#xD;&#xA;Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context&#xD;&#xD;&#xA;Starting synth_design&#xD;&#xD;&#xA;Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'&#xD;" projectName="SMM_CIF_0_2" solutionName="solution1" date="2024-10-28T14:30:23.991+0700" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xD;&#xD;&#xA;[Mon Oct 28 14:27:45 2024] Launched bd_0_hls_inst_0_synth_1...&#xD;&#xD;&#xA;Run output will be captured here: D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_2/SMM_CIF_0_2/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xD;&#xD;&#xA;[Mon Oct 28 14:27:45 2024] Launched synth_1...&#xD;&#xD;&#xA;Run output will be captured here: D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_2/SMM_CIF_0_2/solution1/impl/verilog/project.runs/synth_1/runme.log&#xD;&#xD;&#xA;[Mon Oct 28 14:27:45 2024] Waiting for synth_1 to finish...&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;ECHO is off.&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;*** Running vivado&#xD;&#xD;&#xA;    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;ECHO is off.&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;****** Vivado v2023.2 (64-bit)&#xD;&#xD;&#xA;  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023&#xD;&#xD;&#xA;  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023&#xD;&#xD;&#xA;  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023&#xD;&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xD;&#xA;    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;source bd_0_wrapper.tcl -notrace&#xD;&#xD;&#xA;create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 475.387 ; gain = 191.512&#xD;" projectName="SMM_CIF_0_2" solutionName="solution1" date="2024-10-28T14:30:19.986+0700" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xD;&#xD;&#xA;launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 772.543 ; gain = 0.000&#xD;&#xD;&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xD;&#xD;&#xA;#   reset_run [get_runs $run]&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xD;&#xD;&#xA;# hls_vivado_reports_setup $report_options&#xD;&#xD;&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2024-10-28 14:27:44 +0700&#xD;&#xD;&#xA;# if { $has_synth || $has_impl } {&#xD;&#xD;&#xA;#   # synth properties setting&#xD;&#xD;&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xD;&#xD;&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xD;&#xD;&#xA;#   if { ![llength $ip_inst] } {&#xD;&#xD;&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xD;&#xD;&#xA;#   if { ![llength $synth_run] } {&#xD;&#xD;&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   if { [llength $synth_design_args] } {&#xD;&#xD;&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   if { [llength $synth_props] } {&#xD;&#xD;&#xA;#     set_property -dict $synth_props $synth_run&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   # launch run synth&#xD;&#xD;&#xA;#   launch_runs synth_1&#xD;&#xD;&#xA;#   wait_on_run synth_1&#xD;&#xD;&#xA;#   # synth reports&#xD;&#xD;&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xD;&#xD;&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xD;&#xD;&#xA;#     file mkdir [file dirname $synth_dcp]&#xD;&#xD;&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xD;&#xD;&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xD;&#xD;&#xA;#     file copy -force $run_dcp $synth_dcp&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# }&#xD;" projectName="SMM_CIF_0_2" solutionName="solution1" date="2024-10-28T14:27:45.391+0700" type="Warning"/>
        <logs message="WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}'&#xD;&#xD;&#xA;# foreach bd_port [get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}] {&#xD;&#xD;&#xA;#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]&#xD;&#xD;&#xA;#   if { $bd_port_addr_width &lt; $s_axi_addr_width_min } {&#xD;&#xD;&#xA;#     puts &quot;INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min&quot;&#xD;&#xD;&#xA;#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}&#xD;&#xD;&#xA;# assign_bd_address&#xD;&#xD;&#xA;Wrote  : &lt;D:\Downloads\vivado2014.4\PYNQ_acc\HW\Graphic\SMM_CIF_0_2\SMM_CIF_0_2\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> &#xD;&#xD;&#xA;Verilog Output written to : D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_2/SMM_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v&#xD;&#xD;&#xA;Verilog Output written to : D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_2/SMM_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v&#xD;&#xD;&#xA;Verilog Output written to : D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_2/SMM_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v&#xD;&#xD;&#xA;# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]&#xD;&#xD;&#xA;# add_files -norecurse $toprtl&#xD;&#xD;&#xA;# set top_inst_name [file root [file tail $toprtl]]&#xD;&#xD;&#xA;# puts &quot;Using BD top: $top_inst_name&quot;&#xD;&#xD;&#xA;Using BD top: bd_0_wrapper&#xD;&#xD;&#xA;# set xdc_files [glob -nocomplain ./*.xdc]&#xD;&#xD;&#xA;# if { [llength $xdc_files] } {&#xD;&#xD;&#xA;#     add_files -fileset constrs_1 -norecurse $xdc_files&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# launch_runs synth_1 -scripts_only&#xD;" projectName="SMM_CIF_0_2" solutionName="solution1" date="2024-10-28T14:27:41.374+0700" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
