AMCC. 2002. Amcc np7510 product manual. Applied Micro Circuits Corp. Sunnyvale, CA.
Murali Annavaram , Ed Grochowski , John Shen, Mitigating Amdahl's Law through EPI Throttling, Proceedings of the 32nd annual international symposium on Computer Architecture, p.298-309, June 04-08, 2005[doi>10.1109/ISCA.2005.36]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Saurabh Chheda , Osman Unsal , Israel Koren , C. Mani Krishna , Csaba Andras Moritz, Combining compiler and runtime IPC predictions to reduce energy in next generation architectures, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy[doi>10.1145/977091.977125]
Cisco. Cisco crs-1 carrier routing system 8-slot line card chassis system description.
David Duarte , Yuh-Fang Tsai , Narayanan Vijaykrishnan , Mary Jane Irwin, Evaluating Run-Time Techniques for Leakage Power Reduction, Proceedings of the 2002 Asia and South Pacific Design Automation Conference, p.31, January 07-11, 2002
D. E. Duarte , N. Vijaykrishnan , M. J. Irwin, A clock power model to evaluate impact of architectural and technology optimizations, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.6, p.844-855, December 2002[doi>10.1109/TVLSI.2002.808433]
Franklin, M. and Wolf, T. 2003. Power considerations in network processor design. In Workshop on Network Processors in conjunction with Ninth International Symposium on High Performance Computer Architecture (HPCA-9). 10--22.
Halfhill, T. 1999. Intel network processor targets routers. Microprocessor Report 13, 12 (Sept).
Jahangir Hasan , Satish Chandra , T. N. Vijaykumar, Efficient use of memory bandwidth to improve network processor throughput, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859653]
Hifn. Hifn 5np4g network processor data sheet. Hifn Corporation, Los Gatos, CA.
Intel. 2000. Ixp1200 network processor family hardware reference manual. Intel Corporation, Santa Clara, California.
Intel. 2004. Intel ixp2xxx product line of network processors. Intel Corporation, Santa Clara, California.
Stefanos Kaxiras , Georgios Keramidas, IPStash: a Power-Efficient Memory Architecture for IP-lookup, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.361, December 03-05, 2003
Ravi Kokku , Taylor L. Riché , Aaron Kunze , Jayaram Mudigonda , Jamie Jason , Harrick M. Vin, A case for run-time adaptation in packet processing systems, ACM SIGCOMM Computer Communication Review, v.34 n.1, January 2004[doi>10.1145/972374.972393]
Hai Li , Swarup Bhunia , Yiran Chen , T. N. Vijaykumar , Kaushik Roy, Deterministic Clock Gating for Microprocessor Power Reduction, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.113, February 08-12, 2003
Weiping Liao , Joseph M. Basile , Lei He, Microarchitecture-level leakage reduction with data retention, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.11, p.1324-1328, November 2005[doi>10.1109/TVLSI.2005.859560]
Yan Luo , Jun Yang , Laxmi N. Bhuyan , Li Zhao, NePSim: A Network Processor Simulator with a Power Evaluation Framework, IEEE Micro, v.24 n.5, p.34-44, September 2004[doi>10.1109/MM.2004.52]
Arindam Mallik , Gokhan Memik, A Case for Clumsy Packet Processors, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.147-156, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.1]
Gokhan Memik , William H. Mangione-Smith , Wendong Hu, NetBench: a benchmarking suite for network processors, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Gokhan Memik , William H. Mangione-Smith, Increasing power efficiency of multi-core network processors through data filtering, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France[doi>10.1145/581630.581647]
National Laboratory for Applied Network Research. The nlanr measurement and network analysis. National Laboratory for Applied Network Research (http://www.nlanr.net/).
Papagiannaki, D., Taft, N., Zhang, Z., and Diot, C. 2003. Long-term forecasting of internet backbone traffic: Observations and initial models. In Proceedings of IEEE INFOCOM.
Michael Powell , Se-Hyun Yang , Babak Falsafi , Kaushik Roy , T. N. Vijaykumar, Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories, Proceedings of the 2000 international symposium on Low power electronics and design, p.90-95, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344526]
Semiconductor Industry Association. 2001. International technology roadmap for semiconductors. Semiconductor Industry Association, San Jose, CA.
Timothy Sherwood , George Varghese , Brad Calder, A pipelined memory architecture for high throughput network processors, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859652]
Shim, C., Xie, L., Zhang, B., and Sloane, C. 2003. How delay and packet loss impact voice quality in voip. Qovia Inc., Fredereck, MD.
Tammo Spalink , Scott Karlin , Larry Peterson , Yitzchak Gottlieb, Building a robust software-based router using network processors, Proceedings of the eighteenth ACM symposium on Operating systems principles, October 21-24, 2001, Banff, Alberta, Canada[doi>10.1145/502034.502056]
Mani B. Srivastava , Anantha P. Chandrakasan , R. W. Brodersen, Predictive system shutdown and other architectural techniques for energy efficient programmable computation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.4 n.1, p.42-55, March 1996[doi>10.1109/92.486080]
Thompson, S., Young, I., Greason, J., and Bohr, M. 1997. Dual threshold voltages and substrate bias: keys to high performance, low-power, 0.1 μm logic designs. Symposium on VLSI Circuits Digest of Techical Papers, 69--70.
Tschanz, J., Ye, Y., Wei, L., Govindarajulu, V., Borkar, N., Burns, B., Karnik, T., Borkar, S., and De, V. 2002. Design optimizations of a high-performance microprocessor using combinations of dual-vt allocation and transistor sizing. Symposium on VLSI Circuits Digest of Techical Papers, 218--219.
Tschanz, J., Narendra, S., Ye, Y., Bloechel, B., Borkar, S., and De, V. 2003. Dynamic sleep transistor and body bias for active leakage power control of microprocessors. IEEE Journal of Solid State Circuits 38, 11.
T. Wolf , M. Franklin, CommBench-a telecommunications benchmark for network processors, Proceedings of the 2000 IEEE International Symposium on Performance Analysis of Systems and Software, p.154-162, April 24-25, 2000
Ye, Y., Borkar, S., and De, V. 1998. A new technique for standby leakage reduction in high-performance circuits. Symposium on VLSI Circuits Digest of Techical Papers, 40--41.
Jia Yu , Jun Yang , Shaojie Chen , Yan Luo , Laxmi Bhuyan, Enhancing network processor simulation speed with statistical input sampling, Proceedings of the First international conference on High Performance Embedded Architectures and Compilers, November 17-January 18, 2005, Barcelona, Spain[doi>10.1007/11587514_6]
