#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun  8 15:09:30 2021
# Process ID: 1592
# Current directory: D:/Pulpit/RLC/src
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13044 D:\Pulpit\RLC\src\RLC.xpr
# Log file: D:/Pulpit/RLC/src/vivado.log
# Journal file: D:/Pulpit/RLC/src\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Pulpit/RLC/src/RLC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programy/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 670.008 ; gain = 62.980
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_coder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_coder_rtl_TB} -tclbatch {RLC_coder_rtl_TB.tcl} -view {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg
open_wave_config D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_decoder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/start was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_datain was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_correct_waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/vector_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/under_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/tests_amount was not found in the design.
source RLC_coder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 740.414 ; gain = 35.535
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_coder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 740.414 ; gain = 35.535
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_coder_rtl
Compiling module xil_defaultlib.RLC_coder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_coder_rtl_TB_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim/xsim.dir/RLC_coder_rtl_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun  8 17:14:02 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 752.152 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_coder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_coder_rtl_TB} -tclbatch {RLC_coder_rtl_TB.tcl} -view {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg
open_wave_config D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_decoder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/start was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_datain was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_correct_waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/vector_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/under_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/tests_amount was not found in the design.
source RLC_coder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_coder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 752.152 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_coder_rtl
Compiling module xil_defaultlib.RLC_coder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_coder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 761.109 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_coder_rtl
Compiling module xil_defaultlib.RLC_coder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_coder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 788.250 ; gain = 0.000
save_wave_config {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_coder_rtl
Compiling module xil_defaultlib.RLC_coder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_coder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_coder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_coder_rtl_TB} -tclbatch {RLC_coder_rtl_TB.tcl} -view {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg
open_wave_config D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_decoder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/start was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_datain was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_correct_waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/vector_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/under_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/tests_amount was not found in the design.
source RLC_coder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_coder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 788.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_coder_rtl
Compiling module xil_defaultlib.RLC_coder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_coder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_coder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_coder_rtl_TB} -tclbatch {RLC_coder_rtl_TB.tcl} -view {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg
open_wave_config D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_decoder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/start was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_datain was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_correct_waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/vector_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/under_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/tests_amount was not found in the design.
source RLC_coder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_coder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 788.250 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_coder_rtl
Compiling module xil_defaultlib.RLC_coder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_coder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_coder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_coder_rtl_TB} -tclbatch {RLC_coder_rtl_TB.tcl} -view {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg
open_wave_config D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_decoder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/start was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_datain was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_correct_waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/vector_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/under_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/tests_amount was not found in the design.
source RLC_coder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_coder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 788.250 ; gain = 0.000
add_bp {D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv} 86
save_wave_config {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_coder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_coder_rtl_TB} -tclbatch {RLC_coder_rtl_TB.tcl} -view {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg
open_wave_config D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_decoder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/start was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_datain was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_correct_waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/vector_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/under_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/tests_amount was not found in the design.
source RLC_coder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 50 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_coder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 788.250 ; gain = 0.000
step
Stopped at time : 50 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 88
step
Stopped at time : 50 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 123
step
Stopped at time : 50 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 51
step
Stopped at time : 55 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 55 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 60 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 60 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 60 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 53
step
Stopped at time : 60 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 60
step
Stopped at time : 60 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 84
step
Stopped at time : 60 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 86
step
Stopped at time : 60 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 88
step
Stopped at time : 60 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 123
step
Stopped at time : 60 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 51
step
Stopped at time : 65 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 65 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 70 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 70 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 70 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 53
step
Stopped at time : 70 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 60
step
Stopped at time : 70 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 84
step
Stopped at time : 70 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 86
step
Stopped at time : 70 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 88
step
Stopped at time : 70 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 123
step
Stopped at time : 70 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 51
step
Stopped at time : 75 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 75 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 80 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 80 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 80 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 53
step
Stopped at time : 80 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 60
step
Stopped at time : 80 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 84
step
Stopped at time : 80 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 86
step
Stopped at time : 80 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 88
step
Stopped at time : 80 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 123
step
Stopped at time : 80 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 51
step
Stopped at time : 85 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 85 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 90 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 90 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 90 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 53
step
Stopped at time : 90 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 60
step
Stopped at time : 90 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 84
step
Stopped at time : 90 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 86
step
Stopped at time : 90 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 88
step
Stopped at time : 90 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 123
step
Stopped at time : 90 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 51
step
Stopped at time : 95 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 95 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 100 ns : File "D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim/glbl.v" Line 60
step
Stopped at time : 100 ns : File "D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim/glbl.v" Line 61
step
Stopped at time : 100 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 100 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 100 ns : File "D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim/glbl.v" Line 52
step
Stopped at time : 100 ns : File "D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim/glbl.v" Line 54
step
Stopped at time : 100 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 53
step
Stopped at time : 100 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 60
step
Stopped at time : 100 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 84
step
Stopped at time : 100 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 86
step
Stopped at time : 100 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 88
step
Stopped at time : 100 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 123
step
Stopped at time : 100 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 51
step
Stopped at time : 105 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 105 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 110 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 110 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 110 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 53
step
Stopped at time : 110 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 60
step
Stopped at time : 110 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 84
step
Stopped at time : 110 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 86
step
Stopped at time : 110 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 92
step
Stopped at time : 110 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 107
step
Stopped at time : 110 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 114
step
Stopped at time : 110 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 115
step
Stopped at time : 110 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 116
step
Stopped at time : 110 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 117
step
Stopped at time : 110 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 118
step
Stopped at time : 110 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 121
step
Stopped at time : 110 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 123
step
Stopped at time : 110 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 51
step
Stopped at time : 115 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 115 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 120 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 120 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 120 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 53
step
Stopped at time : 120 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 60
step
Stopped at time : 120 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 84
step
Stopped at time : 120 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 86
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_coder_rtl
Compiling module xil_defaultlib.RLC_coder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_coder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_coder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_coder_rtl_TB} -tclbatch {RLC_coder_rtl_TB.tcl} -view {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg
open_wave_config D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_decoder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/start was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_datain was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_correct_waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/vector_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/under_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/tests_amount was not found in the design.
source RLC_coder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 50 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_coder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 788.250 ; gain = 0.000
remove_bps -file {D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv} -line 86
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_coder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_coder_rtl_TB} -tclbatch {RLC_coder_rtl_TB.tcl} -view {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg
open_wave_config D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_decoder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/start was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_datain was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_correct_waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/vector_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/under_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/tests_amount was not found in the design.
source RLC_coder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_coder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 788.250 ; gain = 0.000
run all
add_bp {D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv} 127
remove_bps -file {D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv} -line 127
add_bp {D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv} 96
add_bp {D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv} 109
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_coder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_coder_rtl_TB} -tclbatch {RLC_coder_rtl_TB.tcl} -view {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg
open_wave_config D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_decoder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/start was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_datain was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_correct_waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/vector_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/under_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/tests_amount was not found in the design.
source RLC_coder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 630 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 96
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_coder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 788.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_coder_rtl
Compiling module xil_defaultlib.RLC_coder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_coder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_coder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_coder_rtl_TB} -tclbatch {RLC_coder_rtl_TB.tcl} -view {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg
open_wave_config D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_decoder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/start was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_datain was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_correct_waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/vector_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/under_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/tests_amount was not found in the design.
source RLC_coder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_coder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 788.250 ; gain = 0.000
add_bp {D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv} 132
remove_bps -file {D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv} -line 109
remove_bps -file {D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv} -line 96
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_coder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_coder_rtl_TB} -tclbatch {RLC_coder_rtl_TB.tcl} -view {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg
open_wave_config D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_decoder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/start was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_datain was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_correct_waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/vector_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/under_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/tests_amount was not found in the design.
source RLC_coder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_coder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 788.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_coder_rtl
Compiling module xil_defaultlib.RLC_coder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_coder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_coder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_coder_rtl_TB} -tclbatch {RLC_coder_rtl_TB.tcl} -view {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg
open_wave_config D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_decoder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/start was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_datain was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_correct_waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/vector_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/under_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/tests_amount was not found in the design.
source RLC_coder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 370 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 132
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_coder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 788.250 ; gain = 0.000
step
Stopped at time : 370 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 134
step
Stopped at time : 370 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 150
step
Stopped at time : 370 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 156
step
Stopped at time : 370 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 157
step
Stopped at time : 370 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 158
step
Stopped at time : 370 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 159
step
Stopped at time : 370 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 160
step
Stopped at time : 370 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 51
step
Stopped at time : 375 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 375 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 380 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 380 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 380 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 53
step
Stopped at time : 380 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 60
step
Stopped at time : 380 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 132
step
Stopped at time : 380 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 134
step
Stopped at time : 380 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 137
step
Stopped at time : 380 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 143
step
Stopped at time : 380 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 144
step
Stopped at time : 380 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 51
step
Stopped at time : 385 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 385 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 390 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 390 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 390 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 53
step
Stopped at time : 390 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 60
step
Stopped at time : 390 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 132
step
Stopped at time : 390 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 134
step
Stopped at time : 390 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 137
step
Stopped at time : 390 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 139
step
Stopped at time : 390 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 51
step
Stopped at time : 395 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 395 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 400 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 400 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 400 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 53
step
Stopped at time : 400 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 60
step
Stopped at time : 400 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 132
step
Stopped at time : 400 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 165
step
Stopped at time : 400 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 51
step
Stopped at time : 405 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 405 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 410 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 410 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 410 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 53
step
Stopped at time : 410 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 60
step
Stopped at time : 410 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 168
add_bp {D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv} 80
remove_bps -file {D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv} -line 132
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_coder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_coder_rtl_TB} -tclbatch {RLC_coder_rtl_TB.tcl} -view {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg
open_wave_config D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_decoder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/start was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_datain was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_correct_waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/vector_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/under_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/tests_amount was not found in the design.
source RLC_coder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 40 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_coder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 794.457 ; gain = 0.000
step
Stopped at time : 40 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 81
step
Stopped at time : 40 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 51
step
Stopped at time : 45 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 45 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 50 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 69
step
Stopped at time : 50 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 50 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 50 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 53
step
Stopped at time : 50 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 60
step
Stopped at time : 50 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 84
step
Stopped at time : 50 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 86
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_coder_rtl
Compiling module xil_defaultlib.RLC_coder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_coder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_coder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_coder_rtl_TB} -tclbatch {RLC_coder_rtl_TB.tcl} -view {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg
open_wave_config D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_decoder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/start was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_datain was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_correct_waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/vector_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/under_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/tests_amount was not found in the design.
source RLC_coder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 40 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_coder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 794.457 ; gain = 0.000
remove_bps -file {D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv} -line 80
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_coder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_coder_rtl_TB} -tclbatch {RLC_coder_rtl_TB.tcl} -view {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg
open_wave_config D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_decoder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/start was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_datain was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_correct_waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/vector_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/under_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/tests_amount was not found in the design.
source RLC_coder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_coder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 794.457 ; gain = 0.000
add_bp {D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv} 112
remove_bps -file {D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv} -line 112
add_bp {D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv} 99
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_coder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_coder_rtl_TB} -tclbatch {RLC_coder_rtl_TB.tcl} -view {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg
open_wave_config D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_decoder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/start was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_datain was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_correct_waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/vector_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/under_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/tests_amount was not found in the design.
source RLC_coder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 310 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 99
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_coder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 824.727 ; gain = 0.102
step
Stopped at time : 310 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 100
step
Stopped at time : 310 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 119
step
Stopped at time : 310 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 121
step
Stopped at time : 310 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 51
step
Stopped at time : 315 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 315 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 320 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 320 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 320 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 53
step
Stopped at time : 320 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 60
step
Stopped at time : 320 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 84
step
Stopped at time : 320 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 86
step
Stopped at time : 320 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 90
step
Stopped at time : 320 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 92
step
Stopped at time : 320 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 99
step
Stopped at time : 320 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 100
step
Stopped at time : 320 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 119
step
Stopped at time : 320 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 121
step
Stopped at time : 320 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 51
step
Stopped at time : 325 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 325 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 330 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 330 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 330 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 53
step
Stopped at time : 330 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 60
step
Stopped at time : 330 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 84
step
Stopped at time : 330 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 86
step
Stopped at time : 330 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 87
step
Stopped at time : 330 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 121
step
Stopped at time : 330 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 51
step
Stopped at time : 335 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 335 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 340 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 340 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 340 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 53
step
Stopped at time : 340 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 60
step
Stopped at time : 340 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 84
step
Stopped at time : 340 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 86
step
Stopped at time : 340 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 87
step
Stopped at time : 340 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 121
step
Stopped at time : 340 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 51
step
Stopped at time : 345 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 345 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 350 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 350 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 350 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 53
step
Stopped at time : 350 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 60
step
Stopped at time : 350 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 84
step
Stopped at time : 350 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 86
step
Stopped at time : 350 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 87
step
Stopped at time : 350 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 121
step
Stopped at time : 350 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 51
step
Stopped at time : 355 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 355 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 360 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 360 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 360 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 53
step
Stopped at time : 360 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 60
step
Stopped at time : 360 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 84
step
Stopped at time : 360 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 125
step
Stopped at time : 360 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 51
step
Stopped at time : 365 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 365 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 370 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 370 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 370 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 53
step
Stopped at time : 370 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 60
step
Stopped at time : 370 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 129
step
Stopped at time : 370 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 131
step
Stopped at time : 370 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 147
step
Stopped at time : 370 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 153
step
Stopped at time : 370 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 154
step
Stopped at time : 370 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 155
step
Stopped at time : 370 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 156
step
Stopped at time : 370 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 157
step
Stopped at time : 370 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 51
step
Stopped at time : 375 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 375 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 380 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 380 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" Line 55
step
Stopped at time : 380 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 53
step
Stopped at time : 380 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 60
step
Stopped at time : 380 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 129
step
Stopped at time : 380 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 131
step
Stopped at time : 380 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 134
step
Stopped at time : 380 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 140
step
Stopped at time : 380 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 141
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_coder_rtl
Compiling module xil_defaultlib.RLC_coder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_coder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_coder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_coder_rtl_TB} -tclbatch {RLC_coder_rtl_TB.tcl} -view {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg
open_wave_config D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_decoder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/start was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_datain was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_correct_waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/vector_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/under_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/tests_amount was not found in the design.
source RLC_coder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 310 ns : File "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" Line 99
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_coder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 833.688 ; gain = 0.000
remove_bps -file {D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv} -line 99
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_coder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_coder_rtl_TB} -tclbatch {RLC_coder_rtl_TB.tcl} -view {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg
open_wave_config D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_decoder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/start was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_datain was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_correct_waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/vector_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/under_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/tests_amount was not found in the design.
source RLC_coder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_coder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 833.688 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_coder_rtl
Compiling module xil_defaultlib.RLC_coder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_coder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_coder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_coder_rtl_TB} -tclbatch {RLC_coder_rtl_TB.tcl} -view {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg
open_wave_config D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_decoder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/start was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_datain was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_correct_waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/vector_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/under_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/tests_amount was not found in the design.
source RLC_coder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_coder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 833.688 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_coder_rtl
Compiling module xil_defaultlib.RLC_coder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_coder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_coder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_coder_rtl_TB} -tclbatch {RLC_coder_rtl_TB.tcl} -view {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg
open_wave_config D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_decoder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/start was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_datain was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_correct_waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/vector_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/under_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/tests_amount was not found in the design.
source RLC_coder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_coder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 840.523 ; gain = 0.000
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_coder_rtl
Compiling module xil_defaultlib.RLC_coder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_coder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_coder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_coder_rtl_TB} -tclbatch {RLC_coder_rtl_TB.tcl} -view {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg
open_wave_config D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_decoder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/start was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_datain was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_correct_waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/vector_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/under_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/tests_amount was not found in the design.
source RLC_coder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_coder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 840.523 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 840.523 ; gain = 0.000
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
save_wave_config {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_coder_rtl
Compiling module xil_defaultlib.RLC_coder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_coder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_coder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_coder_rtl_TB} -tclbatch {RLC_coder_rtl_TB.tcl} -view {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg
open_wave_config D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_decoder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/start was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_datain was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/decoder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_correct_waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/vector_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/under_size was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/tests_amount was not found in the design.
source RLC_coder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_coder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 840.523 ; gain = 0.000
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
save_wave_config {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg}
set_property top RLC_decoder_rtl [current_fileset]
set_property top RLC_decoder_rtl_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'waste' [D:/Pulpit/RLC/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Pulpit/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_decoder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_decoder_rtl_TB} -tclbatch {RLC_decoder_rtl_TB.tcl} -view {D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Pulpit/RLC/src/RLC_coder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_coder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/start was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_oversize_correct was not found in the design.
open_wave_config D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg
source RLC_decoder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_decoder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 855.121 ; gain = 5.660
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
save_wave_config {D:/Pulpit/RLC/src/RLC_decoder_rtl_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  8 18:40:33 2021...
