Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Dec 29 15:22:09 2023
| Host         : DESKTOP-490OS2L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sintesis_stackTower_control_sets_placed.rpt
| Design       : sintesis_stackTower
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            8 |
| No           | No                    | Yes                    |              55 |           19 |
| No           | Yes                   | No                     |               7 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              48 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                   Clock Signal                                  |                     Enable Signal                     |                                 Set/Reset Signal                                | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+--------------+
|  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/Q[0] |                                                       | stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/Q[15] |                1 |              1 |         1.00 |
|  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS//i__n_0          |                                                       |                                                                                 |                1 |              1 |         1.00 |
|  stackTowerInsts_displayce/C_CONTROLLER/enablesAux[3]                           |                                                       |                                                                                 |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                                                  | stackTowerInsts_displayce/C_CONTROLLER/E[0]           | stackTowerInsts_displayce/C_CONTROLLER/AR[0]                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                                  | stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/E[0] | stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]_0[0]            |                1 |              4 |         4.00 |
|  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]_0[0]           |                                                       |                                                                                 |                6 |             16 |         2.67 |
|  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/E[0]                          |                                                       | rst_IBUF                                                                        |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG                                                                  | debouncerInsts_displayce1/timer.count[0]_i_1_n_0      | rst_IBUF                                                                        |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                                                                  | debouncerInsts_displayce2/timer.count[0]_i_1__0_n_0   | rst_IBUF                                                                        |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                                                                  |                                                       | rst_IBUF                                                                        |               15 |             43 |         2.87 |
+---------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+--------------+


