/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*DAG Instruction Selector for the ARM target                                 *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*156 cases */, 127|128,76/*9855*/, TARGET_VAL(ISD::ADD),// ->9860
/*5*/         OPC_Scope, 71, /*->78*/ // 49 children in Scope
/*7*/           OPC_RecordChild0, // #0 = $acc
/*8*/           OPC_MoveChild, 1,
/*10*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13*/          OPC_MoveChild, 0,
/*15*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18*/          OPC_MoveChild, 0,
/*20*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23*/          OPC_RecordChild0, // #1 = $a
/*24*/          OPC_CheckChild1Integer, 16, 
/*26*/          OPC_CheckChild1Type, MVT::i32,
/*28*/          OPC_MoveParent,
/*29*/          OPC_CheckChild1Integer, 16, 
/*31*/          OPC_CheckChild1Type, MVT::i32,
/*33*/          OPC_MoveParent,
/*34*/          OPC_MoveChild, 1,
/*36*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*39*/          OPC_MoveChild, 0,
/*41*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*44*/          OPC_RecordChild0, // #2 = $b
/*45*/          OPC_CheckChild1Integer, 16, 
/*47*/          OPC_CheckChild1Type, MVT::i32,
/*49*/          OPC_MoveParent,
/*50*/          OPC_CheckChild1Integer, 16, 
/*52*/          OPC_CheckChild1Type, MVT::i32,
/*54*/          OPC_MoveParent,
/*55*/          OPC_MoveParent,
/*56*/          OPC_CheckType, MVT::i32,
/*58*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*60*/          OPC_EmitInteger, MVT::i32, 14, 
/*63*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*78*/        /*Scope*/ 71, /*->150*/
/*79*/          OPC_MoveChild, 0,
/*81*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*84*/          OPC_MoveChild, 0,
/*86*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*89*/          OPC_MoveChild, 0,
/*91*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*94*/          OPC_RecordChild0, // #0 = $a
/*95*/          OPC_CheckChild1Integer, 16, 
/*97*/          OPC_CheckChild1Type, MVT::i32,
/*99*/          OPC_MoveParent,
/*100*/         OPC_CheckChild1Integer, 16, 
/*102*/         OPC_CheckChild1Type, MVT::i32,
/*104*/         OPC_MoveParent,
/*105*/         OPC_MoveChild, 1,
/*107*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*110*/         OPC_MoveChild, 0,
/*112*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*115*/         OPC_RecordChild0, // #1 = $b
/*116*/         OPC_CheckChild1Integer, 16, 
/*118*/         OPC_CheckChild1Type, MVT::i32,
/*120*/         OPC_MoveParent,
/*121*/         OPC_CheckChild1Integer, 16, 
/*123*/         OPC_CheckChild1Type, MVT::i32,
/*125*/         OPC_MoveParent,
/*126*/         OPC_MoveParent,
/*127*/         OPC_RecordChild1, // #2 = $acc
/*128*/         OPC_CheckType, MVT::i32,
/*130*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*132*/         OPC_EmitInteger, MVT::i32, 14, 
/*135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*138*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*150*/       /*Scope*/ 52|128,2/*308*/, /*->460*/
/*152*/         OPC_RecordChild0, // #0 = $Rn
/*153*/         OPC_MoveChild, 1,
/*155*/         OPC_Scope, 49, /*->206*/ // 6 children in Scope
/*157*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*160*/           OPC_MoveChild, 0,
/*162*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*165*/           OPC_RecordChild0, // #1 = $Rm
/*166*/           OPC_RecordChild1, // #2 = $rot
/*167*/           OPC_MoveChild, 1,
/*169*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*172*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*174*/           OPC_CheckType, MVT::i32,
/*176*/           OPC_MoveParent,
/*177*/           OPC_MoveParent,
/*178*/           OPC_MoveParent,
/*179*/           OPC_CheckType, MVT::i32,
/*181*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*183*/           OPC_EmitConvertToTarget, 2,
/*185*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*188*/           OPC_EmitInteger, MVT::i32, 14, 
/*191*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*194*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*206*/         /*Scope*/ 50, /*->257*/
/*207*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*211*/           OPC_MoveChild, 0,
/*213*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*216*/           OPC_RecordChild0, // #1 = $Rm
/*217*/           OPC_RecordChild1, // #2 = $rot
/*218*/           OPC_MoveChild, 1,
/*220*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*223*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*225*/           OPC_CheckType, MVT::i32,
/*227*/           OPC_MoveParent,
/*228*/           OPC_MoveParent,
/*229*/           OPC_MoveParent,
/*230*/           OPC_CheckType, MVT::i32,
/*232*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*234*/           OPC_EmitConvertToTarget, 2,
/*236*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*239*/           OPC_EmitInteger, MVT::i32, 14, 
/*242*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*245*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*257*/         /*Scope*/ 49, /*->307*/
/*258*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*261*/           OPC_MoveChild, 0,
/*263*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*266*/           OPC_RecordChild0, // #1 = $Rm
/*267*/           OPC_RecordChild1, // #2 = $rot
/*268*/           OPC_MoveChild, 1,
/*270*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*273*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*275*/           OPC_CheckType, MVT::i32,
/*277*/           OPC_MoveParent,
/*278*/           OPC_MoveParent,
/*279*/           OPC_MoveParent,
/*280*/           OPC_CheckType, MVT::i32,
/*282*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*284*/           OPC_EmitConvertToTarget, 2,
/*286*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*289*/           OPC_EmitInteger, MVT::i32, 14, 
/*292*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*295*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*307*/         /*Scope*/ 50, /*->358*/
/*308*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*312*/           OPC_MoveChild, 0,
/*314*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*317*/           OPC_RecordChild0, // #1 = $Rm
/*318*/           OPC_RecordChild1, // #2 = $rot
/*319*/           OPC_MoveChild, 1,
/*321*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*324*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*326*/           OPC_CheckType, MVT::i32,
/*328*/           OPC_MoveParent,
/*329*/           OPC_MoveParent,
/*330*/           OPC_MoveParent,
/*331*/           OPC_CheckType, MVT::i32,
/*333*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*335*/           OPC_EmitConvertToTarget, 2,
/*337*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*340*/           OPC_EmitInteger, MVT::i32, 14, 
/*343*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*346*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*358*/         /*Scope*/ 49, /*->408*/
/*359*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*362*/           OPC_MoveChild, 0,
/*364*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*367*/           OPC_RecordChild0, // #1 = $Rm
/*368*/           OPC_RecordChild1, // #2 = $rot
/*369*/           OPC_MoveChild, 1,
/*371*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*374*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*376*/           OPC_CheckType, MVT::i32,
/*378*/           OPC_MoveParent,
/*379*/           OPC_MoveParent,
/*380*/           OPC_MoveParent,
/*381*/           OPC_CheckType, MVT::i32,
/*383*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*385*/           OPC_EmitConvertToTarget, 2,
/*387*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*390*/           OPC_EmitInteger, MVT::i32, 14, 
/*393*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*396*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*408*/         /*Scope*/ 50, /*->459*/
/*409*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*413*/           OPC_MoveChild, 0,
/*415*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*418*/           OPC_RecordChild0, // #1 = $Rm
/*419*/           OPC_RecordChild1, // #2 = $rot
/*420*/           OPC_MoveChild, 1,
/*422*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*425*/           OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*427*/           OPC_CheckType, MVT::i32,
/*429*/           OPC_MoveParent,
/*430*/           OPC_MoveParent,
/*431*/           OPC_MoveParent,
/*432*/           OPC_CheckType, MVT::i32,
/*434*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*436*/           OPC_EmitConvertToTarget, 2,
/*438*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*441*/           OPC_EmitInteger, MVT::i32, 14, 
/*444*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*447*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*459*/         0, /*End of Scope*/
/*460*/       /*Scope*/ 57|128,2/*313*/, /*->775*/
/*462*/         OPC_MoveChild, 0,
/*464*/         OPC_Scope, 50, /*->516*/ // 6 children in Scope
/*466*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*469*/           OPC_MoveChild, 0,
/*471*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*474*/           OPC_RecordChild0, // #0 = $Rm
/*475*/           OPC_RecordChild1, // #1 = $rot
/*476*/           OPC_MoveChild, 1,
/*478*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*481*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*483*/           OPC_CheckType, MVT::i32,
/*485*/           OPC_MoveParent,
/*486*/           OPC_MoveParent,
/*487*/           OPC_MoveParent,
/*488*/           OPC_RecordChild1, // #2 = $Rn
/*489*/           OPC_CheckType, MVT::i32,
/*491*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*493*/           OPC_EmitConvertToTarget, 1,
/*495*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*498*/           OPC_EmitInteger, MVT::i32, 14, 
/*501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*504*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*516*/         /*Scope*/ 51, /*->568*/
/*517*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*521*/           OPC_MoveChild, 0,
/*523*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*526*/           OPC_RecordChild0, // #0 = $Rm
/*527*/           OPC_RecordChild1, // #1 = $rot
/*528*/           OPC_MoveChild, 1,
/*530*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*533*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*535*/           OPC_CheckType, MVT::i32,
/*537*/           OPC_MoveParent,
/*538*/           OPC_MoveParent,
/*539*/           OPC_MoveParent,
/*540*/           OPC_RecordChild1, // #2 = $Rn
/*541*/           OPC_CheckType, MVT::i32,
/*543*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*545*/           OPC_EmitConvertToTarget, 1,
/*547*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*550*/           OPC_EmitInteger, MVT::i32, 14, 
/*553*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*556*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*568*/         /*Scope*/ 50, /*->619*/
/*569*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*572*/           OPC_MoveChild, 0,
/*574*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*577*/           OPC_RecordChild0, // #0 = $Rm
/*578*/           OPC_RecordChild1, // #1 = $rot
/*579*/           OPC_MoveChild, 1,
/*581*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*584*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*586*/           OPC_CheckType, MVT::i32,
/*588*/           OPC_MoveParent,
/*589*/           OPC_MoveParent,
/*590*/           OPC_MoveParent,
/*591*/           OPC_RecordChild1, // #2 = $Rn
/*592*/           OPC_CheckType, MVT::i32,
/*594*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*596*/           OPC_EmitConvertToTarget, 1,
/*598*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*601*/           OPC_EmitInteger, MVT::i32, 14, 
/*604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*607*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*619*/         /*Scope*/ 51, /*->671*/
/*620*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*624*/           OPC_MoveChild, 0,
/*626*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*629*/           OPC_RecordChild0, // #0 = $Rm
/*630*/           OPC_RecordChild1, // #1 = $rot
/*631*/           OPC_MoveChild, 1,
/*633*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*636*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*638*/           OPC_CheckType, MVT::i32,
/*640*/           OPC_MoveParent,
/*641*/           OPC_MoveParent,
/*642*/           OPC_MoveParent,
/*643*/           OPC_RecordChild1, // #2 = $Rn
/*644*/           OPC_CheckType, MVT::i32,
/*646*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*648*/           OPC_EmitConvertToTarget, 1,
/*650*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*653*/           OPC_EmitInteger, MVT::i32, 14, 
/*656*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*659*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*671*/         /*Scope*/ 50, /*->722*/
/*672*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*675*/           OPC_MoveChild, 0,
/*677*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*680*/           OPC_RecordChild0, // #0 = $Rm
/*681*/           OPC_RecordChild1, // #1 = $rot
/*682*/           OPC_MoveChild, 1,
/*684*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*687*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*689*/           OPC_CheckType, MVT::i32,
/*691*/           OPC_MoveParent,
/*692*/           OPC_MoveParent,
/*693*/           OPC_MoveParent,
/*694*/           OPC_RecordChild1, // #2 = $Rn
/*695*/           OPC_CheckType, MVT::i32,
/*697*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*699*/           OPC_EmitConvertToTarget, 1,
/*701*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*704*/           OPC_EmitInteger, MVT::i32, 14, 
/*707*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*710*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*722*/         /*Scope*/ 51, /*->774*/
/*723*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*727*/           OPC_MoveChild, 0,
/*729*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*732*/           OPC_RecordChild0, // #0 = $Rm
/*733*/           OPC_RecordChild1, // #1 = $rot
/*734*/           OPC_MoveChild, 1,
/*736*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*739*/           OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*741*/           OPC_CheckType, MVT::i32,
/*743*/           OPC_MoveParent,
/*744*/           OPC_MoveParent,
/*745*/           OPC_MoveParent,
/*746*/           OPC_RecordChild1, // #2 = $Rn
/*747*/           OPC_CheckType, MVT::i32,
/*749*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*751*/           OPC_EmitConvertToTarget, 1,
/*753*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*756*/           OPC_EmitInteger, MVT::i32, 14, 
/*759*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*762*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*774*/         0, /*End of Scope*/
/*775*/       /*Scope*/ 115, /*->891*/
/*776*/         OPC_RecordChild0, // #0 = $acc
/*777*/         OPC_MoveChild, 1,
/*779*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*782*/         OPC_MoveChild, 0,
/*784*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*787*/         OPC_Scope, 50, /*->839*/ // 2 children in Scope
/*789*/           OPC_MoveChild, 0,
/*791*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*794*/           OPC_RecordChild0, // #1 = $a
/*795*/           OPC_CheckChild1Integer, 16, 
/*797*/           OPC_CheckChild1Type, MVT::i32,
/*799*/           OPC_MoveParent,
/*800*/           OPC_CheckChild1Integer, 16, 
/*802*/           OPC_CheckChild1Type, MVT::i32,
/*804*/           OPC_MoveParent,
/*805*/           OPC_MoveChild, 1,
/*807*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*810*/           OPC_RecordChild0, // #2 = $b
/*811*/           OPC_CheckChild1Integer, 16, 
/*813*/           OPC_CheckChild1Type, MVT::i32,
/*815*/           OPC_MoveParent,
/*816*/           OPC_MoveParent,
/*817*/           OPC_CheckType, MVT::i32,
/*819*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*821*/           OPC_EmitInteger, MVT::i32, 14, 
/*824*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*827*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*839*/         /*Scope*/ 50, /*->890*/
/*840*/           OPC_RecordChild0, // #1 = $a
/*841*/           OPC_CheckChild1Integer, 16, 
/*843*/           OPC_CheckChild1Type, MVT::i32,
/*845*/           OPC_MoveParent,
/*846*/           OPC_MoveChild, 1,
/*848*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*851*/           OPC_MoveChild, 0,
/*853*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*856*/           OPC_RecordChild0, // #2 = $b
/*857*/           OPC_CheckChild1Integer, 16, 
/*859*/           OPC_CheckChild1Type, MVT::i32,
/*861*/           OPC_MoveParent,
/*862*/           OPC_CheckChild1Integer, 16, 
/*864*/           OPC_CheckChild1Type, MVT::i32,
/*866*/           OPC_MoveParent,
/*867*/           OPC_MoveParent,
/*868*/           OPC_CheckType, MVT::i32,
/*870*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*872*/           OPC_EmitInteger, MVT::i32, 14, 
/*875*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*878*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                  // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*890*/         0, /*End of Scope*/
/*891*/       /*Scope*/ 116, /*->1008*/
/*892*/         OPC_MoveChild, 0,
/*894*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*897*/         OPC_MoveChild, 0,
/*899*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*902*/         OPC_Scope, 51, /*->955*/ // 2 children in Scope
/*904*/           OPC_MoveChild, 0,
/*906*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*909*/           OPC_RecordChild0, // #0 = $a
/*910*/           OPC_CheckChild1Integer, 16, 
/*912*/           OPC_CheckChild1Type, MVT::i32,
/*914*/           OPC_MoveParent,
/*915*/           OPC_CheckChild1Integer, 16, 
/*917*/           OPC_CheckChild1Type, MVT::i32,
/*919*/           OPC_MoveParent,
/*920*/           OPC_MoveChild, 1,
/*922*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*925*/           OPC_RecordChild0, // #1 = $b
/*926*/           OPC_CheckChild1Integer, 16, 
/*928*/           OPC_CheckChild1Type, MVT::i32,
/*930*/           OPC_MoveParent,
/*931*/           OPC_MoveParent,
/*932*/           OPC_RecordChild1, // #2 = $acc
/*933*/           OPC_CheckType, MVT::i32,
/*935*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*937*/           OPC_EmitInteger, MVT::i32, 14, 
/*940*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*943*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*955*/         /*Scope*/ 51, /*->1007*/
/*956*/           OPC_RecordChild0, // #0 = $b
/*957*/           OPC_CheckChild1Integer, 16, 
/*959*/           OPC_CheckChild1Type, MVT::i32,
/*961*/           OPC_MoveParent,
/*962*/           OPC_MoveChild, 1,
/*964*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*967*/           OPC_MoveChild, 0,
/*969*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*972*/           OPC_RecordChild0, // #1 = $a
/*973*/           OPC_CheckChild1Integer, 16, 
/*975*/           OPC_CheckChild1Type, MVT::i32,
/*977*/           OPC_MoveParent,
/*978*/           OPC_CheckChild1Integer, 16, 
/*980*/           OPC_CheckChild1Type, MVT::i32,
/*982*/           OPC_MoveParent,
/*983*/           OPC_MoveParent,
/*984*/           OPC_RecordChild1, // #2 = $acc
/*985*/           OPC_CheckType, MVT::i32,
/*987*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*989*/           OPC_EmitInteger, MVT::i32, 14, 
/*992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1007*/        0, /*End of Scope*/
/*1008*/      /*Scope*/ 3|128,1/*131*/, /*->1141*/
/*1010*/        OPC_RecordChild0, // #0 = $Rn
/*1011*/        OPC_MoveChild, 1,
/*1013*/        OPC_Scope, 30, /*->1045*/ // 4 children in Scope
/*1015*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1018*/          OPC_RecordChild0, // #1 = $Rm
/*1019*/          OPC_MoveParent,
/*1020*/          OPC_CheckType, MVT::i32,
/*1022*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1024*/          OPC_EmitInteger, MVT::i32, 0, 
/*1027*/          OPC_EmitInteger, MVT::i32, 14, 
/*1030*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1033*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1045*/        /*Scope*/ 31, /*->1077*/
/*1046*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1050*/          OPC_RecordChild0, // #1 = $Rm
/*1051*/          OPC_MoveParent,
/*1052*/          OPC_CheckType, MVT::i32,
/*1054*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1056*/          OPC_EmitInteger, MVT::i32, 0, 
/*1059*/          OPC_EmitInteger, MVT::i32, 14, 
/*1062*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1065*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1077*/        /*Scope*/ 30, /*->1108*/
/*1078*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1081*/          OPC_RecordChild0, // #1 = $Rm
/*1082*/          OPC_MoveParent,
/*1083*/          OPC_CheckType, MVT::i32,
/*1085*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1087*/          OPC_EmitInteger, MVT::i32, 0, 
/*1090*/          OPC_EmitInteger, MVT::i32, 14, 
/*1093*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1096*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1108*/        /*Scope*/ 31, /*->1140*/
/*1109*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1113*/          OPC_RecordChild0, // #1 = $Rm
/*1114*/          OPC_MoveParent,
/*1115*/          OPC_CheckType, MVT::i32,
/*1117*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1119*/          OPC_EmitInteger, MVT::i32, 0, 
/*1122*/          OPC_EmitInteger, MVT::i32, 14, 
/*1125*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1128*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1140*/        0, /*End of Scope*/
/*1141*/      /*Scope*/ 6|128,1/*134*/, /*->1277*/
/*1143*/        OPC_MoveChild, 0,
/*1145*/        OPC_Scope, 31, /*->1178*/ // 4 children in Scope
/*1147*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1150*/          OPC_RecordChild0, // #0 = $Rm
/*1151*/          OPC_MoveParent,
/*1152*/          OPC_RecordChild1, // #1 = $Rn
/*1153*/          OPC_CheckType, MVT::i32,
/*1155*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1157*/          OPC_EmitInteger, MVT::i32, 0, 
/*1160*/          OPC_EmitInteger, MVT::i32, 14, 
/*1163*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1166*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1178*/        /*Scope*/ 32, /*->1211*/
/*1179*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1183*/          OPC_RecordChild0, // #0 = $Rm
/*1184*/          OPC_MoveParent,
/*1185*/          OPC_RecordChild1, // #1 = $Rn
/*1186*/          OPC_CheckType, MVT::i32,
/*1188*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1190*/          OPC_EmitInteger, MVT::i32, 0, 
/*1193*/          OPC_EmitInteger, MVT::i32, 14, 
/*1196*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1199*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1211*/        /*Scope*/ 31, /*->1243*/
/*1212*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1215*/          OPC_RecordChild0, // #0 = $Rm
/*1216*/          OPC_MoveParent,
/*1217*/          OPC_RecordChild1, // #1 = $Rn
/*1218*/          OPC_CheckType, MVT::i32,
/*1220*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1222*/          OPC_EmitInteger, MVT::i32, 0, 
/*1225*/          OPC_EmitInteger, MVT::i32, 14, 
/*1228*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1231*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1243*/        /*Scope*/ 32, /*->1276*/
/*1244*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1248*/          OPC_RecordChild0, // #0 = $Rm
/*1249*/          OPC_MoveParent,
/*1250*/          OPC_RecordChild1, // #1 = $Rn
/*1251*/          OPC_CheckType, MVT::i32,
/*1253*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1255*/          OPC_EmitInteger, MVT::i32, 0, 
/*1258*/          OPC_EmitInteger, MVT::i32, 14, 
/*1261*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1264*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1276*/        0, /*End of Scope*/
/*1277*/      /*Scope*/ 75, /*->1353*/
/*1278*/        OPC_RecordChild0, // #0 = $Ra
/*1279*/        OPC_MoveChild, 1,
/*1281*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1284*/        OPC_MoveChild, 0,
/*1286*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1289*/        OPC_RecordChild0, // #1 = $Rn
/*1290*/        OPC_CheckChild1Integer, 16, 
/*1292*/        OPC_CheckChild1Type, MVT::i32,
/*1294*/        OPC_MoveParent,
/*1295*/        OPC_MoveChild, 1,
/*1297*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1300*/        OPC_RecordChild0, // #2 = $Rm
/*1301*/        OPC_CheckChild1Integer, 16, 
/*1303*/        OPC_CheckChild1Type, MVT::i32,
/*1305*/        OPC_MoveParent,
/*1306*/        OPC_MoveParent,
/*1307*/        OPC_CheckType, MVT::i32,
/*1309*/        OPC_Scope, 20, /*->1331*/ // 2 children in Scope
/*1311*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1313*/          OPC_EmitInteger, MVT::i32, 14, 
/*1316*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1319*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1331*/        /*Scope*/ 20, /*->1352*/
/*1332*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1334*/          OPC_EmitInteger, MVT::i32, 14, 
/*1337*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1340*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1352*/        0, /*End of Scope*/
/*1353*/      /*Scope*/ 75, /*->1429*/
/*1354*/        OPC_MoveChild, 0,
/*1356*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1359*/        OPC_MoveChild, 0,
/*1361*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1364*/        OPC_RecordChild0, // #0 = $Rn
/*1365*/        OPC_CheckChild1Integer, 16, 
/*1367*/        OPC_CheckChild1Type, MVT::i32,
/*1369*/        OPC_MoveParent,
/*1370*/        OPC_MoveChild, 1,
/*1372*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1375*/        OPC_RecordChild0, // #1 = $Rm
/*1376*/        OPC_CheckChild1Integer, 16, 
/*1378*/        OPC_CheckChild1Type, MVT::i32,
/*1380*/        OPC_MoveParent,
/*1381*/        OPC_MoveParent,
/*1382*/        OPC_RecordChild1, // #2 = $Ra
/*1383*/        OPC_CheckType, MVT::i32,
/*1385*/        OPC_Scope, 20, /*->1407*/ // 2 children in Scope
/*1387*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1389*/          OPC_EmitInteger, MVT::i32, 14, 
/*1392*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1395*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1407*/        /*Scope*/ 20, /*->1428*/
/*1408*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1410*/          OPC_EmitInteger, MVT::i32, 14, 
/*1413*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1416*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1428*/        0, /*End of Scope*/
/*1429*/      /*Scope*/ 14|128,1/*142*/, /*->1573*/
/*1431*/        OPC_RecordChild0, // #0 = $Ra
/*1432*/        OPC_MoveChild, 1,
/*1434*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1437*/        OPC_MoveChild, 0,
/*1439*/        OPC_SwitchOpcode /*2 cases */, 63, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->1506
/*1443*/          OPC_RecordChild0, // #1 = $Rn
/*1444*/          OPC_MoveChild, 1,
/*1446*/          OPC_CheckValueType, MVT::i16,
/*1448*/          OPC_MoveParent,
/*1449*/          OPC_MoveParent,
/*1450*/          OPC_MoveChild, 1,
/*1452*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1455*/          OPC_RecordChild0, // #2 = $Rm
/*1456*/          OPC_CheckChild1Integer, 16, 
/*1458*/          OPC_CheckChild1Type, MVT::i32,
/*1460*/          OPC_MoveParent,
/*1461*/          OPC_MoveParent,
/*1462*/          OPC_Scope, 20, /*->1484*/ // 2 children in Scope
/*1464*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1466*/            OPC_EmitInteger, MVT::i32, 14, 
/*1469*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1472*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1484*/          /*Scope*/ 20, /*->1505*/
/*1485*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1487*/            OPC_EmitInteger, MVT::i32, 14, 
/*1490*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1493*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1505*/          0, /*End of Scope*/
/*1506*/        /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SRA),// ->1572
/*1509*/          OPC_RecordChild0, // #1 = $Rn
/*1510*/          OPC_CheckChild1Integer, 16, 
/*1512*/          OPC_CheckChild1Type, MVT::i32,
/*1514*/          OPC_MoveParent,
/*1515*/          OPC_MoveChild, 1,
/*1517*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1520*/          OPC_RecordChild0, // #2 = $Rm
/*1521*/          OPC_MoveChild, 1,
/*1523*/          OPC_CheckValueType, MVT::i16,
/*1525*/          OPC_MoveParent,
/*1526*/          OPC_MoveParent,
/*1527*/          OPC_MoveParent,
/*1528*/          OPC_Scope, 20, /*->1550*/ // 2 children in Scope
/*1530*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1532*/            OPC_EmitInteger, MVT::i32, 14, 
/*1535*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1538*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1550*/          /*Scope*/ 20, /*->1571*/
/*1551*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1553*/            OPC_EmitInteger, MVT::i32, 14, 
/*1556*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1559*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1571*/          0, /*End of Scope*/
/*1572*/        0, // EndSwitchOpcode
/*1573*/      /*Scope*/ 15|128,1/*143*/, /*->1718*/
/*1575*/        OPC_MoveChild, 0,
/*1577*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1580*/        OPC_MoveChild, 0,
/*1582*/        OPC_SwitchOpcode /*2 cases */, 64, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->1650
/*1586*/          OPC_RecordChild0, // #0 = $Rn
/*1587*/          OPC_MoveChild, 1,
/*1589*/          OPC_CheckValueType, MVT::i16,
/*1591*/          OPC_MoveParent,
/*1592*/          OPC_MoveParent,
/*1593*/          OPC_MoveChild, 1,
/*1595*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1598*/          OPC_RecordChild0, // #1 = $Rm
/*1599*/          OPC_CheckChild1Integer, 16, 
/*1601*/          OPC_CheckChild1Type, MVT::i32,
/*1603*/          OPC_MoveParent,
/*1604*/          OPC_MoveParent,
/*1605*/          OPC_RecordChild1, // #2 = $Ra
/*1606*/          OPC_Scope, 20, /*->1628*/ // 2 children in Scope
/*1608*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1610*/            OPC_EmitInteger, MVT::i32, 14, 
/*1613*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1616*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1628*/          /*Scope*/ 20, /*->1649*/
/*1629*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1631*/            OPC_EmitInteger, MVT::i32, 14, 
/*1634*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1637*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1649*/          0, /*End of Scope*/
/*1650*/        /*SwitchOpcode*/ 64, TARGET_VAL(ISD::SRA),// ->1717
/*1653*/          OPC_RecordChild0, // #0 = $Rm
/*1654*/          OPC_CheckChild1Integer, 16, 
/*1656*/          OPC_CheckChild1Type, MVT::i32,
/*1658*/          OPC_MoveParent,
/*1659*/          OPC_MoveChild, 1,
/*1661*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1664*/          OPC_RecordChild0, // #1 = $Rn
/*1665*/          OPC_MoveChild, 1,
/*1667*/          OPC_CheckValueType, MVT::i16,
/*1669*/          OPC_MoveParent,
/*1670*/          OPC_MoveParent,
/*1671*/          OPC_MoveParent,
/*1672*/          OPC_RecordChild1, // #2 = $Ra
/*1673*/          OPC_Scope, 20, /*->1695*/ // 2 children in Scope
/*1675*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1677*/            OPC_EmitInteger, MVT::i32, 14, 
/*1680*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1683*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1695*/          /*Scope*/ 20, /*->1716*/
/*1696*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1698*/            OPC_EmitInteger, MVT::i32, 14, 
/*1701*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1704*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1716*/          0, /*End of Scope*/
/*1717*/        0, // EndSwitchOpcode
/*1718*/      /*Scope*/ 29|128,1/*157*/, /*->1877*/
/*1720*/        OPC_RecordChild0, // #0 = $Rn
/*1721*/        OPC_Scope, 31, /*->1754*/ // 3 children in Scope
/*1723*/          OPC_RecordChild1, // #1 = $shift
/*1724*/          OPC_CheckType, MVT::i32,
/*1726*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1728*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*1731*/          OPC_EmitInteger, MVT::i32, 14, 
/*1734*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1737*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1740*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1754*/        /*Scope*/ 89, /*->1844*/
/*1755*/          OPC_MoveChild, 1,
/*1757*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1760*/          OPC_Scope, 40, /*->1802*/ // 2 children in Scope
/*1762*/            OPC_RecordChild0, // #1 = $a
/*1763*/            OPC_MoveChild, 0,
/*1765*/            OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1767*/            OPC_MoveParent,
/*1768*/            OPC_MoveChild, 1,
/*1770*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1773*/            OPC_RecordChild0, // #2 = $b
/*1774*/            OPC_CheckChild1Integer, 16, 
/*1776*/            OPC_CheckChild1Type, MVT::i32,
/*1778*/            OPC_MoveParent,
/*1779*/            OPC_MoveParent,
/*1780*/            OPC_CheckType, MVT::i32,
/*1782*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1784*/            OPC_EmitInteger, MVT::i32, 14, 
/*1787*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1790*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1802*/          /*Scope*/ 40, /*->1843*/
/*1803*/            OPC_MoveChild, 0,
/*1805*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1808*/            OPC_RecordChild0, // #1 = $a
/*1809*/            OPC_CheckChild1Integer, 16, 
/*1811*/            OPC_CheckChild1Type, MVT::i32,
/*1813*/            OPC_MoveParent,
/*1814*/            OPC_RecordChild1, // #2 = $b
/*1815*/            OPC_MoveChild, 1,
/*1817*/            OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1819*/            OPC_MoveParent,
/*1820*/            OPC_MoveParent,
/*1821*/            OPC_CheckType, MVT::i32,
/*1823*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1825*/            OPC_EmitInteger, MVT::i32, 14, 
/*1828*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1831*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1843*/          0, /*End of Scope*/
/*1844*/        /*Scope*/ 31, /*->1876*/
/*1845*/          OPC_RecordChild1, // #1 = $Rn
/*1846*/          OPC_CheckType, MVT::i32,
/*1848*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1850*/          OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*1853*/          OPC_EmitInteger, MVT::i32, 14, 
/*1856*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1859*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1862*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1876*/        0, /*End of Scope*/
/*1877*/      /*Scope*/ 91, /*->1969*/
/*1878*/        OPC_MoveChild, 0,
/*1880*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1883*/        OPC_Scope, 41, /*->1926*/ // 2 children in Scope
/*1885*/          OPC_RecordChild0, // #0 = $a
/*1886*/          OPC_MoveChild, 0,
/*1888*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1890*/          OPC_MoveParent,
/*1891*/          OPC_MoveChild, 1,
/*1893*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1896*/          OPC_RecordChild0, // #1 = $b
/*1897*/          OPC_CheckChild1Integer, 16, 
/*1899*/          OPC_CheckChild1Type, MVT::i32,
/*1901*/          OPC_MoveParent,
/*1902*/          OPC_MoveParent,
/*1903*/          OPC_RecordChild1, // #2 = $acc
/*1904*/          OPC_CheckType, MVT::i32,
/*1906*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1908*/          OPC_EmitInteger, MVT::i32, 14, 
/*1911*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1914*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1926*/        /*Scope*/ 41, /*->1968*/
/*1927*/          OPC_MoveChild, 0,
/*1929*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1932*/          OPC_RecordChild0, // #0 = $b
/*1933*/          OPC_CheckChild1Integer, 16, 
/*1935*/          OPC_CheckChild1Type, MVT::i32,
/*1937*/          OPC_MoveParent,
/*1938*/          OPC_RecordChild1, // #1 = $a
/*1939*/          OPC_MoveChild, 1,
/*1941*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1943*/          OPC_MoveParent,
/*1944*/          OPC_MoveParent,
/*1945*/          OPC_RecordChild1, // #2 = $acc
/*1946*/          OPC_CheckType, MVT::i32,
/*1948*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1950*/          OPC_EmitInteger, MVT::i32, 14, 
/*1953*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1956*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1968*/        0, /*End of Scope*/
/*1969*/      /*Scope*/ 107|128,1/*235*/, /*->2206*/
/*1971*/        OPC_RecordChild0, // #0 = $Rn
/*1972*/        OPC_MoveChild, 1,
/*1974*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1977*/        OPC_MoveChild, 0,
/*1979*/        OPC_SwitchOpcode /*2 cases */, 7|128,1/*135*/, TARGET_VAL(ISD::ROTR),// ->2119
/*1984*/          OPC_RecordChild0, // #1 = $Rm
/*1985*/          OPC_RecordChild1, // #2 = $rot
/*1986*/          OPC_MoveChild, 1,
/*1988*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1991*/          OPC_CheckPredicate, 0, // Predicate_rot_imm
/*1993*/          OPC_CheckType, MVT::i32,
/*1995*/          OPC_MoveParent,
/*1996*/          OPC_MoveParent,
/*1997*/          OPC_MoveChild, 1,
/*1999*/          OPC_Scope, 58, /*->2059*/ // 2 children in Scope
/*2001*/            OPC_CheckValueType, MVT::i8,
/*2003*/            OPC_MoveParent,
/*2004*/            OPC_MoveParent,
/*2005*/            OPC_Scope, 25, /*->2032*/ // 2 children in Scope
/*2007*/              OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2009*/              OPC_EmitConvertToTarget, 2,
/*2011*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2014*/              OPC_EmitInteger, MVT::i32, 14, 
/*2017*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2020*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2032*/            /*Scope*/ 25, /*->2058*/
/*2033*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2035*/              OPC_EmitConvertToTarget, 2,
/*2037*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2040*/              OPC_EmitInteger, MVT::i32, 14, 
/*2043*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2046*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2058*/            0, /*End of Scope*/
/*2059*/          /*Scope*/ 58, /*->2118*/
/*2060*/            OPC_CheckValueType, MVT::i16,
/*2062*/            OPC_MoveParent,
/*2063*/            OPC_MoveParent,
/*2064*/            OPC_Scope, 25, /*->2091*/ // 2 children in Scope
/*2066*/              OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2068*/              OPC_EmitConvertToTarget, 2,
/*2070*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2073*/              OPC_EmitInteger, MVT::i32, 14, 
/*2076*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2079*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2091*/            /*Scope*/ 25, /*->2117*/
/*2092*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2094*/              OPC_EmitConvertToTarget, 2,
/*2096*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2099*/              OPC_EmitInteger, MVT::i32, 14, 
/*2102*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2105*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2117*/            0, /*End of Scope*/
/*2118*/          0, /*End of Scope*/
/*2119*/        /*SwitchOpcode*/ 83, TARGET_VAL(ISD::SRL),// ->2205
/*2122*/          OPC_RecordChild0, // #1 = $Rm
/*2123*/          OPC_RecordChild1, // #2 = $rot
/*2124*/          OPC_MoveChild, 1,
/*2126*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2129*/          OPC_CheckType, MVT::i32,
/*2131*/          OPC_Scope, 35, /*->2168*/ // 2 children in Scope
/*2133*/            OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2135*/            OPC_MoveParent,
/*2136*/            OPC_MoveParent,
/*2137*/            OPC_MoveChild, 1,
/*2139*/            OPC_CheckValueType, MVT::i8,
/*2141*/            OPC_MoveParent,
/*2142*/            OPC_MoveParent,
/*2143*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2145*/            OPC_EmitConvertToTarget, 2,
/*2147*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2150*/            OPC_EmitInteger, MVT::i32, 14, 
/*2153*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2156*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2168*/          /*Scope*/ 35, /*->2204*/
/*2169*/            OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*2171*/            OPC_MoveParent,
/*2172*/            OPC_MoveParent,
/*2173*/            OPC_MoveChild, 1,
/*2175*/            OPC_CheckValueType, MVT::i16,
/*2177*/            OPC_MoveParent,
/*2178*/            OPC_MoveParent,
/*2179*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2181*/            OPC_EmitConvertToTarget, 2,
/*2183*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2186*/            OPC_EmitInteger, MVT::i32, 14, 
/*2189*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2192*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other)) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2204*/          0, /*End of Scope*/
/*2205*/        0, // EndSwitchOpcode
/*2206*/      /*Scope*/ 110|128,1/*238*/, /*->2446*/
/*2208*/        OPC_MoveChild, 0,
/*2210*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2213*/        OPC_MoveChild, 0,
/*2215*/        OPC_SwitchOpcode /*2 cases */, 9|128,1/*137*/, TARGET_VAL(ISD::ROTR),// ->2357
/*2220*/          OPC_RecordChild0, // #0 = $Rm
/*2221*/          OPC_RecordChild1, // #1 = $rot
/*2222*/          OPC_MoveChild, 1,
/*2224*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2227*/          OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2229*/          OPC_CheckType, MVT::i32,
/*2231*/          OPC_MoveParent,
/*2232*/          OPC_MoveParent,
/*2233*/          OPC_MoveChild, 1,
/*2235*/          OPC_Scope, 59, /*->2296*/ // 2 children in Scope
/*2237*/            OPC_CheckValueType, MVT::i8,
/*2239*/            OPC_MoveParent,
/*2240*/            OPC_MoveParent,
/*2241*/            OPC_RecordChild1, // #2 = $Rn
/*2242*/            OPC_Scope, 25, /*->2269*/ // 2 children in Scope
/*2244*/              OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2246*/              OPC_EmitConvertToTarget, 1,
/*2248*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2251*/              OPC_EmitInteger, MVT::i32, 14, 
/*2254*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2257*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2269*/            /*Scope*/ 25, /*->2295*/
/*2270*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2272*/              OPC_EmitConvertToTarget, 1,
/*2274*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2277*/              OPC_EmitInteger, MVT::i32, 14, 
/*2280*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2283*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2295*/            0, /*End of Scope*/
/*2296*/          /*Scope*/ 59, /*->2356*/
/*2297*/            OPC_CheckValueType, MVT::i16,
/*2299*/            OPC_MoveParent,
/*2300*/            OPC_MoveParent,
/*2301*/            OPC_RecordChild1, // #2 = $Rn
/*2302*/            OPC_Scope, 25, /*->2329*/ // 2 children in Scope
/*2304*/              OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2306*/              OPC_EmitConvertToTarget, 1,
/*2308*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2311*/              OPC_EmitInteger, MVT::i32, 14, 
/*2314*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2317*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2329*/            /*Scope*/ 25, /*->2355*/
/*2330*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2332*/              OPC_EmitConvertToTarget, 1,
/*2334*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2337*/              OPC_EmitInteger, MVT::i32, 14, 
/*2340*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2343*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2355*/            0, /*End of Scope*/
/*2356*/          0, /*End of Scope*/
/*2357*/        /*SwitchOpcode*/ 85, TARGET_VAL(ISD::SRL),// ->2445
/*2360*/          OPC_RecordChild0, // #0 = $Rm
/*2361*/          OPC_RecordChild1, // #1 = $rot
/*2362*/          OPC_MoveChild, 1,
/*2364*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2367*/          OPC_CheckType, MVT::i32,
/*2369*/          OPC_Scope, 36, /*->2407*/ // 2 children in Scope
/*2371*/            OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2373*/            OPC_MoveParent,
/*2374*/            OPC_MoveParent,
/*2375*/            OPC_MoveChild, 1,
/*2377*/            OPC_CheckValueType, MVT::i8,
/*2379*/            OPC_MoveParent,
/*2380*/            OPC_MoveParent,
/*2381*/            OPC_RecordChild1, // #2 = $Rn
/*2382*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2384*/            OPC_EmitConvertToTarget, 1,
/*2386*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2389*/            OPC_EmitInteger, MVT::i32, 14, 
/*2392*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2395*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2407*/          /*Scope*/ 36, /*->2444*/
/*2408*/            OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*2410*/            OPC_MoveParent,
/*2411*/            OPC_MoveParent,
/*2412*/            OPC_MoveChild, 1,
/*2414*/            OPC_CheckValueType, MVT::i16,
/*2416*/            OPC_MoveParent,
/*2417*/            OPC_MoveParent,
/*2418*/            OPC_RecordChild1, // #2 = $Rn
/*2419*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2421*/            OPC_EmitConvertToTarget, 1,
/*2423*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2426*/            OPC_EmitInteger, MVT::i32, 14, 
/*2429*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2432*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2444*/          0, /*End of Scope*/
/*2445*/        0, // EndSwitchOpcode
/*2446*/      /*Scope*/ 70|128,1/*198*/, /*->2646*/
/*2448*/        OPC_RecordChild0, // #0 = $Rn
/*2449*/        OPC_Scope, 30, /*->2481*/ // 5 children in Scope
/*2451*/          OPC_RecordChild1, // #1 = $shift
/*2452*/          OPC_CheckType, MVT::i32,
/*2454*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2456*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*2459*/          OPC_EmitInteger, MVT::i32, 14, 
/*2462*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2465*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2468*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*2481*/        /*Scope*/ 50, /*->2532*/
/*2482*/          OPC_MoveChild, 1,
/*2484*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2487*/          OPC_MoveChild, 0,
/*2489*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2492*/          OPC_RecordChild0, // #1 = $Rn
/*2493*/          OPC_MoveChild, 1,
/*2495*/          OPC_CheckValueType, MVT::i16,
/*2497*/          OPC_MoveParent,
/*2498*/          OPC_MoveParent,
/*2499*/          OPC_MoveChild, 1,
/*2501*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2504*/          OPC_RecordChild0, // #2 = $Rm
/*2505*/          OPC_MoveChild, 1,
/*2507*/          OPC_CheckValueType, MVT::i16,
/*2509*/          OPC_MoveParent,
/*2510*/          OPC_MoveParent,
/*2511*/          OPC_MoveParent,
/*2512*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2514*/          OPC_EmitInteger, MVT::i32, 14, 
/*2517*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2520*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2532*/        /*Scope*/ 30, /*->2563*/
/*2533*/          OPC_RecordChild1, // #1 = $ShiftedRm
/*2534*/          OPC_CheckType, MVT::i32,
/*2536*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2538*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*2541*/          OPC_EmitInteger, MVT::i32, 14, 
/*2544*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2547*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2550*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*2563*/        /*Scope*/ 50, /*->2614*/
/*2564*/          OPC_MoveChild, 1,
/*2566*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2569*/          OPC_MoveChild, 0,
/*2571*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2574*/          OPC_RecordChild0, // #1 = $Rn
/*2575*/          OPC_MoveChild, 1,
/*2577*/          OPC_CheckValueType, MVT::i16,
/*2579*/          OPC_MoveParent,
/*2580*/          OPC_MoveParent,
/*2581*/          OPC_MoveChild, 1,
/*2583*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2586*/          OPC_RecordChild0, // #2 = $Rm
/*2587*/          OPC_MoveChild, 1,
/*2589*/          OPC_CheckValueType, MVT::i16,
/*2591*/          OPC_MoveParent,
/*2592*/          OPC_MoveParent,
/*2593*/          OPC_MoveParent,
/*2594*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2596*/          OPC_EmitInteger, MVT::i32, 14, 
/*2599*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2602*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2614*/        /*Scope*/ 30, /*->2645*/
/*2615*/          OPC_RecordChild1, // #1 = $Rn
/*2616*/          OPC_CheckType, MVT::i32,
/*2618*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2620*/          OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*2623*/          OPC_EmitInteger, MVT::i32, 14, 
/*2626*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2629*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2632*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*2645*/        0, /*End of Scope*/
/*2646*/      /*Scope*/ 51, /*->2698*/
/*2647*/        OPC_MoveChild, 0,
/*2649*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2652*/        OPC_MoveChild, 0,
/*2654*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2657*/        OPC_RecordChild0, // #0 = $Rn
/*2658*/        OPC_MoveChild, 1,
/*2660*/        OPC_CheckValueType, MVT::i16,
/*2662*/        OPC_MoveParent,
/*2663*/        OPC_MoveParent,
/*2664*/        OPC_MoveChild, 1,
/*2666*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2669*/        OPC_RecordChild0, // #1 = $Rm
/*2670*/        OPC_MoveChild, 1,
/*2672*/        OPC_CheckValueType, MVT::i16,
/*2674*/        OPC_MoveParent,
/*2675*/        OPC_MoveParent,
/*2676*/        OPC_MoveParent,
/*2677*/        OPC_RecordChild1, // #2 = $Ra
/*2678*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2680*/        OPC_EmitInteger, MVT::i32, 14, 
/*2683*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2686*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2698*/      /*Scope*/ 31, /*->2730*/
/*2699*/        OPC_RecordChild0, // #0 = $ShiftedRm
/*2700*/        OPC_RecordChild1, // #1 = $Rn
/*2701*/        OPC_CheckType, MVT::i32,
/*2703*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2705*/        OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*2708*/        OPC_EmitInteger, MVT::i32, 14, 
/*2711*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2714*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2717*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*2730*/      /*Scope*/ 51, /*->2782*/
/*2731*/        OPC_MoveChild, 0,
/*2733*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2736*/        OPC_MoveChild, 0,
/*2738*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2741*/        OPC_RecordChild0, // #0 = $Rn
/*2742*/        OPC_MoveChild, 1,
/*2744*/        OPC_CheckValueType, MVT::i16,
/*2746*/        OPC_MoveParent,
/*2747*/        OPC_MoveParent,
/*2748*/        OPC_MoveChild, 1,
/*2750*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2753*/        OPC_RecordChild0, // #1 = $Rm
/*2754*/        OPC_MoveChild, 1,
/*2756*/        OPC_CheckValueType, MVT::i16,
/*2758*/        OPC_MoveParent,
/*2759*/        OPC_MoveParent,
/*2760*/        OPC_MoveParent,
/*2761*/        OPC_RecordChild1, // #2 = $Ra
/*2762*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2764*/        OPC_EmitInteger, MVT::i32, 14, 
/*2767*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2770*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2782*/      /*Scope*/ 84, /*->2867*/
/*2783*/        OPC_RecordChild0, // #0 = $acc
/*2784*/        OPC_Scope, 40, /*->2826*/ // 2 children in Scope
/*2786*/          OPC_MoveChild, 1,
/*2788*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2791*/          OPC_RecordChild0, // #1 = $a
/*2792*/          OPC_MoveChild, 0,
/*2794*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2796*/          OPC_MoveParent,
/*2797*/          OPC_RecordChild1, // #2 = $b
/*2798*/          OPC_MoveChild, 1,
/*2800*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2802*/          OPC_MoveParent,
/*2803*/          OPC_MoveParent,
/*2804*/          OPC_CheckType, MVT::i32,
/*2806*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2808*/          OPC_EmitInteger, MVT::i32, 14, 
/*2811*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2814*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                  // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2826*/        /*Scope*/ 39, /*->2866*/
/*2827*/          OPC_RecordChild1, // #1 = $imm
/*2828*/          OPC_MoveChild, 1,
/*2830*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2833*/          OPC_CheckPredicate, 3, // Predicate_imm1_255_neg
/*2835*/          OPC_MoveParent,
/*2836*/          OPC_CheckType, MVT::i32,
/*2838*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2840*/          OPC_EmitConvertToTarget, 1,
/*2842*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*2845*/          OPC_EmitInteger, MVT::i32, 14, 
/*2848*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2851*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2854*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*2866*/        0, /*End of Scope*/
/*2867*/      /*Scope*/ 41, /*->2909*/
/*2868*/        OPC_MoveChild, 0,
/*2870*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2873*/        OPC_RecordChild0, // #0 = $a
/*2874*/        OPC_MoveChild, 0,
/*2876*/        OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2878*/        OPC_MoveParent,
/*2879*/        OPC_RecordChild1, // #1 = $b
/*2880*/        OPC_MoveChild, 1,
/*2882*/        OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2884*/        OPC_MoveParent,
/*2885*/        OPC_MoveParent,
/*2886*/        OPC_RecordChild1, // #2 = $acc
/*2887*/        OPC_CheckType, MVT::i32,
/*2889*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2891*/        OPC_EmitInteger, MVT::i32, 14, 
/*2894*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2897*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2909*/      /*Scope*/ 40|128,3/*424*/, /*->3335*/
/*2911*/        OPC_RecordChild0, // #0 = $Rn
/*2912*/        OPC_RecordChild1, // #1 = $imm
/*2913*/        OPC_MoveChild, 1,
/*2915*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2918*/        OPC_Scope, 30, /*->2950*/ // 11 children in Scope
/*2920*/          OPC_CheckPredicate, 4, // Predicate_mod_imm
/*2922*/          OPC_MoveParent,
/*2923*/          OPC_CheckType, MVT::i32,
/*2925*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2927*/          OPC_EmitConvertToTarget, 1,
/*2929*/          OPC_EmitInteger, MVT::i32, 14, 
/*2932*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2935*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2938*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*2950*/        /*Scope*/ 33, /*->2984*/
/*2951*/          OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*2953*/          OPC_MoveParent,
/*2954*/          OPC_CheckType, MVT::i32,
/*2956*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2958*/          OPC_EmitConvertToTarget, 1,
/*2960*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*2963*/          OPC_EmitInteger, MVT::i32, 14, 
/*2966*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2969*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2972*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*2984*/        /*Scope*/ 30, /*->3015*/
/*2985*/          OPC_CheckPredicate, 6, // Predicate_imm0_7
/*2987*/          OPC_MoveParent,
/*2988*/          OPC_CheckType, MVT::i32,
/*2990*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*2992*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*2995*/          OPC_EmitConvertToTarget, 1,
/*2997*/          OPC_EmitInteger, MVT::i32, 14, 
/*3000*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3003*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*3015*/        /*Scope*/ 30, /*->3046*/
/*3016*/          OPC_CheckPredicate, 7, // Predicate_imm8_255
/*3018*/          OPC_MoveParent,
/*3019*/          OPC_CheckType, MVT::i32,
/*3021*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3023*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3026*/          OPC_EmitConvertToTarget, 1,
/*3028*/          OPC_EmitInteger, MVT::i32, 14, 
/*3031*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3034*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*3046*/        /*Scope*/ 33, /*->3080*/
/*3047*/          OPC_CheckPredicate, 8, // Predicate_imm0_7_neg
/*3049*/          OPC_MoveParent,
/*3050*/          OPC_CheckType, MVT::i32,
/*3052*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3054*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3057*/          OPC_EmitConvertToTarget, 1,
/*3059*/          OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*3062*/          OPC_EmitInteger, MVT::i32, 14, 
/*3065*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3068*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*3080*/        /*Scope*/ 33, /*->3114*/
/*3081*/          OPC_CheckPredicate, 9, // Predicate_imm8_255_neg
/*3083*/          OPC_MoveParent,
/*3084*/          OPC_CheckType, MVT::i32,
/*3086*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3088*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3091*/          OPC_EmitConvertToTarget, 1,
/*3093*/          OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*3096*/          OPC_EmitInteger, MVT::i32, 14, 
/*3099*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3102*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*3114*/        /*Scope*/ 30, /*->3145*/
/*3115*/          OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*3117*/          OPC_MoveParent,
/*3118*/          OPC_CheckType, MVT::i32,
/*3120*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3122*/          OPC_EmitConvertToTarget, 1,
/*3124*/          OPC_EmitInteger, MVT::i32, 14, 
/*3127*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3130*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3133*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*3145*/        /*Scope*/ 26, /*->3172*/
/*3146*/          OPC_CheckPredicate, 11, // Predicate_imm0_4095
/*3148*/          OPC_MoveParent,
/*3149*/          OPC_CheckType, MVT::i32,
/*3151*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3153*/          OPC_EmitConvertToTarget, 1,
/*3155*/          OPC_EmitInteger, MVT::i32, 14, 
/*3158*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3161*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*3172*/        /*Scope*/ 33, /*->3206*/
/*3173*/          OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*3175*/          OPC_MoveParent,
/*3176*/          OPC_CheckType, MVT::i32,
/*3178*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3180*/          OPC_EmitConvertToTarget, 1,
/*3182*/          OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*3185*/          OPC_EmitInteger, MVT::i32, 14, 
/*3188*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3191*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3194*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*3206*/        /*Scope*/ 29, /*->3236*/
/*3207*/          OPC_CheckPredicate, 13, // Predicate_imm0_4095_neg
/*3209*/          OPC_MoveParent,
/*3210*/          OPC_CheckType, MVT::i32,
/*3212*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3214*/          OPC_EmitConvertToTarget, 1,
/*3216*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3219*/          OPC_EmitInteger, MVT::i32, 14, 
/*3222*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3225*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*3236*/        /*Scope*/ 97, /*->3334*/
/*3237*/          OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*3239*/          OPC_MoveParent,
/*3240*/          OPC_CheckType, MVT::i32,
/*3242*/          OPC_Scope, 44, /*->3288*/ // 2 children in Scope
/*3244*/            OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*3246*/            OPC_EmitConvertToTarget, 1,
/*3248*/            OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3251*/            OPC_EmitInteger, MVT::i32, 14, 
/*3254*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3257*/            OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*3267*/            OPC_EmitInteger, MVT::i32, 14, 
/*3270*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3273*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3276*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBrr:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*3288*/          /*Scope*/ 44, /*->3333*/
/*3289*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3291*/            OPC_EmitConvertToTarget, 1,
/*3293*/            OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3296*/            OPC_EmitInteger, MVT::i32, 14, 
/*3299*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3302*/            OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*3312*/            OPC_EmitInteger, MVT::i32, 14, 
/*3315*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3318*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3321*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBrr:i32 GPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*3333*/          0, /*End of Scope*/
/*3334*/        0, /*End of Scope*/
/*3335*/      /*Scope*/ 94, /*->3430*/
/*3336*/        OPC_MoveChild, 0,
/*3338*/        OPC_SwitchOpcode /*2 cases */, 58, TARGET_VAL(ISD::MUL),// ->3400
/*3342*/          OPC_RecordChild0, // #0 = $Rn
/*3343*/          OPC_RecordChild1, // #1 = $Rm
/*3344*/          OPC_MoveParent,
/*3345*/          OPC_RecordChild1, // #2 = $Ra
/*3346*/          OPC_CheckType, MVT::i32,
/*3348*/          OPC_Scope, 24, /*->3374*/ // 2 children in Scope
/*3350*/            OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*3352*/            OPC_EmitInteger, MVT::i32, 14, 
/*3355*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3358*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3361*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3374*/          /*Scope*/ 24, /*->3399*/
/*3375*/            OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*3377*/            OPC_EmitInteger, MVT::i32, 14, 
/*3380*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3383*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3386*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3399*/          0, /*End of Scope*/
/*3400*/        /*SwitchOpcode*/ 26, TARGET_VAL(ISD::MULHS),// ->3429
/*3403*/          OPC_RecordChild0, // #0 = $Rn
/*3404*/          OPC_RecordChild1, // #1 = $Rm
/*3405*/          OPC_MoveParent,
/*3406*/          OPC_RecordChild1, // #2 = $Ra
/*3407*/          OPC_CheckType, MVT::i32,
/*3409*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*3411*/          OPC_EmitInteger, MVT::i32, 14, 
/*3414*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3417*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*3429*/        0, // EndSwitchOpcode
/*3430*/      /*Scope*/ 67, /*->3498*/
/*3431*/        OPC_RecordChild0, // #0 = $Rn
/*3432*/        OPC_MoveChild, 1,
/*3434*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3437*/        OPC_RecordChild0, // #1 = $Rm
/*3438*/        OPC_MoveChild, 1,
/*3440*/        OPC_Scope, 27, /*->3469*/ // 2 children in Scope
/*3442*/          OPC_CheckValueType, MVT::i8,
/*3444*/          OPC_MoveParent,
/*3445*/          OPC_MoveParent,
/*3446*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3448*/          OPC_EmitInteger, MVT::i32, 0, 
/*3451*/          OPC_EmitInteger, MVT::i32, 14, 
/*3454*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3457*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3469*/        /*Scope*/ 27, /*->3497*/
/*3470*/          OPC_CheckValueType, MVT::i16,
/*3472*/          OPC_MoveParent,
/*3473*/          OPC_MoveParent,
/*3474*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3476*/          OPC_EmitInteger, MVT::i32, 0, 
/*3479*/          OPC_EmitInteger, MVT::i32, 14, 
/*3482*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3485*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3497*/        0, /*End of Scope*/
/*3498*/      /*Scope*/ 62, /*->3561*/
/*3499*/        OPC_MoveChild, 0,
/*3501*/        OPC_SwitchOpcode /*2 cases */, 26, TARGET_VAL(ISD::MUL),// ->3531
/*3505*/          OPC_RecordChild0, // #0 = $Rn
/*3506*/          OPC_RecordChild1, // #1 = $Rm
/*3507*/          OPC_MoveParent,
/*3508*/          OPC_RecordChild1, // #2 = $Ra
/*3509*/          OPC_CheckType, MVT::i32,
/*3511*/          OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3513*/          OPC_EmitInteger, MVT::i32, 14, 
/*3516*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3519*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3531*/        /*SwitchOpcode*/ 26, TARGET_VAL(ISD::MULHS),// ->3560
/*3534*/          OPC_RecordChild0, // #0 = $Rm
/*3535*/          OPC_RecordChild1, // #1 = $Rn
/*3536*/          OPC_MoveParent,
/*3537*/          OPC_RecordChild1, // #2 = $Ra
/*3538*/          OPC_CheckType, MVT::i32,
/*3540*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3542*/          OPC_EmitInteger, MVT::i32, 14, 
/*3545*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3548*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3560*/        0, // EndSwitchOpcode
/*3561*/      /*Scope*/ 74|128,1/*202*/, /*->3765*/
/*3563*/        OPC_RecordChild0, // #0 = $Rn
/*3564*/        OPC_MoveChild, 1,
/*3566*/        OPC_SwitchOpcode /*3 cases */, 61, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->3631
/*3570*/          OPC_RecordChild0, // #1 = $Rm
/*3571*/          OPC_MoveChild, 1,
/*3573*/          OPC_Scope, 27, /*->3602*/ // 2 children in Scope
/*3575*/            OPC_CheckValueType, MVT::i8,
/*3577*/            OPC_MoveParent,
/*3578*/            OPC_MoveParent,
/*3579*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3581*/            OPC_EmitInteger, MVT::i32, 0, 
/*3584*/            OPC_EmitInteger, MVT::i32, 14, 
/*3587*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3590*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3602*/          /*Scope*/ 27, /*->3630*/
/*3603*/            OPC_CheckValueType, MVT::i16,
/*3605*/            OPC_MoveParent,
/*3606*/            OPC_MoveParent,
/*3607*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3609*/            OPC_EmitInteger, MVT::i32, 0, 
/*3612*/            OPC_EmitInteger, MVT::i32, 14, 
/*3615*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3618*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3630*/          0, /*End of Scope*/
/*3631*/        /*SwitchOpcode*/ 78, TARGET_VAL(ISD::MUL),// ->3712
/*3634*/          OPC_RecordChild0, // #1 = $Rn
/*3635*/          OPC_RecordChild1, // #2 = $Rm
/*3636*/          OPC_MoveParent,
/*3637*/          OPC_CheckType, MVT::i32,
/*3639*/          OPC_Scope, 24, /*->3665*/ // 3 children in Scope
/*3641*/            OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*3643*/            OPC_EmitInteger, MVT::i32, 14, 
/*3646*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3649*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3652*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3665*/          /*Scope*/ 24, /*->3690*/
/*3666*/            OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*3668*/            OPC_EmitInteger, MVT::i32, 14, 
/*3671*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3674*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3677*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3690*/          /*Scope*/ 20, /*->3711*/
/*3691*/            OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3693*/            OPC_EmitInteger, MVT::i32, 14, 
/*3696*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3699*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3711*/          0, /*End of Scope*/
/*3712*/        /*SwitchOpcode*/ 49, TARGET_VAL(ISD::MULHS),// ->3764
/*3715*/          OPC_RecordChild0, // #1 = $Rn
/*3716*/          OPC_RecordChild1, // #2 = $Rm
/*3717*/          OPC_MoveParent,
/*3718*/          OPC_CheckType, MVT::i32,
/*3720*/          OPC_Scope, 20, /*->3742*/ // 2 children in Scope
/*3722*/            OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*3724*/            OPC_EmitInteger, MVT::i32, 14, 
/*3727*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3730*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*3742*/          /*Scope*/ 20, /*->3763*/
/*3743*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3745*/            OPC_EmitInteger, MVT::i32, 14, 
/*3748*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3751*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                    // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3763*/          0, /*End of Scope*/
/*3764*/        0, // EndSwitchOpcode
/*3765*/      /*Scope*/ 122, /*->3888*/
/*3766*/        OPC_MoveChild, 0,
/*3768*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3771*/        OPC_RecordChild0, // #0 = $Rm
/*3772*/        OPC_MoveChild, 1,
/*3774*/        OPC_Scope, 55, /*->3831*/ // 2 children in Scope
/*3776*/          OPC_CheckValueType, MVT::i8,
/*3778*/          OPC_MoveParent,
/*3779*/          OPC_MoveParent,
/*3780*/          OPC_RecordChild1, // #1 = $Rn
/*3781*/          OPC_Scope, 23, /*->3806*/ // 2 children in Scope
/*3783*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3785*/            OPC_EmitInteger, MVT::i32, 0, 
/*3788*/            OPC_EmitInteger, MVT::i32, 14, 
/*3791*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3794*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3806*/          /*Scope*/ 23, /*->3830*/
/*3807*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3809*/            OPC_EmitInteger, MVT::i32, 0, 
/*3812*/            OPC_EmitInteger, MVT::i32, 14, 
/*3815*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3818*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3830*/          0, /*End of Scope*/
/*3831*/        /*Scope*/ 55, /*->3887*/
/*3832*/          OPC_CheckValueType, MVT::i16,
/*3834*/          OPC_MoveParent,
/*3835*/          OPC_MoveParent,
/*3836*/          OPC_RecordChild1, // #1 = $Rn
/*3837*/          OPC_Scope, 23, /*->3862*/ // 2 children in Scope
/*3839*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3841*/            OPC_EmitInteger, MVT::i32, 0, 
/*3844*/            OPC_EmitInteger, MVT::i32, 14, 
/*3847*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3850*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3862*/          /*Scope*/ 23, /*->3886*/
/*3863*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3865*/            OPC_EmitInteger, MVT::i32, 0, 
/*3868*/            OPC_EmitInteger, MVT::i32, 14, 
/*3871*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3874*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3886*/          0, /*End of Scope*/
/*3887*/        0, /*End of Scope*/
/*3888*/      /*Scope*/ 55|128,2/*311*/, /*->4201*/
/*3890*/        OPC_RecordChild0, // #0 = $Rn
/*3891*/        OPC_Scope, 93, /*->3986*/ // 2 children in Scope
/*3893*/          OPC_RecordChild1, // #1 = $Rm
/*3894*/          OPC_CheckType, MVT::i32,
/*3896*/          OPC_Scope, 23, /*->3921*/ // 3 children in Scope
/*3898*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3900*/            OPC_EmitInteger, MVT::i32, 14, 
/*3903*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3906*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3909*/            OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*3921*/          /*Scope*/ 23, /*->3945*/
/*3922*/            OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3924*/            OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3927*/            OPC_EmitInteger, MVT::i32, 14, 
/*3930*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3933*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*3945*/          /*Scope*/ 39, /*->3985*/
/*3946*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3948*/            OPC_EmitInteger, MVT::i32, 14, 
/*3951*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3954*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3957*/            OPC_Scope, 12, /*->3971*/ // 2 children in Scope
/*3959*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*3971*/            /*Scope*/ 12, /*->3984*/
/*3972*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*3984*/            0, /*End of Scope*/
/*3985*/          0, /*End of Scope*/
/*3986*/        /*Scope*/ 84|128,1/*212*/, /*->4200*/
/*3988*/          OPC_MoveChild, 1,
/*3990*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*3993*/          OPC_MoveChild, 0,
/*3995*/          OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*3998*/          OPC_Scope, 99, /*->4099*/ // 2 children in Scope
/*4000*/            OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*4003*/            OPC_RecordChild1, // #1 = $Vn
/*4004*/            OPC_SwitchType /*3 cases */, 29, MVT::v8i8,// ->4036
/*4007*/              OPC_CheckChild1Type, MVT::v8i8,
/*4009*/              OPC_RecordChild2, // #2 = $Vm
/*4010*/              OPC_CheckChild2Type, MVT::v8i8,
/*4012*/              OPC_MoveParent,
/*4013*/              OPC_MoveParent,
/*4014*/              OPC_CheckType, MVT::v8i16,
/*4016*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4018*/              OPC_EmitInteger, MVT::i32, 14, 
/*4021*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4024*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 242:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4036*/            /*SwitchType*/ 29, MVT::v4i16,// ->4067
/*4038*/              OPC_CheckChild1Type, MVT::v4i16,
/*4040*/              OPC_RecordChild2, // #2 = $Vm
/*4041*/              OPC_CheckChild2Type, MVT::v4i16,
/*4043*/              OPC_MoveParent,
/*4044*/              OPC_MoveParent,
/*4045*/              OPC_CheckType, MVT::v4i32,
/*4047*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4049*/              OPC_EmitInteger, MVT::i32, 14, 
/*4052*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4055*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 242:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4067*/            /*SwitchType*/ 29, MVT::v2i32,// ->4098
/*4069*/              OPC_CheckChild1Type, MVT::v2i32,
/*4071*/              OPC_RecordChild2, // #2 = $Vm
/*4072*/              OPC_CheckChild2Type, MVT::v2i32,
/*4074*/              OPC_MoveParent,
/*4075*/              OPC_MoveParent,
/*4076*/              OPC_CheckType, MVT::v2i64,
/*4078*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4080*/              OPC_EmitInteger, MVT::i32, 14, 
/*4083*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4086*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4098*/            0, // EndSwitchType
/*4099*/          /*Scope*/ 99, /*->4199*/
/*4100*/            OPC_CheckChild0Integer, 115|128,1/*243*/, 
/*4103*/            OPC_RecordChild1, // #1 = $Vn
/*4104*/            OPC_SwitchType /*3 cases */, 29, MVT::v8i8,// ->4136
/*4107*/              OPC_CheckChild1Type, MVT::v8i8,
/*4109*/              OPC_RecordChild2, // #2 = $Vm
/*4110*/              OPC_CheckChild2Type, MVT::v8i8,
/*4112*/              OPC_MoveParent,
/*4113*/              OPC_MoveParent,
/*4114*/              OPC_CheckType, MVT::v8i16,
/*4116*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4118*/              OPC_EmitInteger, MVT::i32, 14, 
/*4121*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4124*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 243:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4136*/            /*SwitchType*/ 29, MVT::v4i16,// ->4167
/*4138*/              OPC_CheckChild1Type, MVT::v4i16,
/*4140*/              OPC_RecordChild2, // #2 = $Vm
/*4141*/              OPC_CheckChild2Type, MVT::v4i16,
/*4143*/              OPC_MoveParent,
/*4144*/              OPC_MoveParent,
/*4145*/              OPC_CheckType, MVT::v4i32,
/*4147*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4149*/              OPC_EmitInteger, MVT::i32, 14, 
/*4152*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4155*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 243:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4167*/            /*SwitchType*/ 29, MVT::v2i32,// ->4198
/*4169*/              OPC_CheckChild1Type, MVT::v2i32,
/*4171*/              OPC_RecordChild2, // #2 = $Vm
/*4172*/              OPC_CheckChild2Type, MVT::v2i32,
/*4174*/              OPC_MoveParent,
/*4175*/              OPC_MoveParent,
/*4176*/              OPC_CheckType, MVT::v2i64,
/*4178*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4180*/              OPC_EmitInteger, MVT::i32, 14, 
/*4183*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4186*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 243:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4198*/            0, // EndSwitchType
/*4199*/          0, /*End of Scope*/
/*4200*/        0, /*End of Scope*/
/*4201*/      /*Scope*/ 90|128,1/*218*/, /*->4421*/
/*4203*/        OPC_MoveChild, 0,
/*4205*/        OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*4208*/        OPC_MoveChild, 0,
/*4210*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*4213*/        OPC_Scope, 102, /*->4317*/ // 2 children in Scope
/*4215*/          OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*4218*/          OPC_RecordChild1, // #0 = $Vn
/*4219*/          OPC_SwitchType /*3 cases */, 30, MVT::v8i8,// ->4252
/*4222*/            OPC_CheckChild1Type, MVT::v8i8,
/*4224*/            OPC_RecordChild2, // #1 = $Vm
/*4225*/            OPC_CheckChild2Type, MVT::v8i8,
/*4227*/            OPC_MoveParent,
/*4228*/            OPC_MoveParent,
/*4229*/            OPC_RecordChild1, // #2 = $src1
/*4230*/            OPC_CheckType, MVT::v8i16,
/*4232*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4234*/            OPC_EmitInteger, MVT::i32, 14, 
/*4237*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4240*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 242:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4252*/          /*SwitchType*/ 30, MVT::v4i16,// ->4284
/*4254*/            OPC_CheckChild1Type, MVT::v4i16,
/*4256*/            OPC_RecordChild2, // #1 = $Vm
/*4257*/            OPC_CheckChild2Type, MVT::v4i16,
/*4259*/            OPC_MoveParent,
/*4260*/            OPC_MoveParent,
/*4261*/            OPC_RecordChild1, // #2 = $src1
/*4262*/            OPC_CheckType, MVT::v4i32,
/*4264*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4266*/            OPC_EmitInteger, MVT::i32, 14, 
/*4269*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4272*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 242:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4284*/          /*SwitchType*/ 30, MVT::v2i32,// ->4316
/*4286*/            OPC_CheckChild1Type, MVT::v2i32,
/*4288*/            OPC_RecordChild2, // #1 = $Vm
/*4289*/            OPC_CheckChild2Type, MVT::v2i32,
/*4291*/            OPC_MoveParent,
/*4292*/            OPC_MoveParent,
/*4293*/            OPC_RecordChild1, // #2 = $src1
/*4294*/            OPC_CheckType, MVT::v2i64,
/*4296*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4298*/            OPC_EmitInteger, MVT::i32, 14, 
/*4301*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4304*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4316*/          0, // EndSwitchType
/*4317*/        /*Scope*/ 102, /*->4420*/
/*4318*/          OPC_CheckChild0Integer, 115|128,1/*243*/, 
/*4321*/          OPC_RecordChild1, // #0 = $Vn
/*4322*/          OPC_SwitchType /*3 cases */, 30, MVT::v8i8,// ->4355
/*4325*/            OPC_CheckChild1Type, MVT::v8i8,
/*4327*/            OPC_RecordChild2, // #1 = $Vm
/*4328*/            OPC_CheckChild2Type, MVT::v8i8,
/*4330*/            OPC_MoveParent,
/*4331*/            OPC_MoveParent,
/*4332*/            OPC_RecordChild1, // #2 = $src1
/*4333*/            OPC_CheckType, MVT::v8i16,
/*4335*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4337*/            OPC_EmitInteger, MVT::i32, 14, 
/*4340*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4343*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 243:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4355*/          /*SwitchType*/ 30, MVT::v4i16,// ->4387
/*4357*/            OPC_CheckChild1Type, MVT::v4i16,
/*4359*/            OPC_RecordChild2, // #1 = $Vm
/*4360*/            OPC_CheckChild2Type, MVT::v4i16,
/*4362*/            OPC_MoveParent,
/*4363*/            OPC_MoveParent,
/*4364*/            OPC_RecordChild1, // #2 = $src1
/*4365*/            OPC_CheckType, MVT::v4i32,
/*4367*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4369*/            OPC_EmitInteger, MVT::i32, 14, 
/*4372*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4375*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 243:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4387*/          /*SwitchType*/ 30, MVT::v2i32,// ->4419
/*4389*/            OPC_CheckChild1Type, MVT::v2i32,
/*4391*/            OPC_RecordChild2, // #1 = $Vm
/*4392*/            OPC_CheckChild2Type, MVT::v2i32,
/*4394*/            OPC_MoveParent,
/*4395*/            OPC_MoveParent,
/*4396*/            OPC_RecordChild1, // #2 = $src1
/*4397*/            OPC_CheckType, MVT::v2i64,
/*4399*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4401*/            OPC_EmitInteger, MVT::i32, 14, 
/*4404*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4407*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 243:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4419*/          0, // EndSwitchType
/*4420*/        0, /*End of Scope*/
/*4421*/      /*Scope*/ 2|128,3/*386*/, /*->4809*/
/*4423*/        OPC_RecordChild0, // #0 = $src1
/*4424*/        OPC_MoveChild, 1,
/*4426*/        OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/, TARGET_VAL(ISD::MUL),// ->4616
/*4431*/          OPC_Scope, 9|128,1/*137*/, /*->4571*/ // 2 children in Scope
/*4434*/            OPC_RecordChild0, // #1 = $Vn
/*4435*/            OPC_MoveChild, 1,
/*4437*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4440*/            OPC_RecordChild0, // #2 = $Vm
/*4441*/            OPC_Scope, 63, /*->4506*/ // 2 children in Scope
/*4443*/              OPC_CheckChild0Type, MVT::v4i16,
/*4445*/              OPC_RecordChild1, // #3 = $lane
/*4446*/              OPC_MoveChild, 1,
/*4448*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4451*/              OPC_MoveParent,
/*4452*/              OPC_MoveParent,
/*4453*/              OPC_MoveParent,
/*4454*/              OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->4480
/*4457*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4459*/                OPC_EmitConvertToTarget, 3,
/*4461*/                OPC_EmitInteger, MVT::i32, 14, 
/*4464*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4467*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4480*/              /*SwitchType*/ 23, MVT::v8i16,// ->4505
/*4482*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4484*/                OPC_EmitConvertToTarget, 3,
/*4486*/                OPC_EmitInteger, MVT::i32, 14, 
/*4489*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4492*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4505*/              0, // EndSwitchType
/*4506*/            /*Scope*/ 63, /*->4570*/
/*4507*/              OPC_CheckChild0Type, MVT::v2i32,
/*4509*/              OPC_RecordChild1, // #3 = $lane
/*4510*/              OPC_MoveChild, 1,
/*4512*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4515*/              OPC_MoveParent,
/*4516*/              OPC_MoveParent,
/*4517*/              OPC_MoveParent,
/*4518*/              OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->4544
/*4521*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4523*/                OPC_EmitConvertToTarget, 3,
/*4525*/                OPC_EmitInteger, MVT::i32, 14, 
/*4528*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4531*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4544*/              /*SwitchType*/ 23, MVT::v4i32,// ->4569
/*4546*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4548*/                OPC_EmitConvertToTarget, 3,
/*4550*/                OPC_EmitInteger, MVT::i32, 14, 
/*4553*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4556*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4569*/              0, // EndSwitchType
/*4570*/            0, /*End of Scope*/
/*4571*/          /*Scope*/ 43, /*->4615*/
/*4572*/            OPC_MoveChild, 0,
/*4574*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4577*/            OPC_RecordChild0, // #1 = $Vm
/*4578*/            OPC_CheckChild0Type, MVT::v4i16,
/*4580*/            OPC_RecordChild1, // #2 = $lane
/*4581*/            OPC_MoveChild, 1,
/*4583*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4586*/            OPC_MoveParent,
/*4587*/            OPC_MoveParent,
/*4588*/            OPC_RecordChild1, // #3 = $Vn
/*4589*/            OPC_MoveParent,
/*4590*/            OPC_CheckType, MVT::v4i16,
/*4592*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4594*/            OPC_EmitConvertToTarget, 2,
/*4596*/            OPC_EmitInteger, MVT::i32, 14, 
/*4599*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4602*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                    // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4615*/          0, /*End of Scope*/
/*4616*/        /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLs),// ->4712
/*4619*/          OPC_RecordChild0, // #1 = $Vn
/*4620*/          OPC_Scope, 44, /*->4666*/ // 2 children in Scope
/*4622*/            OPC_CheckChild0Type, MVT::v4i16,
/*4624*/            OPC_MoveChild, 1,
/*4626*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4629*/            OPC_RecordChild0, // #2 = $Vm
/*4630*/            OPC_CheckChild0Type, MVT::v4i16,
/*4632*/            OPC_RecordChild1, // #3 = $lane
/*4633*/            OPC_MoveChild, 1,
/*4635*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4638*/            OPC_MoveParent,
/*4639*/            OPC_MoveParent,
/*4640*/            OPC_MoveParent,
/*4641*/            OPC_CheckType, MVT::v4i32,
/*4643*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4645*/            OPC_EmitConvertToTarget, 3,
/*4647*/            OPC_EmitInteger, MVT::i32, 14, 
/*4650*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4653*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4666*/          /*Scope*/ 44, /*->4711*/
/*4667*/            OPC_CheckChild0Type, MVT::v2i32,
/*4669*/            OPC_MoveChild, 1,
/*4671*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4674*/            OPC_RecordChild0, // #2 = $Vm
/*4675*/            OPC_CheckChild0Type, MVT::v2i32,
/*4677*/            OPC_RecordChild1, // #3 = $lane
/*4678*/            OPC_MoveChild, 1,
/*4680*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4683*/            OPC_MoveParent,
/*4684*/            OPC_MoveParent,
/*4685*/            OPC_MoveParent,
/*4686*/            OPC_CheckType, MVT::v2i64,
/*4688*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4690*/            OPC_EmitConvertToTarget, 3,
/*4692*/            OPC_EmitInteger, MVT::i32, 14, 
/*4695*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4698*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4711*/          0, /*End of Scope*/
/*4712*/        /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLu),// ->4808
/*4715*/          OPC_RecordChild0, // #1 = $Vn
/*4716*/          OPC_Scope, 44, /*->4762*/ // 2 children in Scope
/*4718*/            OPC_CheckChild0Type, MVT::v4i16,
/*4720*/            OPC_MoveChild, 1,
/*4722*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4725*/            OPC_RecordChild0, // #2 = $Vm
/*4726*/            OPC_CheckChild0Type, MVT::v4i16,
/*4728*/            OPC_RecordChild1, // #3 = $lane
/*4729*/            OPC_MoveChild, 1,
/*4731*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4734*/            OPC_MoveParent,
/*4735*/            OPC_MoveParent,
/*4736*/            OPC_MoveParent,
/*4737*/            OPC_CheckType, MVT::v4i32,
/*4739*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4741*/            OPC_EmitConvertToTarget, 3,
/*4743*/            OPC_EmitInteger, MVT::i32, 14, 
/*4746*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4749*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4762*/          /*Scope*/ 44, /*->4807*/
/*4763*/            OPC_CheckChild0Type, MVT::v2i32,
/*4765*/            OPC_MoveChild, 1,
/*4767*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4770*/            OPC_RecordChild0, // #2 = $Vm
/*4771*/            OPC_CheckChild0Type, MVT::v2i32,
/*4773*/            OPC_RecordChild1, // #3 = $lane
/*4774*/            OPC_MoveChild, 1,
/*4776*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4779*/            OPC_MoveParent,
/*4780*/            OPC_MoveParent,
/*4781*/            OPC_MoveParent,
/*4782*/            OPC_CheckType, MVT::v2i64,
/*4784*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4786*/            OPC_EmitConvertToTarget, 3,
/*4788*/            OPC_EmitInteger, MVT::i32, 14, 
/*4791*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4794*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4807*/          0, /*End of Scope*/
/*4808*/        0, // EndSwitchOpcode
/*4809*/      /*Scope*/ 97, /*->4907*/
/*4810*/        OPC_MoveChild, 0,
/*4812*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4815*/        OPC_Scope, 44, /*->4861*/ // 2 children in Scope
/*4817*/          OPC_RecordChild0, // #0 = $Vn
/*4818*/          OPC_MoveChild, 1,
/*4820*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4823*/          OPC_RecordChild0, // #1 = $Vm
/*4824*/          OPC_CheckChild0Type, MVT::v4i16,
/*4826*/          OPC_RecordChild1, // #2 = $lane
/*4827*/          OPC_MoveChild, 1,
/*4829*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4832*/          OPC_MoveParent,
/*4833*/          OPC_MoveParent,
/*4834*/          OPC_MoveParent,
/*4835*/          OPC_RecordChild1, // #3 = $src1
/*4836*/          OPC_CheckType, MVT::v4i16,
/*4838*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4840*/          OPC_EmitConvertToTarget, 2,
/*4842*/          OPC_EmitInteger, MVT::i32, 14, 
/*4845*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4848*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4861*/        /*Scope*/ 44, /*->4906*/
/*4862*/          OPC_MoveChild, 0,
/*4864*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4867*/          OPC_RecordChild0, // #0 = $Vm
/*4868*/          OPC_CheckChild0Type, MVT::v4i16,
/*4870*/          OPC_RecordChild1, // #1 = $lane
/*4871*/          OPC_MoveChild, 1,
/*4873*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4876*/          OPC_MoveParent,
/*4877*/          OPC_MoveParent,
/*4878*/          OPC_RecordChild1, // #2 = $Vn
/*4879*/          OPC_MoveParent,
/*4880*/          OPC_RecordChild1, // #3 = $src1
/*4881*/          OPC_CheckType, MVT::v4i16,
/*4883*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4885*/          OPC_EmitConvertToTarget, 1,
/*4887*/          OPC_EmitInteger, MVT::i32, 14, 
/*4890*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4893*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4906*/        0, /*End of Scope*/
/*4907*/      /*Scope*/ 49, /*->4957*/
/*4908*/        OPC_RecordChild0, // #0 = $src1
/*4909*/        OPC_MoveChild, 1,
/*4911*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4914*/        OPC_MoveChild, 0,
/*4916*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4919*/        OPC_RecordChild0, // #1 = $Vm
/*4920*/        OPC_CheckChild0Type, MVT::v2i32,
/*4922*/        OPC_RecordChild1, // #2 = $lane
/*4923*/        OPC_MoveChild, 1,
/*4925*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4928*/        OPC_MoveParent,
/*4929*/        OPC_MoveParent,
/*4930*/        OPC_RecordChild1, // #3 = $Vn
/*4931*/        OPC_MoveParent,
/*4932*/        OPC_CheckType, MVT::v2i32,
/*4934*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4936*/        OPC_EmitConvertToTarget, 2,
/*4938*/        OPC_EmitInteger, MVT::i32, 14, 
/*4941*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4944*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4957*/      /*Scope*/ 97, /*->5055*/
/*4958*/        OPC_MoveChild, 0,
/*4960*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4963*/        OPC_Scope, 44, /*->5009*/ // 2 children in Scope
/*4965*/          OPC_RecordChild0, // #0 = $Vn
/*4966*/          OPC_MoveChild, 1,
/*4968*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4971*/          OPC_RecordChild0, // #1 = $Vm
/*4972*/          OPC_CheckChild0Type, MVT::v2i32,
/*4974*/          OPC_RecordChild1, // #2 = $lane
/*4975*/          OPC_MoveChild, 1,
/*4977*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4980*/          OPC_MoveParent,
/*4981*/          OPC_MoveParent,
/*4982*/          OPC_MoveParent,
/*4983*/          OPC_RecordChild1, // #3 = $src1
/*4984*/          OPC_CheckType, MVT::v2i32,
/*4986*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4988*/          OPC_EmitConvertToTarget, 2,
/*4990*/          OPC_EmitInteger, MVT::i32, 14, 
/*4993*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4996*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5009*/        /*Scope*/ 44, /*->5054*/
/*5010*/          OPC_MoveChild, 0,
/*5012*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5015*/          OPC_RecordChild0, // #0 = $Vm
/*5016*/          OPC_CheckChild0Type, MVT::v2i32,
/*5018*/          OPC_RecordChild1, // #1 = $lane
/*5019*/          OPC_MoveChild, 1,
/*5021*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5024*/          OPC_MoveParent,
/*5025*/          OPC_MoveParent,
/*5026*/          OPC_RecordChild1, // #2 = $Vn
/*5027*/          OPC_MoveParent,
/*5028*/          OPC_RecordChild1, // #3 = $src1
/*5029*/          OPC_CheckType, MVT::v2i32,
/*5031*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5033*/          OPC_EmitConvertToTarget, 1,
/*5035*/          OPC_EmitInteger, MVT::i32, 14, 
/*5038*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5041*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5054*/        0, /*End of Scope*/
/*5055*/      /*Scope*/ 49, /*->5105*/
/*5056*/        OPC_RecordChild0, // #0 = $src1
/*5057*/        OPC_MoveChild, 1,
/*5059*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5062*/        OPC_MoveChild, 0,
/*5064*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5067*/        OPC_RecordChild0, // #1 = $Vm
/*5068*/        OPC_CheckChild0Type, MVT::v4i16,
/*5070*/        OPC_RecordChild1, // #2 = $lane
/*5071*/        OPC_MoveChild, 1,
/*5073*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5076*/        OPC_MoveParent,
/*5077*/        OPC_MoveParent,
/*5078*/        OPC_RecordChild1, // #3 = $Vn
/*5079*/        OPC_MoveParent,
/*5080*/        OPC_CheckType, MVT::v8i16,
/*5082*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5084*/        OPC_EmitConvertToTarget, 2,
/*5086*/        OPC_EmitInteger, MVT::i32, 14, 
/*5089*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5092*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5105*/      /*Scope*/ 97, /*->5203*/
/*5106*/        OPC_MoveChild, 0,
/*5108*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5111*/        OPC_Scope, 44, /*->5157*/ // 2 children in Scope
/*5113*/          OPC_RecordChild0, // #0 = $Vn
/*5114*/          OPC_MoveChild, 1,
/*5116*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5119*/          OPC_RecordChild0, // #1 = $Vm
/*5120*/          OPC_CheckChild0Type, MVT::v4i16,
/*5122*/          OPC_RecordChild1, // #2 = $lane
/*5123*/          OPC_MoveChild, 1,
/*5125*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5128*/          OPC_MoveParent,
/*5129*/          OPC_MoveParent,
/*5130*/          OPC_MoveParent,
/*5131*/          OPC_RecordChild1, // #3 = $src1
/*5132*/          OPC_CheckType, MVT::v8i16,
/*5134*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5136*/          OPC_EmitConvertToTarget, 2,
/*5138*/          OPC_EmitInteger, MVT::i32, 14, 
/*5141*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5144*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5157*/        /*Scope*/ 44, /*->5202*/
/*5158*/          OPC_MoveChild, 0,
/*5160*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5163*/          OPC_RecordChild0, // #0 = $Vm
/*5164*/          OPC_CheckChild0Type, MVT::v4i16,
/*5166*/          OPC_RecordChild1, // #1 = $lane
/*5167*/          OPC_MoveChild, 1,
/*5169*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5172*/          OPC_MoveParent,
/*5173*/          OPC_MoveParent,
/*5174*/          OPC_RecordChild1, // #2 = $Vn
/*5175*/          OPC_MoveParent,
/*5176*/          OPC_RecordChild1, // #3 = $src1
/*5177*/          OPC_CheckType, MVT::v8i16,
/*5179*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5181*/          OPC_EmitConvertToTarget, 1,
/*5183*/          OPC_EmitInteger, MVT::i32, 14, 
/*5186*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5189*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5202*/        0, /*End of Scope*/
/*5203*/      /*Scope*/ 49, /*->5253*/
/*5204*/        OPC_RecordChild0, // #0 = $src1
/*5205*/        OPC_MoveChild, 1,
/*5207*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5210*/        OPC_MoveChild, 0,
/*5212*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5215*/        OPC_RecordChild0, // #1 = $Vm
/*5216*/        OPC_CheckChild0Type, MVT::v2i32,
/*5218*/        OPC_RecordChild1, // #2 = $lane
/*5219*/        OPC_MoveChild, 1,
/*5221*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5224*/        OPC_MoveParent,
/*5225*/        OPC_MoveParent,
/*5226*/        OPC_RecordChild1, // #3 = $Vn
/*5227*/        OPC_MoveParent,
/*5228*/        OPC_CheckType, MVT::v4i32,
/*5230*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5232*/        OPC_EmitConvertToTarget, 2,
/*5234*/        OPC_EmitInteger, MVT::i32, 14, 
/*5237*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5240*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5253*/      /*Scope*/ 39|128,2/*295*/, /*->5550*/
/*5255*/        OPC_MoveChild, 0,
/*5257*/        OPC_SwitchOpcode /*3 cases */, 92, TARGET_VAL(ISD::MUL),// ->5353
/*5261*/          OPC_Scope, 44, /*->5307*/ // 2 children in Scope
/*5263*/            OPC_RecordChild0, // #0 = $Vn
/*5264*/            OPC_MoveChild, 1,
/*5266*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5269*/            OPC_RecordChild0, // #1 = $Vm
/*5270*/            OPC_CheckChild0Type, MVT::v2i32,
/*5272*/            OPC_RecordChild1, // #2 = $lane
/*5273*/            OPC_MoveChild, 1,
/*5275*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5278*/            OPC_MoveParent,
/*5279*/            OPC_MoveParent,
/*5280*/            OPC_MoveParent,
/*5281*/            OPC_RecordChild1, // #3 = $src1
/*5282*/            OPC_CheckType, MVT::v4i32,
/*5284*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5286*/            OPC_EmitConvertToTarget, 2,
/*5288*/            OPC_EmitInteger, MVT::i32, 14, 
/*5291*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5294*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5307*/          /*Scope*/ 44, /*->5352*/
/*5308*/            OPC_MoveChild, 0,
/*5310*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5313*/            OPC_RecordChild0, // #0 = $Vm
/*5314*/            OPC_CheckChild0Type, MVT::v2i32,
/*5316*/            OPC_RecordChild1, // #1 = $lane
/*5317*/            OPC_MoveChild, 1,
/*5319*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5322*/            OPC_MoveParent,
/*5323*/            OPC_MoveParent,
/*5324*/            OPC_RecordChild1, // #2 = $Vn
/*5325*/            OPC_MoveParent,
/*5326*/            OPC_RecordChild1, // #3 = $src1
/*5327*/            OPC_CheckType, MVT::v4i32,
/*5329*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5331*/            OPC_EmitConvertToTarget, 1,
/*5333*/            OPC_EmitInteger, MVT::i32, 14, 
/*5336*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5339*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5352*/          0, /*End of Scope*/
/*5353*/        /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::VMULLs),// ->5451
/*5356*/          OPC_RecordChild0, // #0 = $Vn
/*5357*/          OPC_Scope, 45, /*->5404*/ // 2 children in Scope
/*5359*/            OPC_CheckChild0Type, MVT::v4i16,
/*5361*/            OPC_MoveChild, 1,
/*5363*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5366*/            OPC_RecordChild0, // #1 = $Vm
/*5367*/            OPC_CheckChild0Type, MVT::v4i16,
/*5369*/            OPC_RecordChild1, // #2 = $lane
/*5370*/            OPC_MoveChild, 1,
/*5372*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5375*/            OPC_MoveParent,
/*5376*/            OPC_MoveParent,
/*5377*/            OPC_MoveParent,
/*5378*/            OPC_RecordChild1, // #3 = $src1
/*5379*/            OPC_CheckType, MVT::v4i32,
/*5381*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5383*/            OPC_EmitConvertToTarget, 2,
/*5385*/            OPC_EmitInteger, MVT::i32, 14, 
/*5388*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5391*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5404*/          /*Scope*/ 45, /*->5450*/
/*5405*/            OPC_CheckChild0Type, MVT::v2i32,
/*5407*/            OPC_MoveChild, 1,
/*5409*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5412*/            OPC_RecordChild0, // #1 = $Vm
/*5413*/            OPC_CheckChild0Type, MVT::v2i32,
/*5415*/            OPC_RecordChild1, // #2 = $lane
/*5416*/            OPC_MoveChild, 1,
/*5418*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5421*/            OPC_MoveParent,
/*5422*/            OPC_MoveParent,
/*5423*/            OPC_MoveParent,
/*5424*/            OPC_RecordChild1, // #3 = $src1
/*5425*/            OPC_CheckType, MVT::v2i64,
/*5427*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5429*/            OPC_EmitConvertToTarget, 2,
/*5431*/            OPC_EmitInteger, MVT::i32, 14, 
/*5434*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5437*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5450*/          0, /*End of Scope*/
/*5451*/        /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::VMULLu),// ->5549
/*5454*/          OPC_RecordChild0, // #0 = $Vn
/*5455*/          OPC_Scope, 45, /*->5502*/ // 2 children in Scope
/*5457*/            OPC_CheckChild0Type, MVT::v4i16,
/*5459*/            OPC_MoveChild, 1,
/*5461*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5464*/            OPC_RecordChild0, // #1 = $Vm
/*5465*/            OPC_CheckChild0Type, MVT::v4i16,
/*5467*/            OPC_RecordChild1, // #2 = $lane
/*5468*/            OPC_MoveChild, 1,
/*5470*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5473*/            OPC_MoveParent,
/*5474*/            OPC_MoveParent,
/*5475*/            OPC_MoveParent,
/*5476*/            OPC_RecordChild1, // #3 = $src1
/*5477*/            OPC_CheckType, MVT::v4i32,
/*5479*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5481*/            OPC_EmitConvertToTarget, 2,
/*5483*/            OPC_EmitInteger, MVT::i32, 14, 
/*5486*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5489*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5502*/          /*Scope*/ 45, /*->5548*/
/*5503*/            OPC_CheckChild0Type, MVT::v2i32,
/*5505*/            OPC_MoveChild, 1,
/*5507*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5510*/            OPC_RecordChild0, // #1 = $Vm
/*5511*/            OPC_CheckChild0Type, MVT::v2i32,
/*5513*/            OPC_RecordChild1, // #2 = $lane
/*5514*/            OPC_MoveChild, 1,
/*5516*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5519*/            OPC_MoveParent,
/*5520*/            OPC_MoveParent,
/*5521*/            OPC_MoveParent,
/*5522*/            OPC_RecordChild1, // #3 = $src1
/*5523*/            OPC_CheckType, MVT::v2i64,
/*5525*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5527*/            OPC_EmitConvertToTarget, 2,
/*5529*/            OPC_EmitInteger, MVT::i32, 14, 
/*5532*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5535*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5548*/          0, /*End of Scope*/
/*5549*/        0, // EndSwitchOpcode
/*5550*/      /*Scope*/ 53|128,1/*181*/, /*->5733*/
/*5552*/        OPC_RecordChild0, // #0 = $src1
/*5553*/        OPC_MoveChild, 1,
/*5555*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5558*/        OPC_Scope, 113, /*->5673*/ // 2 children in Scope
/*5560*/          OPC_RecordChild0, // #1 = $src2
/*5561*/          OPC_MoveChild, 1,
/*5563*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5566*/          OPC_RecordChild0, // #2 = $src3
/*5567*/          OPC_Scope, 51, /*->5620*/ // 2 children in Scope
/*5569*/            OPC_CheckChild0Type, MVT::v8i16,
/*5571*/            OPC_RecordChild1, // #3 = $lane
/*5572*/            OPC_MoveChild, 1,
/*5574*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5577*/            OPC_MoveParent,
/*5578*/            OPC_MoveParent,
/*5579*/            OPC_MoveParent,
/*5580*/            OPC_CheckType, MVT::v8i16,
/*5582*/            OPC_EmitConvertToTarget, 3,
/*5584*/            OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5587*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*5596*/            OPC_EmitConvertToTarget, 3,
/*5598*/            OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5601*/            OPC_EmitInteger, MVT::i32, 14, 
/*5604*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5607*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5620*/          /*Scope*/ 51, /*->5672*/
/*5621*/            OPC_CheckChild0Type, MVT::v4i32,
/*5623*/            OPC_RecordChild1, // #3 = $lane
/*5624*/            OPC_MoveChild, 1,
/*5626*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5629*/            OPC_MoveParent,
/*5630*/            OPC_MoveParent,
/*5631*/            OPC_MoveParent,
/*5632*/            OPC_CheckType, MVT::v4i32,
/*5634*/            OPC_EmitConvertToTarget, 3,
/*5636*/            OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5639*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*5648*/            OPC_EmitConvertToTarget, 3,
/*5650*/            OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5653*/            OPC_EmitInteger, MVT::i32, 14, 
/*5656*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5659*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5672*/          0, /*End of Scope*/
/*5673*/        /*Scope*/ 58, /*->5732*/
/*5674*/          OPC_MoveChild, 0,
/*5676*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5679*/          OPC_RecordChild0, // #1 = $src3
/*5680*/          OPC_CheckChild0Type, MVT::v8i16,
/*5682*/          OPC_RecordChild1, // #2 = $lane
/*5683*/          OPC_MoveChild, 1,
/*5685*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5688*/          OPC_MoveParent,
/*5689*/          OPC_MoveParent,
/*5690*/          OPC_RecordChild1, // #3 = $src2
/*5691*/          OPC_MoveParent,
/*5692*/          OPC_CheckType, MVT::v8i16,
/*5694*/          OPC_EmitConvertToTarget, 2,
/*5696*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5699*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*5708*/          OPC_EmitConvertToTarget, 2,
/*5710*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5713*/          OPC_EmitInteger, MVT::i32, 14, 
/*5716*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5719*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5732*/        0, /*End of Scope*/
/*5733*/      /*Scope*/ 127, /*->5861*/
/*5734*/        OPC_MoveChild, 0,
/*5736*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5739*/        OPC_Scope, 59, /*->5800*/ // 2 children in Scope
/*5741*/          OPC_RecordChild0, // #0 = $src2
/*5742*/          OPC_MoveChild, 1,
/*5744*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5747*/          OPC_RecordChild0, // #1 = $src3
/*5748*/          OPC_CheckChild0Type, MVT::v8i16,
/*5750*/          OPC_RecordChild1, // #2 = $lane
/*5751*/          OPC_MoveChild, 1,
/*5753*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5756*/          OPC_MoveParent,
/*5757*/          OPC_MoveParent,
/*5758*/          OPC_MoveParent,
/*5759*/          OPC_RecordChild1, // #3 = $src1
/*5760*/          OPC_CheckType, MVT::v8i16,
/*5762*/          OPC_EmitConvertToTarget, 2,
/*5764*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5767*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*5776*/          OPC_EmitConvertToTarget, 2,
/*5778*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5781*/          OPC_EmitInteger, MVT::i32, 14, 
/*5784*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5787*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5800*/        /*Scope*/ 59, /*->5860*/
/*5801*/          OPC_MoveChild, 0,
/*5803*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5806*/          OPC_RecordChild0, // #0 = $src3
/*5807*/          OPC_CheckChild0Type, MVT::v8i16,
/*5809*/          OPC_RecordChild1, // #1 = $lane
/*5810*/          OPC_MoveChild, 1,
/*5812*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5815*/          OPC_MoveParent,
/*5816*/          OPC_MoveParent,
/*5817*/          OPC_RecordChild1, // #2 = $src2
/*5818*/          OPC_MoveParent,
/*5819*/          OPC_RecordChild1, // #3 = $src1
/*5820*/          OPC_CheckType, MVT::v8i16,
/*5822*/          OPC_EmitConvertToTarget, 1,
/*5824*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5827*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*5836*/          OPC_EmitConvertToTarget, 1,
/*5838*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5841*/          OPC_EmitInteger, MVT::i32, 14, 
/*5844*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5847*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5860*/        0, /*End of Scope*/
/*5861*/      /*Scope*/ 64, /*->5926*/
/*5862*/        OPC_RecordChild0, // #0 = $src1
/*5863*/        OPC_MoveChild, 1,
/*5865*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5868*/        OPC_MoveChild, 0,
/*5870*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5873*/        OPC_RecordChild0, // #1 = $src3
/*5874*/        OPC_CheckChild0Type, MVT::v4i32,
/*5876*/        OPC_RecordChild1, // #2 = $lane
/*5877*/        OPC_MoveChild, 1,
/*5879*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5882*/        OPC_MoveParent,
/*5883*/        OPC_MoveParent,
/*5884*/        OPC_RecordChild1, // #3 = $src2
/*5885*/        OPC_MoveParent,
/*5886*/        OPC_CheckType, MVT::v4i32,
/*5888*/        OPC_EmitConvertToTarget, 2,
/*5890*/        OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5893*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*5902*/        OPC_EmitConvertToTarget, 2,
/*5904*/        OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5907*/        OPC_EmitInteger, MVT::i32, 14, 
/*5910*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5913*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5926*/      /*Scope*/ 127, /*->6054*/
/*5927*/        OPC_MoveChild, 0,
/*5929*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5932*/        OPC_Scope, 59, /*->5993*/ // 2 children in Scope
/*5934*/          OPC_RecordChild0, // #0 = $src2
/*5935*/          OPC_MoveChild, 1,
/*5937*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5940*/          OPC_RecordChild0, // #1 = $src3
/*5941*/          OPC_CheckChild0Type, MVT::v4i32,
/*5943*/          OPC_RecordChild1, // #2 = $lane
/*5944*/          OPC_MoveChild, 1,
/*5946*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5949*/          OPC_MoveParent,
/*5950*/          OPC_MoveParent,
/*5951*/          OPC_MoveParent,
/*5952*/          OPC_RecordChild1, // #3 = $src1
/*5953*/          OPC_CheckType, MVT::v4i32,
/*5955*/          OPC_EmitConvertToTarget, 2,
/*5957*/          OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5960*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*5969*/          OPC_EmitConvertToTarget, 2,
/*5971*/          OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5974*/          OPC_EmitInteger, MVT::i32, 14, 
/*5977*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5980*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5993*/        /*Scope*/ 59, /*->6053*/
/*5994*/          OPC_MoveChild, 0,
/*5996*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5999*/          OPC_RecordChild0, // #0 = $src3
/*6000*/          OPC_CheckChild0Type, MVT::v4i32,
/*6002*/          OPC_RecordChild1, // #1 = $lane
/*6003*/          OPC_MoveChild, 1,
/*6005*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6008*/          OPC_MoveParent,
/*6009*/          OPC_MoveParent,
/*6010*/          OPC_RecordChild1, // #2 = $src2
/*6011*/          OPC_MoveParent,
/*6012*/          OPC_RecordChild1, // #3 = $src1
/*6013*/          OPC_CheckType, MVT::v4i32,
/*6015*/          OPC_EmitConvertToTarget, 1,
/*6017*/          OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*6020*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*6029*/          OPC_EmitConvertToTarget, 1,
/*6031*/          OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*6034*/          OPC_EmitInteger, MVT::i32, 14, 
/*6037*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6040*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*6053*/        0, /*End of Scope*/
/*6054*/      /*Scope*/ 116|128,2/*372*/, /*->6428*/
/*6056*/        OPC_RecordChild0, // #0 = $src1
/*6057*/        OPC_MoveChild, 1,
/*6059*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*6062*/        OPC_Scope, 52|128,1/*180*/, /*->6245*/ // 2 children in Scope
/*6065*/          OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*6068*/          OPC_RecordChild1, // #1 = $Vn
/*6069*/          OPC_Scope, 28, /*->6099*/ // 6 children in Scope
/*6071*/            OPC_CheckChild1Type, MVT::v8i8,
/*6073*/            OPC_RecordChild2, // #2 = $Vm
/*6074*/            OPC_CheckChild2Type, MVT::v8i8,
/*6076*/            OPC_MoveParent,
/*6077*/            OPC_CheckType, MVT::v8i8,
/*6079*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6081*/            OPC_EmitInteger, MVT::i32, 14, 
/*6084*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6087*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 242:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6099*/          /*Scope*/ 28, /*->6128*/
/*6100*/            OPC_CheckChild1Type, MVT::v4i16,
/*6102*/            OPC_RecordChild2, // #2 = $Vm
/*6103*/            OPC_CheckChild2Type, MVT::v4i16,
/*6105*/            OPC_MoveParent,
/*6106*/            OPC_CheckType, MVT::v4i16,
/*6108*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6110*/            OPC_EmitInteger, MVT::i32, 14, 
/*6113*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6116*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 242:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6128*/          /*Scope*/ 28, /*->6157*/
/*6129*/            OPC_CheckChild1Type, MVT::v2i32,
/*6131*/            OPC_RecordChild2, // #2 = $Vm
/*6132*/            OPC_CheckChild2Type, MVT::v2i32,
/*6134*/            OPC_MoveParent,
/*6135*/            OPC_CheckType, MVT::v2i32,
/*6137*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6139*/            OPC_EmitInteger, MVT::i32, 14, 
/*6142*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6145*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6157*/          /*Scope*/ 28, /*->6186*/
/*6158*/            OPC_CheckChild1Type, MVT::v16i8,
/*6160*/            OPC_RecordChild2, // #2 = $Vm
/*6161*/            OPC_CheckChild2Type, MVT::v16i8,
/*6163*/            OPC_MoveParent,
/*6164*/            OPC_CheckType, MVT::v16i8,
/*6166*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6168*/            OPC_EmitInteger, MVT::i32, 14, 
/*6171*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6174*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 242:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6186*/          /*Scope*/ 28, /*->6215*/
/*6187*/            OPC_CheckChild1Type, MVT::v8i16,
/*6189*/            OPC_RecordChild2, // #2 = $Vm
/*6190*/            OPC_CheckChild2Type, MVT::v8i16,
/*6192*/            OPC_MoveParent,
/*6193*/            OPC_CheckType, MVT::v8i16,
/*6195*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6197*/            OPC_EmitInteger, MVT::i32, 14, 
/*6200*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6203*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 242:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6215*/          /*Scope*/ 28, /*->6244*/
/*6216*/            OPC_CheckChild1Type, MVT::v4i32,
/*6218*/            OPC_RecordChild2, // #2 = $Vm
/*6219*/            OPC_CheckChild2Type, MVT::v4i32,
/*6221*/            OPC_MoveParent,
/*6222*/            OPC_CheckType, MVT::v4i32,
/*6224*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6226*/            OPC_EmitInteger, MVT::i32, 14, 
/*6229*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6232*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 242:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6244*/          0, /*End of Scope*/
/*6245*/        /*Scope*/ 52|128,1/*180*/, /*->6427*/
/*6247*/          OPC_CheckChild0Integer, 115|128,1/*243*/, 
/*6250*/          OPC_RecordChild1, // #1 = $Vn
/*6251*/          OPC_Scope, 28, /*->6281*/ // 6 children in Scope
/*6253*/            OPC_CheckChild1Type, MVT::v8i8,
/*6255*/            OPC_RecordChild2, // #2 = $Vm
/*6256*/            OPC_CheckChild2Type, MVT::v8i8,
/*6258*/            OPC_MoveParent,
/*6259*/            OPC_CheckType, MVT::v8i8,
/*6261*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6263*/            OPC_EmitInteger, MVT::i32, 14, 
/*6266*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6269*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 243:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6281*/          /*Scope*/ 28, /*->6310*/
/*6282*/            OPC_CheckChild1Type, MVT::v4i16,
/*6284*/            OPC_RecordChild2, // #2 = $Vm
/*6285*/            OPC_CheckChild2Type, MVT::v4i16,
/*6287*/            OPC_MoveParent,
/*6288*/            OPC_CheckType, MVT::v4i16,
/*6290*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6292*/            OPC_EmitInteger, MVT::i32, 14, 
/*6295*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6298*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 243:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6310*/          /*Scope*/ 28, /*->6339*/
/*6311*/            OPC_CheckChild1Type, MVT::v2i32,
/*6313*/            OPC_RecordChild2, // #2 = $Vm
/*6314*/            OPC_CheckChild2Type, MVT::v2i32,
/*6316*/            OPC_MoveParent,
/*6317*/            OPC_CheckType, MVT::v2i32,
/*6319*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6321*/            OPC_EmitInteger, MVT::i32, 14, 
/*6324*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6327*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 243:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6339*/          /*Scope*/ 28, /*->6368*/
/*6340*/            OPC_CheckChild1Type, MVT::v16i8,
/*6342*/            OPC_RecordChild2, // #2 = $Vm
/*6343*/            OPC_CheckChild2Type, MVT::v16i8,
/*6345*/            OPC_MoveParent,
/*6346*/            OPC_CheckType, MVT::v16i8,
/*6348*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6350*/            OPC_EmitInteger, MVT::i32, 14, 
/*6353*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6356*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 243:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6368*/          /*Scope*/ 28, /*->6397*/
/*6369*/            OPC_CheckChild1Type, MVT::v8i16,
/*6371*/            OPC_RecordChild2, // #2 = $Vm
/*6372*/            OPC_CheckChild2Type, MVT::v8i16,
/*6374*/            OPC_MoveParent,
/*6375*/            OPC_CheckType, MVT::v8i16,
/*6377*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6379*/            OPC_EmitInteger, MVT::i32, 14, 
/*6382*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6385*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 243:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6397*/          /*Scope*/ 28, /*->6426*/
/*6398*/            OPC_CheckChild1Type, MVT::v4i32,
/*6400*/            OPC_RecordChild2, // #2 = $Vm
/*6401*/            OPC_CheckChild2Type, MVT::v4i32,
/*6403*/            OPC_MoveParent,
/*6404*/            OPC_CheckType, MVT::v4i32,
/*6406*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6408*/            OPC_EmitInteger, MVT::i32, 14, 
/*6411*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6414*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 243:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6426*/          0, /*End of Scope*/
/*6427*/        0, /*End of Scope*/
/*6428*/      /*Scope*/ 90|128,4/*602*/, /*->7032*/
/*6430*/        OPC_MoveChild, 0,
/*6432*/        OPC_SwitchOpcode /*3 cases */, 122|128,2/*378*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->6815
/*6437*/          OPC_Scope, 58|128,1/*186*/, /*->6626*/ // 2 children in Scope
/*6440*/            OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*6443*/            OPC_RecordChild1, // #0 = $Vn
/*6444*/            OPC_Scope, 29, /*->6475*/ // 6 children in Scope
/*6446*/              OPC_CheckChild1Type, MVT::v8i8,
/*6448*/              OPC_RecordChild2, // #1 = $Vm
/*6449*/              OPC_CheckChild2Type, MVT::v8i8,
/*6451*/              OPC_MoveParent,
/*6452*/              OPC_RecordChild1, // #2 = $src1
/*6453*/              OPC_CheckType, MVT::v8i8,
/*6455*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6457*/              OPC_EmitInteger, MVT::i32, 14, 
/*6460*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6463*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 242:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6475*/            /*Scope*/ 29, /*->6505*/
/*6476*/              OPC_CheckChild1Type, MVT::v4i16,
/*6478*/              OPC_RecordChild2, // #1 = $Vm
/*6479*/              OPC_CheckChild2Type, MVT::v4i16,
/*6481*/              OPC_MoveParent,
/*6482*/              OPC_RecordChild1, // #2 = $src1
/*6483*/              OPC_CheckType, MVT::v4i16,
/*6485*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6487*/              OPC_EmitInteger, MVT::i32, 14, 
/*6490*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6493*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 242:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6505*/            /*Scope*/ 29, /*->6535*/
/*6506*/              OPC_CheckChild1Type, MVT::v2i32,
/*6508*/              OPC_RecordChild2, // #1 = $Vm
/*6509*/              OPC_CheckChild2Type, MVT::v2i32,
/*6511*/              OPC_MoveParent,
/*6512*/              OPC_RecordChild1, // #2 = $src1
/*6513*/              OPC_CheckType, MVT::v2i32,
/*6515*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6517*/              OPC_EmitInteger, MVT::i32, 14, 
/*6520*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6523*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6535*/            /*Scope*/ 29, /*->6565*/
/*6536*/              OPC_CheckChild1Type, MVT::v16i8,
/*6538*/              OPC_RecordChild2, // #1 = $Vm
/*6539*/              OPC_CheckChild2Type, MVT::v16i8,
/*6541*/              OPC_MoveParent,
/*6542*/              OPC_RecordChild1, // #2 = $src1
/*6543*/              OPC_CheckType, MVT::v16i8,
/*6545*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6547*/              OPC_EmitInteger, MVT::i32, 14, 
/*6550*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6553*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 242:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6565*/            /*Scope*/ 29, /*->6595*/
/*6566*/              OPC_CheckChild1Type, MVT::v8i16,
/*6568*/              OPC_RecordChild2, // #1 = $Vm
/*6569*/              OPC_CheckChild2Type, MVT::v8i16,
/*6571*/              OPC_MoveParent,
/*6572*/              OPC_RecordChild1, // #2 = $src1
/*6573*/              OPC_CheckType, MVT::v8i16,
/*6575*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6577*/              OPC_EmitInteger, MVT::i32, 14, 
/*6580*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6583*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 242:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6595*/            /*Scope*/ 29, /*->6625*/
/*6596*/              OPC_CheckChild1Type, MVT::v4i32,
/*6598*/              OPC_RecordChild2, // #1 = $Vm
/*6599*/              OPC_CheckChild2Type, MVT::v4i32,
/*6601*/              OPC_MoveParent,
/*6602*/              OPC_RecordChild1, // #2 = $src1
/*6603*/              OPC_CheckType, MVT::v4i32,
/*6605*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6607*/              OPC_EmitInteger, MVT::i32, 14, 
/*6610*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6613*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 242:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6625*/            0, /*End of Scope*/
/*6626*/          /*Scope*/ 58|128,1/*186*/, /*->6814*/
/*6628*/            OPC_CheckChild0Integer, 115|128,1/*243*/, 
/*6631*/            OPC_RecordChild1, // #0 = $Vn
/*6632*/            OPC_Scope, 29, /*->6663*/ // 6 children in Scope
/*6634*/              OPC_CheckChild1Type, MVT::v8i8,
/*6636*/              OPC_RecordChild2, // #1 = $Vm
/*6637*/              OPC_CheckChild2Type, MVT::v8i8,
/*6639*/              OPC_MoveParent,
/*6640*/              OPC_RecordChild1, // #2 = $src1
/*6641*/              OPC_CheckType, MVT::v8i8,
/*6643*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6645*/              OPC_EmitInteger, MVT::i32, 14, 
/*6648*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6651*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 243:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6663*/            /*Scope*/ 29, /*->6693*/
/*6664*/              OPC_CheckChild1Type, MVT::v4i16,
/*6666*/              OPC_RecordChild2, // #1 = $Vm
/*6667*/              OPC_CheckChild2Type, MVT::v4i16,
/*6669*/              OPC_MoveParent,
/*6670*/              OPC_RecordChild1, // #2 = $src1
/*6671*/              OPC_CheckType, MVT::v4i16,
/*6673*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6675*/              OPC_EmitInteger, MVT::i32, 14, 
/*6678*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6681*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 243:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6693*/            /*Scope*/ 29, /*->6723*/
/*6694*/              OPC_CheckChild1Type, MVT::v2i32,
/*6696*/              OPC_RecordChild2, // #1 = $Vm
/*6697*/              OPC_CheckChild2Type, MVT::v2i32,
/*6699*/              OPC_MoveParent,
/*6700*/              OPC_RecordChild1, // #2 = $src1
/*6701*/              OPC_CheckType, MVT::v2i32,
/*6703*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6705*/              OPC_EmitInteger, MVT::i32, 14, 
/*6708*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6711*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 243:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6723*/            /*Scope*/ 29, /*->6753*/
/*6724*/              OPC_CheckChild1Type, MVT::v16i8,
/*6726*/              OPC_RecordChild2, // #1 = $Vm
/*6727*/              OPC_CheckChild2Type, MVT::v16i8,
/*6729*/              OPC_MoveParent,
/*6730*/              OPC_RecordChild1, // #2 = $src1
/*6731*/              OPC_CheckType, MVT::v16i8,
/*6733*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6735*/              OPC_EmitInteger, MVT::i32, 14, 
/*6738*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6741*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 243:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6753*/            /*Scope*/ 29, /*->6783*/
/*6754*/              OPC_CheckChild1Type, MVT::v8i16,
/*6756*/              OPC_RecordChild2, // #1 = $Vm
/*6757*/              OPC_CheckChild2Type, MVT::v8i16,
/*6759*/              OPC_MoveParent,
/*6760*/              OPC_RecordChild1, // #2 = $src1
/*6761*/              OPC_CheckType, MVT::v8i16,
/*6763*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6765*/              OPC_EmitInteger, MVT::i32, 14, 
/*6768*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6771*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 243:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6783*/            /*Scope*/ 29, /*->6813*/
/*6784*/              OPC_CheckChild1Type, MVT::v4i32,
/*6786*/              OPC_RecordChild2, // #1 = $Vm
/*6787*/              OPC_CheckChild2Type, MVT::v4i32,
/*6789*/              OPC_MoveParent,
/*6790*/              OPC_RecordChild1, // #2 = $src1
/*6791*/              OPC_CheckType, MVT::v4i32,
/*6793*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6795*/              OPC_EmitInteger, MVT::i32, 14, 
/*6798*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6801*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 243:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6813*/            0, /*End of Scope*/
/*6814*/          0, /*End of Scope*/
/*6815*/        /*SwitchOpcode*/ 105, TARGET_VAL(ISD::SIGN_EXTEND),// ->6923
/*6818*/          OPC_RecordChild0, // #0 = $Vn
/*6819*/          OPC_Scope, 33, /*->6854*/ // 3 children in Scope
/*6821*/            OPC_CheckChild0Type, MVT::v8i8,
/*6823*/            OPC_MoveParent,
/*6824*/            OPC_MoveChild, 1,
/*6826*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*6829*/            OPC_RecordChild0, // #1 = $Vm
/*6830*/            OPC_CheckChild0Type, MVT::v8i8,
/*6832*/            OPC_MoveParent,
/*6833*/            OPC_CheckType, MVT::v8i16,
/*6835*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6837*/            OPC_EmitInteger, MVT::i32, 14, 
/*6840*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6843*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6854*/          /*Scope*/ 33, /*->6888*/
/*6855*/            OPC_CheckChild0Type, MVT::v4i16,
/*6857*/            OPC_MoveParent,
/*6858*/            OPC_MoveChild, 1,
/*6860*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*6863*/            OPC_RecordChild0, // #1 = $Vm
/*6864*/            OPC_CheckChild0Type, MVT::v4i16,
/*6866*/            OPC_MoveParent,
/*6867*/            OPC_CheckType, MVT::v4i32,
/*6869*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6871*/            OPC_EmitInteger, MVT::i32, 14, 
/*6874*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6877*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6888*/          /*Scope*/ 33, /*->6922*/
/*6889*/            OPC_CheckChild0Type, MVT::v2i32,
/*6891*/            OPC_MoveParent,
/*6892*/            OPC_MoveChild, 1,
/*6894*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*6897*/            OPC_RecordChild0, // #1 = $Vm
/*6898*/            OPC_CheckChild0Type, MVT::v2i32,
/*6900*/            OPC_MoveParent,
/*6901*/            OPC_CheckType, MVT::v2i64,
/*6903*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6905*/            OPC_EmitInteger, MVT::i32, 14, 
/*6908*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6911*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6922*/          0, /*End of Scope*/
/*6923*/        /*SwitchOpcode*/ 105, TARGET_VAL(ISD::ZERO_EXTEND),// ->7031
/*6926*/          OPC_RecordChild0, // #0 = $Vn
/*6927*/          OPC_Scope, 33, /*->6962*/ // 3 children in Scope
/*6929*/            OPC_CheckChild0Type, MVT::v8i8,
/*6931*/            OPC_MoveParent,
/*6932*/            OPC_MoveChild, 1,
/*6934*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*6937*/            OPC_RecordChild0, // #1 = $Vm
/*6938*/            OPC_CheckChild0Type, MVT::v8i8,
/*6940*/            OPC_MoveParent,
/*6941*/            OPC_CheckType, MVT::v8i16,
/*6943*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6945*/            OPC_EmitInteger, MVT::i32, 14, 
/*6948*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6951*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6962*/          /*Scope*/ 33, /*->6996*/
/*6963*/            OPC_CheckChild0Type, MVT::v4i16,
/*6965*/            OPC_MoveParent,
/*6966*/            OPC_MoveChild, 1,
/*6968*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*6971*/            OPC_RecordChild0, // #1 = $Vm
/*6972*/            OPC_CheckChild0Type, MVT::v4i16,
/*6974*/            OPC_MoveParent,
/*6975*/            OPC_CheckType, MVT::v4i32,
/*6977*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6979*/            OPC_EmitInteger, MVT::i32, 14, 
/*6982*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6985*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6996*/          /*Scope*/ 33, /*->7030*/
/*6997*/            OPC_CheckChild0Type, MVT::v2i32,
/*6999*/            OPC_MoveParent,
/*7000*/            OPC_MoveChild, 1,
/*7002*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7005*/            OPC_RecordChild0, // #1 = $Vm
/*7006*/            OPC_CheckChild0Type, MVT::v2i32,
/*7008*/            OPC_MoveParent,
/*7009*/            OPC_CheckType, MVT::v2i64,
/*7011*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7013*/            OPC_EmitInteger, MVT::i32, 14, 
/*7016*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7019*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7030*/          0, /*End of Scope*/
/*7031*/        0, // EndSwitchOpcode
/*7032*/      /*Scope*/ 65|128,6/*833*/, /*->7867*/
/*7034*/        OPC_RecordChild0, // #0 = $src1
/*7035*/        OPC_MoveChild, 1,
/*7037*/        OPC_SwitchOpcode /*4 cases */, 75|128,1/*203*/, TARGET_VAL(ARMISD::VSHRs),// ->7245
/*7042*/          OPC_RecordChild0, // #1 = $Vm
/*7043*/          OPC_RecordChild1, // #2 = $SIMM
/*7044*/          OPC_MoveChild, 1,
/*7046*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7049*/          OPC_MoveParent,
/*7050*/          OPC_MoveParent,
/*7051*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7076
/*7054*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7056*/            OPC_EmitConvertToTarget, 2,
/*7058*/            OPC_EmitInteger, MVT::i32, 14, 
/*7061*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7064*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7076*/          /*SwitchType*/ 22, MVT::v4i16,// ->7100
/*7078*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7080*/            OPC_EmitConvertToTarget, 2,
/*7082*/            OPC_EmitInteger, MVT::i32, 14, 
/*7085*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7088*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7100*/          /*SwitchType*/ 22, MVT::v2i32,// ->7124
/*7102*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7104*/            OPC_EmitConvertToTarget, 2,
/*7106*/            OPC_EmitInteger, MVT::i32, 14, 
/*7109*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7112*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7124*/          /*SwitchType*/ 22, MVT::v1i64,// ->7148
/*7126*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7128*/            OPC_EmitConvertToTarget, 2,
/*7130*/            OPC_EmitInteger, MVT::i32, 14, 
/*7133*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7136*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7148*/          /*SwitchType*/ 22, MVT::v16i8,// ->7172
/*7150*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7152*/            OPC_EmitConvertToTarget, 2,
/*7154*/            OPC_EmitInteger, MVT::i32, 14, 
/*7157*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7160*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7172*/          /*SwitchType*/ 22, MVT::v8i16,// ->7196
/*7174*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7176*/            OPC_EmitConvertToTarget, 2,
/*7178*/            OPC_EmitInteger, MVT::i32, 14, 
/*7181*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7184*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7196*/          /*SwitchType*/ 22, MVT::v4i32,// ->7220
/*7198*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7200*/            OPC_EmitConvertToTarget, 2,
/*7202*/            OPC_EmitInteger, MVT::i32, 14, 
/*7205*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7208*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7220*/          /*SwitchType*/ 22, MVT::v2i64,// ->7244
/*7222*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7224*/            OPC_EmitConvertToTarget, 2,
/*7226*/            OPC_EmitInteger, MVT::i32, 14, 
/*7229*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7232*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7244*/          0, // EndSwitchType
/*7245*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSHRu),// ->7452
/*7249*/          OPC_RecordChild0, // #1 = $Vm
/*7250*/          OPC_RecordChild1, // #2 = $SIMM
/*7251*/          OPC_MoveChild, 1,
/*7253*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7256*/          OPC_MoveParent,
/*7257*/          OPC_MoveParent,
/*7258*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7283
/*7261*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7263*/            OPC_EmitConvertToTarget, 2,
/*7265*/            OPC_EmitInteger, MVT::i32, 14, 
/*7268*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7271*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7283*/          /*SwitchType*/ 22, MVT::v4i16,// ->7307
/*7285*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7287*/            OPC_EmitConvertToTarget, 2,
/*7289*/            OPC_EmitInteger, MVT::i32, 14, 
/*7292*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7295*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7307*/          /*SwitchType*/ 22, MVT::v2i32,// ->7331
/*7309*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7311*/            OPC_EmitConvertToTarget, 2,
/*7313*/            OPC_EmitInteger, MVT::i32, 14, 
/*7316*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7319*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7331*/          /*SwitchType*/ 22, MVT::v1i64,// ->7355
/*7333*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7335*/            OPC_EmitConvertToTarget, 2,
/*7337*/            OPC_EmitInteger, MVT::i32, 14, 
/*7340*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7343*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7355*/          /*SwitchType*/ 22, MVT::v16i8,// ->7379
/*7357*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7359*/            OPC_EmitConvertToTarget, 2,
/*7361*/            OPC_EmitInteger, MVT::i32, 14, 
/*7364*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7367*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7379*/          /*SwitchType*/ 22, MVT::v8i16,// ->7403
/*7381*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7383*/            OPC_EmitConvertToTarget, 2,
/*7385*/            OPC_EmitInteger, MVT::i32, 14, 
/*7388*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7391*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7403*/          /*SwitchType*/ 22, MVT::v4i32,// ->7427
/*7405*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7407*/            OPC_EmitConvertToTarget, 2,
/*7409*/            OPC_EmitInteger, MVT::i32, 14, 
/*7412*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7415*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7427*/          /*SwitchType*/ 22, MVT::v2i64,// ->7451
/*7429*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7431*/            OPC_EmitConvertToTarget, 2,
/*7433*/            OPC_EmitInteger, MVT::i32, 14, 
/*7436*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7439*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7451*/          0, // EndSwitchType
/*7452*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VRSHRs),// ->7659
/*7456*/          OPC_RecordChild0, // #1 = $Vm
/*7457*/          OPC_RecordChild1, // #2 = $SIMM
/*7458*/          OPC_MoveChild, 1,
/*7460*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7463*/          OPC_MoveParent,
/*7464*/          OPC_MoveParent,
/*7465*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7490
/*7468*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7470*/            OPC_EmitConvertToTarget, 2,
/*7472*/            OPC_EmitInteger, MVT::i32, 14, 
/*7475*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7478*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7490*/          /*SwitchType*/ 22, MVT::v4i16,// ->7514
/*7492*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7494*/            OPC_EmitConvertToTarget, 2,
/*7496*/            OPC_EmitInteger, MVT::i32, 14, 
/*7499*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7502*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7514*/          /*SwitchType*/ 22, MVT::v2i32,// ->7538
/*7516*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7518*/            OPC_EmitConvertToTarget, 2,
/*7520*/            OPC_EmitInteger, MVT::i32, 14, 
/*7523*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7526*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7538*/          /*SwitchType*/ 22, MVT::v1i64,// ->7562
/*7540*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7542*/            OPC_EmitConvertToTarget, 2,
/*7544*/            OPC_EmitInteger, MVT::i32, 14, 
/*7547*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7550*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7562*/          /*SwitchType*/ 22, MVT::v16i8,// ->7586
/*7564*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7566*/            OPC_EmitConvertToTarget, 2,
/*7568*/            OPC_EmitInteger, MVT::i32, 14, 
/*7571*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7574*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7586*/          /*SwitchType*/ 22, MVT::v8i16,// ->7610
/*7588*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7590*/            OPC_EmitConvertToTarget, 2,
/*7592*/            OPC_EmitInteger, MVT::i32, 14, 
/*7595*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7598*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7610*/          /*SwitchType*/ 22, MVT::v4i32,// ->7634
/*7612*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7614*/            OPC_EmitConvertToTarget, 2,
/*7616*/            OPC_EmitInteger, MVT::i32, 14, 
/*7619*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7622*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7634*/          /*SwitchType*/ 22, MVT::v2i64,// ->7658
/*7636*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7638*/            OPC_EmitConvertToTarget, 2,
/*7640*/            OPC_EmitInteger, MVT::i32, 14, 
/*7643*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7646*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7658*/          0, // EndSwitchType
/*7659*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VRSHRu),// ->7866
/*7663*/          OPC_RecordChild0, // #1 = $Vm
/*7664*/          OPC_RecordChild1, // #2 = $SIMM
/*7665*/          OPC_MoveChild, 1,
/*7667*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7670*/          OPC_MoveParent,
/*7671*/          OPC_MoveParent,
/*7672*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7697
/*7675*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7677*/            OPC_EmitConvertToTarget, 2,
/*7679*/            OPC_EmitInteger, MVT::i32, 14, 
/*7682*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7685*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7697*/          /*SwitchType*/ 22, MVT::v4i16,// ->7721
/*7699*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7701*/            OPC_EmitConvertToTarget, 2,
/*7703*/            OPC_EmitInteger, MVT::i32, 14, 
/*7706*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7709*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7721*/          /*SwitchType*/ 22, MVT::v2i32,// ->7745
/*7723*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7725*/            OPC_EmitConvertToTarget, 2,
/*7727*/            OPC_EmitInteger, MVT::i32, 14, 
/*7730*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7733*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7745*/          /*SwitchType*/ 22, MVT::v1i64,// ->7769
/*7747*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7749*/            OPC_EmitConvertToTarget, 2,
/*7751*/            OPC_EmitInteger, MVT::i32, 14, 
/*7754*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7757*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7769*/          /*SwitchType*/ 22, MVT::v16i8,// ->7793
/*7771*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7773*/            OPC_EmitConvertToTarget, 2,
/*7775*/            OPC_EmitInteger, MVT::i32, 14, 
/*7778*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7781*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7793*/          /*SwitchType*/ 22, MVT::v8i16,// ->7817
/*7795*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7797*/            OPC_EmitConvertToTarget, 2,
/*7799*/            OPC_EmitInteger, MVT::i32, 14, 
/*7802*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7805*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7817*/          /*SwitchType*/ 22, MVT::v4i32,// ->7841
/*7819*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7821*/            OPC_EmitConvertToTarget, 2,
/*7823*/            OPC_EmitInteger, MVT::i32, 14, 
/*7826*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7829*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7841*/          /*SwitchType*/ 22, MVT::v2i64,// ->7865
/*7843*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7845*/            OPC_EmitConvertToTarget, 2,
/*7847*/            OPC_EmitInteger, MVT::i32, 14, 
/*7850*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7853*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7865*/          0, // EndSwitchType
/*7866*/        0, // EndSwitchOpcode
/*7867*/      /*Scope*/ 68|128,6/*836*/, /*->8705*/
/*7869*/        OPC_MoveChild, 0,
/*7871*/        OPC_SwitchOpcode /*4 cases */, 76|128,1/*204*/, TARGET_VAL(ARMISD::VSHRs),// ->8080
/*7876*/          OPC_RecordChild0, // #0 = $Vm
/*7877*/          OPC_RecordChild1, // #1 = $SIMM
/*7878*/          OPC_MoveChild, 1,
/*7880*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7883*/          OPC_MoveParent,
/*7884*/          OPC_MoveParent,
/*7885*/          OPC_RecordChild1, // #2 = $src1
/*7886*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7911
/*7889*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7891*/            OPC_EmitConvertToTarget, 1,
/*7893*/            OPC_EmitInteger, MVT::i32, 14, 
/*7896*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7899*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7911*/          /*SwitchType*/ 22, MVT::v4i16,// ->7935
/*7913*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7915*/            OPC_EmitConvertToTarget, 1,
/*7917*/            OPC_EmitInteger, MVT::i32, 14, 
/*7920*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7923*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7935*/          /*SwitchType*/ 22, MVT::v2i32,// ->7959
/*7937*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7939*/            OPC_EmitConvertToTarget, 1,
/*7941*/            OPC_EmitInteger, MVT::i32, 14, 
/*7944*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7947*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7959*/          /*SwitchType*/ 22, MVT::v1i64,// ->7983
/*7961*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7963*/            OPC_EmitConvertToTarget, 1,
/*7965*/            OPC_EmitInteger, MVT::i32, 14, 
/*7968*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7971*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7983*/          /*SwitchType*/ 22, MVT::v16i8,// ->8007
/*7985*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7987*/            OPC_EmitConvertToTarget, 1,
/*7989*/            OPC_EmitInteger, MVT::i32, 14, 
/*7992*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7995*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8007*/          /*SwitchType*/ 22, MVT::v8i16,// ->8031
/*8009*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8011*/            OPC_EmitConvertToTarget, 1,
/*8013*/            OPC_EmitInteger, MVT::i32, 14, 
/*8016*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8019*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8031*/          /*SwitchType*/ 22, MVT::v4i32,// ->8055
/*8033*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8035*/            OPC_EmitConvertToTarget, 1,
/*8037*/            OPC_EmitInteger, MVT::i32, 14, 
/*8040*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8043*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8055*/          /*SwitchType*/ 22, MVT::v2i64,// ->8079
/*8057*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8059*/            OPC_EmitConvertToTarget, 1,
/*8061*/            OPC_EmitInteger, MVT::i32, 14, 
/*8064*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8067*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8079*/          0, // EndSwitchType
/*8080*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VSHRu),// ->8288
/*8084*/          OPC_RecordChild0, // #0 = $Vm
/*8085*/          OPC_RecordChild1, // #1 = $SIMM
/*8086*/          OPC_MoveChild, 1,
/*8088*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8091*/          OPC_MoveParent,
/*8092*/          OPC_MoveParent,
/*8093*/          OPC_RecordChild1, // #2 = $src1
/*8094*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->8119
/*8097*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8099*/            OPC_EmitConvertToTarget, 1,
/*8101*/            OPC_EmitInteger, MVT::i32, 14, 
/*8104*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8107*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8119*/          /*SwitchType*/ 22, MVT::v4i16,// ->8143
/*8121*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8123*/            OPC_EmitConvertToTarget, 1,
/*8125*/            OPC_EmitInteger, MVT::i32, 14, 
/*8128*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8131*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8143*/          /*SwitchType*/ 22, MVT::v2i32,// ->8167
/*8145*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8147*/            OPC_EmitConvertToTarget, 1,
/*8149*/            OPC_EmitInteger, MVT::i32, 14, 
/*8152*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8155*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8167*/          /*SwitchType*/ 22, MVT::v1i64,// ->8191
/*8169*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8171*/            OPC_EmitConvertToTarget, 1,
/*8173*/            OPC_EmitInteger, MVT::i32, 14, 
/*8176*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8179*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8191*/          /*SwitchType*/ 22, MVT::v16i8,// ->8215
/*8193*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8195*/            OPC_EmitConvertToTarget, 1,
/*8197*/            OPC_EmitInteger, MVT::i32, 14, 
/*8200*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8203*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8215*/          /*SwitchType*/ 22, MVT::v8i16,// ->8239
/*8217*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8219*/            OPC_EmitConvertToTarget, 1,
/*8221*/            OPC_EmitInteger, MVT::i32, 14, 
/*8224*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8227*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8239*/          /*SwitchType*/ 22, MVT::v4i32,// ->8263
/*8241*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8243*/            OPC_EmitConvertToTarget, 1,
/*8245*/            OPC_EmitInteger, MVT::i32, 14, 
/*8248*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8251*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8263*/          /*SwitchType*/ 22, MVT::v2i64,// ->8287
/*8265*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8267*/            OPC_EmitConvertToTarget, 1,
/*8269*/            OPC_EmitInteger, MVT::i32, 14, 
/*8272*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8275*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8287*/          0, // EndSwitchType
/*8288*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VRSHRs),// ->8496
/*8292*/          OPC_RecordChild0, // #0 = $Vm
/*8293*/          OPC_RecordChild1, // #1 = $SIMM
/*8294*/          OPC_MoveChild, 1,
/*8296*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8299*/          OPC_MoveParent,
/*8300*/          OPC_MoveParent,
/*8301*/          OPC_RecordChild1, // #2 = $src1
/*8302*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->8327
/*8305*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8307*/            OPC_EmitConvertToTarget, 1,
/*8309*/            OPC_EmitInteger, MVT::i32, 14, 
/*8312*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8315*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8327*/          /*SwitchType*/ 22, MVT::v4i16,// ->8351
/*8329*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8331*/            OPC_EmitConvertToTarget, 1,
/*8333*/            OPC_EmitInteger, MVT::i32, 14, 
/*8336*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8339*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8351*/          /*SwitchType*/ 22, MVT::v2i32,// ->8375
/*8353*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8355*/            OPC_EmitConvertToTarget, 1,
/*8357*/            OPC_EmitInteger, MVT::i32, 14, 
/*8360*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8363*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8375*/          /*SwitchType*/ 22, MVT::v1i64,// ->8399
/*8377*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8379*/            OPC_EmitConvertToTarget, 1,
/*8381*/            OPC_EmitInteger, MVT::i32, 14, 
/*8384*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8387*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8399*/          /*SwitchType*/ 22, MVT::v16i8,// ->8423
/*8401*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8403*/            OPC_EmitConvertToTarget, 1,
/*8405*/            OPC_EmitInteger, MVT::i32, 14, 
/*8408*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8411*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8423*/          /*SwitchType*/ 22, MVT::v8i16,// ->8447
/*8425*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8427*/            OPC_EmitConvertToTarget, 1,
/*8429*/            OPC_EmitInteger, MVT::i32, 14, 
/*8432*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8435*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8447*/          /*SwitchType*/ 22, MVT::v4i32,// ->8471
/*8449*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8451*/            OPC_EmitConvertToTarget, 1,
/*8453*/            OPC_EmitInteger, MVT::i32, 14, 
/*8456*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8459*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8471*/          /*SwitchType*/ 22, MVT::v2i64,// ->8495
/*8473*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8475*/            OPC_EmitConvertToTarget, 1,
/*8477*/            OPC_EmitInteger, MVT::i32, 14, 
/*8480*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8483*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8495*/          0, // EndSwitchType
/*8496*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VRSHRu),// ->8704
/*8500*/          OPC_RecordChild0, // #0 = $Vm
/*8501*/          OPC_RecordChild1, // #1 = $SIMM
/*8502*/          OPC_MoveChild, 1,
/*8504*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8507*/          OPC_MoveParent,
/*8508*/          OPC_MoveParent,
/*8509*/          OPC_RecordChild1, // #2 = $src1
/*8510*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->8535
/*8513*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8515*/            OPC_EmitConvertToTarget, 1,
/*8517*/            OPC_EmitInteger, MVT::i32, 14, 
/*8520*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8523*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8535*/          /*SwitchType*/ 22, MVT::v4i16,// ->8559
/*8537*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8539*/            OPC_EmitConvertToTarget, 1,
/*8541*/            OPC_EmitInteger, MVT::i32, 14, 
/*8544*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8547*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8559*/          /*SwitchType*/ 22, MVT::v2i32,// ->8583
/*8561*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8563*/            OPC_EmitConvertToTarget, 1,
/*8565*/            OPC_EmitInteger, MVT::i32, 14, 
/*8568*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8571*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8583*/          /*SwitchType*/ 22, MVT::v1i64,// ->8607
/*8585*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8587*/            OPC_EmitConvertToTarget, 1,
/*8589*/            OPC_EmitInteger, MVT::i32, 14, 
/*8592*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8595*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8607*/          /*SwitchType*/ 22, MVT::v16i8,// ->8631
/*8609*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8611*/            OPC_EmitConvertToTarget, 1,
/*8613*/            OPC_EmitInteger, MVT::i32, 14, 
/*8616*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8619*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8631*/          /*SwitchType*/ 22, MVT::v8i16,// ->8655
/*8633*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8635*/            OPC_EmitConvertToTarget, 1,
/*8637*/            OPC_EmitInteger, MVT::i32, 14, 
/*8640*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8643*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8655*/          /*SwitchType*/ 22, MVT::v4i32,// ->8679
/*8657*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8659*/            OPC_EmitConvertToTarget, 1,
/*8661*/            OPC_EmitInteger, MVT::i32, 14, 
/*8664*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8667*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8679*/          /*SwitchType*/ 22, MVT::v2i64,// ->8703
/*8681*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8683*/            OPC_EmitConvertToTarget, 1,
/*8685*/            OPC_EmitInteger, MVT::i32, 14, 
/*8688*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8691*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8703*/          0, // EndSwitchType
/*8704*/        0, // EndSwitchOpcode
/*8705*/      /*Scope*/ 98|128,3/*482*/, /*->9189*/
/*8707*/        OPC_RecordChild0, // #0 = $Vn
/*8708*/        OPC_MoveChild, 1,
/*8710*/        OPC_SwitchOpcode /*5 cases */, 78, TARGET_VAL(ISD::SIGN_EXTEND),// ->8792
/*8714*/          OPC_RecordChild0, // #1 = $Vm
/*8715*/          OPC_Scope, 24, /*->8741*/ // 3 children in Scope
/*8717*/            OPC_CheckChild0Type, MVT::v8i8,
/*8719*/            OPC_MoveParent,
/*8720*/            OPC_CheckType, MVT::v8i16,
/*8722*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8724*/            OPC_EmitInteger, MVT::i32, 14, 
/*8727*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8730*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*8741*/          /*Scope*/ 24, /*->8766*/
/*8742*/            OPC_CheckChild0Type, MVT::v4i16,
/*8744*/            OPC_MoveParent,
/*8745*/            OPC_CheckType, MVT::v4i32,
/*8747*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8749*/            OPC_EmitInteger, MVT::i32, 14, 
/*8752*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8755*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*8766*/          /*Scope*/ 24, /*->8791*/
/*8767*/            OPC_CheckChild0Type, MVT::v2i32,
/*8769*/            OPC_MoveParent,
/*8770*/            OPC_CheckType, MVT::v2i64,
/*8772*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8774*/            OPC_EmitInteger, MVT::i32, 14, 
/*8777*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8780*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*8791*/          0, /*End of Scope*/
/*8792*/        /*SwitchOpcode*/ 78, TARGET_VAL(ISD::ZERO_EXTEND),// ->8873
/*8795*/          OPC_RecordChild0, // #1 = $Vm
/*8796*/          OPC_Scope, 24, /*->8822*/ // 3 children in Scope
/*8798*/            OPC_CheckChild0Type, MVT::v8i8,
/*8800*/            OPC_MoveParent,
/*8801*/            OPC_CheckType, MVT::v8i16,
/*8803*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8805*/            OPC_EmitInteger, MVT::i32, 14, 
/*8808*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8811*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*8822*/          /*Scope*/ 24, /*->8847*/
/*8823*/            OPC_CheckChild0Type, MVT::v4i16,
/*8825*/            OPC_MoveParent,
/*8826*/            OPC_CheckType, MVT::v4i32,
/*8828*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8830*/            OPC_EmitInteger, MVT::i32, 14, 
/*8833*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8836*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*8847*/          /*Scope*/ 24, /*->8872*/
/*8848*/            OPC_CheckChild0Type, MVT::v2i32,
/*8850*/            OPC_MoveParent,
/*8851*/            OPC_CheckType, MVT::v2i64,
/*8853*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8855*/            OPC_EmitInteger, MVT::i32, 14, 
/*8858*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8861*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*8872*/          0, /*End of Scope*/
/*8873*/        /*SwitchOpcode*/ 9|128,1/*137*/, TARGET_VAL(ISD::MUL),// ->9014
/*8877*/          OPC_RecordChild0, // #1 = $Vn
/*8878*/          OPC_RecordChild1, // #2 = $Vm
/*8879*/          OPC_MoveParent,
/*8880*/          OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->8903
/*8883*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8885*/            OPC_EmitInteger, MVT::i32, 14, 
/*8888*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8891*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8903*/          /*SwitchType*/ 20, MVT::v4i16,// ->8925
/*8905*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8907*/            OPC_EmitInteger, MVT::i32, 14, 
/*8910*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8913*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8925*/          /*SwitchType*/ 20, MVT::v2i32,// ->8947
/*8927*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8929*/            OPC_EmitInteger, MVT::i32, 14, 
/*8932*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8935*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8947*/          /*SwitchType*/ 20, MVT::v16i8,// ->8969
/*8949*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8951*/            OPC_EmitInteger, MVT::i32, 14, 
/*8954*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8957*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*8969*/          /*SwitchType*/ 20, MVT::v8i16,// ->8991
/*8971*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8973*/            OPC_EmitInteger, MVT::i32, 14, 
/*8976*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8979*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*8991*/          /*SwitchType*/ 20, MVT::v4i32,// ->9013
/*8993*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8995*/            OPC_EmitInteger, MVT::i32, 14, 
/*8998*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9001*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9013*/          0, // EndSwitchType
/*9014*/        /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->9101
/*9017*/          OPC_RecordChild0, // #1 = $Vn
/*9018*/          OPC_Scope, 26, /*->9046*/ // 3 children in Scope
/*9020*/            OPC_CheckChild0Type, MVT::v8i8,
/*9022*/            OPC_RecordChild1, // #2 = $Vm
/*9023*/            OPC_MoveParent,
/*9024*/            OPC_CheckType, MVT::v8i16,
/*9026*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9028*/            OPC_EmitInteger, MVT::i32, 14, 
/*9031*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9034*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9046*/          /*Scope*/ 26, /*->9073*/
/*9047*/            OPC_CheckChild0Type, MVT::v4i16,
/*9049*/            OPC_RecordChild1, // #2 = $Vm
/*9050*/            OPC_MoveParent,
/*9051*/            OPC_CheckType, MVT::v4i32,
/*9053*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9055*/            OPC_EmitInteger, MVT::i32, 14, 
/*9058*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9061*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9073*/          /*Scope*/ 26, /*->9100*/
/*9074*/            OPC_CheckChild0Type, MVT::v2i32,
/*9076*/            OPC_RecordChild1, // #2 = $Vm
/*9077*/            OPC_MoveParent,
/*9078*/            OPC_CheckType, MVT::v2i64,
/*9080*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9082*/            OPC_EmitInteger, MVT::i32, 14, 
/*9085*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9088*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9100*/          0, /*End of Scope*/
/*9101*/        /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->9188
/*9104*/          OPC_RecordChild0, // #1 = $Vn
/*9105*/          OPC_Scope, 26, /*->9133*/ // 3 children in Scope
/*9107*/            OPC_CheckChild0Type, MVT::v8i8,
/*9109*/            OPC_RecordChild1, // #2 = $Vm
/*9110*/            OPC_MoveParent,
/*9111*/            OPC_CheckType, MVT::v8i16,
/*9113*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9115*/            OPC_EmitInteger, MVT::i32, 14, 
/*9118*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9121*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9133*/          /*Scope*/ 26, /*->9160*/
/*9134*/            OPC_CheckChild0Type, MVT::v4i16,
/*9136*/            OPC_RecordChild1, // #2 = $Vm
/*9137*/            OPC_MoveParent,
/*9138*/            OPC_CheckType, MVT::v4i32,
/*9140*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9142*/            OPC_EmitInteger, MVT::i32, 14, 
/*9145*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9148*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9160*/          /*Scope*/ 26, /*->9187*/
/*9161*/            OPC_CheckChild0Type, MVT::v2i32,
/*9163*/            OPC_RecordChild1, // #2 = $Vm
/*9164*/            OPC_MoveParent,
/*9165*/            OPC_CheckType, MVT::v2i64,
/*9167*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9169*/            OPC_EmitInteger, MVT::i32, 14, 
/*9172*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9175*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9187*/          0, /*End of Scope*/
/*9188*/        0, // EndSwitchOpcode
/*9189*/      /*Scope*/ 110|128,3/*494*/, /*->9685*/
/*9191*/        OPC_MoveChild, 0,
/*9193*/        OPC_SwitchOpcode /*5 cases */, 81, TARGET_VAL(ISD::SIGN_EXTEND),// ->9278
/*9197*/          OPC_RecordChild0, // #0 = $Vm
/*9198*/          OPC_Scope, 25, /*->9225*/ // 3 children in Scope
/*9200*/            OPC_CheckChild0Type, MVT::v8i8,
/*9202*/            OPC_MoveParent,
/*9203*/            OPC_RecordChild1, // #1 = $Vn
/*9204*/            OPC_CheckType, MVT::v8i16,
/*9206*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9208*/            OPC_EmitInteger, MVT::i32, 14, 
/*9211*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9214*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9225*/          /*Scope*/ 25, /*->9251*/
/*9226*/            OPC_CheckChild0Type, MVT::v4i16,
/*9228*/            OPC_MoveParent,
/*9229*/            OPC_RecordChild1, // #1 = $Vn
/*9230*/            OPC_CheckType, MVT::v4i32,
/*9232*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9234*/            OPC_EmitInteger, MVT::i32, 14, 
/*9237*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9240*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9251*/          /*Scope*/ 25, /*->9277*/
/*9252*/            OPC_CheckChild0Type, MVT::v2i32,
/*9254*/            OPC_MoveParent,
/*9255*/            OPC_RecordChild1, // #1 = $Vn
/*9256*/            OPC_CheckType, MVT::v2i64,
/*9258*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9260*/            OPC_EmitInteger, MVT::i32, 14, 
/*9263*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9266*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9277*/          0, /*End of Scope*/
/*9278*/        /*SwitchOpcode*/ 81, TARGET_VAL(ISD::ZERO_EXTEND),// ->9362
/*9281*/          OPC_RecordChild0, // #0 = $Vm
/*9282*/          OPC_Scope, 25, /*->9309*/ // 3 children in Scope
/*9284*/            OPC_CheckChild0Type, MVT::v8i8,
/*9286*/            OPC_MoveParent,
/*9287*/            OPC_RecordChild1, // #1 = $Vn
/*9288*/            OPC_CheckType, MVT::v8i16,
/*9290*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9292*/            OPC_EmitInteger, MVT::i32, 14, 
/*9295*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9298*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9309*/          /*Scope*/ 25, /*->9335*/
/*9310*/            OPC_CheckChild0Type, MVT::v4i16,
/*9312*/            OPC_MoveParent,
/*9313*/            OPC_RecordChild1, // #1 = $Vn
/*9314*/            OPC_CheckType, MVT::v4i32,
/*9316*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9318*/            OPC_EmitInteger, MVT::i32, 14, 
/*9321*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9324*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9335*/          /*Scope*/ 25, /*->9361*/
/*9336*/            OPC_CheckChild0Type, MVT::v2i32,
/*9338*/            OPC_MoveParent,
/*9339*/            OPC_RecordChild1, // #1 = $Vn
/*9340*/            OPC_CheckType, MVT::v2i64,
/*9342*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9344*/            OPC_EmitInteger, MVT::i32, 14, 
/*9347*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9350*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9361*/          0, /*End of Scope*/
/*9362*/        /*SwitchOpcode*/ 10|128,1/*138*/, TARGET_VAL(ISD::MUL),// ->9504
/*9366*/          OPC_RecordChild0, // #0 = $Vn
/*9367*/          OPC_RecordChild1, // #1 = $Vm
/*9368*/          OPC_MoveParent,
/*9369*/          OPC_RecordChild1, // #2 = $src1
/*9370*/          OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->9393
/*9373*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9375*/            OPC_EmitInteger, MVT::i32, 14, 
/*9378*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9381*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9393*/          /*SwitchType*/ 20, MVT::v4i16,// ->9415
/*9395*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9397*/            OPC_EmitInteger, MVT::i32, 14, 
/*9400*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9403*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9415*/          /*SwitchType*/ 20, MVT::v2i32,// ->9437
/*9417*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9419*/            OPC_EmitInteger, MVT::i32, 14, 
/*9422*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9425*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9437*/          /*SwitchType*/ 20, MVT::v16i8,// ->9459
/*9439*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9441*/            OPC_EmitInteger, MVT::i32, 14, 
/*9444*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9447*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*9459*/          /*SwitchType*/ 20, MVT::v8i16,// ->9481
/*9461*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9463*/            OPC_EmitInteger, MVT::i32, 14, 
/*9466*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9469*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*9481*/          /*SwitchType*/ 20, MVT::v4i32,// ->9503
/*9483*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9485*/            OPC_EmitInteger, MVT::i32, 14, 
/*9488*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9491*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9503*/          0, // EndSwitchType
/*9504*/        /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLs),// ->9594
/*9507*/          OPC_RecordChild0, // #0 = $Vn
/*9508*/          OPC_Scope, 27, /*->9537*/ // 3 children in Scope
/*9510*/            OPC_CheckChild0Type, MVT::v8i8,
/*9512*/            OPC_RecordChild1, // #1 = $Vm
/*9513*/            OPC_MoveParent,
/*9514*/            OPC_RecordChild1, // #2 = $src1
/*9515*/            OPC_CheckType, MVT::v8i16,
/*9517*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9519*/            OPC_EmitInteger, MVT::i32, 14, 
/*9522*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9525*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9537*/          /*Scope*/ 27, /*->9565*/
/*9538*/            OPC_CheckChild0Type, MVT::v4i16,
/*9540*/            OPC_RecordChild1, // #1 = $Vm
/*9541*/            OPC_MoveParent,
/*9542*/            OPC_RecordChild1, // #2 = $src1
/*9543*/            OPC_CheckType, MVT::v4i32,
/*9545*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9547*/            OPC_EmitInteger, MVT::i32, 14, 
/*9550*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9553*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9565*/          /*Scope*/ 27, /*->9593*/
/*9566*/            OPC_CheckChild0Type, MVT::v2i32,
/*9568*/            OPC_RecordChild1, // #1 = $Vm
/*9569*/            OPC_MoveParent,
/*9570*/            OPC_RecordChild1, // #2 = $src1
/*9571*/            OPC_CheckType, MVT::v2i64,
/*9573*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9575*/            OPC_EmitInteger, MVT::i32, 14, 
/*9578*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9581*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9593*/          0, /*End of Scope*/
/*9594*/        /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLu),// ->9684
/*9597*/          OPC_RecordChild0, // #0 = $Vn
/*9598*/          OPC_Scope, 27, /*->9627*/ // 3 children in Scope
/*9600*/            OPC_CheckChild0Type, MVT::v8i8,
/*9602*/            OPC_RecordChild1, // #1 = $Vm
/*9603*/            OPC_MoveParent,
/*9604*/            OPC_RecordChild1, // #2 = $src1
/*9605*/            OPC_CheckType, MVT::v8i16,
/*9607*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9609*/            OPC_EmitInteger, MVT::i32, 14, 
/*9612*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9615*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9627*/          /*Scope*/ 27, /*->9655*/
/*9628*/            OPC_CheckChild0Type, MVT::v4i16,
/*9630*/            OPC_RecordChild1, // #1 = $Vm
/*9631*/            OPC_MoveParent,
/*9632*/            OPC_RecordChild1, // #2 = $src1
/*9633*/            OPC_CheckType, MVT::v4i32,
/*9635*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9637*/            OPC_EmitInteger, MVT::i32, 14, 
/*9640*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9643*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9655*/          /*Scope*/ 27, /*->9683*/
/*9656*/            OPC_CheckChild0Type, MVT::v2i32,
/*9658*/            OPC_RecordChild1, // #1 = $Vm
/*9659*/            OPC_MoveParent,
/*9660*/            OPC_RecordChild1, // #2 = $src1
/*9661*/            OPC_CheckType, MVT::v2i64,
/*9663*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9665*/            OPC_EmitInteger, MVT::i32, 14, 
/*9668*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9671*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9683*/          0, /*End of Scope*/
/*9684*/        0, // EndSwitchOpcode
/*9685*/      /*Scope*/ 44|128,1/*172*/, /*->9859*/
/*9687*/        OPC_RecordChild0, // #0 = $Vn
/*9688*/        OPC_RecordChild1, // #1 = $Vm
/*9689*/        OPC_SwitchType /*8 cases */, 19, MVT::v8i8,// ->9711
/*9692*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9694*/          OPC_EmitInteger, MVT::i32, 14, 
/*9697*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9700*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9711*/        /*SwitchType*/ 19, MVT::v4i16,// ->9732
/*9713*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9715*/          OPC_EmitInteger, MVT::i32, 14, 
/*9718*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9721*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9732*/        /*SwitchType*/ 19, MVT::v2i32,// ->9753
/*9734*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9736*/          OPC_EmitInteger, MVT::i32, 14, 
/*9739*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9742*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9753*/        /*SwitchType*/ 19, MVT::v16i8,// ->9774
/*9755*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9757*/          OPC_EmitInteger, MVT::i32, 14, 
/*9760*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9763*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*9774*/        /*SwitchType*/ 19, MVT::v8i16,// ->9795
/*9776*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9778*/          OPC_EmitInteger, MVT::i32, 14, 
/*9781*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9784*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*9795*/        /*SwitchType*/ 19, MVT::v4i32,// ->9816
/*9797*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9799*/          OPC_EmitInteger, MVT::i32, 14, 
/*9802*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9805*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9816*/        /*SwitchType*/ 19, MVT::v1i64,// ->9837
/*9818*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9820*/          OPC_EmitInteger, MVT::i32, 14, 
/*9823*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9826*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*9837*/        /*SwitchType*/ 19, MVT::v2i64,// ->9858
/*9839*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9841*/          OPC_EmitInteger, MVT::i32, 14, 
/*9844*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9847*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*9858*/        0, // EndSwitchType
/*9859*/      0, /*End of Scope*/
/*9860*/    /*SwitchOpcode*/ 115|128,46/*6003*/, TARGET_VAL(ISD::OR),// ->15867
/*9864*/      OPC_Scope, 24|128,6/*792*/, /*->10659*/ // 17 children in Scope
/*9867*/        OPC_MoveChild, 0,
/*9869*/        OPC_Scope, 79, /*->9950*/ // 9 children in Scope
/*9871*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*9874*/          OPC_MoveChild, 0,
/*9876*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9879*/          OPC_RecordChild0, // #0 = $Rm
/*9880*/          OPC_CheckChild1Integer, 24, 
/*9882*/          OPC_CheckChild1Type, MVT::i32,
/*9884*/          OPC_MoveParent,
/*9885*/          OPC_CheckChild1Integer, 16, 
/*9887*/          OPC_CheckChild1Type, MVT::i32,
/*9889*/          OPC_MoveParent,
/*9890*/          OPC_MoveChild, 1,
/*9892*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*9895*/          OPC_MoveChild, 0,
/*9897*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*9900*/          OPC_CheckChild0Same, 0,
/*9902*/          OPC_CheckChild1Integer, 8, 
/*9904*/          OPC_CheckChild1Type, MVT::i32,
/*9906*/          OPC_MoveParent,
/*9907*/          OPC_MoveParent,
/*9908*/          OPC_CheckType, MVT::i32,
/*9910*/          OPC_Scope, 18, /*->9930*/ // 2 children in Scope
/*9912*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*9914*/            OPC_EmitInteger, MVT::i32, 14, 
/*9917*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9920*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*9930*/          /*Scope*/ 18, /*->9949*/
/*9931*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*9933*/            OPC_EmitInteger, MVT::i32, 14, 
/*9936*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9939*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*9949*/          0, /*End of Scope*/
/*9950*/        /*Scope*/ 79, /*->10030*/
/*9951*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*9954*/          OPC_MoveChild, 0,
/*9956*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*9959*/          OPC_RecordChild0, // #0 = $Rm
/*9960*/          OPC_CheckChild1Integer, 8, 
/*9962*/          OPC_CheckChild1Type, MVT::i32,
/*9964*/          OPC_MoveParent,
/*9965*/          OPC_MoveParent,
/*9966*/          OPC_MoveChild, 1,
/*9968*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*9971*/          OPC_MoveChild, 0,
/*9973*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9976*/          OPC_CheckChild0Same, 0,
/*9978*/          OPC_CheckChild1Integer, 24, 
/*9980*/          OPC_CheckChild1Type, MVT::i32,
/*9982*/          OPC_MoveParent,
/*9983*/          OPC_CheckChild1Integer, 16, 
/*9985*/          OPC_CheckChild1Type, MVT::i32,
/*9987*/          OPC_MoveParent,
/*9988*/          OPC_CheckType, MVT::i32,
/*9990*/          OPC_Scope, 18, /*->10010*/ // 2 children in Scope
/*9992*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*9994*/            OPC_EmitInteger, MVT::i32, 14, 
/*9997*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10000*/           OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*10010*/         /*Scope*/ 18, /*->10029*/
/*10011*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10013*/           OPC_EmitInteger, MVT::i32, 14, 
/*10016*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10019*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*10029*/         0, /*End of Scope*/
/*10030*/       /*Scope*/ 57, /*->10088*/
/*10031*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10035*/         OPC_RecordChild0, // #0 = $Rn
/*10036*/         OPC_MoveParent,
/*10037*/         OPC_MoveChild, 1,
/*10039*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10045*/         OPC_MoveChild, 0,
/*10047*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10050*/         OPC_RecordChild0, // #1 = $Rm
/*10051*/         OPC_RecordChild1, // #2 = $sh
/*10052*/         OPC_MoveChild, 1,
/*10054*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10057*/         OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*10059*/         OPC_CheckType, MVT::i32,
/*10061*/         OPC_MoveParent,
/*10062*/         OPC_MoveParent,
/*10063*/         OPC_MoveParent,
/*10064*/         OPC_CheckType, MVT::i32,
/*10066*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10068*/         OPC_EmitConvertToTarget, 2,
/*10070*/         OPC_EmitInteger, MVT::i32, 14, 
/*10073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10076*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10088*/       /*Scope*/ 100, /*->10189*/
/*10089*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10095*/         OPC_RecordChild0, // #0 = $Rn
/*10096*/         OPC_MoveParent,
/*10097*/         OPC_MoveChild, 1,
/*10099*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10103*/         OPC_MoveChild, 0,
/*10105*/         OPC_SwitchOpcode /*2 cases */, 38, TARGET_VAL(ISD::SRA),// ->10147
/*10109*/           OPC_RecordChild0, // #1 = $Rm
/*10110*/           OPC_RecordChild1, // #2 = $sh
/*10111*/           OPC_MoveChild, 1,
/*10113*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10116*/           OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10118*/           OPC_CheckType, MVT::i32,
/*10120*/           OPC_MoveParent,
/*10121*/           OPC_MoveParent,
/*10122*/           OPC_MoveParent,
/*10123*/           OPC_CheckType, MVT::i32,
/*10125*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10127*/           OPC_EmitConvertToTarget, 2,
/*10129*/           OPC_EmitInteger, MVT::i32, 14, 
/*10132*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10135*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10147*/         /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->10188
/*10150*/           OPC_RecordChild0, // #1 = $src2
/*10151*/           OPC_RecordChild1, // #2 = $sh
/*10152*/           OPC_MoveChild, 1,
/*10154*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10157*/           OPC_CheckPredicate, 17, // Predicate_imm1_15
/*10159*/           OPC_CheckType, MVT::i32,
/*10161*/           OPC_MoveParent,
/*10162*/           OPC_MoveParent,
/*10163*/           OPC_MoveParent,
/*10164*/           OPC_CheckType, MVT::i32,
/*10166*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10168*/           OPC_EmitConvertToTarget, 2,
/*10170*/           OPC_EmitInteger, MVT::i32, 14, 
/*10173*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10176*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10188*/         0, // EndSwitchOpcode
/*10189*/       /*Scope*/ 57, /*->10247*/
/*10190*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10194*/         OPC_RecordChild0, // #0 = $Rn
/*10195*/         OPC_MoveParent,
/*10196*/         OPC_MoveChild, 1,
/*10198*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10204*/         OPC_MoveChild, 0,
/*10206*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10209*/         OPC_RecordChild0, // #1 = $Rm
/*10210*/         OPC_RecordChild1, // #2 = $sh
/*10211*/         OPC_MoveChild, 1,
/*10213*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10216*/         OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*10218*/         OPC_CheckType, MVT::i32,
/*10220*/         OPC_MoveParent,
/*10221*/         OPC_MoveParent,
/*10222*/         OPC_MoveParent,
/*10223*/         OPC_CheckType, MVT::i32,
/*10225*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10227*/         OPC_EmitConvertToTarget, 2,
/*10229*/         OPC_EmitInteger, MVT::i32, 14, 
/*10232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10247*/       /*Scope*/ 27|128,1/*155*/, /*->10404*/
/*10249*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10255*/         OPC_Scope, 94, /*->10351*/ // 2 children in Scope
/*10257*/           OPC_RecordChild0, // #0 = $Rn
/*10258*/           OPC_MoveParent,
/*10259*/           OPC_MoveChild, 1,
/*10261*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10265*/           OPC_MoveChild, 0,
/*10267*/           OPC_SwitchOpcode /*2 cases */, 38, TARGET_VAL(ISD::SRA),// ->10309
/*10271*/             OPC_RecordChild0, // #1 = $Rm
/*10272*/             OPC_RecordChild1, // #2 = $sh
/*10273*/             OPC_MoveChild, 1,
/*10275*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10278*/             OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10280*/             OPC_CheckType, MVT::i32,
/*10282*/             OPC_MoveParent,
/*10283*/             OPC_MoveParent,
/*10284*/             OPC_MoveParent,
/*10285*/             OPC_CheckType, MVT::i32,
/*10287*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10289*/             OPC_EmitConvertToTarget, 2,
/*10291*/             OPC_EmitInteger, MVT::i32, 14, 
/*10294*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10297*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10309*/           /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->10350
/*10312*/             OPC_RecordChild0, // #1 = $src2
/*10313*/             OPC_RecordChild1, // #2 = $sh
/*10314*/             OPC_MoveChild, 1,
/*10316*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10319*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*10321*/             OPC_CheckType, MVT::i32,
/*10323*/             OPC_MoveParent,
/*10324*/             OPC_MoveParent,
/*10325*/             OPC_MoveParent,
/*10326*/             OPC_CheckType, MVT::i32,
/*10328*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10330*/             OPC_EmitConvertToTarget, 2,
/*10332*/             OPC_EmitInteger, MVT::i32, 14, 
/*10335*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10338*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10350*/           0, // EndSwitchOpcode
/*10351*/         /*Scope*/ 51, /*->10403*/
/*10352*/           OPC_MoveChild, 0,
/*10354*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10357*/           OPC_RecordChild0, // #0 = $Rm
/*10358*/           OPC_RecordChild1, // #1 = $sh
/*10359*/           OPC_MoveChild, 1,
/*10361*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10364*/           OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*10366*/           OPC_CheckType, MVT::i32,
/*10368*/           OPC_MoveParent,
/*10369*/           OPC_MoveParent,
/*10370*/           OPC_MoveParent,
/*10371*/           OPC_MoveChild, 1,
/*10373*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10377*/           OPC_RecordChild0, // #2 = $Rn
/*10378*/           OPC_MoveParent,
/*10379*/           OPC_CheckType, MVT::i32,
/*10381*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10383*/           OPC_EmitConvertToTarget, 1,
/*10385*/           OPC_EmitInteger, MVT::i32, 14, 
/*10388*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10391*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10403*/         0, /*End of Scope*/
/*10404*/       /*Scope*/ 57, /*->10462*/
/*10405*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10409*/         OPC_MoveChild, 0,
/*10411*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10414*/         OPC_RecordChild0, // #0 = $Rm
/*10415*/         OPC_RecordChild1, // #1 = $sh
/*10416*/         OPC_MoveChild, 1,
/*10418*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10421*/         OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10423*/         OPC_CheckType, MVT::i32,
/*10425*/         OPC_MoveParent,
/*10426*/         OPC_MoveParent,
/*10427*/         OPC_MoveParent,
/*10428*/         OPC_MoveChild, 1,
/*10430*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10436*/         OPC_RecordChild0, // #2 = $Rn
/*10437*/         OPC_MoveParent,
/*10438*/         OPC_CheckType, MVT::i32,
/*10440*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10442*/         OPC_EmitConvertToTarget, 1,
/*10444*/         OPC_EmitInteger, MVT::i32, 14, 
/*10447*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10450*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10462*/       /*Scope*/ 57, /*->10520*/
/*10463*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10469*/         OPC_MoveChild, 0,
/*10471*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10474*/         OPC_RecordChild0, // #0 = $Rm
/*10475*/         OPC_RecordChild1, // #1 = $sh
/*10476*/         OPC_MoveChild, 1,
/*10478*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10481*/         OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*10483*/         OPC_CheckType, MVT::i32,
/*10485*/         OPC_MoveParent,
/*10486*/         OPC_MoveParent,
/*10487*/         OPC_MoveParent,
/*10488*/         OPC_MoveChild, 1,
/*10490*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10494*/         OPC_RecordChild0, // #2 = $Rn
/*10495*/         OPC_MoveParent,
/*10496*/         OPC_CheckType, MVT::i32,
/*10498*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10500*/         OPC_EmitConvertToTarget, 1,
/*10502*/         OPC_EmitInteger, MVT::i32, 14, 
/*10505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10508*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10520*/       /*Scope*/ 8|128,1/*136*/, /*->10658*/
/*10522*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10526*/         OPC_MoveChild, 0,
/*10528*/         OPC_SwitchOpcode /*2 cases */, 48, TARGET_VAL(ISD::SRA),// ->10580
/*10532*/           OPC_RecordChild0, // #0 = $Rm
/*10533*/           OPC_RecordChild1, // #1 = $sh
/*10534*/           OPC_MoveChild, 1,
/*10536*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10539*/           OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10541*/           OPC_CheckType, MVT::i32,
/*10543*/           OPC_MoveParent,
/*10544*/           OPC_MoveParent,
/*10545*/           OPC_MoveParent,
/*10546*/           OPC_MoveChild, 1,
/*10548*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10554*/           OPC_RecordChild0, // #2 = $Rn
/*10555*/           OPC_MoveParent,
/*10556*/           OPC_CheckType, MVT::i32,
/*10558*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10560*/           OPC_EmitConvertToTarget, 1,
/*10562*/           OPC_EmitInteger, MVT::i32, 14, 
/*10565*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10568*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10580*/         /*SwitchOpcode*/ 74, TARGET_VAL(ISD::SRL),// ->10657
/*10583*/           OPC_RecordChild0, // #0 = $src2
/*10584*/           OPC_RecordChild1, // #1 = $sh
/*10585*/           OPC_MoveChild, 1,
/*10587*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10590*/           OPC_CheckPredicate, 17, // Predicate_imm1_15
/*10592*/           OPC_CheckType, MVT::i32,
/*10594*/           OPC_MoveParent,
/*10595*/           OPC_MoveParent,
/*10596*/           OPC_MoveParent,
/*10597*/           OPC_MoveChild, 1,
/*10599*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10605*/           OPC_RecordChild0, // #2 = $src1
/*10606*/           OPC_MoveParent,
/*10607*/           OPC_CheckType, MVT::i32,
/*10609*/           OPC_Scope, 22, /*->10633*/ // 2 children in Scope
/*10611*/             OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10613*/             OPC_EmitConvertToTarget, 1,
/*10615*/             OPC_EmitInteger, MVT::i32, 14, 
/*10618*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10621*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10633*/           /*Scope*/ 22, /*->10656*/
/*10634*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10636*/             OPC_EmitConvertToTarget, 1,
/*10638*/             OPC_EmitInteger, MVT::i32, 14, 
/*10641*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10644*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10656*/           0, /*End of Scope*/
/*10657*/         0, // EndSwitchOpcode
/*10658*/       0, /*End of Scope*/
/*10659*/     /*Scope*/ 48, /*->10708*/
/*10660*/       OPC_RecordChild0, // #0 = $Rn
/*10661*/       OPC_MoveChild, 1,
/*10663*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10666*/       OPC_RecordChild0, // #1 = $ShiftedRm
/*10667*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10678*/       OPC_MoveParent,
/*10679*/       OPC_CheckType, MVT::i32,
/*10681*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10683*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*10686*/       OPC_EmitInteger, MVT::i32, 14, 
/*10689*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10692*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10695*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*10708*/     /*Scope*/ 104|128,5/*744*/, /*->11454*/
/*10710*/       OPC_MoveChild, 0,
/*10712*/       OPC_Scope, 46, /*->10760*/ // 11 children in Scope
/*10714*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10717*/         OPC_RecordChild0, // #0 = $ShiftedRm
/*10718*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10729*/         OPC_MoveParent,
/*10730*/         OPC_RecordChild1, // #1 = $Rn
/*10731*/         OPC_CheckType, MVT::i32,
/*10733*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10735*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*10738*/         OPC_EmitInteger, MVT::i32, 14, 
/*10741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10744*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10747*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*10760*/       /*Scope*/ 68, /*->10829*/
/*10761*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10765*/         OPC_RecordChild0, // #0 = $Rn
/*10766*/         OPC_MoveParent,
/*10767*/         OPC_MoveChild, 1,
/*10769*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10775*/         OPC_RecordChild0, // #1 = $Rm
/*10776*/         OPC_MoveParent,
/*10777*/         OPC_CheckType, MVT::i32,
/*10779*/         OPC_Scope, 23, /*->10804*/ // 2 children in Scope
/*10781*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10783*/           OPC_EmitInteger, MVT::i32, 0, 
/*10786*/           OPC_EmitInteger, MVT::i32, 14, 
/*10789*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10792*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*10804*/         /*Scope*/ 23, /*->10828*/
/*10805*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10807*/           OPC_EmitInteger, MVT::i32, 0, 
/*10810*/           OPC_EmitInteger, MVT::i32, 14, 
/*10813*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10816*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*10828*/         0, /*End of Scope*/
/*10829*/       /*Scope*/ 68, /*->10898*/
/*10830*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10836*/         OPC_RecordChild0, // #0 = $Rm
/*10837*/         OPC_MoveParent,
/*10838*/         OPC_MoveChild, 1,
/*10840*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10844*/         OPC_RecordChild0, // #1 = $Rn
/*10845*/         OPC_MoveParent,
/*10846*/         OPC_CheckType, MVT::i32,
/*10848*/         OPC_Scope, 23, /*->10873*/ // 2 children in Scope
/*10850*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10852*/           OPC_EmitInteger, MVT::i32, 0, 
/*10855*/           OPC_EmitInteger, MVT::i32, 14, 
/*10858*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10861*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*10873*/         /*Scope*/ 23, /*->10897*/
/*10874*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10876*/           OPC_EmitInteger, MVT::i32, 0, 
/*10879*/           OPC_EmitInteger, MVT::i32, 14, 
/*10882*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10885*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*10897*/         0, /*End of Scope*/
/*10898*/       /*Scope*/ 48, /*->10947*/
/*10899*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10903*/         OPC_RecordChild0, // #0 = $Rn
/*10904*/         OPC_MoveParent,
/*10905*/         OPC_MoveChild, 1,
/*10907*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10910*/         OPC_RecordChild0, // #1 = $Rm
/*10911*/         OPC_RecordChild1, // #2 = $sh
/*10912*/         OPC_MoveChild, 1,
/*10914*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10917*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10919*/         OPC_CheckType, MVT::i32,
/*10921*/         OPC_MoveParent,
/*10922*/         OPC_MoveParent,
/*10923*/         OPC_CheckType, MVT::i32,
/*10925*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10927*/         OPC_EmitConvertToTarget, 2,
/*10929*/         OPC_EmitInteger, MVT::i32, 14, 
/*10932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10935*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10947*/       /*Scope*/ 92, /*->11040*/
/*10948*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10954*/         OPC_RecordChild0, // #0 = $src1
/*10955*/         OPC_MoveParent,
/*10956*/         OPC_MoveChild, 1,
/*10958*/         OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::SRL),// ->10999
/*10962*/           OPC_RecordChild0, // #1 = $src2
/*10963*/           OPC_RecordChild1, // #2 = $sh
/*10964*/           OPC_MoveChild, 1,
/*10966*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10969*/           OPC_CheckPredicate, 19, // Predicate_imm16
/*10971*/           OPC_CheckType, MVT::i32,
/*10973*/           OPC_MoveParent,
/*10974*/           OPC_MoveParent,
/*10975*/           OPC_CheckType, MVT::i32,
/*10977*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10979*/           OPC_EmitConvertToTarget, 2,
/*10981*/           OPC_EmitInteger, MVT::i32, 14, 
/*10984*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10987*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*10999*/         /*SwitchOpcode*/ 37, TARGET_VAL(ISD::SRA),// ->11039
/*11002*/           OPC_RecordChild0, // #1 = $src2
/*11003*/           OPC_RecordChild1, // #2 = $sh
/*11004*/           OPC_MoveChild, 1,
/*11006*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11009*/           OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11011*/           OPC_CheckType, MVT::i32,
/*11013*/           OPC_MoveParent,
/*11014*/           OPC_MoveParent,
/*11015*/           OPC_CheckType, MVT::i32,
/*11017*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11019*/           OPC_EmitConvertToTarget, 2,
/*11021*/           OPC_EmitInteger, MVT::i32, 14, 
/*11024*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11027*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11039*/         0, // EndSwitchOpcode
/*11040*/       /*Scope*/ 48, /*->11089*/
/*11041*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11045*/         OPC_RecordChild0, // #0 = $src1
/*11046*/         OPC_MoveParent,
/*11047*/         OPC_MoveChild, 1,
/*11049*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11052*/         OPC_RecordChild0, // #1 = $src2
/*11053*/         OPC_RecordChild1, // #2 = $sh
/*11054*/         OPC_MoveChild, 1,
/*11056*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11059*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11061*/         OPC_CheckType, MVT::i32,
/*11063*/         OPC_MoveParent,
/*11064*/         OPC_MoveParent,
/*11065*/         OPC_CheckType, MVT::i32,
/*11067*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11069*/         OPC_EmitConvertToTarget, 2,
/*11071*/         OPC_EmitInteger, MVT::i32, 14, 
/*11074*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11077*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11089*/       /*Scope*/ 92, /*->11182*/
/*11090*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11096*/         OPC_RecordChild0, // #0 = $src1
/*11097*/         OPC_MoveParent,
/*11098*/         OPC_MoveChild, 1,
/*11100*/         OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::SRL),// ->11141
/*11104*/           OPC_RecordChild0, // #1 = $src2
/*11105*/           OPC_RecordChild1, // #2 = $sh
/*11106*/           OPC_MoveChild, 1,
/*11108*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11111*/           OPC_CheckPredicate, 19, // Predicate_imm16
/*11113*/           OPC_CheckType, MVT::i32,
/*11115*/           OPC_MoveParent,
/*11116*/           OPC_MoveParent,
/*11117*/           OPC_CheckType, MVT::i32,
/*11119*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11121*/           OPC_EmitConvertToTarget, 2,
/*11123*/           OPC_EmitInteger, MVT::i32, 14, 
/*11126*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11129*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*11141*/         /*SwitchOpcode*/ 37, TARGET_VAL(ISD::SRA),// ->11181
/*11144*/           OPC_RecordChild0, // #1 = $src2
/*11145*/           OPC_RecordChild1, // #2 = $sh
/*11146*/           OPC_MoveChild, 1,
/*11148*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11151*/           OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11153*/           OPC_CheckType, MVT::i32,
/*11155*/           OPC_MoveParent,
/*11156*/           OPC_MoveParent,
/*11157*/           OPC_CheckType, MVT::i32,
/*11159*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11161*/           OPC_EmitConvertToTarget, 2,
/*11163*/           OPC_EmitInteger, MVT::i32, 14, 
/*11166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11169*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11181*/         0, // EndSwitchOpcode
/*11182*/       /*Scope*/ 74, /*->11257*/
/*11183*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11186*/         OPC_RecordChild0, // #0 = $Rm
/*11187*/         OPC_RecordChild1, // #1 = $sh
/*11188*/         OPC_MoveChild, 1,
/*11190*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11193*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11195*/         OPC_CheckType, MVT::i32,
/*11197*/         OPC_MoveParent,
/*11198*/         OPC_MoveParent,
/*11199*/         OPC_MoveChild, 1,
/*11201*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11205*/         OPC_RecordChild0, // #2 = $Rn
/*11206*/         OPC_MoveParent,
/*11207*/         OPC_CheckType, MVT::i32,
/*11209*/         OPC_Scope, 22, /*->11233*/ // 2 children in Scope
/*11211*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11213*/           OPC_EmitConvertToTarget, 1,
/*11215*/           OPC_EmitInteger, MVT::i32, 14, 
/*11218*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11221*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11233*/         /*Scope*/ 22, /*->11256*/
/*11234*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11236*/           OPC_EmitConvertToTarget, 1,
/*11238*/           OPC_EmitInteger, MVT::i32, 14, 
/*11241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11244*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11256*/         0, /*End of Scope*/
/*11257*/       /*Scope*/ 76, /*->11334*/
/*11258*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*11261*/         OPC_RecordChild0, // #0 = $src2
/*11262*/         OPC_RecordChild1, // #1 = $sh
/*11263*/         OPC_MoveChild, 1,
/*11265*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11268*/         OPC_CheckPredicate, 19, // Predicate_imm16
/*11270*/         OPC_CheckType, MVT::i32,
/*11272*/         OPC_MoveParent,
/*11273*/         OPC_MoveParent,
/*11274*/         OPC_MoveChild, 1,
/*11276*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11282*/         OPC_RecordChild0, // #2 = $src1
/*11283*/         OPC_MoveParent,
/*11284*/         OPC_CheckType, MVT::i32,
/*11286*/         OPC_Scope, 22, /*->11310*/ // 2 children in Scope
/*11288*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11290*/           OPC_EmitConvertToTarget, 1,
/*11292*/           OPC_EmitInteger, MVT::i32, 14, 
/*11295*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11298*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*11310*/         /*Scope*/ 22, /*->11333*/
/*11311*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11313*/           OPC_EmitConvertToTarget, 1,
/*11315*/           OPC_EmitInteger, MVT::i32, 14, 
/*11318*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11321*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*11333*/         0, /*End of Scope*/
/*11334*/       /*Scope*/ 76, /*->11411*/
/*11335*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11338*/         OPC_RecordChild0, // #0 = $src2
/*11339*/         OPC_RecordChild1, // #1 = $sh
/*11340*/         OPC_MoveChild, 1,
/*11342*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11345*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11347*/         OPC_CheckType, MVT::i32,
/*11349*/         OPC_MoveParent,
/*11350*/         OPC_MoveParent,
/*11351*/         OPC_MoveChild, 1,
/*11353*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11359*/         OPC_RecordChild0, // #2 = $src1
/*11360*/         OPC_MoveParent,
/*11361*/         OPC_CheckType, MVT::i32,
/*11363*/         OPC_Scope, 22, /*->11387*/ // 2 children in Scope
/*11365*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11367*/           OPC_EmitConvertToTarget, 1,
/*11369*/           OPC_EmitInteger, MVT::i32, 14, 
/*11372*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11375*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11387*/         /*Scope*/ 22, /*->11410*/
/*11388*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11390*/           OPC_EmitConvertToTarget, 1,
/*11392*/           OPC_EmitInteger, MVT::i32, 14, 
/*11395*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11398*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11410*/         0, /*End of Scope*/
/*11411*/       /*Scope*/ 41, /*->11453*/
/*11412*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11416*/         OPC_RecordChild0, // #0 = $src
/*11417*/         OPC_MoveParent,
/*11418*/         OPC_RecordChild1, // #1 = $imm
/*11419*/         OPC_MoveChild, 1,
/*11421*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11424*/         OPC_CheckPredicate, 20, // Predicate_lo16AllZero
/*11426*/         OPC_MoveParent,
/*11427*/         OPC_CheckType, MVT::i32,
/*11429*/         OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*11431*/         OPC_EmitConvertToTarget, 1,
/*11433*/         OPC_EmitNodeXForm, 7, 2, // hi16
/*11436*/         OPC_EmitInteger, MVT::i32, 14, 
/*11439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11442*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                  // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*11453*/       0, /*End of Scope*/
/*11454*/     /*Scope*/ 32, /*->11487*/
/*11455*/       OPC_RecordChild0, // #0 = $Rn
/*11456*/       OPC_RecordChild1, // #1 = $shift
/*11457*/       OPC_CheckType, MVT::i32,
/*11459*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11461*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*11464*/       OPC_EmitInteger, MVT::i32, 14, 
/*11467*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11470*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11473*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*11487*/     /*Scope*/ 43, /*->11531*/
/*11488*/       OPC_MoveChild, 0,
/*11490*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11494*/       OPC_RecordChild0, // #0 = $src
/*11495*/       OPC_MoveParent,
/*11496*/       OPC_RecordChild1, // #1 = $imm
/*11497*/       OPC_MoveChild, 1,
/*11499*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11502*/       OPC_CheckPredicate, 20, // Predicate_lo16AllZero
/*11504*/       OPC_MoveParent,
/*11505*/       OPC_CheckType, MVT::i32,
/*11507*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11509*/       OPC_EmitConvertToTarget, 1,
/*11511*/       OPC_EmitNodeXForm, 7, 2, // hi16
/*11514*/       OPC_EmitInteger, MVT::i32, 14, 
/*11517*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11520*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*11531*/     /*Scope*/ 15|128,1/*143*/, /*->11676*/
/*11533*/       OPC_RecordChild0, // #0 = $Rn
/*11534*/       OPC_Scope, 53, /*->11589*/ // 3 children in Scope
/*11536*/         OPC_MoveChild, 1,
/*11538*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11541*/         OPC_RecordChild0, // #1 = $imm
/*11542*/         OPC_MoveChild, 0,
/*11544*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11547*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11549*/         OPC_MoveParent,
/*11550*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11561*/         OPC_MoveParent,
/*11562*/         OPC_CheckType, MVT::i32,
/*11564*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11566*/         OPC_EmitConvertToTarget, 1,
/*11568*/         OPC_EmitInteger, MVT::i32, 14, 
/*11571*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11574*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11577*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11589*/       /*Scope*/ 31, /*->11621*/
/*11590*/         OPC_RecordChild1, // #1 = $Rn
/*11591*/         OPC_CheckType, MVT::i32,
/*11593*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11595*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*11598*/         OPC_EmitInteger, MVT::i32, 14, 
/*11601*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11604*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11607*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*11621*/       /*Scope*/ 53, /*->11675*/
/*11622*/         OPC_MoveChild, 1,
/*11624*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11627*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11638*/         OPC_RecordChild1, // #1 = $imm
/*11639*/         OPC_MoveChild, 1,
/*11641*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11644*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11646*/         OPC_MoveParent,
/*11647*/         OPC_MoveParent,
/*11648*/         OPC_CheckType, MVT::i32,
/*11650*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11652*/         OPC_EmitConvertToTarget, 1,
/*11654*/         OPC_EmitInteger, MVT::i32, 14, 
/*11657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11660*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11663*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11675*/       0, /*End of Scope*/
/*11676*/     /*Scope*/ 107, /*->11784*/
/*11677*/       OPC_MoveChild, 0,
/*11679*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11682*/       OPC_Scope, 49, /*->11733*/ // 2 children in Scope
/*11684*/         OPC_RecordChild0, // #0 = $imm
/*11685*/         OPC_MoveChild, 0,
/*11687*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11690*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11692*/         OPC_MoveParent,
/*11693*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11704*/         OPC_MoveParent,
/*11705*/         OPC_RecordChild1, // #1 = $Rn
/*11706*/         OPC_CheckType, MVT::i32,
/*11708*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11710*/         OPC_EmitConvertToTarget, 0,
/*11712*/         OPC_EmitInteger, MVT::i32, 14, 
/*11715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11718*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11721*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11733*/       /*Scope*/ 49, /*->11783*/
/*11734*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11745*/         OPC_RecordChild1, // #0 = $imm
/*11746*/         OPC_MoveChild, 1,
/*11748*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11751*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11753*/         OPC_MoveParent,
/*11754*/         OPC_MoveParent,
/*11755*/         OPC_RecordChild1, // #1 = $Rn
/*11756*/         OPC_CheckType, MVT::i32,
/*11758*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11760*/         OPC_EmitConvertToTarget, 0,
/*11762*/         OPC_EmitInteger, MVT::i32, 14, 
/*11765*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11768*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11771*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11783*/       0, /*End of Scope*/
/*11784*/     /*Scope*/ 37|128,1/*165*/, /*->11951*/
/*11786*/       OPC_RecordChild0, // #0 = $Rn
/*11787*/       OPC_Scope, 117, /*->11906*/ // 2 children in Scope
/*11789*/         OPC_RecordChild1, // #1 = $shift
/*11790*/         OPC_CheckType, MVT::i32,
/*11792*/         OPC_Scope, 27, /*->11821*/ // 4 children in Scope
/*11794*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11796*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*11799*/           OPC_EmitInteger, MVT::i32, 14, 
/*11802*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11805*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11808*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*11821*/         /*Scope*/ 27, /*->11849*/
/*11822*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11824*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11827*/           OPC_EmitInteger, MVT::i32, 14, 
/*11830*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11833*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11836*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11849*/         /*Scope*/ 27, /*->11877*/
/*11850*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11852*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*11855*/           OPC_EmitInteger, MVT::i32, 14, 
/*11858*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11861*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11864*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*11877*/         /*Scope*/ 27, /*->11905*/
/*11878*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11880*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11883*/           OPC_EmitInteger, MVT::i32, 14, 
/*11886*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11889*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11892*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11905*/         0, /*End of Scope*/
/*11906*/       /*Scope*/ 43, /*->11950*/
/*11907*/         OPC_MoveChild, 1,
/*11909*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11912*/         OPC_RecordChild0, // #1 = $Rm
/*11913*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11924*/         OPC_MoveParent,
/*11925*/         OPC_CheckType, MVT::i32,
/*11927*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11929*/         OPC_EmitInteger, MVT::i32, 14, 
/*11932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11938*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11950*/       0, /*End of Scope*/
/*11951*/     /*Scope*/ 44, /*->11996*/
/*11952*/       OPC_MoveChild, 0,
/*11954*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11957*/       OPC_RecordChild0, // #0 = $Rm
/*11958*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11969*/       OPC_MoveParent,
/*11970*/       OPC_RecordChild1, // #1 = $Rn
/*11971*/       OPC_CheckType, MVT::i32,
/*11973*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11975*/       OPC_EmitInteger, MVT::i32, 14, 
/*11978*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11984*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11996*/     /*Scope*/ 61, /*->12058*/
/*11997*/       OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12003*/       OPC_RecordChild0, // #0 = $src
/*12004*/       OPC_CheckType, MVT::i32,
/*12006*/       OPC_Scope, 24, /*->12032*/ // 2 children in Scope
/*12008*/         OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*12010*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*12015*/         OPC_EmitInteger, MVT::i32, 14, 
/*12018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12021*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*12032*/       /*Scope*/ 24, /*->12057*/
/*12033*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12035*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*12040*/         OPC_EmitInteger, MVT::i32, 14, 
/*12043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12046*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*12057*/       0, /*End of Scope*/
/*12058*/     /*Scope*/ 57|128,1/*185*/, /*->12245*/
/*12060*/       OPC_RecordChild0, // #0 = $Rn
/*12061*/       OPC_RecordChild1, // #1 = $imm
/*12062*/       OPC_Scope, 103, /*->12167*/ // 2 children in Scope
/*12064*/         OPC_MoveChild, 1,
/*12066*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12069*/         OPC_Scope, 30, /*->12101*/ // 3 children in Scope
/*12071*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*12073*/           OPC_MoveParent,
/*12074*/           OPC_CheckType, MVT::i32,
/*12076*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12078*/           OPC_EmitConvertToTarget, 1,
/*12080*/           OPC_EmitInteger, MVT::i32, 14, 
/*12083*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12086*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12089*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*12101*/         /*Scope*/ 30, /*->12132*/
/*12102*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*12104*/           OPC_MoveParent,
/*12105*/           OPC_CheckType, MVT::i32,
/*12107*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12109*/           OPC_EmitConvertToTarget, 1,
/*12111*/           OPC_EmitInteger, MVT::i32, 14, 
/*12114*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12117*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12120*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12132*/         /*Scope*/ 33, /*->12166*/
/*12133*/           OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*12135*/           OPC_MoveParent,
/*12136*/           OPC_CheckType, MVT::i32,
/*12138*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12140*/           OPC_EmitConvertToTarget, 1,
/*12142*/           OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*12145*/           OPC_EmitInteger, MVT::i32, 14, 
/*12148*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12151*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12154*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*12166*/         0, /*End of Scope*/
/*12167*/       /*Scope*/ 76, /*->12244*/
/*12168*/         OPC_CheckType, MVT::i32,
/*12170*/         OPC_Scope, 23, /*->12195*/ // 3 children in Scope
/*12172*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12174*/           OPC_EmitInteger, MVT::i32, 14, 
/*12177*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12180*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12183*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*12195*/         /*Scope*/ 23, /*->12219*/
/*12196*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*12198*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*12201*/           OPC_EmitInteger, MVT::i32, 14, 
/*12204*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12207*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tORR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*12219*/         /*Scope*/ 23, /*->12243*/
/*12220*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12222*/           OPC_EmitInteger, MVT::i32, 14, 
/*12225*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12228*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12231*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*12243*/         0, /*End of Scope*/
/*12244*/       0, /*End of Scope*/
/*12245*/     /*Scope*/ 114|128,24/*3186*/, /*->15433*/
/*12247*/       OPC_MoveChild, 0,
/*12249*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12252*/       OPC_Scope, 66|128,5/*706*/, /*->12961*/ // 8 children in Scope
/*12255*/         OPC_RecordChild0, // #0 = $Vn
/*12256*/         OPC_Scope, 6|128,4/*518*/, /*->12777*/ // 2 children in Scope
/*12259*/           OPC_RecordChild1, // #1 = $Vd
/*12260*/           OPC_MoveParent,
/*12261*/           OPC_MoveChild, 1,
/*12263*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12266*/           OPC_Scope, 56|128,1/*184*/, /*->12453*/ // 4 children in Scope
/*12269*/             OPC_RecordChild0, // #2 = $Vm
/*12270*/             OPC_MoveChild, 1,
/*12272*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12275*/             OPC_Scope, 126, /*->12403*/ // 2 children in Scope
/*12277*/               OPC_CheckChild0Same, 1,
/*12279*/               OPC_MoveChild, 1,
/*12281*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12284*/               OPC_MoveChild, 0,
/*12286*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12289*/               OPC_MoveChild, 0,
/*12291*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12294*/               OPC_MoveParent,
/*12295*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12297*/               OPC_SwitchType /*2 cases */, 50, MVT::v8i8,// ->12350
/*12300*/                 OPC_MoveParent,
/*12301*/                 OPC_MoveParent,
/*12302*/                 OPC_MoveParent,
/*12303*/                 OPC_MoveParent,
/*12304*/                 OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->12327
/*12307*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12309*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12312*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12315*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                                1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12327*/                 /*SwitchType*/ 20, MVT::v1i64,// ->12349
/*12329*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12331*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12334*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12337*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                                1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12349*/                 0, // EndSwitchType
/*12350*/               /*SwitchType*/ 50, MVT::v16i8,// ->12402
/*12352*/                 OPC_MoveParent,
/*12353*/                 OPC_MoveParent,
/*12354*/                 OPC_MoveParent,
/*12355*/                 OPC_MoveParent,
/*12356*/                 OPC_SwitchType /*2 cases */, 20, MVT::v4i32,// ->12379
/*12359*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12361*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12364*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12367*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                                1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12379*/                 /*SwitchType*/ 20, MVT::v2i64,// ->12401
/*12381*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12383*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12386*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12389*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                                1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*12401*/                 0, // EndSwitchType
/*12402*/               0, // EndSwitchType
/*12403*/             /*Scope*/ 48, /*->12452*/
/*12404*/               OPC_MoveChild, 0,
/*12406*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12409*/               OPC_MoveChild, 0,
/*12411*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12414*/               OPC_MoveChild, 0,
/*12416*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12419*/               OPC_MoveParent,
/*12420*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12422*/               OPC_CheckType, MVT::v8i8,
/*12424*/               OPC_MoveParent,
/*12425*/               OPC_MoveParent,
/*12426*/               OPC_CheckChild1Same, 1,
/*12428*/               OPC_MoveParent,
/*12429*/               OPC_MoveParent,
/*12430*/               OPC_CheckType, MVT::v2i32,
/*12432*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12434*/               OPC_EmitInteger, MVT::i32, 14, 
/*12437*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12440*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12452*/             0, /*End of Scope*/
/*12453*/           /*Scope*/ 107, /*->12561*/
/*12454*/             OPC_MoveChild, 0,
/*12456*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12459*/             OPC_Scope, 49, /*->12510*/ // 2 children in Scope
/*12461*/               OPC_CheckChild0Same, 1,
/*12463*/               OPC_MoveChild, 1,
/*12465*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12468*/               OPC_MoveChild, 0,
/*12470*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12473*/               OPC_MoveChild, 0,
/*12475*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12478*/               OPC_MoveParent,
/*12479*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12481*/               OPC_CheckType, MVT::v8i8,
/*12483*/               OPC_MoveParent,
/*12484*/               OPC_MoveParent,
/*12485*/               OPC_MoveParent,
/*12486*/               OPC_RecordChild1, // #2 = $Vm
/*12487*/               OPC_MoveParent,
/*12488*/               OPC_CheckType, MVT::v2i32,
/*12490*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12492*/               OPC_EmitInteger, MVT::i32, 14, 
/*12495*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12498*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12510*/             /*Scope*/ 49, /*->12560*/
/*12511*/               OPC_MoveChild, 0,
/*12513*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12516*/               OPC_MoveChild, 0,
/*12518*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12521*/               OPC_MoveChild, 0,
/*12523*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12526*/               OPC_MoveParent,
/*12527*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12529*/               OPC_CheckType, MVT::v8i8,
/*12531*/               OPC_MoveParent,
/*12532*/               OPC_MoveParent,
/*12533*/               OPC_CheckChild1Same, 1,
/*12535*/               OPC_MoveParent,
/*12536*/               OPC_RecordChild1, // #2 = $Vm
/*12537*/               OPC_MoveParent,
/*12538*/               OPC_CheckType, MVT::v2i32,
/*12540*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12542*/               OPC_EmitInteger, MVT::i32, 14, 
/*12545*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12548*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12560*/             0, /*End of Scope*/
/*12561*/           /*Scope*/ 106, /*->12668*/
/*12562*/             OPC_RecordChild0, // #2 = $Vm
/*12563*/             OPC_MoveChild, 1,
/*12565*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12568*/             OPC_Scope, 48, /*->12618*/ // 2 children in Scope
/*12570*/               OPC_CheckChild0Same, 0,
/*12572*/               OPC_MoveChild, 1,
/*12574*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12577*/               OPC_MoveChild, 0,
/*12579*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12582*/               OPC_MoveChild, 0,
/*12584*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12587*/               OPC_MoveParent,
/*12588*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12590*/               OPC_CheckType, MVT::v8i8,
/*12592*/               OPC_MoveParent,
/*12593*/               OPC_MoveParent,
/*12594*/               OPC_MoveParent,
/*12595*/               OPC_MoveParent,
/*12596*/               OPC_CheckType, MVT::v2i32,
/*12598*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12600*/               OPC_EmitInteger, MVT::i32, 14, 
/*12603*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12606*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12618*/             /*Scope*/ 48, /*->12667*/
/*12619*/               OPC_MoveChild, 0,
/*12621*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12624*/               OPC_MoveChild, 0,
/*12626*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12629*/               OPC_MoveChild, 0,
/*12631*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12634*/               OPC_MoveParent,
/*12635*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12637*/               OPC_CheckType, MVT::v8i8,
/*12639*/               OPC_MoveParent,
/*12640*/               OPC_MoveParent,
/*12641*/               OPC_CheckChild1Same, 0,
/*12643*/               OPC_MoveParent,
/*12644*/               OPC_MoveParent,
/*12645*/               OPC_CheckType, MVT::v2i32,
/*12647*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12649*/               OPC_EmitInteger, MVT::i32, 14, 
/*12652*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12655*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12667*/             0, /*End of Scope*/
/*12668*/           /*Scope*/ 107, /*->12776*/
/*12669*/             OPC_MoveChild, 0,
/*12671*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12674*/             OPC_Scope, 49, /*->12725*/ // 2 children in Scope
/*12676*/               OPC_CheckChild0Same, 0,
/*12678*/               OPC_MoveChild, 1,
/*12680*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12683*/               OPC_MoveChild, 0,
/*12685*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12688*/               OPC_MoveChild, 0,
/*12690*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12693*/               OPC_MoveParent,
/*12694*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12696*/               OPC_CheckType, MVT::v8i8,
/*12698*/               OPC_MoveParent,
/*12699*/               OPC_MoveParent,
/*12700*/               OPC_MoveParent,
/*12701*/               OPC_RecordChild1, // #2 = $Vm
/*12702*/               OPC_MoveParent,
/*12703*/               OPC_CheckType, MVT::v2i32,
/*12705*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12707*/               OPC_EmitInteger, MVT::i32, 14, 
/*12710*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12713*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12725*/             /*Scope*/ 49, /*->12775*/
/*12726*/               OPC_MoveChild, 0,
/*12728*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12731*/               OPC_MoveChild, 0,
/*12733*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12736*/               OPC_MoveChild, 0,
/*12738*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12741*/               OPC_MoveParent,
/*12742*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12744*/               OPC_CheckType, MVT::v8i8,
/*12746*/               OPC_MoveParent,
/*12747*/               OPC_MoveParent,
/*12748*/               OPC_CheckChild1Same, 0,
/*12750*/               OPC_MoveParent,
/*12751*/               OPC_RecordChild1, // #2 = $Vm
/*12752*/               OPC_MoveParent,
/*12753*/               OPC_CheckType, MVT::v2i32,
/*12755*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12757*/               OPC_EmitInteger, MVT::i32, 14, 
/*12760*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12763*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12775*/             0, /*End of Scope*/
/*12776*/           0, /*End of Scope*/
/*12777*/         /*Scope*/ 53|128,1/*181*/, /*->12960*/
/*12779*/           OPC_MoveChild, 1,
/*12781*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12784*/           OPC_Scope, 86, /*->12872*/ // 2 children in Scope
/*12786*/             OPC_RecordChild0, // #1 = $Vd
/*12787*/             OPC_MoveChild, 1,
/*12789*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12792*/             OPC_MoveChild, 0,
/*12794*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12797*/             OPC_MoveChild, 0,
/*12799*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12802*/             OPC_MoveParent,
/*12803*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12805*/             OPC_CheckType, MVT::v8i8,
/*12807*/             OPC_MoveParent,
/*12808*/             OPC_MoveParent,
/*12809*/             OPC_MoveParent,
/*12810*/             OPC_MoveParent,
/*12811*/             OPC_MoveChild, 1,
/*12813*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12816*/             OPC_Scope, 26, /*->12844*/ // 2 children in Scope
/*12818*/               OPC_RecordChild0, // #2 = $Vn
/*12819*/               OPC_CheckChild1Same, 1,
/*12821*/               OPC_MoveParent,
/*12822*/               OPC_CheckType, MVT::v2i32,
/*12824*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12826*/               OPC_EmitInteger, MVT::i32, 14, 
/*12829*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12832*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12844*/             /*Scope*/ 26, /*->12871*/
/*12845*/               OPC_CheckChild0Same, 1,
/*12847*/               OPC_RecordChild1, // #2 = $Vn
/*12848*/               OPC_MoveParent,
/*12849*/               OPC_CheckType, MVT::v2i32,
/*12851*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12853*/               OPC_EmitInteger, MVT::i32, 14, 
/*12856*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12859*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12871*/             0, /*End of Scope*/
/*12872*/           /*Scope*/ 86, /*->12959*/
/*12873*/             OPC_MoveChild, 0,
/*12875*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12878*/             OPC_MoveChild, 0,
/*12880*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12883*/             OPC_MoveChild, 0,
/*12885*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12888*/             OPC_MoveParent,
/*12889*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12891*/             OPC_CheckType, MVT::v8i8,
/*12893*/             OPC_MoveParent,
/*12894*/             OPC_MoveParent,
/*12895*/             OPC_RecordChild1, // #1 = $Vd
/*12896*/             OPC_MoveParent,
/*12897*/             OPC_MoveParent,
/*12898*/             OPC_MoveChild, 1,
/*12900*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12903*/             OPC_Scope, 26, /*->12931*/ // 2 children in Scope
/*12905*/               OPC_RecordChild0, // #2 = $Vn
/*12906*/               OPC_CheckChild1Same, 1,
/*12908*/               OPC_MoveParent,
/*12909*/               OPC_CheckType, MVT::v2i32,
/*12911*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12913*/               OPC_EmitInteger, MVT::i32, 14, 
/*12916*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12919*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12931*/             /*Scope*/ 26, /*->12958*/
/*12932*/               OPC_CheckChild0Same, 1,
/*12934*/               OPC_RecordChild1, // #2 = $Vn
/*12935*/               OPC_MoveParent,
/*12936*/               OPC_CheckType, MVT::v2i32,
/*12938*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12940*/               OPC_EmitInteger, MVT::i32, 14, 
/*12943*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12946*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12958*/             0, /*End of Scope*/
/*12959*/           0, /*End of Scope*/
/*12960*/         0, /*End of Scope*/
/*12961*/       /*Scope*/ 55|128,1/*183*/, /*->13146*/
/*12963*/         OPC_MoveChild, 0,
/*12965*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12968*/         OPC_Scope, 87, /*->13057*/ // 2 children in Scope
/*12970*/           OPC_RecordChild0, // #0 = $Vd
/*12971*/           OPC_MoveChild, 1,
/*12973*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12976*/           OPC_MoveChild, 0,
/*12978*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12981*/           OPC_MoveChild, 0,
/*12983*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12986*/           OPC_MoveParent,
/*12987*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12989*/           OPC_CheckType, MVT::v8i8,
/*12991*/           OPC_MoveParent,
/*12992*/           OPC_MoveParent,
/*12993*/           OPC_MoveParent,
/*12994*/           OPC_RecordChild1, // #1 = $Vm
/*12995*/           OPC_MoveParent,
/*12996*/           OPC_MoveChild, 1,
/*12998*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13001*/           OPC_Scope, 26, /*->13029*/ // 2 children in Scope
/*13003*/             OPC_RecordChild0, // #2 = $Vn
/*13004*/             OPC_CheckChild1Same, 0,
/*13006*/             OPC_MoveParent,
/*13007*/             OPC_CheckType, MVT::v2i32,
/*13009*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13011*/             OPC_EmitInteger, MVT::i32, 14, 
/*13014*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13017*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13029*/           /*Scope*/ 26, /*->13056*/
/*13030*/             OPC_CheckChild0Same, 0,
/*13032*/             OPC_RecordChild1, // #2 = $Vn
/*13033*/             OPC_MoveParent,
/*13034*/             OPC_CheckType, MVT::v2i32,
/*13036*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13038*/             OPC_EmitInteger, MVT::i32, 14, 
/*13041*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13044*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13056*/           0, /*End of Scope*/
/*13057*/         /*Scope*/ 87, /*->13145*/
/*13058*/           OPC_MoveChild, 0,
/*13060*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13063*/           OPC_MoveChild, 0,
/*13065*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13068*/           OPC_MoveChild, 0,
/*13070*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13073*/           OPC_MoveParent,
/*13074*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13076*/           OPC_CheckType, MVT::v8i8,
/*13078*/           OPC_MoveParent,
/*13079*/           OPC_MoveParent,
/*13080*/           OPC_RecordChild1, // #0 = $Vd
/*13081*/           OPC_MoveParent,
/*13082*/           OPC_RecordChild1, // #1 = $Vm
/*13083*/           OPC_MoveParent,
/*13084*/           OPC_MoveChild, 1,
/*13086*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13089*/           OPC_Scope, 26, /*->13117*/ // 2 children in Scope
/*13091*/             OPC_RecordChild0, // #2 = $Vn
/*13092*/             OPC_CheckChild1Same, 0,
/*13094*/             OPC_MoveParent,
/*13095*/             OPC_CheckType, MVT::v2i32,
/*13097*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13099*/             OPC_EmitInteger, MVT::i32, 14, 
/*13102*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13105*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13117*/           /*Scope*/ 26, /*->13144*/
/*13118*/             OPC_CheckChild0Same, 0,
/*13120*/             OPC_RecordChild1, // #2 = $Vn
/*13121*/             OPC_MoveParent,
/*13122*/             OPC_CheckType, MVT::v2i32,
/*13124*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13126*/             OPC_EmitInteger, MVT::i32, 14, 
/*13129*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13132*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13144*/           0, /*End of Scope*/
/*13145*/         0, /*End of Scope*/
/*13146*/       /*Scope*/ 63|128,4/*575*/, /*->13723*/
/*13148*/         OPC_RecordChild0, // #0 = $Vn
/*13149*/         OPC_Scope, 3|128,3/*387*/, /*->13539*/ // 2 children in Scope
/*13152*/           OPC_RecordChild1, // #1 = $Vd
/*13153*/           OPC_MoveParent,
/*13154*/           OPC_MoveChild, 1,
/*13156*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13159*/           OPC_Scope, 54, /*->13215*/ // 4 children in Scope
/*13161*/             OPC_RecordChild0, // #2 = $Vm
/*13162*/             OPC_MoveChild, 1,
/*13164*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13167*/             OPC_MoveChild, 0,
/*13169*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13172*/             OPC_MoveChild, 0,
/*13174*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13177*/             OPC_MoveChild, 0,
/*13179*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13182*/             OPC_MoveParent,
/*13183*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13185*/             OPC_CheckType, MVT::v8i8,
/*13187*/             OPC_MoveParent,
/*13188*/             OPC_MoveParent,
/*13189*/             OPC_CheckChild1Same, 1,
/*13191*/             OPC_MoveParent,
/*13192*/             OPC_MoveParent,
/*13193*/             OPC_CheckType, MVT::v1i64,
/*13195*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13197*/             OPC_EmitInteger, MVT::i32, 14, 
/*13200*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13203*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13215*/           /*Scope*/ 107, /*->13323*/
/*13216*/             OPC_MoveChild, 0,
/*13218*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13221*/             OPC_Scope, 49, /*->13272*/ // 2 children in Scope
/*13223*/               OPC_CheckChild0Same, 1,
/*13225*/               OPC_MoveChild, 1,
/*13227*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13230*/               OPC_MoveChild, 0,
/*13232*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13235*/               OPC_MoveChild, 0,
/*13237*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13240*/               OPC_MoveParent,
/*13241*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13243*/               OPC_CheckType, MVT::v8i8,
/*13245*/               OPC_MoveParent,
/*13246*/               OPC_MoveParent,
/*13247*/               OPC_MoveParent,
/*13248*/               OPC_RecordChild1, // #2 = $Vm
/*13249*/               OPC_MoveParent,
/*13250*/               OPC_CheckType, MVT::v1i64,
/*13252*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13254*/               OPC_EmitInteger, MVT::i32, 14, 
/*13257*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13260*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13272*/             /*Scope*/ 49, /*->13322*/
/*13273*/               OPC_MoveChild, 0,
/*13275*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13278*/               OPC_MoveChild, 0,
/*13280*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13283*/               OPC_MoveChild, 0,
/*13285*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13288*/               OPC_MoveParent,
/*13289*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13291*/               OPC_CheckType, MVT::v8i8,
/*13293*/               OPC_MoveParent,
/*13294*/               OPC_MoveParent,
/*13295*/               OPC_CheckChild1Same, 1,
/*13297*/               OPC_MoveParent,
/*13298*/               OPC_RecordChild1, // #2 = $Vm
/*13299*/               OPC_MoveParent,
/*13300*/               OPC_CheckType, MVT::v1i64,
/*13302*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13304*/               OPC_EmitInteger, MVT::i32, 14, 
/*13307*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13310*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13322*/             0, /*End of Scope*/
/*13323*/           /*Scope*/ 106, /*->13430*/
/*13324*/             OPC_RecordChild0, // #2 = $Vm
/*13325*/             OPC_MoveChild, 1,
/*13327*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13330*/             OPC_Scope, 48, /*->13380*/ // 2 children in Scope
/*13332*/               OPC_CheckChild0Same, 0,
/*13334*/               OPC_MoveChild, 1,
/*13336*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13339*/               OPC_MoveChild, 0,
/*13341*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13344*/               OPC_MoveChild, 0,
/*13346*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13349*/               OPC_MoveParent,
/*13350*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13352*/               OPC_CheckType, MVT::v8i8,
/*13354*/               OPC_MoveParent,
/*13355*/               OPC_MoveParent,
/*13356*/               OPC_MoveParent,
/*13357*/               OPC_MoveParent,
/*13358*/               OPC_CheckType, MVT::v1i64,
/*13360*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13362*/               OPC_EmitInteger, MVT::i32, 14, 
/*13365*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13368*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13380*/             /*Scope*/ 48, /*->13429*/
/*13381*/               OPC_MoveChild, 0,
/*13383*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13386*/               OPC_MoveChild, 0,
/*13388*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13391*/               OPC_MoveChild, 0,
/*13393*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13396*/               OPC_MoveParent,
/*13397*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13399*/               OPC_CheckType, MVT::v8i8,
/*13401*/               OPC_MoveParent,
/*13402*/               OPC_MoveParent,
/*13403*/               OPC_CheckChild1Same, 0,
/*13405*/               OPC_MoveParent,
/*13406*/               OPC_MoveParent,
/*13407*/               OPC_CheckType, MVT::v1i64,
/*13409*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13411*/               OPC_EmitInteger, MVT::i32, 14, 
/*13414*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13417*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13429*/             0, /*End of Scope*/
/*13430*/           /*Scope*/ 107, /*->13538*/
/*13431*/             OPC_MoveChild, 0,
/*13433*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13436*/             OPC_Scope, 49, /*->13487*/ // 2 children in Scope
/*13438*/               OPC_CheckChild0Same, 0,
/*13440*/               OPC_MoveChild, 1,
/*13442*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13445*/               OPC_MoveChild, 0,
/*13447*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13450*/               OPC_MoveChild, 0,
/*13452*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13455*/               OPC_MoveParent,
/*13456*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13458*/               OPC_CheckType, MVT::v8i8,
/*13460*/               OPC_MoveParent,
/*13461*/               OPC_MoveParent,
/*13462*/               OPC_MoveParent,
/*13463*/               OPC_RecordChild1, // #2 = $Vm
/*13464*/               OPC_MoveParent,
/*13465*/               OPC_CheckType, MVT::v1i64,
/*13467*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13469*/               OPC_EmitInteger, MVT::i32, 14, 
/*13472*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13475*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13487*/             /*Scope*/ 49, /*->13537*/
/*13488*/               OPC_MoveChild, 0,
/*13490*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13493*/               OPC_MoveChild, 0,
/*13495*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13498*/               OPC_MoveChild, 0,
/*13500*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13503*/               OPC_MoveParent,
/*13504*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13506*/               OPC_CheckType, MVT::v8i8,
/*13508*/               OPC_MoveParent,
/*13509*/               OPC_MoveParent,
/*13510*/               OPC_CheckChild1Same, 0,
/*13512*/               OPC_MoveParent,
/*13513*/               OPC_RecordChild1, // #2 = $Vm
/*13514*/               OPC_MoveParent,
/*13515*/               OPC_CheckType, MVT::v1i64,
/*13517*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13519*/               OPC_EmitInteger, MVT::i32, 14, 
/*13522*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13525*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13537*/             0, /*End of Scope*/
/*13538*/           0, /*End of Scope*/
/*13539*/         /*Scope*/ 53|128,1/*181*/, /*->13722*/
/*13541*/           OPC_MoveChild, 1,
/*13543*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13546*/           OPC_Scope, 86, /*->13634*/ // 2 children in Scope
/*13548*/             OPC_RecordChild0, // #1 = $Vd
/*13549*/             OPC_MoveChild, 1,
/*13551*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13554*/             OPC_MoveChild, 0,
/*13556*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13559*/             OPC_MoveChild, 0,
/*13561*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13564*/             OPC_MoveParent,
/*13565*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13567*/             OPC_CheckType, MVT::v8i8,
/*13569*/             OPC_MoveParent,
/*13570*/             OPC_MoveParent,
/*13571*/             OPC_MoveParent,
/*13572*/             OPC_MoveParent,
/*13573*/             OPC_MoveChild, 1,
/*13575*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13578*/             OPC_Scope, 26, /*->13606*/ // 2 children in Scope
/*13580*/               OPC_RecordChild0, // #2 = $Vn
/*13581*/               OPC_CheckChild1Same, 1,
/*13583*/               OPC_MoveParent,
/*13584*/               OPC_CheckType, MVT::v1i64,
/*13586*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13588*/               OPC_EmitInteger, MVT::i32, 14, 
/*13591*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13594*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13606*/             /*Scope*/ 26, /*->13633*/
/*13607*/               OPC_CheckChild0Same, 1,
/*13609*/               OPC_RecordChild1, // #2 = $Vn
/*13610*/               OPC_MoveParent,
/*13611*/               OPC_CheckType, MVT::v1i64,
/*13613*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13615*/               OPC_EmitInteger, MVT::i32, 14, 
/*13618*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13621*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13633*/             0, /*End of Scope*/
/*13634*/           /*Scope*/ 86, /*->13721*/
/*13635*/             OPC_MoveChild, 0,
/*13637*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13640*/             OPC_MoveChild, 0,
/*13642*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13645*/             OPC_MoveChild, 0,
/*13647*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13650*/             OPC_MoveParent,
/*13651*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13653*/             OPC_CheckType, MVT::v8i8,
/*13655*/             OPC_MoveParent,
/*13656*/             OPC_MoveParent,
/*13657*/             OPC_RecordChild1, // #1 = $Vd
/*13658*/             OPC_MoveParent,
/*13659*/             OPC_MoveParent,
/*13660*/             OPC_MoveChild, 1,
/*13662*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13665*/             OPC_Scope, 26, /*->13693*/ // 2 children in Scope
/*13667*/               OPC_RecordChild0, // #2 = $Vn
/*13668*/               OPC_CheckChild1Same, 1,
/*13670*/               OPC_MoveParent,
/*13671*/               OPC_CheckType, MVT::v1i64,
/*13673*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13675*/               OPC_EmitInteger, MVT::i32, 14, 
/*13678*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13681*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13693*/             /*Scope*/ 26, /*->13720*/
/*13694*/               OPC_CheckChild0Same, 1,
/*13696*/               OPC_RecordChild1, // #2 = $Vn
/*13697*/               OPC_MoveParent,
/*13698*/               OPC_CheckType, MVT::v1i64,
/*13700*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13702*/               OPC_EmitInteger, MVT::i32, 14, 
/*13705*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13708*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13720*/             0, /*End of Scope*/
/*13721*/           0, /*End of Scope*/
/*13722*/         0, /*End of Scope*/
/*13723*/       /*Scope*/ 55|128,1/*183*/, /*->13908*/
/*13725*/         OPC_MoveChild, 0,
/*13727*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13730*/         OPC_Scope, 87, /*->13819*/ // 2 children in Scope
/*13732*/           OPC_RecordChild0, // #0 = $Vd
/*13733*/           OPC_MoveChild, 1,
/*13735*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13738*/           OPC_MoveChild, 0,
/*13740*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13743*/           OPC_MoveChild, 0,
/*13745*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13748*/           OPC_MoveParent,
/*13749*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13751*/           OPC_CheckType, MVT::v8i8,
/*13753*/           OPC_MoveParent,
/*13754*/           OPC_MoveParent,
/*13755*/           OPC_MoveParent,
/*13756*/           OPC_RecordChild1, // #1 = $Vm
/*13757*/           OPC_MoveParent,
/*13758*/           OPC_MoveChild, 1,
/*13760*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13763*/           OPC_Scope, 26, /*->13791*/ // 2 children in Scope
/*13765*/             OPC_RecordChild0, // #2 = $Vn
/*13766*/             OPC_CheckChild1Same, 0,
/*13768*/             OPC_MoveParent,
/*13769*/             OPC_CheckType, MVT::v1i64,
/*13771*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13773*/             OPC_EmitInteger, MVT::i32, 14, 
/*13776*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13779*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13791*/           /*Scope*/ 26, /*->13818*/
/*13792*/             OPC_CheckChild0Same, 0,
/*13794*/             OPC_RecordChild1, // #2 = $Vn
/*13795*/             OPC_MoveParent,
/*13796*/             OPC_CheckType, MVT::v1i64,
/*13798*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13800*/             OPC_EmitInteger, MVT::i32, 14, 
/*13803*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13806*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13818*/           0, /*End of Scope*/
/*13819*/         /*Scope*/ 87, /*->13907*/
/*13820*/           OPC_MoveChild, 0,
/*13822*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13825*/           OPC_MoveChild, 0,
/*13827*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13830*/           OPC_MoveChild, 0,
/*13832*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13835*/           OPC_MoveParent,
/*13836*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13838*/           OPC_CheckType, MVT::v8i8,
/*13840*/           OPC_MoveParent,
/*13841*/           OPC_MoveParent,
/*13842*/           OPC_RecordChild1, // #0 = $Vd
/*13843*/           OPC_MoveParent,
/*13844*/           OPC_RecordChild1, // #1 = $Vm
/*13845*/           OPC_MoveParent,
/*13846*/           OPC_MoveChild, 1,
/*13848*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13851*/           OPC_Scope, 26, /*->13879*/ // 2 children in Scope
/*13853*/             OPC_RecordChild0, // #2 = $Vn
/*13854*/             OPC_CheckChild1Same, 0,
/*13856*/             OPC_MoveParent,
/*13857*/             OPC_CheckType, MVT::v1i64,
/*13859*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13861*/             OPC_EmitInteger, MVT::i32, 14, 
/*13864*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13867*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13879*/           /*Scope*/ 26, /*->13906*/
/*13880*/             OPC_CheckChild0Same, 0,
/*13882*/             OPC_RecordChild1, // #2 = $Vn
/*13883*/             OPC_MoveParent,
/*13884*/             OPC_CheckType, MVT::v1i64,
/*13886*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13888*/             OPC_EmitInteger, MVT::i32, 14, 
/*13891*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13894*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13906*/           0, /*End of Scope*/
/*13907*/         0, /*End of Scope*/
/*13908*/       /*Scope*/ 63|128,4/*575*/, /*->14485*/
/*13910*/         OPC_RecordChild0, // #0 = $Vn
/*13911*/         OPC_Scope, 3|128,3/*387*/, /*->14301*/ // 2 children in Scope
/*13914*/           OPC_RecordChild1, // #1 = $Vd
/*13915*/           OPC_MoveParent,
/*13916*/           OPC_MoveChild, 1,
/*13918*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13921*/           OPC_Scope, 54, /*->13977*/ // 4 children in Scope
/*13923*/             OPC_RecordChild0, // #2 = $Vm
/*13924*/             OPC_MoveChild, 1,
/*13926*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13929*/             OPC_MoveChild, 0,
/*13931*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13934*/             OPC_MoveChild, 0,
/*13936*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13939*/             OPC_MoveChild, 0,
/*13941*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13944*/             OPC_MoveParent,
/*13945*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13947*/             OPC_CheckType, MVT::v16i8,
/*13949*/             OPC_MoveParent,
/*13950*/             OPC_MoveParent,
/*13951*/             OPC_CheckChild1Same, 1,
/*13953*/             OPC_MoveParent,
/*13954*/             OPC_MoveParent,
/*13955*/             OPC_CheckType, MVT::v4i32,
/*13957*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13959*/             OPC_EmitInteger, MVT::i32, 14, 
/*13962*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13965*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13977*/           /*Scope*/ 107, /*->14085*/
/*13978*/             OPC_MoveChild, 0,
/*13980*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13983*/             OPC_Scope, 49, /*->14034*/ // 2 children in Scope
/*13985*/               OPC_CheckChild0Same, 1,
/*13987*/               OPC_MoveChild, 1,
/*13989*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13992*/               OPC_MoveChild, 0,
/*13994*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13997*/               OPC_MoveChild, 0,
/*13999*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14002*/               OPC_MoveParent,
/*14003*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14005*/               OPC_CheckType, MVT::v16i8,
/*14007*/               OPC_MoveParent,
/*14008*/               OPC_MoveParent,
/*14009*/               OPC_MoveParent,
/*14010*/               OPC_RecordChild1, // #2 = $Vm
/*14011*/               OPC_MoveParent,
/*14012*/               OPC_CheckType, MVT::v4i32,
/*14014*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14016*/               OPC_EmitInteger, MVT::i32, 14, 
/*14019*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14022*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14034*/             /*Scope*/ 49, /*->14084*/
/*14035*/               OPC_MoveChild, 0,
/*14037*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14040*/               OPC_MoveChild, 0,
/*14042*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14045*/               OPC_MoveChild, 0,
/*14047*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14050*/               OPC_MoveParent,
/*14051*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14053*/               OPC_CheckType, MVT::v16i8,
/*14055*/               OPC_MoveParent,
/*14056*/               OPC_MoveParent,
/*14057*/               OPC_CheckChild1Same, 1,
/*14059*/               OPC_MoveParent,
/*14060*/               OPC_RecordChild1, // #2 = $Vm
/*14061*/               OPC_MoveParent,
/*14062*/               OPC_CheckType, MVT::v4i32,
/*14064*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14066*/               OPC_EmitInteger, MVT::i32, 14, 
/*14069*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14072*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14084*/             0, /*End of Scope*/
/*14085*/           /*Scope*/ 106, /*->14192*/
/*14086*/             OPC_RecordChild0, // #2 = $Vm
/*14087*/             OPC_MoveChild, 1,
/*14089*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14092*/             OPC_Scope, 48, /*->14142*/ // 2 children in Scope
/*14094*/               OPC_CheckChild0Same, 0,
/*14096*/               OPC_MoveChild, 1,
/*14098*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14101*/               OPC_MoveChild, 0,
/*14103*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14106*/               OPC_MoveChild, 0,
/*14108*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14111*/               OPC_MoveParent,
/*14112*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14114*/               OPC_CheckType, MVT::v16i8,
/*14116*/               OPC_MoveParent,
/*14117*/               OPC_MoveParent,
/*14118*/               OPC_MoveParent,
/*14119*/               OPC_MoveParent,
/*14120*/               OPC_CheckType, MVT::v4i32,
/*14122*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14124*/               OPC_EmitInteger, MVT::i32, 14, 
/*14127*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14130*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14142*/             /*Scope*/ 48, /*->14191*/
/*14143*/               OPC_MoveChild, 0,
/*14145*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14148*/               OPC_MoveChild, 0,
/*14150*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14153*/               OPC_MoveChild, 0,
/*14155*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14158*/               OPC_MoveParent,
/*14159*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14161*/               OPC_CheckType, MVT::v16i8,
/*14163*/               OPC_MoveParent,
/*14164*/               OPC_MoveParent,
/*14165*/               OPC_CheckChild1Same, 0,
/*14167*/               OPC_MoveParent,
/*14168*/               OPC_MoveParent,
/*14169*/               OPC_CheckType, MVT::v4i32,
/*14171*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14173*/               OPC_EmitInteger, MVT::i32, 14, 
/*14176*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14179*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14191*/             0, /*End of Scope*/
/*14192*/           /*Scope*/ 107, /*->14300*/
/*14193*/             OPC_MoveChild, 0,
/*14195*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14198*/             OPC_Scope, 49, /*->14249*/ // 2 children in Scope
/*14200*/               OPC_CheckChild0Same, 0,
/*14202*/               OPC_MoveChild, 1,
/*14204*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14207*/               OPC_MoveChild, 0,
/*14209*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14212*/               OPC_MoveChild, 0,
/*14214*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14217*/               OPC_MoveParent,
/*14218*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14220*/               OPC_CheckType, MVT::v16i8,
/*14222*/               OPC_MoveParent,
/*14223*/               OPC_MoveParent,
/*14224*/               OPC_MoveParent,
/*14225*/               OPC_RecordChild1, // #2 = $Vm
/*14226*/               OPC_MoveParent,
/*14227*/               OPC_CheckType, MVT::v4i32,
/*14229*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14231*/               OPC_EmitInteger, MVT::i32, 14, 
/*14234*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14237*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14249*/             /*Scope*/ 49, /*->14299*/
/*14250*/               OPC_MoveChild, 0,
/*14252*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14255*/               OPC_MoveChild, 0,
/*14257*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14260*/               OPC_MoveChild, 0,
/*14262*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14265*/               OPC_MoveParent,
/*14266*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14268*/               OPC_CheckType, MVT::v16i8,
/*14270*/               OPC_MoveParent,
/*14271*/               OPC_MoveParent,
/*14272*/               OPC_CheckChild1Same, 0,
/*14274*/               OPC_MoveParent,
/*14275*/               OPC_RecordChild1, // #2 = $Vm
/*14276*/               OPC_MoveParent,
/*14277*/               OPC_CheckType, MVT::v4i32,
/*14279*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14281*/               OPC_EmitInteger, MVT::i32, 14, 
/*14284*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14287*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14299*/             0, /*End of Scope*/
/*14300*/           0, /*End of Scope*/
/*14301*/         /*Scope*/ 53|128,1/*181*/, /*->14484*/
/*14303*/           OPC_MoveChild, 1,
/*14305*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14308*/           OPC_Scope, 86, /*->14396*/ // 2 children in Scope
/*14310*/             OPC_RecordChild0, // #1 = $Vd
/*14311*/             OPC_MoveChild, 1,
/*14313*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14316*/             OPC_MoveChild, 0,
/*14318*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14321*/             OPC_MoveChild, 0,
/*14323*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14326*/             OPC_MoveParent,
/*14327*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14329*/             OPC_CheckType, MVT::v16i8,
/*14331*/             OPC_MoveParent,
/*14332*/             OPC_MoveParent,
/*14333*/             OPC_MoveParent,
/*14334*/             OPC_MoveParent,
/*14335*/             OPC_MoveChild, 1,
/*14337*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14340*/             OPC_Scope, 26, /*->14368*/ // 2 children in Scope
/*14342*/               OPC_RecordChild0, // #2 = $Vn
/*14343*/               OPC_CheckChild1Same, 1,
/*14345*/               OPC_MoveParent,
/*14346*/               OPC_CheckType, MVT::v4i32,
/*14348*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14350*/               OPC_EmitInteger, MVT::i32, 14, 
/*14353*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14356*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14368*/             /*Scope*/ 26, /*->14395*/
/*14369*/               OPC_CheckChild0Same, 1,
/*14371*/               OPC_RecordChild1, // #2 = $Vn
/*14372*/               OPC_MoveParent,
/*14373*/               OPC_CheckType, MVT::v4i32,
/*14375*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14377*/               OPC_EmitInteger, MVT::i32, 14, 
/*14380*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14383*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14395*/             0, /*End of Scope*/
/*14396*/           /*Scope*/ 86, /*->14483*/
/*14397*/             OPC_MoveChild, 0,
/*14399*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14402*/             OPC_MoveChild, 0,
/*14404*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14407*/             OPC_MoveChild, 0,
/*14409*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14412*/             OPC_MoveParent,
/*14413*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14415*/             OPC_CheckType, MVT::v16i8,
/*14417*/             OPC_MoveParent,
/*14418*/             OPC_MoveParent,
/*14419*/             OPC_RecordChild1, // #1 = $Vd
/*14420*/             OPC_MoveParent,
/*14421*/             OPC_MoveParent,
/*14422*/             OPC_MoveChild, 1,
/*14424*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14427*/             OPC_Scope, 26, /*->14455*/ // 2 children in Scope
/*14429*/               OPC_RecordChild0, // #2 = $Vn
/*14430*/               OPC_CheckChild1Same, 1,
/*14432*/               OPC_MoveParent,
/*14433*/               OPC_CheckType, MVT::v4i32,
/*14435*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14437*/               OPC_EmitInteger, MVT::i32, 14, 
/*14440*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14443*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14455*/             /*Scope*/ 26, /*->14482*/
/*14456*/               OPC_CheckChild0Same, 1,
/*14458*/               OPC_RecordChild1, // #2 = $Vn
/*14459*/               OPC_MoveParent,
/*14460*/               OPC_CheckType, MVT::v4i32,
/*14462*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14464*/               OPC_EmitInteger, MVT::i32, 14, 
/*14467*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14470*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14482*/             0, /*End of Scope*/
/*14483*/           0, /*End of Scope*/
/*14484*/         0, /*End of Scope*/
/*14485*/       /*Scope*/ 55|128,1/*183*/, /*->14670*/
/*14487*/         OPC_MoveChild, 0,
/*14489*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14492*/         OPC_Scope, 87, /*->14581*/ // 2 children in Scope
/*14494*/           OPC_RecordChild0, // #0 = $Vd
/*14495*/           OPC_MoveChild, 1,
/*14497*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14500*/           OPC_MoveChild, 0,
/*14502*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14505*/           OPC_MoveChild, 0,
/*14507*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14510*/           OPC_MoveParent,
/*14511*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14513*/           OPC_CheckType, MVT::v16i8,
/*14515*/           OPC_MoveParent,
/*14516*/           OPC_MoveParent,
/*14517*/           OPC_MoveParent,
/*14518*/           OPC_RecordChild1, // #1 = $Vm
/*14519*/           OPC_MoveParent,
/*14520*/           OPC_MoveChild, 1,
/*14522*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14525*/           OPC_Scope, 26, /*->14553*/ // 2 children in Scope
/*14527*/             OPC_RecordChild0, // #2 = $Vn
/*14528*/             OPC_CheckChild1Same, 0,
/*14530*/             OPC_MoveParent,
/*14531*/             OPC_CheckType, MVT::v4i32,
/*14533*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14535*/             OPC_EmitInteger, MVT::i32, 14, 
/*14538*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14541*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14553*/           /*Scope*/ 26, /*->14580*/
/*14554*/             OPC_CheckChild0Same, 0,
/*14556*/             OPC_RecordChild1, // #2 = $Vn
/*14557*/             OPC_MoveParent,
/*14558*/             OPC_CheckType, MVT::v4i32,
/*14560*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14562*/             OPC_EmitInteger, MVT::i32, 14, 
/*14565*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14568*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14580*/           0, /*End of Scope*/
/*14581*/         /*Scope*/ 87, /*->14669*/
/*14582*/           OPC_MoveChild, 0,
/*14584*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14587*/           OPC_MoveChild, 0,
/*14589*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14592*/           OPC_MoveChild, 0,
/*14594*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14597*/           OPC_MoveParent,
/*14598*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14600*/           OPC_CheckType, MVT::v16i8,
/*14602*/           OPC_MoveParent,
/*14603*/           OPC_MoveParent,
/*14604*/           OPC_RecordChild1, // #0 = $Vd
/*14605*/           OPC_MoveParent,
/*14606*/           OPC_RecordChild1, // #1 = $Vm
/*14607*/           OPC_MoveParent,
/*14608*/           OPC_MoveChild, 1,
/*14610*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14613*/           OPC_Scope, 26, /*->14641*/ // 2 children in Scope
/*14615*/             OPC_RecordChild0, // #2 = $Vn
/*14616*/             OPC_CheckChild1Same, 0,
/*14618*/             OPC_MoveParent,
/*14619*/             OPC_CheckType, MVT::v4i32,
/*14621*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14623*/             OPC_EmitInteger, MVT::i32, 14, 
/*14626*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14629*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14641*/           /*Scope*/ 26, /*->14668*/
/*14642*/             OPC_CheckChild0Same, 0,
/*14644*/             OPC_RecordChild1, // #2 = $Vn
/*14645*/             OPC_MoveParent,
/*14646*/             OPC_CheckType, MVT::v4i32,
/*14648*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14650*/             OPC_EmitInteger, MVT::i32, 14, 
/*14653*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14656*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14668*/           0, /*End of Scope*/
/*14669*/         0, /*End of Scope*/
/*14670*/       /*Scope*/ 63|128,4/*575*/, /*->15247*/
/*14672*/         OPC_RecordChild0, // #0 = $Vn
/*14673*/         OPC_Scope, 3|128,3/*387*/, /*->15063*/ // 2 children in Scope
/*14676*/           OPC_RecordChild1, // #1 = $Vd
/*14677*/           OPC_MoveParent,
/*14678*/           OPC_MoveChild, 1,
/*14680*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14683*/           OPC_Scope, 54, /*->14739*/ // 4 children in Scope
/*14685*/             OPC_RecordChild0, // #2 = $Vm
/*14686*/             OPC_MoveChild, 1,
/*14688*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14691*/             OPC_MoveChild, 0,
/*14693*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14696*/             OPC_MoveChild, 0,
/*14698*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14701*/             OPC_MoveChild, 0,
/*14703*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14706*/             OPC_MoveParent,
/*14707*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14709*/             OPC_CheckType, MVT::v16i8,
/*14711*/             OPC_MoveParent,
/*14712*/             OPC_MoveParent,
/*14713*/             OPC_CheckChild1Same, 1,
/*14715*/             OPC_MoveParent,
/*14716*/             OPC_MoveParent,
/*14717*/             OPC_CheckType, MVT::v2i64,
/*14719*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14721*/             OPC_EmitInteger, MVT::i32, 14, 
/*14724*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14727*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14739*/           /*Scope*/ 107, /*->14847*/
/*14740*/             OPC_MoveChild, 0,
/*14742*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14745*/             OPC_Scope, 49, /*->14796*/ // 2 children in Scope
/*14747*/               OPC_CheckChild0Same, 1,
/*14749*/               OPC_MoveChild, 1,
/*14751*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14754*/               OPC_MoveChild, 0,
/*14756*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14759*/               OPC_MoveChild, 0,
/*14761*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14764*/               OPC_MoveParent,
/*14765*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14767*/               OPC_CheckType, MVT::v16i8,
/*14769*/               OPC_MoveParent,
/*14770*/               OPC_MoveParent,
/*14771*/               OPC_MoveParent,
/*14772*/               OPC_RecordChild1, // #2 = $Vm
/*14773*/               OPC_MoveParent,
/*14774*/               OPC_CheckType, MVT::v2i64,
/*14776*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14778*/               OPC_EmitInteger, MVT::i32, 14, 
/*14781*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14784*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14796*/             /*Scope*/ 49, /*->14846*/
/*14797*/               OPC_MoveChild, 0,
/*14799*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14802*/               OPC_MoveChild, 0,
/*14804*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14807*/               OPC_MoveChild, 0,
/*14809*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14812*/               OPC_MoveParent,
/*14813*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14815*/               OPC_CheckType, MVT::v16i8,
/*14817*/               OPC_MoveParent,
/*14818*/               OPC_MoveParent,
/*14819*/               OPC_CheckChild1Same, 1,
/*14821*/               OPC_MoveParent,
/*14822*/               OPC_RecordChild1, // #2 = $Vm
/*14823*/               OPC_MoveParent,
/*14824*/               OPC_CheckType, MVT::v2i64,
/*14826*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14828*/               OPC_EmitInteger, MVT::i32, 14, 
/*14831*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14834*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14846*/             0, /*End of Scope*/
/*14847*/           /*Scope*/ 106, /*->14954*/
/*14848*/             OPC_RecordChild0, // #2 = $Vm
/*14849*/             OPC_MoveChild, 1,
/*14851*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14854*/             OPC_Scope, 48, /*->14904*/ // 2 children in Scope
/*14856*/               OPC_CheckChild0Same, 0,
/*14858*/               OPC_MoveChild, 1,
/*14860*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14863*/               OPC_MoveChild, 0,
/*14865*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14868*/               OPC_MoveChild, 0,
/*14870*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14873*/               OPC_MoveParent,
/*14874*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14876*/               OPC_CheckType, MVT::v16i8,
/*14878*/               OPC_MoveParent,
/*14879*/               OPC_MoveParent,
/*14880*/               OPC_MoveParent,
/*14881*/               OPC_MoveParent,
/*14882*/               OPC_CheckType, MVT::v2i64,
/*14884*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14886*/               OPC_EmitInteger, MVT::i32, 14, 
/*14889*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14892*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14904*/             /*Scope*/ 48, /*->14953*/
/*14905*/               OPC_MoveChild, 0,
/*14907*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14910*/               OPC_MoveChild, 0,
/*14912*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14915*/               OPC_MoveChild, 0,
/*14917*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14920*/               OPC_MoveParent,
/*14921*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14923*/               OPC_CheckType, MVT::v16i8,
/*14925*/               OPC_MoveParent,
/*14926*/               OPC_MoveParent,
/*14927*/               OPC_CheckChild1Same, 0,
/*14929*/               OPC_MoveParent,
/*14930*/               OPC_MoveParent,
/*14931*/               OPC_CheckType, MVT::v2i64,
/*14933*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14935*/               OPC_EmitInteger, MVT::i32, 14, 
/*14938*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14941*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14953*/             0, /*End of Scope*/
/*14954*/           /*Scope*/ 107, /*->15062*/
/*14955*/             OPC_MoveChild, 0,
/*14957*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14960*/             OPC_Scope, 49, /*->15011*/ // 2 children in Scope
/*14962*/               OPC_CheckChild0Same, 0,
/*14964*/               OPC_MoveChild, 1,
/*14966*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14969*/               OPC_MoveChild, 0,
/*14971*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14974*/               OPC_MoveChild, 0,
/*14976*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14979*/               OPC_MoveParent,
/*14980*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14982*/               OPC_CheckType, MVT::v16i8,
/*14984*/               OPC_MoveParent,
/*14985*/               OPC_MoveParent,
/*14986*/               OPC_MoveParent,
/*14987*/               OPC_RecordChild1, // #2 = $Vm
/*14988*/               OPC_MoveParent,
/*14989*/               OPC_CheckType, MVT::v2i64,
/*14991*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14993*/               OPC_EmitInteger, MVT::i32, 14, 
/*14996*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14999*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15011*/             /*Scope*/ 49, /*->15061*/
/*15012*/               OPC_MoveChild, 0,
/*15014*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15017*/               OPC_MoveChild, 0,
/*15019*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15022*/               OPC_MoveChild, 0,
/*15024*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15027*/               OPC_MoveParent,
/*15028*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15030*/               OPC_CheckType, MVT::v16i8,
/*15032*/               OPC_MoveParent,
/*15033*/               OPC_MoveParent,
/*15034*/               OPC_CheckChild1Same, 0,
/*15036*/               OPC_MoveParent,
/*15037*/               OPC_RecordChild1, // #2 = $Vm
/*15038*/               OPC_MoveParent,
/*15039*/               OPC_CheckType, MVT::v2i64,
/*15041*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15043*/               OPC_EmitInteger, MVT::i32, 14, 
/*15046*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15049*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15061*/             0, /*End of Scope*/
/*15062*/           0, /*End of Scope*/
/*15063*/         /*Scope*/ 53|128,1/*181*/, /*->15246*/
/*15065*/           OPC_MoveChild, 1,
/*15067*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15070*/           OPC_Scope, 86, /*->15158*/ // 2 children in Scope
/*15072*/             OPC_RecordChild0, // #1 = $Vd
/*15073*/             OPC_MoveChild, 1,
/*15075*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15078*/             OPC_MoveChild, 0,
/*15080*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15083*/             OPC_MoveChild, 0,
/*15085*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15088*/             OPC_MoveParent,
/*15089*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15091*/             OPC_CheckType, MVT::v16i8,
/*15093*/             OPC_MoveParent,
/*15094*/             OPC_MoveParent,
/*15095*/             OPC_MoveParent,
/*15096*/             OPC_MoveParent,
/*15097*/             OPC_MoveChild, 1,
/*15099*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15102*/             OPC_Scope, 26, /*->15130*/ // 2 children in Scope
/*15104*/               OPC_RecordChild0, // #2 = $Vn
/*15105*/               OPC_CheckChild1Same, 1,
/*15107*/               OPC_MoveParent,
/*15108*/               OPC_CheckType, MVT::v2i64,
/*15110*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15112*/               OPC_EmitInteger, MVT::i32, 14, 
/*15115*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15118*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15130*/             /*Scope*/ 26, /*->15157*/
/*15131*/               OPC_CheckChild0Same, 1,
/*15133*/               OPC_RecordChild1, // #2 = $Vn
/*15134*/               OPC_MoveParent,
/*15135*/               OPC_CheckType, MVT::v2i64,
/*15137*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15139*/               OPC_EmitInteger, MVT::i32, 14, 
/*15142*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15145*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15157*/             0, /*End of Scope*/
/*15158*/           /*Scope*/ 86, /*->15245*/
/*15159*/             OPC_MoveChild, 0,
/*15161*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15164*/             OPC_MoveChild, 0,
/*15166*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15169*/             OPC_MoveChild, 0,
/*15171*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15174*/             OPC_MoveParent,
/*15175*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15177*/             OPC_CheckType, MVT::v16i8,
/*15179*/             OPC_MoveParent,
/*15180*/             OPC_MoveParent,
/*15181*/             OPC_RecordChild1, // #1 = $Vd
/*15182*/             OPC_MoveParent,
/*15183*/             OPC_MoveParent,
/*15184*/             OPC_MoveChild, 1,
/*15186*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15189*/             OPC_Scope, 26, /*->15217*/ // 2 children in Scope
/*15191*/               OPC_RecordChild0, // #2 = $Vn
/*15192*/               OPC_CheckChild1Same, 1,
/*15194*/               OPC_MoveParent,
/*15195*/               OPC_CheckType, MVT::v2i64,
/*15197*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15199*/               OPC_EmitInteger, MVT::i32, 14, 
/*15202*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15205*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15217*/             /*Scope*/ 26, /*->15244*/
/*15218*/               OPC_CheckChild0Same, 1,
/*15220*/               OPC_RecordChild1, // #2 = $Vn
/*15221*/               OPC_MoveParent,
/*15222*/               OPC_CheckType, MVT::v2i64,
/*15224*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15226*/               OPC_EmitInteger, MVT::i32, 14, 
/*15229*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15232*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15244*/             0, /*End of Scope*/
/*15245*/           0, /*End of Scope*/
/*15246*/         0, /*End of Scope*/
/*15247*/       /*Scope*/ 55|128,1/*183*/, /*->15432*/
/*15249*/         OPC_MoveChild, 0,
/*15251*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15254*/         OPC_Scope, 87, /*->15343*/ // 2 children in Scope
/*15256*/           OPC_RecordChild0, // #0 = $Vd
/*15257*/           OPC_MoveChild, 1,
/*15259*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15262*/           OPC_MoveChild, 0,
/*15264*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15267*/           OPC_MoveChild, 0,
/*15269*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15272*/           OPC_MoveParent,
/*15273*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15275*/           OPC_CheckType, MVT::v16i8,
/*15277*/           OPC_MoveParent,
/*15278*/           OPC_MoveParent,
/*15279*/           OPC_MoveParent,
/*15280*/           OPC_RecordChild1, // #1 = $Vm
/*15281*/           OPC_MoveParent,
/*15282*/           OPC_MoveChild, 1,
/*15284*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15287*/           OPC_Scope, 26, /*->15315*/ // 2 children in Scope
/*15289*/             OPC_RecordChild0, // #2 = $Vn
/*15290*/             OPC_CheckChild1Same, 0,
/*15292*/             OPC_MoveParent,
/*15293*/             OPC_CheckType, MVT::v2i64,
/*15295*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15297*/             OPC_EmitInteger, MVT::i32, 14, 
/*15300*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15303*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15315*/           /*Scope*/ 26, /*->15342*/
/*15316*/             OPC_CheckChild0Same, 0,
/*15318*/             OPC_RecordChild1, // #2 = $Vn
/*15319*/             OPC_MoveParent,
/*15320*/             OPC_CheckType, MVT::v2i64,
/*15322*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15324*/             OPC_EmitInteger, MVT::i32, 14, 
/*15327*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15330*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15342*/           0, /*End of Scope*/
/*15343*/         /*Scope*/ 87, /*->15431*/
/*15344*/           OPC_MoveChild, 0,
/*15346*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15349*/           OPC_MoveChild, 0,
/*15351*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15354*/           OPC_MoveChild, 0,
/*15356*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15359*/           OPC_MoveParent,
/*15360*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15362*/           OPC_CheckType, MVT::v16i8,
/*15364*/           OPC_MoveParent,
/*15365*/           OPC_MoveParent,
/*15366*/           OPC_RecordChild1, // #0 = $Vd
/*15367*/           OPC_MoveParent,
/*15368*/           OPC_RecordChild1, // #1 = $Vm
/*15369*/           OPC_MoveParent,
/*15370*/           OPC_MoveChild, 1,
/*15372*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15375*/           OPC_Scope, 26, /*->15403*/ // 2 children in Scope
/*15377*/             OPC_RecordChild0, // #2 = $Vn
/*15378*/             OPC_CheckChild1Same, 0,
/*15380*/             OPC_MoveParent,
/*15381*/             OPC_CheckType, MVT::v2i64,
/*15383*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15385*/             OPC_EmitInteger, MVT::i32, 14, 
/*15388*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15391*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15403*/           /*Scope*/ 26, /*->15430*/
/*15404*/             OPC_CheckChild0Same, 0,
/*15406*/             OPC_RecordChild1, // #2 = $Vn
/*15407*/             OPC_MoveParent,
/*15408*/             OPC_CheckType, MVT::v2i64,
/*15410*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15412*/             OPC_EmitInteger, MVT::i32, 14, 
/*15415*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15418*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15430*/           0, /*End of Scope*/
/*15431*/         0, /*End of Scope*/
/*15432*/       0, /*End of Scope*/
/*15433*/     /*Scope*/ 0|128,1/*128*/, /*->15563*/
/*15435*/       OPC_RecordChild0, // #0 = $Vn
/*15436*/       OPC_MoveChild, 1,
/*15438*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15441*/       OPC_Scope, 73, /*->15516*/ // 2 children in Scope
/*15443*/         OPC_RecordChild0, // #1 = $Vm
/*15444*/         OPC_MoveChild, 1,
/*15446*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15449*/         OPC_MoveChild, 0,
/*15451*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15454*/         OPC_MoveChild, 0,
/*15456*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15459*/         OPC_MoveParent,
/*15460*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15462*/         OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->15489
/*15465*/           OPC_MoveParent,
/*15466*/           OPC_MoveParent,
/*15467*/           OPC_MoveParent,
/*15468*/           OPC_CheckType, MVT::v2i32,
/*15470*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15472*/           OPC_EmitInteger, MVT::i32, 14, 
/*15475*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15478*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15489*/         /*SwitchType*/ 24, MVT::v16i8,// ->15515
/*15491*/           OPC_MoveParent,
/*15492*/           OPC_MoveParent,
/*15493*/           OPC_MoveParent,
/*15494*/           OPC_CheckType, MVT::v4i32,
/*15496*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15498*/           OPC_EmitInteger, MVT::i32, 14, 
/*15501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15504*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15515*/         0, // EndSwitchType
/*15516*/       /*Scope*/ 45, /*->15562*/
/*15517*/         OPC_MoveChild, 0,
/*15519*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15522*/         OPC_MoveChild, 0,
/*15524*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15527*/         OPC_MoveChild, 0,
/*15529*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15532*/         OPC_MoveParent,
/*15533*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15535*/         OPC_CheckType, MVT::v8i8,
/*15537*/         OPC_MoveParent,
/*15538*/         OPC_MoveParent,
/*15539*/         OPC_RecordChild1, // #1 = $Vm
/*15540*/         OPC_MoveParent,
/*15541*/         OPC_CheckType, MVT::v2i32,
/*15543*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15545*/         OPC_EmitInteger, MVT::i32, 14, 
/*15548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15551*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15562*/       0, /*End of Scope*/
/*15563*/     /*Scope*/ 101, /*->15665*/
/*15564*/       OPC_MoveChild, 0,
/*15566*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15569*/       OPC_Scope, 46, /*->15617*/ // 2 children in Scope
/*15571*/         OPC_RecordChild0, // #0 = $Vm
/*15572*/         OPC_MoveChild, 1,
/*15574*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15577*/         OPC_MoveChild, 0,
/*15579*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15582*/         OPC_MoveChild, 0,
/*15584*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15587*/         OPC_MoveParent,
/*15588*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15590*/         OPC_CheckType, MVT::v8i8,
/*15592*/         OPC_MoveParent,
/*15593*/         OPC_MoveParent,
/*15594*/         OPC_MoveParent,
/*15595*/         OPC_RecordChild1, // #1 = $Vn
/*15596*/         OPC_CheckType, MVT::v2i32,
/*15598*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15600*/         OPC_EmitInteger, MVT::i32, 14, 
/*15603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15606*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15617*/       /*Scope*/ 46, /*->15664*/
/*15618*/         OPC_MoveChild, 0,
/*15620*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15623*/         OPC_MoveChild, 0,
/*15625*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15628*/         OPC_MoveChild, 0,
/*15630*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15633*/         OPC_MoveParent,
/*15634*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15636*/         OPC_CheckType, MVT::v8i8,
/*15638*/         OPC_MoveParent,
/*15639*/         OPC_MoveParent,
/*15640*/         OPC_RecordChild1, // #0 = $Vm
/*15641*/         OPC_MoveParent,
/*15642*/         OPC_RecordChild1, // #1 = $Vn
/*15643*/         OPC_CheckType, MVT::v2i32,
/*15645*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15647*/         OPC_EmitInteger, MVT::i32, 14, 
/*15650*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15653*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15664*/       0, /*End of Scope*/
/*15665*/     /*Scope*/ 51, /*->15717*/
/*15666*/       OPC_RecordChild0, // #0 = $Vn
/*15667*/       OPC_MoveChild, 1,
/*15669*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15672*/       OPC_MoveChild, 0,
/*15674*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15677*/       OPC_MoveChild, 0,
/*15679*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15682*/       OPC_MoveChild, 0,
/*15684*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15687*/       OPC_MoveParent,
/*15688*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15690*/       OPC_CheckType, MVT::v16i8,
/*15692*/       OPC_MoveParent,
/*15693*/       OPC_MoveParent,
/*15694*/       OPC_RecordChild1, // #1 = $Vm
/*15695*/       OPC_MoveParent,
/*15696*/       OPC_CheckType, MVT::v4i32,
/*15698*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15700*/       OPC_EmitInteger, MVT::i32, 14, 
/*15703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15706*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15717*/     /*Scope*/ 101, /*->15819*/
/*15718*/       OPC_MoveChild, 0,
/*15720*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15723*/       OPC_Scope, 46, /*->15771*/ // 2 children in Scope
/*15725*/         OPC_RecordChild0, // #0 = $Vm
/*15726*/         OPC_MoveChild, 1,
/*15728*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15731*/         OPC_MoveChild, 0,
/*15733*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15736*/         OPC_MoveChild, 0,
/*15738*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15741*/         OPC_MoveParent,
/*15742*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15744*/         OPC_CheckType, MVT::v16i8,
/*15746*/         OPC_MoveParent,
/*15747*/         OPC_MoveParent,
/*15748*/         OPC_MoveParent,
/*15749*/         OPC_RecordChild1, // #1 = $Vn
/*15750*/         OPC_CheckType, MVT::v4i32,
/*15752*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15754*/         OPC_EmitInteger, MVT::i32, 14, 
/*15757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15760*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15771*/       /*Scope*/ 46, /*->15818*/
/*15772*/         OPC_MoveChild, 0,
/*15774*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15777*/         OPC_MoveChild, 0,
/*15779*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15782*/         OPC_MoveChild, 0,
/*15784*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15787*/         OPC_MoveParent,
/*15788*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15790*/         OPC_CheckType, MVT::v16i8,
/*15792*/         OPC_MoveParent,
/*15793*/         OPC_MoveParent,
/*15794*/         OPC_RecordChild1, // #0 = $Vm
/*15795*/         OPC_MoveParent,
/*15796*/         OPC_RecordChild1, // #1 = $Vn
/*15797*/         OPC_CheckType, MVT::v4i32,
/*15799*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15801*/         OPC_EmitInteger, MVT::i32, 14, 
/*15804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15807*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15818*/       0, /*End of Scope*/
/*15819*/     /*Scope*/ 46, /*->15866*/
/*15820*/       OPC_RecordChild0, // #0 = $Vn
/*15821*/       OPC_RecordChild1, // #1 = $Vm
/*15822*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->15844
/*15825*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15827*/         OPC_EmitInteger, MVT::i32, 14, 
/*15830*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15833*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORRd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15844*/       /*SwitchType*/ 19, MVT::v4i32,// ->15865
/*15846*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15848*/         OPC_EmitInteger, MVT::i32, 14, 
/*15851*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15854*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORRq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15865*/       0, // EndSwitchType
/*15866*/     0, /*End of Scope*/
/*15867*/   /*SwitchOpcode*/ 72|128,9/*1224*/, TARGET_VAL(ISD::MUL),// ->17095
/*15871*/     OPC_Scope, 65|128,2/*321*/, /*->16195*/ // 8 children in Scope
/*15874*/       OPC_MoveChild, 0,
/*15876*/       OPC_SwitchOpcode /*2 cases */, 122|128,1/*250*/, TARGET_VAL(ISD::SRA),// ->16131
/*15881*/         OPC_Scope, 89, /*->15972*/ // 2 children in Scope
/*15883*/           OPC_MoveChild, 0,
/*15885*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15888*/           OPC_RecordChild0, // #0 = $a
/*15889*/           OPC_CheckChild1Integer, 16, 
/*15891*/           OPC_CheckChild1Type, MVT::i32,
/*15893*/           OPC_MoveParent,
/*15894*/           OPC_CheckChild1Integer, 16, 
/*15896*/           OPC_CheckChild1Type, MVT::i32,
/*15898*/           OPC_MoveParent,
/*15899*/           OPC_MoveChild, 1,
/*15901*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15904*/           OPC_Scope, 37, /*->15943*/ // 2 children in Scope
/*15906*/             OPC_MoveChild, 0,
/*15908*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15911*/             OPC_RecordChild0, // #1 = $b
/*15912*/             OPC_CheckChild1Integer, 16, 
/*15914*/             OPC_CheckChild1Type, MVT::i32,
/*15916*/             OPC_MoveParent,
/*15917*/             OPC_CheckChild1Integer, 16, 
/*15919*/             OPC_CheckChild1Type, MVT::i32,
/*15921*/             OPC_MoveParent,
/*15922*/             OPC_CheckType, MVT::i32,
/*15924*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15926*/             OPC_EmitInteger, MVT::i32, 14, 
/*15929*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15932*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                      // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*15943*/           /*Scope*/ 27, /*->15971*/
/*15944*/             OPC_RecordChild0, // #1 = $b
/*15945*/             OPC_CheckChild1Integer, 16, 
/*15947*/             OPC_CheckChild1Type, MVT::i32,
/*15949*/             OPC_MoveParent,
/*15950*/             OPC_CheckType, MVT::i32,
/*15952*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15954*/             OPC_EmitInteger, MVT::i32, 14, 
/*15957*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15960*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                      // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*15971*/           0, /*End of Scope*/
/*15972*/         /*Scope*/ 28|128,1/*156*/, /*->16130*/
/*15974*/           OPC_RecordChild0, // #0 = $a
/*15975*/           OPC_CheckChild1Integer, 16, 
/*15977*/           OPC_CheckChild1Type, MVT::i32,
/*15979*/           OPC_MoveParent,
/*15980*/           OPC_MoveChild, 1,
/*15982*/           OPC_SwitchOpcode /*2 cases */, 91, TARGET_VAL(ISD::SRA),// ->16077
/*15986*/             OPC_Scope, 37, /*->16025*/ // 2 children in Scope
/*15988*/               OPC_MoveChild, 0,
/*15990*/               OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15993*/               OPC_RecordChild0, // #1 = $b
/*15994*/               OPC_CheckChild1Integer, 16, 
/*15996*/               OPC_CheckChild1Type, MVT::i32,
/*15998*/               OPC_MoveParent,
/*15999*/               OPC_CheckChild1Integer, 16, 
/*16001*/               OPC_CheckChild1Type, MVT::i32,
/*16003*/               OPC_MoveParent,
/*16004*/               OPC_CheckType, MVT::i32,
/*16006*/               OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16008*/               OPC_EmitInteger, MVT::i32, 14, 
/*16011*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16014*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                        // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*16025*/             /*Scope*/ 50, /*->16076*/
/*16026*/               OPC_RecordChild0, // #1 = $Rm
/*16027*/               OPC_CheckChild1Integer, 16, 
/*16029*/               OPC_CheckChild1Type, MVT::i32,
/*16031*/               OPC_MoveParent,
/*16032*/               OPC_CheckType, MVT::i32,
/*16034*/               OPC_Scope, 19, /*->16055*/ // 2 children in Scope
/*16036*/                 OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16038*/                 OPC_EmitInteger, MVT::i32, 14, 
/*16041*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16044*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                              1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                          // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16055*/               /*Scope*/ 19, /*->16075*/
/*16056*/                 OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*16058*/                 OPC_EmitInteger, MVT::i32, 14, 
/*16061*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16064*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                              1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                          // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16075*/               0, /*End of Scope*/
/*16076*/             0, /*End of Scope*/
/*16077*/           /*SwitchOpcode*/ 49, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->16129
/*16080*/             OPC_RecordChild0, // #1 = $Rm
/*16081*/             OPC_MoveChild, 1,
/*16083*/             OPC_CheckValueType, MVT::i16,
/*16085*/             OPC_MoveParent,
/*16086*/             OPC_MoveParent,
/*16087*/             OPC_Scope, 19, /*->16108*/ // 2 children in Scope
/*16089*/               OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16091*/               OPC_EmitInteger, MVT::i32, 14, 
/*16094*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16097*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                        // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16108*/             /*Scope*/ 19, /*->16128*/
/*16109*/               OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*16111*/               OPC_EmitInteger, MVT::i32, 14, 
/*16114*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16117*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                        // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16128*/             0, /*End of Scope*/
/*16129*/           0, // EndSwitchOpcode
/*16130*/         0, /*End of Scope*/
/*16131*/       /*SwitchOpcode*/ 60, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->16194
/*16134*/         OPC_RecordChild0, // #0 = $Rn
/*16135*/         OPC_MoveChild, 1,
/*16137*/         OPC_CheckValueType, MVT::i16,
/*16139*/         OPC_MoveParent,
/*16140*/         OPC_MoveParent,
/*16141*/         OPC_MoveChild, 1,
/*16143*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*16146*/         OPC_RecordChild0, // #1 = $Rm
/*16147*/         OPC_CheckChild1Integer, 16, 
/*16149*/         OPC_CheckChild1Type, MVT::i32,
/*16151*/         OPC_MoveParent,
/*16152*/         OPC_Scope, 19, /*->16173*/ // 2 children in Scope
/*16154*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16156*/           OPC_EmitInteger, MVT::i32, 14, 
/*16159*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16162*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16173*/         /*Scope*/ 19, /*->16193*/
/*16174*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*16176*/           OPC_EmitInteger, MVT::i32, 14, 
/*16179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16182*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16193*/         0, /*End of Scope*/
/*16194*/       0, // EndSwitchOpcode
/*16195*/     /*Scope*/ 38, /*->16234*/
/*16196*/       OPC_RecordChild0, // #0 = $a
/*16197*/       OPC_MoveChild, 0,
/*16199*/       OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*16201*/       OPC_MoveParent,
/*16202*/       OPC_MoveChild, 1,
/*16204*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*16207*/       OPC_RecordChild0, // #1 = $b
/*16208*/       OPC_CheckChild1Integer, 16, 
/*16210*/       OPC_CheckChild1Type, MVT::i32,
/*16212*/       OPC_MoveParent,
/*16213*/       OPC_CheckType, MVT::i32,
/*16215*/       OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16217*/       OPC_EmitInteger, MVT::i32, 14, 
/*16220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
                // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*16234*/     /*Scope*/ 104, /*->16339*/
/*16235*/       OPC_MoveChild, 0,
/*16237*/       OPC_SwitchOpcode /*2 cases */, 33, TARGET_VAL(ISD::SRA),// ->16274
/*16241*/         OPC_RecordChild0, // #0 = $a
/*16242*/         OPC_CheckChild1Integer, 16, 
/*16244*/         OPC_CheckChild1Type, MVT::i32,
/*16246*/         OPC_MoveParent,
/*16247*/         OPC_RecordChild1, // #1 = $b
/*16248*/         OPC_MoveChild, 1,
/*16250*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*16252*/         OPC_MoveParent,
/*16253*/         OPC_CheckType, MVT::i32,
/*16255*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16257*/         OPC_EmitInteger, MVT::i32, 14, 
/*16260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16263*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                  // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*16274*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->16338
/*16277*/         OPC_RecordChild0, // #0 = $Rn
/*16278*/         OPC_MoveChild, 1,
/*16280*/         OPC_CheckValueType, MVT::i16,
/*16282*/         OPC_MoveParent,
/*16283*/         OPC_MoveParent,
/*16284*/         OPC_MoveChild, 1,
/*16286*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16289*/         OPC_RecordChild0, // #1 = $Rm
/*16290*/         OPC_MoveChild, 1,
/*16292*/         OPC_CheckValueType, MVT::i16,
/*16294*/         OPC_MoveParent,
/*16295*/         OPC_MoveParent,
/*16296*/         OPC_Scope, 19, /*->16317*/ // 2 children in Scope
/*16298*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16300*/           OPC_EmitInteger, MVT::i32, 14, 
/*16303*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16306*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16317*/         /*Scope*/ 19, /*->16337*/
/*16318*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*16320*/           OPC_EmitInteger, MVT::i32, 14, 
/*16323*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16326*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16337*/         0, /*End of Scope*/
/*16338*/       0, // EndSwitchOpcode
/*16339*/     /*Scope*/ 10|128,2/*266*/, /*->16607*/
/*16341*/       OPC_RecordChild0, // #0 = $a
/*16342*/       OPC_Scope, 32, /*->16376*/ // 3 children in Scope
/*16344*/         OPC_MoveChild, 0,
/*16346*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*16348*/         OPC_MoveParent,
/*16349*/         OPC_RecordChild1, // #1 = $b
/*16350*/         OPC_MoveChild, 1,
/*16352*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*16354*/         OPC_MoveParent,
/*16355*/         OPC_CheckType, MVT::i32,
/*16357*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16359*/         OPC_EmitInteger, MVT::i32, 14, 
/*16362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16365*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                  // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*16376*/       /*Scope*/ 97, /*->16474*/
/*16377*/         OPC_RecordChild1, // #1 = $Rm
/*16378*/         OPC_CheckType, MVT::i32,
/*16380*/         OPC_Scope, 23, /*->16405*/ // 4 children in Scope
/*16382*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16384*/           OPC_EmitInteger, MVT::i32, 14, 
/*16387*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16390*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16393*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MUL), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*16405*/         /*Scope*/ 23, /*->16429*/
/*16406*/           OPC_CheckPatternPredicate, 14, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*16408*/           OPC_EmitInteger, MVT::i32, 14, 
/*16411*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16414*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16417*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MULv5), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*16429*/         /*Scope*/ 23, /*->16453*/
/*16430*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*16432*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*16435*/           OPC_EmitInteger, MVT::i32, 14, 
/*16438*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16441*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMUL), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*16453*/         /*Scope*/ 19, /*->16473*/
/*16454*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16456*/           OPC_EmitInteger, MVT::i32, 14, 
/*16459*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16462*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MUL), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16473*/         0, /*End of Scope*/
/*16474*/       /*Scope*/ 2|128,1/*130*/, /*->16606*/
/*16476*/         OPC_MoveChild, 1,
/*16478*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16481*/         OPC_RecordChild0, // #1 = $Vm
/*16482*/         OPC_Scope, 60, /*->16544*/ // 2 children in Scope
/*16484*/           OPC_CheckChild0Type, MVT::v4i16,
/*16486*/           OPC_RecordChild1, // #2 = $lane
/*16487*/           OPC_MoveChild, 1,
/*16489*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16492*/           OPC_MoveParent,
/*16493*/           OPC_MoveParent,
/*16494*/           OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->16519
/*16497*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16499*/             OPC_EmitConvertToTarget, 2,
/*16501*/             OPC_EmitInteger, MVT::i32, 14, 
/*16504*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16507*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16519*/           /*SwitchType*/ 22, MVT::v8i16,// ->16543
/*16521*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16523*/             OPC_EmitConvertToTarget, 2,
/*16525*/             OPC_EmitInteger, MVT::i32, 14, 
/*16528*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16531*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16543*/           0, // EndSwitchType
/*16544*/         /*Scope*/ 60, /*->16605*/
/*16545*/           OPC_CheckChild0Type, MVT::v2i32,
/*16547*/           OPC_RecordChild1, // #2 = $lane
/*16548*/           OPC_MoveChild, 1,
/*16550*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16553*/           OPC_MoveParent,
/*16554*/           OPC_MoveParent,
/*16555*/           OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->16580
/*16558*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16560*/             OPC_EmitConvertToTarget, 2,
/*16562*/             OPC_EmitInteger, MVT::i32, 14, 
/*16565*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16568*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16580*/           /*SwitchType*/ 22, MVT::v4i32,// ->16604
/*16582*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16584*/             OPC_EmitConvertToTarget, 2,
/*16586*/             OPC_EmitInteger, MVT::i32, 14, 
/*16589*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16592*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16604*/           0, // EndSwitchType
/*16605*/         0, /*End of Scope*/
/*16606*/       0, /*End of Scope*/
/*16607*/     /*Scope*/ 4|128,1/*132*/, /*->16741*/
/*16609*/       OPC_MoveChild, 0,
/*16611*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16614*/       OPC_RecordChild0, // #0 = $Vm
/*16615*/       OPC_Scope, 61, /*->16678*/ // 2 children in Scope
/*16617*/         OPC_CheckChild0Type, MVT::v4i16,
/*16619*/         OPC_RecordChild1, // #1 = $lane
/*16620*/         OPC_MoveChild, 1,
/*16622*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16625*/         OPC_MoveParent,
/*16626*/         OPC_MoveParent,
/*16627*/         OPC_RecordChild1, // #2 = $Vn
/*16628*/         OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->16653
/*16631*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16633*/           OPC_EmitConvertToTarget, 1,
/*16635*/           OPC_EmitInteger, MVT::i32, 14, 
/*16638*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16641*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16653*/         /*SwitchType*/ 22, MVT::v8i16,// ->16677
/*16655*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16657*/           OPC_EmitConvertToTarget, 1,
/*16659*/           OPC_EmitInteger, MVT::i32, 14, 
/*16662*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16665*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16677*/         0, // EndSwitchType
/*16678*/       /*Scope*/ 61, /*->16740*/
/*16679*/         OPC_CheckChild0Type, MVT::v2i32,
/*16681*/         OPC_RecordChild1, // #1 = $lane
/*16682*/         OPC_MoveChild, 1,
/*16684*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16687*/         OPC_MoveParent,
/*16688*/         OPC_MoveParent,
/*16689*/         OPC_RecordChild1, // #2 = $Vn
/*16690*/         OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->16715
/*16693*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16695*/           OPC_EmitConvertToTarget, 1,
/*16697*/           OPC_EmitInteger, MVT::i32, 14, 
/*16700*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16703*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16715*/         /*SwitchType*/ 22, MVT::v4i32,// ->16739
/*16717*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16719*/           OPC_EmitConvertToTarget, 1,
/*16721*/           OPC_EmitInteger, MVT::i32, 14, 
/*16724*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16727*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16739*/         0, // EndSwitchType
/*16740*/       0, /*End of Scope*/
/*16741*/     /*Scope*/ 109, /*->16851*/
/*16742*/       OPC_RecordChild0, // #0 = $src1
/*16743*/       OPC_MoveChild, 1,
/*16745*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16748*/       OPC_RecordChild0, // #1 = $src2
/*16749*/       OPC_Scope, 49, /*->16800*/ // 2 children in Scope
/*16751*/         OPC_CheckChild0Type, MVT::v8i16,
/*16753*/         OPC_RecordChild1, // #2 = $lane
/*16754*/         OPC_MoveChild, 1,
/*16756*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16759*/         OPC_MoveParent,
/*16760*/         OPC_MoveParent,
/*16761*/         OPC_CheckType, MVT::v8i16,
/*16763*/         OPC_EmitConvertToTarget, 2,
/*16765*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*16768*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*16777*/         OPC_EmitConvertToTarget, 2,
/*16779*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*16782*/         OPC_EmitInteger, MVT::i32, 14, 
/*16785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*16800*/       /*Scope*/ 49, /*->16850*/
/*16801*/         OPC_CheckChild0Type, MVT::v4i32,
/*16803*/         OPC_RecordChild1, // #2 = $lane
/*16804*/         OPC_MoveChild, 1,
/*16806*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16809*/         OPC_MoveParent,
/*16810*/         OPC_MoveParent,
/*16811*/         OPC_CheckType, MVT::v4i32,
/*16813*/         OPC_EmitConvertToTarget, 2,
/*16815*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*16818*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*16827*/         OPC_EmitConvertToTarget, 2,
/*16829*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*16832*/         OPC_EmitInteger, MVT::i32, 14, 
/*16835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16838*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*16850*/       0, /*End of Scope*/
/*16851*/     /*Scope*/ 110, /*->16962*/
/*16852*/       OPC_MoveChild, 0,
/*16854*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16857*/       OPC_RecordChild0, // #0 = $src2
/*16858*/       OPC_Scope, 50, /*->16910*/ // 2 children in Scope
/*16860*/         OPC_CheckChild0Type, MVT::v8i16,
/*16862*/         OPC_RecordChild1, // #1 = $lane
/*16863*/         OPC_MoveChild, 1,
/*16865*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16868*/         OPC_MoveParent,
/*16869*/         OPC_MoveParent,
/*16870*/         OPC_RecordChild1, // #2 = $src1
/*16871*/         OPC_CheckType, MVT::v8i16,
/*16873*/         OPC_EmitConvertToTarget, 1,
/*16875*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*16878*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*16887*/         OPC_EmitConvertToTarget, 1,
/*16889*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*16892*/         OPC_EmitInteger, MVT::i32, 14, 
/*16895*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16898*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*16910*/       /*Scope*/ 50, /*->16961*/
/*16911*/         OPC_CheckChild0Type, MVT::v4i32,
/*16913*/         OPC_RecordChild1, // #1 = $lane
/*16914*/         OPC_MoveChild, 1,
/*16916*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16919*/         OPC_MoveParent,
/*16920*/         OPC_MoveParent,
/*16921*/         OPC_RecordChild1, // #2 = $src1
/*16922*/         OPC_CheckType, MVT::v4i32,
/*16924*/         OPC_EmitConvertToTarget, 1,
/*16926*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*16929*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*16938*/         OPC_EmitConvertToTarget, 1,
/*16940*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*16943*/         OPC_EmitInteger, MVT::i32, 14, 
/*16946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16949*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*16961*/       0, /*End of Scope*/
/*16962*/     /*Scope*/ 2|128,1/*130*/, /*->17094*/
/*16964*/       OPC_RecordChild0, // #0 = $Vn
/*16965*/       OPC_RecordChild1, // #1 = $Vm
/*16966*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->16988
/*16969*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16971*/         OPC_EmitInteger, MVT::i32, 14, 
/*16974*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16977*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*16988*/       /*SwitchType*/ 19, MVT::v4i16,// ->17009
/*16990*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16992*/         OPC_EmitInteger, MVT::i32, 14, 
/*16995*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16998*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*17009*/       /*SwitchType*/ 19, MVT::v2i32,// ->17030
/*17011*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17013*/         OPC_EmitInteger, MVT::i32, 14, 
/*17016*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17019*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17030*/       /*SwitchType*/ 19, MVT::v16i8,// ->17051
/*17032*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17034*/         OPC_EmitInteger, MVT::i32, 14, 
/*17037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17040*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*17051*/       /*SwitchType*/ 19, MVT::v8i16,// ->17072
/*17053*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17055*/         OPC_EmitInteger, MVT::i32, 14, 
/*17058*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17061*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*17072*/       /*SwitchType*/ 19, MVT::v4i32,// ->17093
/*17074*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17076*/         OPC_EmitInteger, MVT::i32, 14, 
/*17079*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17082*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17093*/       0, // EndSwitchType
/*17094*/     0, /*End of Scope*/
/*17095*/   /*SwitchOpcode*/ 34|128,20/*2594*/, TARGET_VAL(ISD::AND),// ->19693
/*17099*/     OPC_Scope, 66, /*->17167*/ // 34 children in Scope
/*17101*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17106*/       OPC_MoveChild, 0,
/*17108*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*17111*/       OPC_RecordChild0, // #0 = $Src
/*17112*/       OPC_CheckChild1Integer, 8, 
/*17114*/       OPC_CheckChild1Type, MVT::i32,
/*17116*/       OPC_MoveParent,
/*17117*/       OPC_CheckType, MVT::i32,
/*17119*/       OPC_Scope, 22, /*->17143*/ // 2 children in Scope
/*17121*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17123*/         OPC_EmitInteger, MVT::i32, 1, 
/*17126*/         OPC_EmitInteger, MVT::i32, 14, 
/*17129*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17132*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*17143*/       /*Scope*/ 22, /*->17166*/
/*17144*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*17146*/         OPC_EmitInteger, MVT::i32, 1, 
/*17149*/         OPC_EmitInteger, MVT::i32, 14, 
/*17152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17155*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*17166*/       0, /*End of Scope*/
/*17167*/     /*Scope*/ 47, /*->17215*/
/*17168*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17171*/       OPC_MoveChild, 0,
/*17173*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17176*/       OPC_RecordChild0, // #0 = $Rm
/*17177*/       OPC_RecordChild1, // #1 = $rot
/*17178*/       OPC_MoveChild, 1,
/*17180*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17183*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17185*/       OPC_CheckType, MVT::i32,
/*17187*/       OPC_MoveParent,
/*17188*/       OPC_MoveParent,
/*17189*/       OPC_CheckType, MVT::i32,
/*17191*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17193*/       OPC_EmitConvertToTarget, 1,
/*17195*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17198*/       OPC_EmitInteger, MVT::i32, 14, 
/*17201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17204*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17215*/     /*Scope*/ 48, /*->17264*/
/*17216*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17220*/       OPC_MoveChild, 0,
/*17222*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17225*/       OPC_RecordChild0, // #0 = $Rm
/*17226*/       OPC_RecordChild1, // #1 = $rot
/*17227*/       OPC_MoveChild, 1,
/*17229*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17232*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17234*/       OPC_CheckType, MVT::i32,
/*17236*/       OPC_MoveParent,
/*17237*/       OPC_MoveParent,
/*17238*/       OPC_CheckType, MVT::i32,
/*17240*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17242*/       OPC_EmitConvertToTarget, 1,
/*17244*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17247*/       OPC_EmitInteger, MVT::i32, 14, 
/*17250*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17253*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17264*/     /*Scope*/ 49, /*->17314*/
/*17265*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17270*/       OPC_MoveChild, 0,
/*17272*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17275*/       OPC_RecordChild0, // #0 = $Rm
/*17276*/       OPC_RecordChild1, // #1 = $rot
/*17277*/       OPC_MoveChild, 1,
/*17279*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17282*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17284*/       OPC_CheckType, MVT::i32,
/*17286*/       OPC_MoveParent,
/*17287*/       OPC_MoveParent,
/*17288*/       OPC_CheckType, MVT::i32,
/*17290*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17292*/       OPC_EmitConvertToTarget, 1,
/*17294*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17297*/       OPC_EmitInteger, MVT::i32, 14, 
/*17300*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17303*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17314*/     /*Scope*/ 47, /*->17362*/
/*17315*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17318*/       OPC_MoveChild, 0,
/*17320*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17323*/       OPC_RecordChild0, // #0 = $Rm
/*17324*/       OPC_RecordChild1, // #1 = $rot
/*17325*/       OPC_MoveChild, 1,
/*17327*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17330*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17332*/       OPC_CheckType, MVT::i32,
/*17334*/       OPC_MoveParent,
/*17335*/       OPC_MoveParent,
/*17336*/       OPC_CheckType, MVT::i32,
/*17338*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17340*/       OPC_EmitConvertToTarget, 1,
/*17342*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17345*/       OPC_EmitInteger, MVT::i32, 14, 
/*17348*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17351*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17362*/     /*Scope*/ 48, /*->17411*/
/*17363*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17367*/       OPC_MoveChild, 0,
/*17369*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17372*/       OPC_RecordChild0, // #0 = $Rm
/*17373*/       OPC_RecordChild1, // #1 = $rot
/*17374*/       OPC_MoveChild, 1,
/*17376*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17379*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17381*/       OPC_CheckType, MVT::i32,
/*17383*/       OPC_MoveParent,
/*17384*/       OPC_MoveParent,
/*17385*/       OPC_CheckType, MVT::i32,
/*17387*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17389*/       OPC_EmitConvertToTarget, 1,
/*17391*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17394*/       OPC_EmitInteger, MVT::i32, 14, 
/*17397*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17400*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17411*/     /*Scope*/ 49, /*->17461*/
/*17412*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17417*/       OPC_MoveChild, 0,
/*17419*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17422*/       OPC_RecordChild0, // #0 = $Rm
/*17423*/       OPC_RecordChild1, // #1 = $rot
/*17424*/       OPC_MoveChild, 1,
/*17426*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17429*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17431*/       OPC_CheckType, MVT::i32,
/*17433*/       OPC_MoveParent,
/*17434*/       OPC_MoveParent,
/*17435*/       OPC_CheckType, MVT::i32,
/*17437*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*17439*/       OPC_EmitConvertToTarget, 1,
/*17441*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17444*/       OPC_EmitInteger, MVT::i32, 14, 
/*17447*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17450*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17461*/     /*Scope*/ 28, /*->17490*/
/*17462*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17465*/       OPC_RecordChild0, // #0 = $Src
/*17466*/       OPC_CheckType, MVT::i32,
/*17468*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17470*/       OPC_EmitInteger, MVT::i32, 0, 
/*17473*/       OPC_EmitInteger, MVT::i32, 14, 
/*17476*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17479*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
                // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*17490*/     /*Scope*/ 29, /*->17520*/
/*17491*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17495*/       OPC_RecordChild0, // #0 = $Src
/*17496*/       OPC_CheckType, MVT::i32,
/*17498*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17500*/       OPC_EmitInteger, MVT::i32, 0, 
/*17503*/       OPC_EmitInteger, MVT::i32, 14, 
/*17506*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17509*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
                // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*17520*/     /*Scope*/ 30, /*->17551*/
/*17521*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17526*/       OPC_RecordChild0, // #0 = $Src
/*17527*/       OPC_CheckType, MVT::i32,
/*17529*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17531*/       OPC_EmitInteger, MVT::i32, 0, 
/*17534*/       OPC_EmitInteger, MVT::i32, 14, 
/*17537*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17540*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
                // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*17551*/     /*Scope*/ 28, /*->17580*/
/*17552*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17555*/       OPC_RecordChild0, // #0 = $Rm
/*17556*/       OPC_CheckType, MVT::i32,
/*17558*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17560*/       OPC_EmitInteger, MVT::i32, 0, 
/*17563*/       OPC_EmitInteger, MVT::i32, 14, 
/*17566*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17569*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*17580*/     /*Scope*/ 29, /*->17610*/
/*17581*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17585*/       OPC_RecordChild0, // #0 = $Rm
/*17586*/       OPC_CheckType, MVT::i32,
/*17588*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17590*/       OPC_EmitInteger, MVT::i32, 0, 
/*17593*/       OPC_EmitInteger, MVT::i32, 14, 
/*17596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17599*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*17610*/     /*Scope*/ 30, /*->17641*/
/*17611*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17616*/       OPC_RecordChild0, // #0 = $Rm
/*17617*/       OPC_CheckType, MVT::i32,
/*17619*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*17621*/       OPC_EmitInteger, MVT::i32, 0, 
/*17624*/       OPC_EmitInteger, MVT::i32, 14, 
/*17627*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17630*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*17641*/     /*Scope*/ 49, /*->17691*/
/*17642*/       OPC_RecordChild0, // #0 = $Rn
/*17643*/       OPC_MoveChild, 1,
/*17645*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17648*/       OPC_RecordChild0, // #1 = $shift
/*17649*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17660*/       OPC_MoveParent,
/*17661*/       OPC_CheckType, MVT::i32,
/*17663*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17665*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*17668*/       OPC_EmitInteger, MVT::i32, 14, 
/*17671*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17674*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17677*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17691*/     /*Scope*/ 41, /*->17733*/
/*17692*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17695*/       OPC_MoveChild, 0,
/*17697*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17700*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17701*/       OPC_CheckFoldableChainNode,
/*17702*/       OPC_CheckChild1Integer, 92|128,1/*220*/, 
/*17705*/       OPC_RecordChild2, // #1 = $addr
/*17706*/       OPC_CheckChild2Type, MVT::i32,
/*17708*/       OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*17710*/       OPC_MoveParent,
/*17711*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17713*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17716*/       OPC_EmitMergeInputChains1_0,
/*17717*/       OPC_EmitInteger, MVT::i32, 14, 
/*17720*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17723*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 220:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*17733*/     /*Scope*/ 42, /*->17776*/
/*17734*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17738*/       OPC_MoveChild, 0,
/*17740*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17743*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17744*/       OPC_CheckFoldableChainNode,
/*17745*/       OPC_CheckChild1Integer, 92|128,1/*220*/, 
/*17748*/       OPC_RecordChild2, // #1 = $addr
/*17749*/       OPC_CheckChild2Type, MVT::i32,
/*17751*/       OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*17753*/       OPC_MoveParent,
/*17754*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17756*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17759*/       OPC_EmitMergeInputChains1_0,
/*17760*/       OPC_EmitInteger, MVT::i32, 14, 
/*17763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17766*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 220:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*17776*/     /*Scope*/ 41, /*->17818*/
/*17777*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17780*/       OPC_MoveChild, 0,
/*17782*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17785*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17786*/       OPC_CheckFoldableChainNode,
/*17787*/       OPC_CheckChild1Integer, 90|128,1/*218*/, 
/*17790*/       OPC_RecordChild2, // #1 = $addr
/*17791*/       OPC_CheckChild2Type, MVT::i32,
/*17793*/       OPC_CheckPredicate, 25, // Predicate_ldaex_1
/*17795*/       OPC_MoveParent,
/*17796*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17798*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17801*/       OPC_EmitMergeInputChains1_0,
/*17802*/       OPC_EmitInteger, MVT::i32, 14, 
/*17805*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17808*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 218:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*17818*/     /*Scope*/ 42, /*->17861*/
/*17819*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17823*/       OPC_MoveChild, 0,
/*17825*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17828*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17829*/       OPC_CheckFoldableChainNode,
/*17830*/       OPC_CheckChild1Integer, 90|128,1/*218*/, 
/*17833*/       OPC_RecordChild2, // #1 = $addr
/*17834*/       OPC_CheckChild2Type, MVT::i32,
/*17836*/       OPC_CheckPredicate, 26, // Predicate_ldaex_2
/*17838*/       OPC_MoveParent,
/*17839*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17841*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17844*/       OPC_EmitMergeInputChains1_0,
/*17845*/       OPC_EmitInteger, MVT::i32, 14, 
/*17848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 218:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*17861*/     /*Scope*/ 49, /*->17911*/
/*17862*/       OPC_MoveChild, 0,
/*17864*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17867*/       OPC_RecordChild0, // #0 = $shift
/*17868*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17879*/       OPC_MoveParent,
/*17880*/       OPC_RecordChild1, // #1 = $Rn
/*17881*/       OPC_CheckType, MVT::i32,
/*17883*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17885*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*17888*/       OPC_EmitInteger, MVT::i32, 14, 
/*17891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17894*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17897*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17911*/     /*Scope*/ 79, /*->17991*/
/*17912*/       OPC_RecordChild0, // #0 = $Rn
/*17913*/       OPC_MoveChild, 1,
/*17915*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17918*/       OPC_RecordChild0, // #1 = $shift
/*17919*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17930*/       OPC_MoveParent,
/*17931*/       OPC_CheckType, MVT::i32,
/*17933*/       OPC_Scope, 27, /*->17962*/ // 2 children in Scope
/*17935*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17937*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*17940*/         OPC_EmitInteger, MVT::i32, 14, 
/*17943*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17949*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17962*/       /*Scope*/ 27, /*->17990*/
/*17963*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17965*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*17968*/         OPC_EmitInteger, MVT::i32, 14, 
/*17971*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17974*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17977*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17990*/       0, /*End of Scope*/
/*17991*/     /*Scope*/ 79, /*->18071*/
/*17992*/       OPC_MoveChild, 0,
/*17994*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17997*/       OPC_RecordChild0, // #0 = $shift
/*17998*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18009*/       OPC_MoveParent,
/*18010*/       OPC_RecordChild1, // #1 = $Rn
/*18011*/       OPC_CheckType, MVT::i32,
/*18013*/       OPC_Scope, 27, /*->18042*/ // 2 children in Scope
/*18015*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18017*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*18020*/         OPC_EmitInteger, MVT::i32, 14, 
/*18023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18029*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18042*/       /*Scope*/ 27, /*->18070*/
/*18043*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18045*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*18048*/         OPC_EmitInteger, MVT::i32, 14, 
/*18051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18057*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18070*/       0, /*End of Scope*/
/*18071*/     /*Scope*/ 93|128,1/*221*/, /*->18294*/
/*18073*/       OPC_RecordChild0, // #0 = $Rn
/*18074*/       OPC_Scope, 31, /*->18107*/ // 4 children in Scope
/*18076*/         OPC_RecordChild1, // #1 = $shift
/*18077*/         OPC_CheckType, MVT::i32,
/*18079*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18081*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*18084*/         OPC_EmitInteger, MVT::i32, 14, 
/*18087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18090*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18093*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*18107*/       /*Scope*/ 99, /*->18207*/
/*18108*/         OPC_MoveChild, 1,
/*18110*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18113*/         OPC_RecordChild0, // #1 = $imm
/*18114*/         OPC_MoveChild, 0,
/*18116*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18119*/         OPC_Scope, 42, /*->18163*/ // 2 children in Scope
/*18121*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*18123*/           OPC_MoveParent,
/*18124*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18135*/           OPC_MoveParent,
/*18136*/           OPC_CheckType, MVT::i32,
/*18138*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18140*/           OPC_EmitConvertToTarget, 1,
/*18142*/           OPC_EmitInteger, MVT::i32, 14, 
/*18145*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18148*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18151*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18163*/         /*Scope*/ 42, /*->18206*/
/*18164*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18166*/           OPC_MoveParent,
/*18167*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18178*/           OPC_MoveParent,
/*18179*/           OPC_CheckType, MVT::i32,
/*18181*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18183*/           OPC_EmitConvertToTarget, 1,
/*18185*/           OPC_EmitInteger, MVT::i32, 14, 
/*18188*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18191*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18194*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18206*/         0, /*End of Scope*/
/*18207*/       /*Scope*/ 31, /*->18239*/
/*18208*/         OPC_RecordChild1, // #1 = $Rn
/*18209*/         OPC_CheckType, MVT::i32,
/*18211*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18213*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*18216*/         OPC_EmitInteger, MVT::i32, 14, 
/*18219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18225*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*18239*/       /*Scope*/ 53, /*->18293*/
/*18240*/         OPC_MoveChild, 1,
/*18242*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18245*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18256*/         OPC_RecordChild1, // #1 = $imm
/*18257*/         OPC_MoveChild, 1,
/*18259*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18262*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*18264*/         OPC_MoveParent,
/*18265*/         OPC_MoveParent,
/*18266*/         OPC_CheckType, MVT::i32,
/*18268*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18270*/         OPC_EmitConvertToTarget, 1,
/*18272*/         OPC_EmitInteger, MVT::i32, 14, 
/*18275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18278*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18281*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18293*/       0, /*End of Scope*/
/*18294*/     /*Scope*/ 107, /*->18402*/
/*18295*/       OPC_MoveChild, 0,
/*18297*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18300*/       OPC_Scope, 49, /*->18351*/ // 2 children in Scope
/*18302*/         OPC_RecordChild0, // #0 = $imm
/*18303*/         OPC_MoveChild, 0,
/*18305*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18308*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*18310*/         OPC_MoveParent,
/*18311*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18322*/         OPC_MoveParent,
/*18323*/         OPC_RecordChild1, // #1 = $Rn
/*18324*/         OPC_CheckType, MVT::i32,
/*18326*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18328*/         OPC_EmitConvertToTarget, 0,
/*18330*/         OPC_EmitInteger, MVT::i32, 14, 
/*18333*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18339*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18351*/       /*Scope*/ 49, /*->18401*/
/*18352*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18363*/         OPC_RecordChild1, // #0 = $imm
/*18364*/         OPC_MoveChild, 1,
/*18366*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18369*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*18371*/         OPC_MoveParent,
/*18372*/         OPC_MoveParent,
/*18373*/         OPC_RecordChild1, // #1 = $Rn
/*18374*/         OPC_CheckType, MVT::i32,
/*18376*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18378*/         OPC_EmitConvertToTarget, 0,
/*18380*/         OPC_EmitInteger, MVT::i32, 14, 
/*18383*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18389*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18401*/       0, /*End of Scope*/
/*18402*/     /*Scope*/ 54, /*->18457*/
/*18403*/       OPC_RecordChild0, // #0 = $Rn
/*18404*/       OPC_MoveChild, 1,
/*18406*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18409*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18420*/       OPC_RecordChild1, // #1 = $imm
/*18421*/       OPC_MoveChild, 1,
/*18423*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18426*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18428*/       OPC_MoveParent,
/*18429*/       OPC_MoveParent,
/*18430*/       OPC_CheckType, MVT::i32,
/*18432*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18434*/       OPC_EmitConvertToTarget, 1,
/*18436*/       OPC_EmitInteger, MVT::i32, 14, 
/*18439*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18442*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18445*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18457*/     /*Scope*/ 107, /*->18565*/
/*18458*/       OPC_MoveChild, 0,
/*18460*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18463*/       OPC_Scope, 49, /*->18514*/ // 2 children in Scope
/*18465*/         OPC_RecordChild0, // #0 = $imm
/*18466*/         OPC_MoveChild, 0,
/*18468*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18471*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18473*/         OPC_MoveParent,
/*18474*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18485*/         OPC_MoveParent,
/*18486*/         OPC_RecordChild1, // #1 = $Rn
/*18487*/         OPC_CheckType, MVT::i32,
/*18489*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18491*/         OPC_EmitConvertToTarget, 0,
/*18493*/         OPC_EmitInteger, MVT::i32, 14, 
/*18496*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18499*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18502*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18514*/       /*Scope*/ 49, /*->18564*/
/*18515*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18526*/         OPC_RecordChild1, // #0 = $imm
/*18527*/         OPC_MoveChild, 1,
/*18529*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18532*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18534*/         OPC_MoveParent,
/*18535*/         OPC_MoveParent,
/*18536*/         OPC_RecordChild1, // #1 = $Rn
/*18537*/         OPC_CheckType, MVT::i32,
/*18539*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18541*/         OPC_EmitConvertToTarget, 0,
/*18543*/         OPC_EmitInteger, MVT::i32, 14, 
/*18546*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18549*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18552*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18564*/       0, /*End of Scope*/
/*18565*/     /*Scope*/ 88|128,1/*216*/, /*->18783*/
/*18567*/       OPC_RecordChild0, // #0 = $Rn
/*18568*/       OPC_Scope, 117, /*->18687*/ // 2 children in Scope
/*18570*/         OPC_RecordChild1, // #1 = $shift
/*18571*/         OPC_CheckType, MVT::i32,
/*18573*/         OPC_Scope, 27, /*->18602*/ // 4 children in Scope
/*18575*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18577*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*18580*/           OPC_EmitInteger, MVT::i32, 14, 
/*18583*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18586*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18589*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18602*/         /*Scope*/ 27, /*->18630*/
/*18603*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18605*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*18608*/           OPC_EmitInteger, MVT::i32, 14, 
/*18611*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18614*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18617*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18630*/         /*Scope*/ 27, /*->18658*/
/*18631*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18633*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*18636*/           OPC_EmitInteger, MVT::i32, 14, 
/*18639*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18642*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18645*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18658*/         /*Scope*/ 27, /*->18686*/
/*18659*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18661*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*18664*/           OPC_EmitInteger, MVT::i32, 14, 
/*18667*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18670*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18673*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18686*/         0, /*End of Scope*/
/*18687*/       /*Scope*/ 94, /*->18782*/
/*18688*/         OPC_MoveChild, 1,
/*18690*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18693*/         OPC_RecordChild0, // #1 = $Rm
/*18694*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18705*/         OPC_MoveParent,
/*18706*/         OPC_CheckType, MVT::i32,
/*18708*/         OPC_Scope, 23, /*->18733*/ // 3 children in Scope
/*18710*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18712*/           OPC_EmitInteger, MVT::i32, 14, 
/*18715*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18718*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18721*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*18733*/         /*Scope*/ 23, /*->18757*/
/*18734*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18736*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18739*/           OPC_EmitInteger, MVT::i32, 14, 
/*18742*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18745*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18757*/         /*Scope*/ 23, /*->18781*/
/*18758*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18760*/           OPC_EmitInteger, MVT::i32, 14, 
/*18763*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18766*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18769*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18781*/         0, /*End of Scope*/
/*18782*/       0, /*End of Scope*/
/*18783*/     /*Scope*/ 95, /*->18879*/
/*18784*/       OPC_MoveChild, 0,
/*18786*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18789*/       OPC_RecordChild0, // #0 = $Rm
/*18790*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18801*/       OPC_MoveParent,
/*18802*/       OPC_RecordChild1, // #1 = $Rn
/*18803*/       OPC_CheckType, MVT::i32,
/*18805*/       OPC_Scope, 23, /*->18830*/ // 3 children in Scope
/*18807*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18809*/         OPC_EmitInteger, MVT::i32, 14, 
/*18812*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18818*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*18830*/       /*Scope*/ 23, /*->18854*/
/*18831*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18833*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18836*/         OPC_EmitInteger, MVT::i32, 14, 
/*18839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18842*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18854*/       /*Scope*/ 23, /*->18878*/
/*18855*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18857*/         OPC_EmitInteger, MVT::i32, 14, 
/*18860*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18866*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18878*/       0, /*End of Scope*/
/*18879*/     /*Scope*/ 24, /*->18904*/
/*18880*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*18883*/       OPC_RecordChild0, // #0 = $Rm
/*18884*/       OPC_CheckType, MVT::i32,
/*18886*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*18888*/       OPC_EmitInteger, MVT::i32, 14, 
/*18891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18894*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTB), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
                // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*18904*/     /*Scope*/ 25, /*->18930*/
/*18905*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18909*/       OPC_RecordChild0, // #0 = $Rm
/*18910*/       OPC_CheckType, MVT::i32,
/*18912*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*18914*/       OPC_EmitInteger, MVT::i32, 14, 
/*18917*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18920*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
                // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*18930*/     /*Scope*/ 73|128,3/*457*/, /*->19389*/
/*18932*/       OPC_RecordChild0, // #0 = $src
/*18933*/       OPC_Scope, 39, /*->18974*/ // 4 children in Scope
/*18935*/         OPC_RecordChild1, // #1 = $imm
/*18936*/         OPC_MoveChild, 1,
/*18938*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18941*/         OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*18943*/         OPC_MoveParent,
/*18944*/         OPC_CheckType, MVT::i32,
/*18946*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18948*/         OPC_EmitConvertToTarget, 1,
/*18950*/         OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*18953*/         OPC_EmitInteger, MVT::i32, 14, 
/*18956*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18959*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18962*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*18974*/       /*Scope*/ 44, /*->19019*/
/*18975*/         OPC_MoveChild, 0,
/*18977*/         OPC_CheckPredicate, 27, // Predicate_top16Zero
/*18979*/         OPC_MoveParent,
/*18980*/         OPC_RecordChild1, // #1 = $imm
/*18981*/         OPC_MoveChild, 1,
/*18983*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18986*/         OPC_CheckPredicate, 28, // Predicate_t2_so_imm_notSext
/*18988*/         OPC_MoveParent,
/*18989*/         OPC_CheckType, MVT::i32,
/*18991*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18993*/         OPC_EmitConvertToTarget, 1,
/*18995*/         OPC_EmitNodeXForm, 9, 2, // t2_so_imm_notSext16_XFORM
/*18998*/         OPC_EmitInteger, MVT::i32, 14, 
/*19001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19004*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19007*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32<<P:Predicate_top16Zero>>:$src, (imm:i32)<<P:Predicate_t2_so_imm_notSext>><<X:t2_so_imm_notSext16_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_notSext16_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_notSext>>:$imm))
/*19019*/       /*Scope*/ 111|128,1/*239*/, /*->19260*/
/*19021*/         OPC_RecordChild1, // #1 = $imm
/*19022*/         OPC_Scope, 29|128,1/*157*/, /*->19182*/ // 2 children in Scope
/*19025*/           OPC_MoveChild, 1,
/*19027*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19030*/           OPC_Scope, 30, /*->19062*/ // 5 children in Scope
/*19032*/             OPC_CheckPredicate, 4, // Predicate_mod_imm
/*19034*/             OPC_MoveParent,
/*19035*/             OPC_CheckType, MVT::i32,
/*19037*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19039*/             OPC_EmitConvertToTarget, 1,
/*19041*/             OPC_EmitInteger, MVT::i32, 14, 
/*19044*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19047*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19050*/             OPC_MorphNodeTo, TARGET_VAL(ARM::ANDri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19062*/           /*Scope*/ 26, /*->19089*/
/*19063*/             OPC_CheckPredicate, 29, // Predicate_bf_inv_mask_imm
/*19065*/             OPC_MoveParent,
/*19066*/             OPC_CheckType, MVT::i32,
/*19068*/             OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*19070*/             OPC_EmitConvertToTarget, 1,
/*19072*/             OPC_EmitInteger, MVT::i32, 14, 
/*19075*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19078*/             OPC_MorphNodeTo, TARGET_VAL(ARM::BFC), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*19089*/           /*Scope*/ 33, /*->19123*/
/*19090*/             OPC_CheckPredicate, 30, // Predicate_mod_imm_not
/*19092*/             OPC_MoveParent,
/*19093*/             OPC_CheckType, MVT::i32,
/*19095*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19097*/             OPC_EmitConvertToTarget, 1,
/*19099*/             OPC_EmitNodeXForm, 10, 2, // imm_not_XFORM
/*19102*/             OPC_EmitInteger, MVT::i32, 14, 
/*19105*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19108*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19111*/             OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm) - Complexity = 7
                      // Dst: (BICri:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*19123*/           /*Scope*/ 30, /*->19154*/
/*19124*/             OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*19126*/             OPC_MoveParent,
/*19127*/             OPC_CheckType, MVT::i32,
/*19129*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19131*/             OPC_EmitConvertToTarget, 1,
/*19133*/             OPC_EmitInteger, MVT::i32, 14, 
/*19136*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19139*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19142*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19154*/           /*Scope*/ 26, /*->19181*/
/*19155*/             OPC_CheckPredicate, 29, // Predicate_bf_inv_mask_imm
/*19157*/             OPC_MoveParent,
/*19158*/             OPC_CheckType, MVT::i32,
/*19160*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19162*/             OPC_EmitConvertToTarget, 1,
/*19164*/             OPC_EmitInteger, MVT::i32, 14, 
/*19167*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19170*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFC), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*19181*/           0, /*End of Scope*/
/*19182*/         /*Scope*/ 76, /*->19259*/
/*19183*/           OPC_CheckType, MVT::i32,
/*19185*/           OPC_Scope, 23, /*->19210*/ // 3 children in Scope
/*19187*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19189*/             OPC_EmitInteger, MVT::i32, 14, 
/*19192*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19195*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19198*/             OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19210*/           /*Scope*/ 23, /*->19234*/
/*19211*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19213*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19216*/             OPC_EmitInteger, MVT::i32, 14, 
/*19219*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19222*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tAND), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*19234*/           /*Scope*/ 23, /*->19258*/
/*19235*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19237*/             OPC_EmitInteger, MVT::i32, 14, 
/*19240*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19243*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19246*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19258*/           0, /*End of Scope*/
/*19259*/         0, /*End of Scope*/
/*19260*/       /*Scope*/ 127, /*->19388*/
/*19261*/         OPC_MoveChild, 1,
/*19263*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19266*/         OPC_Scope, 73, /*->19341*/ // 2 children in Scope
/*19268*/           OPC_RecordChild0, // #1 = $Vm
/*19269*/           OPC_MoveChild, 1,
/*19271*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19274*/           OPC_MoveChild, 0,
/*19276*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19279*/           OPC_MoveChild, 0,
/*19281*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19284*/           OPC_MoveParent,
/*19285*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19287*/           OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->19314
/*19290*/             OPC_MoveParent,
/*19291*/             OPC_MoveParent,
/*19292*/             OPC_MoveParent,
/*19293*/             OPC_CheckType, MVT::v2i32,
/*19295*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19297*/             OPC_EmitInteger, MVT::i32, 14, 
/*19300*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19303*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                          1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19314*/           /*SwitchType*/ 24, MVT::v16i8,// ->19340
/*19316*/             OPC_MoveParent,
/*19317*/             OPC_MoveParent,
/*19318*/             OPC_MoveParent,
/*19319*/             OPC_CheckType, MVT::v4i32,
/*19321*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19323*/             OPC_EmitInteger, MVT::i32, 14, 
/*19326*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19329*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19340*/           0, // EndSwitchType
/*19341*/         /*Scope*/ 45, /*->19387*/
/*19342*/           OPC_MoveChild, 0,
/*19344*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19347*/           OPC_MoveChild, 0,
/*19349*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19352*/           OPC_MoveChild, 0,
/*19354*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19357*/           OPC_MoveParent,
/*19358*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19360*/           OPC_CheckType, MVT::v8i8,
/*19362*/           OPC_MoveParent,
/*19363*/           OPC_MoveParent,
/*19364*/           OPC_RecordChild1, // #1 = $Vm
/*19365*/           OPC_MoveParent,
/*19366*/           OPC_CheckType, MVT::v2i32,
/*19368*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19370*/           OPC_EmitInteger, MVT::i32, 14, 
/*19373*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19376*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19387*/         0, /*End of Scope*/
/*19388*/       0, /*End of Scope*/
/*19389*/     /*Scope*/ 101, /*->19491*/
/*19390*/       OPC_MoveChild, 0,
/*19392*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19395*/       OPC_Scope, 46, /*->19443*/ // 2 children in Scope
/*19397*/         OPC_RecordChild0, // #0 = $Vm
/*19398*/         OPC_MoveChild, 1,
/*19400*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19403*/         OPC_MoveChild, 0,
/*19405*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19408*/         OPC_MoveChild, 0,
/*19410*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19413*/         OPC_MoveParent,
/*19414*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19416*/         OPC_CheckType, MVT::v8i8,
/*19418*/         OPC_MoveParent,
/*19419*/         OPC_MoveParent,
/*19420*/         OPC_MoveParent,
/*19421*/         OPC_RecordChild1, // #1 = $Vn
/*19422*/         OPC_CheckType, MVT::v2i32,
/*19424*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19426*/         OPC_EmitInteger, MVT::i32, 14, 
/*19429*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19432*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19443*/       /*Scope*/ 46, /*->19490*/
/*19444*/         OPC_MoveChild, 0,
/*19446*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19449*/         OPC_MoveChild, 0,
/*19451*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19454*/         OPC_MoveChild, 0,
/*19456*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19459*/         OPC_MoveParent,
/*19460*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19462*/         OPC_CheckType, MVT::v8i8,
/*19464*/         OPC_MoveParent,
/*19465*/         OPC_MoveParent,
/*19466*/         OPC_RecordChild1, // #0 = $Vm
/*19467*/         OPC_MoveParent,
/*19468*/         OPC_RecordChild1, // #1 = $Vn
/*19469*/         OPC_CheckType, MVT::v2i32,
/*19471*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19473*/         OPC_EmitInteger, MVT::i32, 14, 
/*19476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19490*/       0, /*End of Scope*/
/*19491*/     /*Scope*/ 51, /*->19543*/
/*19492*/       OPC_RecordChild0, // #0 = $Vn
/*19493*/       OPC_MoveChild, 1,
/*19495*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19498*/       OPC_MoveChild, 0,
/*19500*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19503*/       OPC_MoveChild, 0,
/*19505*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19508*/       OPC_MoveChild, 0,
/*19510*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19513*/       OPC_MoveParent,
/*19514*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19516*/       OPC_CheckType, MVT::v16i8,
/*19518*/       OPC_MoveParent,
/*19519*/       OPC_MoveParent,
/*19520*/       OPC_RecordChild1, // #1 = $Vm
/*19521*/       OPC_MoveParent,
/*19522*/       OPC_CheckType, MVT::v4i32,
/*19524*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19526*/       OPC_EmitInteger, MVT::i32, 14, 
/*19529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19532*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19543*/     /*Scope*/ 101, /*->19645*/
/*19544*/       OPC_MoveChild, 0,
/*19546*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19549*/       OPC_Scope, 46, /*->19597*/ // 2 children in Scope
/*19551*/         OPC_RecordChild0, // #0 = $Vm
/*19552*/         OPC_MoveChild, 1,
/*19554*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19557*/         OPC_MoveChild, 0,
/*19559*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19562*/         OPC_MoveChild, 0,
/*19564*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19567*/         OPC_MoveParent,
/*19568*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19570*/         OPC_CheckType, MVT::v16i8,
/*19572*/         OPC_MoveParent,
/*19573*/         OPC_MoveParent,
/*19574*/         OPC_MoveParent,
/*19575*/         OPC_RecordChild1, // #1 = $Vn
/*19576*/         OPC_CheckType, MVT::v4i32,
/*19578*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19580*/         OPC_EmitInteger, MVT::i32, 14, 
/*19583*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19586*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19597*/       /*Scope*/ 46, /*->19644*/
/*19598*/         OPC_MoveChild, 0,
/*19600*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19603*/         OPC_MoveChild, 0,
/*19605*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19608*/         OPC_MoveChild, 0,
/*19610*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19613*/         OPC_MoveParent,
/*19614*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19616*/         OPC_CheckType, MVT::v16i8,
/*19618*/         OPC_MoveParent,
/*19619*/         OPC_MoveParent,
/*19620*/         OPC_RecordChild1, // #0 = $Vm
/*19621*/         OPC_MoveParent,
/*19622*/         OPC_RecordChild1, // #1 = $Vn
/*19623*/         OPC_CheckType, MVT::v4i32,
/*19625*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19627*/         OPC_EmitInteger, MVT::i32, 14, 
/*19630*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19633*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19644*/       0, /*End of Scope*/
/*19645*/     /*Scope*/ 46, /*->19692*/
/*19646*/       OPC_RecordChild0, // #0 = $Vn
/*19647*/       OPC_RecordChild1, // #1 = $Vm
/*19648*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->19670
/*19651*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19653*/         OPC_EmitInteger, MVT::i32, 14, 
/*19656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19659*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VANDd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19670*/       /*SwitchType*/ 19, MVT::v4i32,// ->19691
/*19672*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19674*/         OPC_EmitInteger, MVT::i32, 14, 
/*19677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19680*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VANDq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19691*/       0, // EndSwitchType
/*19692*/     0, /*End of Scope*/
/*19693*/   /*SwitchOpcode*/ 95|128,2/*351*/, TARGET_VAL(ISD::SRL),// ->20048
/*19697*/     OPC_Scope, 26|128,1/*154*/, /*->19854*/ // 3 children in Scope
/*19700*/       OPC_MoveChild, 0,
/*19702*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*19705*/       OPC_MoveChild, 0,
/*19707*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*19710*/       OPC_RecordMemRef,
/*19711*/       OPC_RecordNode, // #0 = 'ld' chained node
/*19712*/       OPC_CheckFoldableChainNode,
/*19713*/       OPC_RecordChild1, // #1 = $addr
/*19714*/       OPC_CheckChild1Type, MVT::i32,
/*19716*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*19718*/       OPC_CheckPredicate, 32, // Predicate_extload
/*19720*/       OPC_CheckPredicate, 33, // Predicate_extloadi16
/*19722*/       OPC_MoveParent,
/*19723*/       OPC_MoveParent,
/*19724*/       OPC_CheckChild1Integer, 16, 
/*19726*/       OPC_CheckChild1Type, MVT::i32,
/*19728*/       OPC_CheckType, MVT::i32,
/*19730*/       OPC_Scope, 40, /*->19772*/ // 2 children in Scope
/*19732*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19734*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*19737*/         OPC_EmitMergeInputChains1_0,
/*19738*/         OPC_EmitInteger, MVT::i32, 14, 
/*19741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19744*/         OPC_EmitNode, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6,  // Results = #7
/*19756*/         OPC_EmitInteger, MVT::i32, 14, 
/*19759*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19762*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 7, 8, 9, 
                  // Src: (srl:i32 (bswap:i32 (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 27
                  // Dst: (REV16:i32 (LDRH:i32 addrmode3:i32:$addr))
/*19772*/       /*Scope*/ 80, /*->19853*/
/*19773*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19775*/         OPC_Scope, 37, /*->19814*/ // 2 children in Scope
/*19777*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*19780*/           OPC_EmitMergeInputChains1_0,
/*19781*/           OPC_EmitInteger, MVT::i32, 14, 
/*19784*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19787*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*19798*/           OPC_EmitInteger, MVT::i32, 14, 
/*19801*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19804*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*19814*/         /*Scope*/ 37, /*->19852*/
/*19815*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*19818*/           OPC_EmitMergeInputChains1_0,
/*19819*/           OPC_EmitInteger, MVT::i32, 14, 
/*19822*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19825*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*19836*/           OPC_EmitInteger, MVT::i32, 14, 
/*19839*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19842*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*19852*/         0, /*End of Scope*/
/*19853*/       0, /*End of Scope*/
/*19854*/     /*Scope*/ 58, /*->19913*/
/*19855*/       OPC_RecordNode, // #0 = $src
/*19856*/       OPC_CheckType, MVT::i32,
/*19858*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19860*/       OPC_Scope, 25, /*->19887*/ // 2 children in Scope
/*19862*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*19865*/         OPC_EmitInteger, MVT::i32, 14, 
/*19868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19871*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19874*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*19887*/       /*Scope*/ 24, /*->19912*/
/*19888*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*19891*/         OPC_EmitInteger, MVT::i32, 14, 
/*19894*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19897*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19900*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*19912*/       0, /*End of Scope*/
/*19913*/     /*Scope*/ 4|128,1/*132*/, /*->20047*/
/*19915*/       OPC_RecordChild0, // #0 = $Rm
/*19916*/       OPC_RecordChild1, // #1 = $imm5
/*19917*/       OPC_Scope, 72, /*->19991*/ // 2 children in Scope
/*19919*/         OPC_MoveChild, 1,
/*19921*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19924*/         OPC_CheckPredicate, 34, // Predicate_imm_sr
/*19926*/         OPC_CheckType, MVT::i32,
/*19928*/         OPC_MoveParent,
/*19929*/         OPC_CheckType, MVT::i32,
/*19931*/         OPC_Scope, 28, /*->19961*/ // 2 children in Scope
/*19933*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19935*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19938*/           OPC_EmitConvertToTarget, 1,
/*19940*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*19943*/           OPC_EmitInteger, MVT::i32, 14, 
/*19946*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19949*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*19961*/         /*Scope*/ 28, /*->19990*/
/*19962*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19964*/           OPC_EmitConvertToTarget, 1,
/*19966*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*19969*/           OPC_EmitInteger, MVT::i32, 14, 
/*19972*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19975*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19978*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*19990*/         0, /*End of Scope*/
/*19991*/       /*Scope*/ 54, /*->20046*/
/*19992*/         OPC_CheckChild1Type, MVT::i32,
/*19994*/         OPC_CheckType, MVT::i32,
/*19996*/         OPC_Scope, 23, /*->20021*/ // 2 children in Scope
/*19998*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20000*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20003*/           OPC_EmitInteger, MVT::i32, 14, 
/*20006*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20009*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20021*/         /*Scope*/ 23, /*->20045*/
/*20022*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20024*/           OPC_EmitInteger, MVT::i32, 14, 
/*20027*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20030*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20033*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20045*/         0, /*End of Scope*/
/*20046*/       0, /*End of Scope*/
/*20047*/     0, /*End of Scope*/
/*20048*/   /*SwitchOpcode*/ 75|128,18/*2379*/, TARGET_VAL(ISD::STORE),// ->22431
/*20052*/     OPC_RecordMemRef,
/*20053*/     OPC_RecordNode, // #0 = 'st' chained node
/*20054*/     OPC_Scope, 108|128,3/*492*/, /*->20549*/ // 4 children in Scope
/*20057*/       OPC_MoveChild, 1,
/*20059*/       OPC_SwitchOpcode /*3 cases */, 19|128,1/*147*/, TARGET_VAL(ISD::SRL),// ->20211
/*20064*/         OPC_MoveChild, 0,
/*20066*/         OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*20069*/         OPC_RecordChild0, // #1 = $Rn
/*20070*/         OPC_MoveParent,
/*20071*/         OPC_CheckChild1Integer, 16, 
/*20073*/         OPC_CheckChild1Type, MVT::i32,
/*20075*/         OPC_CheckType, MVT::i32,
/*20077*/         OPC_MoveParent,
/*20078*/         OPC_RecordChild2, // #2 = $addr
/*20079*/         OPC_CheckChild2Type, MVT::i32,
/*20081*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20083*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*20085*/         OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*20087*/         OPC_Scope, 40, /*->20129*/ // 2 children in Scope
/*20089*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*20091*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*20094*/           OPC_EmitMergeInputChains1_0,
/*20095*/           OPC_EmitInteger, MVT::i32, 14, 
/*20098*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20101*/           OPC_EmitNode, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 6, 7,  // Results = #8
/*20111*/           OPC_EmitInteger, MVT::i32, 14, 
/*20114*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20117*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 8, 3, 4, 5, 9, 10, 
                    // Src: (st (srl:i32 (bswap:i32 GPR:i32:$Rn), 16:i32), addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 27
                    // Dst: (STRH (REV16:i32 GPR:i32:$Rn), addrmode3:i32:$addr)
/*20129*/         /*Scope*/ 80, /*->20210*/
/*20130*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20132*/           OPC_Scope, 37, /*->20171*/ // 2 children in Scope
/*20134*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*20137*/             OPC_EmitMergeInputChains1_0,
/*20138*/             OPC_EmitInteger, MVT::i32, 14, 
/*20141*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20144*/             OPC_EmitNode, TARGET_VAL(ARM::tREV16), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20154*/             OPC_EmitInteger, MVT::i32, 14, 
/*20157*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20160*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHr (tREV16:i32 tGPR:i32:$Rn), t_addrmode_rrs2:i32:$addr)
/*20171*/           /*Scope*/ 37, /*->20209*/
/*20172*/             OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*20175*/             OPC_EmitMergeInputChains1_0,
/*20176*/             OPC_EmitInteger, MVT::i32, 14, 
/*20179*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20182*/             OPC_EmitNode, TARGET_VAL(ARM::tREV16), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20192*/             OPC_EmitInteger, MVT::i32, 14, 
/*20195*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20198*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHi (tREV16:i32 tGPR:i32:$Rn), t_addrmode_is2:i32:$addr)
/*20209*/           0, /*End of Scope*/
/*20210*/         0, /*End of Scope*/
/*20211*/       /*SwitchOpcode*/ 91|128,1/*219*/, TARGET_VAL(ARMISD::VGETLANEu),// ->20434
/*20215*/         OPC_RecordChild0, // #1 = $Vd
/*20216*/         OPC_Scope, 53, /*->20271*/ // 4 children in Scope
/*20218*/           OPC_CheckChild0Type, MVT::v8i8,
/*20220*/           OPC_RecordChild1, // #2 = $lane
/*20221*/           OPC_MoveChild, 1,
/*20223*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20226*/           OPC_MoveParent,
/*20227*/           OPC_MoveParent,
/*20228*/           OPC_RecordChild2, // #3 = $Rn
/*20229*/           OPC_RecordChild3, // #4 = $Rm
/*20230*/           OPC_CheckChild3Type, MVT::i32,
/*20232*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*20234*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*20236*/           OPC_CheckPredicate, 40, // Predicate_post_truncsti8
/*20238*/           OPC_CheckType, MVT::i32,
/*20240*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20242*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20245*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20248*/           OPC_EmitMergeInputChains1_0,
/*20249*/           OPC_EmitConvertToTarget, 2,
/*20251*/           OPC_EmitInteger, MVT::i32, 14, 
/*20254*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20257*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*20271*/         /*Scope*/ 53, /*->20325*/
/*20272*/           OPC_CheckChild0Type, MVT::v4i16,
/*20274*/           OPC_RecordChild1, // #2 = $lane
/*20275*/           OPC_MoveChild, 1,
/*20277*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20280*/           OPC_MoveParent,
/*20281*/           OPC_MoveParent,
/*20282*/           OPC_RecordChild2, // #3 = $Rn
/*20283*/           OPC_RecordChild3, // #4 = $Rm
/*20284*/           OPC_CheckChild3Type, MVT::i32,
/*20286*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*20288*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*20290*/           OPC_CheckPredicate, 41, // Predicate_post_truncsti16
/*20292*/           OPC_CheckType, MVT::i32,
/*20294*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20296*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20299*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20302*/           OPC_EmitMergeInputChains1_0,
/*20303*/           OPC_EmitConvertToTarget, 2,
/*20305*/           OPC_EmitInteger, MVT::i32, 14, 
/*20308*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20311*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*20325*/         /*Scope*/ 53, /*->20379*/
/*20326*/           OPC_CheckChild0Type, MVT::v16i8,
/*20328*/           OPC_RecordChild1, // #2 = $lane
/*20329*/           OPC_MoveChild, 1,
/*20331*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20334*/           OPC_MoveParent,
/*20335*/           OPC_MoveParent,
/*20336*/           OPC_RecordChild2, // #3 = $addr
/*20337*/           OPC_RecordChild3, // #4 = $offset
/*20338*/           OPC_CheckChild3Type, MVT::i32,
/*20340*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*20342*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*20344*/           OPC_CheckPredicate, 40, // Predicate_post_truncsti8
/*20346*/           OPC_CheckType, MVT::i32,
/*20348*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20350*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20353*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20356*/           OPC_EmitMergeInputChains1_0,
/*20357*/           OPC_EmitConvertToTarget, 2,
/*20359*/           OPC_EmitInteger, MVT::i32, 14, 
/*20362*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20365*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*20379*/         /*Scope*/ 53, /*->20433*/
/*20380*/           OPC_CheckChild0Type, MVT::v8i16,
/*20382*/           OPC_RecordChild1, // #2 = $lane
/*20383*/           OPC_MoveChild, 1,
/*20385*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20388*/           OPC_MoveParent,
/*20389*/           OPC_MoveParent,
/*20390*/           OPC_RecordChild2, // #3 = $addr
/*20391*/           OPC_RecordChild3, // #4 = $offset
/*20392*/           OPC_CheckChild3Type, MVT::i32,
/*20394*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*20396*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*20398*/           OPC_CheckPredicate, 41, // Predicate_post_truncsti16
/*20400*/           OPC_CheckType, MVT::i32,
/*20402*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20404*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20407*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20410*/           OPC_EmitMergeInputChains1_0,
/*20411*/           OPC_EmitConvertToTarget, 2,
/*20413*/           OPC_EmitInteger, MVT::i32, 14, 
/*20416*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20419*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*20433*/         0, /*End of Scope*/
/*20434*/       /*SwitchOpcode*/ 111, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->20548
/*20437*/         OPC_RecordChild0, // #1 = $Vd
/*20438*/         OPC_Scope, 53, /*->20493*/ // 2 children in Scope
/*20440*/           OPC_CheckChild0Type, MVT::v2i32,
/*20442*/           OPC_RecordChild1, // #2 = $lane
/*20443*/           OPC_MoveChild, 1,
/*20445*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20448*/           OPC_MoveParent,
/*20449*/           OPC_CheckType, MVT::i32,
/*20451*/           OPC_MoveParent,
/*20452*/           OPC_RecordChild2, // #3 = $Rn
/*20453*/           OPC_RecordChild3, // #4 = $Rm
/*20454*/           OPC_CheckChild3Type, MVT::i32,
/*20456*/           OPC_CheckPredicate, 42, // Predicate_istore
/*20458*/           OPC_CheckPredicate, 43, // Predicate_post_store
/*20460*/           OPC_CheckType, MVT::i32,
/*20462*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20464*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20467*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20470*/           OPC_EmitMergeInputChains1_0,
/*20471*/           OPC_EmitConvertToTarget, 2,
/*20473*/           OPC_EmitInteger, MVT::i32, 14, 
/*20476*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20479*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*20493*/         /*Scope*/ 53, /*->20547*/
/*20494*/           OPC_CheckChild0Type, MVT::v4i32,
/*20496*/           OPC_RecordChild1, // #2 = $lane
/*20497*/           OPC_MoveChild, 1,
/*20499*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20502*/           OPC_MoveParent,
/*20503*/           OPC_CheckType, MVT::i32,
/*20505*/           OPC_MoveParent,
/*20506*/           OPC_RecordChild2, // #3 = $addr
/*20507*/           OPC_RecordChild3, // #4 = $offset
/*20508*/           OPC_CheckChild3Type, MVT::i32,
/*20510*/           OPC_CheckPredicate, 42, // Predicate_istore
/*20512*/           OPC_CheckPredicate, 43, // Predicate_post_store
/*20514*/           OPC_CheckType, MVT::i32,
/*20516*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20518*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20521*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20524*/           OPC_EmitMergeInputChains1_0,
/*20525*/           OPC_EmitConvertToTarget, 2,
/*20527*/           OPC_EmitInteger, MVT::i32, 14, 
/*20530*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20533*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*20547*/         0, /*End of Scope*/
/*20548*/       0, // EndSwitchOpcode
/*20549*/     /*Scope*/ 5|128,2/*261*/, /*->20812*/
/*20551*/       OPC_RecordChild1, // #1 = $src
/*20552*/       OPC_CheckChild1Type, MVT::i32,
/*20554*/       OPC_RecordChild2, // #2 = $addr
/*20555*/       OPC_Scope, 89, /*->20646*/ // 2 children in Scope
/*20557*/         OPC_CheckChild2Type, MVT::i32,
/*20559*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20561*/         OPC_Scope, 25, /*->20588*/ // 2 children in Scope
/*20563*/           OPC_CheckPredicate, 44, // Predicate_store
/*20565*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20567*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*20570*/           OPC_EmitMergeInputChains1_0,
/*20571*/           OPC_EmitInteger, MVT::i32, 14, 
/*20574*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20577*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                    // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*20588*/         /*Scope*/ 56, /*->20645*/
/*20589*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20591*/           OPC_Scope, 25, /*->20618*/ // 2 children in Scope
/*20593*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*20595*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20597*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*20600*/             OPC_EmitMergeInputChains1_0,
/*20601*/             OPC_EmitInteger, MVT::i32, 14, 
/*20604*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20607*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                      // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*20618*/           /*Scope*/ 25, /*->20644*/
/*20619*/             OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*20621*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20623*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*20626*/             OPC_EmitMergeInputChains1_0,
/*20627*/             OPC_EmitInteger, MVT::i32, 14, 
/*20630*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20633*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                      // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*20644*/           0, /*End of Scope*/
/*20645*/         0, /*End of Scope*/
/*20646*/       /*Scope*/ 35|128,1/*163*/, /*->20811*/
/*20648*/         OPC_RecordChild3, // #3 = $offset
/*20649*/         OPC_CheckChild3Type, MVT::i32,
/*20651*/         OPC_CheckType, MVT::i32,
/*20653*/         OPC_Scope, 59, /*->20714*/ // 2 children in Scope
/*20655*/           OPC_CheckPredicate, 42, // Predicate_istore
/*20657*/           OPC_CheckPredicate, 43, // Predicate_post_store
/*20659*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20661*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*20664*/           OPC_Scope, 23, /*->20689*/ // 2 children in Scope
/*20666*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*20669*/             OPC_EmitMergeInputChains1_0,
/*20670*/             OPC_EmitInteger, MVT::i32, 14, 
/*20673*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20676*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*20689*/           /*Scope*/ 23, /*->20713*/
/*20690*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*20693*/             OPC_EmitMergeInputChains1_0,
/*20694*/             OPC_EmitInteger, MVT::i32, 14, 
/*20697*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20700*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*20713*/           0, /*End of Scope*/
/*20714*/         /*Scope*/ 95, /*->20810*/
/*20715*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*20717*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*20719*/           OPC_Scope, 57, /*->20778*/ // 2 children in Scope
/*20721*/             OPC_CheckPredicate, 40, // Predicate_post_truncsti8
/*20723*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20725*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*20728*/             OPC_Scope, 23, /*->20753*/ // 2 children in Scope
/*20730*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*20733*/               OPC_EmitMergeInputChains1_0,
/*20734*/               OPC_EmitInteger, MVT::i32, 14, 
/*20737*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20740*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*20753*/             /*Scope*/ 23, /*->20777*/
/*20754*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*20757*/               OPC_EmitMergeInputChains1_0,
/*20758*/               OPC_EmitInteger, MVT::i32, 14, 
/*20761*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20764*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*20777*/             0, /*End of Scope*/
/*20778*/           /*Scope*/ 30, /*->20809*/
/*20779*/             OPC_CheckPredicate, 41, // Predicate_post_truncsti16
/*20781*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20783*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*20786*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*20789*/             OPC_EmitMergeInputChains1_0,
/*20790*/             OPC_EmitInteger, MVT::i32, 14, 
/*20793*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20796*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                      // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*20809*/           0, /*End of Scope*/
/*20810*/         0, /*End of Scope*/
/*20811*/       0, /*End of Scope*/
/*20812*/     /*Scope*/ 126|128,2/*382*/, /*->21196*/
/*20814*/       OPC_MoveChild, 1,
/*20816*/       OPC_SwitchOpcode /*2 cases */, 59|128,1/*187*/, TARGET_VAL(ARMISD::VGETLANEu),// ->21008
/*20821*/         OPC_RecordChild0, // #1 = $Vd
/*20822*/         OPC_Scope, 45, /*->20869*/ // 4 children in Scope
/*20824*/           OPC_CheckChild0Type, MVT::v8i8,
/*20826*/           OPC_RecordChild1, // #2 = $lane
/*20827*/           OPC_MoveChild, 1,
/*20829*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20832*/           OPC_MoveParent,
/*20833*/           OPC_MoveParent,
/*20834*/           OPC_RecordChild2, // #3 = $Rn
/*20835*/           OPC_CheckChild2Type, MVT::i32,
/*20837*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20839*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20841*/           OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*20843*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20845*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*20848*/           OPC_EmitMergeInputChains1_0,
/*20849*/           OPC_EmitConvertToTarget, 2,
/*20851*/           OPC_EmitInteger, MVT::i32, 14, 
/*20854*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20857*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*20869*/         /*Scope*/ 45, /*->20915*/
/*20870*/           OPC_CheckChild0Type, MVT::v4i16,
/*20872*/           OPC_RecordChild1, // #2 = $lane
/*20873*/           OPC_MoveChild, 1,
/*20875*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20878*/           OPC_MoveParent,
/*20879*/           OPC_MoveParent,
/*20880*/           OPC_RecordChild2, // #3 = $Rn
/*20881*/           OPC_CheckChild2Type, MVT::i32,
/*20883*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20885*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20887*/           OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*20889*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20891*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*20894*/           OPC_EmitMergeInputChains1_0,
/*20895*/           OPC_EmitConvertToTarget, 2,
/*20897*/           OPC_EmitInteger, MVT::i32, 14, 
/*20900*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20903*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*20915*/         /*Scope*/ 45, /*->20961*/
/*20916*/           OPC_CheckChild0Type, MVT::v16i8,
/*20918*/           OPC_RecordChild1, // #2 = $lane
/*20919*/           OPC_MoveChild, 1,
/*20921*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20924*/           OPC_MoveParent,
/*20925*/           OPC_MoveParent,
/*20926*/           OPC_RecordChild2, // #3 = $addr
/*20927*/           OPC_CheckChild2Type, MVT::i32,
/*20929*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20931*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20933*/           OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*20935*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20937*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*20940*/           OPC_EmitMergeInputChains1_0,
/*20941*/           OPC_EmitConvertToTarget, 2,
/*20943*/           OPC_EmitInteger, MVT::i32, 14, 
/*20946*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20949*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*20961*/         /*Scope*/ 45, /*->21007*/
/*20962*/           OPC_CheckChild0Type, MVT::v8i16,
/*20964*/           OPC_RecordChild1, // #2 = $lane
/*20965*/           OPC_MoveChild, 1,
/*20967*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20970*/           OPC_MoveParent,
/*20971*/           OPC_MoveParent,
/*20972*/           OPC_RecordChild2, // #3 = $addr
/*20973*/           OPC_CheckChild2Type, MVT::i32,
/*20975*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20977*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20979*/           OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*20981*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20983*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*20986*/           OPC_EmitMergeInputChains1_0,
/*20987*/           OPC_EmitConvertToTarget, 2,
/*20989*/           OPC_EmitInteger, MVT::i32, 14, 
/*20992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*21007*/         0, /*End of Scope*/
/*21008*/       /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->21195
/*21012*/         OPC_RecordChild0, // #1 = $Vd
/*21013*/         OPC_Scope, 45, /*->21060*/ // 4 children in Scope
/*21015*/           OPC_CheckChild0Type, MVT::v2i32,
/*21017*/           OPC_RecordChild1, // #2 = $lane
/*21018*/           OPC_MoveChild, 1,
/*21020*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21023*/           OPC_MoveParent,
/*21024*/           OPC_CheckType, MVT::i32,
/*21026*/           OPC_MoveParent,
/*21027*/           OPC_RecordChild2, // #3 = $Rn
/*21028*/           OPC_CheckChild2Type, MVT::i32,
/*21030*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21032*/           OPC_CheckPredicate, 44, // Predicate_store
/*21034*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*21036*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*21039*/           OPC_EmitMergeInputChains1_0,
/*21040*/           OPC_EmitConvertToTarget, 2,
/*21042*/           OPC_EmitInteger, MVT::i32, 14, 
/*21045*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21048*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*21060*/         /*Scope*/ 45, /*->21106*/
/*21061*/           OPC_CheckChild0Type, MVT::v4i32,
/*21063*/           OPC_RecordChild1, // #2 = $lane
/*21064*/           OPC_MoveChild, 1,
/*21066*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21069*/           OPC_MoveParent,
/*21070*/           OPC_CheckType, MVT::i32,
/*21072*/           OPC_MoveParent,
/*21073*/           OPC_RecordChild2, // #3 = $addr
/*21074*/           OPC_CheckChild2Type, MVT::i32,
/*21076*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21078*/           OPC_CheckPredicate, 44, // Predicate_store
/*21080*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*21082*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21085*/           OPC_EmitMergeInputChains1_0,
/*21086*/           OPC_EmitConvertToTarget, 2,
/*21088*/           OPC_EmitInteger, MVT::i32, 14, 
/*21091*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21094*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*21106*/         /*Scope*/ 43, /*->21150*/
/*21107*/           OPC_CheckChild0Type, MVT::v2f32,
/*21109*/           OPC_RecordChild1, // #2 = $lane
/*21110*/           OPC_MoveChild, 1,
/*21112*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21115*/           OPC_MoveParent,
/*21116*/           OPC_CheckType, MVT::f32,
/*21118*/           OPC_MoveParent,
/*21119*/           OPC_RecordChild2, // #3 = $addr
/*21120*/           OPC_CheckChild2Type, MVT::i32,
/*21122*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21124*/           OPC_CheckPredicate, 44, // Predicate_store
/*21126*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21129*/           OPC_EmitMergeInputChains1_0,
/*21130*/           OPC_EmitConvertToTarget, 2,
/*21132*/           OPC_EmitInteger, MVT::i32, 14, 
/*21135*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21138*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*21150*/         /*Scope*/ 43, /*->21194*/
/*21151*/           OPC_CheckChild0Type, MVT::v4f32,
/*21153*/           OPC_RecordChild1, // #2 = $lane
/*21154*/           OPC_MoveChild, 1,
/*21156*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21159*/           OPC_MoveParent,
/*21160*/           OPC_CheckType, MVT::f32,
/*21162*/           OPC_MoveParent,
/*21163*/           OPC_RecordChild2, // #3 = $addr
/*21164*/           OPC_CheckChild2Type, MVT::i32,
/*21166*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21168*/           OPC_CheckPredicate, 44, // Predicate_store
/*21170*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21173*/           OPC_EmitMergeInputChains1_0,
/*21174*/           OPC_EmitConvertToTarget, 2,
/*21176*/           OPC_EmitInteger, MVT::i32, 14, 
/*21179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21182*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*21194*/         0, /*End of Scope*/
/*21195*/       0, // EndSwitchOpcode
/*21196*/     /*Scope*/ 80|128,9/*1232*/, /*->22430*/
/*21198*/       OPC_RecordChild1, // #1 = $Rt
/*21199*/       OPC_Scope, 47|128,7/*943*/, /*->22145*/ // 4 children in Scope
/*21202*/         OPC_CheckChild1Type, MVT::i32,
/*21204*/         OPC_RecordChild2, // #2 = $shift
/*21205*/         OPC_Scope, 50|128,1/*178*/, /*->21386*/ // 4 children in Scope
/*21208*/           OPC_CheckChild2Type, MVT::i32,
/*21210*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21212*/           OPC_Scope, 26, /*->21240*/ // 4 children in Scope
/*21214*/             OPC_CheckPredicate, 44, // Predicate_store
/*21216*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21218*/             OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*21221*/             OPC_EmitMergeInputChains1_0,
/*21222*/             OPC_EmitInteger, MVT::i32, 14, 
/*21225*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21228*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                      // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*21240*/           /*Scope*/ 58, /*->21299*/
/*21241*/             OPC_CheckPredicate, 36, // Predicate_truncstore
/*21243*/             OPC_Scope, 26, /*->21271*/ // 2 children in Scope
/*21245*/               OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*21247*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21249*/               OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*21252*/               OPC_EmitMergeInputChains1_0,
/*21253*/               OPC_EmitInteger, MVT::i32, 14, 
/*21256*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21259*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                        // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                        // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*21271*/             /*Scope*/ 26, /*->21298*/
/*21272*/               OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*21274*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21276*/               OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*21279*/               OPC_EmitMergeInputChains1_0,
/*21280*/               OPC_EmitInteger, MVT::i32, 14, 
/*21283*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21286*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                        // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                        // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*21298*/             0, /*End of Scope*/
/*21299*/           /*Scope*/ 26, /*->21326*/
/*21300*/             OPC_CheckPredicate, 44, // Predicate_store
/*21302*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21304*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21307*/             OPC_EmitMergeInputChains1_0,
/*21308*/             OPC_EmitInteger, MVT::i32, 14, 
/*21311*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21314*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                      // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21326*/           /*Scope*/ 58, /*->21385*/
/*21327*/             OPC_CheckPredicate, 36, // Predicate_truncstore
/*21329*/             OPC_Scope, 26, /*->21357*/ // 2 children in Scope
/*21331*/               OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*21333*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21335*/               OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21338*/               OPC_EmitMergeInputChains1_0,
/*21339*/               OPC_EmitInteger, MVT::i32, 14, 
/*21342*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21345*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                        // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21357*/             /*Scope*/ 26, /*->21384*/
/*21358*/               OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*21360*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21362*/               OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21365*/               OPC_EmitMergeInputChains1_0,
/*21366*/               OPC_EmitInteger, MVT::i32, 14, 
/*21369*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21372*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                        // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21384*/             0, /*End of Scope*/
/*21385*/           0, /*End of Scope*/
/*21386*/         /*Scope*/ 106, /*->21493*/
/*21387*/           OPC_RecordChild3, // #3 = $offset
/*21388*/           OPC_CheckChild3Type, MVT::i32,
/*21390*/           OPC_CheckType, MVT::i32,
/*21392*/           OPC_Scope, 31, /*->21425*/ // 2 children in Scope
/*21394*/             OPC_CheckPredicate, 42, // Predicate_istore
/*21396*/             OPC_CheckPredicate, 43, // Predicate_post_store
/*21398*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21400*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21403*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21406*/             OPC_EmitMergeInputChains1_0,
/*21407*/             OPC_EmitInteger, MVT::i32, 14, 
/*21410*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21413*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                      // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21425*/           /*Scope*/ 66, /*->21492*/
/*21426*/             OPC_CheckPredicate, 38, // Predicate_itruncstore
/*21428*/             OPC_CheckPredicate, 39, // Predicate_post_truncst
/*21430*/             OPC_Scope, 29, /*->21461*/ // 2 children in Scope
/*21432*/               OPC_CheckPredicate, 41, // Predicate_post_truncsti16
/*21434*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21436*/               OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21439*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21442*/               OPC_EmitMergeInputChains1_0,
/*21443*/               OPC_EmitInteger, MVT::i32, 14, 
/*21446*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21449*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                        // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                        // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21461*/             /*Scope*/ 29, /*->21491*/
/*21462*/               OPC_CheckPredicate, 40, // Predicate_post_truncsti8
/*21464*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21466*/               OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21469*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21472*/               OPC_EmitMergeInputChains1_0,
/*21473*/               OPC_EmitInteger, MVT::i32, 14, 
/*21476*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21479*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                        // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                        // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21491*/             0, /*End of Scope*/
/*21492*/           0, /*End of Scope*/
/*21493*/         /*Scope*/ 19|128,3/*403*/, /*->21898*/
/*21495*/           OPC_CheckChild2Type, MVT::i32,
/*21497*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21499*/           OPC_Scope, 25, /*->21526*/ // 6 children in Scope
/*21501*/             OPC_CheckPredicate, 44, // Predicate_store
/*21503*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21505*/             OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*21508*/             OPC_EmitMergeInputChains1_0,
/*21509*/             OPC_EmitInteger, MVT::i32, 14, 
/*21512*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21515*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*21526*/           /*Scope*/ 27, /*->21554*/
/*21527*/             OPC_CheckPredicate, 36, // Predicate_truncstore
/*21529*/             OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*21531*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21533*/             OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*21536*/             OPC_EmitMergeInputChains1_0,
/*21537*/             OPC_EmitInteger, MVT::i32, 14, 
/*21540*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21543*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                      // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*21554*/           /*Scope*/ 50, /*->21605*/
/*21555*/             OPC_CheckPredicate, 44, // Predicate_store
/*21557*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21559*/             OPC_Scope, 21, /*->21582*/ // 2 children in Scope
/*21561*/               OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectThumbAddrModeRI5S4:$addr #3 #4
/*21564*/               OPC_EmitMergeInputChains1_0,
/*21565*/               OPC_EmitInteger, MVT::i32, 14, 
/*21568*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21571*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)
/*21582*/             /*Scope*/ 21, /*->21604*/
/*21583*/               OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*21586*/               OPC_EmitMergeInputChains1_0,
/*21587*/               OPC_EmitInteger, MVT::i32, 14, 
/*21590*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21593*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*21604*/             0, /*End of Scope*/
/*21605*/           /*Scope*/ 106, /*->21712*/
/*21606*/             OPC_CheckPredicate, 36, // Predicate_truncstore
/*21608*/             OPC_Scope, 50, /*->21660*/ // 2 children in Scope
/*21610*/               OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*21612*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21614*/               OPC_Scope, 21, /*->21637*/ // 2 children in Scope
/*21616*/                 OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeRI5S1:$addr #3 #4
/*21619*/                 OPC_EmitMergeInputChains1_0,
/*21620*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21623*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21626*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)
/*21637*/               /*Scope*/ 21, /*->21659*/
/*21638*/                 OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*21641*/                 OPC_EmitMergeInputChains1_0,
/*21642*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21645*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21648*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*21659*/               0, /*End of Scope*/
/*21660*/             /*Scope*/ 50, /*->21711*/
/*21661*/               OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*21663*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21665*/               OPC_Scope, 21, /*->21688*/ // 2 children in Scope
/*21667*/                 OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*21670*/                 OPC_EmitMergeInputChains1_0,
/*21671*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21674*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21677*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)
/*21688*/               /*Scope*/ 21, /*->21710*/
/*21689*/                 OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*21692*/                 OPC_EmitMergeInputChains1_0,
/*21693*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21696*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21699*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*21710*/               0, /*End of Scope*/
/*21711*/             0, /*End of Scope*/
/*21712*/           /*Scope*/ 77, /*->21790*/
/*21713*/             OPC_CheckPredicate, 44, // Predicate_store
/*21715*/             OPC_Scope, 23, /*->21740*/ // 2 children in Scope
/*21717*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21719*/               OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*21722*/               OPC_EmitMergeInputChains1_0,
/*21723*/               OPC_EmitInteger, MVT::i32, 14, 
/*21726*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21729*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*21740*/             /*Scope*/ 48, /*->21789*/
/*21741*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21743*/               OPC_Scope, 21, /*->21766*/ // 2 children in Scope
/*21745*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*21748*/                 OPC_EmitMergeInputChains1_0,
/*21749*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21752*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21755*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                          // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*21766*/               /*Scope*/ 21, /*->21788*/
/*21767*/                 OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*21770*/                 OPC_EmitMergeInputChains1_0,
/*21771*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21774*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21777*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                          // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*21788*/               0, /*End of Scope*/
/*21789*/             0, /*End of Scope*/
/*21790*/           /*Scope*/ 106, /*->21897*/
/*21791*/             OPC_CheckPredicate, 36, // Predicate_truncstore
/*21793*/             OPC_Scope, 50, /*->21845*/ // 2 children in Scope
/*21795*/               OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*21797*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21799*/               OPC_Scope, 21, /*->21822*/ // 2 children in Scope
/*21801*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*21804*/                 OPC_EmitMergeInputChains1_0,
/*21805*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21808*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21811*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*21822*/               /*Scope*/ 21, /*->21844*/
/*21823*/                 OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*21826*/                 OPC_EmitMergeInputChains1_0,
/*21827*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21830*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21833*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*21844*/               0, /*End of Scope*/
/*21845*/             /*Scope*/ 50, /*->21896*/
/*21846*/               OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*21848*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21850*/               OPC_Scope, 21, /*->21873*/ // 2 children in Scope
/*21852*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*21855*/                 OPC_EmitMergeInputChains1_0,
/*21856*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21859*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21862*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*21873*/               /*Scope*/ 21, /*->21895*/
/*21874*/                 OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*21877*/                 OPC_EmitMergeInputChains1_0,
/*21878*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21881*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21884*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*21895*/               0, /*End of Scope*/
/*21896*/             0, /*End of Scope*/
/*21897*/           0, /*End of Scope*/
/*21898*/         /*Scope*/ 116|128,1/*244*/, /*->22144*/
/*21900*/           OPC_RecordChild3, // #3 = $offset
/*21901*/           OPC_CheckChild3Type, MVT::i32,
/*21903*/           OPC_CheckType, MVT::i32,
/*21905*/           OPC_Scope, 56, /*->21963*/ // 4 children in Scope
/*21907*/             OPC_CheckPredicate, 42, // Predicate_istore
/*21909*/             OPC_CheckPredicate, 46, // Predicate_pre_store
/*21911*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21913*/             OPC_Scope, 23, /*->21938*/ // 2 children in Scope
/*21915*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*21918*/               OPC_EmitMergeInputChains1_0,
/*21919*/               OPC_EmitInteger, MVT::i32, 14, 
/*21922*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21925*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*21938*/             /*Scope*/ 23, /*->21962*/
/*21939*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*21942*/               OPC_EmitMergeInputChains1_0,
/*21943*/               OPC_EmitInteger, MVT::i32, 14, 
/*21946*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21949*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*21962*/             0, /*End of Scope*/
/*21963*/           /*Scope*/ 89, /*->22053*/
/*21964*/             OPC_CheckPredicate, 38, // Predicate_itruncstore
/*21966*/             OPC_CheckPredicate, 47, // Predicate_pre_truncst
/*21968*/             OPC_Scope, 54, /*->22024*/ // 2 children in Scope
/*21970*/               OPC_CheckPredicate, 48, // Predicate_pre_truncsti8
/*21972*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21974*/               OPC_Scope, 23, /*->21999*/ // 2 children in Scope
/*21976*/                 OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*21979*/                 OPC_EmitMergeInputChains1_0,
/*21980*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21983*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21986*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*21999*/               /*Scope*/ 23, /*->22023*/
/*22000*/                 OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*22003*/                 OPC_EmitMergeInputChains1_0,
/*22004*/                 OPC_EmitInteger, MVT::i32, 14, 
/*22007*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22010*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*22023*/               0, /*End of Scope*/
/*22024*/             /*Scope*/ 27, /*->22052*/
/*22025*/               OPC_CheckPredicate, 49, // Predicate_pre_truncsti16
/*22027*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22029*/               OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*22032*/               OPC_EmitMergeInputChains1_0,
/*22033*/               OPC_EmitInteger, MVT::i32, 14, 
/*22036*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22039*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                        // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*22052*/             0, /*End of Scope*/
/*22053*/           /*Scope*/ 28, /*->22082*/
/*22054*/             OPC_CheckPredicate, 42, // Predicate_istore
/*22056*/             OPC_CheckPredicate, 46, // Predicate_pre_store
/*22058*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22060*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22063*/             OPC_EmitMergeInputChains1_0,
/*22064*/             OPC_EmitInteger, MVT::i32, 14, 
/*22067*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22070*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                      // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22082*/           /*Scope*/ 60, /*->22143*/
/*22083*/             OPC_CheckPredicate, 38, // Predicate_itruncstore
/*22085*/             OPC_CheckPredicate, 47, // Predicate_pre_truncst
/*22087*/             OPC_Scope, 26, /*->22115*/ // 2 children in Scope
/*22089*/               OPC_CheckPredicate, 48, // Predicate_pre_truncsti8
/*22091*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22093*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22096*/               OPC_EmitMergeInputChains1_0,
/*22097*/               OPC_EmitInteger, MVT::i32, 14, 
/*22100*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22103*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                        // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22115*/             /*Scope*/ 26, /*->22142*/
/*22116*/               OPC_CheckPredicate, 49, // Predicate_pre_truncsti16
/*22118*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22120*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22123*/               OPC_EmitMergeInputChains1_0,
/*22124*/               OPC_EmitInteger, MVT::i32, 14, 
/*22127*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22130*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                        // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22142*/             0, /*End of Scope*/
/*22143*/           0, /*End of Scope*/
/*22144*/         0, /*End of Scope*/
/*22145*/       /*Scope*/ 115, /*->22261*/
/*22146*/         OPC_CheckChild1Type, MVT::f64,
/*22148*/         OPC_RecordChild2, // #2 = $addr
/*22149*/         OPC_CheckChild2Type, MVT::i32,
/*22151*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*22153*/         OPC_CheckPredicate, 44, // Predicate_store
/*22155*/         OPC_Scope, 25, /*->22182*/ // 4 children in Scope
/*22157*/           OPC_CheckPredicate, 50, // Predicate_alignedstore32
/*22159*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*22161*/           OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*22164*/           OPC_EmitMergeInputChains1_0,
/*22165*/           OPC_EmitInteger, MVT::i32, 14, 
/*22168*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22171*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                    // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*22182*/         /*Scope*/ 25, /*->22208*/
/*22183*/           OPC_CheckPredicate, 51, // Predicate_hword_alignedstore
/*22185*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*22187*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22190*/           OPC_EmitMergeInputChains1_0,
/*22191*/           OPC_EmitInteger, MVT::i32, 14, 
/*22194*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22197*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1d16 addrmode6:i32:$addr, DPR:f64:$value)
/*22208*/         /*Scope*/ 25, /*->22234*/
/*22209*/           OPC_CheckPredicate, 52, // Predicate_byte_alignedstore
/*22211*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*22213*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22216*/           OPC_EmitMergeInputChains1_0,
/*22217*/           OPC_EmitInteger, MVT::i32, 14, 
/*22220*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22223*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1d8 addrmode6:i32:$addr, DPR:f64:$value)
/*22234*/         /*Scope*/ 25, /*->22260*/
/*22235*/           OPC_CheckPredicate, 53, // Predicate_non_word_alignedstore
/*22237*/           OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*22239*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22242*/           OPC_EmitMergeInputChains1_0,
/*22243*/           OPC_EmitInteger, MVT::i32, 14, 
/*22246*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22249*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_non_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1d64 addrmode6:i32:$addr, DPR:f64:$value)
/*22260*/         0, /*End of Scope*/
/*22261*/       /*Scope*/ 32, /*->22294*/
/*22262*/         OPC_CheckChild1Type, MVT::f32,
/*22264*/         OPC_RecordChild2, // #2 = $addr
/*22265*/         OPC_CheckChild2Type, MVT::i32,
/*22267*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*22269*/         OPC_CheckPredicate, 44, // Predicate_store
/*22271*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*22273*/         OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*22276*/         OPC_EmitMergeInputChains1_0,
/*22277*/         OPC_EmitInteger, MVT::i32, 14, 
/*22280*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22283*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                  // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*22294*/       /*Scope*/ 5|128,1/*133*/, /*->22429*/
/*22296*/         OPC_CheckChild1Type, MVT::v2f64,
/*22298*/         OPC_RecordChild2, // #2 = $addr
/*22299*/         OPC_CheckChild2Type, MVT::i32,
/*22301*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*22303*/         OPC_CheckPredicate, 44, // Predicate_store
/*22305*/         OPC_Scope, 23, /*->22330*/ // 5 children in Scope
/*22307*/           OPC_CheckPredicate, 54, // Predicate_dword_alignedstore
/*22309*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22312*/           OPC_EmitMergeInputChains1_0,
/*22313*/           OPC_EmitInteger, MVT::i32, 14, 
/*22316*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22319*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_dword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q64 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22330*/         /*Scope*/ 25, /*->22356*/
/*22331*/           OPC_CheckPredicate, 55, // Predicate_word_alignedstore
/*22333*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*22335*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22338*/           OPC_EmitMergeInputChains1_0,
/*22339*/           OPC_EmitInteger, MVT::i32, 14, 
/*22342*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22345*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1q32 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22356*/         /*Scope*/ 25, /*->22382*/
/*22357*/           OPC_CheckPredicate, 51, // Predicate_hword_alignedstore
/*22359*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*22361*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22364*/           OPC_EmitMergeInputChains1_0,
/*22365*/           OPC_EmitInteger, MVT::i32, 14, 
/*22368*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22371*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q16 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22382*/         /*Scope*/ 25, /*->22408*/
/*22383*/           OPC_CheckPredicate, 52, // Predicate_byte_alignedstore
/*22385*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*22387*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22390*/           OPC_EmitMergeInputChains1_0,
/*22391*/           OPC_EmitInteger, MVT::i32, 14, 
/*22394*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22397*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1q8 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22408*/         /*Scope*/ 19, /*->22428*/
/*22409*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*22411*/           OPC_EmitMergeInputChains1_0,
/*22412*/           OPC_EmitInteger, MVT::i32, 14, 
/*22415*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22418*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                    // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*22428*/         0, /*End of Scope*/
/*22429*/       0, /*End of Scope*/
/*22430*/     0, /*End of Scope*/
/*22431*/   /*SwitchOpcode*/ 122|128,7/*1018*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->23453
/*22435*/     OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*22436*/     OPC_Scope, 119, /*->22557*/ // 14 children in Scope
/*22438*/       OPC_CheckChild1Integer, 75|128,1/*203*/, 
/*22441*/       OPC_RecordChild2, // #1 = $cop
/*22442*/       OPC_MoveChild, 2,
/*22444*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22447*/       OPC_MoveParent,
/*22448*/       OPC_RecordChild3, // #2 = $opc1
/*22449*/       OPC_MoveChild, 3,
/*22451*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22454*/       OPC_MoveParent,
/*22455*/       OPC_RecordChild4, // #3 = $CRd
/*22456*/       OPC_MoveChild, 4,
/*22458*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22461*/       OPC_MoveParent,
/*22462*/       OPC_RecordChild5, // #4 = $CRn
/*22463*/       OPC_MoveChild, 5,
/*22465*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22468*/       OPC_MoveParent,
/*22469*/       OPC_RecordChild6, // #5 = $CRm
/*22470*/       OPC_MoveChild, 6,
/*22472*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22475*/       OPC_MoveParent,
/*22476*/       OPC_RecordChild7, // #6 = $opc2
/*22477*/       OPC_MoveChild, 7,
/*22479*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22482*/       OPC_MoveParent,
/*22483*/       OPC_Scope, 35, /*->22520*/ // 2 children in Scope
/*22485*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->hasV8Ops())
/*22487*/         OPC_EmitMergeInputChains1_0,
/*22488*/         OPC_EmitConvertToTarget, 1,
/*22490*/         OPC_EmitConvertToTarget, 2,
/*22492*/         OPC_EmitConvertToTarget, 3,
/*22494*/         OPC_EmitConvertToTarget, 4,
/*22496*/         OPC_EmitConvertToTarget, 5,
/*22498*/         OPC_EmitConvertToTarget, 6,
/*22500*/         OPC_EmitInteger, MVT::i32, 14, 
/*22503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22506*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 203:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22520*/       /*Scope*/ 35, /*->22556*/
/*22521*/         OPC_CheckPatternPredicate, 20, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22523*/         OPC_EmitMergeInputChains1_0,
/*22524*/         OPC_EmitConvertToTarget, 1,
/*22526*/         OPC_EmitConvertToTarget, 2,
/*22528*/         OPC_EmitConvertToTarget, 3,
/*22530*/         OPC_EmitConvertToTarget, 4,
/*22532*/         OPC_EmitConvertToTarget, 5,
/*22534*/         OPC_EmitConvertToTarget, 6,
/*22536*/         OPC_EmitInteger, MVT::i32, 14, 
/*22539*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22542*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 203:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22556*/       0, /*End of Scope*/
/*22557*/     /*Scope*/ 111, /*->22669*/
/*22558*/       OPC_CheckChild1Integer, 76|128,1/*204*/, 
/*22561*/       OPC_RecordChild2, // #1 = $cop
/*22562*/       OPC_MoveChild, 2,
/*22564*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22567*/       OPC_MoveParent,
/*22568*/       OPC_RecordChild3, // #2 = $opc1
/*22569*/       OPC_MoveChild, 3,
/*22571*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22574*/       OPC_MoveParent,
/*22575*/       OPC_RecordChild4, // #3 = $CRd
/*22576*/       OPC_MoveChild, 4,
/*22578*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22581*/       OPC_MoveParent,
/*22582*/       OPC_RecordChild5, // #4 = $CRn
/*22583*/       OPC_MoveChild, 5,
/*22585*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22588*/       OPC_MoveParent,
/*22589*/       OPC_RecordChild6, // #5 = $CRm
/*22590*/       OPC_MoveChild, 6,
/*22592*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22595*/       OPC_MoveParent,
/*22596*/       OPC_RecordChild7, // #6 = $opc2
/*22597*/       OPC_MoveChild, 7,
/*22599*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22602*/       OPC_MoveParent,
/*22603*/       OPC_Scope, 27, /*->22632*/ // 2 children in Scope
/*22605*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->hasV8Ops())
/*22607*/         OPC_EmitMergeInputChains1_0,
/*22608*/         OPC_EmitConvertToTarget, 1,
/*22610*/         OPC_EmitConvertToTarget, 2,
/*22612*/         OPC_EmitConvertToTarget, 3,
/*22614*/         OPC_EmitConvertToTarget, 4,
/*22616*/         OPC_EmitConvertToTarget, 5,
/*22618*/         OPC_EmitConvertToTarget, 6,
/*22620*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                      0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 204:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22632*/       /*Scope*/ 35, /*->22668*/
/*22633*/         OPC_CheckPatternPredicate, 20, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22635*/         OPC_EmitMergeInputChains1_0,
/*22636*/         OPC_EmitConvertToTarget, 1,
/*22638*/         OPC_EmitConvertToTarget, 2,
/*22640*/         OPC_EmitConvertToTarget, 3,
/*22642*/         OPC_EmitConvertToTarget, 4,
/*22644*/         OPC_EmitConvertToTarget, 5,
/*22646*/         OPC_EmitConvertToTarget, 6,
/*22648*/         OPC_EmitInteger, MVT::i32, 14, 
/*22651*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22654*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 204:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22668*/       0, /*End of Scope*/
/*22669*/     /*Scope*/ 109, /*->22779*/
/*22670*/       OPC_CheckChild1Integer, 94|128,1/*222*/, 
/*22673*/       OPC_RecordChild2, // #1 = $cop
/*22674*/       OPC_MoveChild, 2,
/*22676*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22679*/       OPC_MoveParent,
/*22680*/       OPC_RecordChild3, // #2 = $opc1
/*22681*/       OPC_MoveChild, 3,
/*22683*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22686*/       OPC_MoveParent,
/*22687*/       OPC_RecordChild4, // #3 = $Rt
/*22688*/       OPC_RecordChild5, // #4 = $CRn
/*22689*/       OPC_MoveChild, 5,
/*22691*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22694*/       OPC_MoveParent,
/*22695*/       OPC_RecordChild6, // #5 = $CRm
/*22696*/       OPC_MoveChild, 6,
/*22698*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22701*/       OPC_MoveParent,
/*22702*/       OPC_RecordChild7, // #6 = $opc2
/*22703*/       OPC_MoveChild, 7,
/*22705*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22708*/       OPC_MoveParent,
/*22709*/       OPC_Scope, 33, /*->22744*/ // 2 children in Scope
/*22711*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22713*/         OPC_EmitMergeInputChains1_0,
/*22714*/         OPC_EmitConvertToTarget, 1,
/*22716*/         OPC_EmitConvertToTarget, 2,
/*22718*/         OPC_EmitConvertToTarget, 4,
/*22720*/         OPC_EmitConvertToTarget, 5,
/*22722*/         OPC_EmitConvertToTarget, 6,
/*22724*/         OPC_EmitInteger, MVT::i32, 14, 
/*22727*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22730*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 222:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22744*/       /*Scope*/ 33, /*->22778*/
/*22745*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22747*/         OPC_EmitMergeInputChains1_0,
/*22748*/         OPC_EmitConvertToTarget, 1,
/*22750*/         OPC_EmitConvertToTarget, 2,
/*22752*/         OPC_EmitConvertToTarget, 4,
/*22754*/         OPC_EmitConvertToTarget, 5,
/*22756*/         OPC_EmitConvertToTarget, 6,
/*22758*/         OPC_EmitInteger, MVT::i32, 14, 
/*22761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22764*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 222:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22778*/       0, /*End of Scope*/
/*22779*/     /*Scope*/ 101, /*->22881*/
/*22780*/       OPC_CheckChild1Integer, 95|128,1/*223*/, 
/*22783*/       OPC_RecordChild2, // #1 = $cop
/*22784*/       OPC_MoveChild, 2,
/*22786*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22789*/       OPC_MoveParent,
/*22790*/       OPC_RecordChild3, // #2 = $opc1
/*22791*/       OPC_MoveChild, 3,
/*22793*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22796*/       OPC_MoveParent,
/*22797*/       OPC_RecordChild4, // #3 = $Rt
/*22798*/       OPC_RecordChild5, // #4 = $CRn
/*22799*/       OPC_MoveChild, 5,
/*22801*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22804*/       OPC_MoveParent,
/*22805*/       OPC_RecordChild6, // #5 = $CRm
/*22806*/       OPC_MoveChild, 6,
/*22808*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22811*/       OPC_MoveParent,
/*22812*/       OPC_RecordChild7, // #6 = $opc2
/*22813*/       OPC_MoveChild, 7,
/*22815*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22818*/       OPC_MoveParent,
/*22819*/       OPC_Scope, 25, /*->22846*/ // 2 children in Scope
/*22821*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->hasV8Ops())
/*22823*/         OPC_EmitMergeInputChains1_0,
/*22824*/         OPC_EmitConvertToTarget, 1,
/*22826*/         OPC_EmitConvertToTarget, 2,
/*22828*/         OPC_EmitConvertToTarget, 4,
/*22830*/         OPC_EmitConvertToTarget, 5,
/*22832*/         OPC_EmitConvertToTarget, 6,
/*22834*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                      0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                  // Src: (intrinsic_void 223:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22846*/       /*Scope*/ 33, /*->22880*/
/*22847*/         OPC_CheckPatternPredicate, 20, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22849*/         OPC_EmitMergeInputChains1_0,
/*22850*/         OPC_EmitConvertToTarget, 1,
/*22852*/         OPC_EmitConvertToTarget, 2,
/*22854*/         OPC_EmitConvertToTarget, 4,
/*22856*/         OPC_EmitConvertToTarget, 5,
/*22858*/         OPC_EmitConvertToTarget, 6,
/*22860*/         OPC_EmitInteger, MVT::i32, 14, 
/*22863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22866*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 223:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22880*/       0, /*End of Scope*/
/*22881*/     /*Scope*/ 86, /*->22968*/
/*22882*/       OPC_CheckChild1Integer, 96|128,1/*224*/, 
/*22885*/       OPC_RecordChild2, // #1 = $cop
/*22886*/       OPC_MoveChild, 2,
/*22888*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22891*/       OPC_MoveParent,
/*22892*/       OPC_RecordChild3, // #2 = $opc1
/*22893*/       OPC_MoveChild, 3,
/*22895*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22898*/       OPC_MoveParent,
/*22899*/       OPC_RecordChild4, // #3 = $Rt
/*22900*/       OPC_RecordChild5, // #4 = $Rt2
/*22901*/       OPC_RecordChild6, // #5 = $CRm
/*22902*/       OPC_MoveChild, 6,
/*22904*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22907*/       OPC_MoveParent,
/*22908*/       OPC_Scope, 28, /*->22938*/ // 2 children in Scope
/*22910*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22912*/         OPC_EmitMergeInputChains1_0,
/*22913*/         OPC_EmitConvertToTarget, 1,
/*22915*/         OPC_EmitConvertToTarget, 2,
/*22917*/         OPC_EmitConvertToTarget, 5,
/*22919*/         OPC_EmitInteger, MVT::i32, 14, 
/*22922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22925*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 224:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22938*/       /*Scope*/ 28, /*->22967*/
/*22939*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22941*/         OPC_EmitMergeInputChains1_0,
/*22942*/         OPC_EmitConvertToTarget, 1,
/*22944*/         OPC_EmitConvertToTarget, 2,
/*22946*/         OPC_EmitConvertToTarget, 5,
/*22948*/         OPC_EmitInteger, MVT::i32, 14, 
/*22951*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22954*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 224:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22967*/       0, /*End of Scope*/
/*22968*/     /*Scope*/ 78, /*->23047*/
/*22969*/       OPC_CheckChild1Integer, 97|128,1/*225*/, 
/*22972*/       OPC_RecordChild2, // #1 = $cop
/*22973*/       OPC_MoveChild, 2,
/*22975*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22978*/       OPC_MoveParent,
/*22979*/       OPC_RecordChild3, // #2 = $opc1
/*22980*/       OPC_MoveChild, 3,
/*22982*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22985*/       OPC_MoveParent,
/*22986*/       OPC_RecordChild4, // #3 = $Rt
/*22987*/       OPC_RecordChild5, // #4 = $Rt2
/*22988*/       OPC_RecordChild6, // #5 = $CRm
/*22989*/       OPC_MoveChild, 6,
/*22991*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22994*/       OPC_MoveParent,
/*22995*/       OPC_Scope, 20, /*->23017*/ // 2 children in Scope
/*22997*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->hasV8Ops())
/*22999*/         OPC_EmitMergeInputChains1_0,
/*23000*/         OPC_EmitConvertToTarget, 1,
/*23002*/         OPC_EmitConvertToTarget, 2,
/*23004*/         OPC_EmitConvertToTarget, 5,
/*23006*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                  // Src: (intrinsic_void 225:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*23017*/       /*Scope*/ 28, /*->23046*/
/*23018*/         OPC_CheckPatternPredicate, 20, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*23020*/         OPC_EmitMergeInputChains1_0,
/*23021*/         OPC_EmitConvertToTarget, 1,
/*23023*/         OPC_EmitConvertToTarget, 2,
/*23025*/         OPC_EmitConvertToTarget, 5,
/*23027*/         OPC_EmitInteger, MVT::i32, 14, 
/*23030*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23033*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 225:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*23046*/       0, /*End of Scope*/
/*23047*/     /*Scope*/ 83, /*->23131*/
/*23048*/       OPC_CheckChild1Integer, 88|128,1/*216*/, 
/*23051*/       OPC_RecordChild2, // #1 = $imm
/*23052*/       OPC_MoveChild, 2,
/*23054*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23057*/       OPC_Scope, 23, /*->23082*/ // 3 children in Scope
/*23059*/         OPC_CheckPredicate, 56, // Predicate_imm0_239
/*23061*/         OPC_MoveParent,
/*23062*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*23064*/         OPC_EmitMergeInputChains1_0,
/*23065*/         OPC_EmitConvertToTarget, 1,
/*23067*/         OPC_EmitInteger, MVT::i32, 14, 
/*23070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23073*/         OPC_MorphNodeTo, TARGET_VAL(ARM::HINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 216:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (HINT (imm:i32):$imm)
/*23082*/       /*Scope*/ 23, /*->23106*/
/*23083*/         OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23085*/         OPC_MoveParent,
/*23086*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb()) && (Subtarget->hasV6MOps())
/*23088*/         OPC_EmitMergeInputChains1_0,
/*23089*/         OPC_EmitConvertToTarget, 1,
/*23091*/         OPC_EmitInteger, MVT::i32, 14, 
/*23094*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23097*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tHINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 216:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$imm) - Complexity = 12
                  // Dst: (tHINT (imm:i32):$imm)
/*23106*/       /*Scope*/ 23, /*->23130*/
/*23107*/         OPC_CheckPredicate, 56, // Predicate_imm0_239
/*23109*/         OPC_MoveParent,
/*23110*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23112*/         OPC_EmitMergeInputChains1_0,
/*23113*/         OPC_EmitConvertToTarget, 1,
/*23115*/         OPC_EmitInteger, MVT::i32, 14, 
/*23118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23121*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2HINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 216:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (t2HINT (imm:i32):$imm)
/*23130*/       0, /*End of Scope*/
/*23131*/     /*Scope*/ 56, /*->23188*/
/*23132*/       OPC_CheckChild1Integer, 84|128,1/*212*/, 
/*23135*/       OPC_RecordChild2, // #1 = $opt
/*23136*/       OPC_MoveChild, 2,
/*23138*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23141*/       OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23143*/       OPC_MoveParent,
/*23144*/       OPC_Scope, 20, /*->23166*/ // 2 children in Scope
/*23146*/         OPC_CheckPatternPredicate, 22, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*23148*/         OPC_EmitMergeInputChains1_0,
/*23149*/         OPC_EmitConvertToTarget, 1,
/*23151*/         OPC_EmitInteger, MVT::i32, 14, 
/*23154*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23157*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DBG), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 212:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DBG (imm:i32):$opt)
/*23166*/       /*Scope*/ 20, /*->23187*/
/*23167*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23169*/         OPC_EmitMergeInputChains1_0,
/*23170*/         OPC_EmitConvertToTarget, 1,
/*23172*/         OPC_EmitInteger, MVT::i32, 14, 
/*23175*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23178*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DBG), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 212:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DBG (imm:i32):$opt)
/*23187*/       0, /*End of Scope*/
/*23188*/     /*Scope*/ 59, /*->23248*/
/*23189*/       OPC_CheckChild1Integer, 106|128,2/*362*/, 
/*23192*/       OPC_RecordChild2, // #1 = $imm16
/*23193*/       OPC_MoveChild, 2,
/*23195*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23198*/       OPC_Scope, 15, /*->23215*/ // 3 children in Scope
/*23200*/         OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*23202*/         OPC_MoveParent,
/*23203*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23205*/         OPC_EmitMergeInputChains1_0,
/*23206*/         OPC_EmitConvertToTarget, 1,
/*23208*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 362:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                  // Dst: (UDF (imm:i32):$imm16)
/*23215*/       /*Scope*/ 15, /*->23231*/
/*23216*/         OPC_CheckPredicate, 59, // Predicate_imm0_255
/*23218*/         OPC_MoveParent,
/*23219*/         OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*23221*/         OPC_EmitMergeInputChains1_0,
/*23222*/         OPC_EmitConvertToTarget, 1,
/*23224*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tUDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 362:iPTR, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 12
                  // Dst: (tUDF (imm:i32):$imm8)
/*23231*/       /*Scope*/ 15, /*->23247*/
/*23232*/         OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*23234*/         OPC_MoveParent,
/*23235*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23237*/         OPC_EmitMergeInputChains1_0,
/*23238*/         OPC_EmitConvertToTarget, 1,
/*23240*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 362:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                  // Dst: (t2UDF (imm:i32):$imm16)
/*23247*/       0, /*End of Scope*/
/*23248*/     /*Scope*/ 48, /*->23297*/
/*23249*/       OPC_CheckChild1Integer, 85|128,1/*213*/, 
/*23252*/       OPC_RecordChild2, // #1 = $opt
/*23253*/       OPC_MoveChild, 2,
/*23255*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23258*/       OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23260*/       OPC_MoveParent,
/*23261*/       OPC_Scope, 12, /*->23275*/ // 2 children in Scope
/*23263*/         OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23265*/         OPC_EmitMergeInputChains1_0,
/*23266*/         OPC_EmitConvertToTarget, 1,
/*23268*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 213:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DMB (imm:i32):$opt)
/*23275*/       /*Scope*/ 20, /*->23296*/
/*23276*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23278*/         OPC_EmitMergeInputChains1_0,
/*23279*/         OPC_EmitConvertToTarget, 1,
/*23281*/         OPC_EmitInteger, MVT::i32, 14, 
/*23284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23287*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 213:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DMB (imm:i32):$opt)
/*23296*/       0, /*End of Scope*/
/*23297*/     /*Scope*/ 48, /*->23346*/
/*23298*/       OPC_CheckChild1Integer, 86|128,1/*214*/, 
/*23301*/       OPC_RecordChild2, // #1 = $opt
/*23302*/       OPC_MoveChild, 2,
/*23304*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23307*/       OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23309*/       OPC_MoveParent,
/*23310*/       OPC_Scope, 12, /*->23324*/ // 2 children in Scope
/*23312*/         OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23314*/         OPC_EmitMergeInputChains1_0,
/*23315*/         OPC_EmitConvertToTarget, 1,
/*23317*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DSB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 214:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DSB (imm:i32):$opt)
/*23324*/       /*Scope*/ 20, /*->23345*/
/*23325*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23327*/         OPC_EmitMergeInputChains1_0,
/*23328*/         OPC_EmitConvertToTarget, 1,
/*23330*/         OPC_EmitInteger, MVT::i32, 14, 
/*23333*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23336*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DSB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 214:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DSB (imm:i32):$opt)
/*23345*/       0, /*End of Scope*/
/*23346*/     /*Scope*/ 48, /*->23395*/
/*23347*/       OPC_CheckChild1Integer, 89|128,1/*217*/, 
/*23350*/       OPC_RecordChild2, // #1 = $opt
/*23351*/       OPC_MoveChild, 2,
/*23353*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23356*/       OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23358*/       OPC_MoveParent,
/*23359*/       OPC_Scope, 12, /*->23373*/ // 2 children in Scope
/*23361*/         OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23363*/         OPC_EmitMergeInputChains1_0,
/*23364*/         OPC_EmitConvertToTarget, 1,
/*23366*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ISB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 217:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (ISB (imm:i32):$opt)
/*23373*/       /*Scope*/ 20, /*->23394*/
/*23374*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23376*/         OPC_EmitMergeInputChains1_0,
/*23377*/         OPC_EmitConvertToTarget, 1,
/*23379*/         OPC_EmitInteger, MVT::i32, 14, 
/*23382*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23385*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ISB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 217:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2ISB (imm:i32):$opt)
/*23394*/       0, /*End of Scope*/
/*23395*/     /*Scope*/ 33, /*->23429*/
/*23396*/       OPC_CheckChild1Integer, 77|128,1/*205*/, 
/*23399*/       OPC_Scope, 9, /*->23410*/ // 2 children in Scope
/*23401*/         OPC_CheckPatternPredicate, 22, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*23403*/         OPC_EmitMergeInputChains1_0,
/*23404*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CLREX), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 205:iPTR) - Complexity = 8
                  // Dst: (CLREX)
/*23410*/       /*Scope*/ 17, /*->23428*/
/*23411*/         OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*23413*/         OPC_EmitMergeInputChains1_0,
/*23414*/         OPC_EmitInteger, MVT::i32, 14, 
/*23417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23420*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLREX), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (intrinsic_void 205:iPTR) - Complexity = 8
                  // Dst: (t2CLREX)
/*23428*/       0, /*End of Scope*/
/*23429*/     /*Scope*/ 22, /*->23452*/
/*23430*/       OPC_CheckChild1Integer, 98|128,2/*354*/, 
/*23433*/       OPC_RecordChild2, // #1 = $src
/*23434*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*23436*/       OPC_EmitMergeInputChains1_0,
/*23437*/       OPC_EmitInteger, MVT::i32, 14, 
/*23440*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23443*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (intrinsic_void 354:iPTR, GPR:i32:$src) - Complexity = 8
                // Dst: (VMSR GPR:i32:$src)
/*23452*/     0, /*End of Scope*/
/*23453*/   /*SwitchOpcode*/ 23|128,3/*407*/, TARGET_VAL(ARMISD::PRELOAD),// ->23864
/*23457*/     OPC_RecordNode, // #0 = 'ARMPreload' chained node
/*23458*/     OPC_Scope, 84|128,2/*340*/, /*->23801*/ // 2 children in Scope
/*23461*/       OPC_RecordChild1, // #1 = $shift
/*23462*/       OPC_CheckChild1Type, MVT::i32,
/*23464*/       OPC_Scope, 19|128,1/*147*/, /*->23614*/ // 2 children in Scope
/*23467*/         OPC_CheckChild2Integer, 1, 
/*23469*/         OPC_CheckChild2Type, MVT::i32,
/*23471*/         OPC_Scope, 33, /*->23506*/ // 2 children in Scope
/*23473*/           OPC_CheckChild3Integer, 1, 
/*23475*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23477*/           OPC_Scope, 13, /*->23492*/ // 2 children in Scope
/*23479*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23482*/             OPC_EmitMergeInputChains1_0,
/*23483*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*23492*/           /*Scope*/ 12, /*->23505*/
/*23493*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23496*/             OPC_EmitMergeInputChains1_0,
/*23497*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*23505*/           0, /*End of Scope*/
/*23506*/         /*Scope*/ 106, /*->23613*/
/*23507*/           OPC_CheckChild3Integer, 0, 
/*23509*/           OPC_Scope, 15, /*->23526*/ // 4 children in Scope
/*23511*/             OPC_CheckPatternPredicate, 22, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*23513*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23516*/             OPC_EmitMergeInputChains1_0,
/*23517*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*23526*/           /*Scope*/ 23, /*->23550*/
/*23527*/             OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*23529*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23532*/             OPC_EmitMergeInputChains1_0,
/*23533*/             OPC_EmitInteger, MVT::i32, 14, 
/*23536*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23539*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*23550*/           /*Scope*/ 14, /*->23565*/
/*23551*/             OPC_CheckPatternPredicate, 22, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*23553*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23556*/             OPC_EmitMergeInputChains1_0,
/*23557*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                      // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*23565*/           /*Scope*/ 46, /*->23612*/
/*23566*/             OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*23568*/             OPC_Scope, 20, /*->23590*/ // 2 children in Scope
/*23570*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23573*/               OPC_EmitMergeInputChains1_0,
/*23574*/               OPC_EmitInteger, MVT::i32, 14, 
/*23577*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23580*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*23590*/             /*Scope*/ 20, /*->23611*/
/*23591*/               OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*23594*/               OPC_EmitMergeInputChains1_0,
/*23595*/               OPC_EmitInteger, MVT::i32, 14, 
/*23598*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23601*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*23611*/             0, /*End of Scope*/
/*23612*/           0, /*End of Scope*/
/*23613*/         0, /*End of Scope*/
/*23614*/       /*Scope*/ 56|128,1/*184*/, /*->23800*/
/*23616*/         OPC_CheckChild2Integer, 0, 
/*23618*/         OPC_CheckChild2Type, MVT::i32,
/*23620*/         OPC_Scope, 106, /*->23728*/ // 2 children in Scope
/*23622*/           OPC_CheckChild3Integer, 1, 
/*23624*/           OPC_Scope, 15, /*->23641*/ // 4 children in Scope
/*23626*/             OPC_CheckPatternPredicate, 28, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*23628*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23631*/             OPC_EmitMergeInputChains1_0,
/*23632*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*23641*/           /*Scope*/ 23, /*->23665*/
/*23642*/             OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*23644*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23647*/             OPC_EmitMergeInputChains1_0,
/*23648*/             OPC_EmitInteger, MVT::i32, 14, 
/*23651*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23654*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*23665*/           /*Scope*/ 14, /*->23680*/
/*23666*/             OPC_CheckPatternPredicate, 28, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*23668*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23671*/             OPC_EmitMergeInputChains1_0,
/*23672*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*23680*/           /*Scope*/ 46, /*->23727*/
/*23681*/             OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*23683*/             OPC_Scope, 20, /*->23705*/ // 2 children in Scope
/*23685*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23688*/               OPC_EmitMergeInputChains1_0,
/*23689*/               OPC_EmitInteger, MVT::i32, 14, 
/*23692*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23695*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*23705*/             /*Scope*/ 20, /*->23726*/
/*23706*/               OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*23709*/               OPC_EmitMergeInputChains1_0,
/*23710*/               OPC_EmitInteger, MVT::i32, 14, 
/*23713*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23716*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*23726*/             0, /*End of Scope*/
/*23727*/           0, /*End of Scope*/
/*23728*/         /*Scope*/ 70, /*->23799*/
/*23729*/           OPC_CheckChild3Integer, 0, 
/*23731*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23733*/           OPC_Scope, 21, /*->23756*/ // 3 children in Scope
/*23735*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23738*/             OPC_EmitMergeInputChains1_0,
/*23739*/             OPC_EmitInteger, MVT::i32, 14, 
/*23742*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23745*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*23756*/           /*Scope*/ 20, /*->23777*/
/*23757*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23760*/             OPC_EmitMergeInputChains1_0,
/*23761*/             OPC_EmitInteger, MVT::i32, 14, 
/*23764*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23767*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*23777*/           /*Scope*/ 20, /*->23798*/
/*23778*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*23781*/             OPC_EmitMergeInputChains1_0,
/*23782*/             OPC_EmitInteger, MVT::i32, 14, 
/*23785*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23788*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*23798*/           0, /*End of Scope*/
/*23799*/         0, /*End of Scope*/
/*23800*/       0, /*End of Scope*/
/*23801*/     /*Scope*/ 61, /*->23863*/
/*23802*/       OPC_MoveChild, 1,
/*23804*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*23807*/       OPC_RecordChild0, // #1 = $addr
/*23808*/       OPC_MoveChild, 0,
/*23810*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*23813*/       OPC_MoveParent,
/*23814*/       OPC_MoveParent,
/*23815*/       OPC_CheckChild2Integer, 0, 
/*23817*/       OPC_CheckChild2Type, MVT::i32,
/*23819*/       OPC_Scope, 20, /*->23841*/ // 2 children in Scope
/*23821*/         OPC_CheckChild3Integer, 0, 
/*23823*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23825*/         OPC_EmitMergeInputChains1_0,
/*23826*/         OPC_EmitInteger, MVT::i32, 14, 
/*23829*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23832*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDpci), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 0:i32) - Complexity = 19
                  // Dst: (t2PLDpci (tconstpool:i32):$addr)
/*23841*/       /*Scope*/ 20, /*->23862*/
/*23842*/         OPC_CheckChild3Integer, 1, 
/*23844*/         OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*23846*/         OPC_EmitMergeInputChains1_0,
/*23847*/         OPC_EmitInteger, MVT::i32, 14, 
/*23850*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23853*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIpci), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 1:i32) - Complexity = 19
                  // Dst: (t2PLIpci (tconstpool:i32):$addr)
/*23862*/       0, /*End of Scope*/
/*23863*/     0, /*End of Scope*/
/*23864*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::BR_JT),// ->24015
/*23868*/     OPC_RecordNode, // #0 = 'ARMbrjt' chained node
/*23869*/     OPC_Scope, 93, /*->23964*/ // 2 children in Scope
/*23871*/       OPC_MoveChild, 1,
/*23873*/       OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::LOAD),// ->23926
/*23877*/         OPC_RecordMemRef,
/*23878*/         OPC_RecordNode, // #1 = 'ld' chained node
/*23879*/         OPC_CheckFoldableChainNode,
/*23880*/         OPC_RecordChild1, // #2 = $target
/*23881*/         OPC_CheckChild1Type, MVT::i32,
/*23883*/         OPC_CheckPredicate, 31, // Predicate_unindexedload
/*23885*/         OPC_CheckPredicate, 60, // Predicate_load
/*23887*/         OPC_CheckType, MVT::i32,
/*23889*/         OPC_MoveParent,
/*23890*/         OPC_RecordChild2, // #3 = $jt
/*23891*/         OPC_MoveChild, 2,
/*23893*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*23896*/         OPC_MoveParent,
/*23897*/         OPC_RecordChild3, // #4 = $id
/*23898*/         OPC_MoveChild, 3,
/*23900*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23903*/         OPC_MoveParent,
/*23904*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23906*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode2:$target #5 #6 #7
/*23909*/         OPC_EmitMergeInputChains, 2, 0, 1, 
/*23913*/         OPC_EmitConvertToTarget, 4,
/*23915*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 5, 6, 7, 3, 8, 
                  // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 25
                  // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*23926*/       /*SwitchOpcode*/ 34, TARGET_VAL(ISD::ADD),// ->23963
/*23929*/         OPC_RecordChild0, // #1 = $target
/*23930*/         OPC_RecordChild1, // #2 = $idx
/*23931*/         OPC_CheckType, MVT::i32,
/*23933*/         OPC_MoveParent,
/*23934*/         OPC_RecordChild2, // #3 = $jt
/*23935*/         OPC_MoveChild, 2,
/*23937*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*23940*/         OPC_MoveParent,
/*23941*/         OPC_RecordChild3, // #4 = $id
/*23942*/         OPC_MoveChild, 3,
/*23944*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23947*/         OPC_MoveParent,
/*23948*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23950*/         OPC_EmitMergeInputChains1_0,
/*23951*/         OPC_EmitConvertToTarget, 4,
/*23953*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
                  // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 12
                  // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt, (imm:i32):$id)
/*23963*/       0, // EndSwitchOpcode
/*23964*/     /*Scope*/ 49, /*->24014*/
/*23965*/       OPC_RecordChild1, // #1 = $target
/*23966*/       OPC_CheckChild1Type, MVT::i32,
/*23968*/       OPC_RecordChild2, // #2 = $jt
/*23969*/       OPC_MoveChild, 2,
/*23971*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*23974*/       OPC_MoveParent,
/*23975*/       OPC_RecordChild3, // #3 = $id
/*23976*/       OPC_MoveChild, 3,
/*23978*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23981*/       OPC_MoveParent,
/*23982*/       OPC_Scope, 14, /*->23998*/ // 2 children in Scope
/*23984*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23986*/         OPC_EmitMergeInputChains1_0,
/*23987*/         OPC_EmitConvertToTarget, 3,
/*23989*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                  // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                  // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*23998*/       /*Scope*/ 14, /*->24013*/
/*23999*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24001*/         OPC_EmitMergeInputChains1_0,
/*24002*/         OPC_EmitConvertToTarget, 3,
/*24004*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                  // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                  // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*24013*/       0, /*End of Scope*/
/*24014*/     0, /*End of Scope*/
/*24015*/   /*SwitchOpcode*/ 23|128,11/*1431*/, TARGET_VAL(ARMISD::CMPZ),// ->25450
/*24019*/     OPC_Scope, 0|128,1/*128*/, /*->24150*/ // 12 children in Scope
/*24022*/       OPC_MoveChild, 0,
/*24024*/       OPC_SwitchOpcode /*2 cases */, 59, TARGET_VAL(ISD::AND),// ->24087
/*24028*/         OPC_RecordChild0, // #0 = $Rn
/*24029*/         OPC_RecordChild1, // #1 = $shift
/*24030*/         OPC_CheckPredicate, 61, // Predicate_and_su
/*24032*/         OPC_CheckType, MVT::i32,
/*24034*/         OPC_MoveParent,
/*24035*/         OPC_CheckChild1Integer, 0, 
/*24037*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24039*/         OPC_Scope, 22, /*->24063*/ // 2 children in Scope
/*24041*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24044*/           OPC_EmitInteger, MVT::i32, 14, 
/*24047*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24050*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24063*/         /*Scope*/ 22, /*->24086*/
/*24064*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24067*/           OPC_EmitInteger, MVT::i32, 14, 
/*24070*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24073*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24086*/         0, /*End of Scope*/
/*24087*/       /*SwitchOpcode*/ 59, TARGET_VAL(ISD::XOR),// ->24149
/*24090*/         OPC_RecordChild0, // #0 = $Rn
/*24091*/         OPC_RecordChild1, // #1 = $shift
/*24092*/         OPC_CheckPredicate, 62, // Predicate_xor_su
/*24094*/         OPC_CheckType, MVT::i32,
/*24096*/         OPC_MoveParent,
/*24097*/         OPC_CheckChild1Integer, 0, 
/*24099*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24101*/         OPC_Scope, 22, /*->24125*/ // 2 children in Scope
/*24103*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24106*/           OPC_EmitInteger, MVT::i32, 14, 
/*24109*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24112*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24125*/         /*Scope*/ 22, /*->24148*/
/*24126*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24129*/           OPC_EmitInteger, MVT::i32, 14, 
/*24132*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24135*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24148*/         0, /*End of Scope*/
/*24149*/       0, // EndSwitchOpcode
/*24150*/     /*Scope*/ 36, /*->24187*/
/*24151*/       OPC_RecordChild0, // #0 = $Rn
/*24152*/       OPC_CheckChild0Type, MVT::i32,
/*24154*/       OPC_MoveChild, 1,
/*24156*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24159*/       OPC_CheckChild0Integer, 0, 
/*24161*/       OPC_RecordChild1, // #1 = $shift
/*24162*/       OPC_MoveParent,
/*24163*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24165*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24168*/       OPC_EmitInteger, MVT::i32, 14, 
/*24171*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24174*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24187*/     /*Scope*/ 2|128,2/*258*/, /*->24447*/
/*24189*/       OPC_MoveChild, 0,
/*24191*/       OPC_SwitchOpcode /*3 cases */, 31, TARGET_VAL(ISD::SUB),// ->24226
/*24195*/         OPC_CheckChild0Integer, 0, 
/*24197*/         OPC_RecordChild1, // #0 = $shift
/*24198*/         OPC_CheckType, MVT::i32,
/*24200*/         OPC_MoveParent,
/*24201*/         OPC_RecordChild1, // #1 = $Rn
/*24202*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24204*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24207*/         OPC_EmitInteger, MVT::i32, 14, 
/*24210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24213*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                  // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24226*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::AND),// ->24336
/*24229*/         OPC_RecordChild0, // #0 = $Rn
/*24230*/         OPC_RecordChild1, // #1 = $shift
/*24231*/         OPC_CheckPredicate, 61, // Predicate_and_su
/*24233*/         OPC_CheckType, MVT::i32,
/*24235*/         OPC_MoveParent,
/*24236*/         OPC_CheckChild1Integer, 0, 
/*24238*/         OPC_Scope, 23, /*->24263*/ // 4 children in Scope
/*24240*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24242*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*24245*/           OPC_EmitInteger, MVT::i32, 14, 
/*24248*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24251*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24263*/         /*Scope*/ 23, /*->24287*/
/*24264*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24266*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24269*/           OPC_EmitInteger, MVT::i32, 14, 
/*24272*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24275*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24287*/         /*Scope*/ 23, /*->24311*/
/*24288*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24290*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*24293*/           OPC_EmitInteger, MVT::i32, 14, 
/*24296*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24299*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24311*/         /*Scope*/ 23, /*->24335*/
/*24312*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24314*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24317*/           OPC_EmitInteger, MVT::i32, 14, 
/*24320*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24323*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24335*/         0, /*End of Scope*/
/*24336*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::XOR),// ->24446
/*24339*/         OPC_RecordChild0, // #0 = $Rn
/*24340*/         OPC_RecordChild1, // #1 = $shift
/*24341*/         OPC_CheckPredicate, 62, // Predicate_xor_su
/*24343*/         OPC_CheckType, MVT::i32,
/*24345*/         OPC_MoveParent,
/*24346*/         OPC_CheckChild1Integer, 0, 
/*24348*/         OPC_Scope, 23, /*->24373*/ // 4 children in Scope
/*24350*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24352*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*24355*/           OPC_EmitInteger, MVT::i32, 14, 
/*24358*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24361*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24373*/         /*Scope*/ 23, /*->24397*/
/*24374*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24376*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24379*/           OPC_EmitInteger, MVT::i32, 14, 
/*24382*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24385*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24397*/         /*Scope*/ 23, /*->24421*/
/*24398*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24400*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*24403*/           OPC_EmitInteger, MVT::i32, 14, 
/*24406*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24409*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24421*/         /*Scope*/ 23, /*->24445*/
/*24422*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24424*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24427*/           OPC_EmitInteger, MVT::i32, 14, 
/*24430*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24433*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24445*/         0, /*End of Scope*/
/*24446*/       0, // EndSwitchOpcode
/*24447*/     /*Scope*/ 62, /*->24510*/
/*24448*/       OPC_RecordChild0, // #0 = $Rn
/*24449*/       OPC_CheckChild0Type, MVT::i32,
/*24451*/       OPC_MoveChild, 1,
/*24453*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24456*/       OPC_CheckChild0Integer, 0, 
/*24458*/       OPC_RecordChild1, // #1 = $shift
/*24459*/       OPC_MoveParent,
/*24460*/       OPC_Scope, 23, /*->24485*/ // 2 children in Scope
/*24462*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24464*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*24467*/         OPC_EmitInteger, MVT::i32, 14, 
/*24470*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24473*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24485*/       /*Scope*/ 23, /*->24509*/
/*24486*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24488*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24491*/         OPC_EmitInteger, MVT::i32, 14, 
/*24494*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24497*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24509*/       0, /*End of Scope*/
/*24510*/     /*Scope*/ 88|128,1/*216*/, /*->24728*/
/*24512*/       OPC_MoveChild, 0,
/*24514*/       OPC_SwitchOpcode /*3 cases */, 57, TARGET_VAL(ISD::SUB),// ->24575
/*24518*/         OPC_CheckChild0Integer, 0, 
/*24520*/         OPC_RecordChild1, // #0 = $shift
/*24521*/         OPC_CheckType, MVT::i32,
/*24523*/         OPC_MoveParent,
/*24524*/         OPC_RecordChild1, // #1 = $Rn
/*24525*/         OPC_Scope, 23, /*->24550*/ // 2 children in Scope
/*24527*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24529*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*24532*/           OPC_EmitInteger, MVT::i32, 14, 
/*24535*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24538*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                    // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24550*/         /*Scope*/ 23, /*->24574*/
/*24551*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24553*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24556*/           OPC_EmitInteger, MVT::i32, 14, 
/*24559*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24562*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                    // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24574*/         0, /*End of Scope*/
/*24575*/       /*SwitchOpcode*/ 73, TARGET_VAL(ISD::AND),// ->24651
/*24578*/         OPC_RecordChild0, // #0 = $Rn
/*24579*/         OPC_RecordChild1, // #1 = $imm
/*24580*/         OPC_MoveChild, 1,
/*24582*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24585*/         OPC_Scope, 31, /*->24618*/ // 2 children in Scope
/*24587*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*24589*/           OPC_MoveParent,
/*24590*/           OPC_CheckPredicate, 61, // Predicate_and_su
/*24592*/           OPC_CheckType, MVT::i32,
/*24594*/           OPC_MoveParent,
/*24595*/           OPC_CheckChild1Integer, 0, 
/*24597*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24599*/           OPC_EmitConvertToTarget, 1,
/*24601*/           OPC_EmitInteger, MVT::i32, 14, 
/*24604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24607*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*24618*/         /*Scope*/ 31, /*->24650*/
/*24619*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*24621*/           OPC_MoveParent,
/*24622*/           OPC_CheckPredicate, 61, // Predicate_and_su
/*24624*/           OPC_CheckType, MVT::i32,
/*24626*/           OPC_MoveParent,
/*24627*/           OPC_CheckChild1Integer, 0, 
/*24629*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24631*/           OPC_EmitConvertToTarget, 1,
/*24633*/           OPC_EmitInteger, MVT::i32, 14, 
/*24636*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24639*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*24650*/         0, /*End of Scope*/
/*24651*/       /*SwitchOpcode*/ 73, TARGET_VAL(ISD::XOR),// ->24727
/*24654*/         OPC_RecordChild0, // #0 = $Rn
/*24655*/         OPC_RecordChild1, // #1 = $imm
/*24656*/         OPC_MoveChild, 1,
/*24658*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24661*/         OPC_Scope, 31, /*->24694*/ // 2 children in Scope
/*24663*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*24665*/           OPC_MoveParent,
/*24666*/           OPC_CheckPredicate, 62, // Predicate_xor_su
/*24668*/           OPC_CheckType, MVT::i32,
/*24670*/           OPC_MoveParent,
/*24671*/           OPC_CheckChild1Integer, 0, 
/*24673*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24675*/           OPC_EmitConvertToTarget, 1,
/*24677*/           OPC_EmitInteger, MVT::i32, 14, 
/*24680*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24683*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*24694*/         /*Scope*/ 31, /*->24726*/
/*24695*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*24697*/           OPC_MoveParent,
/*24698*/           OPC_CheckPredicate, 62, // Predicate_xor_su
/*24700*/           OPC_CheckType, MVT::i32,
/*24702*/           OPC_MoveParent,
/*24703*/           OPC_CheckChild1Integer, 0, 
/*24705*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24707*/           OPC_EmitConvertToTarget, 1,
/*24709*/           OPC_EmitInteger, MVT::i32, 14, 
/*24712*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24715*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*24726*/         0, /*End of Scope*/
/*24727*/       0, // EndSwitchOpcode
/*24728*/     /*Scope*/ 76, /*->24805*/
/*24729*/       OPC_RecordChild0, // #0 = $src
/*24730*/       OPC_CheckChild0Type, MVT::i32,
/*24732*/       OPC_RecordChild1, // #1 = $rhs
/*24733*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24735*/       OPC_Scope, 22, /*->24759*/ // 3 children in Scope
/*24737*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*24740*/         OPC_EmitInteger, MVT::i32, 14, 
/*24743*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24746*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*24759*/       /*Scope*/ 22, /*->24782*/
/*24760*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*24763*/         OPC_EmitInteger, MVT::i32, 14, 
/*24766*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24769*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*24782*/       /*Scope*/ 21, /*->24804*/
/*24783*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*24786*/         OPC_EmitInteger, MVT::i32, 14, 
/*24789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24792*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*24804*/       0, /*End of Scope*/
/*24805*/     /*Scope*/ 89, /*->24895*/
/*24806*/       OPC_MoveChild, 0,
/*24808*/       OPC_SwitchOpcode /*2 cases */, 51, TARGET_VAL(ISD::AND),// ->24863
/*24812*/         OPC_RecordChild0, // #0 = $Rn
/*24813*/         OPC_RecordChild1, // #1 = $Rm
/*24814*/         OPC_CheckPredicate, 61, // Predicate_and_su
/*24816*/         OPC_CheckType, MVT::i32,
/*24818*/         OPC_MoveParent,
/*24819*/         OPC_CheckChild1Integer, 0, 
/*24821*/         OPC_Scope, 19, /*->24842*/ // 2 children in Scope
/*24823*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24825*/           OPC_EmitInteger, MVT::i32, 14, 
/*24828*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24831*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24842*/         /*Scope*/ 19, /*->24862*/
/*24843*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24845*/           OPC_EmitInteger, MVT::i32, 14, 
/*24848*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24851*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24862*/         0, /*End of Scope*/
/*24863*/       /*SwitchOpcode*/ 28, TARGET_VAL(ISD::XOR),// ->24894
/*24866*/         OPC_RecordChild0, // #0 = $Rn
/*24867*/         OPC_RecordChild1, // #1 = $Rm
/*24868*/         OPC_CheckPredicate, 62, // Predicate_xor_su
/*24870*/         OPC_CheckType, MVT::i32,
/*24872*/         OPC_MoveParent,
/*24873*/         OPC_CheckChild1Integer, 0, 
/*24875*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24877*/         OPC_EmitInteger, MVT::i32, 14, 
/*24880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24883*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24894*/       0, // EndSwitchOpcode
/*24895*/     /*Scope*/ 27, /*->24923*/
/*24896*/       OPC_RecordChild0, // #0 = $lhs
/*24897*/       OPC_CheckChild0Type, MVT::i32,
/*24899*/       OPC_RecordChild1, // #1 = $rhs
/*24900*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24902*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*24905*/       OPC_EmitInteger, MVT::i32, 14, 
/*24908*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24911*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*24923*/     /*Scope*/ 96, /*->25020*/
/*24924*/       OPC_MoveChild, 0,
/*24926*/       OPC_SwitchOpcode /*2 cases */, 43, TARGET_VAL(ISD::AND),// ->24973
/*24930*/         OPC_RecordChild0, // #0 = $Rn
/*24931*/         OPC_RecordChild1, // #1 = $Rm
/*24932*/         OPC_CheckPredicate, 61, // Predicate_and_su
/*24934*/         OPC_CheckType, MVT::i32,
/*24936*/         OPC_MoveParent,
/*24937*/         OPC_CheckChild1Integer, 0, 
/*24939*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24941*/         OPC_EmitInteger, MVT::i32, 14, 
/*24944*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24947*/         OPC_Scope, 11, /*->24960*/ // 2 children in Scope
/*24949*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24960*/         /*Scope*/ 11, /*->24972*/
/*24961*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24972*/         0, /*End of Scope*/
/*24973*/       /*SwitchOpcode*/ 43, TARGET_VAL(ISD::XOR),// ->25019
/*24976*/         OPC_RecordChild0, // #0 = $Rn
/*24977*/         OPC_RecordChild1, // #1 = $Rm
/*24978*/         OPC_CheckPredicate, 62, // Predicate_xor_su
/*24980*/         OPC_CheckType, MVT::i32,
/*24982*/         OPC_MoveParent,
/*24983*/         OPC_CheckChild1Integer, 0, 
/*24985*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24987*/         OPC_EmitInteger, MVT::i32, 14, 
/*24990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24993*/         OPC_Scope, 11, /*->25006*/ // 2 children in Scope
/*24995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25006*/         /*Scope*/ 11, /*->25018*/
/*25007*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25018*/         0, /*End of Scope*/
/*25019*/       0, // EndSwitchOpcode
/*25020*/     /*Scope*/ 1|128,1/*129*/, /*->25151*/
/*25022*/       OPC_RecordChild0, // #0 = $rhs
/*25023*/       OPC_CheckChild0Type, MVT::i32,
/*25025*/       OPC_Scope, 51, /*->25078*/ // 2 children in Scope
/*25027*/         OPC_RecordChild1, // #1 = $src
/*25028*/         OPC_Scope, 23, /*->25053*/ // 2 children in Scope
/*25030*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25032*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*25035*/           OPC_EmitInteger, MVT::i32, 14, 
/*25038*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25041*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                    // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*25053*/         /*Scope*/ 23, /*->25077*/
/*25054*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25056*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*25059*/           OPC_EmitInteger, MVT::i32, 14, 
/*25062*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25065*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                    // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*25077*/         0, /*End of Scope*/
/*25078*/       /*Scope*/ 71, /*->25150*/
/*25079*/         OPC_MoveChild, 1,
/*25081*/         OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25084*/         OPC_CheckChild0Integer, 0, 
/*25086*/         OPC_RecordChild1, // #1 = $Rm
/*25087*/         OPC_MoveParent,
/*25088*/         OPC_Scope, 19, /*->25109*/ // 3 children in Scope
/*25090*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25092*/           OPC_EmitInteger, MVT::i32, 14, 
/*25095*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25098*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                    // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*25109*/         /*Scope*/ 19, /*->25129*/
/*25110*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25112*/           OPC_EmitInteger, MVT::i32, 14, 
/*25115*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25118*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25129*/         /*Scope*/ 19, /*->25149*/
/*25130*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25132*/           OPC_EmitInteger, MVT::i32, 14, 
/*25135*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25138*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25149*/         0, /*End of Scope*/
/*25150*/       0, /*End of Scope*/
/*25151*/     /*Scope*/ 74, /*->25226*/
/*25152*/       OPC_MoveChild, 0,
/*25154*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25157*/       OPC_CheckChild0Integer, 0, 
/*25159*/       OPC_RecordChild1, // #0 = $Rm
/*25160*/       OPC_CheckType, MVT::i32,
/*25162*/       OPC_MoveParent,
/*25163*/       OPC_RecordChild1, // #1 = $Rn
/*25164*/       OPC_Scope, 19, /*->25185*/ // 3 children in Scope
/*25166*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25168*/         OPC_EmitInteger, MVT::i32, 14, 
/*25171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25174*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*25185*/       /*Scope*/ 19, /*->25205*/
/*25186*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25188*/         OPC_EmitInteger, MVT::i32, 14, 
/*25191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25194*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25205*/       /*Scope*/ 19, /*->25225*/
/*25206*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25208*/         OPC_EmitInteger, MVT::i32, 14, 
/*25211*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25214*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25225*/       0, /*End of Scope*/
/*25226*/     /*Scope*/ 93|128,1/*221*/, /*->25449*/
/*25228*/       OPC_RecordChild0, // #0 = $src
/*25229*/       OPC_CheckChild0Type, MVT::i32,
/*25231*/       OPC_RecordChild1, // #1 = $imm
/*25232*/       OPC_Scope, 10|128,1/*138*/, /*->25373*/ // 4 children in Scope
/*25235*/         OPC_MoveChild, 1,
/*25237*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25240*/         OPC_Scope, 24, /*->25266*/ // 5 children in Scope
/*25242*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*25244*/           OPC_MoveParent,
/*25245*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25247*/           OPC_EmitConvertToTarget, 1,
/*25249*/           OPC_EmitInteger, MVT::i32, 14, 
/*25252*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25255*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm)
/*25266*/         /*Scope*/ 27, /*->25294*/
/*25267*/           OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*25269*/           OPC_MoveParent,
/*25270*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25272*/           OPC_EmitConvertToTarget, 1,
/*25274*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*25277*/           OPC_EmitInteger, MVT::i32, 14, 
/*25280*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25283*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*25294*/         /*Scope*/ 24, /*->25319*/
/*25295*/           OPC_CheckPredicate, 59, // Predicate_imm0_255
/*25297*/           OPC_MoveParent,
/*25298*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25300*/           OPC_EmitConvertToTarget, 1,
/*25302*/           OPC_EmitInteger, MVT::i32, 14, 
/*25305*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25308*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                    // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*25319*/         /*Scope*/ 24, /*->25344*/
/*25320*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*25322*/           OPC_MoveParent,
/*25323*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25325*/           OPC_EmitConvertToTarget, 1,
/*25327*/           OPC_EmitInteger, MVT::i32, 14, 
/*25330*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25333*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*25344*/         /*Scope*/ 27, /*->25372*/
/*25345*/           OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*25347*/           OPC_MoveParent,
/*25348*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25350*/           OPC_EmitConvertToTarget, 1,
/*25352*/           OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*25355*/           OPC_EmitInteger, MVT::i32, 14, 
/*25358*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25361*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2CMNri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*25372*/         0, /*End of Scope*/
/*25373*/       /*Scope*/ 19, /*->25393*/
/*25374*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25376*/         OPC_EmitInteger, MVT::i32, 14, 
/*25379*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25382*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                  // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*25393*/       /*Scope*/ 19, /*->25413*/
/*25394*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25396*/         OPC_EmitInteger, MVT::i32, 14, 
/*25399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25402*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25413*/       /*Scope*/ 34, /*->25448*/
/*25414*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25416*/         OPC_EmitInteger, MVT::i32, 14, 
/*25419*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25422*/         OPC_Scope, 11, /*->25435*/ // 2 children in Scope
/*25424*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*25435*/         /*Scope*/ 11, /*->25447*/
/*25436*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*25447*/         0, /*End of Scope*/
/*25448*/       0, /*End of Scope*/
/*25449*/     0, /*End of Scope*/
/*25450*/   /*SwitchOpcode*/ 10|128,5/*650*/, TARGET_VAL(ARMISD::CMOV),// ->26104
/*25454*/     OPC_CaptureGlueInput,
/*25455*/     OPC_RecordChild0, // #0 = $false
/*25456*/     OPC_Scope, 47, /*->25505*/ // 3 children in Scope
/*25458*/       OPC_RecordChild1, // #1 = $shift
/*25459*/       OPC_RecordChild2, // #2 = $p
/*25460*/       OPC_CheckType, MVT::i32,
/*25462*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25464*/       OPC_Scope, 19, /*->25485*/ // 2 children in Scope
/*25466*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*25469*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #6 #7
/*25472*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCsr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p) - Complexity = 24
                  // Dst: (MOVCCsr:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p)
/*25485*/       /*Scope*/ 18, /*->25504*/
/*25486*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*25489*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #5 #6
/*25492*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCsi), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p) - Complexity = 21
                  // Dst: (MOVCCsi:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p)
/*25504*/       0, /*End of Scope*/
/*25505*/     /*Scope*/ 34|128,1/*162*/, /*->25669*/
/*25507*/       OPC_MoveChild, 1,
/*25509*/       OPC_SwitchOpcode /*4 cases */, 35, TARGET_VAL(ISD::SHL),// ->25548
/*25513*/         OPC_RecordChild0, // #1 = $Rm
/*25514*/         OPC_RecordChild1, // #2 = $imm
/*25515*/         OPC_MoveChild, 1,
/*25517*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25520*/         OPC_CheckPredicate, 63, // Predicate_imm0_31
/*25522*/         OPC_CheckType, MVT::i32,
/*25524*/         OPC_MoveParent,
/*25525*/         OPC_MoveParent,
/*25526*/         OPC_RecordChild2, // #3 = $p
/*25527*/         OPC_CheckType, MVT::i32,
/*25529*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25531*/         OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25534*/         OPC_EmitConvertToTarget, 2,
/*25536*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCClsl), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsl:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*25548*/       /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->25589
/*25551*/         OPC_RecordChild0, // #1 = $Rm
/*25552*/         OPC_RecordChild1, // #2 = $imm
/*25553*/         OPC_MoveChild, 1,
/*25555*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25558*/         OPC_CheckPredicate, 34, // Predicate_imm_sr
/*25560*/         OPC_CheckType, MVT::i32,
/*25562*/         OPC_MoveParent,
/*25563*/         OPC_MoveParent,
/*25564*/         OPC_RecordChild2, // #3 = $p
/*25565*/         OPC_CheckType, MVT::i32,
/*25567*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25569*/         OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25572*/         OPC_EmitConvertToTarget, 2,
/*25574*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*25577*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCClsr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25589*/       /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRA),// ->25630
/*25592*/         OPC_RecordChild0, // #1 = $Rm
/*25593*/         OPC_RecordChild1, // #2 = $imm
/*25594*/         OPC_MoveChild, 1,
/*25596*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25599*/         OPC_CheckPredicate, 34, // Predicate_imm_sr
/*25601*/         OPC_CheckType, MVT::i32,
/*25603*/         OPC_MoveParent,
/*25604*/         OPC_MoveParent,
/*25605*/         OPC_RecordChild2, // #3 = $p
/*25606*/         OPC_CheckType, MVT::i32,
/*25608*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25610*/         OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25613*/         OPC_EmitConvertToTarget, 2,
/*25615*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*25618*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCasr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCasr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25630*/       /*SwitchOpcode*/ 35, TARGET_VAL(ISD::ROTR),// ->25668
/*25633*/         OPC_RecordChild0, // #1 = $Rm
/*25634*/         OPC_RecordChild1, // #2 = $imm
/*25635*/         OPC_MoveChild, 1,
/*25637*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25640*/         OPC_CheckPredicate, 63, // Predicate_imm0_31
/*25642*/         OPC_CheckType, MVT::i32,
/*25644*/         OPC_MoveParent,
/*25645*/         OPC_MoveParent,
/*25646*/         OPC_RecordChild2, // #3 = $p
/*25647*/         OPC_CheckType, MVT::i32,
/*25649*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25651*/         OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25654*/         OPC_EmitConvertToTarget, 2,
/*25656*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCror), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCror:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*25668*/       0, // EndSwitchOpcode
/*25669*/     /*Scope*/ 48|128,3/*432*/, /*->26103*/
/*25671*/       OPC_RecordChild1, // #1 = $imm
/*25672*/       OPC_Scope, 80|128,1/*208*/, /*->25883*/ // 7 children in Scope
/*25675*/         OPC_MoveChild, 1,
/*25677*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25680*/         OPC_Scope, 24, /*->25706*/ // 7 children in Scope
/*25682*/           OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*25684*/           OPC_MoveParent,
/*25685*/           OPC_RecordChild2, // #2 = $p
/*25686*/           OPC_CheckType, MVT::i32,
/*25688*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*25690*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25693*/           OPC_EmitConvertToTarget, 1,
/*25695*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi16), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi16:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25706*/         /*Scope*/ 24, /*->25731*/
/*25707*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*25709*/           OPC_MoveParent,
/*25710*/           OPC_RecordChild2, // #2 = $p
/*25711*/           OPC_CheckType, MVT::i32,
/*25713*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25715*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25718*/           OPC_EmitConvertToTarget, 1,
/*25720*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25731*/         /*Scope*/ 27, /*->25759*/
/*25732*/           OPC_CheckPredicate, 30, // Predicate_mod_imm_not
/*25734*/           OPC_MoveParent,
/*25735*/           OPC_RecordChild2, // #2 = $p
/*25736*/           OPC_CheckType, MVT::i32,
/*25738*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25740*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25743*/           OPC_EmitConvertToTarget, 1,
/*25745*/           OPC_EmitNodeXForm, 10, 5, // imm_not_XFORM
/*25748*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MVNCCi:i32 GPR:i32:$false, (imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25759*/         /*Scope*/ 24, /*->25784*/
/*25760*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*25762*/           OPC_MoveParent,
/*25763*/           OPC_RecordChild2, // #2 = $p
/*25764*/           OPC_CheckType, MVT::i32,
/*25766*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25768*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25771*/           OPC_EmitConvertToTarget, 1,
/*25773*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25784*/         /*Scope*/ 24, /*->25809*/
/*25785*/           OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*25787*/           OPC_MoveParent,
/*25788*/           OPC_RecordChild2, // #2 = $p
/*25789*/           OPC_CheckType, MVT::i32,
/*25791*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25793*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25796*/           OPC_EmitConvertToTarget, 1,
/*25798*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi16), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi16:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25809*/         /*Scope*/ 27, /*->25837*/
/*25810*/           OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*25812*/           OPC_MoveParent,
/*25813*/           OPC_RecordChild2, // #2 = $p
/*25814*/           OPC_CheckType, MVT::i32,
/*25816*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25818*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25821*/           OPC_EmitConvertToTarget, 1,
/*25823*/           OPC_EmitNodeXForm, 8, 5, // t2_so_imm_not_XFORM
/*25826*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MVNCCi:i32 rGPR:i32:$false, (t2_so_imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25837*/         /*Scope*/ 44, /*->25882*/
/*25838*/           OPC_MoveParent,
/*25839*/           OPC_RecordChild2, // #2 = $p
/*25840*/           OPC_CheckType, MVT::i32,
/*25842*/           OPC_Scope, 18, /*->25862*/ // 2 children in Scope
/*25844*/             OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*25846*/             OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25849*/             OPC_EmitConvertToTarget, 1,
/*25851*/             OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi32imm), 0|OPFL_GlueInput,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (MOVCCi32imm:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*25862*/           /*Scope*/ 18, /*->25881*/
/*25863*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25865*/             OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25868*/             OPC_EmitConvertToTarget, 1,
/*25870*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi32imm), 0|OPFL_GlueInput,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (t2MOVCCi32imm:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*25881*/           0, /*End of Scope*/
/*25882*/         0, /*End of Scope*/
/*25883*/       /*Scope*/ 54, /*->25938*/
/*25884*/         OPC_RecordChild2, // #2 = $p
/*25885*/         OPC_CheckType, MVT::i32,
/*25887*/         OPC_Scope, 16, /*->25905*/ // 3 children in Scope
/*25889*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25891*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25894*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCr), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (MOVCCr:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p)
/*25905*/         /*Scope*/ 16, /*->25922*/
/*25906*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25908*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25911*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCr), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (t2MOVCCr:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p)
/*25922*/         /*Scope*/ 14, /*->25937*/
/*25923*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25926*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVCCr_pseudo), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (tMOVCCr_pseudo:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p)
/*25937*/         0, /*End of Scope*/
/*25938*/       /*Scope*/ 30, /*->25969*/
/*25939*/         OPC_CheckChild2Integer, 12, 
/*25941*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->25955
/*25944*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*25946*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGTS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*25955*/         /*SwitchType*/ 11, MVT::f64,// ->25968
/*25957*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*25959*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGTD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*25968*/         0, // EndSwitchType
/*25969*/       /*Scope*/ 30, /*->26000*/
/*25970*/         OPC_CheckChild2Integer, 10, 
/*25972*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->25986
/*25975*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*25977*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGES), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 10:i32) - Complexity = 12
                    // Dst: (VSELGES:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*25986*/         /*SwitchType*/ 11, MVT::f64,// ->25999
/*25988*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*25990*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGED), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 10:i32) - Complexity = 12
                    // Dst: (VSELGED:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*25999*/         0, // EndSwitchType
/*26000*/       /*Scope*/ 30, /*->26031*/
/*26001*/         OPC_CheckChild2Integer, 0, 
/*26003*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->26017
/*26006*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*26008*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELEQS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*26017*/         /*SwitchType*/ 11, MVT::f64,// ->26030
/*26019*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*26021*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELEQD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*26030*/         0, // EndSwitchType
/*26031*/       /*Scope*/ 30, /*->26062*/
/*26032*/         OPC_CheckChild2Integer, 6, 
/*26034*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->26048
/*26037*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*26039*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELVSS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*26048*/         /*SwitchType*/ 11, MVT::f64,// ->26061
/*26050*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*26052*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELVSD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*26061*/         0, // EndSwitchType
/*26062*/       /*Scope*/ 39, /*->26102*/
/*26063*/         OPC_RecordChild2, // #2 = $p
/*26064*/         OPC_SwitchType /*2 cases */, 16, MVT::f64,// ->26083
/*26067*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*26069*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*26072*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDcc), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVDcc:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p)
/*26083*/         /*SwitchType*/ 16, MVT::f32,// ->26101
/*26085*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*26087*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*26090*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVScc), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVScc:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p)
/*26101*/         0, // EndSwitchType
/*26102*/       0, /*End of Scope*/
/*26103*/     0, /*End of Scope*/
/*26104*/   /*SwitchOpcode*/ 9|128,53/*6793*/, TARGET_VAL(ISD::LOAD),// ->32901
/*26108*/     OPC_RecordMemRef,
/*26109*/     OPC_RecordNode, // #0 = 'ld' chained node
/*26110*/     OPC_Scope, 74|128,1/*202*/, /*->26315*/ // 5 children in Scope
/*26113*/       OPC_RecordChild1, // #1 = $addr
/*26114*/       OPC_CheckChild1Type, MVT::i32,
/*26116*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*26118*/       OPC_CheckType, MVT::i32,
/*26120*/       OPC_Scope, 25, /*->26147*/ // 3 children in Scope
/*26122*/         OPC_CheckPredicate, 60, // Predicate_load
/*26124*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26126*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26129*/         OPC_EmitMergeInputChains1_0,
/*26130*/         OPC_EmitInteger, MVT::i32, 14, 
/*26133*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26136*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                  // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*26147*/       /*Scope*/ 56, /*->26204*/
/*26148*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26150*/         OPC_Scope, 25, /*->26177*/ // 2 children in Scope
/*26152*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*26154*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26156*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26159*/           OPC_EmitMergeInputChains1_0,
/*26160*/           OPC_EmitInteger, MVT::i32, 14, 
/*26163*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26166*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*26177*/         /*Scope*/ 25, /*->26203*/
/*26178*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*26180*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26182*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26185*/           OPC_EmitMergeInputChains1_0,
/*26186*/           OPC_EmitInteger, MVT::i32, 14, 
/*26189*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26192*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*26203*/         0, /*End of Scope*/
/*26204*/       /*Scope*/ 109, /*->26314*/
/*26205*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*26207*/         OPC_Scope, 25, /*->26234*/ // 3 children in Scope
/*26209*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*26211*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26213*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26216*/           OPC_EmitMergeInputChains1_0,
/*26217*/           OPC_EmitInteger, MVT::i32, 14, 
/*26220*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26223*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*26234*/         /*Scope*/ 52, /*->26287*/
/*26235*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*26237*/           OPC_Scope, 23, /*->26262*/ // 2 children in Scope
/*26239*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26241*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26244*/             OPC_EmitMergeInputChains1_0,
/*26245*/             OPC_EmitInteger, MVT::i32, 14, 
/*26248*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26251*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*26262*/           /*Scope*/ 23, /*->26286*/
/*26263*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26265*/             OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26268*/             OPC_EmitMergeInputChains1_0,
/*26269*/             OPC_EmitInteger, MVT::i32, 14, 
/*26272*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26275*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*26286*/           0, /*End of Scope*/
/*26287*/         /*Scope*/ 25, /*->26313*/
/*26288*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*26290*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26292*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26295*/           OPC_EmitMergeInputChains1_0,
/*26296*/           OPC_EmitInteger, MVT::i32, 14, 
/*26299*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26302*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*26313*/         0, /*End of Scope*/
/*26314*/       0, /*End of Scope*/
/*26315*/     /*Scope*/ 45, /*->26361*/
/*26316*/       OPC_MoveChild, 1,
/*26318*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::WrapperPIC),
/*26321*/       OPC_RecordChild0, // #1 = $addr
/*26322*/       OPC_MoveChild, 0,
/*26324*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*26327*/       OPC_MoveParent,
/*26328*/       OPC_MoveParent,
/*26329*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*26331*/       OPC_CheckPredicate, 60, // Predicate_load
/*26333*/       OPC_CheckType, MVT::i32,
/*26335*/       OPC_Scope, 11, /*->26348*/ // 2 children in Scope
/*26337*/         OPC_CheckPatternPredicate, 32, // (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*26339*/         OPC_EmitMergeInputChains1_0,
/*26340*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                  // Dst: (LDRLIT_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*26348*/       /*Scope*/ 11, /*->26360*/
/*26349*/         OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*26351*/         OPC_EmitMergeInputChains1_0,
/*26352*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                  // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*26360*/       0, /*End of Scope*/
/*26361*/     /*Scope*/ 37|128,16/*2085*/, /*->28448*/
/*26363*/       OPC_RecordChild1, // #1 = $shift
/*26364*/       OPC_CheckChild1Type, MVT::i32,
/*26366*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*26368*/       OPC_CheckType, MVT::i32,
/*26370*/       OPC_Scope, 26, /*->26398*/ // 24 children in Scope
/*26372*/         OPC_CheckPredicate, 60, // Predicate_load
/*26374*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26376*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*26379*/         OPC_EmitMergeInputChains1_0,
/*26380*/         OPC_EmitInteger, MVT::i32, 14, 
/*26383*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26386*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*26398*/       /*Scope*/ 58, /*->26457*/
/*26399*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26401*/         OPC_Scope, 26, /*->26429*/ // 2 children in Scope
/*26403*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*26405*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26407*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*26410*/           OPC_EmitMergeInputChains1_0,
/*26411*/           OPC_EmitInteger, MVT::i32, 14, 
/*26414*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26417*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*26429*/         /*Scope*/ 26, /*->26456*/
/*26430*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*26432*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26434*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26437*/           OPC_EmitMergeInputChains1_0,
/*26438*/           OPC_EmitInteger, MVT::i32, 14, 
/*26441*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26444*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*26456*/         0, /*End of Scope*/
/*26457*/       /*Scope*/ 58, /*->26516*/
/*26458*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*26460*/         OPC_Scope, 26, /*->26488*/ // 2 children in Scope
/*26462*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*26464*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26466*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26469*/           OPC_EmitMergeInputChains1_0,
/*26470*/           OPC_EmitInteger, MVT::i32, 14, 
/*26473*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26476*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*26488*/         /*Scope*/ 26, /*->26515*/
/*26489*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*26491*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26493*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26496*/           OPC_EmitMergeInputChains1_0,
/*26497*/           OPC_EmitInteger, MVT::i32, 14, 
/*26500*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26503*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*26515*/         0, /*End of Scope*/
/*26516*/       /*Scope*/ 28, /*->26545*/
/*26517*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26519*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*26521*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26523*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26526*/         OPC_EmitMergeInputChains1_0,
/*26527*/         OPC_EmitInteger, MVT::i32, 14, 
/*26530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26533*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26545*/       /*Scope*/ 85, /*->26631*/
/*26546*/         OPC_CheckPredicate, 32, // Predicate_extload
/*26548*/         OPC_Scope, 26, /*->26576*/ // 3 children in Scope
/*26550*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*26552*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26554*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26557*/           OPC_EmitMergeInputChains1_0,
/*26558*/           OPC_EmitInteger, MVT::i32, 14, 
/*26561*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26564*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26576*/         /*Scope*/ 26, /*->26603*/
/*26577*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*26579*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26581*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26584*/           OPC_EmitMergeInputChains1_0,
/*26585*/           OPC_EmitInteger, MVT::i32, 14, 
/*26588*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26591*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26603*/         /*Scope*/ 26, /*->26630*/
/*26604*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*26606*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26608*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26611*/           OPC_EmitMergeInputChains1_0,
/*26612*/           OPC_EmitInteger, MVT::i32, 14, 
/*26615*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26618*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*26630*/         0, /*End of Scope*/
/*26631*/       /*Scope*/ 26, /*->26658*/
/*26632*/         OPC_CheckPredicate, 60, // Predicate_load
/*26634*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26636*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26639*/         OPC_EmitMergeInputChains1_0,
/*26640*/         OPC_EmitInteger, MVT::i32, 14, 
/*26643*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26646*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*26658*/       /*Scope*/ 58, /*->26717*/
/*26659*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26661*/         OPC_Scope, 26, /*->26689*/ // 2 children in Scope
/*26663*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*26665*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26667*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26670*/           OPC_EmitMergeInputChains1_0,
/*26671*/           OPC_EmitInteger, MVT::i32, 14, 
/*26674*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26677*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*26689*/         /*Scope*/ 26, /*->26716*/
/*26690*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*26692*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26694*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26697*/           OPC_EmitMergeInputChains1_0,
/*26698*/           OPC_EmitInteger, MVT::i32, 14, 
/*26701*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26704*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26716*/         0, /*End of Scope*/
/*26717*/       /*Scope*/ 58, /*->26776*/
/*26718*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*26720*/         OPC_Scope, 26, /*->26748*/ // 2 children in Scope
/*26722*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*26724*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26726*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26729*/           OPC_EmitMergeInputChains1_0,
/*26730*/           OPC_EmitInteger, MVT::i32, 14, 
/*26733*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26736*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*26748*/         /*Scope*/ 26, /*->26775*/
/*26749*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*26751*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26753*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26756*/           OPC_EmitMergeInputChains1_0,
/*26757*/           OPC_EmitInteger, MVT::i32, 14, 
/*26760*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26763*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*26775*/         0, /*End of Scope*/
/*26776*/       /*Scope*/ 28, /*->26805*/
/*26777*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26779*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*26781*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26783*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26786*/         OPC_EmitMergeInputChains1_0,
/*26787*/         OPC_EmitInteger, MVT::i32, 14, 
/*26790*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26793*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26805*/       /*Scope*/ 85, /*->26891*/
/*26806*/         OPC_CheckPredicate, 32, // Predicate_extload
/*26808*/         OPC_Scope, 26, /*->26836*/ // 3 children in Scope
/*26810*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*26812*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26814*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26817*/           OPC_EmitMergeInputChains1_0,
/*26818*/           OPC_EmitInteger, MVT::i32, 14, 
/*26821*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26824*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26836*/         /*Scope*/ 26, /*->26863*/
/*26837*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*26839*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26841*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26844*/           OPC_EmitMergeInputChains1_0,
/*26845*/           OPC_EmitInteger, MVT::i32, 14, 
/*26848*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26851*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26863*/         /*Scope*/ 26, /*->26890*/
/*26864*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*26866*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26868*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26871*/           OPC_EmitMergeInputChains1_0,
/*26872*/           OPC_EmitInteger, MVT::i32, 14, 
/*26875*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26878*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*26890*/         0, /*End of Scope*/
/*26891*/       /*Scope*/ 25, /*->26917*/
/*26892*/         OPC_CheckPredicate, 60, // Predicate_load
/*26894*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26896*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26899*/         OPC_EmitMergeInputChains1_0,
/*26900*/         OPC_EmitInteger, MVT::i32, 14, 
/*26903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26906*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*26917*/       /*Scope*/ 56, /*->26974*/
/*26918*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26920*/         OPC_Scope, 25, /*->26947*/ // 2 children in Scope
/*26922*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*26924*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26926*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26929*/           OPC_EmitMergeInputChains1_0,
/*26930*/           OPC_EmitInteger, MVT::i32, 14, 
/*26933*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26936*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*26947*/         /*Scope*/ 25, /*->26973*/
/*26948*/           OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*26950*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26952*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26955*/           OPC_EmitMergeInputChains1_0,
/*26956*/           OPC_EmitInteger, MVT::i32, 14, 
/*26959*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26962*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*26973*/         0, /*End of Scope*/
/*26974*/       /*Scope*/ 107, /*->27082*/
/*26975*/         OPC_CheckPredicate, 32, // Predicate_extload
/*26977*/         OPC_Scope, 25, /*->27004*/ // 3 children in Scope
/*26979*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*26981*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26983*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26986*/           OPC_EmitMergeInputChains1_0,
/*26987*/           OPC_EmitInteger, MVT::i32, 14, 
/*26990*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26993*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27004*/         /*Scope*/ 50, /*->27055*/
/*27005*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*27007*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27009*/           OPC_Scope, 21, /*->27032*/ // 2 children in Scope
/*27011*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27014*/             OPC_EmitMergeInputChains1_0,
/*27015*/             OPC_EmitInteger, MVT::i32, 14, 
/*27018*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27021*/             OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27032*/           /*Scope*/ 21, /*->27054*/
/*27033*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27036*/             OPC_EmitMergeInputChains1_0,
/*27037*/             OPC_EmitInteger, MVT::i32, 14, 
/*27040*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27043*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*27054*/           0, /*End of Scope*/
/*27055*/         /*Scope*/ 25, /*->27081*/
/*27056*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*27058*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27060*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27063*/           OPC_EmitMergeInputChains1_0,
/*27064*/           OPC_EmitInteger, MVT::i32, 14, 
/*27067*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27070*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*27081*/         0, /*End of Scope*/
/*27082*/       /*Scope*/ 50, /*->27133*/
/*27083*/         OPC_CheckPredicate, 60, // Predicate_load
/*27085*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27087*/         OPC_Scope, 21, /*->27110*/ // 2 children in Scope
/*27089*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeRI5S4:$addr #2 #3
/*27092*/           OPC_EmitMergeInputChains1_0,
/*27093*/           OPC_EmitInteger, MVT::i32, 14, 
/*27096*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27099*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$addr)
/*27110*/         /*Scope*/ 21, /*->27132*/
/*27111*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*27114*/           OPC_EmitMergeInputChains1_0,
/*27115*/           OPC_EmitInteger, MVT::i32, 14, 
/*27118*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27121*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*27132*/         0, /*End of Scope*/
/*27133*/       /*Scope*/ 106, /*->27240*/
/*27134*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*27136*/         OPC_Scope, 50, /*->27188*/ // 2 children in Scope
/*27138*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*27140*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27142*/           OPC_Scope, 21, /*->27165*/ // 2 children in Scope
/*27144*/             OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27147*/             OPC_EmitMergeInputChains1_0,
/*27148*/             OPC_EmitInteger, MVT::i32, 14, 
/*27151*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27154*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27165*/           /*Scope*/ 21, /*->27187*/
/*27166*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27169*/             OPC_EmitMergeInputChains1_0,
/*27170*/             OPC_EmitInteger, MVT::i32, 14, 
/*27173*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27176*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27187*/           0, /*End of Scope*/
/*27188*/         /*Scope*/ 50, /*->27239*/
/*27189*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*27191*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27193*/           OPC_Scope, 21, /*->27216*/ // 2 children in Scope
/*27195*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*27198*/             OPC_EmitMergeInputChains1_0,
/*27199*/             OPC_EmitInteger, MVT::i32, 14, 
/*27202*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27205*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*27216*/           /*Scope*/ 21, /*->27238*/
/*27217*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27220*/             OPC_EmitMergeInputChains1_0,
/*27221*/             OPC_EmitInteger, MVT::i32, 14, 
/*27224*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27227*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*27238*/           0, /*End of Scope*/
/*27239*/         0, /*End of Scope*/
/*27240*/       /*Scope*/ 25, /*->27266*/
/*27241*/         OPC_CheckPredicate, 60, // Predicate_load
/*27243*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27245*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27248*/         OPC_EmitMergeInputChains1_0,
/*27249*/         OPC_EmitInteger, MVT::i32, 14, 
/*27252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27255*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27266*/       /*Scope*/ 52, /*->27319*/
/*27267*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*27269*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*27271*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27273*/         OPC_Scope, 21, /*->27296*/ // 2 children in Scope
/*27275*/           OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27278*/           OPC_EmitMergeInputChains1_0,
/*27279*/           OPC_EmitInteger, MVT::i32, 14, 
/*27282*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27285*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27296*/         /*Scope*/ 21, /*->27318*/
/*27297*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27300*/           OPC_EmitMergeInputChains1_0,
/*27301*/           OPC_EmitInteger, MVT::i32, 14, 
/*27304*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27307*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27318*/         0, /*End of Scope*/
/*27319*/       /*Scope*/ 29|128,1/*157*/, /*->27478*/
/*27321*/         OPC_CheckPredicate, 32, // Predicate_extload
/*27323*/         OPC_Scope, 50, /*->27375*/ // 3 children in Scope
/*27325*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*27327*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27329*/           OPC_Scope, 21, /*->27352*/ // 2 children in Scope
/*27331*/             OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27334*/             OPC_EmitMergeInputChains1_0,
/*27335*/             OPC_EmitInteger, MVT::i32, 14, 
/*27338*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27341*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27352*/           /*Scope*/ 21, /*->27374*/
/*27353*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27356*/             OPC_EmitMergeInputChains1_0,
/*27357*/             OPC_EmitInteger, MVT::i32, 14, 
/*27360*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27363*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27374*/           0, /*End of Scope*/
/*27375*/         /*Scope*/ 50, /*->27426*/
/*27376*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*27378*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27380*/           OPC_Scope, 21, /*->27403*/ // 2 children in Scope
/*27382*/             OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27385*/             OPC_EmitMergeInputChains1_0,
/*27386*/             OPC_EmitInteger, MVT::i32, 14, 
/*27389*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27392*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27403*/           /*Scope*/ 21, /*->27425*/
/*27404*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27407*/             OPC_EmitMergeInputChains1_0,
/*27408*/             OPC_EmitInteger, MVT::i32, 14, 
/*27411*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27414*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27425*/           0, /*End of Scope*/
/*27426*/         /*Scope*/ 50, /*->27477*/
/*27427*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*27429*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27431*/           OPC_Scope, 21, /*->27454*/ // 2 children in Scope
/*27433*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*27436*/             OPC_EmitMergeInputChains1_0,
/*27437*/             OPC_EmitInteger, MVT::i32, 14, 
/*27440*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27443*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*27454*/           /*Scope*/ 21, /*->27476*/
/*27455*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27458*/             OPC_EmitMergeInputChains1_0,
/*27459*/             OPC_EmitInteger, MVT::i32, 14, 
/*27462*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27465*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*27476*/           0, /*End of Scope*/
/*27477*/         0, /*End of Scope*/
/*27478*/       /*Scope*/ 50, /*->27529*/
/*27479*/         OPC_CheckPredicate, 60, // Predicate_load
/*27481*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27483*/         OPC_Scope, 21, /*->27506*/ // 2 children in Scope
/*27485*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27488*/           OPC_EmitMergeInputChains1_0,
/*27489*/           OPC_EmitInteger, MVT::i32, 14, 
/*27492*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27495*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*27506*/         /*Scope*/ 21, /*->27528*/
/*27507*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27510*/           OPC_EmitMergeInputChains1_0,
/*27511*/           OPC_EmitInteger, MVT::i32, 14, 
/*27514*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27517*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*27528*/         0, /*End of Scope*/
/*27529*/       /*Scope*/ 106, /*->27636*/
/*27530*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*27532*/         OPC_Scope, 50, /*->27584*/ // 2 children in Scope
/*27534*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*27536*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27538*/           OPC_Scope, 21, /*->27561*/ // 2 children in Scope
/*27540*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27543*/             OPC_EmitMergeInputChains1_0,
/*27544*/             OPC_EmitInteger, MVT::i32, 14, 
/*27547*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27550*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*27561*/           /*Scope*/ 21, /*->27583*/
/*27562*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27565*/             OPC_EmitMergeInputChains1_0,
/*27566*/             OPC_EmitInteger, MVT::i32, 14, 
/*27569*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27572*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27583*/           0, /*End of Scope*/
/*27584*/         /*Scope*/ 50, /*->27635*/
/*27585*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*27587*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27589*/           OPC_Scope, 21, /*->27612*/ // 2 children in Scope
/*27591*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27594*/             OPC_EmitMergeInputChains1_0,
/*27595*/             OPC_EmitInteger, MVT::i32, 14, 
/*27598*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27601*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27612*/           /*Scope*/ 21, /*->27634*/
/*27613*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27616*/             OPC_EmitMergeInputChains1_0,
/*27617*/             OPC_EmitInteger, MVT::i32, 14, 
/*27620*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27623*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27634*/           0, /*End of Scope*/
/*27635*/         0, /*End of Scope*/
/*27636*/       /*Scope*/ 106, /*->27743*/
/*27637*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*27639*/         OPC_Scope, 50, /*->27691*/ // 2 children in Scope
/*27641*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*27643*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27645*/           OPC_Scope, 21, /*->27668*/ // 2 children in Scope
/*27647*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27650*/             OPC_EmitMergeInputChains1_0,
/*27651*/             OPC_EmitInteger, MVT::i32, 14, 
/*27654*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27657*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*27668*/           /*Scope*/ 21, /*->27690*/
/*27669*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27672*/             OPC_EmitMergeInputChains1_0,
/*27673*/             OPC_EmitInteger, MVT::i32, 14, 
/*27676*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27679*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27690*/           0, /*End of Scope*/
/*27691*/         /*Scope*/ 50, /*->27742*/
/*27692*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*27694*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27696*/           OPC_Scope, 21, /*->27719*/ // 2 children in Scope
/*27698*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27701*/             OPC_EmitMergeInputChains1_0,
/*27702*/             OPC_EmitInteger, MVT::i32, 14, 
/*27705*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27708*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*27719*/           /*Scope*/ 21, /*->27741*/
/*27720*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27723*/             OPC_EmitMergeInputChains1_0,
/*27724*/             OPC_EmitInteger, MVT::i32, 14, 
/*27727*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27730*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27741*/           0, /*End of Scope*/
/*27742*/         0, /*End of Scope*/
/*27743*/       /*Scope*/ 52, /*->27796*/
/*27744*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*27746*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*27748*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27750*/         OPC_Scope, 21, /*->27773*/ // 2 children in Scope
/*27752*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27755*/           OPC_EmitMergeInputChains1_0,
/*27756*/           OPC_EmitInteger, MVT::i32, 14, 
/*27759*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27762*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27773*/         /*Scope*/ 21, /*->27795*/
/*27774*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27777*/           OPC_EmitMergeInputChains1_0,
/*27778*/           OPC_EmitInteger, MVT::i32, 14, 
/*27781*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27784*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27795*/         0, /*End of Scope*/
/*27796*/       /*Scope*/ 29|128,1/*157*/, /*->27955*/
/*27798*/         OPC_CheckPredicate, 32, // Predicate_extload
/*27800*/         OPC_Scope, 50, /*->27852*/ // 3 children in Scope
/*27802*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*27804*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27806*/           OPC_Scope, 21, /*->27829*/ // 2 children in Scope
/*27808*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27811*/             OPC_EmitMergeInputChains1_0,
/*27812*/             OPC_EmitInteger, MVT::i32, 14, 
/*27815*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27818*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27829*/           /*Scope*/ 21, /*->27851*/
/*27830*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27833*/             OPC_EmitMergeInputChains1_0,
/*27834*/             OPC_EmitInteger, MVT::i32, 14, 
/*27837*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27840*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27851*/           0, /*End of Scope*/
/*27852*/         /*Scope*/ 50, /*->27903*/
/*27853*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*27855*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27857*/           OPC_Scope, 21, /*->27880*/ // 2 children in Scope
/*27859*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27862*/             OPC_EmitMergeInputChains1_0,
/*27863*/             OPC_EmitInteger, MVT::i32, 14, 
/*27866*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27869*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27880*/           /*Scope*/ 21, /*->27902*/
/*27881*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27884*/             OPC_EmitMergeInputChains1_0,
/*27885*/             OPC_EmitInteger, MVT::i32, 14, 
/*27888*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27891*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27902*/           0, /*End of Scope*/
/*27903*/         /*Scope*/ 50, /*->27954*/
/*27904*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*27906*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27908*/           OPC_Scope, 21, /*->27931*/ // 2 children in Scope
/*27910*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27913*/             OPC_EmitMergeInputChains1_0,
/*27914*/             OPC_EmitInteger, MVT::i32, 14, 
/*27917*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27920*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*27931*/           /*Scope*/ 21, /*->27953*/
/*27932*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27935*/             OPC_EmitMergeInputChains1_0,
/*27936*/             OPC_EmitInteger, MVT::i32, 14, 
/*27939*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27942*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27953*/           0, /*End of Scope*/
/*27954*/         0, /*End of Scope*/
/*27955*/       /*Scope*/ 106|128,3/*490*/, /*->28447*/
/*27957*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*27959*/         OPC_Scope, 88, /*->28049*/ // 4 children in Scope
/*27961*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*27963*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*27965*/           OPC_Scope, 40, /*->28007*/ // 2 children in Scope
/*27967*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27970*/             OPC_EmitMergeInputChains1_0,
/*27971*/             OPC_EmitInteger, MVT::i32, 14, 
/*27974*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27977*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27988*/             OPC_EmitInteger, MVT::i32, 14, 
/*27991*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27994*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28004*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*28007*/           /*Scope*/ 40, /*->28048*/
/*28008*/             OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28011*/             OPC_EmitMergeInputChains1_0,
/*28012*/             OPC_EmitInteger, MVT::i32, 14, 
/*28015*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28018*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28029*/             OPC_EmitInteger, MVT::i32, 14, 
/*28032*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28035*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28045*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr))
/*28048*/           0, /*End of Scope*/
/*28049*/         /*Scope*/ 88, /*->28138*/
/*28050*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*28052*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*28054*/           OPC_Scope, 40, /*->28096*/ // 2 children in Scope
/*28056*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28059*/             OPC_EmitMergeInputChains1_0,
/*28060*/             OPC_EmitInteger, MVT::i32, 14, 
/*28063*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28066*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28077*/             OPC_EmitInteger, MVT::i32, 14, 
/*28080*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28083*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28093*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*28096*/           /*Scope*/ 40, /*->28137*/
/*28097*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28100*/             OPC_EmitMergeInputChains1_0,
/*28101*/             OPC_EmitInteger, MVT::i32, 14, 
/*28104*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28107*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28118*/             OPC_EmitInteger, MVT::i32, 14, 
/*28121*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28124*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28134*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*28137*/           0, /*End of Scope*/
/*28138*/         /*Scope*/ 24|128,1/*152*/, /*->28292*/
/*28140*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*28142*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28144*/           OPC_Scope, 72, /*->28218*/ // 2 children in Scope
/*28146*/             OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28149*/             OPC_EmitMergeInputChains1_0,
/*28150*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28153*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28156*/             OPC_EmitInteger, MVT::i32, 14, 
/*28159*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28162*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28173*/             OPC_EmitInteger, MVT::i32, 24, 
/*28176*/             OPC_EmitInteger, MVT::i32, 14, 
/*28179*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28182*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28194*/             OPC_EmitInteger, MVT::i32, 24, 
/*28197*/             OPC_EmitInteger, MVT::i32, 14, 
/*28200*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28203*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28215*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr), 24:i32), 24:i32)
/*28218*/           /*Scope*/ 72, /*->28291*/
/*28219*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28222*/             OPC_EmitMergeInputChains1_0,
/*28223*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28226*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28229*/             OPC_EmitInteger, MVT::i32, 14, 
/*28232*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28235*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28246*/             OPC_EmitInteger, MVT::i32, 24, 
/*28249*/             OPC_EmitInteger, MVT::i32, 14, 
/*28252*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28255*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28267*/             OPC_EmitInteger, MVT::i32, 24, 
/*28270*/             OPC_EmitInteger, MVT::i32, 14, 
/*28273*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28276*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28288*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*28291*/           0, /*End of Scope*/
/*28292*/         /*Scope*/ 24|128,1/*152*/, /*->28446*/
/*28294*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*28296*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28298*/           OPC_Scope, 72, /*->28372*/ // 2 children in Scope
/*28300*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28303*/             OPC_EmitMergeInputChains1_0,
/*28304*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28307*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28310*/             OPC_EmitInteger, MVT::i32, 14, 
/*28313*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28316*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28327*/             OPC_EmitInteger, MVT::i32, 16, 
/*28330*/             OPC_EmitInteger, MVT::i32, 14, 
/*28333*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28336*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28348*/             OPC_EmitInteger, MVT::i32, 16, 
/*28351*/             OPC_EmitInteger, MVT::i32, 14, 
/*28354*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28357*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28369*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr), 16:i32), 16:i32)
/*28372*/           /*Scope*/ 72, /*->28445*/
/*28373*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28376*/             OPC_EmitMergeInputChains1_0,
/*28377*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28380*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28383*/             OPC_EmitInteger, MVT::i32, 14, 
/*28386*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28389*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28400*/             OPC_EmitInteger, MVT::i32, 16, 
/*28403*/             OPC_EmitInteger, MVT::i32, 14, 
/*28406*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28409*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28421*/             OPC_EmitInteger, MVT::i32, 16, 
/*28424*/             OPC_EmitInteger, MVT::i32, 14, 
/*28427*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28430*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28442*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*28445*/           0, /*End of Scope*/
/*28446*/         0, /*End of Scope*/
/*28447*/       0, /*End of Scope*/
/*28448*/     /*Scope*/ 1|128,2/*257*/, /*->28707*/
/*28450*/       OPC_MoveChild, 1,
/*28452*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*28455*/       OPC_RecordChild0, // #1 = $addr
/*28456*/       OPC_MoveChild, 0,
/*28458*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*28461*/       OPC_MoveParent,
/*28462*/       OPC_MoveParent,
/*28463*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*28465*/       OPC_CheckType, MVT::i32,
/*28467*/       OPC_Scope, 44, /*->28513*/ // 5 children in Scope
/*28469*/         OPC_CheckPredicate, 60, // Predicate_load
/*28471*/         OPC_Scope, 19, /*->28492*/ // 2 children in Scope
/*28473*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28475*/           OPC_EmitMergeInputChains1_0,
/*28476*/           OPC_EmitInteger, MVT::i32, 14, 
/*28479*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28482*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                    // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*28492*/         /*Scope*/ 19, /*->28512*/
/*28493*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28495*/           OPC_EmitMergeInputChains1_0,
/*28496*/           OPC_EmitInteger, MVT::i32, 14, 
/*28499*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28502*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                    // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*28512*/         0, /*End of Scope*/
/*28513*/       /*Scope*/ 48, /*->28562*/
/*28514*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*28516*/         OPC_Scope, 21, /*->28539*/ // 2 children in Scope
/*28518*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*28520*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28522*/           OPC_EmitMergeInputChains1_0,
/*28523*/           OPC_EmitInteger, MVT::i32, 14, 
/*28526*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28529*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*28539*/         /*Scope*/ 21, /*->28561*/
/*28540*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*28542*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28544*/           OPC_EmitMergeInputChains1_0,
/*28545*/           OPC_EmitInteger, MVT::i32, 14, 
/*28548*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28551*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28561*/         0, /*End of Scope*/
/*28562*/       /*Scope*/ 48, /*->28611*/
/*28563*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*28565*/         OPC_Scope, 21, /*->28588*/ // 2 children in Scope
/*28567*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*28569*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28571*/           OPC_EmitMergeInputChains1_0,
/*28572*/           OPC_EmitInteger, MVT::i32, 14, 
/*28575*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28578*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                    // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*28588*/         /*Scope*/ 21, /*->28610*/
/*28589*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*28591*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28593*/           OPC_EmitMergeInputChains1_0,
/*28594*/           OPC_EmitInteger, MVT::i32, 14, 
/*28597*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28600*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                    // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*28610*/         0, /*End of Scope*/
/*28611*/       /*Scope*/ 23, /*->28635*/
/*28612*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*28614*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*28616*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28618*/         OPC_EmitMergeInputChains1_0,
/*28619*/         OPC_EmitInteger, MVT::i32, 14, 
/*28622*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28625*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28635*/       /*Scope*/ 70, /*->28706*/
/*28636*/         OPC_CheckPredicate, 32, // Predicate_extload
/*28638*/         OPC_Scope, 21, /*->28661*/ // 3 children in Scope
/*28640*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*28642*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28644*/           OPC_EmitMergeInputChains1_0,
/*28645*/           OPC_EmitInteger, MVT::i32, 14, 
/*28648*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28651*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28661*/         /*Scope*/ 21, /*->28683*/
/*28662*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*28664*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28666*/           OPC_EmitMergeInputChains1_0,
/*28667*/           OPC_EmitInteger, MVT::i32, 14, 
/*28670*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28673*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28683*/         /*Scope*/ 21, /*->28705*/
/*28684*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*28686*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28688*/           OPC_EmitMergeInputChains1_0,
/*28689*/           OPC_EmitInteger, MVT::i32, 14, 
/*28692*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28695*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*28705*/         0, /*End of Scope*/
/*28706*/       0, /*End of Scope*/
/*28707*/     /*Scope*/ 95|128,32/*4191*/, /*->32900*/
/*28709*/       OPC_RecordChild1, // #1 = $addr
/*28710*/       OPC_CheckChild1Type, MVT::i32,
/*28712*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*28714*/       OPC_Scope, 12|128,1/*140*/, /*->28857*/ // 47 children in Scope
/*28717*/         OPC_CheckPredicate, 60, // Predicate_load
/*28719*/         OPC_SwitchType /*2 cases */, 109, MVT::f64,// ->28831
/*28722*/           OPC_Scope, 25, /*->28749*/ // 2 children in Scope
/*28724*/             OPC_CheckPredicate, 73, // Predicate_alignedload32
/*28726*/             OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*28728*/             OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28731*/             OPC_EmitMergeInputChains1_0,
/*28732*/             OPC_EmitInteger, MVT::i32, 14, 
/*28735*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28738*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRD:f64 addrmode5:i32:$addr)
/*28749*/           /*Scope*/ 80, /*->28830*/
/*28750*/             OPC_Scope, 25, /*->28777*/ // 3 children in Scope
/*28752*/               OPC_CheckPredicate, 74, // Predicate_hword_alignedload
/*28754*/               OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*28756*/               OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28759*/               OPC_EmitMergeInputChains1_0,
/*28760*/               OPC_EmitInteger, MVT::i32, 14, 
/*28763*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28766*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                        // Dst: (VLD1d16:f64 addrmode6:i32:$addr)
/*28777*/             /*Scope*/ 25, /*->28803*/
/*28778*/               OPC_CheckPredicate, 75, // Predicate_byte_alignedload
/*28780*/               OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*28782*/               OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28785*/               OPC_EmitMergeInputChains1_0,
/*28786*/               OPC_EmitInteger, MVT::i32, 14, 
/*28789*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28792*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                        // Dst: (VLD1d8:f64 addrmode6:i32:$addr)
/*28803*/             /*Scope*/ 25, /*->28829*/
/*28804*/               OPC_CheckPredicate, 76, // Predicate_non_word_alignedload
/*28806*/               OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*28808*/               OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28811*/               OPC_EmitMergeInputChains1_0,
/*28812*/               OPC_EmitInteger, MVT::i32, 14, 
/*28815*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28818*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d64), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_non_word_alignedload>> - Complexity = 13
                        // Dst: (VLD1d64:f64 addrmode6:i32:$addr)
/*28829*/             0, /*End of Scope*/
/*28830*/           0, /*End of Scope*/
/*28831*/         /*SwitchType*/ 23, MVT::f32,// ->28856
/*28833*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*28835*/           OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28838*/           OPC_EmitMergeInputChains1_0,
/*28839*/           OPC_EmitInteger, MVT::i32, 14, 
/*28842*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28845*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (VLDRS:f32 addrmode5:i32:$addr)
/*28856*/         0, // EndSwitchType
/*28857*/       /*Scope*/ 46, /*->28904*/
/*28858*/         OPC_CheckPredicate, 32, // Predicate_extload
/*28860*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*28862*/         OPC_CheckType, MVT::v8i16,
/*28864*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28867*/         OPC_EmitMergeInputChains1_0,
/*28868*/         OPC_EmitInteger, MVT::i32, 14, 
/*28871*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28874*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28885*/         OPC_EmitInteger, MVT::i32, 14, 
/*28888*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28891*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28901*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*28904*/       /*Scope*/ 46, /*->28951*/
/*28905*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*28907*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*28909*/         OPC_CheckType, MVT::v8i16,
/*28911*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28914*/         OPC_EmitMergeInputChains1_0,
/*28915*/         OPC_EmitInteger, MVT::i32, 14, 
/*28918*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28921*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28932*/         OPC_EmitInteger, MVT::i32, 14, 
/*28935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28938*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28948*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*28951*/       /*Scope*/ 46, /*->28998*/
/*28952*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*28954*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*28956*/         OPC_CheckType, MVT::v8i16,
/*28958*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28961*/         OPC_EmitMergeInputChains1_0,
/*28962*/         OPC_EmitInteger, MVT::i32, 14, 
/*28965*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28968*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28979*/         OPC_EmitInteger, MVT::i32, 14, 
/*28982*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28985*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28995*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLsv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*28998*/       /*Scope*/ 46, /*->29045*/
/*28999*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29001*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*29003*/         OPC_CheckType, MVT::v4i32,
/*29005*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29008*/         OPC_EmitMergeInputChains1_0,
/*29009*/         OPC_EmitInteger, MVT::i32, 14, 
/*29012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29015*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29026*/         OPC_EmitInteger, MVT::i32, 14, 
/*29029*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29032*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29042*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29045*/       /*Scope*/ 46, /*->29092*/
/*29046*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29048*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*29050*/         OPC_CheckType, MVT::v4i32,
/*29052*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29055*/         OPC_EmitMergeInputChains1_0,
/*29056*/         OPC_EmitInteger, MVT::i32, 14, 
/*29059*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29062*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29073*/         OPC_EmitInteger, MVT::i32, 14, 
/*29076*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29079*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29089*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29092*/       /*Scope*/ 46, /*->29139*/
/*29093*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29095*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*29097*/         OPC_CheckType, MVT::v4i32,
/*29099*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29102*/         OPC_EmitMergeInputChains1_0,
/*29103*/         OPC_EmitInteger, MVT::i32, 14, 
/*29106*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29109*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29120*/         OPC_EmitInteger, MVT::i32, 14, 
/*29123*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29126*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29136*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLsv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29139*/       /*Scope*/ 46, /*->29186*/
/*29140*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29142*/         OPC_CheckPredicate, 83, // Predicate_extloadvi32
/*29144*/         OPC_CheckType, MVT::v2i64,
/*29146*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29149*/         OPC_EmitMergeInputChains1_0,
/*29150*/         OPC_EmitInteger, MVT::i32, 14, 
/*29153*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29156*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29167*/         OPC_EmitInteger, MVT::i32, 14, 
/*29170*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29173*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29183*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29186*/       /*Scope*/ 46, /*->29233*/
/*29187*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29189*/         OPC_CheckPredicate, 84, // Predicate_zextloadvi32
/*29191*/         OPC_CheckType, MVT::v2i64,
/*29193*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29196*/         OPC_EmitMergeInputChains1_0,
/*29197*/         OPC_EmitInteger, MVT::i32, 14, 
/*29200*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29203*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29214*/         OPC_EmitInteger, MVT::i32, 14, 
/*29217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29220*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29230*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29233*/       /*Scope*/ 46, /*->29280*/
/*29234*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29236*/         OPC_CheckPredicate, 85, // Predicate_sextloadvi32
/*29238*/         OPC_CheckType, MVT::v2i64,
/*29240*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29243*/         OPC_EmitMergeInputChains1_0,
/*29244*/         OPC_EmitInteger, MVT::i32, 14, 
/*29247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29250*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29261*/         OPC_EmitInteger, MVT::i32, 14, 
/*29264*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29267*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29277*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLsv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29280*/       /*Scope*/ 69, /*->29350*/
/*29281*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29283*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*29285*/         OPC_CheckType, MVT::v4i16,
/*29287*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*29289*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29292*/         OPC_EmitMergeInputChains1_0,
/*29293*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29300*/         OPC_EmitInteger, MVT::i32, 0, 
/*29303*/         OPC_EmitInteger, MVT::i32, 14, 
/*29306*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29309*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29322*/         OPC_EmitInteger, MVT::i32, 14, 
/*29325*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29328*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29338*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29341*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29350*/       /*Scope*/ 69, /*->29420*/
/*29351*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29353*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*29355*/         OPC_CheckType, MVT::v4i16,
/*29357*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*29359*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29362*/         OPC_EmitMergeInputChains1_0,
/*29363*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29370*/         OPC_EmitInteger, MVT::i32, 0, 
/*29373*/         OPC_EmitInteger, MVT::i32, 14, 
/*29376*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29379*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29392*/         OPC_EmitInteger, MVT::i32, 14, 
/*29395*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29398*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29408*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29411*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29420*/       /*Scope*/ 69, /*->29490*/
/*29421*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29423*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*29425*/         OPC_CheckType, MVT::v4i16,
/*29427*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*29429*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29432*/         OPC_EmitMergeInputChains1_0,
/*29433*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29440*/         OPC_EmitInteger, MVT::i32, 0, 
/*29443*/         OPC_EmitInteger, MVT::i32, 14, 
/*29446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29449*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29462*/         OPC_EmitInteger, MVT::i32, 14, 
/*29465*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29468*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29478*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29481*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29490*/       /*Scope*/ 69, /*->29560*/
/*29491*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29493*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*29495*/         OPC_CheckType, MVT::v2i32,
/*29497*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*29499*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29502*/         OPC_EmitMergeInputChains1_0,
/*29503*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29510*/         OPC_EmitInteger, MVT::i32, 0, 
/*29513*/         OPC_EmitInteger, MVT::i32, 14, 
/*29516*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29519*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29532*/         OPC_EmitInteger, MVT::i32, 14, 
/*29535*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29538*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29548*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29551*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29560*/       /*Scope*/ 69, /*->29630*/
/*29561*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29563*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*29565*/         OPC_CheckType, MVT::v2i32,
/*29567*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*29569*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29572*/         OPC_EmitMergeInputChains1_0,
/*29573*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29580*/         OPC_EmitInteger, MVT::i32, 0, 
/*29583*/         OPC_EmitInteger, MVT::i32, 14, 
/*29586*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29589*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29602*/         OPC_EmitInteger, MVT::i32, 14, 
/*29605*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29608*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29618*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29621*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29630*/       /*Scope*/ 69, /*->29700*/
/*29631*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29633*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*29635*/         OPC_CheckType, MVT::v2i32,
/*29637*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*29639*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29642*/         OPC_EmitMergeInputChains1_0,
/*29643*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29650*/         OPC_EmitInteger, MVT::i32, 0, 
/*29653*/         OPC_EmitInteger, MVT::i32, 14, 
/*29656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29659*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29672*/         OPC_EmitInteger, MVT::i32, 14, 
/*29675*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29678*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29688*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29691*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29700*/       /*Scope*/ 88, /*->29789*/
/*29701*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29703*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*29705*/         OPC_CheckType, MVT::v4i32,
/*29707*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*29709*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29712*/         OPC_EmitMergeInputChains1_0,
/*29713*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29720*/         OPC_EmitInteger, MVT::i32, 0, 
/*29723*/         OPC_EmitInteger, MVT::i32, 14, 
/*29726*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29729*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29742*/         OPC_EmitInteger, MVT::i32, 14, 
/*29745*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29748*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29758*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29761*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29770*/         OPC_EmitInteger, MVT::i32, 14, 
/*29773*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29776*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29786*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29789*/       /*Scope*/ 88, /*->29878*/
/*29790*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29792*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*29794*/         OPC_CheckType, MVT::v4i32,
/*29796*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*29798*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29801*/         OPC_EmitMergeInputChains1_0,
/*29802*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29809*/         OPC_EmitInteger, MVT::i32, 0, 
/*29812*/         OPC_EmitInteger, MVT::i32, 14, 
/*29815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29818*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29831*/         OPC_EmitInteger, MVT::i32, 14, 
/*29834*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29837*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29847*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29850*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29859*/         OPC_EmitInteger, MVT::i32, 14, 
/*29862*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29865*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29875*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29878*/       /*Scope*/ 88, /*->29967*/
/*29879*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29881*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*29883*/         OPC_CheckType, MVT::v4i32,
/*29885*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*29887*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29890*/         OPC_EmitMergeInputChains1_0,
/*29891*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29898*/         OPC_EmitInteger, MVT::i32, 0, 
/*29901*/         OPC_EmitInteger, MVT::i32, 14, 
/*29904*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29907*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29920*/         OPC_EmitInteger, MVT::i32, 14, 
/*29923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29926*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29936*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29939*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29948*/         OPC_EmitInteger, MVT::i32, 14, 
/*29951*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29954*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29964*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29967*/       /*Scope*/ 88, /*->30056*/
/*29968*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29970*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*29972*/         OPC_CheckType, MVT::v2i64,
/*29974*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*29976*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29979*/         OPC_EmitMergeInputChains1_0,
/*29980*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29987*/         OPC_EmitInteger, MVT::i32, 0, 
/*29990*/         OPC_EmitInteger, MVT::i32, 14, 
/*29993*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29996*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30009*/         OPC_EmitInteger, MVT::i32, 14, 
/*30012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30015*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30025*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30028*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30037*/         OPC_EmitInteger, MVT::i32, 14, 
/*30040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30043*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30053*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30056*/       /*Scope*/ 88, /*->30145*/
/*30057*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*30059*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*30061*/         OPC_CheckType, MVT::v2i64,
/*30063*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*30065*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30068*/         OPC_EmitMergeInputChains1_0,
/*30069*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30076*/         OPC_EmitInteger, MVT::i32, 0, 
/*30079*/         OPC_EmitInteger, MVT::i32, 14, 
/*30082*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30085*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30098*/         OPC_EmitInteger, MVT::i32, 14, 
/*30101*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30104*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30114*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30117*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30126*/         OPC_EmitInteger, MVT::i32, 14, 
/*30129*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30132*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30142*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30145*/       /*Scope*/ 88, /*->30234*/
/*30146*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*30148*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*30150*/         OPC_CheckType, MVT::v2i64,
/*30152*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*30154*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30157*/         OPC_EmitMergeInputChains1_0,
/*30158*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30165*/         OPC_EmitInteger, MVT::i32, 0, 
/*30168*/         OPC_EmitInteger, MVT::i32, 14, 
/*30171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30174*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30187*/         OPC_EmitInteger, MVT::i32, 14, 
/*30190*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30193*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30203*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30206*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30215*/         OPC_EmitInteger, MVT::i32, 14, 
/*30218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30221*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30231*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30234*/       /*Scope*/ 85, /*->30320*/
/*30235*/         OPC_CheckPredicate, 32, // Predicate_extload
/*30237*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*30239*/         OPC_CheckType, MVT::v4i16,
/*30241*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*30243*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30246*/         OPC_EmitMergeInputChains1_0,
/*30247*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30254*/         OPC_EmitInteger, MVT::i32, 0, 
/*30257*/         OPC_EmitInteger, MVT::i32, 14, 
/*30260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30263*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30276*/         OPC_EmitInteger, MVT::i32, 14, 
/*30279*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30282*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30292*/         OPC_EmitInteger, MVT::i32, 14, 
/*30295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30298*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30308*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30311*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30320*/       /*Scope*/ 85, /*->30406*/
/*30321*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*30323*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*30325*/         OPC_CheckType, MVT::v4i16,
/*30327*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*30329*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30332*/         OPC_EmitMergeInputChains1_0,
/*30333*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30340*/         OPC_EmitInteger, MVT::i32, 0, 
/*30343*/         OPC_EmitInteger, MVT::i32, 14, 
/*30346*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30349*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30362*/         OPC_EmitInteger, MVT::i32, 14, 
/*30365*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30368*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30378*/         OPC_EmitInteger, MVT::i32, 14, 
/*30381*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30384*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30394*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30397*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30406*/       /*Scope*/ 85, /*->30492*/
/*30407*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*30409*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*30411*/         OPC_CheckType, MVT::v4i16,
/*30413*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*30415*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30418*/         OPC_EmitMergeInputChains1_0,
/*30419*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30426*/         OPC_EmitInteger, MVT::i32, 0, 
/*30429*/         OPC_EmitInteger, MVT::i32, 14, 
/*30432*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30435*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30448*/         OPC_EmitInteger, MVT::i32, 14, 
/*30451*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30454*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30464*/         OPC_EmitInteger, MVT::i32, 14, 
/*30467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30470*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30480*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30483*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30492*/       /*Scope*/ 85, /*->30578*/
/*30493*/         OPC_CheckPredicate, 32, // Predicate_extload
/*30495*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*30497*/         OPC_CheckType, MVT::v2i32,
/*30499*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*30501*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30504*/         OPC_EmitMergeInputChains1_0,
/*30505*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30512*/         OPC_EmitInteger, MVT::i32, 0, 
/*30515*/         OPC_EmitInteger, MVT::i32, 14, 
/*30518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30521*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30534*/         OPC_EmitInteger, MVT::i32, 14, 
/*30537*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30540*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30550*/         OPC_EmitInteger, MVT::i32, 14, 
/*30553*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30556*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30566*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30569*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30578*/       /*Scope*/ 85, /*->30664*/
/*30579*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*30581*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*30583*/         OPC_CheckType, MVT::v2i32,
/*30585*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*30587*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30590*/         OPC_EmitMergeInputChains1_0,
/*30591*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30598*/         OPC_EmitInteger, MVT::i32, 0, 
/*30601*/         OPC_EmitInteger, MVT::i32, 14, 
/*30604*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30607*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30620*/         OPC_EmitInteger, MVT::i32, 14, 
/*30623*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30626*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30636*/         OPC_EmitInteger, MVT::i32, 14, 
/*30639*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30642*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30652*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30655*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30664*/       /*Scope*/ 85, /*->30750*/
/*30665*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*30667*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*30669*/         OPC_CheckType, MVT::v2i32,
/*30671*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*30673*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30676*/         OPC_EmitMergeInputChains1_0,
/*30677*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30684*/         OPC_EmitInteger, MVT::i32, 0, 
/*30687*/         OPC_EmitInteger, MVT::i32, 14, 
/*30690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30693*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30706*/         OPC_EmitInteger, MVT::i32, 14, 
/*30709*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30712*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30722*/         OPC_EmitInteger, MVT::i32, 14, 
/*30725*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30728*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30738*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30741*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30750*/       /*Scope*/ 97, /*->30848*/
/*30751*/         OPC_CheckPredicate, 32, // Predicate_extload
/*30753*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*30755*/         OPC_CheckType, MVT::v2i32,
/*30757*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*30759*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30762*/         OPC_EmitMergeInputChains1_0,
/*30763*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30770*/         OPC_EmitInteger, MVT::i32, 0, 
/*30773*/         OPC_EmitInteger, MVT::i32, 14, 
/*30776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30779*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30792*/         OPC_EmitInteger, MVT::i32, 14, 
/*30795*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30798*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30808*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30811*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30820*/         OPC_EmitInteger, MVT::i32, 14, 
/*30823*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30826*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30836*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30839*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30848*/       /*Scope*/ 97, /*->30946*/
/*30849*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*30851*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*30853*/         OPC_CheckType, MVT::v2i32,
/*30855*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*30857*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30860*/         OPC_EmitMergeInputChains1_0,
/*30861*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30868*/         OPC_EmitInteger, MVT::i32, 0, 
/*30871*/         OPC_EmitInteger, MVT::i32, 14, 
/*30874*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30877*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30890*/         OPC_EmitInteger, MVT::i32, 14, 
/*30893*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30896*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30906*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30909*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30918*/         OPC_EmitInteger, MVT::i32, 14, 
/*30921*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30924*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30934*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30937*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30946*/       /*Scope*/ 97, /*->31044*/
/*30947*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*30949*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*30951*/         OPC_CheckType, MVT::v2i32,
/*30953*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*30955*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30958*/         OPC_EmitMergeInputChains1_0,
/*30959*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30966*/         OPC_EmitInteger, MVT::i32, 0, 
/*30969*/         OPC_EmitInteger, MVT::i32, 14, 
/*30972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30975*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30988*/         OPC_EmitInteger, MVT::i32, 14, 
/*30991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30994*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31004*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31007*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31016*/         OPC_EmitInteger, MVT::i32, 14, 
/*31019*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31022*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31032*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31035*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*31044*/       /*Scope*/ 104, /*->31149*/
/*31045*/         OPC_CheckPredicate, 32, // Predicate_extload
/*31047*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*31049*/         OPC_CheckType, MVT::v4i32,
/*31051*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*31053*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31056*/         OPC_EmitMergeInputChains1_0,
/*31057*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31064*/         OPC_EmitInteger, MVT::i32, 0, 
/*31067*/         OPC_EmitInteger, MVT::i32, 14, 
/*31070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31073*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31086*/         OPC_EmitInteger, MVT::i32, 14, 
/*31089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31092*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31102*/         OPC_EmitInteger, MVT::i32, 14, 
/*31105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31108*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31118*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31121*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31130*/         OPC_EmitInteger, MVT::i32, 14, 
/*31133*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31136*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31146*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31149*/       /*Scope*/ 104, /*->31254*/
/*31150*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*31152*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*31154*/         OPC_CheckType, MVT::v4i32,
/*31156*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*31158*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31161*/         OPC_EmitMergeInputChains1_0,
/*31162*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31169*/         OPC_EmitInteger, MVT::i32, 0, 
/*31172*/         OPC_EmitInteger, MVT::i32, 14, 
/*31175*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31178*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31191*/         OPC_EmitInteger, MVT::i32, 14, 
/*31194*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31197*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31207*/         OPC_EmitInteger, MVT::i32, 14, 
/*31210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31213*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31223*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31226*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31235*/         OPC_EmitInteger, MVT::i32, 14, 
/*31238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31241*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31251*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31254*/       /*Scope*/ 104, /*->31359*/
/*31255*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*31257*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*31259*/         OPC_CheckType, MVT::v4i32,
/*31261*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*31263*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31266*/         OPC_EmitMergeInputChains1_0,
/*31267*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31274*/         OPC_EmitInteger, MVT::i32, 0, 
/*31277*/         OPC_EmitInteger, MVT::i32, 14, 
/*31280*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31283*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31296*/         OPC_EmitInteger, MVT::i32, 14, 
/*31299*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31302*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31312*/         OPC_EmitInteger, MVT::i32, 14, 
/*31315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31318*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31328*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31331*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31340*/         OPC_EmitInteger, MVT::i32, 14, 
/*31343*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31346*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31356*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31359*/       /*Scope*/ 104, /*->31464*/
/*31360*/         OPC_CheckPredicate, 32, // Predicate_extload
/*31362*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*31364*/         OPC_CheckType, MVT::v2i64,
/*31366*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*31368*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31371*/         OPC_EmitMergeInputChains1_0,
/*31372*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31379*/         OPC_EmitInteger, MVT::i32, 0, 
/*31382*/         OPC_EmitInteger, MVT::i32, 14, 
/*31385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31388*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31401*/         OPC_EmitInteger, MVT::i32, 14, 
/*31404*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31407*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31417*/         OPC_EmitInteger, MVT::i32, 14, 
/*31420*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31423*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31433*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31436*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31445*/         OPC_EmitInteger, MVT::i32, 14, 
/*31448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31451*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31461*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31464*/       /*Scope*/ 104, /*->31569*/
/*31465*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*31467*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*31469*/         OPC_CheckType, MVT::v2i64,
/*31471*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*31473*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31476*/         OPC_EmitMergeInputChains1_0,
/*31477*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31484*/         OPC_EmitInteger, MVT::i32, 0, 
/*31487*/         OPC_EmitInteger, MVT::i32, 14, 
/*31490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31493*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31506*/         OPC_EmitInteger, MVT::i32, 14, 
/*31509*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31512*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31522*/         OPC_EmitInteger, MVT::i32, 14, 
/*31525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31528*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31538*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31541*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31550*/         OPC_EmitInteger, MVT::i32, 14, 
/*31553*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31556*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31566*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31569*/       /*Scope*/ 104, /*->31674*/
/*31570*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*31572*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*31574*/         OPC_CheckType, MVT::v2i64,
/*31576*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*31578*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31581*/         OPC_EmitMergeInputChains1_0,
/*31582*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31589*/         OPC_EmitInteger, MVT::i32, 0, 
/*31592*/         OPC_EmitInteger, MVT::i32, 14, 
/*31595*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31598*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31611*/         OPC_EmitInteger, MVT::i32, 14, 
/*31614*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31617*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31627*/         OPC_EmitInteger, MVT::i32, 14, 
/*31630*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31633*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31643*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31646*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31655*/         OPC_EmitInteger, MVT::i32, 14, 
/*31658*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31661*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31671*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31674*/       /*Scope*/ 113, /*->31788*/
/*31675*/         OPC_CheckPredicate, 32, // Predicate_extload
/*31677*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*31679*/         OPC_CheckType, MVT::v2i32,
/*31681*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*31683*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31686*/         OPC_EmitMergeInputChains1_0,
/*31687*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31694*/         OPC_EmitInteger, MVT::i32, 0, 
/*31697*/         OPC_EmitInteger, MVT::i32, 14, 
/*31700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31703*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31716*/         OPC_EmitInteger, MVT::i32, 14, 
/*31719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31722*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31732*/         OPC_EmitInteger, MVT::i32, 14, 
/*31735*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31738*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31748*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31751*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31760*/         OPC_EmitInteger, MVT::i32, 14, 
/*31763*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31766*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31776*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31779*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*31788*/       /*Scope*/ 113, /*->31902*/
/*31789*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*31791*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*31793*/         OPC_CheckType, MVT::v2i32,
/*31795*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*31797*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31800*/         OPC_EmitMergeInputChains1_0,
/*31801*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31808*/         OPC_EmitInteger, MVT::i32, 0, 
/*31811*/         OPC_EmitInteger, MVT::i32, 14, 
/*31814*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31817*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31830*/         OPC_EmitInteger, MVT::i32, 14, 
/*31833*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31836*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31846*/         OPC_EmitInteger, MVT::i32, 14, 
/*31849*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31852*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31862*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31865*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31874*/         OPC_EmitInteger, MVT::i32, 14, 
/*31877*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31880*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31890*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31893*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*31902*/       /*Scope*/ 113, /*->32016*/
/*31903*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*31905*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*31907*/         OPC_CheckType, MVT::v2i32,
/*31909*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*31911*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31914*/         OPC_EmitMergeInputChains1_0,
/*31915*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31922*/         OPC_EmitInteger, MVT::i32, 0, 
/*31925*/         OPC_EmitInteger, MVT::i32, 14, 
/*31928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31931*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31944*/         OPC_EmitInteger, MVT::i32, 14, 
/*31947*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31950*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31960*/         OPC_EmitInteger, MVT::i32, 14, 
/*31963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31966*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31976*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31979*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31988*/         OPC_EmitInteger, MVT::i32, 14, 
/*31991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31994*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32004*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32007*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*32016*/       /*Scope*/ 116, /*->32133*/
/*32017*/         OPC_CheckPredicate, 32, // Predicate_extload
/*32019*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*32021*/         OPC_CheckType, MVT::v2i64,
/*32023*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*32025*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32028*/         OPC_EmitMergeInputChains1_0,
/*32029*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32036*/         OPC_EmitInteger, MVT::i32, 0, 
/*32039*/         OPC_EmitInteger, MVT::i32, 14, 
/*32042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32045*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32058*/         OPC_EmitInteger, MVT::i32, 14, 
/*32061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32064*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32074*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32077*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32086*/         OPC_EmitInteger, MVT::i32, 14, 
/*32089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32092*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32102*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32105*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32114*/         OPC_EmitInteger, MVT::i32, 14, 
/*32117*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32120*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32130*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32133*/       /*Scope*/ 116, /*->32250*/
/*32134*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*32136*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*32138*/         OPC_CheckType, MVT::v2i64,
/*32140*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*32142*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32145*/         OPC_EmitMergeInputChains1_0,
/*32146*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32153*/         OPC_EmitInteger, MVT::i32, 0, 
/*32156*/         OPC_EmitInteger, MVT::i32, 14, 
/*32159*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32162*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32175*/         OPC_EmitInteger, MVT::i32, 14, 
/*32178*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32181*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32191*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32194*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32203*/         OPC_EmitInteger, MVT::i32, 14, 
/*32206*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32209*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32219*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32222*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32231*/         OPC_EmitInteger, MVT::i32, 14, 
/*32234*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32237*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32247*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32250*/       /*Scope*/ 116, /*->32367*/
/*32251*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*32253*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*32255*/         OPC_CheckType, MVT::v2i64,
/*32257*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*32259*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32262*/         OPC_EmitMergeInputChains1_0,
/*32263*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32270*/         OPC_EmitInteger, MVT::i32, 0, 
/*32273*/         OPC_EmitInteger, MVT::i32, 14, 
/*32276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32279*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32292*/         OPC_EmitInteger, MVT::i32, 14, 
/*32295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32298*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32308*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32311*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32320*/         OPC_EmitInteger, MVT::i32, 14, 
/*32323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32326*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32336*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32339*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32348*/         OPC_EmitInteger, MVT::i32, 14, 
/*32351*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32354*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32364*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32367*/       /*Scope*/ 4|128,1/*132*/, /*->32501*/
/*32369*/         OPC_CheckPredicate, 32, // Predicate_extload
/*32371*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*32373*/         OPC_CheckType, MVT::v2i64,
/*32375*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*32377*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32380*/         OPC_EmitMergeInputChains1_0,
/*32381*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32388*/         OPC_EmitInteger, MVT::i32, 0, 
/*32391*/         OPC_EmitInteger, MVT::i32, 14, 
/*32394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32397*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32410*/         OPC_EmitInteger, MVT::i32, 14, 
/*32413*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32416*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32426*/         OPC_EmitInteger, MVT::i32, 14, 
/*32429*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32432*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32442*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32445*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32454*/         OPC_EmitInteger, MVT::i32, 14, 
/*32457*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32460*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32470*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32473*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*32482*/         OPC_EmitInteger, MVT::i32, 14, 
/*32485*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32488*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*32498*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*32501*/       /*Scope*/ 4|128,1/*132*/, /*->32635*/
/*32503*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*32505*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*32507*/         OPC_CheckType, MVT::v2i64,
/*32509*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*32511*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32514*/         OPC_EmitMergeInputChains1_0,
/*32515*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32522*/         OPC_EmitInteger, MVT::i32, 0, 
/*32525*/         OPC_EmitInteger, MVT::i32, 14, 
/*32528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32531*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32544*/         OPC_EmitInteger, MVT::i32, 14, 
/*32547*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32550*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32560*/         OPC_EmitInteger, MVT::i32, 14, 
/*32563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32566*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32576*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32579*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32588*/         OPC_EmitInteger, MVT::i32, 14, 
/*32591*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32594*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32604*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32607*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*32616*/         OPC_EmitInteger, MVT::i32, 14, 
/*32619*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32622*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*32632*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*32635*/       /*Scope*/ 4|128,1/*132*/, /*->32769*/
/*32637*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*32639*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*32641*/         OPC_CheckType, MVT::v2i64,
/*32643*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*32645*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32648*/         OPC_EmitMergeInputChains1_0,
/*32649*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32656*/         OPC_EmitInteger, MVT::i32, 0, 
/*32659*/         OPC_EmitInteger, MVT::i32, 14, 
/*32662*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32665*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32678*/         OPC_EmitInteger, MVT::i32, 14, 
/*32681*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32684*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32694*/         OPC_EmitInteger, MVT::i32, 14, 
/*32697*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32700*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32710*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32713*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32722*/         OPC_EmitInteger, MVT::i32, 14, 
/*32725*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32728*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32738*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32741*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*32750*/         OPC_EmitInteger, MVT::i32, 14, 
/*32753*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32756*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*32766*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*32769*/       /*Scope*/ 0|128,1/*128*/, /*->32899*/
/*32771*/         OPC_CheckPredicate, 60, // Predicate_load
/*32773*/         OPC_CheckType, MVT::v2f64,
/*32775*/         OPC_Scope, 23, /*->32800*/ // 5 children in Scope
/*32777*/           OPC_CheckPredicate, 86, // Predicate_dword_alignedload
/*32779*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32782*/           OPC_EmitMergeInputChains1_0,
/*32783*/           OPC_EmitInteger, MVT::i32, 14, 
/*32786*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32789*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_dword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q64:v2f64 addrmode6:i32:$addr)
/*32800*/         /*Scope*/ 25, /*->32826*/
/*32801*/           OPC_CheckPredicate, 87, // Predicate_word_alignedload
/*32803*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*32805*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32808*/           OPC_EmitMergeInputChains1_0,
/*32809*/           OPC_EmitInteger, MVT::i32, 14, 
/*32812*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32815*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1q32:v2f64 addrmode6:i32:$addr)
/*32826*/         /*Scope*/ 25, /*->32852*/
/*32827*/           OPC_CheckPredicate, 74, // Predicate_hword_alignedload
/*32829*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*32831*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32834*/           OPC_EmitMergeInputChains1_0,
/*32835*/           OPC_EmitInteger, MVT::i32, 14, 
/*32838*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32841*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q16:v2f64 addrmode6:i32:$addr)
/*32852*/         /*Scope*/ 25, /*->32878*/
/*32853*/           OPC_CheckPredicate, 75, // Predicate_byte_alignedload
/*32855*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*32857*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32860*/           OPC_EmitMergeInputChains1_0,
/*32861*/           OPC_EmitInteger, MVT::i32, 14, 
/*32864*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32867*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                    // Dst: (VLD1q8:v2f64 addrmode6:i32:$addr)
/*32878*/         /*Scope*/ 19, /*->32898*/
/*32879*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*32881*/           OPC_EmitMergeInputChains1_0,
/*32882*/           OPC_EmitInteger, MVT::i32, 14, 
/*32885*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32888*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                    // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*32898*/         0, /*End of Scope*/
/*32899*/       0, /*End of Scope*/
/*32900*/     0, /*End of Scope*/
/*32901*/   /*SwitchOpcode*/ 37|128,9/*1189*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->34094
/*32905*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*32906*/     OPC_Scope, 58|128,2/*314*/, /*->33223*/ // 7 children in Scope
/*32909*/       OPC_CheckChild1Integer, 103|128,2/*359*/, 
/*32912*/       OPC_Scope, 14|128,1/*142*/, /*->33057*/ // 2 children in Scope
/*32915*/         OPC_MoveChild, 2,
/*32917*/         OPC_Scope, 33, /*->32952*/ // 4 children in Scope
/*32919*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*32922*/           OPC_RecordChild0, // #1 = $Rt
/*32923*/           OPC_MoveParent,
/*32924*/           OPC_RecordChild3, // #2 = $addr
/*32925*/           OPC_CheckChild3Type, MVT::i32,
/*32927*/           OPC_CheckPredicate, 88, // Predicate_strex_1
/*32929*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32931*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32934*/           OPC_EmitMergeInputChains1_0,
/*32935*/           OPC_EmitInteger, MVT::i32, 14, 
/*32938*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32941*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32952*/         /*Scope*/ 34, /*->32987*/
/*32953*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*32957*/           OPC_RecordChild0, // #1 = $Rt
/*32958*/           OPC_MoveParent,
/*32959*/           OPC_RecordChild3, // #2 = $addr
/*32960*/           OPC_CheckChild3Type, MVT::i32,
/*32962*/           OPC_CheckPredicate, 89, // Predicate_strex_2
/*32964*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32966*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32969*/           OPC_EmitMergeInputChains1_0,
/*32970*/           OPC_EmitInteger, MVT::i32, 14, 
/*32973*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32976*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32987*/         /*Scope*/ 33, /*->33021*/
/*32988*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*32991*/           OPC_RecordChild0, // #1 = $Rt
/*32992*/           OPC_MoveParent,
/*32993*/           OPC_RecordChild3, // #2 = $addr
/*32994*/           OPC_CheckChild3Type, MVT::i32,
/*32996*/           OPC_CheckPredicate, 88, // Predicate_strex_1
/*32998*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33000*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33003*/           OPC_EmitMergeInputChains1_0,
/*33004*/           OPC_EmitInteger, MVT::i32, 14, 
/*33007*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33010*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (t2STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33021*/         /*Scope*/ 34, /*->33056*/
/*33022*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*33026*/           OPC_RecordChild0, // #1 = $Rt
/*33027*/           OPC_MoveParent,
/*33028*/           OPC_RecordChild3, // #2 = $addr
/*33029*/           OPC_CheckChild3Type, MVT::i32,
/*33031*/           OPC_CheckPredicate, 89, // Predicate_strex_2
/*33033*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33035*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33038*/           OPC_EmitMergeInputChains1_0,
/*33039*/           OPC_EmitInteger, MVT::i32, 14, 
/*33042*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33045*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (t2STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33056*/         0, /*End of Scope*/
/*33057*/       /*Scope*/ 35|128,1/*163*/, /*->33222*/
/*33059*/         OPC_RecordChild2, // #1 = $Rt
/*33060*/         OPC_RecordChild3, // #2 = $addr
/*33061*/         OPC_CheckChild3Type, MVT::i32,
/*33063*/         OPC_Scope, 26, /*->33091*/ // 6 children in Scope
/*33065*/           OPC_CheckPredicate, 90, // Predicate_strex_4
/*33067*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33069*/           OPC_CheckComplexPat, /*CP*/31, /*#*/2, // SelectT2AddrModeExclusive:$addr #3 #4
/*33072*/           OPC_EmitMergeInputChains1_0,
/*33073*/           OPC_EmitInteger, MVT::i32, 14, 
/*33076*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33079*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 18
                    // Dst: (t2STREX:i32 rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)
/*33091*/         /*Scope*/ 25, /*->33117*/
/*33092*/           OPC_CheckPredicate, 88, // Predicate_strex_1
/*33094*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33096*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33099*/           OPC_EmitMergeInputChains1_0,
/*33100*/           OPC_EmitInteger, MVT::i32, 14, 
/*33103*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33106*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33117*/         /*Scope*/ 25, /*->33143*/
/*33118*/           OPC_CheckPredicate, 89, // Predicate_strex_2
/*33120*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33122*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33125*/           OPC_EmitMergeInputChains1_0,
/*33126*/           OPC_EmitInteger, MVT::i32, 14, 
/*33129*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33132*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33143*/         /*Scope*/ 25, /*->33169*/
/*33144*/           OPC_CheckPredicate, 90, // Predicate_strex_4
/*33146*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33148*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33151*/           OPC_EmitMergeInputChains1_0,
/*33152*/           OPC_EmitInteger, MVT::i32, 14, 
/*33155*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33158*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 15
                    // Dst: (STREX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33169*/         /*Scope*/ 25, /*->33195*/
/*33170*/           OPC_CheckPredicate, 88, // Predicate_strex_1
/*33172*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33174*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33177*/           OPC_EmitMergeInputChains1_0,
/*33178*/           OPC_EmitInteger, MVT::i32, 14, 
/*33181*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33184*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (t2STREXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33195*/         /*Scope*/ 25, /*->33221*/
/*33196*/           OPC_CheckPredicate, 89, // Predicate_strex_2
/*33198*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33200*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33203*/           OPC_EmitMergeInputChains1_0,
/*33204*/           OPC_EmitInteger, MVT::i32, 14, 
/*33207*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33210*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (t2STREXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33221*/         0, /*End of Scope*/
/*33222*/       0, /*End of Scope*/
/*33223*/     /*Scope*/ 57|128,2/*313*/, /*->33538*/
/*33225*/       OPC_CheckChild1Integer, 101|128,2/*357*/, 
/*33228*/       OPC_Scope, 14|128,1/*142*/, /*->33373*/ // 2 children in Scope
/*33231*/         OPC_MoveChild, 2,
/*33233*/         OPC_Scope, 33, /*->33268*/ // 4 children in Scope
/*33235*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*33238*/           OPC_RecordChild0, // #1 = $Rt
/*33239*/           OPC_MoveParent,
/*33240*/           OPC_RecordChild3, // #2 = $addr
/*33241*/           OPC_CheckChild3Type, MVT::i32,
/*33243*/           OPC_CheckPredicate, 91, // Predicate_stlex_1
/*33245*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33247*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33250*/           OPC_EmitMergeInputChains1_0,
/*33251*/           OPC_EmitInteger, MVT::i32, 14, 
/*33254*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33257*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33268*/         /*Scope*/ 34, /*->33303*/
/*33269*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*33273*/           OPC_RecordChild0, // #1 = $Rt
/*33274*/           OPC_MoveParent,
/*33275*/           OPC_RecordChild3, // #2 = $addr
/*33276*/           OPC_CheckChild3Type, MVT::i32,
/*33278*/           OPC_CheckPredicate, 92, // Predicate_stlex_2
/*33280*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33282*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33285*/           OPC_EmitMergeInputChains1_0,
/*33286*/           OPC_EmitInteger, MVT::i32, 14, 
/*33289*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33292*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33303*/         /*Scope*/ 33, /*->33337*/
/*33304*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*33307*/           OPC_RecordChild0, // #1 = $Rt
/*33308*/           OPC_MoveParent,
/*33309*/           OPC_RecordChild3, // #2 = $addr
/*33310*/           OPC_CheckChild3Type, MVT::i32,
/*33312*/           OPC_CheckPredicate, 91, // Predicate_stlex_1
/*33314*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33316*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33319*/           OPC_EmitMergeInputChains1_0,
/*33320*/           OPC_EmitInteger, MVT::i32, 14, 
/*33323*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33326*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (t2STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33337*/         /*Scope*/ 34, /*->33372*/
/*33338*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*33342*/           OPC_RecordChild0, // #1 = $Rt
/*33343*/           OPC_MoveParent,
/*33344*/           OPC_RecordChild3, // #2 = $addr
/*33345*/           OPC_CheckChild3Type, MVT::i32,
/*33347*/           OPC_CheckPredicate, 92, // Predicate_stlex_2
/*33349*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33351*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33354*/           OPC_EmitMergeInputChains1_0,
/*33355*/           OPC_EmitInteger, MVT::i32, 14, 
/*33358*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33361*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (t2STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33372*/         0, /*End of Scope*/
/*33373*/       /*Scope*/ 34|128,1/*162*/, /*->33537*/
/*33375*/         OPC_RecordChild2, // #1 = $Rt
/*33376*/         OPC_RecordChild3, // #2 = $addr
/*33377*/         OPC_CheckChild3Type, MVT::i32,
/*33379*/         OPC_Scope, 25, /*->33406*/ // 6 children in Scope
/*33381*/           OPC_CheckPredicate, 91, // Predicate_stlex_1
/*33383*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33385*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33388*/           OPC_EmitMergeInputChains1_0,
/*33389*/           OPC_EmitInteger, MVT::i32, 14, 
/*33392*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33395*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33406*/         /*Scope*/ 25, /*->33432*/
/*33407*/           OPC_CheckPredicate, 92, // Predicate_stlex_2
/*33409*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33411*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33414*/           OPC_EmitMergeInputChains1_0,
/*33415*/           OPC_EmitInteger, MVT::i32, 14, 
/*33418*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33421*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33432*/         /*Scope*/ 25, /*->33458*/
/*33433*/           OPC_CheckPredicate, 93, // Predicate_stlex_4
/*33435*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33437*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33440*/           OPC_EmitMergeInputChains1_0,
/*33441*/           OPC_EmitInteger, MVT::i32, 14, 
/*33444*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33447*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (STLEX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33458*/         /*Scope*/ 25, /*->33484*/
/*33459*/           OPC_CheckPredicate, 91, // Predicate_stlex_1
/*33461*/           OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33463*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33466*/           OPC_EmitMergeInputChains1_0,
/*33467*/           OPC_EmitInteger, MVT::i32, 14, 
/*33470*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33473*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (t2STLEXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33484*/         /*Scope*/ 25, /*->33510*/
/*33485*/           OPC_CheckPredicate, 92, // Predicate_stlex_2
/*33487*/           OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33489*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33492*/           OPC_EmitMergeInputChains1_0,
/*33493*/           OPC_EmitInteger, MVT::i32, 14, 
/*33496*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33499*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (t2STLEXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33510*/         /*Scope*/ 25, /*->33536*/
/*33511*/           OPC_CheckPredicate, 93, // Predicate_stlex_4
/*33513*/           OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33515*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33518*/           OPC_EmitMergeInputChains1_0,
/*33519*/           OPC_EmitInteger, MVT::i32, 14, 
/*33522*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33525*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (t2STLEX:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33536*/         0, /*End of Scope*/
/*33537*/       0, /*End of Scope*/
/*33538*/     /*Scope*/ 108, /*->33647*/
/*33539*/       OPC_CheckChild1Integer, 98|128,1/*226*/, 
/*33542*/       OPC_RecordChild2, // #1 = $cop
/*33543*/       OPC_MoveChild, 2,
/*33545*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33548*/       OPC_MoveParent,
/*33549*/       OPC_RecordChild3, // #2 = $opc1
/*33550*/       OPC_MoveChild, 3,
/*33552*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33555*/       OPC_MoveParent,
/*33556*/       OPC_RecordChild4, // #3 = $CRn
/*33557*/       OPC_MoveChild, 4,
/*33559*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33562*/       OPC_MoveParent,
/*33563*/       OPC_RecordChild5, // #4 = $CRm
/*33564*/       OPC_MoveChild, 5,
/*33566*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33569*/       OPC_MoveParent,
/*33570*/       OPC_RecordChild6, // #5 = $opc2
/*33571*/       OPC_MoveChild, 6,
/*33573*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33576*/       OPC_MoveParent,
/*33577*/       OPC_Scope, 33, /*->33612*/ // 2 children in Scope
/*33579*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33581*/         OPC_EmitMergeInputChains1_0,
/*33582*/         OPC_EmitConvertToTarget, 1,
/*33584*/         OPC_EmitConvertToTarget, 2,
/*33586*/         OPC_EmitConvertToTarget, 3,
/*33588*/         OPC_EmitConvertToTarget, 4,
/*33590*/         OPC_EmitConvertToTarget, 5,
/*33592*/         OPC_EmitInteger, MVT::i32, 14, 
/*33595*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33598*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 226:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33612*/       /*Scope*/ 33, /*->33646*/
/*33613*/         OPC_CheckPatternPredicate, 36, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*33615*/         OPC_EmitMergeInputChains1_0,
/*33616*/         OPC_EmitConvertToTarget, 1,
/*33618*/         OPC_EmitConvertToTarget, 2,
/*33620*/         OPC_EmitConvertToTarget, 3,
/*33622*/         OPC_EmitConvertToTarget, 4,
/*33624*/         OPC_EmitConvertToTarget, 5,
/*33626*/         OPC_EmitInteger, MVT::i32, 14, 
/*33629*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33632*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 226:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33646*/       0, /*End of Scope*/
/*33647*/     /*Scope*/ 100, /*->33748*/
/*33648*/       OPC_CheckChild1Integer, 99|128,1/*227*/, 
/*33651*/       OPC_RecordChild2, // #1 = $cop
/*33652*/       OPC_MoveChild, 2,
/*33654*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33657*/       OPC_MoveParent,
/*33658*/       OPC_RecordChild3, // #2 = $opc1
/*33659*/       OPC_MoveChild, 3,
/*33661*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33664*/       OPC_MoveParent,
/*33665*/       OPC_RecordChild4, // #3 = $CRn
/*33666*/       OPC_MoveChild, 4,
/*33668*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33671*/       OPC_MoveParent,
/*33672*/       OPC_RecordChild5, // #4 = $CRm
/*33673*/       OPC_MoveChild, 5,
/*33675*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33678*/       OPC_MoveParent,
/*33679*/       OPC_RecordChild6, // #5 = $opc2
/*33680*/       OPC_MoveChild, 6,
/*33682*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33685*/       OPC_MoveParent,
/*33686*/       OPC_Scope, 25, /*->33713*/ // 2 children in Scope
/*33688*/         OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*33690*/         OPC_EmitMergeInputChains1_0,
/*33691*/         OPC_EmitConvertToTarget, 1,
/*33693*/         OPC_EmitConvertToTarget, 2,
/*33695*/         OPC_EmitConvertToTarget, 3,
/*33697*/         OPC_EmitConvertToTarget, 4,
/*33699*/         OPC_EmitConvertToTarget, 5,
/*33701*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 227:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33713*/       /*Scope*/ 33, /*->33747*/
/*33714*/         OPC_CheckPatternPredicate, 36, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*33716*/         OPC_EmitMergeInputChains1_0,
/*33717*/         OPC_EmitConvertToTarget, 1,
/*33719*/         OPC_EmitConvertToTarget, 2,
/*33721*/         OPC_EmitConvertToTarget, 3,
/*33723*/         OPC_EmitConvertToTarget, 4,
/*33725*/         OPC_EmitConvertToTarget, 5,
/*33727*/         OPC_EmitInteger, MVT::i32, 14, 
/*33730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33733*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 227:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33747*/       0, /*End of Scope*/
/*33748*/     /*Scope*/ 31|128,1/*159*/, /*->33909*/
/*33750*/       OPC_CheckChild1Integer, 92|128,1/*220*/, 
/*33753*/       OPC_RecordChild2, // #1 = $addr
/*33754*/       OPC_CheckChild2Type, MVT::i32,
/*33756*/       OPC_Scope, 25, /*->33783*/ // 6 children in Scope
/*33758*/         OPC_CheckPredicate, 94, // Predicate_ldrex_4
/*33760*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33762*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectT2AddrModeExclusive:$addr #2 #3
/*33765*/         OPC_EmitMergeInputChains1_0,
/*33766*/         OPC_EmitInteger, MVT::i32, 14, 
/*33769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33772*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 220:iPTR, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 18
                  // Dst: (t2LDREX:i32 t2addrmode_imm0_1020s4:i32:$addr)
/*33783*/       /*Scope*/ 24, /*->33808*/
/*33784*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*33786*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33788*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33791*/         OPC_EmitMergeInputChains1_0,
/*33792*/         OPC_EmitInteger, MVT::i32, 14, 
/*33795*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33798*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 220:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (LDREXB:i32 addr_offset_none:i32:$addr)
/*33808*/       /*Scope*/ 24, /*->33833*/
/*33809*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*33811*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33813*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33816*/         OPC_EmitMergeInputChains1_0,
/*33817*/         OPC_EmitInteger, MVT::i32, 14, 
/*33820*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33823*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 220:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (LDREXH:i32 addr_offset_none:i32:$addr)
/*33833*/       /*Scope*/ 24, /*->33858*/
/*33834*/         OPC_CheckPredicate, 94, // Predicate_ldrex_4
/*33836*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33838*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33841*/         OPC_EmitMergeInputChains1_0,
/*33842*/         OPC_EmitInteger, MVT::i32, 14, 
/*33845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33848*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 220:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 15
                  // Dst: (LDREX:i32 addr_offset_none:i32:$addr)
/*33858*/       /*Scope*/ 24, /*->33883*/
/*33859*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*33861*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33863*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33866*/         OPC_EmitMergeInputChains1_0,
/*33867*/         OPC_EmitInteger, MVT::i32, 14, 
/*33870*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33873*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 220:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*33883*/       /*Scope*/ 24, /*->33908*/
/*33884*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*33886*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33888*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33891*/         OPC_EmitMergeInputChains1_0,
/*33892*/         OPC_EmitInteger, MVT::i32, 14, 
/*33895*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33898*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 220:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*33908*/       0, /*End of Scope*/
/*33909*/     /*Scope*/ 30|128,1/*158*/, /*->34069*/
/*33911*/       OPC_CheckChild1Integer, 90|128,1/*218*/, 
/*33914*/       OPC_RecordChild2, // #1 = $addr
/*33915*/       OPC_CheckChild2Type, MVT::i32,
/*33917*/       OPC_Scope, 24, /*->33943*/ // 6 children in Scope
/*33919*/         OPC_CheckPredicate, 25, // Predicate_ldaex_1
/*33921*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33923*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33926*/         OPC_EmitMergeInputChains1_0,
/*33927*/         OPC_EmitInteger, MVT::i32, 14, 
/*33930*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33933*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 218:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (LDAEXB:i32 addr_offset_none:i32:$addr)
/*33943*/       /*Scope*/ 24, /*->33968*/
/*33944*/         OPC_CheckPredicate, 26, // Predicate_ldaex_2
/*33946*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33948*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33951*/         OPC_EmitMergeInputChains1_0,
/*33952*/         OPC_EmitInteger, MVT::i32, 14, 
/*33955*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33958*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 218:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (LDAEXH:i32 addr_offset_none:i32:$addr)
/*33968*/       /*Scope*/ 24, /*->33993*/
/*33969*/         OPC_CheckPredicate, 95, // Predicate_ldaex_4
/*33971*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33973*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33976*/         OPC_EmitMergeInputChains1_0,
/*33977*/         OPC_EmitInteger, MVT::i32, 14, 
/*33980*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33983*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 218:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (LDAEX:i32 addr_offset_none:i32:$addr)
/*33993*/       /*Scope*/ 24, /*->34018*/
/*33994*/         OPC_CheckPredicate, 25, // Predicate_ldaex_1
/*33996*/         OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33998*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34001*/         OPC_EmitMergeInputChains1_0,
/*34002*/         OPC_EmitInteger, MVT::i32, 14, 
/*34005*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34008*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 218:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*34018*/       /*Scope*/ 24, /*->34043*/
/*34019*/         OPC_CheckPredicate, 26, // Predicate_ldaex_2
/*34021*/         OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*34023*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34026*/         OPC_EmitMergeInputChains1_0,
/*34027*/         OPC_EmitInteger, MVT::i32, 14, 
/*34030*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34033*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 218:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*34043*/       /*Scope*/ 24, /*->34068*/
/*34044*/         OPC_CheckPredicate, 95, // Predicate_ldaex_4
/*34046*/         OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*34048*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34051*/         OPC_EmitMergeInputChains1_0,
/*34052*/         OPC_EmitInteger, MVT::i32, 14, 
/*34055*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34058*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 218:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (t2LDAEX:i32 addr_offset_none:i32:$addr)
/*34068*/       0, /*End of Scope*/
/*34069*/     /*Scope*/ 23, /*->34093*/
/*34070*/       OPC_CheckChild1Integer, 99|128,2/*355*/, 
/*34073*/       OPC_RecordChild2, // #1 = $size
/*34074*/       OPC_MoveChild, 2,
/*34076*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34079*/       OPC_MoveParent,
/*34080*/       OPC_RecordChild3, // #2 = $Rn
/*34081*/       OPC_EmitMergeInputChains1_0,
/*34082*/       OPC_EmitConvertToTarget, 1,
/*34084*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SPACE), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 2, 
                // Src: (intrinsic_w_chain:i32 355:iPTR, (imm:i32):$size, GPR:i32:$Rn) - Complexity = 11
                // Dst: (SPACE:i32 (imm:i32):$size, GPR:i32:$Rn)
/*34093*/     0, /*End of Scope*/
/*34094*/   /*SwitchOpcode*/ 55|128,15/*1975*/, TARGET_VAL(ISD::XOR),// ->36073
/*34098*/     OPC_Scope, 81|128,1/*209*/, /*->34310*/ // 7 children in Scope
/*34101*/       OPC_RecordChild0, // #0 = $shift
/*34102*/       OPC_Scope, 97, /*->34201*/ // 3 children in Scope
/*34104*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34115*/         OPC_CheckType, MVT::i32,
/*34117*/         OPC_Scope, 27, /*->34146*/ // 3 children in Scope
/*34119*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34121*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*34124*/           OPC_EmitInteger, MVT::i32, 14, 
/*34127*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34130*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34133*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsr), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                    // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*34146*/         /*Scope*/ 26, /*->34173*/
/*34147*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34149*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #1 #2
/*34152*/           OPC_EmitInteger, MVT::i32, 14, 
/*34155*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34158*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34161*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNs), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                    // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*34173*/         /*Scope*/ 26, /*->34200*/
/*34174*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34176*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*34179*/           OPC_EmitInteger, MVT::i32, 14, 
/*34182*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34185*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34188*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsi), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                    // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*34200*/         0, /*End of Scope*/
/*34201*/       /*Scope*/ 61, /*->34263*/
/*34202*/         OPC_RecordChild1, // #1 = $shift
/*34203*/         OPC_CheckType, MVT::i32,
/*34205*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34207*/         OPC_Scope, 26, /*->34235*/ // 2 children in Scope
/*34209*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*34212*/           OPC_EmitInteger, MVT::i32, 14, 
/*34215*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34218*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34221*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*34235*/         /*Scope*/ 26, /*->34262*/
/*34236*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*34239*/           OPC_EmitInteger, MVT::i32, 14, 
/*34242*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34245*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34248*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*34262*/         0, /*End of Scope*/
/*34263*/       /*Scope*/ 45, /*->34309*/
/*34264*/         OPC_MoveChild, 0,
/*34266*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34269*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*34271*/         OPC_MoveParent,
/*34272*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34283*/         OPC_CheckType, MVT::i32,
/*34285*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34287*/         OPC_EmitConvertToTarget, 0,
/*34289*/         OPC_EmitInteger, MVT::i32, 14, 
/*34292*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34298*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                  // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*34309*/       0, /*End of Scope*/
/*34310*/     /*Scope*/ 46, /*->34357*/
/*34311*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34322*/       OPC_RecordChild1, // #0 = $imm
/*34323*/       OPC_MoveChild, 1,
/*34325*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34328*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*34330*/       OPC_MoveParent,
/*34331*/       OPC_CheckType, MVT::i32,
/*34333*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34335*/       OPC_EmitConvertToTarget, 0,
/*34337*/       OPC_EmitInteger, MVT::i32, 14, 
/*34340*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34343*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34346*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*34357*/     /*Scope*/ 102|128,2/*358*/, /*->34717*/
/*34359*/       OPC_RecordChild0, // #0 = $Rn
/*34360*/       OPC_Scope, 117, /*->34479*/ // 3 children in Scope
/*34362*/         OPC_RecordChild1, // #1 = $shift
/*34363*/         OPC_CheckType, MVT::i32,
/*34365*/         OPC_Scope, 27, /*->34394*/ // 4 children in Scope
/*34367*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34369*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*34372*/           OPC_EmitInteger, MVT::i32, 14, 
/*34375*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34378*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34381*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*34394*/         /*Scope*/ 27, /*->34422*/
/*34395*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34397*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*34400*/           OPC_EmitInteger, MVT::i32, 14, 
/*34403*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34406*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34409*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34422*/         /*Scope*/ 27, /*->34450*/
/*34423*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34425*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*34428*/           OPC_EmitInteger, MVT::i32, 14, 
/*34431*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34434*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34437*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*34450*/         /*Scope*/ 27, /*->34478*/
/*34451*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34453*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*34456*/           OPC_EmitInteger, MVT::i32, 14, 
/*34459*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34462*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34465*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34478*/         0, /*End of Scope*/
/*34479*/       /*Scope*/ 84, /*->34564*/
/*34480*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34491*/         OPC_CheckType, MVT::i32,
/*34493*/         OPC_Scope, 22, /*->34517*/ // 3 children in Scope
/*34495*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34497*/           OPC_EmitInteger, MVT::i32, 14, 
/*34500*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34503*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34506*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNr), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                    // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*34517*/         /*Scope*/ 22, /*->34540*/
/*34518*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34520*/           OPC_EmitInteger, MVT::i32, 14, 
/*34523*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34526*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34529*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNr), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                    // Dst: (MVNr:i32 GPR:i32:$Rm)
/*34540*/         /*Scope*/ 22, /*->34563*/
/*34541*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34543*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34546*/           OPC_EmitInteger, MVT::i32, 14, 
/*34549*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34552*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                    // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*34563*/         0, /*End of Scope*/
/*34564*/       /*Scope*/ 22|128,1/*150*/, /*->34716*/
/*34566*/         OPC_RecordChild1, // #1 = $imm
/*34567*/         OPC_Scope, 69, /*->34638*/ // 2 children in Scope
/*34569*/           OPC_MoveChild, 1,
/*34571*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34574*/           OPC_Scope, 30, /*->34606*/ // 2 children in Scope
/*34576*/             OPC_CheckPredicate, 4, // Predicate_mod_imm
/*34578*/             OPC_MoveParent,
/*34579*/             OPC_CheckType, MVT::i32,
/*34581*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34583*/             OPC_EmitConvertToTarget, 1,
/*34585*/             OPC_EmitInteger, MVT::i32, 14, 
/*34588*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34591*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34594*/             OPC_MorphNodeTo, TARGET_VAL(ARM::EORri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*34606*/           /*Scope*/ 30, /*->34637*/
/*34607*/             OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*34609*/             OPC_MoveParent,
/*34610*/             OPC_CheckType, MVT::i32,
/*34612*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34614*/             OPC_EmitConvertToTarget, 1,
/*34616*/             OPC_EmitInteger, MVT::i32, 14, 
/*34619*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34622*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34625*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*34637*/           0, /*End of Scope*/
/*34638*/         /*Scope*/ 76, /*->34715*/
/*34639*/           OPC_CheckType, MVT::i32,
/*34641*/           OPC_Scope, 23, /*->34666*/ // 3 children in Scope
/*34643*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34645*/             OPC_EmitInteger, MVT::i32, 14, 
/*34648*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34651*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34654*/             OPC_MorphNodeTo, TARGET_VAL(ARM::EORrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*34666*/           /*Scope*/ 23, /*->34690*/
/*34667*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34669*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34672*/             OPC_EmitInteger, MVT::i32, 14, 
/*34675*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34678*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tEOR), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*34690*/           /*Scope*/ 23, /*->34714*/
/*34691*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34693*/             OPC_EmitInteger, MVT::i32, 14, 
/*34696*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34699*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34702*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*34714*/           0, /*End of Scope*/
/*34715*/         0, /*End of Scope*/
/*34716*/       0, /*End of Scope*/
/*34717*/     /*Scope*/ 61|128,8/*1085*/, /*->35804*/
/*34719*/       OPC_MoveChild, 0,
/*34721*/       OPC_SwitchOpcode /*3 cases */, 21|128,6/*789*/, TARGET_VAL(ISD::BITCAST),// ->35515
/*34726*/         OPC_MoveChild, 0,
/*34728*/         OPC_SwitchOpcode /*2 cases */, 103|128,2/*359*/, TARGET_VAL(ARMISD::VSHRs),// ->35092
/*34733*/           OPC_RecordChild0, // #0 = $src
/*34734*/           OPC_Scope, 48|128,1/*176*/, /*->34913*/ // 2 children in Scope
/*34737*/             OPC_CheckChild1Integer, 7, 
/*34739*/             OPC_SwitchType /*2 cases */, 84, MVT::v8i8,// ->34826
/*34742*/               OPC_MoveParent,
/*34743*/               OPC_MoveParent,
/*34744*/               OPC_MoveChild, 1,
/*34746*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34749*/               OPC_MoveChild, 0,
/*34751*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34754*/               OPC_Scope, 34, /*->34790*/ // 2 children in Scope
/*34756*/                 OPC_CheckChild0Same, 0,
/*34758*/                 OPC_MoveChild, 1,
/*34760*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34763*/                 OPC_CheckChild0Same, 0,
/*34765*/                 OPC_CheckChild1Integer, 7, 
/*34767*/                 OPC_MoveParent,
/*34768*/                 OPC_CheckType, MVT::v8i8,
/*34770*/                 OPC_MoveParent,
/*34771*/                 OPC_MoveParent,
/*34772*/                 OPC_CheckType, MVT::v2i32,
/*34774*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34777*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34780*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)))) - Complexity = 28
                          // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*34790*/               /*Scope*/ 34, /*->34825*/
/*34791*/                 OPC_MoveChild, 0,
/*34793*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34796*/                 OPC_CheckChild0Same, 0,
/*34798*/                 OPC_CheckChild1Integer, 7, 
/*34800*/                 OPC_MoveParent,
/*34801*/                 OPC_CheckChild1Same, 0,
/*34803*/                 OPC_CheckType, MVT::v8i8,
/*34805*/                 OPC_MoveParent,
/*34806*/                 OPC_MoveParent,
/*34807*/                 OPC_CheckType, MVT::v2i32,
/*34809*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34812*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34815*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src))) - Complexity = 28
                          // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*34825*/               0, /*End of Scope*/
/*34826*/             /*SwitchType*/ 84, MVT::v16i8,// ->34912
/*34828*/               OPC_MoveParent,
/*34829*/               OPC_MoveParent,
/*34830*/               OPC_MoveChild, 1,
/*34832*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34835*/               OPC_MoveChild, 0,
/*34837*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34840*/               OPC_Scope, 34, /*->34876*/ // 2 children in Scope
/*34842*/                 OPC_CheckChild0Same, 0,
/*34844*/                 OPC_MoveChild, 1,
/*34846*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34849*/                 OPC_CheckChild0Same, 0,
/*34851*/                 OPC_CheckChild1Integer, 7, 
/*34853*/                 OPC_MoveParent,
/*34854*/                 OPC_CheckType, MVT::v16i8,
/*34856*/                 OPC_MoveParent,
/*34857*/                 OPC_MoveParent,
/*34858*/                 OPC_CheckType, MVT::v4i32,
/*34860*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34863*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34866*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)))) - Complexity = 28
                          // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*34876*/               /*Scope*/ 34, /*->34911*/
/*34877*/                 OPC_MoveChild, 0,
/*34879*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34882*/                 OPC_CheckChild0Same, 0,
/*34884*/                 OPC_CheckChild1Integer, 7, 
/*34886*/                 OPC_MoveParent,
/*34887*/                 OPC_CheckChild1Same, 0,
/*34889*/                 OPC_CheckType, MVT::v16i8,
/*34891*/                 OPC_MoveParent,
/*34892*/                 OPC_MoveParent,
/*34893*/                 OPC_CheckType, MVT::v4i32,
/*34895*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34898*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34901*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src))) - Complexity = 28
                          // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*34911*/               0, /*End of Scope*/
/*34912*/             0, // EndSwitchType
/*34913*/           /*Scope*/ 48|128,1/*176*/, /*->35091*/
/*34915*/             OPC_CheckChild1Integer, 15, 
/*34917*/             OPC_SwitchType /*2 cases */, 84, MVT::v4i16,// ->35004
/*34920*/               OPC_MoveParent,
/*34921*/               OPC_MoveParent,
/*34922*/               OPC_MoveChild, 1,
/*34924*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34927*/               OPC_MoveChild, 0,
/*34929*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34932*/               OPC_Scope, 34, /*->34968*/ // 2 children in Scope
/*34934*/                 OPC_CheckChild0Same, 0,
/*34936*/                 OPC_MoveChild, 1,
/*34938*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34941*/                 OPC_CheckChild0Same, 0,
/*34943*/                 OPC_CheckChild1Integer, 15, 
/*34945*/                 OPC_MoveParent,
/*34946*/                 OPC_CheckType, MVT::v4i16,
/*34948*/                 OPC_MoveParent,
/*34949*/                 OPC_MoveParent,
/*34950*/                 OPC_CheckType, MVT::v2i32,
/*34952*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34955*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34958*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)))) - Complexity = 28
                          // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*34968*/               /*Scope*/ 34, /*->35003*/
/*34969*/                 OPC_MoveChild, 0,
/*34971*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34974*/                 OPC_CheckChild0Same, 0,
/*34976*/                 OPC_CheckChild1Integer, 15, 
/*34978*/                 OPC_MoveParent,
/*34979*/                 OPC_CheckChild1Same, 0,
/*34981*/                 OPC_CheckType, MVT::v4i16,
/*34983*/                 OPC_MoveParent,
/*34984*/                 OPC_MoveParent,
/*34985*/                 OPC_CheckType, MVT::v2i32,
/*34987*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34990*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34993*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src))) - Complexity = 28
                          // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*35003*/               0, /*End of Scope*/
/*35004*/             /*SwitchType*/ 84, MVT::v8i16,// ->35090
/*35006*/               OPC_MoveParent,
/*35007*/               OPC_MoveParent,
/*35008*/               OPC_MoveChild, 1,
/*35010*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35013*/               OPC_MoveChild, 0,
/*35015*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35018*/               OPC_Scope, 34, /*->35054*/ // 2 children in Scope
/*35020*/                 OPC_CheckChild0Same, 0,
/*35022*/                 OPC_MoveChild, 1,
/*35024*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35027*/                 OPC_CheckChild0Same, 0,
/*35029*/                 OPC_CheckChild1Integer, 15, 
/*35031*/                 OPC_MoveParent,
/*35032*/                 OPC_CheckType, MVT::v8i16,
/*35034*/                 OPC_MoveParent,
/*35035*/                 OPC_MoveParent,
/*35036*/                 OPC_CheckType, MVT::v4i32,
/*35038*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35041*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35044*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)))) - Complexity = 28
                          // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35054*/               /*Scope*/ 34, /*->35089*/
/*35055*/                 OPC_MoveChild, 0,
/*35057*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35060*/                 OPC_CheckChild0Same, 0,
/*35062*/                 OPC_CheckChild1Integer, 15, 
/*35064*/                 OPC_MoveParent,
/*35065*/                 OPC_CheckChild1Same, 0,
/*35067*/                 OPC_CheckType, MVT::v8i16,
/*35069*/                 OPC_MoveParent,
/*35070*/                 OPC_MoveParent,
/*35071*/                 OPC_CheckType, MVT::v4i32,
/*35073*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35076*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35079*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src))) - Complexity = 28
                          // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35089*/               0, /*End of Scope*/
/*35090*/             0, // EndSwitchType
/*35091*/           0, /*End of Scope*/
/*35092*/         /*SwitchOpcode*/ 34|128,3/*418*/, TARGET_VAL(ISD::ADD),// ->35514
/*35096*/           OPC_Scope, 51, /*->35149*/ // 8 children in Scope
/*35098*/             OPC_RecordChild0, // #0 = $src
/*35099*/             OPC_MoveChild, 1,
/*35101*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35104*/             OPC_CheckChild0Same, 0,
/*35106*/             OPC_CheckChild1Integer, 7, 
/*35108*/             OPC_MoveParent,
/*35109*/             OPC_CheckType, MVT::v8i8,
/*35111*/             OPC_MoveParent,
/*35112*/             OPC_MoveParent,
/*35113*/             OPC_MoveChild, 1,
/*35115*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35118*/             OPC_MoveChild, 0,
/*35120*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35123*/             OPC_CheckChild0Same, 0,
/*35125*/             OPC_CheckChild1Integer, 7, 
/*35127*/             OPC_CheckType, MVT::v8i8,
/*35129*/             OPC_MoveParent,
/*35130*/             OPC_MoveParent,
/*35131*/             OPC_CheckType, MVT::v2i32,
/*35133*/             OPC_EmitInteger, MVT::i32, 14, 
/*35136*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35139*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*35149*/           /*Scope*/ 51, /*->35201*/
/*35150*/             OPC_MoveChild, 0,
/*35152*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35155*/             OPC_RecordChild0, // #0 = $src
/*35156*/             OPC_CheckChild1Integer, 7, 
/*35158*/             OPC_MoveParent,
/*35159*/             OPC_CheckChild1Same, 0,
/*35161*/             OPC_CheckType, MVT::v8i8,
/*35163*/             OPC_MoveParent,
/*35164*/             OPC_MoveParent,
/*35165*/             OPC_MoveChild, 1,
/*35167*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35170*/             OPC_MoveChild, 0,
/*35172*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35175*/             OPC_CheckChild0Same, 0,
/*35177*/             OPC_CheckChild1Integer, 7, 
/*35179*/             OPC_CheckType, MVT::v8i8,
/*35181*/             OPC_MoveParent,
/*35182*/             OPC_MoveParent,
/*35183*/             OPC_CheckType, MVT::v2i32,
/*35185*/             OPC_EmitInteger, MVT::i32, 14, 
/*35188*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35191*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src)), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*35201*/           /*Scope*/ 51, /*->35253*/
/*35202*/             OPC_RecordChild0, // #0 = $src
/*35203*/             OPC_MoveChild, 1,
/*35205*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35208*/             OPC_CheckChild0Same, 0,
/*35210*/             OPC_CheckChild1Integer, 15, 
/*35212*/             OPC_MoveParent,
/*35213*/             OPC_CheckType, MVT::v4i16,
/*35215*/             OPC_MoveParent,
/*35216*/             OPC_MoveParent,
/*35217*/             OPC_MoveChild, 1,
/*35219*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35222*/             OPC_MoveChild, 0,
/*35224*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35227*/             OPC_CheckChild0Same, 0,
/*35229*/             OPC_CheckChild1Integer, 15, 
/*35231*/             OPC_CheckType, MVT::v4i16,
/*35233*/             OPC_MoveParent,
/*35234*/             OPC_MoveParent,
/*35235*/             OPC_CheckType, MVT::v2i32,
/*35237*/             OPC_EmitInteger, MVT::i32, 14, 
/*35240*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35243*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*35253*/           /*Scope*/ 51, /*->35305*/
/*35254*/             OPC_MoveChild, 0,
/*35256*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35259*/             OPC_RecordChild0, // #0 = $src
/*35260*/             OPC_CheckChild1Integer, 15, 
/*35262*/             OPC_MoveParent,
/*35263*/             OPC_CheckChild1Same, 0,
/*35265*/             OPC_CheckType, MVT::v4i16,
/*35267*/             OPC_MoveParent,
/*35268*/             OPC_MoveParent,
/*35269*/             OPC_MoveChild, 1,
/*35271*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35274*/             OPC_MoveChild, 0,
/*35276*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35279*/             OPC_CheckChild0Same, 0,
/*35281*/             OPC_CheckChild1Integer, 15, 
/*35283*/             OPC_CheckType, MVT::v4i16,
/*35285*/             OPC_MoveParent,
/*35286*/             OPC_MoveParent,
/*35287*/             OPC_CheckType, MVT::v2i32,
/*35289*/             OPC_EmitInteger, MVT::i32, 14, 
/*35292*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35295*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src)), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*35305*/           /*Scope*/ 51, /*->35357*/
/*35306*/             OPC_RecordChild0, // #0 = $src
/*35307*/             OPC_MoveChild, 1,
/*35309*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35312*/             OPC_CheckChild0Same, 0,
/*35314*/             OPC_CheckChild1Integer, 7, 
/*35316*/             OPC_MoveParent,
/*35317*/             OPC_CheckType, MVT::v16i8,
/*35319*/             OPC_MoveParent,
/*35320*/             OPC_MoveParent,
/*35321*/             OPC_MoveChild, 1,
/*35323*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35326*/             OPC_MoveChild, 0,
/*35328*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35331*/             OPC_CheckChild0Same, 0,
/*35333*/             OPC_CheckChild1Integer, 7, 
/*35335*/             OPC_CheckType, MVT::v16i8,
/*35337*/             OPC_MoveParent,
/*35338*/             OPC_MoveParent,
/*35339*/             OPC_CheckType, MVT::v4i32,
/*35341*/             OPC_EmitInteger, MVT::i32, 14, 
/*35344*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35347*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*35357*/           /*Scope*/ 51, /*->35409*/
/*35358*/             OPC_MoveChild, 0,
/*35360*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35363*/             OPC_RecordChild0, // #0 = $src
/*35364*/             OPC_CheckChild1Integer, 7, 
/*35366*/             OPC_MoveParent,
/*35367*/             OPC_CheckChild1Same, 0,
/*35369*/             OPC_CheckType, MVT::v16i8,
/*35371*/             OPC_MoveParent,
/*35372*/             OPC_MoveParent,
/*35373*/             OPC_MoveChild, 1,
/*35375*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35378*/             OPC_MoveChild, 0,
/*35380*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35383*/             OPC_CheckChild0Same, 0,
/*35385*/             OPC_CheckChild1Integer, 7, 
/*35387*/             OPC_CheckType, MVT::v16i8,
/*35389*/             OPC_MoveParent,
/*35390*/             OPC_MoveParent,
/*35391*/             OPC_CheckType, MVT::v4i32,
/*35393*/             OPC_EmitInteger, MVT::i32, 14, 
/*35396*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35399*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src)), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*35409*/           /*Scope*/ 51, /*->35461*/
/*35410*/             OPC_RecordChild0, // #0 = $src
/*35411*/             OPC_MoveChild, 1,
/*35413*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35416*/             OPC_CheckChild0Same, 0,
/*35418*/             OPC_CheckChild1Integer, 15, 
/*35420*/             OPC_MoveParent,
/*35421*/             OPC_CheckType, MVT::v8i16,
/*35423*/             OPC_MoveParent,
/*35424*/             OPC_MoveParent,
/*35425*/             OPC_MoveChild, 1,
/*35427*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35430*/             OPC_MoveChild, 0,
/*35432*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35435*/             OPC_CheckChild0Same, 0,
/*35437*/             OPC_CheckChild1Integer, 15, 
/*35439*/             OPC_CheckType, MVT::v8i16,
/*35441*/             OPC_MoveParent,
/*35442*/             OPC_MoveParent,
/*35443*/             OPC_CheckType, MVT::v4i32,
/*35445*/             OPC_EmitInteger, MVT::i32, 14, 
/*35448*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35451*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35461*/           /*Scope*/ 51, /*->35513*/
/*35462*/             OPC_MoveChild, 0,
/*35464*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35467*/             OPC_RecordChild0, // #0 = $src
/*35468*/             OPC_CheckChild1Integer, 15, 
/*35470*/             OPC_MoveParent,
/*35471*/             OPC_CheckChild1Same, 0,
/*35473*/             OPC_CheckType, MVT::v8i16,
/*35475*/             OPC_MoveParent,
/*35476*/             OPC_MoveParent,
/*35477*/             OPC_MoveChild, 1,
/*35479*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35482*/             OPC_MoveChild, 0,
/*35484*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35487*/             OPC_CheckChild0Same, 0,
/*35489*/             OPC_CheckChild1Integer, 15, 
/*35491*/             OPC_CheckType, MVT::v8i16,
/*35493*/             OPC_MoveParent,
/*35494*/             OPC_MoveParent,
/*35495*/             OPC_CheckType, MVT::v4i32,
/*35497*/             OPC_EmitInteger, MVT::i32, 14, 
/*35500*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35503*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src)), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35513*/           0, /*End of Scope*/
/*35514*/         0, // EndSwitchOpcode
/*35515*/       /*SwitchOpcode*/ 115, TARGET_VAL(ARMISD::VSHRs),// ->35633
/*35518*/         OPC_RecordChild0, // #0 = $src
/*35519*/         OPC_CheckChild1Integer, 31, 
/*35521*/         OPC_MoveParent,
/*35522*/         OPC_MoveChild, 1,
/*35524*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35527*/         OPC_Scope, 51, /*->35580*/ // 2 children in Scope
/*35529*/           OPC_CheckChild0Same, 0,
/*35531*/           OPC_MoveChild, 1,
/*35533*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35536*/           OPC_CheckChild0Same, 0,
/*35538*/           OPC_CheckChild1Integer, 31, 
/*35540*/           OPC_MoveParent,
/*35541*/           OPC_MoveParent,
/*35542*/           OPC_SwitchType /*2 cases */, 16, MVT::v2i32,// ->35561
/*35545*/             OPC_EmitInteger, MVT::i32, 14, 
/*35548*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35551*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32))) - Complexity = 22
                      // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35561*/           /*SwitchType*/ 16, MVT::v4i32,// ->35579
/*35563*/             OPC_EmitInteger, MVT::i32, 14, 
/*35566*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35569*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32))) - Complexity = 22
                      // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35579*/           0, // EndSwitchType
/*35580*/         /*Scope*/ 51, /*->35632*/
/*35581*/           OPC_MoveChild, 0,
/*35583*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35586*/           OPC_CheckChild0Same, 0,
/*35588*/           OPC_CheckChild1Integer, 31, 
/*35590*/           OPC_MoveParent,
/*35591*/           OPC_CheckChild1Same, 0,
/*35593*/           OPC_MoveParent,
/*35594*/           OPC_SwitchType /*2 cases */, 16, MVT::v2i32,// ->35613
/*35597*/             OPC_EmitInteger, MVT::i32, 14, 
/*35600*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35603*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src)) - Complexity = 22
                      // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35613*/           /*SwitchType*/ 16, MVT::v4i32,// ->35631
/*35615*/             OPC_EmitInteger, MVT::i32, 14, 
/*35618*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35621*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src)) - Complexity = 22
                      // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35631*/           0, // EndSwitchType
/*35632*/         0, /*End of Scope*/
/*35633*/       /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ISD::ADD),// ->35803
/*35637*/         OPC_Scope, 40, /*->35679*/ // 4 children in Scope
/*35639*/           OPC_RecordChild0, // #0 = $src
/*35640*/           OPC_MoveChild, 1,
/*35642*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35645*/           OPC_CheckChild0Same, 0,
/*35647*/           OPC_CheckChild1Integer, 31, 
/*35649*/           OPC_MoveParent,
/*35650*/           OPC_MoveParent,
/*35651*/           OPC_MoveChild, 1,
/*35653*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35656*/           OPC_CheckChild0Same, 0,
/*35658*/           OPC_CheckChild1Integer, 31, 
/*35660*/           OPC_MoveParent,
/*35661*/           OPC_CheckType, MVT::v2i32,
/*35663*/           OPC_EmitInteger, MVT::i32, 14, 
/*35666*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35669*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35679*/         /*Scope*/ 40, /*->35720*/
/*35680*/           OPC_MoveChild, 0,
/*35682*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35685*/           OPC_RecordChild0, // #0 = $src
/*35686*/           OPC_CheckChild1Integer, 31, 
/*35688*/           OPC_MoveParent,
/*35689*/           OPC_CheckChild1Same, 0,
/*35691*/           OPC_MoveParent,
/*35692*/           OPC_MoveChild, 1,
/*35694*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35697*/           OPC_CheckChild0Same, 0,
/*35699*/           OPC_CheckChild1Integer, 31, 
/*35701*/           OPC_MoveParent,
/*35702*/           OPC_CheckType, MVT::v2i32,
/*35704*/           OPC_EmitInteger, MVT::i32, 14, 
/*35707*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35710*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35720*/         /*Scope*/ 40, /*->35761*/
/*35721*/           OPC_RecordChild0, // #0 = $src
/*35722*/           OPC_MoveChild, 1,
/*35724*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35727*/           OPC_CheckChild0Same, 0,
/*35729*/           OPC_CheckChild1Integer, 31, 
/*35731*/           OPC_MoveParent,
/*35732*/           OPC_MoveParent,
/*35733*/           OPC_MoveChild, 1,
/*35735*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35738*/           OPC_CheckChild0Same, 0,
/*35740*/           OPC_CheckChild1Integer, 31, 
/*35742*/           OPC_MoveParent,
/*35743*/           OPC_CheckType, MVT::v4i32,
/*35745*/           OPC_EmitInteger, MVT::i32, 14, 
/*35748*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35751*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35761*/         /*Scope*/ 40, /*->35802*/
/*35762*/           OPC_MoveChild, 0,
/*35764*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35767*/           OPC_RecordChild0, // #0 = $src
/*35768*/           OPC_CheckChild1Integer, 31, 
/*35770*/           OPC_MoveParent,
/*35771*/           OPC_CheckChild1Same, 0,
/*35773*/           OPC_MoveParent,
/*35774*/           OPC_MoveChild, 1,
/*35776*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35779*/           OPC_CheckChild0Same, 0,
/*35781*/           OPC_CheckChild1Integer, 31, 
/*35783*/           OPC_MoveParent,
/*35784*/           OPC_CheckType, MVT::v4i32,
/*35786*/           OPC_EmitInteger, MVT::i32, 14, 
/*35789*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35792*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35802*/         0, /*End of Scope*/
/*35803*/       0, // EndSwitchOpcode
/*35804*/     /*Scope*/ 109, /*->35914*/
/*35805*/       OPC_RecordChild0, // #0 = $Vm
/*35806*/       OPC_MoveChild, 1,
/*35808*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35811*/       OPC_MoveChild, 0,
/*35813*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*35816*/       OPC_MoveChild, 0,
/*35818*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35821*/       OPC_MoveParent,
/*35822*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*35824*/       OPC_SwitchType /*2 cases */, 42, MVT::v8i8,// ->35869
/*35827*/         OPC_MoveParent,
/*35828*/         OPC_MoveParent,
/*35829*/         OPC_CheckType, MVT::v2i32,
/*35831*/         OPC_Scope, 18, /*->35851*/ // 2 children in Scope
/*35833*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35835*/           OPC_EmitInteger, MVT::i32, 14, 
/*35838*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35841*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35851*/         /*Scope*/ 16, /*->35868*/
/*35852*/           OPC_EmitInteger, MVT::i32, 14, 
/*35855*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35858*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35868*/         0, /*End of Scope*/
/*35869*/       /*SwitchType*/ 42, MVT::v16i8,// ->35913
/*35871*/         OPC_MoveParent,
/*35872*/         OPC_MoveParent,
/*35873*/         OPC_CheckType, MVT::v4i32,
/*35875*/         OPC_Scope, 18, /*->35895*/ // 2 children in Scope
/*35877*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35879*/           OPC_EmitInteger, MVT::i32, 14, 
/*35882*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35885*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*35895*/         /*Scope*/ 16, /*->35912*/
/*35896*/           OPC_EmitInteger, MVT::i32, 14, 
/*35899*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35902*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*35912*/         0, /*End of Scope*/
/*35913*/       0, // EndSwitchType
/*35914*/     /*Scope*/ 110, /*->36025*/
/*35915*/       OPC_MoveChild, 0,
/*35917*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35920*/       OPC_MoveChild, 0,
/*35922*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*35925*/       OPC_MoveChild, 0,
/*35927*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35930*/       OPC_MoveParent,
/*35931*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*35933*/       OPC_SwitchType /*2 cases */, 43, MVT::v8i8,// ->35979
/*35936*/         OPC_MoveParent,
/*35937*/         OPC_MoveParent,
/*35938*/         OPC_RecordChild1, // #0 = $Vm
/*35939*/         OPC_CheckType, MVT::v2i32,
/*35941*/         OPC_Scope, 18, /*->35961*/ // 2 children in Scope
/*35943*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35945*/           OPC_EmitInteger, MVT::i32, 14, 
/*35948*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35951*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35961*/         /*Scope*/ 16, /*->35978*/
/*35962*/           OPC_EmitInteger, MVT::i32, 14, 
/*35965*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35968*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35978*/         0, /*End of Scope*/
/*35979*/       /*SwitchType*/ 43, MVT::v16i8,// ->36024
/*35981*/         OPC_MoveParent,
/*35982*/         OPC_MoveParent,
/*35983*/         OPC_RecordChild1, // #0 = $Vm
/*35984*/         OPC_CheckType, MVT::v4i32,
/*35986*/         OPC_Scope, 18, /*->36006*/ // 2 children in Scope
/*35988*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35990*/           OPC_EmitInteger, MVT::i32, 14, 
/*35993*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35996*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*36006*/         /*Scope*/ 16, /*->36023*/
/*36007*/           OPC_EmitInteger, MVT::i32, 14, 
/*36010*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36013*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*36023*/         0, /*End of Scope*/
/*36024*/       0, // EndSwitchType
/*36025*/     /*Scope*/ 46, /*->36072*/
/*36026*/       OPC_RecordChild0, // #0 = $Vn
/*36027*/       OPC_RecordChild1, // #1 = $Vm
/*36028*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->36050
/*36031*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36033*/         OPC_EmitInteger, MVT::i32, 14, 
/*36036*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36039*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*36050*/       /*SwitchType*/ 19, MVT::v4i32,// ->36071
/*36052*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36054*/         OPC_EmitInteger, MVT::i32, 14, 
/*36057*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36060*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*36071*/       0, // EndSwitchType
/*36072*/     0, /*End of Scope*/
/*36073*/   /*SwitchOpcode*/ 51|128,5/*691*/, TARGET_VAL(ISD::ATOMIC_LOAD),// ->36768
/*36077*/     OPC_RecordMemRef,
/*36078*/     OPC_RecordNode, // #0 = 'atomic_load' chained node
/*36079*/     OPC_RecordChild1, // #1 = $addr
/*36080*/     OPC_CheckChild1Type, MVT::i32,
/*36082*/     OPC_CheckType, MVT::i32,
/*36084*/     OPC_Scope, 26, /*->36112*/ // 20 children in Scope
/*36086*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36088*/       OPC_CheckPredicate, 97, // Predicate_atomic_load_acquire_8
/*36090*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36092*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36095*/       OPC_EmitMergeInputChains1_0,
/*36096*/       OPC_EmitInteger, MVT::i32, 14, 
/*36099*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36102*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (LDAB:i32 addr_offset_none:i32:$addr)
/*36112*/     /*Scope*/ 26, /*->36139*/
/*36113*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36115*/       OPC_CheckPredicate, 99, // Predicate_atomic_load_acquire_16
/*36117*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36119*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36122*/       OPC_EmitMergeInputChains1_0,
/*36123*/       OPC_EmitInteger, MVT::i32, 14, 
/*36126*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36129*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (LDAH:i32 addr_offset_none:i32:$addr)
/*36139*/     /*Scope*/ 26, /*->36166*/
/*36140*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36142*/       OPC_CheckPredicate, 101, // Predicate_atomic_load_acquire_32
/*36144*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36146*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36149*/       OPC_EmitMergeInputChains1_0,
/*36150*/       OPC_EmitInteger, MVT::i32, 14, 
/*36153*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36156*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (LDA:i32 addr_offset_none:i32:$addr)
/*36166*/     /*Scope*/ 26, /*->36193*/
/*36167*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36169*/       OPC_CheckPredicate, 97, // Predicate_atomic_load_acquire_8
/*36171*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36173*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36176*/       OPC_EmitMergeInputChains1_0,
/*36177*/       OPC_EmitInteger, MVT::i32, 14, 
/*36180*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36183*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (t2LDAB:i32 addr_offset_none:i32:$addr)
/*36193*/     /*Scope*/ 26, /*->36220*/
/*36194*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36196*/       OPC_CheckPredicate, 99, // Predicate_atomic_load_acquire_16
/*36198*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36200*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36203*/       OPC_EmitMergeInputChains1_0,
/*36204*/       OPC_EmitInteger, MVT::i32, 14, 
/*36207*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36210*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (t2LDAH:i32 addr_offset_none:i32:$addr)
/*36220*/     /*Scope*/ 26, /*->36247*/
/*36221*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36223*/       OPC_CheckPredicate, 101, // Predicate_atomic_load_acquire_32
/*36225*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36227*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36230*/       OPC_EmitMergeInputChains1_0,
/*36231*/       OPC_EmitInteger, MVT::i32, 14, 
/*36234*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36237*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (t2LDA:i32 addr_offset_none:i32:$addr)
/*36247*/     /*Scope*/ 26, /*->36274*/
/*36248*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36250*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36252*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*36255*/       OPC_EmitMergeInputChains1_0,
/*36256*/       OPC_EmitInteger, MVT::i32, 14, 
/*36259*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36262*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*36274*/     /*Scope*/ 26, /*->36301*/
/*36275*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36277*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36279*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*36282*/       OPC_EmitMergeInputChains1_0,
/*36283*/       OPC_EmitInteger, MVT::i32, 14, 
/*36286*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36289*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (LDRH:i32 addrmode3:i32:$src)
/*36301*/     /*Scope*/ 26, /*->36328*/
/*36302*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36304*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36306*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*36309*/       OPC_EmitMergeInputChains1_0,
/*36310*/       OPC_EmitInteger, MVT::i32, 14, 
/*36313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36316*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*36328*/     /*Scope*/ 26, /*->36355*/
/*36329*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36331*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36333*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*36336*/       OPC_EmitMergeInputChains1_0,
/*36337*/       OPC_EmitInteger, MVT::i32, 14, 
/*36340*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36343*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*36355*/     /*Scope*/ 26, /*->36382*/
/*36356*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36358*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36360*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*36363*/       OPC_EmitMergeInputChains1_0,
/*36364*/       OPC_EmitInteger, MVT::i32, 14, 
/*36367*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36370*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*36382*/     /*Scope*/ 26, /*->36409*/
/*36383*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36385*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36387*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*36390*/       OPC_EmitMergeInputChains1_0,
/*36391*/       OPC_EmitInteger, MVT::i32, 14, 
/*36394*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36397*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*36409*/     /*Scope*/ 25, /*->36435*/
/*36410*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36412*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36414*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*36417*/       OPC_EmitMergeInputChains1_0,
/*36418*/       OPC_EmitInteger, MVT::i32, 14, 
/*36421*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36424*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*36435*/     /*Scope*/ 25, /*->36461*/
/*36436*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36438*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36440*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*36443*/       OPC_EmitMergeInputChains1_0,
/*36444*/       OPC_EmitInteger, MVT::i32, 14, 
/*36447*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36450*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*36461*/     /*Scope*/ 50, /*->36512*/
/*36462*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36464*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36466*/       OPC_Scope, 21, /*->36489*/ // 2 children in Scope
/*36468*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*36471*/         OPC_EmitMergeInputChains1_0,
/*36472*/         OPC_EmitInteger, MVT::i32, 14, 
/*36475*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36478*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*36489*/       /*Scope*/ 21, /*->36511*/
/*36490*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$src #2 #3
/*36493*/         OPC_EmitMergeInputChains1_0,
/*36494*/         OPC_EmitInteger, MVT::i32, 14, 
/*36497*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36500*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rrs1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$src)
/*36511*/       0, /*End of Scope*/
/*36512*/     /*Scope*/ 50, /*->36563*/
/*36513*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36515*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36517*/       OPC_Scope, 21, /*->36540*/ // 2 children in Scope
/*36519*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*36522*/         OPC_EmitMergeInputChains1_0,
/*36523*/         OPC_EmitInteger, MVT::i32, 14, 
/*36526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36529*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*36540*/       /*Scope*/ 21, /*->36562*/
/*36541*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$src #2 #3
/*36544*/         OPC_EmitMergeInputChains1_0,
/*36545*/         OPC_EmitInteger, MVT::i32, 14, 
/*36548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36551*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rrs2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$src)
/*36562*/       0, /*End of Scope*/
/*36563*/     /*Scope*/ 50, /*->36614*/
/*36564*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36566*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36568*/       OPC_Scope, 21, /*->36591*/ // 2 children in Scope
/*36570*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*36573*/         OPC_EmitMergeInputChains1_0,
/*36574*/         OPC_EmitInteger, MVT::i32, 14, 
/*36577*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36580*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*36591*/       /*Scope*/ 21, /*->36613*/
/*36592*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeRI5S4:$src #2 #3
/*36595*/         OPC_EmitMergeInputChains1_0,
/*36596*/         OPC_EmitInteger, MVT::i32, 14, 
/*36599*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36602*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rrs4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$src)
/*36613*/       0, /*End of Scope*/
/*36614*/     /*Scope*/ 50, /*->36665*/
/*36615*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36617*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36619*/       OPC_Scope, 21, /*->36642*/ // 2 children in Scope
/*36621*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*36624*/         OPC_EmitMergeInputChains1_0,
/*36625*/         OPC_EmitInteger, MVT::i32, 14, 
/*36628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36631*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*36642*/       /*Scope*/ 21, /*->36664*/
/*36643*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*36646*/         OPC_EmitMergeInputChains1_0,
/*36647*/         OPC_EmitInteger, MVT::i32, 14, 
/*36650*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36653*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*36664*/       0, /*End of Scope*/
/*36665*/     /*Scope*/ 50, /*->36716*/
/*36666*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36668*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36670*/       OPC_Scope, 21, /*->36693*/ // 2 children in Scope
/*36672*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*36675*/         OPC_EmitMergeInputChains1_0,
/*36676*/         OPC_EmitInteger, MVT::i32, 14, 
/*36679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36682*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*36693*/       /*Scope*/ 21, /*->36715*/
/*36694*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*36697*/         OPC_EmitMergeInputChains1_0,
/*36698*/         OPC_EmitInteger, MVT::i32, 14, 
/*36701*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36704*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*36715*/       0, /*End of Scope*/
/*36716*/     /*Scope*/ 50, /*->36767*/
/*36717*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36719*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36721*/       OPC_Scope, 21, /*->36744*/ // 2 children in Scope
/*36723*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*36726*/         OPC_EmitMergeInputChains1_0,
/*36727*/         OPC_EmitInteger, MVT::i32, 14, 
/*36730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36733*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*36744*/       /*Scope*/ 21, /*->36766*/
/*36745*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*36748*/         OPC_EmitMergeInputChains1_0,
/*36749*/         OPC_EmitInteger, MVT::i32, 14, 
/*36752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36755*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*36766*/       0, /*End of Scope*/
/*36767*/     0, /*End of Scope*/
/*36768*/   /*SwitchOpcode*/ 52|128,5/*692*/, TARGET_VAL(ISD::ATOMIC_STORE),// ->37464
/*36772*/     OPC_RecordMemRef,
/*36773*/     OPC_RecordNode, // #0 = 'atomic_store' chained node
/*36774*/     OPC_RecordChild1, // #1 = $addr
/*36775*/     OPC_CheckChild1Type, MVT::i32,
/*36777*/     OPC_RecordChild2, // #2 = $val
/*36778*/     OPC_CheckChild2Type, MVT::i32,
/*36780*/     OPC_Scope, 26, /*->36808*/ // 20 children in Scope
/*36782*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*36784*/       OPC_CheckPredicate, 103, // Predicate_atomic_store_release_8
/*36786*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36788*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36791*/       OPC_EmitMergeInputChains1_0,
/*36792*/       OPC_EmitInteger, MVT::i32, 14, 
/*36795*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36798*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*36808*/     /*Scope*/ 26, /*->36835*/
/*36809*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*36811*/       OPC_CheckPredicate, 105, // Predicate_atomic_store_release_16
/*36813*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36815*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36818*/       OPC_EmitMergeInputChains1_0,
/*36819*/       OPC_EmitInteger, MVT::i32, 14, 
/*36822*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36825*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*36835*/     /*Scope*/ 26, /*->36862*/
/*36836*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*36838*/       OPC_CheckPredicate, 107, // Predicate_atomic_store_release_32
/*36840*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36842*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36845*/       OPC_EmitMergeInputChains1_0,
/*36846*/       OPC_EmitInteger, MVT::i32, 14, 
/*36849*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36852*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STL), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*36862*/     /*Scope*/ 26, /*->36889*/
/*36863*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*36865*/       OPC_CheckPredicate, 103, // Predicate_atomic_store_release_8
/*36867*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36869*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36872*/       OPC_EmitMergeInputChains1_0,
/*36873*/       OPC_EmitInteger, MVT::i32, 14, 
/*36876*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36879*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (t2STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*36889*/     /*Scope*/ 26, /*->36916*/
/*36890*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*36892*/       OPC_CheckPredicate, 105, // Predicate_atomic_store_release_16
/*36894*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36896*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36899*/       OPC_EmitMergeInputChains1_0,
/*36900*/       OPC_EmitInteger, MVT::i32, 14, 
/*36903*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36906*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (t2STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*36916*/     /*Scope*/ 26, /*->36943*/
/*36917*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*36919*/       OPC_CheckPredicate, 107, // Predicate_atomic_store_release_32
/*36921*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36923*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36926*/       OPC_EmitMergeInputChains1_0,
/*36927*/       OPC_EmitInteger, MVT::i32, 14, 
/*36930*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36933*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STL), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (t2STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*36943*/     /*Scope*/ 26, /*->36970*/
/*36944*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*36946*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36948*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*36951*/       OPC_EmitMergeInputChains1_0,
/*36952*/       OPC_EmitInteger, MVT::i32, 14, 
/*36955*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36958*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*36970*/     /*Scope*/ 26, /*->36997*/
/*36971*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*36973*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36975*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*36978*/       OPC_EmitMergeInputChains1_0,
/*36979*/       OPC_EmitInteger, MVT::i32, 14, 
/*36982*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36985*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*36997*/     /*Scope*/ 26, /*->37024*/
/*36998*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37000*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37002*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*37005*/       OPC_EmitMergeInputChains1_0,
/*37006*/       OPC_EmitInteger, MVT::i32, 14, 
/*37009*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37012*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*37024*/     /*Scope*/ 26, /*->37051*/
/*37025*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37027*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37029*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37032*/       OPC_EmitMergeInputChains1_0,
/*37033*/       OPC_EmitInteger, MVT::i32, 14, 
/*37036*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37039*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37051*/     /*Scope*/ 26, /*->37078*/
/*37052*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*37054*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37056*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37059*/       OPC_EmitMergeInputChains1_0,
/*37060*/       OPC_EmitInteger, MVT::i32, 14, 
/*37063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37066*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37078*/     /*Scope*/ 26, /*->37105*/
/*37079*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37081*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37083*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37086*/       OPC_EmitMergeInputChains1_0,
/*37087*/       OPC_EmitInteger, MVT::i32, 14, 
/*37090*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37093*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37105*/     /*Scope*/ 25, /*->37131*/
/*37106*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37108*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37110*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*37113*/       OPC_EmitMergeInputChains1_0,
/*37114*/       OPC_EmitInteger, MVT::i32, 14, 
/*37117*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37120*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*37131*/     /*Scope*/ 25, /*->37157*/
/*37132*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37134*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37136*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*37139*/       OPC_EmitMergeInputChains1_0,
/*37140*/       OPC_EmitInteger, MVT::i32, 14, 
/*37143*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37146*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*37157*/     /*Scope*/ 50, /*->37208*/
/*37158*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37160*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37162*/       OPC_Scope, 21, /*->37185*/ // 2 children in Scope
/*37164*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*37167*/         OPC_EmitMergeInputChains1_0,
/*37168*/         OPC_EmitInteger, MVT::i32, 14, 
/*37171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37174*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*37185*/       /*Scope*/ 21, /*->37207*/
/*37186*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$ptr #3 #4
/*37189*/         OPC_EmitMergeInputChains1_0,
/*37190*/         OPC_EmitInteger, MVT::i32, 14, 
/*37193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37196*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rrs1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rrs1:i32:$ptr)
/*37207*/       0, /*End of Scope*/
/*37208*/     /*Scope*/ 50, /*->37259*/
/*37209*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*37211*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37213*/       OPC_Scope, 21, /*->37236*/ // 2 children in Scope
/*37215*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*37218*/         OPC_EmitMergeInputChains1_0,
/*37219*/         OPC_EmitInteger, MVT::i32, 14, 
/*37222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37225*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*37236*/       /*Scope*/ 21, /*->37258*/
/*37237*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$ptr #3 #4
/*37240*/         OPC_EmitMergeInputChains1_0,
/*37241*/         OPC_EmitInteger, MVT::i32, 14, 
/*37244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37247*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rrs2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rrs2:i32:$ptr)
/*37258*/       0, /*End of Scope*/
/*37259*/     /*Scope*/ 50, /*->37310*/
/*37260*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37262*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37264*/       OPC_Scope, 21, /*->37287*/ // 2 children in Scope
/*37266*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*37269*/         OPC_EmitMergeInputChains1_0,
/*37270*/         OPC_EmitInteger, MVT::i32, 14, 
/*37273*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37276*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*37287*/       /*Scope*/ 21, /*->37309*/
/*37288*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeRI5S4:$ptr #3 #4
/*37291*/         OPC_EmitMergeInputChains1_0,
/*37292*/         OPC_EmitInteger, MVT::i32, 14, 
/*37295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37298*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rrs4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rrs4:i32:$ptr)
/*37309*/       0, /*End of Scope*/
/*37310*/     /*Scope*/ 50, /*->37361*/
/*37311*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37313*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37315*/       OPC_Scope, 21, /*->37338*/ // 2 children in Scope
/*37317*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*37320*/         OPC_EmitMergeInputChains1_0,
/*37321*/         OPC_EmitInteger, MVT::i32, 14, 
/*37324*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37327*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*37338*/       /*Scope*/ 21, /*->37360*/
/*37339*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*37342*/         OPC_EmitMergeInputChains1_0,
/*37343*/         OPC_EmitInteger, MVT::i32, 14, 
/*37346*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37349*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*37360*/       0, /*End of Scope*/
/*37361*/     /*Scope*/ 50, /*->37412*/
/*37362*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*37364*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37366*/       OPC_Scope, 21, /*->37389*/ // 2 children in Scope
/*37368*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*37371*/         OPC_EmitMergeInputChains1_0,
/*37372*/         OPC_EmitInteger, MVT::i32, 14, 
/*37375*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37378*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*37389*/       /*Scope*/ 21, /*->37411*/
/*37390*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*37393*/         OPC_EmitMergeInputChains1_0,
/*37394*/         OPC_EmitInteger, MVT::i32, 14, 
/*37397*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37400*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*37411*/       0, /*End of Scope*/
/*37412*/     /*Scope*/ 50, /*->37463*/
/*37413*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37415*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37417*/       OPC_Scope, 21, /*->37440*/ // 2 children in Scope
/*37419*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*37422*/         OPC_EmitMergeInputChains1_0,
/*37423*/         OPC_EmitInteger, MVT::i32, 14, 
/*37426*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37429*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*37440*/       /*Scope*/ 21, /*->37462*/
/*37441*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*37444*/         OPC_EmitMergeInputChains1_0,
/*37445*/         OPC_EmitInteger, MVT::i32, 14, 
/*37448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37451*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*37462*/       0, /*End of Scope*/
/*37463*/     0, /*End of Scope*/
/*37464*/   /*SwitchOpcode*/ 35|128,2/*291*/, TARGET_VAL(ISD::ROTR),// ->37759
/*37468*/     OPC_Scope, 31, /*->37501*/ // 6 children in Scope
/*37470*/       OPC_MoveChild, 0,
/*37472*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37475*/       OPC_RecordChild0, // #0 = $Rm
/*37476*/       OPC_MoveParent,
/*37477*/       OPC_CheckChild1Integer, 16, 
/*37479*/       OPC_CheckChild1Type, MVT::i32,
/*37481*/       OPC_CheckType, MVT::i32,
/*37483*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*37485*/       OPC_EmitInteger, MVT::i32, 14, 
/*37488*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37491*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REV16:i32 GPR:i32:$Rm)
/*37501*/     /*Scope*/ 30, /*->37532*/
/*37502*/       OPC_RecordNode, // #0 = $src
/*37503*/       OPC_CheckType, MVT::i32,
/*37505*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37507*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*37510*/       OPC_EmitInteger, MVT::i32, 14, 
/*37513*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37516*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37519*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*37532*/     /*Scope*/ 53, /*->37586*/
/*37533*/       OPC_MoveChild, 0,
/*37535*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37538*/       OPC_RecordChild0, // #0 = $Rm
/*37539*/       OPC_MoveParent,
/*37540*/       OPC_CheckChild1Integer, 16, 
/*37542*/       OPC_CheckChild1Type, MVT::i32,
/*37544*/       OPC_CheckType, MVT::i32,
/*37546*/       OPC_Scope, 18, /*->37566*/ // 2 children in Scope
/*37548*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*37550*/         OPC_EmitInteger, MVT::i32, 14, 
/*37553*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37556*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*37566*/       /*Scope*/ 18, /*->37585*/
/*37567*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37569*/         OPC_EmitInteger, MVT::i32, 14, 
/*37572*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37575*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*37585*/       0, /*End of Scope*/
/*37586*/     /*Scope*/ 43, /*->37630*/
/*37587*/       OPC_RecordChild0, // #0 = $lhs
/*37588*/       OPC_MoveChild, 1,
/*37590*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*37593*/       OPC_RecordChild0, // #1 = $rhs
/*37594*/       OPC_MoveChild, 1,
/*37596*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37599*/       OPC_CheckPredicate, 108, // Predicate_lo5AllOne
/*37601*/       OPC_MoveParent,
/*37602*/       OPC_CheckType, MVT::i32,
/*37604*/       OPC_MoveParent,
/*37605*/       OPC_CheckType, MVT::i32,
/*37607*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37609*/       OPC_EmitInteger, MVT::i32, 14, 
/*37612*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37615*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37618*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
                // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*37630*/     /*Scope*/ 29, /*->37660*/
/*37631*/       OPC_RecordNode, // #0 = $src
/*37632*/       OPC_CheckType, MVT::i32,
/*37634*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37636*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*37639*/       OPC_EmitInteger, MVT::i32, 14, 
/*37642*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37645*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37648*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*37660*/     /*Scope*/ 97, /*->37758*/
/*37661*/       OPC_RecordChild0, // #0 = $Rm
/*37662*/       OPC_RecordChild1, // #1 = $imm
/*37663*/       OPC_Scope, 37, /*->37702*/ // 2 children in Scope
/*37665*/         OPC_MoveChild, 1,
/*37667*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37670*/         OPC_CheckPredicate, 63, // Predicate_imm0_31
/*37672*/         OPC_CheckType, MVT::i32,
/*37674*/         OPC_MoveParent,
/*37675*/         OPC_CheckType, MVT::i32,
/*37677*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37679*/         OPC_EmitConvertToTarget, 1,
/*37681*/         OPC_EmitInteger, MVT::i32, 14, 
/*37684*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37687*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37690*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*37702*/       /*Scope*/ 54, /*->37757*/
/*37703*/         OPC_CheckChild1Type, MVT::i32,
/*37705*/         OPC_CheckType, MVT::i32,
/*37707*/         OPC_Scope, 23, /*->37732*/ // 2 children in Scope
/*37709*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37711*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*37714*/           OPC_EmitInteger, MVT::i32, 14, 
/*37717*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37720*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tROR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*37732*/         /*Scope*/ 23, /*->37756*/
/*37733*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37735*/           OPC_EmitInteger, MVT::i32, 14, 
/*37738*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37741*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37744*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*37756*/         0, /*End of Scope*/
/*37757*/       0, /*End of Scope*/
/*37758*/     0, /*End of Scope*/
/*37759*/   /*SwitchOpcode*/ 27|128,2/*283*/, TARGET_VAL(ISD::SRA),// ->38046
/*37763*/     OPC_Scope, 31, /*->37796*/ // 5 children in Scope
/*37765*/       OPC_MoveChild, 0,
/*37767*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37770*/       OPC_RecordChild0, // #0 = $Rm
/*37771*/       OPC_MoveParent,
/*37772*/       OPC_CheckChild1Integer, 16, 
/*37774*/       OPC_CheckChild1Type, MVT::i32,
/*37776*/       OPC_CheckType, MVT::i32,
/*37778*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*37780*/       OPC_EmitInteger, MVT::i32, 14, 
/*37783*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37786*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
/*37796*/     /*Scope*/ 30, /*->37827*/
/*37797*/       OPC_RecordNode, // #0 = $src
/*37798*/       OPC_CheckType, MVT::i32,
/*37800*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37802*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*37805*/       OPC_EmitInteger, MVT::i32, 14, 
/*37808*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37811*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37814*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*37827*/     /*Scope*/ 53, /*->37881*/
/*37828*/       OPC_MoveChild, 0,
/*37830*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37833*/       OPC_RecordChild0, // #0 = $Rm
/*37834*/       OPC_MoveParent,
/*37835*/       OPC_CheckChild1Integer, 16, 
/*37837*/       OPC_CheckChild1Type, MVT::i32,
/*37839*/       OPC_CheckType, MVT::i32,
/*37841*/       OPC_Scope, 18, /*->37861*/ // 2 children in Scope
/*37843*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*37845*/         OPC_EmitInteger, MVT::i32, 14, 
/*37848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37851*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*37861*/       /*Scope*/ 18, /*->37880*/
/*37862*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37864*/         OPC_EmitInteger, MVT::i32, 14, 
/*37867*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37870*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*37880*/       0, /*End of Scope*/
/*37881*/     /*Scope*/ 29, /*->37911*/
/*37882*/       OPC_RecordNode, // #0 = $src
/*37883*/       OPC_CheckType, MVT::i32,
/*37885*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37887*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*37890*/       OPC_EmitInteger, MVT::i32, 14, 
/*37893*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37896*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37899*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*37911*/     /*Scope*/ 4|128,1/*132*/, /*->38045*/
/*37913*/       OPC_RecordChild0, // #0 = $Rm
/*37914*/       OPC_RecordChild1, // #1 = $imm5
/*37915*/       OPC_Scope, 72, /*->37989*/ // 2 children in Scope
/*37917*/         OPC_MoveChild, 1,
/*37919*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37922*/         OPC_CheckPredicate, 34, // Predicate_imm_sr
/*37924*/         OPC_CheckType, MVT::i32,
/*37926*/         OPC_MoveParent,
/*37927*/         OPC_CheckType, MVT::i32,
/*37929*/         OPC_Scope, 28, /*->37959*/ // 2 children in Scope
/*37931*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37933*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*37936*/           OPC_EmitConvertToTarget, 1,
/*37938*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*37941*/           OPC_EmitInteger, MVT::i32, 14, 
/*37944*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37947*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*37959*/         /*Scope*/ 28, /*->37988*/
/*37960*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37962*/           OPC_EmitConvertToTarget, 1,
/*37964*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*37967*/           OPC_EmitInteger, MVT::i32, 14, 
/*37970*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37973*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37976*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*37988*/         0, /*End of Scope*/
/*37989*/       /*Scope*/ 54, /*->38044*/
/*37990*/         OPC_CheckChild1Type, MVT::i32,
/*37992*/         OPC_CheckType, MVT::i32,
/*37994*/         OPC_Scope, 23, /*->38019*/ // 2 children in Scope
/*37996*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37998*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38001*/           OPC_EmitInteger, MVT::i32, 14, 
/*38004*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38007*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tASRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38019*/         /*Scope*/ 23, /*->38043*/
/*38020*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38022*/           OPC_EmitInteger, MVT::i32, 14, 
/*38025*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38028*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38031*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*38043*/         0, /*End of Scope*/
/*38044*/       0, /*End of Scope*/
/*38045*/     0, /*End of Scope*/
/*38046*/   /*SwitchOpcode*/ 119, TARGET_VAL(ARMISD::PIC_ADD),// ->38168
/*38049*/     OPC_Scope, 67, /*->38118*/ // 2 children in Scope
/*38051*/       OPC_MoveChild, 0,
/*38053*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*38056*/       OPC_RecordMemRef,
/*38057*/       OPC_RecordNode, // #0 = 'ld' chained node
/*38058*/       OPC_CheckFoldableChainNode,
/*38059*/       OPC_MoveChild, 1,
/*38061*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*38064*/       OPC_RecordChild0, // #1 = $addr
/*38065*/       OPC_MoveChild, 0,
/*38067*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*38070*/       OPC_MoveParent,
/*38071*/       OPC_MoveParent,
/*38072*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*38074*/       OPC_CheckPredicate, 60, // Predicate_load
/*38076*/       OPC_MoveParent,
/*38077*/       OPC_RecordChild1, // #2 = $cp
/*38078*/       OPC_MoveChild, 1,
/*38080*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38083*/       OPC_MoveParent,
/*38084*/       OPC_CheckType, MVT::i32,
/*38086*/       OPC_Scope, 14, /*->38102*/ // 2 children in Scope
/*38088*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38090*/         OPC_EmitMergeInputChains1_0,
/*38091*/         OPC_EmitConvertToTarget, 2,
/*38093*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*38102*/       /*Scope*/ 14, /*->38117*/
/*38103*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38105*/         OPC_EmitMergeInputChains1_0,
/*38106*/         OPC_EmitConvertToTarget, 2,
/*38108*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*38117*/       0, /*End of Scope*/
/*38118*/     /*Scope*/ 48, /*->38167*/
/*38119*/       OPC_RecordChild0, // #0 = $a
/*38120*/       OPC_RecordChild1, // #1 = $cp
/*38121*/       OPC_MoveChild, 1,
/*38123*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38126*/       OPC_MoveParent,
/*38127*/       OPC_CheckType, MVT::i32,
/*38129*/       OPC_Scope, 21, /*->38152*/ // 2 children in Scope
/*38131*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38133*/         OPC_EmitConvertToTarget, 1,
/*38135*/         OPC_EmitInteger, MVT::i32, 14, 
/*38138*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38141*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                  // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*38152*/       /*Scope*/ 13, /*->38166*/
/*38153*/         OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*38155*/         OPC_EmitConvertToTarget, 1,
/*38157*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tPICADD), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                  // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*38166*/       0, /*End of Scope*/
/*38167*/     0, /*End of Scope*/
/*38168*/   /*SwitchOpcode*/ 67, TARGET_VAL(ARMISD::BCC_i64),// ->38238
/*38171*/     OPC_RecordNode, // #0 = 'ARMBcci64' chained node
/*38172*/     OPC_RecordChild1, // #1 = $cc
/*38173*/     OPC_MoveChild, 1,
/*38175*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38178*/     OPC_MoveParent,
/*38179*/     OPC_RecordChild2, // #2 = $lhs1
/*38180*/     OPC_RecordChild3, // #3 = $lhs2
/*38181*/     OPC_Scope, 28, /*->38211*/ // 2 children in Scope
/*38183*/       OPC_CheckChild4Integer, 0, 
/*38185*/       OPC_MoveChild, 5,
/*38187*/       OPC_CheckInteger, 0, 
/*38189*/       OPC_MoveParent,
/*38190*/       OPC_RecordChild6, // #4 = $dst
/*38191*/       OPC_MoveChild, 6,
/*38193*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*38196*/       OPC_MoveParent,
/*38197*/       OPC_EmitMergeInputChains1_0,
/*38198*/       OPC_EmitConvertToTarget, 1,
/*38200*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
                // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*38211*/     /*Scope*/ 25, /*->38237*/
/*38212*/       OPC_RecordChild4, // #4 = $rhs1
/*38213*/       OPC_RecordChild5, // #5 = $rhs2
/*38214*/       OPC_RecordChild6, // #6 = $dst
/*38215*/       OPC_MoveChild, 6,
/*38217*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*38220*/       OPC_MoveParent,
/*38221*/       OPC_EmitMergeInputChains1_0,
/*38222*/       OPC_EmitConvertToTarget, 1,
/*38224*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
                // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*38237*/     0, /*End of Scope*/
/*38238*/   /*SwitchOpcode*/ 7|128,19/*2439*/, TARGET_VAL(ISD::SUB),// ->40681
/*38242*/     OPC_Scope, 46|128,1/*174*/, /*->38419*/ // 7 children in Scope
/*38245*/       OPC_RecordChild0, // #0 = $Rn
/*38246*/       OPC_RecordChild1, // #1 = $shift
/*38247*/       OPC_CheckType, MVT::i32,
/*38249*/       OPC_Scope, 110, /*->38361*/ // 2 children in Scope
/*38251*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38253*/         OPC_Scope, 26, /*->38281*/ // 4 children in Scope
/*38255*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*38258*/           OPC_EmitInteger, MVT::i32, 14, 
/*38261*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38264*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38267*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38281*/         /*Scope*/ 26, /*->38308*/
/*38282*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*38285*/           OPC_EmitInteger, MVT::i32, 14, 
/*38288*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38291*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38294*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38308*/         /*Scope*/ 25, /*->38334*/
/*38309*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*38312*/           OPC_EmitInteger, MVT::i32, 14, 
/*38315*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38318*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38321*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38334*/         /*Scope*/ 25, /*->38360*/
/*38335*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*38338*/           OPC_EmitInteger, MVT::i32, 14, 
/*38341*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38344*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38347*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38360*/         0, /*End of Scope*/
/*38361*/       /*Scope*/ 56, /*->38418*/
/*38362*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38364*/         OPC_Scope, 25, /*->38391*/ // 2 children in Scope
/*38366*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*38369*/           OPC_EmitInteger, MVT::i32, 14, 
/*38372*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38375*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38378*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38391*/         /*Scope*/ 25, /*->38417*/
/*38392*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*38395*/           OPC_EmitInteger, MVT::i32, 14, 
/*38398*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38401*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38404*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38417*/         0, /*End of Scope*/
/*38418*/       0, /*End of Scope*/
/*38419*/     /*Scope*/ 27, /*->38447*/
/*38420*/       OPC_CheckChild0Integer, 0, 
/*38422*/       OPC_RecordChild1, // #0 = $Rn
/*38423*/       OPC_CheckType, MVT::i32,
/*38425*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38427*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38430*/       OPC_EmitInteger, MVT::i32, 14, 
/*38433*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38436*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tRSB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
                // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*38447*/     /*Scope*/ 88|128,2/*344*/, /*->38793*/
/*38449*/       OPC_RecordChild0, // #0 = $Rn
/*38450*/       OPC_Scope, 36, /*->38488*/ // 6 children in Scope
/*38452*/         OPC_RecordChild1, // #1 = $imm
/*38453*/         OPC_MoveChild, 1,
/*38455*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38458*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*38460*/         OPC_MoveParent,
/*38461*/         OPC_CheckType, MVT::i32,
/*38463*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38465*/         OPC_EmitConvertToTarget, 1,
/*38467*/         OPC_EmitInteger, MVT::i32, 14, 
/*38470*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38473*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38476*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38488*/       /*Scope*/ 36, /*->38525*/
/*38489*/         OPC_MoveChild, 0,
/*38491*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38494*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*38496*/         OPC_MoveParent,
/*38497*/         OPC_RecordChild1, // #1 = $Rn
/*38498*/         OPC_CheckType, MVT::i32,
/*38500*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38502*/         OPC_EmitConvertToTarget, 0,
/*38504*/         OPC_EmitInteger, MVT::i32, 14, 
/*38507*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38513*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                  // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38525*/       /*Scope*/ 66, /*->38592*/
/*38526*/         OPC_RecordChild1, // #1 = $imm
/*38527*/         OPC_MoveChild, 1,
/*38529*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38532*/         OPC_Scope, 30, /*->38564*/ // 2 children in Scope
/*38534*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*38536*/           OPC_MoveParent,
/*38537*/           OPC_CheckType, MVT::i32,
/*38539*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38541*/           OPC_EmitConvertToTarget, 1,
/*38543*/           OPC_EmitInteger, MVT::i32, 14, 
/*38546*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38549*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38552*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*38564*/         /*Scope*/ 26, /*->38591*/
/*38565*/           OPC_CheckPredicate, 11, // Predicate_imm0_4095
/*38567*/           OPC_MoveParent,
/*38568*/           OPC_CheckType, MVT::i32,
/*38570*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38572*/           OPC_EmitConvertToTarget, 1,
/*38574*/           OPC_EmitInteger, MVT::i32, 14, 
/*38577*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38580*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38591*/         0, /*End of Scope*/
/*38592*/       /*Scope*/ 36, /*->38629*/
/*38593*/         OPC_MoveChild, 0,
/*38595*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38598*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*38600*/         OPC_MoveParent,
/*38601*/         OPC_RecordChild1, // #1 = $Rn
/*38602*/         OPC_CheckType, MVT::i32,
/*38604*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38606*/         OPC_EmitConvertToTarget, 0,
/*38608*/         OPC_EmitInteger, MVT::i32, 14, 
/*38611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38614*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38617*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                  // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*38629*/       /*Scope*/ 84, /*->38714*/
/*38630*/         OPC_MoveChild, 1,
/*38632*/         OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::MUL),// ->38685
/*38636*/           OPC_RecordChild0, // #1 = $Rn
/*38637*/           OPC_RecordChild1, // #2 = $Rm
/*38638*/           OPC_MoveParent,
/*38639*/           OPC_CheckType, MVT::i32,
/*38641*/           OPC_Scope, 20, /*->38663*/ // 2 children in Scope
/*38643*/             OPC_CheckPatternPredicate, 38, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps())
/*38645*/             OPC_EmitInteger, MVT::i32, 14, 
/*38648*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38651*/             OPC_MorphNodeTo, TARGET_VAL(ARM::MLS), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                      // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*38663*/           /*Scope*/ 20, /*->38684*/
/*38664*/             OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*38666*/             OPC_EmitInteger, MVT::i32, 14, 
/*38669*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38672*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLS), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                      // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*38684*/           0, /*End of Scope*/
/*38685*/         /*SwitchOpcode*/ 25, TARGET_VAL(ISD::MULHS),// ->38713
/*38688*/           OPC_RecordChild0, // #1 = $Rn
/*38689*/           OPC_RecordChild1, // #2 = $Rm
/*38690*/           OPC_MoveParent,
/*38691*/           OPC_CheckType, MVT::i32,
/*38693*/           OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*38695*/           OPC_EmitInteger, MVT::i32, 14, 
/*38698*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38701*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*38713*/         0, // EndSwitchOpcode
/*38714*/       /*Scope*/ 77, /*->38792*/
/*38715*/         OPC_RecordChild1, // #1 = $Rm
/*38716*/         OPC_CheckType, MVT::i32,
/*38718*/         OPC_Scope, 23, /*->38743*/ // 3 children in Scope
/*38720*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38722*/           OPC_EmitInteger, MVT::i32, 14, 
/*38725*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38728*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38731*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*38743*/         /*Scope*/ 23, /*->38767*/
/*38744*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38746*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38749*/           OPC_EmitInteger, MVT::i32, 14, 
/*38752*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38755*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38767*/         /*Scope*/ 23, /*->38791*/
/*38768*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38770*/           OPC_EmitInteger, MVT::i32, 14, 
/*38773*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38776*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38779*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*38791*/         0, /*End of Scope*/
/*38792*/       0, /*End of Scope*/
/*38793*/     /*Scope*/ 66|128,1/*194*/, /*->38989*/
/*38795*/       OPC_MoveChild, 0,
/*38797*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*38800*/       OPC_MoveChild, 0,
/*38802*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*38805*/       OPC_MoveChild, 0,
/*38807*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*38810*/       OPC_MoveParent,
/*38811*/       OPC_CheckPredicate, 109, // Predicate_NEONimmAllZerosV
/*38813*/       OPC_SwitchType /*2 cases */, 85, MVT::v2i32,// ->38901
/*38816*/         OPC_MoveParent,
/*38817*/         OPC_MoveParent,
/*38818*/         OPC_RecordChild1, // #0 = $Vm
/*38819*/         OPC_SwitchType /*2 cases */, 38, MVT::v8i8,// ->38860
/*38822*/           OPC_Scope, 18, /*->38842*/ // 2 children in Scope
/*38824*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38826*/             OPC_EmitInteger, MVT::i32, 14, 
/*38829*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38832*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*38842*/           /*Scope*/ 16, /*->38859*/
/*38843*/             OPC_EmitInteger, MVT::i32, 14, 
/*38846*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38849*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*38859*/           0, /*End of Scope*/
/*38860*/         /*SwitchType*/ 38, MVT::v4i16,// ->38900
/*38862*/           OPC_Scope, 18, /*->38882*/ // 2 children in Scope
/*38864*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38866*/             OPC_EmitInteger, MVT::i32, 14, 
/*38869*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38872*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*38882*/           /*Scope*/ 16, /*->38899*/
/*38883*/             OPC_EmitInteger, MVT::i32, 14, 
/*38886*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38889*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*38899*/           0, /*End of Scope*/
/*38900*/         0, // EndSwitchType
/*38901*/       /*SwitchType*/ 85, MVT::v4i32,// ->38988
/*38903*/         OPC_MoveParent,
/*38904*/         OPC_MoveParent,
/*38905*/         OPC_RecordChild1, // #0 = $Vm
/*38906*/         OPC_SwitchType /*2 cases */, 38, MVT::v16i8,// ->38947
/*38909*/           OPC_Scope, 18, /*->38929*/ // 2 children in Scope
/*38911*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38913*/             OPC_EmitInteger, MVT::i32, 14, 
/*38916*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38919*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*38929*/           /*Scope*/ 16, /*->38946*/
/*38930*/             OPC_EmitInteger, MVT::i32, 14, 
/*38933*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38936*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*38946*/           0, /*End of Scope*/
/*38947*/         /*SwitchType*/ 38, MVT::v8i16,// ->38987
/*38949*/           OPC_Scope, 18, /*->38969*/ // 2 children in Scope
/*38951*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38953*/             OPC_EmitInteger, MVT::i32, 14, 
/*38956*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38959*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*38969*/           /*Scope*/ 16, /*->38986*/
/*38970*/             OPC_EmitInteger, MVT::i32, 14, 
/*38973*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38976*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*38986*/           0, /*End of Scope*/
/*38987*/         0, // EndSwitchType
/*38988*/       0, // EndSwitchType
/*38989*/     /*Scope*/ 71|128,5/*711*/, /*->39702*/
/*38991*/       OPC_RecordChild0, // #0 = $src1
/*38992*/       OPC_MoveChild, 1,
/*38994*/       OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/, TARGET_VAL(ISD::MUL),// ->39509
/*38999*/         OPC_Scope, 9|128,1/*137*/, /*->39139*/ // 4 children in Scope
/*39002*/           OPC_RecordChild0, // #1 = $Vn
/*39003*/           OPC_MoveChild, 1,
/*39005*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39008*/           OPC_RecordChild0, // #2 = $Vm
/*39009*/           OPC_Scope, 63, /*->39074*/ // 2 children in Scope
/*39011*/             OPC_CheckChild0Type, MVT::v4i16,
/*39013*/             OPC_RecordChild1, // #3 = $lane
/*39014*/             OPC_MoveChild, 1,
/*39016*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39019*/             OPC_MoveParent,
/*39020*/             OPC_MoveParent,
/*39021*/             OPC_MoveParent,
/*39022*/             OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->39048
/*39025*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39027*/               OPC_EmitConvertToTarget, 3,
/*39029*/               OPC_EmitInteger, MVT::i32, 14, 
/*39032*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39035*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39048*/             /*SwitchType*/ 23, MVT::v8i16,// ->39073
/*39050*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39052*/               OPC_EmitConvertToTarget, 3,
/*39054*/               OPC_EmitInteger, MVT::i32, 14, 
/*39057*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39060*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39073*/             0, // EndSwitchType
/*39074*/           /*Scope*/ 63, /*->39138*/
/*39075*/             OPC_CheckChild0Type, MVT::v2i32,
/*39077*/             OPC_RecordChild1, // #3 = $lane
/*39078*/             OPC_MoveChild, 1,
/*39080*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39083*/             OPC_MoveParent,
/*39084*/             OPC_MoveParent,
/*39085*/             OPC_MoveParent,
/*39086*/             OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->39112
/*39089*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39091*/               OPC_EmitConvertToTarget, 3,
/*39093*/               OPC_EmitInteger, MVT::i32, 14, 
/*39096*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39099*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39112*/             /*SwitchType*/ 23, MVT::v4i32,// ->39137
/*39114*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39116*/               OPC_EmitConvertToTarget, 3,
/*39118*/               OPC_EmitInteger, MVT::i32, 14, 
/*39121*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39124*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39137*/             0, // EndSwitchType
/*39138*/           0, /*End of Scope*/
/*39139*/         /*Scope*/ 10|128,1/*138*/, /*->39279*/
/*39141*/           OPC_MoveChild, 0,
/*39143*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39146*/           OPC_RecordChild0, // #1 = $Vm
/*39147*/           OPC_Scope, 64, /*->39213*/ // 2 children in Scope
/*39149*/             OPC_CheckChild0Type, MVT::v4i16,
/*39151*/             OPC_RecordChild1, // #2 = $lane
/*39152*/             OPC_MoveChild, 1,
/*39154*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39157*/             OPC_MoveParent,
/*39158*/             OPC_MoveParent,
/*39159*/             OPC_RecordChild1, // #3 = $Vn
/*39160*/             OPC_MoveParent,
/*39161*/             OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->39187
/*39164*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39166*/               OPC_EmitConvertToTarget, 2,
/*39168*/               OPC_EmitInteger, MVT::i32, 14, 
/*39171*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39174*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39187*/             /*SwitchType*/ 23, MVT::v8i16,// ->39212
/*39189*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39191*/               OPC_EmitConvertToTarget, 2,
/*39193*/               OPC_EmitInteger, MVT::i32, 14, 
/*39196*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39199*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39212*/             0, // EndSwitchType
/*39213*/           /*Scope*/ 64, /*->39278*/
/*39214*/             OPC_CheckChild0Type, MVT::v2i32,
/*39216*/             OPC_RecordChild1, // #2 = $lane
/*39217*/             OPC_MoveChild, 1,
/*39219*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39222*/             OPC_MoveParent,
/*39223*/             OPC_MoveParent,
/*39224*/             OPC_RecordChild1, // #3 = $Vn
/*39225*/             OPC_MoveParent,
/*39226*/             OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->39252
/*39229*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39231*/               OPC_EmitConvertToTarget, 2,
/*39233*/               OPC_EmitInteger, MVT::i32, 14, 
/*39236*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39239*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39252*/             /*SwitchType*/ 23, MVT::v4i32,// ->39277
/*39254*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39256*/               OPC_EmitConvertToTarget, 2,
/*39258*/               OPC_EmitInteger, MVT::i32, 14, 
/*39261*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39264*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39277*/             0, // EndSwitchType
/*39278*/           0, /*End of Scope*/
/*39279*/         /*Scope*/ 113, /*->39393*/
/*39280*/           OPC_RecordChild0, // #1 = $src2
/*39281*/           OPC_MoveChild, 1,
/*39283*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39286*/           OPC_RecordChild0, // #2 = $src3
/*39287*/           OPC_Scope, 51, /*->39340*/ // 2 children in Scope
/*39289*/             OPC_CheckChild0Type, MVT::v8i16,
/*39291*/             OPC_RecordChild1, // #3 = $lane
/*39292*/             OPC_MoveChild, 1,
/*39294*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39297*/             OPC_MoveParent,
/*39298*/             OPC_MoveParent,
/*39299*/             OPC_MoveParent,
/*39300*/             OPC_CheckType, MVT::v8i16,
/*39302*/             OPC_EmitConvertToTarget, 3,
/*39304*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*39307*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*39316*/             OPC_EmitConvertToTarget, 3,
/*39318*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*39321*/             OPC_EmitInteger, MVT::i32, 14, 
/*39324*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39327*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39340*/           /*Scope*/ 51, /*->39392*/
/*39341*/             OPC_CheckChild0Type, MVT::v4i32,
/*39343*/             OPC_RecordChild1, // #3 = $lane
/*39344*/             OPC_MoveChild, 1,
/*39346*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39349*/             OPC_MoveParent,
/*39350*/             OPC_MoveParent,
/*39351*/             OPC_MoveParent,
/*39352*/             OPC_CheckType, MVT::v4i32,
/*39354*/             OPC_EmitConvertToTarget, 3,
/*39356*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*39359*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*39368*/             OPC_EmitConvertToTarget, 3,
/*39370*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*39373*/             OPC_EmitInteger, MVT::i32, 14, 
/*39376*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39379*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*39392*/           0, /*End of Scope*/
/*39393*/         /*Scope*/ 114, /*->39508*/
/*39394*/           OPC_MoveChild, 0,
/*39396*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39399*/           OPC_RecordChild0, // #1 = $src3
/*39400*/           OPC_Scope, 52, /*->39454*/ // 2 children in Scope
/*39402*/             OPC_CheckChild0Type, MVT::v8i16,
/*39404*/             OPC_RecordChild1, // #2 = $lane
/*39405*/             OPC_MoveChild, 1,
/*39407*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39410*/             OPC_MoveParent,
/*39411*/             OPC_MoveParent,
/*39412*/             OPC_RecordChild1, // #3 = $src2
/*39413*/             OPC_MoveParent,
/*39414*/             OPC_CheckType, MVT::v8i16,
/*39416*/             OPC_EmitConvertToTarget, 2,
/*39418*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*39421*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*39430*/             OPC_EmitConvertToTarget, 2,
/*39432*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*39435*/             OPC_EmitInteger, MVT::i32, 14, 
/*39438*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39441*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39454*/           /*Scope*/ 52, /*->39507*/
/*39455*/             OPC_CheckChild0Type, MVT::v4i32,
/*39457*/             OPC_RecordChild1, // #2 = $lane
/*39458*/             OPC_MoveChild, 1,
/*39460*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39463*/             OPC_MoveParent,
/*39464*/             OPC_MoveParent,
/*39465*/             OPC_RecordChild1, // #3 = $src2
/*39466*/             OPC_MoveParent,
/*39467*/             OPC_CheckType, MVT::v4i32,
/*39469*/             OPC_EmitConvertToTarget, 2,
/*39471*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*39474*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*39483*/             OPC_EmitConvertToTarget, 2,
/*39485*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*39488*/             OPC_EmitInteger, MVT::i32, 14, 
/*39491*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39494*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*39507*/           0, /*End of Scope*/
/*39508*/         0, /*End of Scope*/
/*39509*/       /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLs),// ->39605
/*39512*/         OPC_RecordChild0, // #1 = $Vn
/*39513*/         OPC_Scope, 44, /*->39559*/ // 2 children in Scope
/*39515*/           OPC_CheckChild0Type, MVT::v4i16,
/*39517*/           OPC_MoveChild, 1,
/*39519*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39522*/           OPC_RecordChild0, // #2 = $Vm
/*39523*/           OPC_CheckChild0Type, MVT::v4i16,
/*39525*/           OPC_RecordChild1, // #3 = $lane
/*39526*/           OPC_MoveChild, 1,
/*39528*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39531*/           OPC_MoveParent,
/*39532*/           OPC_MoveParent,
/*39533*/           OPC_MoveParent,
/*39534*/           OPC_CheckType, MVT::v4i32,
/*39536*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39538*/           OPC_EmitConvertToTarget, 3,
/*39540*/           OPC_EmitInteger, MVT::i32, 14, 
/*39543*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39546*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39559*/         /*Scope*/ 44, /*->39604*/
/*39560*/           OPC_CheckChild0Type, MVT::v2i32,
/*39562*/           OPC_MoveChild, 1,
/*39564*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39567*/           OPC_RecordChild0, // #2 = $Vm
/*39568*/           OPC_CheckChild0Type, MVT::v2i32,
/*39570*/           OPC_RecordChild1, // #3 = $lane
/*39571*/           OPC_MoveChild, 1,
/*39573*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39576*/           OPC_MoveParent,
/*39577*/           OPC_MoveParent,
/*39578*/           OPC_MoveParent,
/*39579*/           OPC_CheckType, MVT::v2i64,
/*39581*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39583*/           OPC_EmitConvertToTarget, 3,
/*39585*/           OPC_EmitInteger, MVT::i32, 14, 
/*39588*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39591*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39604*/         0, /*End of Scope*/
/*39605*/       /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLu),// ->39701
/*39608*/         OPC_RecordChild0, // #1 = $Vn
/*39609*/         OPC_Scope, 44, /*->39655*/ // 2 children in Scope
/*39611*/           OPC_CheckChild0Type, MVT::v4i16,
/*39613*/           OPC_MoveChild, 1,
/*39615*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39618*/           OPC_RecordChild0, // #2 = $Vm
/*39619*/           OPC_CheckChild0Type, MVT::v4i16,
/*39621*/           OPC_RecordChild1, // #3 = $lane
/*39622*/           OPC_MoveChild, 1,
/*39624*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39627*/           OPC_MoveParent,
/*39628*/           OPC_MoveParent,
/*39629*/           OPC_MoveParent,
/*39630*/           OPC_CheckType, MVT::v4i32,
/*39632*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39634*/           OPC_EmitConvertToTarget, 3,
/*39636*/           OPC_EmitInteger, MVT::i32, 14, 
/*39639*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39642*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39655*/         /*Scope*/ 44, /*->39700*/
/*39656*/           OPC_CheckChild0Type, MVT::v2i32,
/*39658*/           OPC_MoveChild, 1,
/*39660*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39663*/           OPC_RecordChild0, // #2 = $Vm
/*39664*/           OPC_CheckChild0Type, MVT::v2i32,
/*39666*/           OPC_RecordChild1, // #3 = $lane
/*39667*/           OPC_MoveChild, 1,
/*39669*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39672*/           OPC_MoveParent,
/*39673*/           OPC_MoveParent,
/*39674*/           OPC_MoveParent,
/*39675*/           OPC_CheckType, MVT::v2i64,
/*39677*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39679*/           OPC_EmitConvertToTarget, 3,
/*39681*/           OPC_EmitInteger, MVT::i32, 14, 
/*39684*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39687*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39700*/         0, /*End of Scope*/
/*39701*/       0, // EndSwitchOpcode
/*39702*/     /*Scope*/ 59|128,2/*315*/, /*->40019*/
/*39704*/       OPC_MoveChild, 0,
/*39706*/       OPC_SwitchOpcode /*3 cases */, 92, TARGET_VAL(ARMISD::VMOVIMM),// ->39802
/*39710*/         OPC_MoveChild, 0,
/*39712*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*39715*/         OPC_MoveParent,
/*39716*/         OPC_CheckPredicate, 109, // Predicate_NEONimmAllZerosV
/*39718*/         OPC_MoveParent,
/*39719*/         OPC_RecordChild1, // #0 = $Vm
/*39720*/         OPC_SwitchType /*2 cases */, 38, MVT::v2i32,// ->39761
/*39723*/           OPC_Scope, 18, /*->39743*/ // 2 children in Scope
/*39725*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39727*/             OPC_EmitInteger, MVT::i32, 14, 
/*39730*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39733*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*39743*/           /*Scope*/ 16, /*->39760*/
/*39744*/             OPC_EmitInteger, MVT::i32, 14, 
/*39747*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39750*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*39760*/           0, /*End of Scope*/
/*39761*/         /*SwitchType*/ 38, MVT::v4i32,// ->39801
/*39763*/           OPC_Scope, 18, /*->39783*/ // 2 children in Scope
/*39765*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39767*/             OPC_EmitInteger, MVT::i32, 14, 
/*39770*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39773*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*39783*/           /*Scope*/ 16, /*->39800*/
/*39784*/             OPC_EmitInteger, MVT::i32, 14, 
/*39787*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39790*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*39800*/           0, /*End of Scope*/
/*39801*/         0, // EndSwitchType
/*39802*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::SIGN_EXTEND),// ->39910
/*39805*/         OPC_RecordChild0, // #0 = $Vn
/*39806*/         OPC_Scope, 33, /*->39841*/ // 3 children in Scope
/*39808*/           OPC_CheckChild0Type, MVT::v8i8,
/*39810*/           OPC_MoveParent,
/*39811*/           OPC_MoveChild, 1,
/*39813*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*39816*/           OPC_RecordChild0, // #1 = $Vm
/*39817*/           OPC_CheckChild0Type, MVT::v8i8,
/*39819*/           OPC_MoveParent,
/*39820*/           OPC_CheckType, MVT::v8i16,
/*39822*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39824*/           OPC_EmitInteger, MVT::i32, 14, 
/*39827*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39830*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*39841*/         /*Scope*/ 33, /*->39875*/
/*39842*/           OPC_CheckChild0Type, MVT::v4i16,
/*39844*/           OPC_MoveParent,
/*39845*/           OPC_MoveChild, 1,
/*39847*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*39850*/           OPC_RecordChild0, // #1 = $Vm
/*39851*/           OPC_CheckChild0Type, MVT::v4i16,
/*39853*/           OPC_MoveParent,
/*39854*/           OPC_CheckType, MVT::v4i32,
/*39856*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39858*/           OPC_EmitInteger, MVT::i32, 14, 
/*39861*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39864*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*39875*/         /*Scope*/ 33, /*->39909*/
/*39876*/           OPC_CheckChild0Type, MVT::v2i32,
/*39878*/           OPC_MoveParent,
/*39879*/           OPC_MoveChild, 1,
/*39881*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*39884*/           OPC_RecordChild0, // #1 = $Vm
/*39885*/           OPC_CheckChild0Type, MVT::v2i32,
/*39887*/           OPC_MoveParent,
/*39888*/           OPC_CheckType, MVT::v2i64,
/*39890*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39892*/           OPC_EmitInteger, MVT::i32, 14, 
/*39895*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39898*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*39909*/         0, /*End of Scope*/
/*39910*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::ZERO_EXTEND),// ->40018
/*39913*/         OPC_RecordChild0, // #0 = $Vn
/*39914*/         OPC_Scope, 33, /*->39949*/ // 3 children in Scope
/*39916*/           OPC_CheckChild0Type, MVT::v8i8,
/*39918*/           OPC_MoveParent,
/*39919*/           OPC_MoveChild, 1,
/*39921*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*39924*/           OPC_RecordChild0, // #1 = $Vm
/*39925*/           OPC_CheckChild0Type, MVT::v8i8,
/*39927*/           OPC_MoveParent,
/*39928*/           OPC_CheckType, MVT::v8i16,
/*39930*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39932*/           OPC_EmitInteger, MVT::i32, 14, 
/*39935*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39938*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*39949*/         /*Scope*/ 33, /*->39983*/
/*39950*/           OPC_CheckChild0Type, MVT::v4i16,
/*39952*/           OPC_MoveParent,
/*39953*/           OPC_MoveChild, 1,
/*39955*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*39958*/           OPC_RecordChild0, // #1 = $Vm
/*39959*/           OPC_CheckChild0Type, MVT::v4i16,
/*39961*/           OPC_MoveParent,
/*39962*/           OPC_CheckType, MVT::v4i32,
/*39964*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39966*/           OPC_EmitInteger, MVT::i32, 14, 
/*39969*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39972*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*39983*/         /*Scope*/ 33, /*->40017*/
/*39984*/           OPC_CheckChild0Type, MVT::v2i32,
/*39986*/           OPC_MoveParent,
/*39987*/           OPC_MoveChild, 1,
/*39989*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*39992*/           OPC_RecordChild0, // #1 = $Vm
/*39993*/           OPC_CheckChild0Type, MVT::v2i32,
/*39995*/           OPC_MoveParent,
/*39996*/           OPC_CheckType, MVT::v2i64,
/*39998*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40000*/           OPC_EmitInteger, MVT::i32, 14, 
/*40003*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40006*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40017*/         0, /*End of Scope*/
/*40018*/       0, // EndSwitchOpcode
/*40019*/     /*Scope*/ 19|128,5/*659*/, /*->40680*/
/*40021*/       OPC_RecordChild0, // #0 = $src1
/*40022*/       OPC_Scope, 97|128,3/*481*/, /*->40506*/ // 2 children in Scope
/*40025*/         OPC_MoveChild, 1,
/*40027*/         OPC_SwitchOpcode /*5 cases */, 9|128,1/*137*/, TARGET_VAL(ISD::MUL),// ->40169
/*40032*/           OPC_RecordChild0, // #1 = $Vn
/*40033*/           OPC_RecordChild1, // #2 = $Vm
/*40034*/           OPC_MoveParent,
/*40035*/           OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->40058
/*40038*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40040*/             OPC_EmitInteger, MVT::i32, 14, 
/*40043*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40046*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40058*/           /*SwitchType*/ 20, MVT::v4i16,// ->40080
/*40060*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40062*/             OPC_EmitInteger, MVT::i32, 14, 
/*40065*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40068*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40080*/           /*SwitchType*/ 20, MVT::v2i32,// ->40102
/*40082*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40084*/             OPC_EmitInteger, MVT::i32, 14, 
/*40087*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40090*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40102*/           /*SwitchType*/ 20, MVT::v16i8,// ->40124
/*40104*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40106*/             OPC_EmitInteger, MVT::i32, 14, 
/*40109*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40112*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*40124*/           /*SwitchType*/ 20, MVT::v8i16,// ->40146
/*40126*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40128*/             OPC_EmitInteger, MVT::i32, 14, 
/*40131*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40134*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*40146*/           /*SwitchType*/ 20, MVT::v4i32,// ->40168
/*40148*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40150*/             OPC_EmitInteger, MVT::i32, 14, 
/*40153*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40156*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*40168*/           0, // EndSwitchType
/*40169*/         /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->40256
/*40172*/           OPC_RecordChild0, // #1 = $Vn
/*40173*/           OPC_Scope, 26, /*->40201*/ // 3 children in Scope
/*40175*/             OPC_CheckChild0Type, MVT::v8i8,
/*40177*/             OPC_RecordChild1, // #2 = $Vm
/*40178*/             OPC_MoveParent,
/*40179*/             OPC_CheckType, MVT::v8i16,
/*40181*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40183*/             OPC_EmitInteger, MVT::i32, 14, 
/*40186*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40189*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40201*/           /*Scope*/ 26, /*->40228*/
/*40202*/             OPC_CheckChild0Type, MVT::v4i16,
/*40204*/             OPC_RecordChild1, // #2 = $Vm
/*40205*/             OPC_MoveParent,
/*40206*/             OPC_CheckType, MVT::v4i32,
/*40208*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40210*/             OPC_EmitInteger, MVT::i32, 14, 
/*40213*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40216*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40228*/           /*Scope*/ 26, /*->40255*/
/*40229*/             OPC_CheckChild0Type, MVT::v2i32,
/*40231*/             OPC_RecordChild1, // #2 = $Vm
/*40232*/             OPC_MoveParent,
/*40233*/             OPC_CheckType, MVT::v2i64,
/*40235*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40237*/             OPC_EmitInteger, MVT::i32, 14, 
/*40240*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40243*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40255*/           0, /*End of Scope*/
/*40256*/         /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->40343
/*40259*/           OPC_RecordChild0, // #1 = $Vn
/*40260*/           OPC_Scope, 26, /*->40288*/ // 3 children in Scope
/*40262*/             OPC_CheckChild0Type, MVT::v8i8,
/*40264*/             OPC_RecordChild1, // #2 = $Vm
/*40265*/             OPC_MoveParent,
/*40266*/             OPC_CheckType, MVT::v8i16,
/*40268*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40270*/             OPC_EmitInteger, MVT::i32, 14, 
/*40273*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40276*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40288*/           /*Scope*/ 26, /*->40315*/
/*40289*/             OPC_CheckChild0Type, MVT::v4i16,
/*40291*/             OPC_RecordChild1, // #2 = $Vm
/*40292*/             OPC_MoveParent,
/*40293*/             OPC_CheckType, MVT::v4i32,
/*40295*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40297*/             OPC_EmitInteger, MVT::i32, 14, 
/*40300*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40303*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40315*/           /*Scope*/ 26, /*->40342*/
/*40316*/             OPC_CheckChild0Type, MVT::v2i32,
/*40318*/             OPC_RecordChild1, // #2 = $Vm
/*40319*/             OPC_MoveParent,
/*40320*/             OPC_CheckType, MVT::v2i64,
/*40322*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40324*/             OPC_EmitInteger, MVT::i32, 14, 
/*40327*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40330*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40342*/           0, /*End of Scope*/
/*40343*/         /*SwitchOpcode*/ 78, TARGET_VAL(ISD::SIGN_EXTEND),// ->40424
/*40346*/           OPC_RecordChild0, // #1 = $Vm
/*40347*/           OPC_Scope, 24, /*->40373*/ // 3 children in Scope
/*40349*/             OPC_CheckChild0Type, MVT::v8i8,
/*40351*/             OPC_MoveParent,
/*40352*/             OPC_CheckType, MVT::v8i16,
/*40354*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40356*/             OPC_EmitInteger, MVT::i32, 14, 
/*40359*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40362*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*40373*/           /*Scope*/ 24, /*->40398*/
/*40374*/             OPC_CheckChild0Type, MVT::v4i16,
/*40376*/             OPC_MoveParent,
/*40377*/             OPC_CheckType, MVT::v4i32,
/*40379*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40381*/             OPC_EmitInteger, MVT::i32, 14, 
/*40384*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40387*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*40398*/           /*Scope*/ 24, /*->40423*/
/*40399*/             OPC_CheckChild0Type, MVT::v2i32,
/*40401*/             OPC_MoveParent,
/*40402*/             OPC_CheckType, MVT::v2i64,
/*40404*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40406*/             OPC_EmitInteger, MVT::i32, 14, 
/*40409*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40412*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*40423*/           0, /*End of Scope*/
/*40424*/         /*SwitchOpcode*/ 78, TARGET_VAL(ISD::ZERO_EXTEND),// ->40505
/*40427*/           OPC_RecordChild0, // #1 = $Vm
/*40428*/           OPC_Scope, 24, /*->40454*/ // 3 children in Scope
/*40430*/             OPC_CheckChild0Type, MVT::v8i8,
/*40432*/             OPC_MoveParent,
/*40433*/             OPC_CheckType, MVT::v8i16,
/*40435*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40437*/             OPC_EmitInteger, MVT::i32, 14, 
/*40440*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40443*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*40454*/           /*Scope*/ 24, /*->40479*/
/*40455*/             OPC_CheckChild0Type, MVT::v4i16,
/*40457*/             OPC_MoveParent,
/*40458*/             OPC_CheckType, MVT::v4i32,
/*40460*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40462*/             OPC_EmitInteger, MVT::i32, 14, 
/*40465*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40468*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*40479*/           /*Scope*/ 24, /*->40504*/
/*40480*/             OPC_CheckChild0Type, MVT::v2i32,
/*40482*/             OPC_MoveParent,
/*40483*/             OPC_CheckType, MVT::v2i64,
/*40485*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40487*/             OPC_EmitInteger, MVT::i32, 14, 
/*40490*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40493*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*40504*/           0, /*End of Scope*/
/*40505*/         0, // EndSwitchOpcode
/*40506*/       /*Scope*/ 43|128,1/*171*/, /*->40679*/
/*40508*/         OPC_RecordChild1, // #1 = $Vm
/*40509*/         OPC_SwitchType /*8 cases */, 19, MVT::v8i8,// ->40531
/*40512*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40514*/           OPC_EmitInteger, MVT::i32, 14, 
/*40517*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40520*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40531*/         /*SwitchType*/ 19, MVT::v4i16,// ->40552
/*40533*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40535*/           OPC_EmitInteger, MVT::i32, 14, 
/*40538*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40541*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40552*/         /*SwitchType*/ 19, MVT::v2i32,// ->40573
/*40554*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40556*/           OPC_EmitInteger, MVT::i32, 14, 
/*40559*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40562*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40573*/         /*SwitchType*/ 19, MVT::v16i8,// ->40594
/*40575*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40577*/           OPC_EmitInteger, MVT::i32, 14, 
/*40580*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40583*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*40594*/         /*SwitchType*/ 19, MVT::v8i16,// ->40615
/*40596*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40598*/           OPC_EmitInteger, MVT::i32, 14, 
/*40601*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40604*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*40615*/         /*SwitchType*/ 19, MVT::v4i32,// ->40636
/*40617*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40619*/           OPC_EmitInteger, MVT::i32, 14, 
/*40622*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40625*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*40636*/         /*SwitchType*/ 19, MVT::v1i64,// ->40657
/*40638*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40640*/           OPC_EmitInteger, MVT::i32, 14, 
/*40643*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40646*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*40657*/         /*SwitchType*/ 19, MVT::v2i64,// ->40678
/*40659*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40661*/           OPC_EmitInteger, MVT::i32, 14, 
/*40664*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40667*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*40678*/         0, // EndSwitchType
/*40679*/       0, /*End of Scope*/
/*40680*/     0, /*End of Scope*/
/*40681*/   /*SwitchOpcode*/ 90|128,3/*474*/, TARGET_VAL(ARMISD::ADDC),// ->41159
/*40685*/     OPC_RecordChild0, // #0 = $Rn
/*40686*/     OPC_RecordChild1, // #1 = $shift
/*40687*/     OPC_Scope, 27|128,1/*155*/, /*->40845*/ // 3 children in Scope
/*40690*/       OPC_CheckType, MVT::i32,
/*40692*/       OPC_Scope, 75, /*->40769*/ // 4 children in Scope
/*40694*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40696*/         OPC_Scope, 23, /*->40721*/ // 3 children in Scope
/*40698*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*40701*/           OPC_EmitInteger, MVT::i32, 14, 
/*40704*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40707*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*40721*/         /*Scope*/ 23, /*->40745*/
/*40722*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*40725*/           OPC_EmitInteger, MVT::i32, 14, 
/*40728*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40731*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*40745*/         /*Scope*/ 22, /*->40768*/
/*40746*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*40749*/           OPC_EmitInteger, MVT::i32, 14, 
/*40752*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40755*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*40768*/         0, /*End of Scope*/
/*40769*/       /*Scope*/ 24, /*->40794*/
/*40770*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40772*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*40775*/         OPC_EmitInteger, MVT::i32, 14, 
/*40778*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40781*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*40794*/       /*Scope*/ 24, /*->40819*/
/*40795*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40797*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*40800*/         OPC_EmitInteger, MVT::i32, 14, 
/*40803*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40806*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*40819*/       /*Scope*/ 24, /*->40844*/
/*40820*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40822*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*40825*/         OPC_EmitInteger, MVT::i32, 14, 
/*40828*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40831*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*40844*/       0, /*End of Scope*/
/*40845*/     /*Scope*/ 120|128,1/*248*/, /*->41095*/
/*40847*/       OPC_MoveChild, 1,
/*40849*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40852*/       OPC_Scope, 30, /*->40884*/ // 6 children in Scope
/*40854*/         OPC_CheckPredicate, 3, // Predicate_imm1_255_neg
/*40856*/         OPC_MoveParent,
/*40857*/         OPC_CheckType, MVT::i32,
/*40859*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40861*/         OPC_EmitConvertToTarget, 1,
/*40863*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*40866*/         OPC_EmitInteger, MVT::i32, 14, 
/*40869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40872*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*40884*/       /*Scope*/ 27, /*->40912*/
/*40885*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*40887*/         OPC_MoveParent,
/*40888*/         OPC_CheckType, MVT::i32,
/*40890*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40892*/         OPC_EmitConvertToTarget, 1,
/*40894*/         OPC_EmitInteger, MVT::i32, 14, 
/*40897*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40900*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40912*/       /*Scope*/ 30, /*->40943*/
/*40913*/         OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*40915*/         OPC_MoveParent,
/*40916*/         OPC_CheckType, MVT::i32,
/*40918*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40920*/         OPC_EmitConvertToTarget, 1,
/*40922*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*40925*/         OPC_EmitInteger, MVT::i32, 14, 
/*40928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40931*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*40943*/       /*Scope*/ 27, /*->40971*/
/*40944*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*40946*/         OPC_MoveParent,
/*40947*/         OPC_CheckType, MVT::i32,
/*40949*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40951*/         OPC_EmitConvertToTarget, 1,
/*40953*/         OPC_EmitInteger, MVT::i32, 14, 
/*40956*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40959*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*40971*/       /*Scope*/ 30, /*->41002*/
/*40972*/         OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*40974*/         OPC_MoveParent,
/*40975*/         OPC_CheckType, MVT::i32,
/*40977*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40979*/         OPC_EmitConvertToTarget, 1,
/*40981*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*40984*/         OPC_EmitInteger, MVT::i32, 14, 
/*40987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40990*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*41002*/       /*Scope*/ 91, /*->41094*/
/*41003*/         OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*41005*/         OPC_MoveParent,
/*41006*/         OPC_CheckType, MVT::i32,
/*41008*/         OPC_Scope, 41, /*->41051*/ // 2 children in Scope
/*41010*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*41012*/           OPC_EmitConvertToTarget, 1,
/*41014*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*41017*/           OPC_EmitInteger, MVT::i32, 14, 
/*41020*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41023*/           OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*41033*/           OPC_EmitInteger, MVT::i32, 14, 
/*41036*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41039*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBSrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*41051*/         /*Scope*/ 41, /*->41093*/
/*41052*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41054*/           OPC_EmitConvertToTarget, 1,
/*41056*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*41059*/           OPC_EmitInteger, MVT::i32, 14, 
/*41062*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41065*/           OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*41075*/           OPC_EmitInteger, MVT::i32, 14, 
/*41078*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41081*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBSrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*41093*/         0, /*End of Scope*/
/*41094*/       0, /*End of Scope*/
/*41095*/     /*Scope*/ 62, /*->41158*/
/*41096*/       OPC_CheckType, MVT::i32,
/*41098*/       OPC_Scope, 20, /*->41120*/ // 2 children in Scope
/*41100*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41102*/         OPC_EmitInteger, MVT::i32, 14, 
/*41105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41108*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41120*/       /*Scope*/ 36, /*->41157*/
/*41121*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41123*/         OPC_EmitInteger, MVT::i32, 14, 
/*41126*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41129*/         OPC_Scope, 12, /*->41143*/ // 2 children in Scope
/*41131*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41143*/         /*Scope*/ 12, /*->41156*/
/*41144*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41156*/         0, /*End of Scope*/
/*41157*/       0, /*End of Scope*/
/*41158*/     0, /*End of Scope*/
/*41159*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ARMISD::SUBC),// ->41510
/*41163*/     OPC_RecordChild0, // #0 = $Rn
/*41164*/     OPC_Scope, 64|128,1/*192*/, /*->41359*/ // 5 children in Scope
/*41167*/       OPC_RecordChild1, // #1 = $shift
/*41168*/       OPC_Scope, 26|128,1/*154*/, /*->41325*/ // 2 children in Scope
/*41171*/         OPC_CheckType, MVT::i32,
/*41173*/         OPC_Scope, 98, /*->41273*/ // 2 children in Scope
/*41175*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41177*/           OPC_Scope, 23, /*->41202*/ // 4 children in Scope
/*41179*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*41182*/             OPC_EmitInteger, MVT::i32, 14, 
/*41185*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41188*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsr), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                      // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41202*/           /*Scope*/ 23, /*->41226*/
/*41203*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*41206*/             OPC_EmitInteger, MVT::i32, 14, 
/*41209*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41212*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsr), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                      // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41226*/           /*Scope*/ 22, /*->41249*/
/*41227*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*41230*/             OPC_EmitInteger, MVT::i32, 14, 
/*41233*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41236*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsi), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                      // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41249*/           /*Scope*/ 22, /*->41272*/
/*41250*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*41253*/             OPC_EmitInteger, MVT::i32, 14, 
/*41256*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41259*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsi), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                      // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41272*/           0, /*End of Scope*/
/*41273*/         /*Scope*/ 50, /*->41324*/
/*41274*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41276*/           OPC_Scope, 22, /*->41300*/ // 2 children in Scope
/*41278*/             OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*41281*/             OPC_EmitInteger, MVT::i32, 14, 
/*41284*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41287*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrs), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                      // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41300*/           /*Scope*/ 22, /*->41323*/
/*41301*/             OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*41304*/             OPC_EmitInteger, MVT::i32, 14, 
/*41307*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41310*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSrs), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                      // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41323*/           0, /*End of Scope*/
/*41324*/         0, /*End of Scope*/
/*41325*/       /*Scope*/ 32, /*->41358*/
/*41326*/         OPC_MoveChild, 1,
/*41328*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41331*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*41333*/         OPC_MoveParent,
/*41334*/         OPC_CheckType, MVT::i32,
/*41336*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41338*/         OPC_EmitConvertToTarget, 1,
/*41340*/         OPC_EmitInteger, MVT::i32, 14, 
/*41343*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41346*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41358*/       0, /*End of Scope*/
/*41359*/     /*Scope*/ 33, /*->41393*/
/*41360*/       OPC_MoveChild, 0,
/*41362*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41365*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*41367*/       OPC_MoveParent,
/*41368*/       OPC_RecordChild1, // #1 = $Rn
/*41369*/       OPC_CheckType, MVT::i32,
/*41371*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41373*/       OPC_EmitConvertToTarget, 0,
/*41375*/       OPC_EmitInteger, MVT::i32, 14, 
/*41378*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41381*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41393*/     /*Scope*/ 33, /*->41427*/
/*41394*/       OPC_RecordChild1, // #1 = $imm
/*41395*/       OPC_MoveChild, 1,
/*41397*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41400*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*41402*/       OPC_MoveParent,
/*41403*/       OPC_CheckType, MVT::i32,
/*41405*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41407*/       OPC_EmitConvertToTarget, 1,
/*41409*/       OPC_EmitInteger, MVT::i32, 14, 
/*41412*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41415*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*41427*/     /*Scope*/ 33, /*->41461*/
/*41428*/       OPC_MoveChild, 0,
/*41430*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41433*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*41435*/       OPC_MoveParent,
/*41436*/       OPC_RecordChild1, // #1 = $Rn
/*41437*/       OPC_CheckType, MVT::i32,
/*41439*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41441*/       OPC_EmitConvertToTarget, 0,
/*41443*/       OPC_EmitInteger, MVT::i32, 14, 
/*41446*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41449*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*41461*/     /*Scope*/ 47, /*->41509*/
/*41462*/       OPC_RecordChild1, // #1 = $Rm
/*41463*/       OPC_CheckType, MVT::i32,
/*41465*/       OPC_Scope, 20, /*->41487*/ // 2 children in Scope
/*41467*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41469*/         OPC_EmitInteger, MVT::i32, 14, 
/*41472*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41475*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41487*/       /*Scope*/ 20, /*->41508*/
/*41488*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41490*/         OPC_EmitInteger, MVT::i32, 14, 
/*41493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41496*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41508*/       0, /*End of Scope*/
/*41509*/     0, /*End of Scope*/
/*41510*/   /*SwitchOpcode*/ 91|128,3/*475*/, TARGET_VAL(ARMISD::ADDE),// ->41989
/*41514*/     OPC_RecordChild0, // #0 = $Rn
/*41515*/     OPC_RecordChild1, // #1 = $shift
/*41516*/     OPC_Scope, 103, /*->41621*/ // 3 children in Scope
/*41518*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*41519*/       OPC_CheckType, MVT::i32,
/*41521*/       OPC_Scope, 65, /*->41588*/ // 2 children in Scope
/*41523*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41525*/         OPC_Scope, 30, /*->41557*/ // 2 children in Scope
/*41527*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*41530*/           OPC_EmitInteger, MVT::i32, 14, 
/*41533*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41536*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41539*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41542*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*41557*/         /*Scope*/ 29, /*->41587*/
/*41558*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*41561*/           OPC_EmitInteger, MVT::i32, 14, 
/*41564*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41567*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41570*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41573*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41587*/         0, /*End of Scope*/
/*41588*/       /*Scope*/ 31, /*->41620*/
/*41589*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41591*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*41594*/         OPC_EmitInteger, MVT::i32, 14, 
/*41597*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41600*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41603*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41606*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41620*/       0, /*End of Scope*/
/*41621*/     /*Scope*/ 47|128,2/*303*/, /*->41926*/
/*41623*/       OPC_MoveChild, 1,
/*41625*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41628*/       OPC_Scope, 38, /*->41668*/ // 6 children in Scope
/*41630*/         OPC_CheckPredicate, 110, // Predicate_imm0_255_not
/*41632*/         OPC_MoveParent,
/*41633*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41634*/         OPC_CheckType, MVT::i32,
/*41636*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41638*/         OPC_EmitConvertToTarget, 1,
/*41640*/         OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*41643*/         OPC_EmitInteger, MVT::i32, 14, 
/*41646*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41652*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41655*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*41668*/       /*Scope*/ 35, /*->41704*/
/*41669*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*41671*/         OPC_MoveParent,
/*41672*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41673*/         OPC_CheckType, MVT::i32,
/*41675*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41677*/         OPC_EmitConvertToTarget, 1,
/*41679*/         OPC_EmitInteger, MVT::i32, 14, 
/*41682*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41685*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41688*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41691*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41704*/       /*Scope*/ 38, /*->41743*/
/*41705*/         OPC_CheckPredicate, 30, // Predicate_mod_imm_not
/*41707*/         OPC_MoveParent,
/*41708*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41709*/         OPC_CheckType, MVT::i32,
/*41711*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41713*/         OPC_EmitConvertToTarget, 1,
/*41715*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*41718*/         OPC_EmitInteger, MVT::i32, 14, 
/*41721*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41724*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41727*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41730*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*41743*/       /*Scope*/ 35, /*->41779*/
/*41744*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*41746*/         OPC_MoveParent,
/*41747*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41748*/         OPC_CheckType, MVT::i32,
/*41750*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41752*/         OPC_EmitConvertToTarget, 1,
/*41754*/         OPC_EmitInteger, MVT::i32, 14, 
/*41757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41763*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41766*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*41779*/       /*Scope*/ 38, /*->41818*/
/*41780*/         OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*41782*/         OPC_MoveParent,
/*41783*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41784*/         OPC_CheckType, MVT::i32,
/*41786*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41788*/         OPC_EmitConvertToTarget, 1,
/*41790*/         OPC_EmitNodeXForm, 8, 3, // t2_so_imm_not_XFORM
/*41793*/         OPC_EmitInteger, MVT::i32, 14, 
/*41796*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41799*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41802*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41805*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*41818*/       /*Scope*/ 106, /*->41925*/
/*41819*/         OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*41821*/         OPC_MoveParent,
/*41822*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41823*/         OPC_CheckType, MVT::i32,
/*41825*/         OPC_Scope, 48, /*->41875*/ // 2 children in Scope
/*41827*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*41829*/           OPC_EmitConvertToTarget, 1,
/*41831*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*41834*/           OPC_EmitInteger, MVT::i32, 14, 
/*41837*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41840*/           OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*41850*/           OPC_EmitInteger, MVT::i32, 14, 
/*41853*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41856*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41859*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41862*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (SBCrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*41875*/         /*Scope*/ 48, /*->41924*/
/*41876*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41878*/           OPC_EmitConvertToTarget, 1,
/*41880*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*41883*/           OPC_EmitInteger, MVT::i32, 14, 
/*41886*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41889*/           OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*41899*/           OPC_EmitInteger, MVT::i32, 14, 
/*41902*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41905*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41908*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41911*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*41924*/         0, /*End of Scope*/
/*41925*/       0, /*End of Scope*/
/*41926*/     /*Scope*/ 61, /*->41988*/
/*41927*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*41928*/       OPC_CheckType, MVT::i32,
/*41930*/       OPC_Scope, 27, /*->41959*/ // 2 children in Scope
/*41932*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41934*/         OPC_EmitInteger, MVT::i32, 14, 
/*41937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41943*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41946*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41959*/       /*Scope*/ 27, /*->41987*/
/*41960*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41962*/         OPC_EmitInteger, MVT::i32, 14, 
/*41965*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41971*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41974*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*41987*/       0, /*End of Scope*/
/*41988*/     0, /*End of Scope*/
/*41989*/   /*SwitchOpcode*/ 108|128,2/*364*/, TARGET_VAL(ARMISD::SUBE),// ->42357
/*41993*/     OPC_RecordChild0, // #0 = $Rn
/*41994*/     OPC_Scope, 82|128,1/*210*/, /*->42207*/ // 3 children in Scope
/*41997*/       OPC_RecordChild1, // #1 = $shift
/*41998*/       OPC_Scope, 36|128,1/*164*/, /*->42165*/ // 2 children in Scope
/*42001*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42002*/         OPC_CheckType, MVT::i32,
/*42004*/         OPC_Scope, 126, /*->42132*/ // 2 children in Scope
/*42006*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42008*/           OPC_Scope, 30, /*->42040*/ // 4 children in Scope
/*42010*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*42013*/             OPC_EmitInteger, MVT::i32, 14, 
/*42016*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42019*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42022*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42025*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                      // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42040*/           /*Scope*/ 30, /*->42071*/
/*42041*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*42044*/             OPC_EmitInteger, MVT::i32, 14, 
/*42047*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42050*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42053*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42056*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                      // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*42071*/           /*Scope*/ 29, /*->42101*/
/*42072*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*42075*/             OPC_EmitInteger, MVT::i32, 14, 
/*42078*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42081*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42084*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42087*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                      // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42101*/           /*Scope*/ 29, /*->42131*/
/*42102*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*42105*/             OPC_EmitInteger, MVT::i32, 14, 
/*42108*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42111*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42114*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42117*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                      // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42131*/           0, /*End of Scope*/
/*42132*/         /*Scope*/ 31, /*->42164*/
/*42133*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42135*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*42138*/           OPC_EmitInteger, MVT::i32, 14, 
/*42141*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42144*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42147*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42150*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                    // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42164*/         0, /*End of Scope*/
/*42165*/       /*Scope*/ 40, /*->42206*/
/*42166*/         OPC_MoveChild, 1,
/*42168*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42171*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42173*/         OPC_MoveParent,
/*42174*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42175*/         OPC_CheckType, MVT::i32,
/*42177*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42179*/         OPC_EmitConvertToTarget, 1,
/*42181*/         OPC_EmitInteger, MVT::i32, 14, 
/*42184*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42190*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42193*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42206*/       0, /*End of Scope*/
/*42207*/     /*Scope*/ 41, /*->42249*/
/*42208*/       OPC_MoveChild, 0,
/*42210*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42213*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42215*/       OPC_MoveParent,
/*42216*/       OPC_RecordChild1, // #1 = $Rn
/*42217*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*42218*/       OPC_CheckType, MVT::i32,
/*42220*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42222*/       OPC_EmitConvertToTarget, 0,
/*42224*/       OPC_EmitInteger, MVT::i32, 14, 
/*42227*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42230*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42233*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42236*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
                // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42249*/     /*Scope*/ 106, /*->42356*/
/*42250*/       OPC_RecordChild1, // #1 = $imm
/*42251*/       OPC_Scope, 40, /*->42293*/ // 2 children in Scope
/*42253*/         OPC_MoveChild, 1,
/*42255*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42258*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42260*/         OPC_MoveParent,
/*42261*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42262*/         OPC_CheckType, MVT::i32,
/*42264*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42266*/         OPC_EmitConvertToTarget, 1,
/*42268*/         OPC_EmitInteger, MVT::i32, 14, 
/*42271*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42277*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42280*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*42293*/       /*Scope*/ 61, /*->42355*/
/*42294*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42295*/         OPC_CheckType, MVT::i32,
/*42297*/         OPC_Scope, 27, /*->42326*/ // 2 children in Scope
/*42299*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42301*/           OPC_EmitInteger, MVT::i32, 14, 
/*42304*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42307*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42310*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42313*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42326*/         /*Scope*/ 27, /*->42354*/
/*42327*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42329*/           OPC_EmitInteger, MVT::i32, 14, 
/*42332*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42335*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42338*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42341*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42354*/         0, /*End of Scope*/
/*42355*/       0, /*End of Scope*/
/*42356*/     0, /*End of Scope*/
/*42357*/   /*SwitchOpcode*/ 24|128,2/*280*/, TARGET_VAL(ARMISD::CMP),// ->42641
/*42361*/     OPC_RecordChild0, // #0 = $Rn
/*42362*/     OPC_CheckChild0Type, MVT::i32,
/*42364*/     OPC_RecordChild1, // #1 = $shift
/*42365*/     OPC_Scope, 49, /*->42416*/ // 6 children in Scope
/*42367*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42369*/       OPC_Scope, 22, /*->42393*/ // 2 children in Scope
/*42371*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*42374*/         OPC_EmitInteger, MVT::i32, 14, 
/*42377*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42380*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42393*/       /*Scope*/ 21, /*->42415*/
/*42394*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*42397*/         OPC_EmitInteger, MVT::i32, 14, 
/*42400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42403*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42415*/       0, /*End of Scope*/
/*42416*/     /*Scope*/ 23, /*->42440*/
/*42417*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42419*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*42422*/       OPC_EmitInteger, MVT::i32, 14, 
/*42425*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42428*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42440*/     /*Scope*/ 10|128,1/*138*/, /*->42580*/
/*42442*/       OPC_MoveChild, 1,
/*42444*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42447*/       OPC_Scope, 24, /*->42473*/ // 5 children in Scope
/*42449*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42451*/         OPC_MoveParent,
/*42452*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42454*/         OPC_EmitConvertToTarget, 1,
/*42456*/         OPC_EmitInteger, MVT::i32, 14, 
/*42459*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42462*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42473*/       /*Scope*/ 27, /*->42501*/
/*42474*/         OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*42476*/         OPC_MoveParent,
/*42477*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42479*/         OPC_EmitConvertToTarget, 1,
/*42481*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*42484*/         OPC_EmitInteger, MVT::i32, 14, 
/*42487*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42490*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*42501*/       /*Scope*/ 24, /*->42526*/
/*42502*/         OPC_CheckPredicate, 59, // Predicate_imm0_255
/*42504*/         OPC_MoveParent,
/*42505*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42507*/         OPC_EmitConvertToTarget, 1,
/*42509*/         OPC_EmitInteger, MVT::i32, 14, 
/*42512*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42515*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*42526*/       /*Scope*/ 24, /*->42551*/
/*42527*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42529*/         OPC_MoveParent,
/*42530*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42532*/         OPC_EmitConvertToTarget, 1,
/*42534*/         OPC_EmitInteger, MVT::i32, 14, 
/*42537*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42540*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*42551*/       /*Scope*/ 27, /*->42579*/
/*42552*/         OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*42554*/         OPC_MoveParent,
/*42555*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42557*/         OPC_EmitConvertToTarget, 1,
/*42559*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*42562*/         OPC_EmitInteger, MVT::i32, 14, 
/*42565*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42568*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*42579*/       0, /*End of Scope*/
/*42580*/     /*Scope*/ 19, /*->42600*/
/*42581*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42583*/       OPC_EmitInteger, MVT::i32, 14, 
/*42586*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42589*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42600*/     /*Scope*/ 19, /*->42620*/
/*42601*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42603*/       OPC_EmitInteger, MVT::i32, 14, 
/*42606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42609*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*42620*/     /*Scope*/ 19, /*->42640*/
/*42621*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42623*/       OPC_EmitInteger, MVT::i32, 14, 
/*42626*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42629*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*42640*/     0, /*End of Scope*/
/*42641*/   /*SwitchOpcode*/ 75, TARGET_VAL(ARMISD::CMN),// ->42719
/*42644*/     OPC_RecordChild0, // #0 = $Rn
/*42645*/     OPC_CheckChild0Type, MVT::i32,
/*42647*/     OPC_Scope, 38, /*->42687*/ // 2 children in Scope
/*42649*/       OPC_MoveChild, 1,
/*42651*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*42654*/       OPC_CheckChild0Integer, 0, 
/*42656*/       OPC_RecordChild1, // #1 = $imm
/*42657*/       OPC_MoveChild, 1,
/*42659*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42662*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42664*/       OPC_MoveParent,
/*42665*/       OPC_MoveParent,
/*42666*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42668*/       OPC_EmitConvertToTarget, 1,
/*42670*/       OPC_EmitInteger, MVT::i32, 14, 
/*42673*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42676*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2CMNri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*42687*/     /*Scope*/ 30, /*->42718*/
/*42688*/       OPC_RecordChild1, // #1 = $imm
/*42689*/       OPC_MoveChild, 1,
/*42691*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42694*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42696*/       OPC_MoveParent,
/*42697*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42699*/       OPC_EmitConvertToTarget, 1,
/*42701*/       OPC_EmitInteger, MVT::i32, 14, 
/*42704*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42707*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                // Dst: (CMNri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42718*/     0, /*End of Scope*/
/*42719*/   /*SwitchOpcode*/ 64|128,1/*192*/, TARGET_VAL(ISD::SHL),// ->42915
/*42723*/     OPC_Scope, 58, /*->42783*/ // 2 children in Scope
/*42725*/       OPC_RecordNode, // #0 = $src
/*42726*/       OPC_CheckType, MVT::i32,
/*42728*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42730*/       OPC_Scope, 25, /*->42757*/ // 2 children in Scope
/*42732*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*42735*/         OPC_EmitInteger, MVT::i32, 14, 
/*42738*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42744*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*42757*/       /*Scope*/ 24, /*->42782*/
/*42758*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*42761*/         OPC_EmitInteger, MVT::i32, 14, 
/*42764*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42767*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42770*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*42782*/       0, /*End of Scope*/
/*42783*/     /*Scope*/ 1|128,1/*129*/, /*->42914*/
/*42785*/       OPC_RecordChild0, // #0 = $Rm
/*42786*/       OPC_RecordChild1, // #1 = $imm
/*42787*/       OPC_Scope, 69, /*->42858*/ // 2 children in Scope
/*42789*/         OPC_MoveChild, 1,
/*42791*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42794*/         OPC_CheckType, MVT::i32,
/*42796*/         OPC_Scope, 30, /*->42828*/ // 2 children in Scope
/*42798*/           OPC_CheckPredicate, 63, // Predicate_imm0_31
/*42800*/           OPC_MoveParent,
/*42801*/           OPC_CheckType, MVT::i32,
/*42803*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42805*/           OPC_EmitConvertToTarget, 1,
/*42807*/           OPC_EmitInteger, MVT::i32, 14, 
/*42810*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42813*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42816*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                    // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*42828*/         /*Scope*/ 28, /*->42857*/
/*42829*/           OPC_MoveParent,
/*42830*/           OPC_CheckType, MVT::i32,
/*42832*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42834*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*42837*/           OPC_EmitConvertToTarget, 1,
/*42839*/           OPC_EmitInteger, MVT::i32, 14, 
/*42842*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42845*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                    // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*42857*/         0, /*End of Scope*/
/*42858*/       /*Scope*/ 54, /*->42913*/
/*42859*/         OPC_CheckChild1Type, MVT::i32,
/*42861*/         OPC_CheckType, MVT::i32,
/*42863*/         OPC_Scope, 23, /*->42888*/ // 2 children in Scope
/*42865*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42867*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*42870*/           OPC_EmitInteger, MVT::i32, 14, 
/*42873*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42876*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*42888*/         /*Scope*/ 23, /*->42912*/
/*42889*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42891*/           OPC_EmitInteger, MVT::i32, 14, 
/*42894*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42897*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42900*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42912*/         0, /*End of Scope*/
/*42913*/       0, /*End of Scope*/
/*42914*/     0, /*End of Scope*/
/*42915*/   /*SwitchOpcode*/ 20|128,94/*12052*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->54971
/*42919*/     OPC_Scope, 65, /*->42986*/ // 105 children in Scope
/*42921*/       OPC_CheckChild0Integer, 100|128,2/*356*/, 
/*42924*/       OPC_RecordChild1, // #0 = $a
/*42925*/       OPC_RecordChild2, // #1 = $pos
/*42926*/       OPC_MoveChild, 2,
/*42928*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42931*/       OPC_MoveParent,
/*42932*/       OPC_Scope, 25, /*->42959*/ // 2 children in Scope
/*42934*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*42936*/         OPC_EmitConvertToTarget, 1,
/*42938*/         OPC_EmitInteger, MVT::i32, 0, 
/*42941*/         OPC_EmitInteger, MVT::i32, 14, 
/*42944*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42947*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SSAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 356:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (SSAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*42959*/       /*Scope*/ 25, /*->42985*/
/*42960*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42962*/         OPC_EmitConvertToTarget, 1,
/*42964*/         OPC_EmitInteger, MVT::i32, 0, 
/*42967*/         OPC_EmitInteger, MVT::i32, 14, 
/*42970*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42973*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SSAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 356:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (t2SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*42985*/       0, /*End of Scope*/
/*42986*/     /*Scope*/ 65, /*->43052*/
/*42987*/       OPC_CheckChild0Integer, 107|128,2/*363*/, 
/*42990*/       OPC_RecordChild1, // #0 = $a
/*42991*/       OPC_RecordChild2, // #1 = $pos
/*42992*/       OPC_MoveChild, 2,
/*42994*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42997*/       OPC_MoveParent,
/*42998*/       OPC_Scope, 25, /*->43025*/ // 2 children in Scope
/*43000*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*43002*/         OPC_EmitConvertToTarget, 1,
/*43004*/         OPC_EmitInteger, MVT::i32, 0, 
/*43007*/         OPC_EmitInteger, MVT::i32, 14, 
/*43010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43013*/         OPC_MorphNodeTo, TARGET_VAL(ARM::USAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 363:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (USAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*43025*/       /*Scope*/ 25, /*->43051*/
/*43026*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43028*/         OPC_EmitConvertToTarget, 1,
/*43030*/         OPC_EmitInteger, MVT::i32, 0, 
/*43033*/         OPC_EmitInteger, MVT::i32, 14, 
/*43036*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43039*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2USAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 363:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (t2USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*43051*/       0, /*End of Scope*/
/*43052*/     /*Scope*/ 47, /*->43100*/
/*43053*/       OPC_CheckChild0Integer, 95|128,2/*351*/, 
/*43056*/       OPC_RecordChild1, // #0 = $Rm
/*43057*/       OPC_RecordChild2, // #1 = $Rn
/*43058*/       OPC_Scope, 19, /*->43079*/ // 2 children in Scope
/*43060*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43062*/         OPC_EmitInteger, MVT::i32, 14, 
/*43065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43068*/         OPC_MorphNodeTo, TARGET_VAL(ARM::QADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 351:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*43079*/       /*Scope*/ 19, /*->43099*/
/*43080*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*43082*/         OPC_EmitInteger, MVT::i32, 14, 
/*43085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43088*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2QADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 351:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43099*/       0, /*End of Scope*/
/*43100*/     /*Scope*/ 47, /*->43148*/
/*43101*/       OPC_CheckChild0Integer, 96|128,2/*352*/, 
/*43104*/       OPC_RecordChild1, // #0 = $Rm
/*43105*/       OPC_RecordChild2, // #1 = $Rn
/*43106*/       OPC_Scope, 19, /*->43127*/ // 2 children in Scope
/*43108*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43110*/         OPC_EmitInteger, MVT::i32, 14, 
/*43113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43116*/         OPC_MorphNodeTo, TARGET_VAL(ARM::QSUB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 352:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*43127*/       /*Scope*/ 19, /*->43147*/
/*43128*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*43130*/         OPC_EmitInteger, MVT::i32, 14, 
/*43133*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43136*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2QSUB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 352:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43147*/       0, /*End of Scope*/
/*43148*/     /*Scope*/ 31, /*->43180*/
/*43149*/       OPC_CheckChild0Integer, 78|128,1/*206*/, 
/*43152*/       OPC_RecordChild1, // #0 = $Rn
/*43153*/       OPC_RecordChild2, // #1 = $Rm
/*43154*/       OPC_Scope, 11, /*->43167*/ // 2 children in Scope
/*43156*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43158*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32B), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 206:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32B:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43167*/       /*Scope*/ 11, /*->43179*/
/*43168*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43170*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32B), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 206:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32B:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43179*/       0, /*End of Scope*/
/*43180*/     /*Scope*/ 31, /*->43212*/
/*43181*/       OPC_CheckChild0Integer, 79|128,1/*207*/, 
/*43184*/       OPC_RecordChild1, // #0 = $Rn
/*43185*/       OPC_RecordChild2, // #1 = $Rm
/*43186*/       OPC_Scope, 11, /*->43199*/ // 2 children in Scope
/*43188*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43190*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CB), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 207:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43199*/       /*Scope*/ 11, /*->43211*/
/*43200*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43202*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CB), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 207:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43211*/       0, /*End of Scope*/
/*43212*/     /*Scope*/ 31, /*->43244*/
/*43213*/       OPC_CheckChild0Integer, 82|128,1/*210*/, 
/*43216*/       OPC_RecordChild1, // #0 = $Rn
/*43217*/       OPC_RecordChild2, // #1 = $Rm
/*43218*/       OPC_Scope, 11, /*->43231*/ // 2 children in Scope
/*43220*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43222*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32H), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 210:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32H:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43231*/       /*Scope*/ 11, /*->43243*/
/*43232*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43234*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32H), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 210:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32H:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43243*/       0, /*End of Scope*/
/*43244*/     /*Scope*/ 31, /*->43276*/
/*43245*/       OPC_CheckChild0Integer, 80|128,1/*208*/, 
/*43248*/       OPC_RecordChild1, // #0 = $Rn
/*43249*/       OPC_RecordChild2, // #1 = $Rm
/*43250*/       OPC_Scope, 11, /*->43263*/ // 2 children in Scope
/*43252*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43254*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CH), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 208:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CH:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43263*/       /*Scope*/ 11, /*->43275*/
/*43264*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43266*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CH), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 208:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43275*/       0, /*End of Scope*/
/*43276*/     /*Scope*/ 31, /*->43308*/
/*43277*/       OPC_CheckChild0Integer, 83|128,1/*211*/, 
/*43280*/       OPC_RecordChild1, // #0 = $Rn
/*43281*/       OPC_RecordChild2, // #1 = $Rm
/*43282*/       OPC_Scope, 11, /*->43295*/ // 2 children in Scope
/*43284*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43286*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32W), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 211:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32W:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43295*/       /*Scope*/ 11, /*->43307*/
/*43296*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43298*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32W), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 211:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32W:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43307*/       0, /*End of Scope*/
/*43308*/     /*Scope*/ 31, /*->43340*/
/*43309*/       OPC_CheckChild0Integer, 81|128,1/*209*/, 
/*43312*/       OPC_RecordChild1, // #0 = $Rn
/*43313*/       OPC_RecordChild2, // #1 = $Rm
/*43314*/       OPC_Scope, 11, /*->43327*/ // 2 children in Scope
/*43316*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43318*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CW), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 209:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CW:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43327*/       /*Scope*/ 11, /*->43339*/
/*43328*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43330*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CW), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 209:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CW:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43339*/       0, /*End of Scope*/
/*43340*/     /*Scope*/ 20, /*->43361*/
/*43341*/       OPC_CheckChild0Integer, 87|128,1/*215*/, 
/*43344*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*43346*/       OPC_EmitInteger, MVT::i32, 14, 
/*43349*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43352*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMRS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 215:iPTR) - Complexity = 8
                // Dst: (VMRS:i32)
/*43361*/     /*Scope*/ 64, /*->43426*/
/*43362*/       OPC_CheckChild0Integer, 105|128,1/*233*/, 
/*43365*/       OPC_RecordChild1, // #0 = $Rn
/*43366*/       OPC_EmitInteger, MVT::i64, 0, 
/*43369*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*43372*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*43381*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*43384*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*43394*/       OPC_EmitNode, TARGET_VAL(ARM::SHA1H), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6
/*43402*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*43405*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 6, 7,  // Results = #8
/*43414*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*43417*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 8, 9, 
                // Src: (intrinsic_wo_chain:i32 233:iPTR, i32:i32:$Rn) - Complexity = 8
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:f32 (SHA1H:v16i8 (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$Rn, SPR:i32), ssub_0:i32)), ssub_0:i32), GPR:i32)
/*43426*/     /*Scope*/ 48, /*->43475*/
/*43427*/       OPC_CheckChild0Integer, 108|128,2/*364*/, 
/*43430*/       OPC_RecordChild1, // #0 = $Dm
/*43431*/       OPC_Scope, 20, /*->43453*/ // 2 children in Scope
/*43433*/         OPC_CheckChild1Type, MVT::f64,
/*43435*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*43437*/         OPC_EmitInteger, MVT::i32, 14, 
/*43440*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43443*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRD), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 364:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*43453*/       /*Scope*/ 20, /*->43474*/
/*43454*/         OPC_CheckChild1Type, MVT::f32,
/*43456*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*43458*/         OPC_EmitInteger, MVT::i32, 14, 
/*43461*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43464*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 364:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*43474*/       0, /*End of Scope*/
/*43475*/     /*Scope*/ 48, /*->43524*/
/*43476*/       OPC_CheckChild0Integer, 109|128,2/*365*/, 
/*43479*/       OPC_RecordChild1, // #0 = $Dm
/*43480*/       OPC_Scope, 20, /*->43502*/ // 2 children in Scope
/*43482*/         OPC_CheckChild1Type, MVT::f64,
/*43484*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*43486*/         OPC_EmitInteger, MVT::i32, 14, 
/*43489*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43492*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRD), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 365:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*43502*/       /*Scope*/ 20, /*->43523*/
/*43503*/         OPC_CheckChild1Type, MVT::f32,
/*43505*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*43507*/         OPC_EmitInteger, MVT::i32, 14, 
/*43510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43513*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 365:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*43523*/       0, /*End of Scope*/
/*43524*/     /*Scope*/ 65|128,6/*833*/, /*->44359*/
/*43526*/       OPC_CheckChild0Integer, 38|128,2/*294*/, 
/*43529*/       OPC_Scope, 42|128,1/*170*/, /*->43702*/ // 7 children in Scope
/*43532*/         OPC_RecordChild1, // #0 = $src1
/*43533*/         OPC_Scope, 108, /*->43643*/ // 2 children in Scope
/*43535*/           OPC_CheckChild1Type, MVT::v4i32,
/*43537*/           OPC_MoveChild, 2,
/*43539*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43542*/           OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*43545*/           OPC_Scope, 47, /*->43594*/ // 2 children in Scope
/*43547*/             OPC_RecordChild1, // #1 = $Vn
/*43548*/             OPC_CheckChild1Type, MVT::v4i16,
/*43550*/             OPC_MoveChild, 2,
/*43552*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43555*/             OPC_RecordChild0, // #2 = $Vm
/*43556*/             OPC_CheckChild0Type, MVT::v4i16,
/*43558*/             OPC_RecordChild1, // #3 = $lane
/*43559*/             OPC_MoveChild, 1,
/*43561*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43564*/             OPC_MoveParent,
/*43565*/             OPC_CheckType, MVT::v4i16,
/*43567*/             OPC_MoveParent,
/*43568*/             OPC_CheckType, MVT::v4i32,
/*43570*/             OPC_MoveParent,
/*43571*/             OPC_CheckType, MVT::v4i32,
/*43573*/             OPC_EmitConvertToTarget, 3,
/*43575*/             OPC_EmitInteger, MVT::i32, 14, 
/*43578*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43581*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 297:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43594*/           /*Scope*/ 47, /*->43642*/
/*43595*/             OPC_MoveChild, 1,
/*43597*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43600*/             OPC_RecordChild0, // #1 = $Vm
/*43601*/             OPC_CheckChild0Type, MVT::v4i16,
/*43603*/             OPC_RecordChild1, // #2 = $lane
/*43604*/             OPC_MoveChild, 1,
/*43606*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43609*/             OPC_MoveParent,
/*43610*/             OPC_CheckType, MVT::v4i16,
/*43612*/             OPC_MoveParent,
/*43613*/             OPC_RecordChild2, // #3 = $Vn
/*43614*/             OPC_CheckChild2Type, MVT::v4i16,
/*43616*/             OPC_CheckType, MVT::v4i32,
/*43618*/             OPC_MoveParent,
/*43619*/             OPC_CheckType, MVT::v4i32,
/*43621*/             OPC_EmitConvertToTarget, 2,
/*43623*/             OPC_EmitInteger, MVT::i32, 14, 
/*43626*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43629*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 297:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43642*/           0, /*End of Scope*/
/*43643*/         /*Scope*/ 57, /*->43701*/
/*43644*/           OPC_CheckChild1Type, MVT::v2i64,
/*43646*/           OPC_MoveChild, 2,
/*43648*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43651*/           OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*43654*/           OPC_RecordChild1, // #1 = $Vn
/*43655*/           OPC_CheckChild1Type, MVT::v2i32,
/*43657*/           OPC_MoveChild, 2,
/*43659*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43662*/           OPC_RecordChild0, // #2 = $Vm
/*43663*/           OPC_CheckChild0Type, MVT::v2i32,
/*43665*/           OPC_RecordChild1, // #3 = $lane
/*43666*/           OPC_MoveChild, 1,
/*43668*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43671*/           OPC_MoveParent,
/*43672*/           OPC_CheckType, MVT::v2i32,
/*43674*/           OPC_MoveParent,
/*43675*/           OPC_CheckType, MVT::v2i64,
/*43677*/           OPC_MoveParent,
/*43678*/           OPC_CheckType, MVT::v2i64,
/*43680*/           OPC_EmitConvertToTarget, 3,
/*43682*/           OPC_EmitInteger, MVT::i32, 14, 
/*43685*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43688*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 294:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 297:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43701*/         0, /*End of Scope*/
/*43702*/       /*Scope*/ 112, /*->43815*/
/*43703*/         OPC_MoveChild, 1,
/*43705*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43708*/         OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*43711*/         OPC_Scope, 50, /*->43763*/ // 2 children in Scope
/*43713*/           OPC_RecordChild1, // #0 = $Vn
/*43714*/           OPC_CheckChild1Type, MVT::v4i16,
/*43716*/           OPC_MoveChild, 2,
/*43718*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43721*/           OPC_RecordChild0, // #1 = $Vm
/*43722*/           OPC_CheckChild0Type, MVT::v4i16,
/*43724*/           OPC_RecordChild1, // #2 = $lane
/*43725*/           OPC_MoveChild, 1,
/*43727*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43730*/           OPC_MoveParent,
/*43731*/           OPC_CheckType, MVT::v4i16,
/*43733*/           OPC_MoveParent,
/*43734*/           OPC_CheckType, MVT::v4i32,
/*43736*/           OPC_MoveParent,
/*43737*/           OPC_RecordChild2, // #3 = $src1
/*43738*/           OPC_CheckChild2Type, MVT::v4i32,
/*43740*/           OPC_CheckType, MVT::v4i32,
/*43742*/           OPC_EmitConvertToTarget, 2,
/*43744*/           OPC_EmitInteger, MVT::i32, 14, 
/*43747*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43750*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, (intrinsic_wo_chain:v4i32 297:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43763*/         /*Scope*/ 50, /*->43814*/
/*43764*/           OPC_MoveChild, 1,
/*43766*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43769*/           OPC_RecordChild0, // #0 = $Vm
/*43770*/           OPC_CheckChild0Type, MVT::v4i16,
/*43772*/           OPC_RecordChild1, // #1 = $lane
/*43773*/           OPC_MoveChild, 1,
/*43775*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43778*/           OPC_MoveParent,
/*43779*/           OPC_CheckType, MVT::v4i16,
/*43781*/           OPC_MoveParent,
/*43782*/           OPC_RecordChild2, // #2 = $Vn
/*43783*/           OPC_CheckChild2Type, MVT::v4i16,
/*43785*/           OPC_CheckType, MVT::v4i32,
/*43787*/           OPC_MoveParent,
/*43788*/           OPC_RecordChild2, // #3 = $src1
/*43789*/           OPC_CheckChild2Type, MVT::v4i32,
/*43791*/           OPC_CheckType, MVT::v4i32,
/*43793*/           OPC_EmitConvertToTarget, 1,
/*43795*/           OPC_EmitInteger, MVT::i32, 14, 
/*43798*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43801*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, (intrinsic_wo_chain:v4i32 297:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43814*/         0, /*End of Scope*/
/*43815*/       /*Scope*/ 58, /*->43874*/
/*43816*/         OPC_RecordChild1, // #0 = $src1
/*43817*/         OPC_CheckChild1Type, MVT::v2i64,
/*43819*/         OPC_MoveChild, 2,
/*43821*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43824*/         OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*43827*/         OPC_MoveChild, 1,
/*43829*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43832*/         OPC_RecordChild0, // #1 = $Vm
/*43833*/         OPC_CheckChild0Type, MVT::v2i32,
/*43835*/         OPC_RecordChild1, // #2 = $lane
/*43836*/         OPC_MoveChild, 1,
/*43838*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43841*/         OPC_MoveParent,
/*43842*/         OPC_CheckType, MVT::v2i32,
/*43844*/         OPC_MoveParent,
/*43845*/         OPC_RecordChild2, // #3 = $Vn
/*43846*/         OPC_CheckChild2Type, MVT::v2i32,
/*43848*/         OPC_CheckType, MVT::v2i64,
/*43850*/         OPC_MoveParent,
/*43851*/         OPC_CheckType, MVT::v2i64,
/*43853*/         OPC_EmitConvertToTarget, 2,
/*43855*/         OPC_EmitInteger, MVT::i32, 14, 
/*43858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 294:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 297:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43874*/       /*Scope*/ 112, /*->43987*/
/*43875*/         OPC_MoveChild, 1,
/*43877*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43880*/         OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*43883*/         OPC_Scope, 50, /*->43935*/ // 2 children in Scope
/*43885*/           OPC_RecordChild1, // #0 = $Vn
/*43886*/           OPC_CheckChild1Type, MVT::v2i32,
/*43888*/           OPC_MoveChild, 2,
/*43890*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43893*/           OPC_RecordChild0, // #1 = $Vm
/*43894*/           OPC_CheckChild0Type, MVT::v2i32,
/*43896*/           OPC_RecordChild1, // #2 = $lane
/*43897*/           OPC_MoveChild, 1,
/*43899*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43902*/           OPC_MoveParent,
/*43903*/           OPC_CheckType, MVT::v2i32,
/*43905*/           OPC_MoveParent,
/*43906*/           OPC_CheckType, MVT::v2i64,
/*43908*/           OPC_MoveParent,
/*43909*/           OPC_RecordChild2, // #3 = $src1
/*43910*/           OPC_CheckChild2Type, MVT::v2i64,
/*43912*/           OPC_CheckType, MVT::v2i64,
/*43914*/           OPC_EmitConvertToTarget, 2,
/*43916*/           OPC_EmitInteger, MVT::i32, 14, 
/*43919*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43922*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 294:iPTR, (intrinsic_wo_chain:v2i64 297:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43935*/         /*Scope*/ 50, /*->43986*/
/*43936*/           OPC_MoveChild, 1,
/*43938*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43941*/           OPC_RecordChild0, // #0 = $Vm
/*43942*/           OPC_CheckChild0Type, MVT::v2i32,
/*43944*/           OPC_RecordChild1, // #1 = $lane
/*43945*/           OPC_MoveChild, 1,
/*43947*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43950*/           OPC_MoveParent,
/*43951*/           OPC_CheckType, MVT::v2i32,
/*43953*/           OPC_MoveParent,
/*43954*/           OPC_RecordChild2, // #2 = $Vn
/*43955*/           OPC_CheckChild2Type, MVT::v2i32,
/*43957*/           OPC_CheckType, MVT::v2i64,
/*43959*/           OPC_MoveParent,
/*43960*/           OPC_RecordChild2, // #3 = $src1
/*43961*/           OPC_CheckChild2Type, MVT::v2i64,
/*43963*/           OPC_CheckType, MVT::v2i64,
/*43965*/           OPC_EmitConvertToTarget, 1,
/*43967*/           OPC_EmitInteger, MVT::i32, 14, 
/*43970*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43973*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 294:iPTR, (intrinsic_wo_chain:v2i64 297:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43986*/         0, /*End of Scope*/
/*43987*/       /*Scope*/ 83, /*->44071*/
/*43988*/         OPC_RecordChild1, // #0 = $src1
/*43989*/         OPC_Scope, 39, /*->44030*/ // 2 children in Scope
/*43991*/           OPC_CheckChild1Type, MVT::v4i32,
/*43993*/           OPC_MoveChild, 2,
/*43995*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43998*/           OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*44001*/           OPC_RecordChild1, // #1 = $Vn
/*44002*/           OPC_CheckChild1Type, MVT::v4i16,
/*44004*/           OPC_RecordChild2, // #2 = $Vm
/*44005*/           OPC_CheckChild2Type, MVT::v4i16,
/*44007*/           OPC_CheckType, MVT::v4i32,
/*44009*/           OPC_MoveParent,
/*44010*/           OPC_CheckType, MVT::v4i32,
/*44012*/           OPC_EmitInteger, MVT::i32, 14, 
/*44015*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44018*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 297:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                    // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*44030*/         /*Scope*/ 39, /*->44070*/
/*44031*/           OPC_CheckChild1Type, MVT::v2i64,
/*44033*/           OPC_MoveChild, 2,
/*44035*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44038*/           OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*44041*/           OPC_RecordChild1, // #1 = $Vn
/*44042*/           OPC_CheckChild1Type, MVT::v2i32,
/*44044*/           OPC_RecordChild2, // #2 = $Vm
/*44045*/           OPC_CheckChild2Type, MVT::v2i32,
/*44047*/           OPC_CheckType, MVT::v2i64,
/*44049*/           OPC_MoveParent,
/*44050*/           OPC_CheckType, MVT::v2i64,
/*44052*/           OPC_EmitInteger, MVT::i32, 14, 
/*44055*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44058*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i64 294:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 297:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*44070*/         0, /*End of Scope*/
/*44071*/       /*Scope*/ 73, /*->44145*/
/*44072*/         OPC_MoveChild, 1,
/*44074*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44077*/         OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*44080*/         OPC_RecordChild1, // #0 = $Vn
/*44081*/         OPC_SwitchType /*2 cases */, 29, MVT::v4i32,// ->44113
/*44084*/           OPC_CheckChild1Type, MVT::v4i16,
/*44086*/           OPC_RecordChild2, // #1 = $Vm
/*44087*/           OPC_CheckChild2Type, MVT::v4i16,
/*44089*/           OPC_MoveParent,
/*44090*/           OPC_RecordChild2, // #2 = $src1
/*44091*/           OPC_CheckChild2Type, MVT::v4i32,
/*44093*/           OPC_CheckType, MVT::v4i32,
/*44095*/           OPC_EmitInteger, MVT::i32, 14, 
/*44098*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44101*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, (intrinsic_wo_chain:v4i32 297:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 16
                    // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*44113*/         /*SwitchType*/ 29, MVT::v2i64,// ->44144
/*44115*/           OPC_CheckChild1Type, MVT::v2i32,
/*44117*/           OPC_RecordChild2, // #1 = $Vm
/*44118*/           OPC_CheckChild2Type, MVT::v2i32,
/*44120*/           OPC_MoveParent,
/*44121*/           OPC_RecordChild2, // #2 = $src1
/*44122*/           OPC_CheckChild2Type, MVT::v2i64,
/*44124*/           OPC_CheckType, MVT::v2i64,
/*44126*/           OPC_EmitInteger, MVT::i32, 14, 
/*44129*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44132*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i64 294:iPTR, (intrinsic_wo_chain:v2i64 297:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 16
                    // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*44144*/         0, // EndSwitchType
/*44145*/       /*Scope*/ 83|128,1/*211*/, /*->44358*/
/*44147*/         OPC_RecordChild1, // #0 = $Vn
/*44148*/         OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->44175
/*44151*/           OPC_CheckChild1Type, MVT::v4i16,
/*44153*/           OPC_RecordChild2, // #1 = $Vm
/*44154*/           OPC_CheckChild2Type, MVT::v4i16,
/*44156*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44158*/           OPC_EmitInteger, MVT::i32, 14, 
/*44161*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44164*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 294:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*44175*/         /*SwitchType*/ 24, MVT::v2i32,// ->44201
/*44177*/           OPC_CheckChild1Type, MVT::v2i32,
/*44179*/           OPC_RecordChild2, // #1 = $Vm
/*44180*/           OPC_CheckChild2Type, MVT::v2i32,
/*44182*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44184*/           OPC_EmitInteger, MVT::i32, 14, 
/*44187*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44190*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 294:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*44201*/         /*SwitchType*/ 24, MVT::v8i16,// ->44227
/*44203*/           OPC_CheckChild1Type, MVT::v8i16,
/*44205*/           OPC_RecordChild2, // #1 = $Vm
/*44206*/           OPC_CheckChild2Type, MVT::v8i16,
/*44208*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44210*/           OPC_EmitInteger, MVT::i32, 14, 
/*44213*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44216*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 294:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*44227*/         /*SwitchType*/ 24, MVT::v4i32,// ->44253
/*44229*/           OPC_CheckChild1Type, MVT::v4i32,
/*44231*/           OPC_RecordChild2, // #1 = $Vm
/*44232*/           OPC_CheckChild2Type, MVT::v4i32,
/*44234*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44236*/           OPC_EmitInteger, MVT::i32, 14, 
/*44239*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44242*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*44253*/         /*SwitchType*/ 24, MVT::v8i8,// ->44279
/*44255*/           OPC_CheckChild1Type, MVT::v8i8,
/*44257*/           OPC_RecordChild2, // #1 = $Vm
/*44258*/           OPC_CheckChild2Type, MVT::v8i8,
/*44260*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44262*/           OPC_EmitInteger, MVT::i32, 14, 
/*44265*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44268*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i8 294:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*44279*/         /*SwitchType*/ 24, MVT::v16i8,// ->44305
/*44281*/           OPC_CheckChild1Type, MVT::v16i8,
/*44283*/           OPC_RecordChild2, // #1 = $Vm
/*44284*/           OPC_CheckChild2Type, MVT::v16i8,
/*44286*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44288*/           OPC_EmitInteger, MVT::i32, 14, 
/*44291*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44294*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v16i8 294:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*44305*/         /*SwitchType*/ 24, MVT::v1i64,// ->44331
/*44307*/           OPC_CheckChild1Type, MVT::v1i64,
/*44309*/           OPC_RecordChild2, // #1 = $Vm
/*44310*/           OPC_CheckChild2Type, MVT::v1i64,
/*44312*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44314*/           OPC_EmitInteger, MVT::i32, 14, 
/*44317*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44320*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v1i64 294:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*44331*/         /*SwitchType*/ 24, MVT::v2i64,// ->44357
/*44333*/           OPC_CheckChild1Type, MVT::v2i64,
/*44335*/           OPC_RecordChild2, // #1 = $Vm
/*44336*/           OPC_CheckChild2Type, MVT::v2i64,
/*44338*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44340*/           OPC_EmitInteger, MVT::i32, 14, 
/*44343*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44346*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 294:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*44357*/         0, // EndSwitchType
/*44358*/       0, /*End of Scope*/
/*44359*/     /*Scope*/ 122|128,3/*506*/, /*->44867*/
/*44361*/       OPC_CheckChild0Integer, 58|128,2/*314*/, 
/*44364*/       OPC_RecordChild1, // #0 = $src1
/*44365*/       OPC_Scope, 39|128,1/*167*/, /*->44535*/ // 8 children in Scope
/*44368*/         OPC_CheckChild1Type, MVT::v4i32,
/*44370*/         OPC_Scope, 8|128,1/*136*/, /*->44509*/ // 2 children in Scope
/*44373*/           OPC_MoveChild, 2,
/*44375*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44378*/           OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*44381*/           OPC_Scope, 47, /*->44430*/ // 3 children in Scope
/*44383*/             OPC_RecordChild1, // #1 = $Vn
/*44384*/             OPC_CheckChild1Type, MVT::v4i16,
/*44386*/             OPC_MoveChild, 2,
/*44388*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44391*/             OPC_RecordChild0, // #2 = $Vm
/*44392*/             OPC_CheckChild0Type, MVT::v4i16,
/*44394*/             OPC_RecordChild1, // #3 = $lane
/*44395*/             OPC_MoveChild, 1,
/*44397*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44400*/             OPC_MoveParent,
/*44401*/             OPC_CheckType, MVT::v4i16,
/*44403*/             OPC_MoveParent,
/*44404*/             OPC_CheckType, MVT::v4i32,
/*44406*/             OPC_MoveParent,
/*44407*/             OPC_CheckType, MVT::v4i32,
/*44409*/             OPC_EmitConvertToTarget, 3,
/*44411*/             OPC_EmitInteger, MVT::i32, 14, 
/*44414*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44417*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i32 314:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 297:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44430*/           /*Scope*/ 47, /*->44478*/
/*44431*/             OPC_MoveChild, 1,
/*44433*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44436*/             OPC_RecordChild0, // #1 = $Vm
/*44437*/             OPC_CheckChild0Type, MVT::v4i16,
/*44439*/             OPC_RecordChild1, // #2 = $lane
/*44440*/             OPC_MoveChild, 1,
/*44442*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44445*/             OPC_MoveParent,
/*44446*/             OPC_CheckType, MVT::v4i16,
/*44448*/             OPC_MoveParent,
/*44449*/             OPC_RecordChild2, // #3 = $Vn
/*44450*/             OPC_CheckChild2Type, MVT::v4i16,
/*44452*/             OPC_CheckType, MVT::v4i32,
/*44454*/             OPC_MoveParent,
/*44455*/             OPC_CheckType, MVT::v4i32,
/*44457*/             OPC_EmitConvertToTarget, 2,
/*44459*/             OPC_EmitInteger, MVT::i32, 14, 
/*44462*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44465*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i32 314:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 297:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44478*/           /*Scope*/ 29, /*->44508*/
/*44479*/             OPC_RecordChild1, // #1 = $Vn
/*44480*/             OPC_CheckChild1Type, MVT::v4i16,
/*44482*/             OPC_RecordChild2, // #2 = $Vm
/*44483*/             OPC_CheckChild2Type, MVT::v4i16,
/*44485*/             OPC_CheckType, MVT::v4i32,
/*44487*/             OPC_MoveParent,
/*44488*/             OPC_CheckType, MVT::v4i32,
/*44490*/             OPC_EmitInteger, MVT::i32, 14, 
/*44493*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44496*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 314:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 297:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*44508*/           0, /*End of Scope*/
/*44509*/         /*Scope*/ 24, /*->44534*/
/*44510*/           OPC_RecordChild2, // #1 = $Vm
/*44511*/           OPC_CheckChild2Type, MVT::v4i32,
/*44513*/           OPC_CheckType, MVT::v4i32,
/*44515*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44517*/           OPC_EmitInteger, MVT::i32, 14, 
/*44520*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44523*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 314:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*44534*/         0, /*End of Scope*/
/*44535*/       /*Scope*/ 39|128,1/*167*/, /*->44704*/
/*44537*/         OPC_CheckChild1Type, MVT::v2i64,
/*44539*/         OPC_Scope, 8|128,1/*136*/, /*->44678*/ // 2 children in Scope
/*44542*/           OPC_MoveChild, 2,
/*44544*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44547*/           OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*44550*/           OPC_Scope, 47, /*->44599*/ // 3 children in Scope
/*44552*/             OPC_RecordChild1, // #1 = $Vn
/*44553*/             OPC_CheckChild1Type, MVT::v2i32,
/*44555*/             OPC_MoveChild, 2,
/*44557*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44560*/             OPC_RecordChild0, // #2 = $Vm
/*44561*/             OPC_CheckChild0Type, MVT::v2i32,
/*44563*/             OPC_RecordChild1, // #3 = $lane
/*44564*/             OPC_MoveChild, 1,
/*44566*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44569*/             OPC_MoveParent,
/*44570*/             OPC_CheckType, MVT::v2i32,
/*44572*/             OPC_MoveParent,
/*44573*/             OPC_CheckType, MVT::v2i64,
/*44575*/             OPC_MoveParent,
/*44576*/             OPC_CheckType, MVT::v2i64,
/*44578*/             OPC_EmitConvertToTarget, 3,
/*44580*/             OPC_EmitInteger, MVT::i32, 14, 
/*44583*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44586*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 314:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 297:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44599*/           /*Scope*/ 47, /*->44647*/
/*44600*/             OPC_MoveChild, 1,
/*44602*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44605*/             OPC_RecordChild0, // #1 = $Vm
/*44606*/             OPC_CheckChild0Type, MVT::v2i32,
/*44608*/             OPC_RecordChild1, // #2 = $lane
/*44609*/             OPC_MoveChild, 1,
/*44611*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44614*/             OPC_MoveParent,
/*44615*/             OPC_CheckType, MVT::v2i32,
/*44617*/             OPC_MoveParent,
/*44618*/             OPC_RecordChild2, // #3 = $Vn
/*44619*/             OPC_CheckChild2Type, MVT::v2i32,
/*44621*/             OPC_CheckType, MVT::v2i64,
/*44623*/             OPC_MoveParent,
/*44624*/             OPC_CheckType, MVT::v2i64,
/*44626*/             OPC_EmitConvertToTarget, 2,
/*44628*/             OPC_EmitInteger, MVT::i32, 14, 
/*44631*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44634*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 314:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 297:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44647*/           /*Scope*/ 29, /*->44677*/
/*44648*/             OPC_RecordChild1, // #1 = $Vn
/*44649*/             OPC_CheckChild1Type, MVT::v2i32,
/*44651*/             OPC_RecordChild2, // #2 = $Vm
/*44652*/             OPC_CheckChild2Type, MVT::v2i32,
/*44654*/             OPC_CheckType, MVT::v2i64,
/*44656*/             OPC_MoveParent,
/*44657*/             OPC_CheckType, MVT::v2i64,
/*44659*/             OPC_EmitInteger, MVT::i32, 14, 
/*44662*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44665*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 314:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 297:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*44677*/           0, /*End of Scope*/
/*44678*/         /*Scope*/ 24, /*->44703*/
/*44679*/           OPC_RecordChild2, // #1 = $Vm
/*44680*/           OPC_CheckChild2Type, MVT::v2i64,
/*44682*/           OPC_CheckType, MVT::v2i64,
/*44684*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44686*/           OPC_EmitInteger, MVT::i32, 14, 
/*44689*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44692*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 314:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*44703*/         0, /*End of Scope*/
/*44704*/       /*Scope*/ 26, /*->44731*/
/*44705*/         OPC_CheckChild1Type, MVT::v4i16,
/*44707*/         OPC_RecordChild2, // #1 = $Vm
/*44708*/         OPC_CheckChild2Type, MVT::v4i16,
/*44710*/         OPC_CheckType, MVT::v4i16,
/*44712*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44714*/         OPC_EmitInteger, MVT::i32, 14, 
/*44717*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44720*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 314:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*44731*/       /*Scope*/ 26, /*->44758*/
/*44732*/         OPC_CheckChild1Type, MVT::v2i32,
/*44734*/         OPC_RecordChild2, // #1 = $Vm
/*44735*/         OPC_CheckChild2Type, MVT::v2i32,
/*44737*/         OPC_CheckType, MVT::v2i32,
/*44739*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44741*/         OPC_EmitInteger, MVT::i32, 14, 
/*44744*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44747*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 314:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*44758*/       /*Scope*/ 26, /*->44785*/
/*44759*/         OPC_CheckChild1Type, MVT::v8i16,
/*44761*/         OPC_RecordChild2, // #1 = $Vm
/*44762*/         OPC_CheckChild2Type, MVT::v8i16,
/*44764*/         OPC_CheckType, MVT::v8i16,
/*44766*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44768*/         OPC_EmitInteger, MVT::i32, 14, 
/*44771*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44774*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 314:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*44785*/       /*Scope*/ 26, /*->44812*/
/*44786*/         OPC_CheckChild1Type, MVT::v8i8,
/*44788*/         OPC_RecordChild2, // #1 = $Vm
/*44789*/         OPC_CheckChild2Type, MVT::v8i8,
/*44791*/         OPC_CheckType, MVT::v8i8,
/*44793*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44795*/         OPC_EmitInteger, MVT::i32, 14, 
/*44798*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44801*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 314:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*44812*/       /*Scope*/ 26, /*->44839*/
/*44813*/         OPC_CheckChild1Type, MVT::v16i8,
/*44815*/         OPC_RecordChild2, // #1 = $Vm
/*44816*/         OPC_CheckChild2Type, MVT::v16i8,
/*44818*/         OPC_CheckType, MVT::v16i8,
/*44820*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44822*/         OPC_EmitInteger, MVT::i32, 14, 
/*44825*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44828*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 314:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*44839*/       /*Scope*/ 26, /*->44866*/
/*44840*/         OPC_CheckChild1Type, MVT::v1i64,
/*44842*/         OPC_RecordChild2, // #1 = $Vm
/*44843*/         OPC_CheckChild2Type, MVT::v1i64,
/*44845*/         OPC_CheckType, MVT::v1i64,
/*44847*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44849*/         OPC_EmitInteger, MVT::i32, 14, 
/*44852*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44855*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 314:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*44866*/       0, /*End of Scope*/
/*44867*/     /*Scope*/ 55|128,5/*695*/, /*->45564*/
/*44869*/       OPC_CheckChild0Integer, 40|128,2/*296*/, 
/*44872*/       OPC_Scope, 55|128,1/*183*/, /*->45058*/ // 5 children in Scope
/*44875*/         OPC_RecordChild1, // #0 = $Vn
/*44876*/         OPC_Scope, 44, /*->44922*/ // 4 children in Scope
/*44878*/           OPC_CheckChild1Type, MVT::v4i16,
/*44880*/           OPC_MoveChild, 2,
/*44882*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44885*/           OPC_RecordChild0, // #1 = $Vm
/*44886*/           OPC_CheckChild0Type, MVT::v4i16,
/*44888*/           OPC_RecordChild1, // #2 = $lane
/*44889*/           OPC_MoveChild, 1,
/*44891*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44894*/           OPC_MoveParent,
/*44895*/           OPC_CheckType, MVT::v4i16,
/*44897*/           OPC_MoveParent,
/*44898*/           OPC_CheckType, MVT::v4i16,
/*44900*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44902*/           OPC_EmitConvertToTarget, 2,
/*44904*/           OPC_EmitInteger, MVT::i32, 14, 
/*44907*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44910*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 296:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44922*/         /*Scope*/ 44, /*->44967*/
/*44923*/           OPC_CheckChild1Type, MVT::v2i32,
/*44925*/           OPC_MoveChild, 2,
/*44927*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44930*/           OPC_RecordChild0, // #1 = $Vm
/*44931*/           OPC_CheckChild0Type, MVT::v2i32,
/*44933*/           OPC_RecordChild1, // #2 = $lane
/*44934*/           OPC_MoveChild, 1,
/*44936*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44939*/           OPC_MoveParent,
/*44940*/           OPC_CheckType, MVT::v2i32,
/*44942*/           OPC_MoveParent,
/*44943*/           OPC_CheckType, MVT::v2i32,
/*44945*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44947*/           OPC_EmitConvertToTarget, 2,
/*44949*/           OPC_EmitInteger, MVT::i32, 14, 
/*44952*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44955*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 296:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44967*/         /*Scope*/ 44, /*->45012*/
/*44968*/           OPC_CheckChild1Type, MVT::v8i16,
/*44970*/           OPC_MoveChild, 2,
/*44972*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44975*/           OPC_RecordChild0, // #1 = $Vm
/*44976*/           OPC_CheckChild0Type, MVT::v4i16,
/*44978*/           OPC_RecordChild1, // #2 = $lane
/*44979*/           OPC_MoveChild, 1,
/*44981*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44984*/           OPC_MoveParent,
/*44985*/           OPC_CheckType, MVT::v8i16,
/*44987*/           OPC_MoveParent,
/*44988*/           OPC_CheckType, MVT::v8i16,
/*44990*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44992*/           OPC_EmitConvertToTarget, 2,
/*44994*/           OPC_EmitInteger, MVT::i32, 14, 
/*44997*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45000*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 296:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45012*/         /*Scope*/ 44, /*->45057*/
/*45013*/           OPC_CheckChild1Type, MVT::v4i32,
/*45015*/           OPC_MoveChild, 2,
/*45017*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45020*/           OPC_RecordChild0, // #1 = $Vm
/*45021*/           OPC_CheckChild0Type, MVT::v2i32,
/*45023*/           OPC_RecordChild1, // #2 = $lane
/*45024*/           OPC_MoveChild, 1,
/*45026*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45029*/           OPC_MoveParent,
/*45030*/           OPC_CheckType, MVT::v4i32,
/*45032*/           OPC_MoveParent,
/*45033*/           OPC_CheckType, MVT::v4i32,
/*45035*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45037*/           OPC_EmitConvertToTarget, 2,
/*45039*/           OPC_EmitInteger, MVT::i32, 14, 
/*45042*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45045*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 296:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45057*/         0, /*End of Scope*/
/*45058*/       /*Scope*/ 24|128,1/*152*/, /*->45212*/
/*45060*/         OPC_MoveChild, 1,
/*45062*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45065*/         OPC_RecordChild0, // #0 = $Vm
/*45066*/         OPC_Scope, 71, /*->45139*/ // 2 children in Scope
/*45068*/           OPC_CheckChild0Type, MVT::v4i16,
/*45070*/           OPC_RecordChild1, // #1 = $lane
/*45071*/           OPC_MoveChild, 1,
/*45073*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45076*/           OPC_MoveParent,
/*45077*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i16,// ->45108
/*45080*/             OPC_MoveParent,
/*45081*/             OPC_RecordChild2, // #2 = $Vn
/*45082*/             OPC_CheckChild2Type, MVT::v4i16,
/*45084*/             OPC_CheckType, MVT::v4i16,
/*45086*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45088*/             OPC_EmitConvertToTarget, 1,
/*45090*/             OPC_EmitInteger, MVT::i32, 14, 
/*45093*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45096*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 296:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45108*/           /*SwitchType*/ 28, MVT::v8i16,// ->45138
/*45110*/             OPC_MoveParent,
/*45111*/             OPC_RecordChild2, // #2 = $Vn
/*45112*/             OPC_CheckChild2Type, MVT::v8i16,
/*45114*/             OPC_CheckType, MVT::v8i16,
/*45116*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45118*/             OPC_EmitConvertToTarget, 1,
/*45120*/             OPC_EmitInteger, MVT::i32, 14, 
/*45123*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45126*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 296:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45138*/           0, // EndSwitchType
/*45139*/         /*Scope*/ 71, /*->45211*/
/*45140*/           OPC_CheckChild0Type, MVT::v2i32,
/*45142*/           OPC_RecordChild1, // #1 = $lane
/*45143*/           OPC_MoveChild, 1,
/*45145*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45148*/           OPC_MoveParent,
/*45149*/           OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->45180
/*45152*/             OPC_MoveParent,
/*45153*/             OPC_RecordChild2, // #2 = $Vn
/*45154*/             OPC_CheckChild2Type, MVT::v2i32,
/*45156*/             OPC_CheckType, MVT::v2i32,
/*45158*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45160*/             OPC_EmitConvertToTarget, 1,
/*45162*/             OPC_EmitInteger, MVT::i32, 14, 
/*45165*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45168*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 296:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45180*/           /*SwitchType*/ 28, MVT::v4i32,// ->45210
/*45182*/             OPC_MoveParent,
/*45183*/             OPC_RecordChild2, // #2 = $Vn
/*45184*/             OPC_CheckChild2Type, MVT::v4i32,
/*45186*/             OPC_CheckType, MVT::v4i32,
/*45188*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45190*/             OPC_EmitConvertToTarget, 1,
/*45192*/             OPC_EmitInteger, MVT::i32, 14, 
/*45195*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45198*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 296:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45210*/           0, // EndSwitchType
/*45211*/         0, /*End of Scope*/
/*45212*/       /*Scope*/ 123, /*->45336*/
/*45213*/         OPC_RecordChild1, // #0 = $src1
/*45214*/         OPC_Scope, 59, /*->45275*/ // 2 children in Scope
/*45216*/           OPC_CheckChild1Type, MVT::v8i16,
/*45218*/           OPC_MoveChild, 2,
/*45220*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45223*/           OPC_RecordChild0, // #1 = $src2
/*45224*/           OPC_CheckChild0Type, MVT::v8i16,
/*45226*/           OPC_RecordChild1, // #2 = $lane
/*45227*/           OPC_MoveChild, 1,
/*45229*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45232*/           OPC_MoveParent,
/*45233*/           OPC_CheckType, MVT::v8i16,
/*45235*/           OPC_MoveParent,
/*45236*/           OPC_CheckType, MVT::v8i16,
/*45238*/           OPC_EmitConvertToTarget, 2,
/*45240*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*45243*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*45252*/           OPC_EmitConvertToTarget, 2,
/*45254*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*45257*/           OPC_EmitInteger, MVT::i32, 14, 
/*45260*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45263*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 296:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*45275*/         /*Scope*/ 59, /*->45335*/
/*45276*/           OPC_CheckChild1Type, MVT::v4i32,
/*45278*/           OPC_MoveChild, 2,
/*45280*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45283*/           OPC_RecordChild0, // #1 = $src2
/*45284*/           OPC_CheckChild0Type, MVT::v4i32,
/*45286*/           OPC_RecordChild1, // #2 = $lane
/*45287*/           OPC_MoveChild, 1,
/*45289*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45292*/           OPC_MoveParent,
/*45293*/           OPC_CheckType, MVT::v4i32,
/*45295*/           OPC_MoveParent,
/*45296*/           OPC_CheckType, MVT::v4i32,
/*45298*/           OPC_EmitConvertToTarget, 2,
/*45300*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*45303*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*45312*/           OPC_EmitConvertToTarget, 2,
/*45314*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*45317*/           OPC_EmitInteger, MVT::i32, 14, 
/*45320*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45323*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 296:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45335*/         0, /*End of Scope*/
/*45336*/       /*Scope*/ 118, /*->45455*/
/*45337*/         OPC_MoveChild, 1,
/*45339*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45342*/         OPC_RecordChild0, // #0 = $src2
/*45343*/         OPC_Scope, 54, /*->45399*/ // 2 children in Scope
/*45345*/           OPC_CheckChild0Type, MVT::v8i16,
/*45347*/           OPC_RecordChild1, // #1 = $lane
/*45348*/           OPC_MoveChild, 1,
/*45350*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45353*/           OPC_MoveParent,
/*45354*/           OPC_CheckType, MVT::v8i16,
/*45356*/           OPC_MoveParent,
/*45357*/           OPC_RecordChild2, // #2 = $src1
/*45358*/           OPC_CheckChild2Type, MVT::v8i16,
/*45360*/           OPC_CheckType, MVT::v8i16,
/*45362*/           OPC_EmitConvertToTarget, 1,
/*45364*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*45367*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*45376*/           OPC_EmitConvertToTarget, 1,
/*45378*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*45381*/           OPC_EmitInteger, MVT::i32, 14, 
/*45384*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45387*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 296:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*45399*/         /*Scope*/ 54, /*->45454*/
/*45400*/           OPC_CheckChild0Type, MVT::v4i32,
/*45402*/           OPC_RecordChild1, // #1 = $lane
/*45403*/           OPC_MoveChild, 1,
/*45405*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45408*/           OPC_MoveParent,
/*45409*/           OPC_CheckType, MVT::v4i32,
/*45411*/           OPC_MoveParent,
/*45412*/           OPC_RecordChild2, // #2 = $src1
/*45413*/           OPC_CheckChild2Type, MVT::v4i32,
/*45415*/           OPC_CheckType, MVT::v4i32,
/*45417*/           OPC_EmitConvertToTarget, 1,
/*45419*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*45422*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*45431*/           OPC_EmitConvertToTarget, 1,
/*45433*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*45436*/           OPC_EmitInteger, MVT::i32, 14, 
/*45439*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45442*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 296:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45454*/         0, /*End of Scope*/
/*45455*/       /*Scope*/ 107, /*->45563*/
/*45456*/         OPC_RecordChild1, // #0 = $Vn
/*45457*/         OPC_SwitchType /*4 cases */, 24, MVT::v4i16,// ->45484
/*45460*/           OPC_CheckChild1Type, MVT::v4i16,
/*45462*/           OPC_RecordChild2, // #1 = $Vm
/*45463*/           OPC_CheckChild2Type, MVT::v4i16,
/*45465*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45467*/           OPC_EmitInteger, MVT::i32, 14, 
/*45470*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45473*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 296:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45484*/         /*SwitchType*/ 24, MVT::v2i32,// ->45510
/*45486*/           OPC_CheckChild1Type, MVT::v2i32,
/*45488*/           OPC_RecordChild2, // #1 = $Vm
/*45489*/           OPC_CheckChild2Type, MVT::v2i32,
/*45491*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45493*/           OPC_EmitInteger, MVT::i32, 14, 
/*45496*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45499*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 296:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45510*/         /*SwitchType*/ 24, MVT::v8i16,// ->45536
/*45512*/           OPC_CheckChild1Type, MVT::v8i16,
/*45514*/           OPC_RecordChild2, // #1 = $Vm
/*45515*/           OPC_CheckChild2Type, MVT::v8i16,
/*45517*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45519*/           OPC_EmitInteger, MVT::i32, 14, 
/*45522*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45525*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 296:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45536*/         /*SwitchType*/ 24, MVT::v4i32,// ->45562
/*45538*/           OPC_CheckChild1Type, MVT::v4i32,
/*45540*/           OPC_RecordChild2, // #1 = $Vm
/*45541*/           OPC_CheckChild2Type, MVT::v4i32,
/*45543*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45545*/           OPC_EmitInteger, MVT::i32, 14, 
/*45548*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45551*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 296:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45562*/         0, // EndSwitchType
/*45563*/       0, /*End of Scope*/
/*45564*/     /*Scope*/ 55|128,5/*695*/, /*->46261*/
/*45566*/       OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*45569*/       OPC_Scope, 55|128,1/*183*/, /*->45755*/ // 5 children in Scope
/*45572*/         OPC_RecordChild1, // #0 = $Vn
/*45573*/         OPC_Scope, 44, /*->45619*/ // 4 children in Scope
/*45575*/           OPC_CheckChild1Type, MVT::v4i16,
/*45577*/           OPC_MoveChild, 2,
/*45579*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45582*/           OPC_RecordChild0, // #1 = $Vm
/*45583*/           OPC_CheckChild0Type, MVT::v4i16,
/*45585*/           OPC_RecordChild1, // #2 = $lane
/*45586*/           OPC_MoveChild, 1,
/*45588*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45591*/           OPC_MoveParent,
/*45592*/           OPC_CheckType, MVT::v4i16,
/*45594*/           OPC_MoveParent,
/*45595*/           OPC_CheckType, MVT::v4i16,
/*45597*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45599*/           OPC_EmitConvertToTarget, 2,
/*45601*/           OPC_EmitInteger, MVT::i32, 14, 
/*45604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45607*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 302:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45619*/         /*Scope*/ 44, /*->45664*/
/*45620*/           OPC_CheckChild1Type, MVT::v2i32,
/*45622*/           OPC_MoveChild, 2,
/*45624*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45627*/           OPC_RecordChild0, // #1 = $Vm
/*45628*/           OPC_CheckChild0Type, MVT::v2i32,
/*45630*/           OPC_RecordChild1, // #2 = $lane
/*45631*/           OPC_MoveChild, 1,
/*45633*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45636*/           OPC_MoveParent,
/*45637*/           OPC_CheckType, MVT::v2i32,
/*45639*/           OPC_MoveParent,
/*45640*/           OPC_CheckType, MVT::v2i32,
/*45642*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45644*/           OPC_EmitConvertToTarget, 2,
/*45646*/           OPC_EmitInteger, MVT::i32, 14, 
/*45649*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45652*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 302:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45664*/         /*Scope*/ 44, /*->45709*/
/*45665*/           OPC_CheckChild1Type, MVT::v8i16,
/*45667*/           OPC_MoveChild, 2,
/*45669*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45672*/           OPC_RecordChild0, // #1 = $Vm
/*45673*/           OPC_CheckChild0Type, MVT::v4i16,
/*45675*/           OPC_RecordChild1, // #2 = $lane
/*45676*/           OPC_MoveChild, 1,
/*45678*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45681*/           OPC_MoveParent,
/*45682*/           OPC_CheckType, MVT::v8i16,
/*45684*/           OPC_MoveParent,
/*45685*/           OPC_CheckType, MVT::v8i16,
/*45687*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45689*/           OPC_EmitConvertToTarget, 2,
/*45691*/           OPC_EmitInteger, MVT::i32, 14, 
/*45694*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45697*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 302:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45709*/         /*Scope*/ 44, /*->45754*/
/*45710*/           OPC_CheckChild1Type, MVT::v4i32,
/*45712*/           OPC_MoveChild, 2,
/*45714*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45717*/           OPC_RecordChild0, // #1 = $Vm
/*45718*/           OPC_CheckChild0Type, MVT::v2i32,
/*45720*/           OPC_RecordChild1, // #2 = $lane
/*45721*/           OPC_MoveChild, 1,
/*45723*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45726*/           OPC_MoveParent,
/*45727*/           OPC_CheckType, MVT::v4i32,
/*45729*/           OPC_MoveParent,
/*45730*/           OPC_CheckType, MVT::v4i32,
/*45732*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45734*/           OPC_EmitConvertToTarget, 2,
/*45736*/           OPC_EmitInteger, MVT::i32, 14, 
/*45739*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45742*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 302:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45754*/         0, /*End of Scope*/
/*45755*/       /*Scope*/ 24|128,1/*152*/, /*->45909*/
/*45757*/         OPC_MoveChild, 1,
/*45759*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45762*/         OPC_RecordChild0, // #0 = $Vm
/*45763*/         OPC_Scope, 71, /*->45836*/ // 2 children in Scope
/*45765*/           OPC_CheckChild0Type, MVT::v4i16,
/*45767*/           OPC_RecordChild1, // #1 = $lane
/*45768*/           OPC_MoveChild, 1,
/*45770*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45773*/           OPC_MoveParent,
/*45774*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i16,// ->45805
/*45777*/             OPC_MoveParent,
/*45778*/             OPC_RecordChild2, // #2 = $Vn
/*45779*/             OPC_CheckChild2Type, MVT::v4i16,
/*45781*/             OPC_CheckType, MVT::v4i16,
/*45783*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45785*/             OPC_EmitConvertToTarget, 1,
/*45787*/             OPC_EmitInteger, MVT::i32, 14, 
/*45790*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45793*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 302:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45805*/           /*SwitchType*/ 28, MVT::v8i16,// ->45835
/*45807*/             OPC_MoveParent,
/*45808*/             OPC_RecordChild2, // #2 = $Vn
/*45809*/             OPC_CheckChild2Type, MVT::v8i16,
/*45811*/             OPC_CheckType, MVT::v8i16,
/*45813*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45815*/             OPC_EmitConvertToTarget, 1,
/*45817*/             OPC_EmitInteger, MVT::i32, 14, 
/*45820*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45823*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 302:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45835*/           0, // EndSwitchType
/*45836*/         /*Scope*/ 71, /*->45908*/
/*45837*/           OPC_CheckChild0Type, MVT::v2i32,
/*45839*/           OPC_RecordChild1, // #1 = $lane
/*45840*/           OPC_MoveChild, 1,
/*45842*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45845*/           OPC_MoveParent,
/*45846*/           OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->45877
/*45849*/             OPC_MoveParent,
/*45850*/             OPC_RecordChild2, // #2 = $Vn
/*45851*/             OPC_CheckChild2Type, MVT::v2i32,
/*45853*/             OPC_CheckType, MVT::v2i32,
/*45855*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45857*/             OPC_EmitConvertToTarget, 1,
/*45859*/             OPC_EmitInteger, MVT::i32, 14, 
/*45862*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45865*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 302:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45877*/           /*SwitchType*/ 28, MVT::v4i32,// ->45907
/*45879*/             OPC_MoveParent,
/*45880*/             OPC_RecordChild2, // #2 = $Vn
/*45881*/             OPC_CheckChild2Type, MVT::v4i32,
/*45883*/             OPC_CheckType, MVT::v4i32,
/*45885*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45887*/             OPC_EmitConvertToTarget, 1,
/*45889*/             OPC_EmitInteger, MVT::i32, 14, 
/*45892*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45895*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 302:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45907*/           0, // EndSwitchType
/*45908*/         0, /*End of Scope*/
/*45909*/       /*Scope*/ 123, /*->46033*/
/*45910*/         OPC_RecordChild1, // #0 = $src1
/*45911*/         OPC_Scope, 59, /*->45972*/ // 2 children in Scope
/*45913*/           OPC_CheckChild1Type, MVT::v8i16,
/*45915*/           OPC_MoveChild, 2,
/*45917*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45920*/           OPC_RecordChild0, // #1 = $src2
/*45921*/           OPC_CheckChild0Type, MVT::v8i16,
/*45923*/           OPC_RecordChild1, // #2 = $lane
/*45924*/           OPC_MoveChild, 1,
/*45926*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45929*/           OPC_MoveParent,
/*45930*/           OPC_CheckType, MVT::v8i16,
/*45932*/           OPC_MoveParent,
/*45933*/           OPC_CheckType, MVT::v8i16,
/*45935*/           OPC_EmitConvertToTarget, 2,
/*45937*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*45940*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*45949*/           OPC_EmitConvertToTarget, 2,
/*45951*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*45954*/           OPC_EmitInteger, MVT::i32, 14, 
/*45957*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45960*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 302:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*45972*/         /*Scope*/ 59, /*->46032*/
/*45973*/           OPC_CheckChild1Type, MVT::v4i32,
/*45975*/           OPC_MoveChild, 2,
/*45977*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45980*/           OPC_RecordChild0, // #1 = $src2
/*45981*/           OPC_CheckChild0Type, MVT::v4i32,
/*45983*/           OPC_RecordChild1, // #2 = $lane
/*45984*/           OPC_MoveChild, 1,
/*45986*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45989*/           OPC_MoveParent,
/*45990*/           OPC_CheckType, MVT::v4i32,
/*45992*/           OPC_MoveParent,
/*45993*/           OPC_CheckType, MVT::v4i32,
/*45995*/           OPC_EmitConvertToTarget, 2,
/*45997*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*46000*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*46009*/           OPC_EmitConvertToTarget, 2,
/*46011*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*46014*/           OPC_EmitInteger, MVT::i32, 14, 
/*46017*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46020*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 302:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46032*/         0, /*End of Scope*/
/*46033*/       /*Scope*/ 118, /*->46152*/
/*46034*/         OPC_MoveChild, 1,
/*46036*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46039*/         OPC_RecordChild0, // #0 = $src2
/*46040*/         OPC_Scope, 54, /*->46096*/ // 2 children in Scope
/*46042*/           OPC_CheckChild0Type, MVT::v8i16,
/*46044*/           OPC_RecordChild1, // #1 = $lane
/*46045*/           OPC_MoveChild, 1,
/*46047*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46050*/           OPC_MoveParent,
/*46051*/           OPC_CheckType, MVT::v8i16,
/*46053*/           OPC_MoveParent,
/*46054*/           OPC_RecordChild2, // #2 = $src1
/*46055*/           OPC_CheckChild2Type, MVT::v8i16,
/*46057*/           OPC_CheckType, MVT::v8i16,
/*46059*/           OPC_EmitConvertToTarget, 1,
/*46061*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*46064*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*46073*/           OPC_EmitConvertToTarget, 1,
/*46075*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*46078*/           OPC_EmitInteger, MVT::i32, 14, 
/*46081*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46084*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 302:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46096*/         /*Scope*/ 54, /*->46151*/
/*46097*/           OPC_CheckChild0Type, MVT::v4i32,
/*46099*/           OPC_RecordChild1, // #1 = $lane
/*46100*/           OPC_MoveChild, 1,
/*46102*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46105*/           OPC_MoveParent,
/*46106*/           OPC_CheckType, MVT::v4i32,
/*46108*/           OPC_MoveParent,
/*46109*/           OPC_RecordChild2, // #2 = $src1
/*46110*/           OPC_CheckChild2Type, MVT::v4i32,
/*46112*/           OPC_CheckType, MVT::v4i32,
/*46114*/           OPC_EmitConvertToTarget, 1,
/*46116*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*46119*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*46128*/           OPC_EmitConvertToTarget, 1,
/*46130*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*46133*/           OPC_EmitInteger, MVT::i32, 14, 
/*46136*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46139*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 302:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46151*/         0, /*End of Scope*/
/*46152*/       /*Scope*/ 107, /*->46260*/
/*46153*/         OPC_RecordChild1, // #0 = $Vn
/*46154*/         OPC_SwitchType /*4 cases */, 24, MVT::v4i16,// ->46181
/*46157*/           OPC_CheckChild1Type, MVT::v4i16,
/*46159*/           OPC_RecordChild2, // #1 = $Vm
/*46160*/           OPC_CheckChild2Type, MVT::v4i16,
/*46162*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46164*/           OPC_EmitInteger, MVT::i32, 14, 
/*46167*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46170*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 302:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46181*/         /*SwitchType*/ 24, MVT::v2i32,// ->46207
/*46183*/           OPC_CheckChild1Type, MVT::v2i32,
/*46185*/           OPC_RecordChild2, // #1 = $Vm
/*46186*/           OPC_CheckChild2Type, MVT::v2i32,
/*46188*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46190*/           OPC_EmitInteger, MVT::i32, 14, 
/*46193*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46196*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 302:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46207*/         /*SwitchType*/ 24, MVT::v8i16,// ->46233
/*46209*/           OPC_CheckChild1Type, MVT::v8i16,
/*46211*/           OPC_RecordChild2, // #1 = $Vm
/*46212*/           OPC_CheckChild2Type, MVT::v8i16,
/*46214*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46216*/           OPC_EmitInteger, MVT::i32, 14, 
/*46219*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46222*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 302:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46233*/         /*SwitchType*/ 24, MVT::v4i32,// ->46259
/*46235*/           OPC_CheckChild1Type, MVT::v4i32,
/*46237*/           OPC_RecordChild2, // #1 = $Vm
/*46238*/           OPC_CheckChild2Type, MVT::v4i32,
/*46240*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46242*/           OPC_EmitInteger, MVT::i32, 14, 
/*46245*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46248*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 302:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46259*/         0, // EndSwitchType
/*46260*/       0, /*End of Scope*/
/*46261*/     /*Scope*/ 116|128,1/*244*/, /*->46507*/
/*46263*/       OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*46266*/       OPC_Scope, 93, /*->46361*/ // 3 children in Scope
/*46268*/         OPC_RecordChild1, // #0 = $Vn
/*46269*/         OPC_Scope, 44, /*->46315*/ // 2 children in Scope
/*46271*/           OPC_CheckChild1Type, MVT::v4i16,
/*46273*/           OPC_MoveChild, 2,
/*46275*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46278*/           OPC_RecordChild0, // #1 = $Vm
/*46279*/           OPC_CheckChild0Type, MVT::v4i16,
/*46281*/           OPC_RecordChild1, // #2 = $lane
/*46282*/           OPC_MoveChild, 1,
/*46284*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46287*/           OPC_MoveParent,
/*46288*/           OPC_CheckType, MVT::v4i16,
/*46290*/           OPC_MoveParent,
/*46291*/           OPC_CheckType, MVT::v4i32,
/*46293*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46295*/           OPC_EmitConvertToTarget, 2,
/*46297*/           OPC_EmitInteger, MVT::i32, 14, 
/*46300*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46303*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 297:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46315*/         /*Scope*/ 44, /*->46360*/
/*46316*/           OPC_CheckChild1Type, MVT::v2i32,
/*46318*/           OPC_MoveChild, 2,
/*46320*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46323*/           OPC_RecordChild0, // #1 = $Vm
/*46324*/           OPC_CheckChild0Type, MVT::v2i32,
/*46326*/           OPC_RecordChild1, // #2 = $lane
/*46327*/           OPC_MoveChild, 1,
/*46329*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46332*/           OPC_MoveParent,
/*46333*/           OPC_CheckType, MVT::v2i32,
/*46335*/           OPC_MoveParent,
/*46336*/           OPC_CheckType, MVT::v2i64,
/*46338*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46340*/           OPC_EmitConvertToTarget, 2,
/*46342*/           OPC_EmitInteger, MVT::i32, 14, 
/*46345*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46348*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 297:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46360*/         0, /*End of Scope*/
/*46361*/       /*Scope*/ 88, /*->46450*/
/*46362*/         OPC_MoveChild, 1,
/*46364*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46367*/         OPC_RecordChild0, // #0 = $Vm
/*46368*/         OPC_Scope, 39, /*->46409*/ // 2 children in Scope
/*46370*/           OPC_CheckChild0Type, MVT::v4i16,
/*46372*/           OPC_RecordChild1, // #1 = $lane
/*46373*/           OPC_MoveChild, 1,
/*46375*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46378*/           OPC_MoveParent,
/*46379*/           OPC_CheckType, MVT::v4i16,
/*46381*/           OPC_MoveParent,
/*46382*/           OPC_RecordChild2, // #2 = $Vn
/*46383*/           OPC_CheckChild2Type, MVT::v4i16,
/*46385*/           OPC_CheckType, MVT::v4i32,
/*46387*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46389*/           OPC_EmitConvertToTarget, 1,
/*46391*/           OPC_EmitInteger, MVT::i32, 14, 
/*46394*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46397*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 297:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46409*/         /*Scope*/ 39, /*->46449*/
/*46410*/           OPC_CheckChild0Type, MVT::v2i32,
/*46412*/           OPC_RecordChild1, // #1 = $lane
/*46413*/           OPC_MoveChild, 1,
/*46415*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46418*/           OPC_MoveParent,
/*46419*/           OPC_CheckType, MVT::v2i32,
/*46421*/           OPC_MoveParent,
/*46422*/           OPC_RecordChild2, // #2 = $Vn
/*46423*/           OPC_CheckChild2Type, MVT::v2i32,
/*46425*/           OPC_CheckType, MVT::v2i64,
/*46427*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46429*/           OPC_EmitConvertToTarget, 1,
/*46431*/           OPC_EmitInteger, MVT::i32, 14, 
/*46434*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46437*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 297:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46449*/         0, /*End of Scope*/
/*46450*/       /*Scope*/ 55, /*->46506*/
/*46451*/         OPC_RecordChild1, // #0 = $Vn
/*46452*/         OPC_SwitchType /*2 cases */, 24, MVT::v4i32,// ->46479
/*46455*/           OPC_CheckChild1Type, MVT::v4i16,
/*46457*/           OPC_RecordChild2, // #1 = $Vm
/*46458*/           OPC_CheckChild2Type, MVT::v4i16,
/*46460*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46462*/           OPC_EmitInteger, MVT::i32, 14, 
/*46465*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46468*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 297:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46479*/         /*SwitchType*/ 24, MVT::v2i64,// ->46505
/*46481*/           OPC_CheckChild1Type, MVT::v2i32,
/*46483*/           OPC_RecordChild2, // #1 = $Vm
/*46484*/           OPC_CheckChild2Type, MVT::v2i32,
/*46486*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46488*/           OPC_EmitInteger, MVT::i32, 14, 
/*46491*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46494*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 297:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46505*/         0, // EndSwitchType
/*46506*/       0, /*End of Scope*/
/*46507*/     /*Scope*/ 72, /*->46580*/
/*46508*/       OPC_CheckChild0Integer, 123|128,1/*251*/, 
/*46511*/       OPC_RecordChild1, // #0 = $Vm
/*46512*/       OPC_Scope, 32, /*->46546*/ // 2 children in Scope
/*46514*/         OPC_CheckChild1Type, MVT::v2f32,
/*46516*/         OPC_RecordChild2, // #1 = $SIMM
/*46517*/         OPC_MoveChild, 2,
/*46519*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46522*/         OPC_MoveParent,
/*46523*/         OPC_CheckType, MVT::v2i32,
/*46525*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46527*/         OPC_EmitConvertToTarget, 1,
/*46529*/         OPC_EmitInteger, MVT::i32, 14, 
/*46532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46535*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 251:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*46546*/       /*Scope*/ 32, /*->46579*/
/*46547*/         OPC_CheckChild1Type, MVT::v4f32,
/*46549*/         OPC_RecordChild2, // #1 = $SIMM
/*46550*/         OPC_MoveChild, 2,
/*46552*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46555*/         OPC_MoveParent,
/*46556*/         OPC_CheckType, MVT::v4i32,
/*46558*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46560*/         OPC_EmitConvertToTarget, 1,
/*46562*/         OPC_EmitInteger, MVT::i32, 14, 
/*46565*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46568*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 251:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*46579*/       0, /*End of Scope*/
/*46580*/     /*Scope*/ 72, /*->46653*/
/*46581*/       OPC_CheckChild0Integer, 124|128,1/*252*/, 
/*46584*/       OPC_RecordChild1, // #0 = $Vm
/*46585*/       OPC_Scope, 32, /*->46619*/ // 2 children in Scope
/*46587*/         OPC_CheckChild1Type, MVT::v2f32,
/*46589*/         OPC_RecordChild2, // #1 = $SIMM
/*46590*/         OPC_MoveChild, 2,
/*46592*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46595*/         OPC_MoveParent,
/*46596*/         OPC_CheckType, MVT::v2i32,
/*46598*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46600*/         OPC_EmitConvertToTarget, 1,
/*46602*/         OPC_EmitInteger, MVT::i32, 14, 
/*46605*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46608*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xud), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 252:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*46619*/       /*Scope*/ 32, /*->46652*/
/*46620*/         OPC_CheckChild1Type, MVT::v4f32,
/*46622*/         OPC_RecordChild2, // #1 = $SIMM
/*46623*/         OPC_MoveChild, 2,
/*46625*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46628*/         OPC_MoveParent,
/*46629*/         OPC_CheckType, MVT::v4i32,
/*46631*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46633*/         OPC_EmitConvertToTarget, 1,
/*46635*/         OPC_EmitInteger, MVT::i32, 14, 
/*46638*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46641*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xuq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 252:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*46652*/       0, /*End of Scope*/
/*46653*/     /*Scope*/ 34|128,1/*162*/, /*->46817*/
/*46655*/       OPC_CheckChild0Integer, 7|128,2/*263*/, 
/*46658*/       OPC_RecordChild1, // #0 = $Vn
/*46659*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->46686
/*46662*/         OPC_CheckChild1Type, MVT::v4i16,
/*46664*/         OPC_RecordChild2, // #1 = $Vm
/*46665*/         OPC_CheckChild2Type, MVT::v4i16,
/*46667*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46669*/         OPC_EmitInteger, MVT::i32, 14, 
/*46672*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46675*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 263:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46686*/       /*SwitchType*/ 24, MVT::v2i32,// ->46712
/*46688*/         OPC_CheckChild1Type, MVT::v2i32,
/*46690*/         OPC_RecordChild2, // #1 = $Vm
/*46691*/         OPC_CheckChild2Type, MVT::v2i32,
/*46693*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46695*/         OPC_EmitInteger, MVT::i32, 14, 
/*46698*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46701*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 263:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46712*/       /*SwitchType*/ 24, MVT::v8i16,// ->46738
/*46714*/         OPC_CheckChild1Type, MVT::v8i16,
/*46716*/         OPC_RecordChild2, // #1 = $Vm
/*46717*/         OPC_CheckChild2Type, MVT::v8i16,
/*46719*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46721*/         OPC_EmitInteger, MVT::i32, 14, 
/*46724*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46727*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 263:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46738*/       /*SwitchType*/ 24, MVT::v4i32,// ->46764
/*46740*/         OPC_CheckChild1Type, MVT::v4i32,
/*46742*/         OPC_RecordChild2, // #1 = $Vm
/*46743*/         OPC_CheckChild2Type, MVT::v4i32,
/*46745*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46747*/         OPC_EmitInteger, MVT::i32, 14, 
/*46750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46753*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 263:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46764*/       /*SwitchType*/ 24, MVT::v8i8,// ->46790
/*46766*/         OPC_CheckChild1Type, MVT::v8i8,
/*46768*/         OPC_RecordChild2, // #1 = $Vm
/*46769*/         OPC_CheckChild2Type, MVT::v8i8,
/*46771*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46773*/         OPC_EmitInteger, MVT::i32, 14, 
/*46776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46779*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 263:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*46790*/       /*SwitchType*/ 24, MVT::v16i8,// ->46816
/*46792*/         OPC_CheckChild1Type, MVT::v16i8,
/*46794*/         OPC_RecordChild2, // #1 = $Vm
/*46795*/         OPC_CheckChild2Type, MVT::v16i8,
/*46797*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46799*/         OPC_EmitInteger, MVT::i32, 14, 
/*46802*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46805*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 263:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*46816*/       0, // EndSwitchType
/*46817*/     /*Scope*/ 34|128,1/*162*/, /*->46981*/
/*46819*/       OPC_CheckChild0Integer, 8|128,2/*264*/, 
/*46822*/       OPC_RecordChild1, // #0 = $Vn
/*46823*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->46850
/*46826*/         OPC_CheckChild1Type, MVT::v4i16,
/*46828*/         OPC_RecordChild2, // #1 = $Vm
/*46829*/         OPC_CheckChild2Type, MVT::v4i16,
/*46831*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46833*/         OPC_EmitInteger, MVT::i32, 14, 
/*46836*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46839*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 264:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46850*/       /*SwitchType*/ 24, MVT::v2i32,// ->46876
/*46852*/         OPC_CheckChild1Type, MVT::v2i32,
/*46854*/         OPC_RecordChild2, // #1 = $Vm
/*46855*/         OPC_CheckChild2Type, MVT::v2i32,
/*46857*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46859*/         OPC_EmitInteger, MVT::i32, 14, 
/*46862*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46865*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 264:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46876*/       /*SwitchType*/ 24, MVT::v8i16,// ->46902
/*46878*/         OPC_CheckChild1Type, MVT::v8i16,
/*46880*/         OPC_RecordChild2, // #1 = $Vm
/*46881*/         OPC_CheckChild2Type, MVT::v8i16,
/*46883*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46885*/         OPC_EmitInteger, MVT::i32, 14, 
/*46888*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46891*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 264:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46902*/       /*SwitchType*/ 24, MVT::v4i32,// ->46928
/*46904*/         OPC_CheckChild1Type, MVT::v4i32,
/*46906*/         OPC_RecordChild2, // #1 = $Vm
/*46907*/         OPC_CheckChild2Type, MVT::v4i32,
/*46909*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46911*/         OPC_EmitInteger, MVT::i32, 14, 
/*46914*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46917*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 264:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46928*/       /*SwitchType*/ 24, MVT::v8i8,// ->46954
/*46930*/         OPC_CheckChild1Type, MVT::v8i8,
/*46932*/         OPC_RecordChild2, // #1 = $Vm
/*46933*/         OPC_CheckChild2Type, MVT::v8i8,
/*46935*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46937*/         OPC_EmitInteger, MVT::i32, 14, 
/*46940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46943*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 264:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*46954*/       /*SwitchType*/ 24, MVT::v16i8,// ->46980
/*46956*/         OPC_CheckChild1Type, MVT::v16i8,
/*46958*/         OPC_RecordChild2, // #1 = $Vm
/*46959*/         OPC_CheckChild2Type, MVT::v16i8,
/*46961*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46963*/         OPC_EmitInteger, MVT::i32, 14, 
/*46966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46969*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 264:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*46980*/       0, // EndSwitchType
/*46981*/     /*Scope*/ 34|128,1/*162*/, /*->47145*/
/*46983*/       OPC_CheckChild0Integer, 63|128,2/*319*/, 
/*46986*/       OPC_RecordChild1, // #0 = $Vn
/*46987*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->47014
/*46990*/         OPC_CheckChild1Type, MVT::v4i16,
/*46992*/         OPC_RecordChild2, // #1 = $Vm
/*46993*/         OPC_CheckChild2Type, MVT::v4i16,
/*46995*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46997*/         OPC_EmitInteger, MVT::i32, 14, 
/*47000*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47003*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 319:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47014*/       /*SwitchType*/ 24, MVT::v2i32,// ->47040
/*47016*/         OPC_CheckChild1Type, MVT::v2i32,
/*47018*/         OPC_RecordChild2, // #1 = $Vm
/*47019*/         OPC_CheckChild2Type, MVT::v2i32,
/*47021*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47023*/         OPC_EmitInteger, MVT::i32, 14, 
/*47026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47029*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 319:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47040*/       /*SwitchType*/ 24, MVT::v8i16,// ->47066
/*47042*/         OPC_CheckChild1Type, MVT::v8i16,
/*47044*/         OPC_RecordChild2, // #1 = $Vm
/*47045*/         OPC_CheckChild2Type, MVT::v8i16,
/*47047*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47049*/         OPC_EmitInteger, MVT::i32, 14, 
/*47052*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47055*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 319:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47066*/       /*SwitchType*/ 24, MVT::v4i32,// ->47092
/*47068*/         OPC_CheckChild1Type, MVT::v4i32,
/*47070*/         OPC_RecordChild2, // #1 = $Vm
/*47071*/         OPC_CheckChild2Type, MVT::v4i32,
/*47073*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47075*/         OPC_EmitInteger, MVT::i32, 14, 
/*47078*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47081*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 319:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47092*/       /*SwitchType*/ 24, MVT::v8i8,// ->47118
/*47094*/         OPC_CheckChild1Type, MVT::v8i8,
/*47096*/         OPC_RecordChild2, // #1 = $Vm
/*47097*/         OPC_CheckChild2Type, MVT::v8i8,
/*47099*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47101*/         OPC_EmitInteger, MVT::i32, 14, 
/*47104*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47107*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 319:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*47118*/       /*SwitchType*/ 24, MVT::v16i8,// ->47144
/*47120*/         OPC_CheckChild1Type, MVT::v16i8,
/*47122*/         OPC_RecordChild2, // #1 = $Vm
/*47123*/         OPC_CheckChild2Type, MVT::v16i8,
/*47125*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47127*/         OPC_EmitInteger, MVT::i32, 14, 
/*47130*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47133*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 319:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*47144*/       0, // EndSwitchType
/*47145*/     /*Scope*/ 34|128,1/*162*/, /*->47309*/
/*47147*/       OPC_CheckChild0Integer, 64|128,2/*320*/, 
/*47150*/       OPC_RecordChild1, // #0 = $Vn
/*47151*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->47178
/*47154*/         OPC_CheckChild1Type, MVT::v4i16,
/*47156*/         OPC_RecordChild2, // #1 = $Vm
/*47157*/         OPC_CheckChild2Type, MVT::v4i16,
/*47159*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47161*/         OPC_EmitInteger, MVT::i32, 14, 
/*47164*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47167*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 320:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47178*/       /*SwitchType*/ 24, MVT::v2i32,// ->47204
/*47180*/         OPC_CheckChild1Type, MVT::v2i32,
/*47182*/         OPC_RecordChild2, // #1 = $Vm
/*47183*/         OPC_CheckChild2Type, MVT::v2i32,
/*47185*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47187*/         OPC_EmitInteger, MVT::i32, 14, 
/*47190*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47193*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 320:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47204*/       /*SwitchType*/ 24, MVT::v8i16,// ->47230
/*47206*/         OPC_CheckChild1Type, MVT::v8i16,
/*47208*/         OPC_RecordChild2, // #1 = $Vm
/*47209*/         OPC_CheckChild2Type, MVT::v8i16,
/*47211*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47213*/         OPC_EmitInteger, MVT::i32, 14, 
/*47216*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47219*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 320:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47230*/       /*SwitchType*/ 24, MVT::v4i32,// ->47256
/*47232*/         OPC_CheckChild1Type, MVT::v4i32,
/*47234*/         OPC_RecordChild2, // #1 = $Vm
/*47235*/         OPC_CheckChild2Type, MVT::v4i32,
/*47237*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47239*/         OPC_EmitInteger, MVT::i32, 14, 
/*47242*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47245*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 320:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47256*/       /*SwitchType*/ 24, MVT::v8i8,// ->47282
/*47258*/         OPC_CheckChild1Type, MVT::v8i8,
/*47260*/         OPC_RecordChild2, // #1 = $Vm
/*47261*/         OPC_CheckChild2Type, MVT::v8i8,
/*47263*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47265*/         OPC_EmitInteger, MVT::i32, 14, 
/*47268*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47271*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 320:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*47282*/       /*SwitchType*/ 24, MVT::v16i8,// ->47308
/*47284*/         OPC_CheckChild1Type, MVT::v16i8,
/*47286*/         OPC_RecordChild2, // #1 = $Vm
/*47287*/         OPC_CheckChild2Type, MVT::v16i8,
/*47289*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47291*/         OPC_EmitInteger, MVT::i32, 14, 
/*47294*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47297*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 320:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*47308*/       0, // EndSwitchType
/*47309*/     /*Scope*/ 86|128,1/*214*/, /*->47525*/
/*47311*/       OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*47314*/       OPC_RecordChild1, // #0 = $Vn
/*47315*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->47342
/*47318*/         OPC_CheckChild1Type, MVT::v4i16,
/*47320*/         OPC_RecordChild2, // #1 = $Vm
/*47321*/         OPC_CheckChild2Type, MVT::v4i16,
/*47323*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47325*/         OPC_EmitInteger, MVT::i32, 14, 
/*47328*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47331*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 295:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47342*/       /*SwitchType*/ 24, MVT::v2i32,// ->47368
/*47344*/         OPC_CheckChild1Type, MVT::v2i32,
/*47346*/         OPC_RecordChild2, // #1 = $Vm
/*47347*/         OPC_CheckChild2Type, MVT::v2i32,
/*47349*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47351*/         OPC_EmitInteger, MVT::i32, 14, 
/*47354*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47357*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 295:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47368*/       /*SwitchType*/ 24, MVT::v8i16,// ->47394
/*47370*/         OPC_CheckChild1Type, MVT::v8i16,
/*47372*/         OPC_RecordChild2, // #1 = $Vm
/*47373*/         OPC_CheckChild2Type, MVT::v8i16,
/*47375*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47377*/         OPC_EmitInteger, MVT::i32, 14, 
/*47380*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47383*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 295:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47394*/       /*SwitchType*/ 24, MVT::v4i32,// ->47420
/*47396*/         OPC_CheckChild1Type, MVT::v4i32,
/*47398*/         OPC_RecordChild2, // #1 = $Vm
/*47399*/         OPC_CheckChild2Type, MVT::v4i32,
/*47401*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47403*/         OPC_EmitInteger, MVT::i32, 14, 
/*47406*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47409*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 295:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47420*/       /*SwitchType*/ 24, MVT::v8i8,// ->47446
/*47422*/         OPC_CheckChild1Type, MVT::v8i8,
/*47424*/         OPC_RecordChild2, // #1 = $Vm
/*47425*/         OPC_CheckChild2Type, MVT::v8i8,
/*47427*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47429*/         OPC_EmitInteger, MVT::i32, 14, 
/*47432*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47435*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 295:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*47446*/       /*SwitchType*/ 24, MVT::v16i8,// ->47472
/*47448*/         OPC_CheckChild1Type, MVT::v16i8,
/*47450*/         OPC_RecordChild2, // #1 = $Vm
/*47451*/         OPC_CheckChild2Type, MVT::v16i8,
/*47453*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47455*/         OPC_EmitInteger, MVT::i32, 14, 
/*47458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47461*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 295:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*47472*/       /*SwitchType*/ 24, MVT::v1i64,// ->47498
/*47474*/         OPC_CheckChild1Type, MVT::v1i64,
/*47476*/         OPC_RecordChild2, // #1 = $Vm
/*47477*/         OPC_CheckChild2Type, MVT::v1i64,
/*47479*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47481*/         OPC_EmitInteger, MVT::i32, 14, 
/*47484*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47487*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 295:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*47498*/       /*SwitchType*/ 24, MVT::v2i64,// ->47524
/*47500*/         OPC_CheckChild1Type, MVT::v2i64,
/*47502*/         OPC_RecordChild2, // #1 = $Vm
/*47503*/         OPC_CheckChild2Type, MVT::v2i64,
/*47505*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47507*/         OPC_EmitInteger, MVT::i32, 14, 
/*47510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47513*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 295:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*47524*/       0, // EndSwitchType
/*47525*/     /*Scope*/ 84, /*->47610*/
/*47526*/       OPC_CheckChild0Integer, 60|128,2/*316*/, 
/*47529*/       OPC_RecordChild1, // #0 = $Vn
/*47530*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->47557
/*47533*/         OPC_CheckChild1Type, MVT::v8i16,
/*47535*/         OPC_RecordChild2, // #1 = $Vm
/*47536*/         OPC_CheckChild2Type, MVT::v8i16,
/*47538*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47540*/         OPC_EmitInteger, MVT::i32, 14, 
/*47543*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47546*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 316:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47557*/       /*SwitchType*/ 24, MVT::v4i16,// ->47583
/*47559*/         OPC_CheckChild1Type, MVT::v4i32,
/*47561*/         OPC_RecordChild2, // #1 = $Vm
/*47562*/         OPC_CheckChild2Type, MVT::v4i32,
/*47564*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47566*/         OPC_EmitInteger, MVT::i32, 14, 
/*47569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47572*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 316:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47583*/       /*SwitchType*/ 24, MVT::v2i32,// ->47609
/*47585*/         OPC_CheckChild1Type, MVT::v2i64,
/*47587*/         OPC_RecordChild2, // #1 = $Vm
/*47588*/         OPC_CheckChild2Type, MVT::v2i64,
/*47590*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47592*/         OPC_EmitInteger, MVT::i32, 14, 
/*47595*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47598*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 316:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*47609*/       0, // EndSwitchType
/*47610*/     /*Scope*/ 58, /*->47669*/
/*47611*/       OPC_CheckChild0Integer, 27|128,2/*283*/, 
/*47614*/       OPC_RecordChild1, // #0 = $Vn
/*47615*/       OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->47642
/*47618*/         OPC_CheckChild1Type, MVT::v8i8,
/*47620*/         OPC_RecordChild2, // #1 = $Vm
/*47621*/         OPC_CheckChild2Type, MVT::v8i8,
/*47623*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47625*/         OPC_EmitInteger, MVT::i32, 14, 
/*47628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47631*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpd), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 283:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*47642*/       /*SwitchType*/ 24, MVT::v16i8,// ->47668
/*47644*/         OPC_CheckChild1Type, MVT::v16i8,
/*47646*/         OPC_RecordChild2, // #1 = $Vm
/*47647*/         OPC_CheckChild2Type, MVT::v16i8,
/*47649*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47651*/         OPC_EmitInteger, MVT::i32, 14, 
/*47654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47657*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpq), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 283:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*47668*/       0, // EndSwitchType
/*47669*/     /*Scope*/ 50, /*->47720*/
/*47670*/       OPC_CheckChild0Integer, 24|128,2/*280*/, 
/*47673*/       OPC_RecordChild1, // #0 = $Vn
/*47674*/       OPC_SwitchType /*2 cases */, 24, MVT::v8i16,// ->47701
/*47677*/         OPC_CheckChild1Type, MVT::v8i8,
/*47679*/         OPC_RecordChild2, // #1 = $Vm
/*47680*/         OPC_CheckChild2Type, MVT::v8i8,
/*47682*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47684*/         OPC_EmitInteger, MVT::i32, 14, 
/*47687*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47690*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 280:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULLp8:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*47701*/       /*SwitchType*/ 16, MVT::v2i64,// ->47719
/*47703*/         OPC_CheckChild1Type, MVT::v1i64,
/*47705*/         OPC_RecordChild2, // #1 = $Vm
/*47706*/         OPC_CheckChild2Type, MVT::v1i64,
/*47708*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*47710*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp64), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2i64 280:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VMULLp64:v2i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*47719*/       0, // EndSwitchType
/*47720*/     /*Scope*/ 34|128,1/*162*/, /*->47884*/
/*47722*/       OPC_CheckChild0Integer, 9|128,2/*265*/, 
/*47725*/       OPC_RecordChild1, // #0 = $Vn
/*47726*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->47753
/*47729*/         OPC_CheckChild1Type, MVT::v4i16,
/*47731*/         OPC_RecordChild2, // #1 = $Vm
/*47732*/         OPC_CheckChild2Type, MVT::v4i16,
/*47734*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47736*/         OPC_EmitInteger, MVT::i32, 14, 
/*47739*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47742*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 265:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47753*/       /*SwitchType*/ 24, MVT::v2i32,// ->47779
/*47755*/         OPC_CheckChild1Type, MVT::v2i32,
/*47757*/         OPC_RecordChild2, // #1 = $Vm
/*47758*/         OPC_CheckChild2Type, MVT::v2i32,
/*47760*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47762*/         OPC_EmitInteger, MVT::i32, 14, 
/*47765*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47768*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 265:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47779*/       /*SwitchType*/ 24, MVT::v8i16,// ->47805
/*47781*/         OPC_CheckChild1Type, MVT::v8i16,
/*47783*/         OPC_RecordChild2, // #1 = $Vm
/*47784*/         OPC_CheckChild2Type, MVT::v8i16,
/*47786*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47788*/         OPC_EmitInteger, MVT::i32, 14, 
/*47791*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47794*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 265:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47805*/       /*SwitchType*/ 24, MVT::v4i32,// ->47831
/*47807*/         OPC_CheckChild1Type, MVT::v4i32,
/*47809*/         OPC_RecordChild2, // #1 = $Vm
/*47810*/         OPC_CheckChild2Type, MVT::v4i32,
/*47812*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47814*/         OPC_EmitInteger, MVT::i32, 14, 
/*47817*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47820*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 265:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47831*/       /*SwitchType*/ 24, MVT::v8i8,// ->47857
/*47833*/         OPC_CheckChild1Type, MVT::v8i8,
/*47835*/         OPC_RecordChild2, // #1 = $Vm
/*47836*/         OPC_CheckChild2Type, MVT::v8i8,
/*47838*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47840*/         OPC_EmitInteger, MVT::i32, 14, 
/*47843*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47846*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 265:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*47857*/       /*SwitchType*/ 24, MVT::v16i8,// ->47883
/*47859*/         OPC_CheckChild1Type, MVT::v16i8,
/*47861*/         OPC_RecordChild2, // #1 = $Vm
/*47862*/         OPC_CheckChild2Type, MVT::v16i8,
/*47864*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47866*/         OPC_EmitInteger, MVT::i32, 14, 
/*47869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47872*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 265:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*47883*/       0, // EndSwitchType
/*47884*/     /*Scope*/ 34|128,1/*162*/, /*->48048*/
/*47886*/       OPC_CheckChild0Integer, 10|128,2/*266*/, 
/*47889*/       OPC_RecordChild1, // #0 = $Vn
/*47890*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->47917
/*47893*/         OPC_CheckChild1Type, MVT::v4i16,
/*47895*/         OPC_RecordChild2, // #1 = $Vm
/*47896*/         OPC_CheckChild2Type, MVT::v4i16,
/*47898*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47900*/         OPC_EmitInteger, MVT::i32, 14, 
/*47903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47906*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 266:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47917*/       /*SwitchType*/ 24, MVT::v2i32,// ->47943
/*47919*/         OPC_CheckChild1Type, MVT::v2i32,
/*47921*/         OPC_RecordChild2, // #1 = $Vm
/*47922*/         OPC_CheckChild2Type, MVT::v2i32,
/*47924*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47926*/         OPC_EmitInteger, MVT::i32, 14, 
/*47929*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47932*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 266:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47943*/       /*SwitchType*/ 24, MVT::v8i16,// ->47969
/*47945*/         OPC_CheckChild1Type, MVT::v8i16,
/*47947*/         OPC_RecordChild2, // #1 = $Vm
/*47948*/         OPC_CheckChild2Type, MVT::v8i16,
/*47950*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47952*/         OPC_EmitInteger, MVT::i32, 14, 
/*47955*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47958*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 266:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47969*/       /*SwitchType*/ 24, MVT::v4i32,// ->47995
/*47971*/         OPC_CheckChild1Type, MVT::v4i32,
/*47973*/         OPC_RecordChild2, // #1 = $Vm
/*47974*/         OPC_CheckChild2Type, MVT::v4i32,
/*47976*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47978*/         OPC_EmitInteger, MVT::i32, 14, 
/*47981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47984*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 266:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47995*/       /*SwitchType*/ 24, MVT::v8i8,// ->48021
/*47997*/         OPC_CheckChild1Type, MVT::v8i8,
/*47999*/         OPC_RecordChild2, // #1 = $Vm
/*48000*/         OPC_CheckChild2Type, MVT::v8i8,
/*48002*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48004*/         OPC_EmitInteger, MVT::i32, 14, 
/*48007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48010*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 266:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48021*/       /*SwitchType*/ 24, MVT::v16i8,// ->48047
/*48023*/         OPC_CheckChild1Type, MVT::v16i8,
/*48025*/         OPC_RecordChild2, // #1 = $Vm
/*48026*/         OPC_CheckChild2Type, MVT::v16i8,
/*48028*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48030*/         OPC_EmitInteger, MVT::i32, 14, 
/*48033*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48036*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 266:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48047*/       0, // EndSwitchType
/*48048*/     /*Scope*/ 86|128,1/*214*/, /*->48264*/
/*48050*/       OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*48053*/       OPC_RecordChild1, // #0 = $Vn
/*48054*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->48081
/*48057*/         OPC_CheckChild1Type, MVT::v4i16,
/*48059*/         OPC_RecordChild2, // #1 = $Vm
/*48060*/         OPC_CheckChild2Type, MVT::v4i16,
/*48062*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48064*/         OPC_EmitInteger, MVT::i32, 14, 
/*48067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48070*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 315:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48081*/       /*SwitchType*/ 24, MVT::v2i32,// ->48107
/*48083*/         OPC_CheckChild1Type, MVT::v2i32,
/*48085*/         OPC_RecordChild2, // #1 = $Vm
/*48086*/         OPC_CheckChild2Type, MVT::v2i32,
/*48088*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48090*/         OPC_EmitInteger, MVT::i32, 14, 
/*48093*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48096*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 315:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48107*/       /*SwitchType*/ 24, MVT::v8i16,// ->48133
/*48109*/         OPC_CheckChild1Type, MVT::v8i16,
/*48111*/         OPC_RecordChild2, // #1 = $Vm
/*48112*/         OPC_CheckChild2Type, MVT::v8i16,
/*48114*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48116*/         OPC_EmitInteger, MVT::i32, 14, 
/*48119*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48122*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 315:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48133*/       /*SwitchType*/ 24, MVT::v4i32,// ->48159
/*48135*/         OPC_CheckChild1Type, MVT::v4i32,
/*48137*/         OPC_RecordChild2, // #1 = $Vm
/*48138*/         OPC_CheckChild2Type, MVT::v4i32,
/*48140*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48142*/         OPC_EmitInteger, MVT::i32, 14, 
/*48145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48148*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48159*/       /*SwitchType*/ 24, MVT::v8i8,// ->48185
/*48161*/         OPC_CheckChild1Type, MVT::v8i8,
/*48163*/         OPC_RecordChild2, // #1 = $Vm
/*48164*/         OPC_CheckChild2Type, MVT::v8i8,
/*48166*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48168*/         OPC_EmitInteger, MVT::i32, 14, 
/*48171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48174*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 315:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48185*/       /*SwitchType*/ 24, MVT::v16i8,// ->48211
/*48187*/         OPC_CheckChild1Type, MVT::v16i8,
/*48189*/         OPC_RecordChild2, // #1 = $Vm
/*48190*/         OPC_CheckChild2Type, MVT::v16i8,
/*48192*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48194*/         OPC_EmitInteger, MVT::i32, 14, 
/*48197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48200*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 315:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48211*/       /*SwitchType*/ 24, MVT::v1i64,// ->48237
/*48213*/         OPC_CheckChild1Type, MVT::v1i64,
/*48215*/         OPC_RecordChild2, // #1 = $Vm
/*48216*/         OPC_CheckChild2Type, MVT::v1i64,
/*48218*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48220*/         OPC_EmitInteger, MVT::i32, 14, 
/*48223*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48226*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 315:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*48237*/       /*SwitchType*/ 24, MVT::v2i64,// ->48263
/*48239*/         OPC_CheckChild1Type, MVT::v2i64,
/*48241*/         OPC_RecordChild2, // #1 = $Vm
/*48242*/         OPC_CheckChild2Type, MVT::v2i64,
/*48244*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48246*/         OPC_EmitInteger, MVT::i32, 14, 
/*48249*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48252*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 315:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*48263*/       0, // EndSwitchType
/*48264*/     /*Scope*/ 84, /*->48349*/
/*48265*/       OPC_CheckChild0Integer, 76|128,2/*332*/, 
/*48268*/       OPC_RecordChild1, // #0 = $Vn
/*48269*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->48296
/*48272*/         OPC_CheckChild1Type, MVT::v8i16,
/*48274*/         OPC_RecordChild2, // #1 = $Vm
/*48275*/         OPC_CheckChild2Type, MVT::v8i16,
/*48277*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48279*/         OPC_EmitInteger, MVT::i32, 14, 
/*48282*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48285*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 332:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48296*/       /*SwitchType*/ 24, MVT::v4i16,// ->48322
/*48298*/         OPC_CheckChild1Type, MVT::v4i32,
/*48300*/         OPC_RecordChild2, // #1 = $Vm
/*48301*/         OPC_CheckChild2Type, MVT::v4i32,
/*48303*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48305*/         OPC_EmitInteger, MVT::i32, 14, 
/*48308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48311*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 332:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48322*/       /*SwitchType*/ 24, MVT::v2i32,// ->48348
/*48324*/         OPC_CheckChild1Type, MVT::v2i64,
/*48326*/         OPC_RecordChild2, // #1 = $Vm
/*48327*/         OPC_CheckChild2Type, MVT::v2i64,
/*48329*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48331*/         OPC_EmitInteger, MVT::i32, 14, 
/*48334*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48337*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 332:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*48348*/       0, // EndSwitchType
/*48349*/     /*Scope*/ 58, /*->48408*/
/*48350*/       OPC_CheckChild0Integer, 117|128,1/*245*/, 
/*48353*/       OPC_RecordChild1, // #0 = $Vn
/*48354*/       OPC_SwitchType /*2 cases */, 24, MVT::v2i32,// ->48381
/*48357*/         OPC_CheckChild1Type, MVT::v2f32,
/*48359*/         OPC_RecordChild2, // #1 = $Vm
/*48360*/         OPC_CheckChild2Type, MVT::v2f32,
/*48362*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48364*/         OPC_EmitInteger, MVT::i32, 14, 
/*48367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 245:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGEd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*48381*/       /*SwitchType*/ 24, MVT::v4i32,// ->48407
/*48383*/         OPC_CheckChild1Type, MVT::v4f32,
/*48385*/         OPC_RecordChild2, // #1 = $Vm
/*48386*/         OPC_CheckChild2Type, MVT::v4f32,
/*48388*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48390*/         OPC_EmitInteger, MVT::i32, 14, 
/*48393*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48396*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 245:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGEq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*48407*/       0, // EndSwitchType
/*48408*/     /*Scope*/ 58, /*->48467*/
/*48409*/       OPC_CheckChild0Integer, 118|128,1/*246*/, 
/*48412*/       OPC_RecordChild1, // #0 = $Vn
/*48413*/       OPC_SwitchType /*2 cases */, 24, MVT::v2i32,// ->48440
/*48416*/         OPC_CheckChild1Type, MVT::v2f32,
/*48418*/         OPC_RecordChild2, // #1 = $Vm
/*48419*/         OPC_CheckChild2Type, MVT::v2f32,
/*48421*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48423*/         OPC_EmitInteger, MVT::i32, 14, 
/*48426*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48429*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 246:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGTd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*48440*/       /*SwitchType*/ 24, MVT::v4i32,// ->48466
/*48442*/         OPC_CheckChild1Type, MVT::v4f32,
/*48444*/         OPC_RecordChild2, // #1 = $Vm
/*48445*/         OPC_CheckChild2Type, MVT::v4f32,
/*48447*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48449*/         OPC_EmitInteger, MVT::i32, 14, 
/*48452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48455*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 246:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGTq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*48466*/       0, // EndSwitchType
/*48467*/     /*Scope*/ 50|128,2/*306*/, /*->48775*/
/*48469*/       OPC_CheckChild0Integer, 119|128,1/*247*/, 
/*48472*/       OPC_RecordChild1, // #0 = $src1
/*48473*/       OPC_SwitchType /*10 cases */, 28, MVT::v8i8,// ->48504
/*48476*/         OPC_CheckChild1Type, MVT::v8i8,
/*48478*/         OPC_RecordChild2, // #1 = $Vn
/*48479*/         OPC_CheckChild2Type, MVT::v8i8,
/*48481*/         OPC_RecordChild3, // #2 = $Vm
/*48482*/         OPC_CheckChild3Type, MVT::v8i8,
/*48484*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48486*/         OPC_EmitInteger, MVT::i32, 14, 
/*48489*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48492*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i8 247:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48504*/       /*SwitchType*/ 28, MVT::v4i16,// ->48534
/*48506*/         OPC_CheckChild1Type, MVT::v4i16,
/*48508*/         OPC_RecordChild2, // #1 = $Vn
/*48509*/         OPC_CheckChild2Type, MVT::v4i16,
/*48511*/         OPC_RecordChild3, // #2 = $Vm
/*48512*/         OPC_CheckChild3Type, MVT::v4i16,
/*48514*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48516*/         OPC_EmitInteger, MVT::i32, 14, 
/*48519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48522*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 247:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48534*/       /*SwitchType*/ 28, MVT::v2i32,// ->48564
/*48536*/         OPC_CheckChild1Type, MVT::v2i32,
/*48538*/         OPC_RecordChild2, // #1 = $Vn
/*48539*/         OPC_CheckChild2Type, MVT::v2i32,
/*48541*/         OPC_RecordChild3, // #2 = $Vm
/*48542*/         OPC_CheckChild3Type, MVT::v2i32,
/*48544*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48546*/         OPC_EmitInteger, MVT::i32, 14, 
/*48549*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48552*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 247:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48564*/       /*SwitchType*/ 28, MVT::v1i64,// ->48594
/*48566*/         OPC_CheckChild1Type, MVT::v1i64,
/*48568*/         OPC_RecordChild2, // #1 = $Vn
/*48569*/         OPC_CheckChild2Type, MVT::v1i64,
/*48571*/         OPC_RecordChild3, // #2 = $Vm
/*48572*/         OPC_CheckChild3Type, MVT::v1i64,
/*48574*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48576*/         OPC_EmitInteger, MVT::i32, 14, 
/*48579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v1i64 247:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*48594*/       /*SwitchType*/ 28, MVT::v16i8,// ->48624
/*48596*/         OPC_CheckChild1Type, MVT::v16i8,
/*48598*/         OPC_RecordChild2, // #1 = $Vn
/*48599*/         OPC_CheckChild2Type, MVT::v16i8,
/*48601*/         OPC_RecordChild3, // #2 = $Vm
/*48602*/         OPC_CheckChild3Type, MVT::v16i8,
/*48604*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48606*/         OPC_EmitInteger, MVT::i32, 14, 
/*48609*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48612*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v16i8 247:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48624*/       /*SwitchType*/ 28, MVT::v8i16,// ->48654
/*48626*/         OPC_CheckChild1Type, MVT::v8i16,
/*48628*/         OPC_RecordChild2, // #1 = $Vn
/*48629*/         OPC_CheckChild2Type, MVT::v8i16,
/*48631*/         OPC_RecordChild3, // #2 = $Vm
/*48632*/         OPC_CheckChild3Type, MVT::v8i16,
/*48634*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48636*/         OPC_EmitInteger, MVT::i32, 14, 
/*48639*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48642*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 247:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48654*/       /*SwitchType*/ 28, MVT::v4i32,// ->48684
/*48656*/         OPC_CheckChild1Type, MVT::v4i32,
/*48658*/         OPC_RecordChild2, // #1 = $Vn
/*48659*/         OPC_CheckChild2Type, MVT::v4i32,
/*48661*/         OPC_RecordChild3, // #2 = $Vm
/*48662*/         OPC_CheckChild3Type, MVT::v4i32,
/*48664*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48666*/         OPC_EmitInteger, MVT::i32, 14, 
/*48669*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48672*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 247:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48684*/       /*SwitchType*/ 28, MVT::v2i64,// ->48714
/*48686*/         OPC_CheckChild1Type, MVT::v2i64,
/*48688*/         OPC_RecordChild2, // #1 = $Vn
/*48689*/         OPC_CheckChild2Type, MVT::v2i64,
/*48691*/         OPC_RecordChild3, // #2 = $Vm
/*48692*/         OPC_CheckChild3Type, MVT::v2i64,
/*48694*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48696*/         OPC_EmitInteger, MVT::i32, 14, 
/*48699*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48702*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 247:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*48714*/       /*SwitchType*/ 28, MVT::v2f32,// ->48744
/*48716*/         OPC_CheckChild1Type, MVT::v2f32,
/*48718*/         OPC_RecordChild2, // #1 = $Vn
/*48719*/         OPC_CheckChild2Type, MVT::v2f32,
/*48721*/         OPC_RecordChild3, // #2 = $Vm
/*48722*/         OPC_CheckChild3Type, MVT::v2f32,
/*48724*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48726*/         OPC_EmitInteger, MVT::i32, 14, 
/*48729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48732*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 247:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*48744*/       /*SwitchType*/ 28, MVT::v4f32,// ->48774
/*48746*/         OPC_CheckChild1Type, MVT::v4f32,
/*48748*/         OPC_RecordChild2, // #1 = $Vn
/*48749*/         OPC_CheckChild2Type, MVT::v4f32,
/*48751*/         OPC_RecordChild3, // #2 = $Vm
/*48752*/         OPC_CheckChild3Type, MVT::v4f32,
/*48754*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48756*/         OPC_EmitInteger, MVT::i32, 14, 
/*48759*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48762*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 247:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*48774*/       0, // EndSwitchType
/*48775*/     /*Scope*/ 86|128,1/*214*/, /*->48991*/
/*48777*/       OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*48780*/       OPC_RecordChild1, // #0 = $Vn
/*48781*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->48808
/*48784*/         OPC_CheckChild1Type, MVT::v4i16,
/*48786*/         OPC_RecordChild2, // #1 = $Vm
/*48787*/         OPC_CheckChild2Type, MVT::v4i16,
/*48789*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48791*/         OPC_EmitInteger, MVT::i32, 14, 
/*48794*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48797*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 242:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48808*/       /*SwitchType*/ 24, MVT::v2i32,// ->48834
/*48810*/         OPC_CheckChild1Type, MVT::v2i32,
/*48812*/         OPC_RecordChild2, // #1 = $Vm
/*48813*/         OPC_CheckChild2Type, MVT::v2i32,
/*48815*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48817*/         OPC_EmitInteger, MVT::i32, 14, 
/*48820*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48823*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48834*/       /*SwitchType*/ 24, MVT::v8i16,// ->48860
/*48836*/         OPC_CheckChild1Type, MVT::v8i16,
/*48838*/         OPC_RecordChild2, // #1 = $Vm
/*48839*/         OPC_CheckChild2Type, MVT::v8i16,
/*48841*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48843*/         OPC_EmitInteger, MVT::i32, 14, 
/*48846*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48849*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 242:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48860*/       /*SwitchType*/ 24, MVT::v4i32,// ->48886
/*48862*/         OPC_CheckChild1Type, MVT::v4i32,
/*48864*/         OPC_RecordChild2, // #1 = $Vm
/*48865*/         OPC_CheckChild2Type, MVT::v4i32,
/*48867*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48869*/         OPC_EmitInteger, MVT::i32, 14, 
/*48872*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48875*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 242:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48886*/       /*SwitchType*/ 24, MVT::v8i8,// ->48912
/*48888*/         OPC_CheckChild1Type, MVT::v8i8,
/*48890*/         OPC_RecordChild2, // #1 = $Vm
/*48891*/         OPC_CheckChild2Type, MVT::v8i8,
/*48893*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48895*/         OPC_EmitInteger, MVT::i32, 14, 
/*48898*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48901*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 242:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48912*/       /*SwitchType*/ 24, MVT::v16i8,// ->48938
/*48914*/         OPC_CheckChild1Type, MVT::v16i8,
/*48916*/         OPC_RecordChild2, // #1 = $Vm
/*48917*/         OPC_CheckChild2Type, MVT::v16i8,
/*48919*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48921*/         OPC_EmitInteger, MVT::i32, 14, 
/*48924*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48927*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 242:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48938*/       /*SwitchType*/ 24, MVT::v2f32,// ->48964
/*48940*/         OPC_CheckChild1Type, MVT::v2f32,
/*48942*/         OPC_RecordChild2, // #1 = $Vm
/*48943*/         OPC_CheckChild2Type, MVT::v2f32,
/*48945*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48947*/         OPC_EmitInteger, MVT::i32, 14, 
/*48950*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48953*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 242:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*48964*/       /*SwitchType*/ 24, MVT::v4f32,// ->48990
/*48966*/         OPC_CheckChild1Type, MVT::v4f32,
/*48968*/         OPC_RecordChild2, // #1 = $Vm
/*48969*/         OPC_CheckChild2Type, MVT::v4f32,
/*48971*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48973*/         OPC_EmitInteger, MVT::i32, 14, 
/*48976*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48979*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 242:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*48990*/       0, // EndSwitchType
/*48991*/     /*Scope*/ 34|128,1/*162*/, /*->49155*/
/*48993*/       OPC_CheckChild0Integer, 115|128,1/*243*/, 
/*48996*/       OPC_RecordChild1, // #0 = $Vn
/*48997*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->49024
/*49000*/         OPC_CheckChild1Type, MVT::v4i16,
/*49002*/         OPC_RecordChild2, // #1 = $Vm
/*49003*/         OPC_CheckChild2Type, MVT::v4i16,
/*49005*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49007*/         OPC_EmitInteger, MVT::i32, 14, 
/*49010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49013*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 243:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49024*/       /*SwitchType*/ 24, MVT::v2i32,// ->49050
/*49026*/         OPC_CheckChild1Type, MVT::v2i32,
/*49028*/         OPC_RecordChild2, // #1 = $Vm
/*49029*/         OPC_CheckChild2Type, MVT::v2i32,
/*49031*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49033*/         OPC_EmitInteger, MVT::i32, 14, 
/*49036*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49039*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 243:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49050*/       /*SwitchType*/ 24, MVT::v8i16,// ->49076
/*49052*/         OPC_CheckChild1Type, MVT::v8i16,
/*49054*/         OPC_RecordChild2, // #1 = $Vm
/*49055*/         OPC_CheckChild2Type, MVT::v8i16,
/*49057*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49059*/         OPC_EmitInteger, MVT::i32, 14, 
/*49062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49065*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 243:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49076*/       /*SwitchType*/ 24, MVT::v4i32,// ->49102
/*49078*/         OPC_CheckChild1Type, MVT::v4i32,
/*49080*/         OPC_RecordChild2, // #1 = $Vm
/*49081*/         OPC_CheckChild2Type, MVT::v4i32,
/*49083*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49085*/         OPC_EmitInteger, MVT::i32, 14, 
/*49088*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49091*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 243:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49102*/       /*SwitchType*/ 24, MVT::v8i8,// ->49128
/*49104*/         OPC_CheckChild1Type, MVT::v8i8,
/*49106*/         OPC_RecordChild2, // #1 = $Vm
/*49107*/         OPC_CheckChild2Type, MVT::v8i8,
/*49109*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49111*/         OPC_EmitInteger, MVT::i32, 14, 
/*49114*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49117*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 243:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49128*/       /*SwitchType*/ 24, MVT::v16i8,// ->49154
/*49130*/         OPC_CheckChild1Type, MVT::v16i8,
/*49132*/         OPC_RecordChild2, // #1 = $Vm
/*49133*/         OPC_CheckChild2Type, MVT::v16i8,
/*49135*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49137*/         OPC_EmitInteger, MVT::i32, 14, 
/*49140*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49143*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 243:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49154*/       0, // EndSwitchType
/*49155*/     /*Scope*/ 86|128,1/*214*/, /*->49371*/
/*49157*/       OPC_CheckChild0Integer, 19|128,2/*275*/, 
/*49160*/       OPC_RecordChild1, // #0 = $Vn
/*49161*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->49188
/*49164*/         OPC_CheckChild1Type, MVT::v4i16,
/*49166*/         OPC_RecordChild2, // #1 = $Vm
/*49167*/         OPC_CheckChild2Type, MVT::v4i16,
/*49169*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49171*/         OPC_EmitInteger, MVT::i32, 14, 
/*49174*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49177*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 275:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49188*/       /*SwitchType*/ 24, MVT::v2i32,// ->49214
/*49190*/         OPC_CheckChild1Type, MVT::v2i32,
/*49192*/         OPC_RecordChild2, // #1 = $Vm
/*49193*/         OPC_CheckChild2Type, MVT::v2i32,
/*49195*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49197*/         OPC_EmitInteger, MVT::i32, 14, 
/*49200*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49203*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 275:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49214*/       /*SwitchType*/ 24, MVT::v8i16,// ->49240
/*49216*/         OPC_CheckChild1Type, MVT::v8i16,
/*49218*/         OPC_RecordChild2, // #1 = $Vm
/*49219*/         OPC_CheckChild2Type, MVT::v8i16,
/*49221*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49223*/         OPC_EmitInteger, MVT::i32, 14, 
/*49226*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49229*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 275:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49240*/       /*SwitchType*/ 24, MVT::v4i32,// ->49266
/*49242*/         OPC_CheckChild1Type, MVT::v4i32,
/*49244*/         OPC_RecordChild2, // #1 = $Vm
/*49245*/         OPC_CheckChild2Type, MVT::v4i32,
/*49247*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49249*/         OPC_EmitInteger, MVT::i32, 14, 
/*49252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49255*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 275:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49266*/       /*SwitchType*/ 24, MVT::v8i8,// ->49292
/*49268*/         OPC_CheckChild1Type, MVT::v8i8,
/*49270*/         OPC_RecordChild2, // #1 = $Vm
/*49271*/         OPC_CheckChild2Type, MVT::v8i8,
/*49273*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49275*/         OPC_EmitInteger, MVT::i32, 14, 
/*49278*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49281*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 275:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49292*/       /*SwitchType*/ 24, MVT::v16i8,// ->49318
/*49294*/         OPC_CheckChild1Type, MVT::v16i8,
/*49296*/         OPC_RecordChild2, // #1 = $Vm
/*49297*/         OPC_CheckChild2Type, MVT::v16i8,
/*49299*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49301*/         OPC_EmitInteger, MVT::i32, 14, 
/*49304*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49307*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 275:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49318*/       /*SwitchType*/ 24, MVT::v2f32,// ->49344
/*49320*/         OPC_CheckChild1Type, MVT::v2f32,
/*49322*/         OPC_RecordChild2, // #1 = $Vm
/*49323*/         OPC_CheckChild2Type, MVT::v2f32,
/*49325*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49327*/         OPC_EmitInteger, MVT::i32, 14, 
/*49330*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49333*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 275:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*49344*/       /*SwitchType*/ 24, MVT::v4f32,// ->49370
/*49346*/         OPC_CheckChild1Type, MVT::v4f32,
/*49348*/         OPC_RecordChild2, // #1 = $Vm
/*49349*/         OPC_CheckChild2Type, MVT::v4f32,
/*49351*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49353*/         OPC_EmitInteger, MVT::i32, 14, 
/*49356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49359*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 275:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*49370*/       0, // EndSwitchType
/*49371*/     /*Scope*/ 34|128,1/*162*/, /*->49535*/
/*49373*/       OPC_CheckChild0Integer, 20|128,2/*276*/, 
/*49376*/       OPC_RecordChild1, // #0 = $Vn
/*49377*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->49404
/*49380*/         OPC_CheckChild1Type, MVT::v4i16,
/*49382*/         OPC_RecordChild2, // #1 = $Vm
/*49383*/         OPC_CheckChild2Type, MVT::v4i16,
/*49385*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49387*/         OPC_EmitInteger, MVT::i32, 14, 
/*49390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49393*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 276:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49404*/       /*SwitchType*/ 24, MVT::v2i32,// ->49430
/*49406*/         OPC_CheckChild1Type, MVT::v2i32,
/*49408*/         OPC_RecordChild2, // #1 = $Vm
/*49409*/         OPC_CheckChild2Type, MVT::v2i32,
/*49411*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49413*/         OPC_EmitInteger, MVT::i32, 14, 
/*49416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49419*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 276:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49430*/       /*SwitchType*/ 24, MVT::v8i16,// ->49456
/*49432*/         OPC_CheckChild1Type, MVT::v8i16,
/*49434*/         OPC_RecordChild2, // #1 = $Vm
/*49435*/         OPC_CheckChild2Type, MVT::v8i16,
/*49437*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49439*/         OPC_EmitInteger, MVT::i32, 14, 
/*49442*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49445*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 276:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49456*/       /*SwitchType*/ 24, MVT::v4i32,// ->49482
/*49458*/         OPC_CheckChild1Type, MVT::v4i32,
/*49460*/         OPC_RecordChild2, // #1 = $Vm
/*49461*/         OPC_CheckChild2Type, MVT::v4i32,
/*49463*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49465*/         OPC_EmitInteger, MVT::i32, 14, 
/*49468*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49471*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 276:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49482*/       /*SwitchType*/ 24, MVT::v8i8,// ->49508
/*49484*/         OPC_CheckChild1Type, MVT::v8i8,
/*49486*/         OPC_RecordChild2, // #1 = $Vm
/*49487*/         OPC_CheckChild2Type, MVT::v8i8,
/*49489*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49491*/         OPC_EmitInteger, MVT::i32, 14, 
/*49494*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49497*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 276:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49508*/       /*SwitchType*/ 24, MVT::v16i8,// ->49534
/*49510*/         OPC_CheckChild1Type, MVT::v16i8,
/*49512*/         OPC_RecordChild2, // #1 = $Vm
/*49513*/         OPC_CheckChild2Type, MVT::v16i8,
/*49515*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49517*/         OPC_EmitInteger, MVT::i32, 14, 
/*49520*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49523*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 276:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49534*/       0, // EndSwitchType
/*49535*/     /*Scope*/ 86|128,1/*214*/, /*->49751*/
/*49537*/       OPC_CheckChild0Integer, 22|128,2/*278*/, 
/*49540*/       OPC_RecordChild1, // #0 = $Vn
/*49541*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->49568
/*49544*/         OPC_CheckChild1Type, MVT::v4i16,
/*49546*/         OPC_RecordChild2, // #1 = $Vm
/*49547*/         OPC_CheckChild2Type, MVT::v4i16,
/*49549*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49551*/         OPC_EmitInteger, MVT::i32, 14, 
/*49554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49557*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 278:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49568*/       /*SwitchType*/ 24, MVT::v2i32,// ->49594
/*49570*/         OPC_CheckChild1Type, MVT::v2i32,
/*49572*/         OPC_RecordChild2, // #1 = $Vm
/*49573*/         OPC_CheckChild2Type, MVT::v2i32,
/*49575*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49577*/         OPC_EmitInteger, MVT::i32, 14, 
/*49580*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49583*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 278:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49594*/       /*SwitchType*/ 24, MVT::v8i16,// ->49620
/*49596*/         OPC_CheckChild1Type, MVT::v8i16,
/*49598*/         OPC_RecordChild2, // #1 = $Vm
/*49599*/         OPC_CheckChild2Type, MVT::v8i16,
/*49601*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49603*/         OPC_EmitInteger, MVT::i32, 14, 
/*49606*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49609*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 278:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49620*/       /*SwitchType*/ 24, MVT::v4i32,// ->49646
/*49622*/         OPC_CheckChild1Type, MVT::v4i32,
/*49624*/         OPC_RecordChild2, // #1 = $Vm
/*49625*/         OPC_CheckChild2Type, MVT::v4i32,
/*49627*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49629*/         OPC_EmitInteger, MVT::i32, 14, 
/*49632*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49635*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 278:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49646*/       /*SwitchType*/ 24, MVT::v8i8,// ->49672
/*49648*/         OPC_CheckChild1Type, MVT::v8i8,
/*49650*/         OPC_RecordChild2, // #1 = $Vm
/*49651*/         OPC_CheckChild2Type, MVT::v8i8,
/*49653*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49655*/         OPC_EmitInteger, MVT::i32, 14, 
/*49658*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49661*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 278:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49672*/       /*SwitchType*/ 24, MVT::v16i8,// ->49698
/*49674*/         OPC_CheckChild1Type, MVT::v16i8,
/*49676*/         OPC_RecordChild2, // #1 = $Vm
/*49677*/         OPC_CheckChild2Type, MVT::v16i8,
/*49679*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49681*/         OPC_EmitInteger, MVT::i32, 14, 
/*49684*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49687*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 278:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49698*/       /*SwitchType*/ 24, MVT::v2f32,// ->49724
/*49700*/         OPC_CheckChild1Type, MVT::v2f32,
/*49702*/         OPC_RecordChild2, // #1 = $Vm
/*49703*/         OPC_CheckChild2Type, MVT::v2f32,
/*49705*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49707*/         OPC_EmitInteger, MVT::i32, 14, 
/*49710*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49713*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 278:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*49724*/       /*SwitchType*/ 24, MVT::v4f32,// ->49750
/*49726*/         OPC_CheckChild1Type, MVT::v4f32,
/*49728*/         OPC_RecordChild2, // #1 = $Vm
/*49729*/         OPC_CheckChild2Type, MVT::v4f32,
/*49731*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49733*/         OPC_EmitInteger, MVT::i32, 14, 
/*49736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49739*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 278:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*49750*/       0, // EndSwitchType
/*49751*/     /*Scope*/ 34|128,1/*162*/, /*->49915*/
/*49753*/       OPC_CheckChild0Integer, 23|128,2/*279*/, 
/*49756*/       OPC_RecordChild1, // #0 = $Vn
/*49757*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->49784
/*49760*/         OPC_CheckChild1Type, MVT::v4i16,
/*49762*/         OPC_RecordChild2, // #1 = $Vm
/*49763*/         OPC_CheckChild2Type, MVT::v4i16,
/*49765*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49767*/         OPC_EmitInteger, MVT::i32, 14, 
/*49770*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49773*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 279:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49784*/       /*SwitchType*/ 24, MVT::v2i32,// ->49810
/*49786*/         OPC_CheckChild1Type, MVT::v2i32,
/*49788*/         OPC_RecordChild2, // #1 = $Vm
/*49789*/         OPC_CheckChild2Type, MVT::v2i32,
/*49791*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49793*/         OPC_EmitInteger, MVT::i32, 14, 
/*49796*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49799*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 279:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49810*/       /*SwitchType*/ 24, MVT::v8i16,// ->49836
/*49812*/         OPC_CheckChild1Type, MVT::v8i16,
/*49814*/         OPC_RecordChild2, // #1 = $Vm
/*49815*/         OPC_CheckChild2Type, MVT::v8i16,
/*49817*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49819*/         OPC_EmitInteger, MVT::i32, 14, 
/*49822*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49825*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 279:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49836*/       /*SwitchType*/ 24, MVT::v4i32,// ->49862
/*49838*/         OPC_CheckChild1Type, MVT::v4i32,
/*49840*/         OPC_RecordChild2, // #1 = $Vm
/*49841*/         OPC_CheckChild2Type, MVT::v4i32,
/*49843*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49845*/         OPC_EmitInteger, MVT::i32, 14, 
/*49848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49851*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 279:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49862*/       /*SwitchType*/ 24, MVT::v8i8,// ->49888
/*49864*/         OPC_CheckChild1Type, MVT::v8i8,
/*49866*/         OPC_RecordChild2, // #1 = $Vm
/*49867*/         OPC_CheckChild2Type, MVT::v8i8,
/*49869*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49871*/         OPC_EmitInteger, MVT::i32, 14, 
/*49874*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49877*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 279:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49888*/       /*SwitchType*/ 24, MVT::v16i8,// ->49914
/*49890*/         OPC_CheckChild1Type, MVT::v16i8,
/*49892*/         OPC_RecordChild2, // #1 = $Vm
/*49893*/         OPC_CheckChild2Type, MVT::v16i8,
/*49895*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49897*/         OPC_EmitInteger, MVT::i32, 14, 
/*49900*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49903*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 279:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49914*/       0, // EndSwitchType
/*49915*/     /*Scope*/ 110, /*->50026*/
/*49916*/       OPC_CheckChild0Integer, 30|128,2/*286*/, 
/*49919*/       OPC_RecordChild1, // #0 = $Vn
/*49920*/       OPC_SwitchType /*4 cases */, 24, MVT::v8i8,// ->49947
/*49923*/         OPC_CheckChild1Type, MVT::v8i8,
/*49925*/         OPC_RecordChild2, // #1 = $Vm
/*49926*/         OPC_CheckChild2Type, MVT::v8i8,
/*49928*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49930*/         OPC_EmitInteger, MVT::i32, 14, 
/*49933*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49936*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 286:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49947*/       /*SwitchType*/ 24, MVT::v4i16,// ->49973
/*49949*/         OPC_CheckChild1Type, MVT::v4i16,
/*49951*/         OPC_RecordChild2, // #1 = $Vm
/*49952*/         OPC_CheckChild2Type, MVT::v4i16,
/*49954*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49956*/         OPC_EmitInteger, MVT::i32, 14, 
/*49959*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49962*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 286:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49973*/       /*SwitchType*/ 24, MVT::v2i32,// ->49999
/*49975*/         OPC_CheckChild1Type, MVT::v2i32,
/*49977*/         OPC_RecordChild2, // #1 = $Vm
/*49978*/         OPC_CheckChild2Type, MVT::v2i32,
/*49980*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49982*/         OPC_EmitInteger, MVT::i32, 14, 
/*49985*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49988*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 286:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49999*/       /*SwitchType*/ 24, MVT::v2f32,// ->50025
/*50001*/         OPC_CheckChild1Type, MVT::v2f32,
/*50003*/         OPC_RecordChild2, // #1 = $Vm
/*50004*/         OPC_CheckChild2Type, MVT::v2f32,
/*50006*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50008*/         OPC_EmitInteger, MVT::i32, 14, 
/*50011*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50014*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 286:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50025*/       0, // EndSwitchType
/*50026*/     /*Scope*/ 10|128,1/*138*/, /*->50166*/
/*50028*/       OPC_CheckChild0Integer, 31|128,2/*287*/, 
/*50031*/       OPC_RecordChild1, // #0 = $Vm
/*50032*/       OPC_SwitchType /*6 cases */, 20, MVT::v4i16,// ->50055
/*50035*/         OPC_CheckChild1Type, MVT::v8i8,
/*50037*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50039*/         OPC_EmitInteger, MVT::i32, 14, 
/*50042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50045*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 287:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
/*50055*/       /*SwitchType*/ 20, MVT::v2i32,// ->50077
/*50057*/         OPC_CheckChild1Type, MVT::v4i16,
/*50059*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50061*/         OPC_EmitInteger, MVT::i32, 14, 
/*50064*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50067*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 287:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
/*50077*/       /*SwitchType*/ 20, MVT::v1i64,// ->50099
/*50079*/         OPC_CheckChild1Type, MVT::v2i32,
/*50081*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50083*/         OPC_EmitInteger, MVT::i32, 14, 
/*50086*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50089*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 287:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
/*50099*/       /*SwitchType*/ 20, MVT::v8i16,// ->50121
/*50101*/         OPC_CheckChild1Type, MVT::v16i8,
/*50103*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50105*/         OPC_EmitInteger, MVT::i32, 14, 
/*50108*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50111*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 287:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
/*50121*/       /*SwitchType*/ 20, MVT::v4i32,// ->50143
/*50123*/         OPC_CheckChild1Type, MVT::v8i16,
/*50125*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50127*/         OPC_EmitInteger, MVT::i32, 14, 
/*50130*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50133*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 287:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
/*50143*/       /*SwitchType*/ 20, MVT::v2i64,// ->50165
/*50145*/         OPC_CheckChild1Type, MVT::v4i32,
/*50147*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50149*/         OPC_EmitInteger, MVT::i32, 14, 
/*50152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50155*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 287:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
/*50165*/       0, // EndSwitchType
/*50166*/     /*Scope*/ 10|128,1/*138*/, /*->50306*/
/*50168*/       OPC_CheckChild0Integer, 32|128,2/*288*/, 
/*50171*/       OPC_RecordChild1, // #0 = $Vm
/*50172*/       OPC_SwitchType /*6 cases */, 20, MVT::v4i16,// ->50195
/*50175*/         OPC_CheckChild1Type, MVT::v8i8,
/*50177*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50179*/         OPC_EmitInteger, MVT::i32, 14, 
/*50182*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50185*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 288:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
/*50195*/       /*SwitchType*/ 20, MVT::v2i32,// ->50217
/*50197*/         OPC_CheckChild1Type, MVT::v4i16,
/*50199*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50201*/         OPC_EmitInteger, MVT::i32, 14, 
/*50204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50207*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 288:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
/*50217*/       /*SwitchType*/ 20, MVT::v1i64,// ->50239
/*50219*/         OPC_CheckChild1Type, MVT::v2i32,
/*50221*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50223*/         OPC_EmitInteger, MVT::i32, 14, 
/*50226*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50229*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 288:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
/*50239*/       /*SwitchType*/ 20, MVT::v8i16,// ->50261
/*50241*/         OPC_CheckChild1Type, MVT::v16i8,
/*50243*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50245*/         OPC_EmitInteger, MVT::i32, 14, 
/*50248*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50251*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 288:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
/*50261*/       /*SwitchType*/ 20, MVT::v4i32,// ->50283
/*50263*/         OPC_CheckChild1Type, MVT::v8i16,
/*50265*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50267*/         OPC_EmitInteger, MVT::i32, 14, 
/*50270*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50273*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 288:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
/*50283*/       /*SwitchType*/ 20, MVT::v2i64,// ->50305
/*50285*/         OPC_CheckChild1Type, MVT::v4i32,
/*50287*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50289*/         OPC_EmitInteger, MVT::i32, 14, 
/*50292*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50295*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 288:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
/*50305*/       0, // EndSwitchType
/*50306*/     /*Scope*/ 34|128,1/*162*/, /*->50470*/
/*50308*/       OPC_CheckChild0Integer, 28|128,2/*284*/, 
/*50311*/       OPC_RecordChild1, // #0 = $src1
/*50312*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->50339
/*50315*/         OPC_CheckChild1Type, MVT::v4i16,
/*50317*/         OPC_RecordChild2, // #1 = $Vm
/*50318*/         OPC_CheckChild2Type, MVT::v8i8,
/*50320*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50322*/         OPC_EmitInteger, MVT::i32, 14, 
/*50325*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50328*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 284:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*50339*/       /*SwitchType*/ 24, MVT::v2i32,// ->50365
/*50341*/         OPC_CheckChild1Type, MVT::v2i32,
/*50343*/         OPC_RecordChild2, // #1 = $Vm
/*50344*/         OPC_CheckChild2Type, MVT::v4i16,
/*50346*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50348*/         OPC_EmitInteger, MVT::i32, 14, 
/*50351*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50354*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 284:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*50365*/       /*SwitchType*/ 24, MVT::v1i64,// ->50391
/*50367*/         OPC_CheckChild1Type, MVT::v1i64,
/*50369*/         OPC_RecordChild2, // #1 = $Vm
/*50370*/         OPC_CheckChild2Type, MVT::v2i32,
/*50372*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50374*/         OPC_EmitInteger, MVT::i32, 14, 
/*50377*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50380*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 284:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*50391*/       /*SwitchType*/ 24, MVT::v8i16,// ->50417
/*50393*/         OPC_CheckChild1Type, MVT::v8i16,
/*50395*/         OPC_RecordChild2, // #1 = $Vm
/*50396*/         OPC_CheckChild2Type, MVT::v16i8,
/*50398*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50400*/         OPC_EmitInteger, MVT::i32, 14, 
/*50403*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50406*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 284:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*50417*/       /*SwitchType*/ 24, MVT::v4i32,// ->50443
/*50419*/         OPC_CheckChild1Type, MVT::v4i32,
/*50421*/         OPC_RecordChild2, // #1 = $Vm
/*50422*/         OPC_CheckChild2Type, MVT::v8i16,
/*50424*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50426*/         OPC_EmitInteger, MVT::i32, 14, 
/*50429*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50432*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 284:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*50443*/       /*SwitchType*/ 24, MVT::v2i64,// ->50469
/*50445*/         OPC_CheckChild1Type, MVT::v2i64,
/*50447*/         OPC_RecordChild2, // #1 = $Vm
/*50448*/         OPC_CheckChild2Type, MVT::v4i32,
/*50450*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50452*/         OPC_EmitInteger, MVT::i32, 14, 
/*50455*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50458*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 284:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*50469*/       0, // EndSwitchType
/*50470*/     /*Scope*/ 34|128,1/*162*/, /*->50634*/
/*50472*/       OPC_CheckChild0Integer, 29|128,2/*285*/, 
/*50475*/       OPC_RecordChild1, // #0 = $src1
/*50476*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->50503
/*50479*/         OPC_CheckChild1Type, MVT::v4i16,
/*50481*/         OPC_RecordChild2, // #1 = $Vm
/*50482*/         OPC_CheckChild2Type, MVT::v8i8,
/*50484*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50486*/         OPC_EmitInteger, MVT::i32, 14, 
/*50489*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50492*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 285:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*50503*/       /*SwitchType*/ 24, MVT::v2i32,// ->50529
/*50505*/         OPC_CheckChild1Type, MVT::v2i32,
/*50507*/         OPC_RecordChild2, // #1 = $Vm
/*50508*/         OPC_CheckChild2Type, MVT::v4i16,
/*50510*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50512*/         OPC_EmitInteger, MVT::i32, 14, 
/*50515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50518*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 285:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*50529*/       /*SwitchType*/ 24, MVT::v1i64,// ->50555
/*50531*/         OPC_CheckChild1Type, MVT::v1i64,
/*50533*/         OPC_RecordChild2, // #1 = $Vm
/*50534*/         OPC_CheckChild2Type, MVT::v2i32,
/*50536*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50538*/         OPC_EmitInteger, MVT::i32, 14, 
/*50541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50544*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 285:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*50555*/       /*SwitchType*/ 24, MVT::v8i16,// ->50581
/*50557*/         OPC_CheckChild1Type, MVT::v8i16,
/*50559*/         OPC_RecordChild2, // #1 = $Vm
/*50560*/         OPC_CheckChild2Type, MVT::v16i8,
/*50562*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50564*/         OPC_EmitInteger, MVT::i32, 14, 
/*50567*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50570*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 285:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*50581*/       /*SwitchType*/ 24, MVT::v4i32,// ->50607
/*50583*/         OPC_CheckChild1Type, MVT::v4i32,
/*50585*/         OPC_RecordChild2, // #1 = $Vm
/*50586*/         OPC_CheckChild2Type, MVT::v8i16,
/*50588*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50590*/         OPC_EmitInteger, MVT::i32, 14, 
/*50593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50596*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 285:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*50607*/       /*SwitchType*/ 24, MVT::v2i64,// ->50633
/*50609*/         OPC_CheckChild1Type, MVT::v2i64,
/*50611*/         OPC_RecordChild2, // #1 = $Vm
/*50612*/         OPC_CheckChild2Type, MVT::v4i32,
/*50614*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50616*/         OPC_EmitInteger, MVT::i32, 14, 
/*50619*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50622*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 285:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*50633*/       0, // EndSwitchType
/*50634*/     /*Scope*/ 110, /*->50745*/
/*50635*/       OPC_CheckChild0Integer, 33|128,2/*289*/, 
/*50638*/       OPC_RecordChild1, // #0 = $Vn
/*50639*/       OPC_SwitchType /*4 cases */, 24, MVT::v8i8,// ->50666
/*50642*/         OPC_CheckChild1Type, MVT::v8i8,
/*50644*/         OPC_RecordChild2, // #1 = $Vm
/*50645*/         OPC_CheckChild2Type, MVT::v8i8,
/*50647*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50649*/         OPC_EmitInteger, MVT::i32, 14, 
/*50652*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50655*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 289:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50666*/       /*SwitchType*/ 24, MVT::v4i16,// ->50692
/*50668*/         OPC_CheckChild1Type, MVT::v4i16,
/*50670*/         OPC_RecordChild2, // #1 = $Vm
/*50671*/         OPC_CheckChild2Type, MVT::v4i16,
/*50673*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50675*/         OPC_EmitInteger, MVT::i32, 14, 
/*50678*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50681*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 289:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50692*/       /*SwitchType*/ 24, MVT::v2i32,// ->50718
/*50694*/         OPC_CheckChild1Type, MVT::v2i32,
/*50696*/         OPC_RecordChild2, // #1 = $Vm
/*50697*/         OPC_CheckChild2Type, MVT::v2i32,
/*50699*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50701*/         OPC_EmitInteger, MVT::i32, 14, 
/*50704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50707*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 289:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50718*/       /*SwitchType*/ 24, MVT::v2f32,// ->50744
/*50720*/         OPC_CheckChild1Type, MVT::v2f32,
/*50722*/         OPC_RecordChild2, // #1 = $Vm
/*50723*/         OPC_CheckChild2Type, MVT::v2f32,
/*50725*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50727*/         OPC_EmitInteger, MVT::i32, 14, 
/*50730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50733*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 289:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50744*/       0, // EndSwitchType
/*50745*/     /*Scope*/ 84, /*->50830*/
/*50746*/       OPC_CheckChild0Integer, 34|128,2/*290*/, 
/*50749*/       OPC_RecordChild1, // #0 = $Vn
/*50750*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->50777
/*50753*/         OPC_CheckChild1Type, MVT::v8i8,
/*50755*/         OPC_RecordChild2, // #1 = $Vm
/*50756*/         OPC_CheckChild2Type, MVT::v8i8,
/*50758*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50760*/         OPC_EmitInteger, MVT::i32, 14, 
/*50763*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50766*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 290:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50777*/       /*SwitchType*/ 24, MVT::v4i16,// ->50803
/*50779*/         OPC_CheckChild1Type, MVT::v4i16,
/*50781*/         OPC_RecordChild2, // #1 = $Vm
/*50782*/         OPC_CheckChild2Type, MVT::v4i16,
/*50784*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50786*/         OPC_EmitInteger, MVT::i32, 14, 
/*50789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50792*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 290:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50803*/       /*SwitchType*/ 24, MVT::v2i32,// ->50829
/*50805*/         OPC_CheckChild1Type, MVT::v2i32,
/*50807*/         OPC_RecordChild2, // #1 = $Vm
/*50808*/         OPC_CheckChild2Type, MVT::v2i32,
/*50810*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50812*/         OPC_EmitInteger, MVT::i32, 14, 
/*50815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50818*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 290:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50829*/       0, // EndSwitchType
/*50830*/     /*Scope*/ 110, /*->50941*/
/*50831*/       OPC_CheckChild0Integer, 35|128,2/*291*/, 
/*50834*/       OPC_RecordChild1, // #0 = $Vn
/*50835*/       OPC_SwitchType /*4 cases */, 24, MVT::v8i8,// ->50862
/*50838*/         OPC_CheckChild1Type, MVT::v8i8,
/*50840*/         OPC_RecordChild2, // #1 = $Vm
/*50841*/         OPC_CheckChild2Type, MVT::v8i8,
/*50843*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50845*/         OPC_EmitInteger, MVT::i32, 14, 
/*50848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50851*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 291:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50862*/       /*SwitchType*/ 24, MVT::v4i16,// ->50888
/*50864*/         OPC_CheckChild1Type, MVT::v4i16,
/*50866*/         OPC_RecordChild2, // #1 = $Vm
/*50867*/         OPC_CheckChild2Type, MVT::v4i16,
/*50869*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50871*/         OPC_EmitInteger, MVT::i32, 14, 
/*50874*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50877*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 291:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50888*/       /*SwitchType*/ 24, MVT::v2i32,// ->50914
/*50890*/         OPC_CheckChild1Type, MVT::v2i32,
/*50892*/         OPC_RecordChild2, // #1 = $Vm
/*50893*/         OPC_CheckChild2Type, MVT::v2i32,
/*50895*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50897*/         OPC_EmitInteger, MVT::i32, 14, 
/*50900*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50903*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 291:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50914*/       /*SwitchType*/ 24, MVT::v2f32,// ->50940
/*50916*/         OPC_CheckChild1Type, MVT::v2f32,
/*50918*/         OPC_RecordChild2, // #1 = $Vm
/*50919*/         OPC_CheckChild2Type, MVT::v2f32,
/*50921*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50923*/         OPC_EmitInteger, MVT::i32, 14, 
/*50926*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50929*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 291:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50940*/       0, // EndSwitchType
/*50941*/     /*Scope*/ 84, /*->51026*/
/*50942*/       OPC_CheckChild0Integer, 36|128,2/*292*/, 
/*50945*/       OPC_RecordChild1, // #0 = $Vn
/*50946*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->50973
/*50949*/         OPC_CheckChild1Type, MVT::v8i8,
/*50951*/         OPC_RecordChild2, // #1 = $Vm
/*50952*/         OPC_CheckChild2Type, MVT::v8i8,
/*50954*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50956*/         OPC_EmitInteger, MVT::i32, 14, 
/*50959*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50962*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 292:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50973*/       /*SwitchType*/ 24, MVT::v4i16,// ->50999
/*50975*/         OPC_CheckChild1Type, MVT::v4i16,
/*50977*/         OPC_RecordChild2, // #1 = $Vm
/*50978*/         OPC_CheckChild2Type, MVT::v4i16,
/*50980*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50982*/         OPC_EmitInteger, MVT::i32, 14, 
/*50985*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50988*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 292:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50999*/       /*SwitchType*/ 24, MVT::v2i32,// ->51025
/*51001*/         OPC_CheckChild1Type, MVT::v2i32,
/*51003*/         OPC_RecordChild2, // #1 = $Vm
/*51004*/         OPC_CheckChild2Type, MVT::v2i32,
/*51006*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51008*/         OPC_EmitInteger, MVT::i32, 14, 
/*51011*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51014*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 292:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51025*/       0, // EndSwitchType
/*51026*/     /*Scope*/ 94, /*->51121*/
/*51027*/       OPC_CheckChild0Integer, 61|128,2/*317*/, 
/*51030*/       OPC_RecordChild1, // #0 = $Vm
/*51031*/       OPC_SwitchType /*4 cases */, 20, MVT::v2i32,// ->51054
/*51034*/         OPC_CheckChild1Type, MVT::v2i32,
/*51036*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51038*/         OPC_EmitInteger, MVT::i32, 14, 
/*51041*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51044*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 317:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
/*51054*/       /*SwitchType*/ 20, MVT::v4i32,// ->51076
/*51056*/         OPC_CheckChild1Type, MVT::v4i32,
/*51058*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51060*/         OPC_EmitInteger, MVT::i32, 14, 
/*51063*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51066*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 317:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
/*51076*/       /*SwitchType*/ 20, MVT::v2f32,// ->51098
/*51078*/         OPC_CheckChild1Type, MVT::v2f32,
/*51080*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51082*/         OPC_EmitInteger, MVT::i32, 14, 
/*51085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51088*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 317:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
/*51098*/       /*SwitchType*/ 20, MVT::v4f32,// ->51120
/*51100*/         OPC_CheckChild1Type, MVT::v4f32,
/*51102*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51104*/         OPC_EmitInteger, MVT::i32, 14, 
/*51107*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51110*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 317:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
/*51120*/       0, // EndSwitchType
/*51121*/     /*Scope*/ 94, /*->51216*/
/*51122*/       OPC_CheckChild0Integer, 74|128,2/*330*/, 
/*51125*/       OPC_RecordChild1, // #0 = $Vm
/*51126*/       OPC_SwitchType /*4 cases */, 20, MVT::v2i32,// ->51149
/*51129*/         OPC_CheckChild1Type, MVT::v2i32,
/*51131*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51133*/         OPC_EmitInteger, MVT::i32, 14, 
/*51136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51139*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 330:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
/*51149*/       /*SwitchType*/ 20, MVT::v4i32,// ->51171
/*51151*/         OPC_CheckChild1Type, MVT::v4i32,
/*51153*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51155*/         OPC_EmitInteger, MVT::i32, 14, 
/*51158*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51161*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 330:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
/*51171*/       /*SwitchType*/ 20, MVT::v2f32,// ->51193
/*51173*/         OPC_CheckChild1Type, MVT::v2f32,
/*51175*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51177*/         OPC_EmitInteger, MVT::i32, 14, 
/*51180*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51183*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 330:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
/*51193*/       /*SwitchType*/ 20, MVT::v4f32,// ->51215
/*51195*/         OPC_CheckChild1Type, MVT::v4f32,
/*51197*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51199*/         OPC_EmitInteger, MVT::i32, 14, 
/*51202*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51205*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 330:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
/*51215*/       0, // EndSwitchType
/*51216*/     /*Scope*/ 86|128,1/*214*/, /*->51432*/
/*51218*/       OPC_CheckChild0Integer, 78|128,2/*334*/, 
/*51221*/       OPC_RecordChild1, // #0 = $Vm
/*51222*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->51249
/*51225*/         OPC_CheckChild1Type, MVT::v4i16,
/*51227*/         OPC_RecordChild2, // #1 = $Vn
/*51228*/         OPC_CheckChild2Type, MVT::v4i16,
/*51230*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51232*/         OPC_EmitInteger, MVT::i32, 14, 
/*51235*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51238*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 334:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*51249*/       /*SwitchType*/ 24, MVT::v2i32,// ->51275
/*51251*/         OPC_CheckChild1Type, MVT::v2i32,
/*51253*/         OPC_RecordChild2, // #1 = $Vn
/*51254*/         OPC_CheckChild2Type, MVT::v2i32,
/*51256*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51258*/         OPC_EmitInteger, MVT::i32, 14, 
/*51261*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51264*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 334:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*51275*/       /*SwitchType*/ 24, MVT::v8i16,// ->51301
/*51277*/         OPC_CheckChild1Type, MVT::v8i16,
/*51279*/         OPC_RecordChild2, // #1 = $Vn
/*51280*/         OPC_CheckChild2Type, MVT::v8i16,
/*51282*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51284*/         OPC_EmitInteger, MVT::i32, 14, 
/*51287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51290*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 334:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*51301*/       /*SwitchType*/ 24, MVT::v4i32,// ->51327
/*51303*/         OPC_CheckChild1Type, MVT::v4i32,
/*51305*/         OPC_RecordChild2, // #1 = $Vn
/*51306*/         OPC_CheckChild2Type, MVT::v4i32,
/*51308*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51310*/         OPC_EmitInteger, MVT::i32, 14, 
/*51313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51316*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 334:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*51327*/       /*SwitchType*/ 24, MVT::v8i8,// ->51353
/*51329*/         OPC_CheckChild1Type, MVT::v8i8,
/*51331*/         OPC_RecordChild2, // #1 = $Vn
/*51332*/         OPC_CheckChild2Type, MVT::v8i8,
/*51334*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51336*/         OPC_EmitInteger, MVT::i32, 14, 
/*51339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51342*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 334:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*51353*/       /*SwitchType*/ 24, MVT::v16i8,// ->51379
/*51355*/         OPC_CheckChild1Type, MVT::v16i8,
/*51357*/         OPC_RecordChild2, // #1 = $Vn
/*51358*/         OPC_CheckChild2Type, MVT::v16i8,
/*51360*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51362*/         OPC_EmitInteger, MVT::i32, 14, 
/*51365*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51368*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 334:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*51379*/       /*SwitchType*/ 24, MVT::v1i64,// ->51405
/*51381*/         OPC_CheckChild1Type, MVT::v1i64,
/*51383*/         OPC_RecordChild2, // #1 = $Vn
/*51384*/         OPC_CheckChild2Type, MVT::v1i64,
/*51386*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51388*/         OPC_EmitInteger, MVT::i32, 14, 
/*51391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51394*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 334:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*51405*/       /*SwitchType*/ 24, MVT::v2i64,// ->51431
/*51407*/         OPC_CheckChild1Type, MVT::v2i64,
/*51409*/         OPC_RecordChild2, // #1 = $Vn
/*51410*/         OPC_CheckChild2Type, MVT::v2i64,
/*51412*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51414*/         OPC_EmitInteger, MVT::i32, 14, 
/*51417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51420*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 334:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*51431*/       0, // EndSwitchType
/*51432*/     /*Scope*/ 86|128,1/*214*/, /*->51648*/
/*51434*/       OPC_CheckChild0Integer, 79|128,2/*335*/, 
/*51437*/       OPC_RecordChild1, // #0 = $Vm
/*51438*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->51465
/*51441*/         OPC_CheckChild1Type, MVT::v4i16,
/*51443*/         OPC_RecordChild2, // #1 = $Vn
/*51444*/         OPC_CheckChild2Type, MVT::v4i16,
/*51446*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51448*/         OPC_EmitInteger, MVT::i32, 14, 
/*51451*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51454*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 335:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*51465*/       /*SwitchType*/ 24, MVT::v2i32,// ->51491
/*51467*/         OPC_CheckChild1Type, MVT::v2i32,
/*51469*/         OPC_RecordChild2, // #1 = $Vn
/*51470*/         OPC_CheckChild2Type, MVT::v2i32,
/*51472*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51474*/         OPC_EmitInteger, MVT::i32, 14, 
/*51477*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51480*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 335:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*51491*/       /*SwitchType*/ 24, MVT::v8i16,// ->51517
/*51493*/         OPC_CheckChild1Type, MVT::v8i16,
/*51495*/         OPC_RecordChild2, // #1 = $Vn
/*51496*/         OPC_CheckChild2Type, MVT::v8i16,
/*51498*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51500*/         OPC_EmitInteger, MVT::i32, 14, 
/*51503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51506*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 335:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*51517*/       /*SwitchType*/ 24, MVT::v4i32,// ->51543
/*51519*/         OPC_CheckChild1Type, MVT::v4i32,
/*51521*/         OPC_RecordChild2, // #1 = $Vn
/*51522*/         OPC_CheckChild2Type, MVT::v4i32,
/*51524*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51526*/         OPC_EmitInteger, MVT::i32, 14, 
/*51529*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51532*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 335:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*51543*/       /*SwitchType*/ 24, MVT::v8i8,// ->51569
/*51545*/         OPC_CheckChild1Type, MVT::v8i8,
/*51547*/         OPC_RecordChild2, // #1 = $Vn
/*51548*/         OPC_CheckChild2Type, MVT::v8i8,
/*51550*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51552*/         OPC_EmitInteger, MVT::i32, 14, 
/*51555*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51558*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 335:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*51569*/       /*SwitchType*/ 24, MVT::v16i8,// ->51595
/*51571*/         OPC_CheckChild1Type, MVT::v16i8,
/*51573*/         OPC_RecordChild2, // #1 = $Vn
/*51574*/         OPC_CheckChild2Type, MVT::v16i8,
/*51576*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51578*/         OPC_EmitInteger, MVT::i32, 14, 
/*51581*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51584*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 335:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*51595*/       /*SwitchType*/ 24, MVT::v1i64,// ->51621
/*51597*/         OPC_CheckChild1Type, MVT::v1i64,
/*51599*/         OPC_RecordChild2, // #1 = $Vn
/*51600*/         OPC_CheckChild2Type, MVT::v1i64,
/*51602*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51604*/         OPC_EmitInteger, MVT::i32, 14, 
/*51607*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51610*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 335:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*51621*/       /*SwitchType*/ 24, MVT::v2i64,// ->51647
/*51623*/         OPC_CheckChild1Type, MVT::v2i64,
/*51625*/         OPC_RecordChild2, // #1 = $Vn
/*51626*/         OPC_CheckChild2Type, MVT::v2i64,
/*51628*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51630*/         OPC_EmitInteger, MVT::i32, 14, 
/*51633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51636*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 335:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*51647*/       0, // EndSwitchType
/*51648*/     /*Scope*/ 86|128,1/*214*/, /*->51864*/
/*51650*/       OPC_CheckChild0Integer, 72|128,2/*328*/, 
/*51653*/       OPC_RecordChild1, // #0 = $Vm
/*51654*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->51681
/*51657*/         OPC_CheckChild1Type, MVT::v4i16,
/*51659*/         OPC_RecordChild2, // #1 = $Vn
/*51660*/         OPC_CheckChild2Type, MVT::v4i16,
/*51662*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51664*/         OPC_EmitInteger, MVT::i32, 14, 
/*51667*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51670*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 328:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*51681*/       /*SwitchType*/ 24, MVT::v2i32,// ->51707
/*51683*/         OPC_CheckChild1Type, MVT::v2i32,
/*51685*/         OPC_RecordChild2, // #1 = $Vn
/*51686*/         OPC_CheckChild2Type, MVT::v2i32,
/*51688*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51690*/         OPC_EmitInteger, MVT::i32, 14, 
/*51693*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51696*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 328:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*51707*/       /*SwitchType*/ 24, MVT::v8i16,// ->51733
/*51709*/         OPC_CheckChild1Type, MVT::v8i16,
/*51711*/         OPC_RecordChild2, // #1 = $Vn
/*51712*/         OPC_CheckChild2Type, MVT::v8i16,
/*51714*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51716*/         OPC_EmitInteger, MVT::i32, 14, 
/*51719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51722*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 328:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*51733*/       /*SwitchType*/ 24, MVT::v4i32,// ->51759
/*51735*/         OPC_CheckChild1Type, MVT::v4i32,
/*51737*/         OPC_RecordChild2, // #1 = $Vn
/*51738*/         OPC_CheckChild2Type, MVT::v4i32,
/*51740*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51742*/         OPC_EmitInteger, MVT::i32, 14, 
/*51745*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51748*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 328:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*51759*/       /*SwitchType*/ 24, MVT::v8i8,// ->51785
/*51761*/         OPC_CheckChild1Type, MVT::v8i8,
/*51763*/         OPC_RecordChild2, // #1 = $Vn
/*51764*/         OPC_CheckChild2Type, MVT::v8i8,
/*51766*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51768*/         OPC_EmitInteger, MVT::i32, 14, 
/*51771*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51774*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 328:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*51785*/       /*SwitchType*/ 24, MVT::v16i8,// ->51811
/*51787*/         OPC_CheckChild1Type, MVT::v16i8,
/*51789*/         OPC_RecordChild2, // #1 = $Vn
/*51790*/         OPC_CheckChild2Type, MVT::v16i8,
/*51792*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51794*/         OPC_EmitInteger, MVT::i32, 14, 
/*51797*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51800*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 328:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*51811*/       /*SwitchType*/ 24, MVT::v1i64,// ->51837
/*51813*/         OPC_CheckChild1Type, MVT::v1i64,
/*51815*/         OPC_RecordChild2, // #1 = $Vn
/*51816*/         OPC_CheckChild2Type, MVT::v1i64,
/*51818*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51820*/         OPC_EmitInteger, MVT::i32, 14, 
/*51823*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51826*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 328:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*51837*/       /*SwitchType*/ 24, MVT::v2i64,// ->51863
/*51839*/         OPC_CheckChild1Type, MVT::v2i64,
/*51841*/         OPC_RecordChild2, // #1 = $Vn
/*51842*/         OPC_CheckChild2Type, MVT::v2i64,
/*51844*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51846*/         OPC_EmitInteger, MVT::i32, 14, 
/*51849*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51852*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 328:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*51863*/       0, // EndSwitchType
/*51864*/     /*Scope*/ 86|128,1/*214*/, /*->52080*/
/*51866*/       OPC_CheckChild0Integer, 73|128,2/*329*/, 
/*51869*/       OPC_RecordChild1, // #0 = $Vm
/*51870*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->51897
/*51873*/         OPC_CheckChild1Type, MVT::v4i16,
/*51875*/         OPC_RecordChild2, // #1 = $Vn
/*51876*/         OPC_CheckChild2Type, MVT::v4i16,
/*51878*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51880*/         OPC_EmitInteger, MVT::i32, 14, 
/*51883*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51886*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 329:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*51897*/       /*SwitchType*/ 24, MVT::v2i32,// ->51923
/*51899*/         OPC_CheckChild1Type, MVT::v2i32,
/*51901*/         OPC_RecordChild2, // #1 = $Vn
/*51902*/         OPC_CheckChild2Type, MVT::v2i32,
/*51904*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51906*/         OPC_EmitInteger, MVT::i32, 14, 
/*51909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51912*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 329:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*51923*/       /*SwitchType*/ 24, MVT::v8i16,// ->51949
/*51925*/         OPC_CheckChild1Type, MVT::v8i16,
/*51927*/         OPC_RecordChild2, // #1 = $Vn
/*51928*/         OPC_CheckChild2Type, MVT::v8i16,
/*51930*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51932*/         OPC_EmitInteger, MVT::i32, 14, 
/*51935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51938*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 329:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*51949*/       /*SwitchType*/ 24, MVT::v4i32,// ->51975
/*51951*/         OPC_CheckChild1Type, MVT::v4i32,
/*51953*/         OPC_RecordChild2, // #1 = $Vn
/*51954*/         OPC_CheckChild2Type, MVT::v4i32,
/*51956*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51958*/         OPC_EmitInteger, MVT::i32, 14, 
/*51961*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51964*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 329:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*51975*/       /*SwitchType*/ 24, MVT::v8i8,// ->52001
/*51977*/         OPC_CheckChild1Type, MVT::v8i8,
/*51979*/         OPC_RecordChild2, // #1 = $Vn
/*51980*/         OPC_CheckChild2Type, MVT::v8i8,
/*51982*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51984*/         OPC_EmitInteger, MVT::i32, 14, 
/*51987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51990*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 329:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*52001*/       /*SwitchType*/ 24, MVT::v16i8,// ->52027
/*52003*/         OPC_CheckChild1Type, MVT::v16i8,
/*52005*/         OPC_RecordChild2, // #1 = $Vn
/*52006*/         OPC_CheckChild2Type, MVT::v16i8,
/*52008*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52010*/         OPC_EmitInteger, MVT::i32, 14, 
/*52013*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52016*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 329:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*52027*/       /*SwitchType*/ 24, MVT::v1i64,// ->52053
/*52029*/         OPC_CheckChild1Type, MVT::v1i64,
/*52031*/         OPC_RecordChild2, // #1 = $Vn
/*52032*/         OPC_CheckChild2Type, MVT::v1i64,
/*52034*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52036*/         OPC_EmitInteger, MVT::i32, 14, 
/*52039*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52042*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 329:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*52053*/       /*SwitchType*/ 24, MVT::v2i64,// ->52079
/*52055*/         OPC_CheckChild1Type, MVT::v2i64,
/*52057*/         OPC_RecordChild2, // #1 = $Vn
/*52058*/         OPC_CheckChild2Type, MVT::v2i64,
/*52060*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52062*/         OPC_EmitInteger, MVT::i32, 14, 
/*52065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52068*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 329:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*52079*/       0, // EndSwitchType
/*52080*/     /*Scope*/ 86|128,1/*214*/, /*->52296*/
/*52082*/       OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*52085*/       OPC_RecordChild1, // #0 = $Vm
/*52086*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->52113
/*52089*/         OPC_CheckChild1Type, MVT::v4i16,
/*52091*/         OPC_RecordChild2, // #1 = $Vn
/*52092*/         OPC_CheckChild2Type, MVT::v4i16,
/*52094*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52096*/         OPC_EmitInteger, MVT::i32, 14, 
/*52099*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52102*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 311:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52113*/       /*SwitchType*/ 24, MVT::v2i32,// ->52139
/*52115*/         OPC_CheckChild1Type, MVT::v2i32,
/*52117*/         OPC_RecordChild2, // #1 = $Vn
/*52118*/         OPC_CheckChild2Type, MVT::v2i32,
/*52120*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52122*/         OPC_EmitInteger, MVT::i32, 14, 
/*52125*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52128*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 311:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52139*/       /*SwitchType*/ 24, MVT::v8i16,// ->52165
/*52141*/         OPC_CheckChild1Type, MVT::v8i16,
/*52143*/         OPC_RecordChild2, // #1 = $Vn
/*52144*/         OPC_CheckChild2Type, MVT::v8i16,
/*52146*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52148*/         OPC_EmitInteger, MVT::i32, 14, 
/*52151*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52154*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 311:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*52165*/       /*SwitchType*/ 24, MVT::v4i32,// ->52191
/*52167*/         OPC_CheckChild1Type, MVT::v4i32,
/*52169*/         OPC_RecordChild2, // #1 = $Vn
/*52170*/         OPC_CheckChild2Type, MVT::v4i32,
/*52172*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52174*/         OPC_EmitInteger, MVT::i32, 14, 
/*52177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52180*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 311:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*52191*/       /*SwitchType*/ 24, MVT::v8i8,// ->52217
/*52193*/         OPC_CheckChild1Type, MVT::v8i8,
/*52195*/         OPC_RecordChild2, // #1 = $Vn
/*52196*/         OPC_CheckChild2Type, MVT::v8i8,
/*52198*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52200*/         OPC_EmitInteger, MVT::i32, 14, 
/*52203*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52206*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 311:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*52217*/       /*SwitchType*/ 24, MVT::v16i8,// ->52243
/*52219*/         OPC_CheckChild1Type, MVT::v16i8,
/*52221*/         OPC_RecordChild2, // #1 = $Vn
/*52222*/         OPC_CheckChild2Type, MVT::v16i8,
/*52224*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52226*/         OPC_EmitInteger, MVT::i32, 14, 
/*52229*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52232*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 311:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*52243*/       /*SwitchType*/ 24, MVT::v1i64,// ->52269
/*52245*/         OPC_CheckChild1Type, MVT::v1i64,
/*52247*/         OPC_RecordChild2, // #1 = $Vn
/*52248*/         OPC_CheckChild2Type, MVT::v1i64,
/*52250*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52252*/         OPC_EmitInteger, MVT::i32, 14, 
/*52255*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52258*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 311:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*52269*/       /*SwitchType*/ 24, MVT::v2i64,// ->52295
/*52271*/         OPC_CheckChild1Type, MVT::v2i64,
/*52273*/         OPC_RecordChild2, // #1 = $Vn
/*52274*/         OPC_CheckChild2Type, MVT::v2i64,
/*52276*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52278*/         OPC_EmitInteger, MVT::i32, 14, 
/*52281*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52284*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 311:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*52295*/       0, // EndSwitchType
/*52296*/     /*Scope*/ 86|128,1/*214*/, /*->52512*/
/*52298*/       OPC_CheckChild0Integer, 57|128,2/*313*/, 
/*52301*/       OPC_RecordChild1, // #0 = $Vm
/*52302*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->52329
/*52305*/         OPC_CheckChild1Type, MVT::v4i16,
/*52307*/         OPC_RecordChild2, // #1 = $Vn
/*52308*/         OPC_CheckChild2Type, MVT::v4i16,
/*52310*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52312*/         OPC_EmitInteger, MVT::i32, 14, 
/*52315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52318*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 313:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52329*/       /*SwitchType*/ 24, MVT::v2i32,// ->52355
/*52331*/         OPC_CheckChild1Type, MVT::v2i32,
/*52333*/         OPC_RecordChild2, // #1 = $Vn
/*52334*/         OPC_CheckChild2Type, MVT::v2i32,
/*52336*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52338*/         OPC_EmitInteger, MVT::i32, 14, 
/*52341*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52344*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 313:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52355*/       /*SwitchType*/ 24, MVT::v8i16,// ->52381
/*52357*/         OPC_CheckChild1Type, MVT::v8i16,
/*52359*/         OPC_RecordChild2, // #1 = $Vn
/*52360*/         OPC_CheckChild2Type, MVT::v8i16,
/*52362*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52364*/         OPC_EmitInteger, MVT::i32, 14, 
/*52367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 313:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*52381*/       /*SwitchType*/ 24, MVT::v4i32,// ->52407
/*52383*/         OPC_CheckChild1Type, MVT::v4i32,
/*52385*/         OPC_RecordChild2, // #1 = $Vn
/*52386*/         OPC_CheckChild2Type, MVT::v4i32,
/*52388*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52390*/         OPC_EmitInteger, MVT::i32, 14, 
/*52393*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52396*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 313:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*52407*/       /*SwitchType*/ 24, MVT::v8i8,// ->52433
/*52409*/         OPC_CheckChild1Type, MVT::v8i8,
/*52411*/         OPC_RecordChild2, // #1 = $Vn
/*52412*/         OPC_CheckChild2Type, MVT::v8i8,
/*52414*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52416*/         OPC_EmitInteger, MVT::i32, 14, 
/*52419*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52422*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 313:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*52433*/       /*SwitchType*/ 24, MVT::v16i8,// ->52459
/*52435*/         OPC_CheckChild1Type, MVT::v16i8,
/*52437*/         OPC_RecordChild2, // #1 = $Vn
/*52438*/         OPC_CheckChild2Type, MVT::v16i8,
/*52440*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52442*/         OPC_EmitInteger, MVT::i32, 14, 
/*52445*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52448*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 313:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*52459*/       /*SwitchType*/ 24, MVT::v1i64,// ->52485
/*52461*/         OPC_CheckChild1Type, MVT::v1i64,
/*52463*/         OPC_RecordChild2, // #1 = $Vn
/*52464*/         OPC_CheckChild2Type, MVT::v1i64,
/*52466*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52468*/         OPC_EmitInteger, MVT::i32, 14, 
/*52471*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52474*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 313:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*52485*/       /*SwitchType*/ 24, MVT::v2i64,// ->52511
/*52487*/         OPC_CheckChild1Type, MVT::v2i64,
/*52489*/         OPC_RecordChild2, // #1 = $Vn
/*52490*/         OPC_CheckChild2Type, MVT::v2i64,
/*52492*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52494*/         OPC_EmitInteger, MVT::i32, 14, 
/*52497*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52500*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 313:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*52511*/       0, // EndSwitchType
/*52512*/     /*Scope*/ 86|128,1/*214*/, /*->52728*/
/*52514*/       OPC_CheckChild0Integer, 50|128,2/*306*/, 
/*52517*/       OPC_RecordChild1, // #0 = $Vm
/*52518*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->52545
/*52521*/         OPC_CheckChild1Type, MVT::v4i16,
/*52523*/         OPC_RecordChild2, // #1 = $Vn
/*52524*/         OPC_CheckChild2Type, MVT::v4i16,
/*52526*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52528*/         OPC_EmitInteger, MVT::i32, 14, 
/*52531*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52534*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 306:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52545*/       /*SwitchType*/ 24, MVT::v2i32,// ->52571
/*52547*/         OPC_CheckChild1Type, MVT::v2i32,
/*52549*/         OPC_RecordChild2, // #1 = $Vn
/*52550*/         OPC_CheckChild2Type, MVT::v2i32,
/*52552*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52554*/         OPC_EmitInteger, MVT::i32, 14, 
/*52557*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52560*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 306:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52571*/       /*SwitchType*/ 24, MVT::v8i16,// ->52597
/*52573*/         OPC_CheckChild1Type, MVT::v8i16,
/*52575*/         OPC_RecordChild2, // #1 = $Vn
/*52576*/         OPC_CheckChild2Type, MVT::v8i16,
/*52578*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52580*/         OPC_EmitInteger, MVT::i32, 14, 
/*52583*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52586*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 306:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*52597*/       /*SwitchType*/ 24, MVT::v4i32,// ->52623
/*52599*/         OPC_CheckChild1Type, MVT::v4i32,
/*52601*/         OPC_RecordChild2, // #1 = $Vn
/*52602*/         OPC_CheckChild2Type, MVT::v4i32,
/*52604*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52606*/         OPC_EmitInteger, MVT::i32, 14, 
/*52609*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52612*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 306:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*52623*/       /*SwitchType*/ 24, MVT::v8i8,// ->52649
/*52625*/         OPC_CheckChild1Type, MVT::v8i8,
/*52627*/         OPC_RecordChild2, // #1 = $Vn
/*52628*/         OPC_CheckChild2Type, MVT::v8i8,
/*52630*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52632*/         OPC_EmitInteger, MVT::i32, 14, 
/*52635*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52638*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 306:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*52649*/       /*SwitchType*/ 24, MVT::v16i8,// ->52675
/*52651*/         OPC_CheckChild1Type, MVT::v16i8,
/*52653*/         OPC_RecordChild2, // #1 = $Vn
/*52654*/         OPC_CheckChild2Type, MVT::v16i8,
/*52656*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52658*/         OPC_EmitInteger, MVT::i32, 14, 
/*52661*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52664*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 306:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*52675*/       /*SwitchType*/ 24, MVT::v1i64,// ->52701
/*52677*/         OPC_CheckChild1Type, MVT::v1i64,
/*52679*/         OPC_RecordChild2, // #1 = $Vn
/*52680*/         OPC_CheckChild2Type, MVT::v1i64,
/*52682*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52684*/         OPC_EmitInteger, MVT::i32, 14, 
/*52687*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52690*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 306:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*52701*/       /*SwitchType*/ 24, MVT::v2i64,// ->52727
/*52703*/         OPC_CheckChild1Type, MVT::v2i64,
/*52705*/         OPC_RecordChild2, // #1 = $Vn
/*52706*/         OPC_CheckChild2Type, MVT::v2i64,
/*52708*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52710*/         OPC_EmitInteger, MVT::i32, 14, 
/*52713*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52716*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 306:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*52727*/       0, // EndSwitchType
/*52728*/     /*Scope*/ 86|128,1/*214*/, /*->52944*/
/*52730*/       OPC_CheckChild0Integer, 51|128,2/*307*/, 
/*52733*/       OPC_RecordChild1, // #0 = $Vm
/*52734*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->52761
/*52737*/         OPC_CheckChild1Type, MVT::v4i16,
/*52739*/         OPC_RecordChild2, // #1 = $Vn
/*52740*/         OPC_CheckChild2Type, MVT::v4i16,
/*52742*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52744*/         OPC_EmitInteger, MVT::i32, 14, 
/*52747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52750*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 307:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52761*/       /*SwitchType*/ 24, MVT::v2i32,// ->52787
/*52763*/         OPC_CheckChild1Type, MVT::v2i32,
/*52765*/         OPC_RecordChild2, // #1 = $Vn
/*52766*/         OPC_CheckChild2Type, MVT::v2i32,
/*52768*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52770*/         OPC_EmitInteger, MVT::i32, 14, 
/*52773*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52776*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 307:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52787*/       /*SwitchType*/ 24, MVT::v8i16,// ->52813
/*52789*/         OPC_CheckChild1Type, MVT::v8i16,
/*52791*/         OPC_RecordChild2, // #1 = $Vn
/*52792*/         OPC_CheckChild2Type, MVT::v8i16,
/*52794*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52796*/         OPC_EmitInteger, MVT::i32, 14, 
/*52799*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52802*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 307:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*52813*/       /*SwitchType*/ 24, MVT::v4i32,// ->52839
/*52815*/         OPC_CheckChild1Type, MVT::v4i32,
/*52817*/         OPC_RecordChild2, // #1 = $Vn
/*52818*/         OPC_CheckChild2Type, MVT::v4i32,
/*52820*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52822*/         OPC_EmitInteger, MVT::i32, 14, 
/*52825*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52828*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 307:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*52839*/       /*SwitchType*/ 24, MVT::v8i8,// ->52865
/*52841*/         OPC_CheckChild1Type, MVT::v8i8,
/*52843*/         OPC_RecordChild2, // #1 = $Vn
/*52844*/         OPC_CheckChild2Type, MVT::v8i8,
/*52846*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52848*/         OPC_EmitInteger, MVT::i32, 14, 
/*52851*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52854*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 307:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*52865*/       /*SwitchType*/ 24, MVT::v16i8,// ->52891
/*52867*/         OPC_CheckChild1Type, MVT::v16i8,
/*52869*/         OPC_RecordChild2, // #1 = $Vn
/*52870*/         OPC_CheckChild2Type, MVT::v16i8,
/*52872*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52874*/         OPC_EmitInteger, MVT::i32, 14, 
/*52877*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52880*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 307:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*52891*/       /*SwitchType*/ 24, MVT::v1i64,// ->52917
/*52893*/         OPC_CheckChild1Type, MVT::v1i64,
/*52895*/         OPC_RecordChild2, // #1 = $Vn
/*52896*/         OPC_CheckChild2Type, MVT::v1i64,
/*52898*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52900*/         OPC_EmitInteger, MVT::i32, 14, 
/*52903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52906*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 307:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*52917*/       /*SwitchType*/ 24, MVT::v2i64,// ->52943
/*52919*/         OPC_CheckChild1Type, MVT::v2i64,
/*52921*/         OPC_RecordChild2, // #1 = $Vn
/*52922*/         OPC_CheckChild2Type, MVT::v2i64,
/*52924*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52926*/         OPC_EmitInteger, MVT::i32, 14, 
/*52929*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52932*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 307:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*52943*/       0, // EndSwitchType
/*52944*/     /*Scope*/ 10|128,1/*138*/, /*->53084*/
/*52946*/       OPC_CheckChild0Integer, 116|128,1/*244*/, 
/*52949*/       OPC_RecordChild1, // #0 = $Vm
/*52950*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->52973
/*52953*/         OPC_CheckChild1Type, MVT::v8i8,
/*52955*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52957*/         OPC_EmitInteger, MVT::i32, 14, 
/*52960*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52963*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 244:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
/*52973*/       /*SwitchType*/ 20, MVT::v4i16,// ->52995
/*52975*/         OPC_CheckChild1Type, MVT::v4i16,
/*52977*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52979*/         OPC_EmitInteger, MVT::i32, 14, 
/*52982*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52985*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 244:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
/*52995*/       /*SwitchType*/ 20, MVT::v2i32,// ->53017
/*52997*/         OPC_CheckChild1Type, MVT::v2i32,
/*52999*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53001*/         OPC_EmitInteger, MVT::i32, 14, 
/*53004*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53007*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 244:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
/*53017*/       /*SwitchType*/ 20, MVT::v16i8,// ->53039
/*53019*/         OPC_CheckChild1Type, MVT::v16i8,
/*53021*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53023*/         OPC_EmitInteger, MVT::i32, 14, 
/*53026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53029*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 244:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
/*53039*/       /*SwitchType*/ 20, MVT::v8i16,// ->53061
/*53041*/         OPC_CheckChild1Type, MVT::v8i16,
/*53043*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53045*/         OPC_EmitInteger, MVT::i32, 14, 
/*53048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53051*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 244:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
/*53061*/       /*SwitchType*/ 20, MVT::v4i32,// ->53083
/*53063*/         OPC_CheckChild1Type, MVT::v4i32,
/*53065*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53067*/         OPC_EmitInteger, MVT::i32, 14, 
/*53070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53073*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 244:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
/*53083*/       0, // EndSwitchType
/*53084*/     /*Scope*/ 10|128,1/*138*/, /*->53224*/
/*53086*/       OPC_CheckChild0Integer, 37|128,2/*293*/, 
/*53089*/       OPC_RecordChild1, // #0 = $Vm
/*53090*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->53113
/*53093*/         OPC_CheckChild1Type, MVT::v8i8,
/*53095*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53097*/         OPC_EmitInteger, MVT::i32, 14, 
/*53100*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53103*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 293:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
/*53113*/       /*SwitchType*/ 20, MVT::v4i16,// ->53135
/*53115*/         OPC_CheckChild1Type, MVT::v4i16,
/*53117*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53119*/         OPC_EmitInteger, MVT::i32, 14, 
/*53122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53125*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 293:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
/*53135*/       /*SwitchType*/ 20, MVT::v2i32,// ->53157
/*53137*/         OPC_CheckChild1Type, MVT::v2i32,
/*53139*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53141*/         OPC_EmitInteger, MVT::i32, 14, 
/*53144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53147*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 293:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
/*53157*/       /*SwitchType*/ 20, MVT::v16i8,// ->53179
/*53159*/         OPC_CheckChild1Type, MVT::v16i8,
/*53161*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53163*/         OPC_EmitInteger, MVT::i32, 14, 
/*53166*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53169*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 293:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
/*53179*/       /*SwitchType*/ 20, MVT::v8i16,// ->53201
/*53181*/         OPC_CheckChild1Type, MVT::v8i16,
/*53183*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53185*/         OPC_EmitInteger, MVT::i32, 14, 
/*53188*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53191*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 293:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
/*53201*/       /*SwitchType*/ 20, MVT::v4i32,// ->53223
/*53203*/         OPC_CheckChild1Type, MVT::v4i32,
/*53205*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53207*/         OPC_EmitInteger, MVT::i32, 14, 
/*53210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53213*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 293:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
/*53223*/       0, // EndSwitchType
/*53224*/     /*Scope*/ 10|128,1/*138*/, /*->53364*/
/*53226*/       OPC_CheckChild0Integer, 45|128,2/*301*/, 
/*53229*/       OPC_RecordChild1, // #0 = $Vm
/*53230*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->53253
/*53233*/         OPC_CheckChild1Type, MVT::v8i8,
/*53235*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53237*/         OPC_EmitInteger, MVT::i32, 14, 
/*53240*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53243*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 301:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
/*53253*/       /*SwitchType*/ 20, MVT::v4i16,// ->53275
/*53255*/         OPC_CheckChild1Type, MVT::v4i16,
/*53257*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53259*/         OPC_EmitInteger, MVT::i32, 14, 
/*53262*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53265*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 301:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
/*53275*/       /*SwitchType*/ 20, MVT::v2i32,// ->53297
/*53277*/         OPC_CheckChild1Type, MVT::v2i32,
/*53279*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53281*/         OPC_EmitInteger, MVT::i32, 14, 
/*53284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53287*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 301:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
/*53297*/       /*SwitchType*/ 20, MVT::v16i8,// ->53319
/*53299*/         OPC_CheckChild1Type, MVT::v16i8,
/*53301*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53303*/         OPC_EmitInteger, MVT::i32, 14, 
/*53306*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53309*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 301:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
/*53319*/       /*SwitchType*/ 20, MVT::v8i16,// ->53341
/*53321*/         OPC_CheckChild1Type, MVT::v8i16,
/*53323*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53325*/         OPC_EmitInteger, MVT::i32, 14, 
/*53328*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53331*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 301:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
/*53341*/       /*SwitchType*/ 20, MVT::v4i32,// ->53363
/*53343*/         OPC_CheckChild1Type, MVT::v4i32,
/*53345*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53347*/         OPC_EmitInteger, MVT::i32, 14, 
/*53350*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53353*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 301:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
/*53363*/       0, // EndSwitchType
/*53364*/     /*Scope*/ 10|128,1/*138*/, /*->53504*/
/*53366*/       OPC_CheckChild0Integer, 120|128,1/*248*/, 
/*53369*/       OPC_RecordChild1, // #0 = $Vm
/*53370*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->53393
/*53373*/         OPC_CheckChild1Type, MVT::v8i8,
/*53375*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53377*/         OPC_EmitInteger, MVT::i32, 14, 
/*53380*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53383*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 248:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
/*53393*/       /*SwitchType*/ 20, MVT::v4i16,// ->53415
/*53395*/         OPC_CheckChild1Type, MVT::v4i16,
/*53397*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53399*/         OPC_EmitInteger, MVT::i32, 14, 
/*53402*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53405*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 248:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
/*53415*/       /*SwitchType*/ 20, MVT::v2i32,// ->53437
/*53417*/         OPC_CheckChild1Type, MVT::v2i32,
/*53419*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53421*/         OPC_EmitInteger, MVT::i32, 14, 
/*53424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 248:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
/*53437*/       /*SwitchType*/ 20, MVT::v16i8,// ->53459
/*53439*/         OPC_CheckChild1Type, MVT::v16i8,
/*53441*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53443*/         OPC_EmitInteger, MVT::i32, 14, 
/*53446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53449*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 248:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
/*53459*/       /*SwitchType*/ 20, MVT::v8i16,// ->53481
/*53461*/         OPC_CheckChild1Type, MVT::v8i16,
/*53463*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53465*/         OPC_EmitInteger, MVT::i32, 14, 
/*53468*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53471*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 248:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
/*53481*/       /*SwitchType*/ 20, MVT::v4i32,// ->53503
/*53483*/         OPC_CheckChild1Type, MVT::v4i32,
/*53485*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53487*/         OPC_EmitInteger, MVT::i32, 14, 
/*53490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53493*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 248:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
/*53503*/       0, // EndSwitchType
/*53504*/     /*Scope*/ 72, /*->53577*/
/*53505*/       OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*53508*/       OPC_RecordChild1, // #0 = $Vm
/*53509*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->53532
/*53512*/         OPC_CheckChild1Type, MVT::v8i16,
/*53514*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53516*/         OPC_EmitInteger, MVT::i32, 14, 
/*53519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53522*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 298:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
/*53532*/       /*SwitchType*/ 20, MVT::v4i16,// ->53554
/*53534*/         OPC_CheckChild1Type, MVT::v4i32,
/*53536*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53538*/         OPC_EmitInteger, MVT::i32, 14, 
/*53541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53544*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 298:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
/*53554*/       /*SwitchType*/ 20, MVT::v2i32,// ->53576
/*53556*/         OPC_CheckChild1Type, MVT::v2i64,
/*53558*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53560*/         OPC_EmitInteger, MVT::i32, 14, 
/*53563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53566*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 298:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
/*53576*/       0, // EndSwitchType
/*53577*/     /*Scope*/ 72, /*->53650*/
/*53578*/       OPC_CheckChild0Integer, 44|128,2/*300*/, 
/*53581*/       OPC_RecordChild1, // #0 = $Vm
/*53582*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->53605
/*53585*/         OPC_CheckChild1Type, MVT::v8i16,
/*53587*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53589*/         OPC_EmitInteger, MVT::i32, 14, 
/*53592*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53595*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 300:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
/*53605*/       /*SwitchType*/ 20, MVT::v4i16,// ->53627
/*53607*/         OPC_CheckChild1Type, MVT::v4i32,
/*53609*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53611*/         OPC_EmitInteger, MVT::i32, 14, 
/*53614*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53617*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 300:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
/*53627*/       /*SwitchType*/ 20, MVT::v2i32,// ->53649
/*53629*/         OPC_CheckChild1Type, MVT::v2i64,
/*53631*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53633*/         OPC_EmitInteger, MVT::i32, 14, 
/*53636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53639*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 300:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
/*53649*/       0, // EndSwitchType
/*53650*/     /*Scope*/ 72, /*->53723*/
/*53651*/       OPC_CheckChild0Integer, 43|128,2/*299*/, 
/*53654*/       OPC_RecordChild1, // #0 = $Vm
/*53655*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->53678
/*53658*/         OPC_CheckChild1Type, MVT::v8i16,
/*53660*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53662*/         OPC_EmitInteger, MVT::i32, 14, 
/*53665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53668*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 299:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
/*53678*/       /*SwitchType*/ 20, MVT::v4i16,// ->53700
/*53680*/         OPC_CheckChild1Type, MVT::v4i32,
/*53682*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53684*/         OPC_EmitInteger, MVT::i32, 14, 
/*53687*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53690*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 299:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
/*53700*/       /*SwitchType*/ 20, MVT::v2i32,// ->53722
/*53702*/         OPC_CheckChild1Type, MVT::v2i64,
/*53704*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53706*/         OPC_EmitInteger, MVT::i32, 14, 
/*53709*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53712*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 299:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
/*53722*/       0, // EndSwitchType
/*53723*/     /*Scope*/ 34, /*->53758*/
/*53724*/       OPC_CheckChild0Integer, 121|128,1/*249*/, 
/*53727*/       OPC_RecordChild1, // #0 = $Vm
/*53728*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->53743
/*53731*/         OPC_CheckChild1Type, MVT::v2f32,
/*53733*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53735*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 249:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSD:v2i32 DPR:v2f32:$Vm)
/*53743*/       /*SwitchType*/ 12, MVT::v4i32,// ->53757
/*53745*/         OPC_CheckChild1Type, MVT::v4f32,
/*53747*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53749*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 249:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSQ:v4i32 QPR:v4f32:$Vm)
/*53757*/       0, // EndSwitchType
/*53758*/     /*Scope*/ 34, /*->53793*/
/*53759*/       OPC_CheckChild0Integer, 122|128,1/*250*/, 
/*53762*/       OPC_RecordChild1, // #0 = $Vm
/*53763*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->53778
/*53766*/         OPC_CheckChild1Type, MVT::v2f32,
/*53768*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53770*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 250:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUD:v2i32 DPR:v2f32:$Vm)
/*53778*/       /*SwitchType*/ 12, MVT::v4i32,// ->53792
/*53780*/         OPC_CheckChild1Type, MVT::v4f32,
/*53782*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53784*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 250:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUQ:v4i32 QPR:v4f32:$Vm)
/*53792*/       0, // EndSwitchType
/*53793*/     /*Scope*/ 34, /*->53828*/
/*53794*/       OPC_CheckChild0Integer, 3|128,2/*259*/, 
/*53797*/       OPC_RecordChild1, // #0 = $Vm
/*53798*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->53813
/*53801*/         OPC_CheckChild1Type, MVT::v2f32,
/*53803*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53805*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 259:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSD:v2i32 DPR:v2f32:$Vm)
/*53813*/       /*SwitchType*/ 12, MVT::v4i32,// ->53827
/*53815*/         OPC_CheckChild1Type, MVT::v4f32,
/*53817*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53819*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 259:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSQ:v4i32 QPR:v4f32:$Vm)
/*53827*/       0, // EndSwitchType
/*53828*/     /*Scope*/ 34, /*->53863*/
/*53829*/       OPC_CheckChild0Integer, 4|128,2/*260*/, 
/*53832*/       OPC_RecordChild1, // #0 = $Vm
/*53833*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->53848
/*53836*/         OPC_CheckChild1Type, MVT::v2f32,
/*53838*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53840*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 260:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUD:v2i32 DPR:v2f32:$Vm)
/*53848*/       /*SwitchType*/ 12, MVT::v4i32,// ->53862
/*53850*/         OPC_CheckChild1Type, MVT::v4f32,
/*53852*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53854*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 260:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUQ:v4i32 QPR:v4f32:$Vm)
/*53862*/       0, // EndSwitchType
/*53863*/     /*Scope*/ 34, /*->53898*/
/*53864*/       OPC_CheckChild0Integer, 5|128,2/*261*/, 
/*53867*/       OPC_RecordChild1, // #0 = $Vm
/*53868*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->53883
/*53871*/         OPC_CheckChild1Type, MVT::v2f32,
/*53873*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53875*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 261:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSD:v2i32 DPR:v2f32:$Vm)
/*53883*/       /*SwitchType*/ 12, MVT::v4i32,// ->53897
/*53885*/         OPC_CheckChild1Type, MVT::v4f32,
/*53887*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53889*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 261:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSQ:v4i32 QPR:v4f32:$Vm)
/*53897*/       0, // EndSwitchType
/*53898*/     /*Scope*/ 34, /*->53933*/
/*53899*/       OPC_CheckChild0Integer, 6|128,2/*262*/, 
/*53902*/       OPC_RecordChild1, // #0 = $Vm
/*53903*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->53918
/*53906*/         OPC_CheckChild1Type, MVT::v2f32,
/*53908*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53910*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 262:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUD:v2i32 DPR:v2f32:$Vm)
/*53918*/       /*SwitchType*/ 12, MVT::v4i32,// ->53932
/*53920*/         OPC_CheckChild1Type, MVT::v4f32,
/*53922*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53924*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 262:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUQ:v4i32 QPR:v4f32:$Vm)
/*53932*/       0, // EndSwitchType
/*53933*/     /*Scope*/ 34, /*->53968*/
/*53934*/       OPC_CheckChild0Integer, 1|128,2/*257*/, 
/*53937*/       OPC_RecordChild1, // #0 = $Vm
/*53938*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->53953
/*53941*/         OPC_CheckChild1Type, MVT::v2f32,
/*53943*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53945*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 257:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSD:v2i32 DPR:v2f32:$Vm)
/*53953*/       /*SwitchType*/ 12, MVT::v4i32,// ->53967
/*53955*/         OPC_CheckChild1Type, MVT::v4f32,
/*53957*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53959*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 257:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSQ:v4i32 QPR:v4f32:$Vm)
/*53967*/       0, // EndSwitchType
/*53968*/     /*Scope*/ 34, /*->54003*/
/*53969*/       OPC_CheckChild0Integer, 2|128,2/*258*/, 
/*53972*/       OPC_RecordChild1, // #0 = $Vm
/*53973*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->53988
/*53976*/         OPC_CheckChild1Type, MVT::v2f32,
/*53978*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53980*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 258:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUD:v2i32 DPR:v2f32:$Vm)
/*53988*/       /*SwitchType*/ 12, MVT::v4i32,// ->54002
/*53990*/         OPC_CheckChild1Type, MVT::v4f32,
/*53992*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53994*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 258:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUQ:v4i32 QPR:v4f32:$Vm)
/*54002*/       0, // EndSwitchType
/*54003*/     /*Scope*/ 22, /*->54026*/
/*54004*/       OPC_CheckChild0Integer, 125|128,1/*253*/, 
/*54007*/       OPC_RecordChild1, // #0 = $Vm
/*54008*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*54010*/       OPC_EmitInteger, MVT::i32, 14, 
/*54013*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54016*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2h), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 253:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*54026*/     /*Scope*/ 24, /*->54051*/
/*54027*/       OPC_CheckChild0Integer, 87|128,2/*343*/, 
/*54030*/       OPC_RecordChild1, // #0 = $Vn
/*54031*/       OPC_RecordChild2, // #1 = $Vm
/*54032*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54034*/       OPC_EmitInteger, MVT::i32, 14, 
/*54037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54040*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTBL1), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 343:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*54051*/     /*Scope*/ 26, /*->54078*/
/*54052*/       OPC_CheckChild0Integer, 91|128,2/*347*/, 
/*54055*/       OPC_RecordChild1, // #0 = $orig
/*54056*/       OPC_RecordChild2, // #1 = $Vn
/*54057*/       OPC_RecordChild3, // #2 = $Vm
/*54058*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54060*/       OPC_EmitInteger, MVT::i32, 14, 
/*54063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54066*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTBX1), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i8 347:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*54078*/     /*Scope*/ 16, /*->54095*/
/*54079*/       OPC_CheckChild0Integer, 100|128,1/*228*/, 
/*54082*/       OPC_RecordChild1, // #0 = $src
/*54083*/       OPC_RecordChild2, // #1 = $Vm
/*54084*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*54086*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESD), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 228:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESD:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*54095*/     /*Scope*/ 16, /*->54112*/
/*54096*/       OPC_CheckChild0Integer, 101|128,1/*229*/, 
/*54099*/       OPC_RecordChild1, // #0 = $src
/*54100*/       OPC_RecordChild2, // #1 = $Vm
/*54101*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*54103*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESE), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 229:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESE:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*54112*/     /*Scope*/ 14, /*->54127*/
/*54113*/       OPC_CheckChild0Integer, 102|128,1/*230*/, 
/*54116*/       OPC_RecordChild1, // #0 = $Vm
/*54117*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*54119*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESIMC), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 230:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESIMC:v16i8 QPR:v16i8:$Vm)
/*54127*/     /*Scope*/ 14, /*->54142*/
/*54128*/       OPC_CheckChild0Integer, 103|128,1/*231*/, 
/*54131*/       OPC_RecordChild1, // #0 = $Vm
/*54132*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*54134*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESMC), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 231:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESMC:v16i8 QPR:v16i8:$Vm)
/*54142*/     /*Scope*/ 16, /*->54159*/
/*54143*/       OPC_CheckChild0Integer, 109|128,1/*237*/, 
/*54146*/       OPC_RecordChild1, // #0 = $src
/*54147*/       OPC_RecordChild2, // #1 = $Vm
/*54148*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*54150*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1SU1), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 237:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*54159*/     /*Scope*/ 16, /*->54176*/
/*54160*/       OPC_CheckChild0Integer, 112|128,1/*240*/, 
/*54163*/       OPC_RecordChild1, // #0 = $src
/*54164*/       OPC_RecordChild2, // #1 = $Vm
/*54165*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*54167*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256SU0), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 240:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*54176*/     /*Scope*/ 18, /*->54195*/
/*54177*/       OPC_CheckChild0Integer, 108|128,1/*236*/, 
/*54180*/       OPC_RecordChild1, // #0 = $src
/*54181*/       OPC_RecordChild2, // #1 = $Vn
/*54182*/       OPC_RecordChild3, // #2 = $Vm
/*54183*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*54185*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1SU0), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 236:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*54195*/     /*Scope*/ 18, /*->54214*/
/*54196*/       OPC_CheckChild0Integer, 110|128,1/*238*/, 
/*54199*/       OPC_RecordChild1, // #0 = $src
/*54200*/       OPC_RecordChild2, // #1 = $Vn
/*54201*/       OPC_RecordChild3, // #2 = $Vm
/*54202*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*54204*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256H), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 238:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*54214*/     /*Scope*/ 18, /*->54233*/
/*54215*/       OPC_CheckChild0Integer, 111|128,1/*239*/, 
/*54218*/       OPC_RecordChild1, // #0 = $src
/*54219*/       OPC_RecordChild2, // #1 = $Vn
/*54220*/       OPC_RecordChild3, // #2 = $Vm
/*54221*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*54223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256H2), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 239:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H2:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*54233*/     /*Scope*/ 18, /*->54252*/
/*54234*/       OPC_CheckChild0Integer, 113|128,1/*241*/, 
/*54237*/       OPC_RecordChild1, // #0 = $src
/*54238*/       OPC_RecordChild2, // #1 = $Vn
/*54239*/       OPC_RecordChild3, // #2 = $Vm
/*54240*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*54242*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256SU1), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 241:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*54252*/     /*Scope*/ 44, /*->54297*/
/*54253*/       OPC_CheckChild0Integer, 104|128,1/*232*/, 
/*54256*/       OPC_RecordChild1, // #0 = $hash_abcd
/*54257*/       OPC_RecordChild2, // #1 = $hash_e
/*54258*/       OPC_RecordChild3, // #2 = $wk
/*54259*/       OPC_EmitInteger, MVT::i64, 0, 
/*54262*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*54265*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*54274*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54277*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*54287*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1C), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 232:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1C:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*54297*/     /*Scope*/ 44, /*->54342*/
/*54298*/       OPC_CheckChild0Integer, 106|128,1/*234*/, 
/*54301*/       OPC_RecordChild1, // #0 = $hash_abcd
/*54302*/       OPC_RecordChild2, // #1 = $hash_e
/*54303*/       OPC_RecordChild3, // #2 = $wk
/*54304*/       OPC_EmitInteger, MVT::i64, 0, 
/*54307*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*54310*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*54319*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54322*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*54332*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1M), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 234:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1M:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*54342*/     /*Scope*/ 44, /*->54387*/
/*54343*/       OPC_CheckChild0Integer, 107|128,1/*235*/, 
/*54346*/       OPC_RecordChild1, // #0 = $hash_abcd
/*54347*/       OPC_RecordChild2, // #1 = $hash_e
/*54348*/       OPC_RecordChild3, // #2 = $wk
/*54349*/       OPC_EmitInteger, MVT::i64, 0, 
/*54352*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*54355*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*54364*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54367*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*54377*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1P), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 235:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1P:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*54387*/     /*Scope*/ 72, /*->54460*/
/*54388*/       OPC_CheckChild0Integer, 126|128,1/*254*/, 
/*54391*/       OPC_RecordChild1, // #0 = $Vm
/*54392*/       OPC_Scope, 32, /*->54426*/ // 2 children in Scope
/*54394*/         OPC_CheckChild1Type, MVT::v2i32,
/*54396*/         OPC_RecordChild2, // #1 = $SIMM
/*54397*/         OPC_MoveChild, 2,
/*54399*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54402*/         OPC_MoveParent,
/*54403*/         OPC_CheckType, MVT::v2f32,
/*54405*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54407*/         OPC_EmitConvertToTarget, 1,
/*54409*/         OPC_EmitInteger, MVT::i32, 14, 
/*54412*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54415*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 254:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*54426*/       /*Scope*/ 32, /*->54459*/
/*54427*/         OPC_CheckChild1Type, MVT::v4i32,
/*54429*/         OPC_RecordChild2, // #1 = $SIMM
/*54430*/         OPC_MoveChild, 2,
/*54432*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54435*/         OPC_MoveParent,
/*54436*/         OPC_CheckType, MVT::v4f32,
/*54438*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54440*/         OPC_EmitConvertToTarget, 1,
/*54442*/         OPC_EmitInteger, MVT::i32, 14, 
/*54445*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54448*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 254:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*54459*/       0, /*End of Scope*/
/*54460*/     /*Scope*/ 72, /*->54533*/
/*54461*/       OPC_CheckChild0Integer, 127|128,1/*255*/, 
/*54464*/       OPC_RecordChild1, // #0 = $Vm
/*54465*/       OPC_Scope, 32, /*->54499*/ // 2 children in Scope
/*54467*/         OPC_CheckChild1Type, MVT::v2i32,
/*54469*/         OPC_RecordChild2, // #1 = $SIMM
/*54470*/         OPC_MoveChild, 2,
/*54472*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54475*/         OPC_MoveParent,
/*54476*/         OPC_CheckType, MVT::v2f32,
/*54478*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54480*/         OPC_EmitConvertToTarget, 1,
/*54482*/         OPC_EmitInteger, MVT::i32, 14, 
/*54485*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54488*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 255:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*54499*/       /*Scope*/ 32, /*->54532*/
/*54500*/         OPC_CheckChild1Type, MVT::v4i32,
/*54502*/         OPC_RecordChild2, // #1 = $SIMM
/*54503*/         OPC_MoveChild, 2,
/*54505*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54508*/         OPC_MoveParent,
/*54509*/         OPC_CheckType, MVT::v4f32,
/*54511*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54513*/         OPC_EmitConvertToTarget, 1,
/*54515*/         OPC_EmitInteger, MVT::i32, 14, 
/*54518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54521*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 255:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*54532*/       0, /*End of Scope*/
/*54533*/     /*Scope*/ 42, /*->54576*/
/*54534*/       OPC_CheckChild0Integer, 18|128,2/*274*/, 
/*54537*/       OPC_RecordChild1, // #0 = $Vn
/*54538*/       OPC_SwitchType /*2 cases */, 16, MVT::v2f32,// ->54557
/*54541*/         OPC_CheckChild1Type, MVT::v2f32,
/*54543*/         OPC_RecordChild2, // #1 = $Vm
/*54544*/         OPC_CheckChild2Type, MVT::v2f32,
/*54546*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54548*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMND), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2f32 274:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VMAXNMND:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*54557*/       /*SwitchType*/ 16, MVT::v4f32,// ->54575
/*54559*/         OPC_CheckChild1Type, MVT::v4f32,
/*54561*/         OPC_RecordChild2, // #1 = $Vm
/*54562*/         OPC_CheckChild2Type, MVT::v4f32,
/*54564*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54566*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 274:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VMAXNMNQ:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*54575*/       0, // EndSwitchType
/*54576*/     /*Scope*/ 42, /*->54619*/
/*54577*/       OPC_CheckChild0Integer, 21|128,2/*277*/, 
/*54580*/       OPC_RecordChild1, // #0 = $Vn
/*54581*/       OPC_SwitchType /*2 cases */, 16, MVT::v2f32,// ->54600
/*54584*/         OPC_CheckChild1Type, MVT::v2f32,
/*54586*/         OPC_RecordChild2, // #1 = $Vm
/*54587*/         OPC_CheckChild2Type, MVT::v2f32,
/*54589*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54591*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMND), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2f32 277:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VMINNMND:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*54600*/       /*SwitchType*/ 16, MVT::v4f32,// ->54618
/*54602*/         OPC_CheckChild1Type, MVT::v4f32,
/*54604*/         OPC_RecordChild2, // #1 = $Vm
/*54605*/         OPC_CheckChild2Type, MVT::v4f32,
/*54607*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54609*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 277:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VMINNMNQ:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*54618*/       0, // EndSwitchType
/*54619*/     /*Scope*/ 58, /*->54678*/
/*54620*/       OPC_CheckChild0Integer, 62|128,2/*318*/, 
/*54623*/       OPC_RecordChild1, // #0 = $Vn
/*54624*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->54651
/*54627*/         OPC_CheckChild1Type, MVT::v2f32,
/*54629*/         OPC_RecordChild2, // #1 = $Vm
/*54630*/         OPC_CheckChild2Type, MVT::v2f32,
/*54632*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54634*/         OPC_EmitInteger, MVT::i32, 14, 
/*54637*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54640*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 318:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*54651*/       /*SwitchType*/ 24, MVT::v4f32,// ->54677
/*54653*/         OPC_CheckChild1Type, MVT::v4f32,
/*54655*/         OPC_RecordChild2, // #1 = $Vm
/*54656*/         OPC_CheckChild2Type, MVT::v4f32,
/*54658*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54660*/         OPC_EmitInteger, MVT::i32, 14, 
/*54663*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54666*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 318:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*54677*/       0, // EndSwitchType
/*54678*/     /*Scope*/ 58, /*->54737*/
/*54679*/       OPC_CheckChild0Integer, 75|128,2/*331*/, 
/*54682*/       OPC_RecordChild1, // #0 = $Vn
/*54683*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->54710
/*54686*/         OPC_CheckChild1Type, MVT::v2f32,
/*54688*/         OPC_RecordChild2, // #1 = $Vm
/*54689*/         OPC_CheckChild2Type, MVT::v2f32,
/*54691*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54693*/         OPC_EmitInteger, MVT::i32, 14, 
/*54696*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54699*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 331:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*54710*/       /*SwitchType*/ 24, MVT::v4f32,// ->54736
/*54712*/         OPC_CheckChild1Type, MVT::v4f32,
/*54714*/         OPC_RecordChild2, // #1 = $Vm
/*54715*/         OPC_CheckChild2Type, MVT::v4f32,
/*54717*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54719*/         OPC_EmitInteger, MVT::i32, 14, 
/*54722*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54725*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 331:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*54736*/       0, // EndSwitchType
/*54737*/     /*Scope*/ 22, /*->54760*/
/*54738*/       OPC_CheckChild0Integer, 0|128,2/*256*/, 
/*54741*/       OPC_RecordChild1, // #0 = $Vm
/*54742*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*54744*/       OPC_EmitInteger, MVT::i32, 14, 
/*54747*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54750*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2f), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 256:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*54760*/     /*Scope*/ 34, /*->54795*/
/*54761*/       OPC_CheckChild0Integer, 67|128,2/*323*/, 
/*54764*/       OPC_RecordChild1, // #0 = $Vm
/*54765*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->54780
/*54768*/         OPC_CheckChild1Type, MVT::v2f32,
/*54770*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54772*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 323:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNND:v2f32 DPR:v2f32:$Vm)
/*54780*/       /*SwitchType*/ 12, MVT::v4f32,// ->54794
/*54782*/         OPC_CheckChild1Type, MVT::v4f32,
/*54784*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54786*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 323:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNNQ:v4f32 QPR:v4f32:$Vm)
/*54794*/       0, // EndSwitchType
/*54795*/     /*Scope*/ 34, /*->54830*/
/*54796*/       OPC_CheckChild0Integer, 69|128,2/*325*/, 
/*54799*/       OPC_RecordChild1, // #0 = $Vm
/*54800*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->54815
/*54803*/         OPC_CheckChild1Type, MVT::v2f32,
/*54805*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54807*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 325:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXND:v2f32 DPR:v2f32:$Vm)
/*54815*/       /*SwitchType*/ 12, MVT::v4f32,// ->54829
/*54817*/         OPC_CheckChild1Type, MVT::v4f32,
/*54819*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54821*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 325:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXNQ:v4f32 QPR:v4f32:$Vm)
/*54829*/       0, // EndSwitchType
/*54830*/     /*Scope*/ 34, /*->54865*/
/*54831*/       OPC_CheckChild0Integer, 65|128,2/*321*/, 
/*54834*/       OPC_RecordChild1, // #0 = $Vm
/*54835*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->54850
/*54838*/         OPC_CheckChild1Type, MVT::v2f32,
/*54840*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54842*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 321:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTAND:v2f32 DPR:v2f32:$Vm)
/*54850*/       /*SwitchType*/ 12, MVT::v4f32,// ->54864
/*54852*/         OPC_CheckChild1Type, MVT::v4f32,
/*54854*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54856*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTANQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 321:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTANQ:v4f32 QPR:v4f32:$Vm)
/*54864*/       0, // EndSwitchType
/*54865*/     /*Scope*/ 34, /*->54900*/
/*54866*/       OPC_CheckChild0Integer, 70|128,2/*326*/, 
/*54869*/       OPC_RecordChild1, // #0 = $Vm
/*54870*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->54885
/*54873*/         OPC_CheckChild1Type, MVT::v2f32,
/*54875*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54877*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 326:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZND:v2f32 DPR:v2f32:$Vm)
/*54885*/       /*SwitchType*/ 12, MVT::v4f32,// ->54899
/*54887*/         OPC_CheckChild1Type, MVT::v4f32,
/*54889*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54891*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 326:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZNQ:v4f32 QPR:v4f32:$Vm)
/*54899*/       0, // EndSwitchType
/*54900*/     /*Scope*/ 34, /*->54935*/
/*54901*/       OPC_CheckChild0Integer, 66|128,2/*322*/, 
/*54904*/       OPC_RecordChild1, // #0 = $Vm
/*54905*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->54920
/*54908*/         OPC_CheckChild1Type, MVT::v2f32,
/*54910*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54912*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 322:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMND:v2f32 DPR:v2f32:$Vm)
/*54920*/       /*SwitchType*/ 12, MVT::v4f32,// ->54934
/*54922*/         OPC_CheckChild1Type, MVT::v4f32,
/*54924*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54926*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 322:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMNQ:v4f32 QPR:v4f32:$Vm)
/*54934*/       0, // EndSwitchType
/*54935*/     /*Scope*/ 34, /*->54970*/
/*54936*/       OPC_CheckChild0Integer, 68|128,2/*324*/, 
/*54939*/       OPC_RecordChild1, // #0 = $Vm
/*54940*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->54955
/*54943*/         OPC_CheckChild1Type, MVT::v2f32,
/*54945*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54947*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 324:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPND:v2f32 DPR:v2f32:$Vm)
/*54955*/       /*SwitchType*/ 12, MVT::v4f32,// ->54969
/*54957*/         OPC_CheckChild1Type, MVT::v4f32,
/*54959*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54961*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 324:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPNQ:v4f32 QPR:v4f32:$Vm)
/*54969*/       0, // EndSwitchType
/*54970*/     0, /*End of Scope*/
/*54971*/   /*SwitchOpcode*/ 31|128,2/*287*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->55262
/*54975*/     OPC_Scope, 6|128,1/*134*/, /*->55112*/ // 2 children in Scope
/*54978*/       OPC_MoveChild, 0,
/*54980*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*54983*/       OPC_RecordChild0, // #0 = $Rm
/*54984*/       OPC_RecordChild1, // #1 = $rot
/*54985*/       OPC_MoveChild, 1,
/*54987*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54990*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*54992*/       OPC_CheckType, MVT::i32,
/*54994*/       OPC_MoveParent,
/*54995*/       OPC_MoveParent,
/*54996*/       OPC_MoveChild, 1,
/*54998*/       OPC_Scope, 55, /*->55055*/ // 2 children in Scope
/*55000*/         OPC_CheckValueType, MVT::i8,
/*55002*/         OPC_MoveParent,
/*55003*/         OPC_Scope, 24, /*->55029*/ // 2 children in Scope
/*55005*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*55007*/           OPC_EmitConvertToTarget, 1,
/*55009*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*55012*/           OPC_EmitInteger, MVT::i32, 14, 
/*55015*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55018*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*55029*/         /*Scope*/ 24, /*->55054*/
/*55030*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*55032*/           OPC_EmitConvertToTarget, 1,
/*55034*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*55037*/           OPC_EmitInteger, MVT::i32, 14, 
/*55040*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55043*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (t2SXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*55054*/         0, /*End of Scope*/
/*55055*/       /*Scope*/ 55, /*->55111*/
/*55056*/         OPC_CheckValueType, MVT::i16,
/*55058*/         OPC_MoveParent,
/*55059*/         OPC_Scope, 24, /*->55085*/ // 2 children in Scope
/*55061*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*55063*/           OPC_EmitConvertToTarget, 1,
/*55065*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*55068*/           OPC_EmitInteger, MVT::i32, 14, 
/*55071*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55074*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*55085*/         /*Scope*/ 24, /*->55110*/
/*55086*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*55088*/           OPC_EmitConvertToTarget, 1,
/*55090*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*55093*/           OPC_EmitInteger, MVT::i32, 14, 
/*55096*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55099*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (t2SXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*55110*/         0, /*End of Scope*/
/*55111*/       0, /*End of Scope*/
/*55112*/     /*Scope*/ 19|128,1/*147*/, /*->55261*/
/*55114*/       OPC_RecordChild0, // #0 = $Src
/*55115*/       OPC_MoveChild, 1,
/*55117*/       OPC_Scope, 70, /*->55189*/ // 2 children in Scope
/*55119*/         OPC_CheckValueType, MVT::i8,
/*55121*/         OPC_MoveParent,
/*55122*/         OPC_Scope, 22, /*->55146*/ // 3 children in Scope
/*55124*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*55126*/           OPC_EmitInteger, MVT::i32, 0, 
/*55129*/           OPC_EmitInteger, MVT::i32, 14, 
/*55132*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55135*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*55146*/         /*Scope*/ 18, /*->55165*/
/*55147*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*55149*/           OPC_EmitInteger, MVT::i32, 14, 
/*55152*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55155*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                    // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*55165*/         /*Scope*/ 22, /*->55188*/
/*55166*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*55168*/           OPC_EmitInteger, MVT::i32, 0, 
/*55171*/           OPC_EmitInteger, MVT::i32, 14, 
/*55174*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55177*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*55188*/         0, /*End of Scope*/
/*55189*/       /*Scope*/ 70, /*->55260*/
/*55190*/         OPC_CheckValueType, MVT::i16,
/*55192*/         OPC_MoveParent,
/*55193*/         OPC_Scope, 22, /*->55217*/ // 3 children in Scope
/*55195*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*55197*/           OPC_EmitInteger, MVT::i32, 0, 
/*55200*/           OPC_EmitInteger, MVT::i32, 14, 
/*55203*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55206*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*55217*/         /*Scope*/ 18, /*->55236*/
/*55218*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*55220*/           OPC_EmitInteger, MVT::i32, 14, 
/*55223*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55226*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                    // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*55236*/         /*Scope*/ 22, /*->55259*/
/*55237*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*55239*/           OPC_EmitInteger, MVT::i32, 0, 
/*55242*/           OPC_EmitInteger, MVT::i32, 14, 
/*55245*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55248*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*55259*/         0, /*End of Scope*/
/*55260*/       0, /*End of Scope*/
/*55261*/     0, /*End of Scope*/
/*55262*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::CALLSEQ_END),// ->55328
/*55265*/     OPC_RecordNode, // #0 = 'ARMcallseq_end' chained node
/*55266*/     OPC_CaptureGlueInput,
/*55267*/     OPC_RecordChild1, // #1 = $amt1
/*55268*/     OPC_MoveChild, 1,
/*55270*/     OPC_SwitchOpcode /*2 cases */, 26, TARGET_VAL(ISD::TargetConstant),// ->55300
/*55274*/       OPC_MoveParent,
/*55275*/       OPC_RecordChild2, // #2 = $amt2
/*55276*/       OPC_MoveChild, 2,
/*55278*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*55281*/       OPC_MoveParent,
/*55282*/       OPC_EmitMergeInputChains1_0,
/*55283*/       OPC_EmitInteger, MVT::i32, 14, 
/*55286*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55289*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
                // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
/*55300*/     /*SwitchOpcode*/ 24, TARGET_VAL(ISD::Constant),// ->55327
/*55303*/       OPC_MoveParent,
/*55304*/       OPC_RecordChild2, // #2 = $amt2
/*55305*/       OPC_MoveChild, 2,
/*55307*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55310*/       OPC_MoveParent,
/*55311*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55313*/       OPC_EmitMergeInputChains1_0,
/*55314*/       OPC_EmitConvertToTarget, 1,
/*55316*/       OPC_EmitConvertToTarget, 2,
/*55318*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
                // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
/*55327*/     0, // EndSwitchOpcode
/*55328*/   /*SwitchOpcode*/ 82, TARGET_VAL(ARMISD::WrapperJT),// ->55413
/*55331*/     OPC_RecordChild0, // #0 = $dst
/*55332*/     OPC_MoveChild, 0,
/*55334*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*55337*/     OPC_MoveParent,
/*55338*/     OPC_RecordChild1, // #1 = $id
/*55339*/     OPC_MoveChild, 1,
/*55341*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55344*/     OPC_MoveParent,
/*55345*/     OPC_Scope, 21, /*->55368*/ // 3 children in Scope
/*55347*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*55349*/       OPC_EmitConvertToTarget, 1,
/*55351*/       OPC_EmitInteger, MVT::i32, 14, 
/*55354*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55357*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
                // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*55368*/     /*Scope*/ 21, /*->55390*/
/*55369*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55371*/       OPC_EmitConvertToTarget, 1,
/*55373*/       OPC_EmitInteger, MVT::i32, 14, 
/*55376*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55379*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
                // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*55390*/     /*Scope*/ 21, /*->55412*/
/*55391*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*55393*/       OPC_EmitConvertToTarget, 1,
/*55395*/       OPC_EmitInteger, MVT::i32, 14, 
/*55398*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55401*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
                // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*55412*/     0, /*End of Scope*/
/*55413*/   /*SwitchOpcode*/ 34, TARGET_VAL(ARMISD::BR2_JT),// ->55450
/*55416*/     OPC_RecordNode, // #0 = 'ARMbr2jt' chained node
/*55417*/     OPC_RecordChild1, // #1 = $target
/*55418*/     OPC_CheckChild1Type, MVT::i32,
/*55420*/     OPC_RecordChild2, // #2 = $index
/*55421*/     OPC_RecordChild3, // #3 = $jt
/*55422*/     OPC_MoveChild, 3,
/*55424*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*55427*/     OPC_MoveParent,
/*55428*/     OPC_RecordChild4, // #4 = $id
/*55429*/     OPC_MoveChild, 4,
/*55431*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55434*/     OPC_MoveParent,
/*55435*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*55437*/     OPC_EmitMergeInputChains1_0,
/*55438*/     OPC_EmitConvertToTarget, 4,
/*55440*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                  0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
              // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
              // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id)
/*55450*/   /*SwitchOpcode*/ 33, TARGET_VAL(ARMISD::COPY_STRUCT_BYVAL),// ->55486
/*55453*/     OPC_RecordNode, // #0 = 'ARMcopystructbyval' chained node
/*55454*/     OPC_CaptureGlueInput,
/*55455*/     OPC_RecordChild1, // #1 = $dst
/*55456*/     OPC_RecordChild2, // #2 = $src
/*55457*/     OPC_RecordChild3, // #3 = $size
/*55458*/     OPC_MoveChild, 3,
/*55460*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55463*/     OPC_MoveParent,
/*55464*/     OPC_RecordChild4, // #4 = $alignment
/*55465*/     OPC_MoveChild, 4,
/*55467*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55470*/     OPC_MoveParent,
/*55471*/     OPC_EmitMergeInputChains1_0,
/*55472*/     OPC_EmitConvertToTarget, 3,
/*55474*/     OPC_EmitConvertToTarget, 4,
/*55476*/     OPC_MorphNodeTo, TARGET_VAL(ARM::COPY_STRUCT_BYVAL_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 1, 2, 5, 6, 
              // Src: (ARMcopystructbyval GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment) - Complexity = 9
              // Dst: (COPY_STRUCT_BYVAL_I32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment)
/*55486*/   /*SwitchOpcode*/ 59, TARGET_VAL(ARMISD::BFI),// ->55548
/*55489*/     OPC_RecordChild0, // #0 = $src
/*55490*/     OPC_RecordChild1, // #1 = $Rn
/*55491*/     OPC_RecordChild2, // #2 = $imm
/*55492*/     OPC_MoveChild, 2,
/*55494*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55497*/     OPC_CheckPredicate, 29, // Predicate_bf_inv_mask_imm
/*55499*/     OPC_MoveParent,
/*55500*/     OPC_Scope, 22, /*->55524*/ // 2 children in Scope
/*55502*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*55504*/       OPC_EmitConvertToTarget, 2,
/*55506*/       OPC_EmitInteger, MVT::i32, 14, 
/*55509*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55512*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BFI), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*55524*/     /*Scope*/ 22, /*->55547*/
/*55525*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*55527*/       OPC_EmitConvertToTarget, 2,
/*55529*/       OPC_EmitInteger, MVT::i32, 14, 
/*55532*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55535*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFI), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*55547*/     0, /*End of Scope*/
/*55548*/   /*SwitchOpcode*/ 41|128,1/*169*/, TARGET_VAL(ISD::ADDC),// ->55721
/*55552*/     OPC_RecordChild0, // #0 = $lhs
/*55553*/     OPC_RecordChild1, // #1 = $rhs
/*55554*/     OPC_Scope, 9|128,1/*137*/, /*->55694*/ // 2 children in Scope
/*55557*/       OPC_MoveChild, 1,
/*55559*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55562*/       OPC_Scope, 30, /*->55594*/ // 4 children in Scope
/*55564*/         OPC_CheckPredicate, 6, // Predicate_imm0_7
/*55566*/         OPC_MoveParent,
/*55567*/         OPC_CheckType, MVT::i32,
/*55569*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55571*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*55574*/         OPC_EmitConvertToTarget, 1,
/*55576*/         OPC_EmitInteger, MVT::i32, 14, 
/*55579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*55594*/       /*Scope*/ 30, /*->55625*/
/*55595*/         OPC_CheckPredicate, 7, // Predicate_imm8_255
/*55597*/         OPC_MoveParent,
/*55598*/         OPC_CheckType, MVT::i32,
/*55600*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55602*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*55605*/         OPC_EmitConvertToTarget, 1,
/*55607*/         OPC_EmitInteger, MVT::i32, 14, 
/*55610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55613*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*55625*/       /*Scope*/ 33, /*->55659*/
/*55626*/         OPC_CheckPredicate, 8, // Predicate_imm0_7_neg
/*55628*/         OPC_MoveParent,
/*55629*/         OPC_CheckType, MVT::i32,
/*55631*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55633*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*55636*/         OPC_EmitConvertToTarget, 1,
/*55638*/         OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*55641*/         OPC_EmitInteger, MVT::i32, 14, 
/*55644*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55647*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*55659*/       /*Scope*/ 33, /*->55693*/
/*55660*/         OPC_CheckPredicate, 9, // Predicate_imm8_255_neg
/*55662*/         OPC_MoveParent,
/*55663*/         OPC_CheckType, MVT::i32,
/*55665*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55667*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*55670*/         OPC_EmitConvertToTarget, 1,
/*55672*/         OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*55675*/         OPC_EmitInteger, MVT::i32, 14, 
/*55678*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55681*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*55693*/       0, /*End of Scope*/
/*55694*/     /*Scope*/ 25, /*->55720*/
/*55695*/       OPC_CheckType, MVT::i32,
/*55697*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55699*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*55702*/       OPC_EmitInteger, MVT::i32, 14, 
/*55705*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55708*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*55720*/     0, /*End of Scope*/
/*55721*/   /*SwitchOpcode*/ 59, TARGET_VAL(ARMISD::INTRET_FLAG),// ->55783
/*55724*/     OPC_RecordNode, // #0 = 'ARMintretflag' chained node
/*55725*/     OPC_CaptureGlueInput,
/*55726*/     OPC_RecordChild1, // #1 = $imm
/*55727*/     OPC_MoveChild, 1,
/*55729*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55732*/     OPC_Scope, 26, /*->55760*/ // 2 children in Scope
/*55734*/       OPC_CheckPredicate, 59, // Predicate_imm0_255
/*55736*/       OPC_CheckType, MVT::i32,
/*55738*/       OPC_MoveParent,
/*55739*/       OPC_CheckPatternPredicate, 45, // (Subtarget->isThumb2()) && (!Subtarget->isMClass())
/*55741*/       OPC_EmitMergeInputChains1_0,
/*55742*/       OPC_EmitConvertToTarget, 1,
/*55744*/       OPC_EmitInteger, MVT::i32, 14, 
/*55747*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55750*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:i32)<<P:Predicate_imm0_255>>:$imm) - Complexity = 7
                // Dst: (t2SUBS_PC_LR:i32 (imm:i32):$imm)
/*55760*/     /*Scope*/ 21, /*->55782*/
/*55761*/       OPC_MoveParent,
/*55762*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*55764*/       OPC_EmitMergeInputChains1_0,
/*55765*/       OPC_EmitConvertToTarget, 1,
/*55767*/       OPC_EmitInteger, MVT::i32, 14, 
/*55770*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55773*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:iPTR):$offset) - Complexity = 6
                // Dst: (SUBS_PC_LR (imm:i32):$offset)
/*55782*/     0, /*End of Scope*/
/*55783*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::CALLSEQ_START),// ->55830
/*55786*/     OPC_RecordNode, // #0 = 'ARMcallseq_start' chained node
/*55787*/     OPC_RecordChild1, // #1 = $amt
/*55788*/     OPC_MoveChild, 1,
/*55790*/     OPC_SwitchOpcode /*2 cases */, 18, TARGET_VAL(ISD::TargetConstant),// ->55812
/*55794*/       OPC_MoveParent,
/*55795*/       OPC_EmitMergeInputChains1_0,
/*55796*/       OPC_EmitInteger, MVT::i32, 14, 
/*55799*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55802*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
                // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
/*55812*/     /*SwitchOpcode*/ 14, TARGET_VAL(ISD::Constant),// ->55829
/*55815*/       OPC_MoveParent,
/*55816*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55818*/       OPC_EmitMergeInputChains1_0,
/*55819*/       OPC_EmitConvertToTarget, 1,
/*55821*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
                // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
                // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
/*55829*/     0, // EndSwitchOpcode
/*55830*/   /*SwitchOpcode*/ 123, TARGET_VAL(ARMISD::CALL),// ->55956
/*55833*/     OPC_RecordNode, // #0 = 'ARMcall' chained node
/*55834*/     OPC_CaptureGlueInput,
/*55835*/     OPC_RecordChild1, // #1 = $func
/*55836*/     OPC_Scope, 80, /*->55918*/ // 2 children in Scope
/*55838*/       OPC_MoveChild, 1,
/*55840*/       OPC_SwitchOpcode /*2 cases */, 35, TARGET_VAL(ISD::TargetGlobalAddress),// ->55879
/*55844*/         OPC_MoveParent,
/*55845*/         OPC_Scope, 11, /*->55858*/ // 2 children in Scope
/*55847*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*55849*/           OPC_EmitMergeInputChains1_0,
/*55850*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*55858*/         /*Scope*/ 19, /*->55878*/
/*55859*/           OPC_CheckPatternPredicate, 46, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isMClass())
/*55861*/           OPC_EmitMergeInputChains1_0,
/*55862*/           OPC_EmitInteger, MVT::i32, 14, 
/*55865*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55868*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*55878*/         0, /*End of Scope*/
/*55879*/       /*SwitchOpcode*/ 35, TARGET_VAL(ISD::TargetExternalSymbol),// ->55917
/*55882*/         OPC_MoveParent,
/*55883*/         OPC_Scope, 11, /*->55896*/ // 2 children in Scope
/*55885*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*55887*/           OPC_EmitMergeInputChains1_0,
/*55888*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (texternalsym:i32):$func)
/*55896*/         /*Scope*/ 19, /*->55916*/
/*55897*/           OPC_CheckPatternPredicate, 46, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isMClass())
/*55899*/           OPC_EmitMergeInputChains1_0,
/*55900*/           OPC_EmitInteger, MVT::i32, 14, 
/*55903*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55906*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*55916*/         0, /*End of Scope*/
/*55917*/       0, // EndSwitchOpcode
/*55918*/     /*Scope*/ 36, /*->55955*/
/*55919*/       OPC_CheckChild1Type, MVT::i32,
/*55921*/       OPC_Scope, 11, /*->55934*/ // 2 children in Scope
/*55923*/         OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*55925*/         OPC_EmitMergeInputChains1_0,
/*55926*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                  // Dst: (BLX:i32 GPR:i32:$func)
/*55934*/       /*Scope*/ 19, /*->55954*/
/*55935*/         OPC_CheckPatternPredicate, 47, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*55937*/         OPC_EmitMergeInputChains1_0,
/*55938*/         OPC_EmitInteger, MVT::i32, 14, 
/*55941*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55944*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                  // Dst: (tBLXr:i32 GPR:i32:$dst)
/*55954*/       0, /*End of Scope*/
/*55955*/     0, /*End of Scope*/
/*55956*/   /*SwitchOpcode*/ 53, TARGET_VAL(ARMISD::CALL_PRED),// ->56012
/*55959*/     OPC_RecordNode, // #0 = 'ARMcall_pred' chained node
/*55960*/     OPC_CaptureGlueInput,
/*55961*/     OPC_RecordChild1, // #1 = $func
/*55962*/     OPC_Scope, 25, /*->55989*/ // 2 children in Scope
/*55964*/       OPC_MoveChild, 1,
/*55966*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*55969*/       OPC_MoveParent,
/*55970*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*55972*/       OPC_EmitMergeInputChains1_0,
/*55973*/       OPC_EmitInteger, MVT::i32, 14, 
/*55976*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55979*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*55989*/     /*Scope*/ 21, /*->56011*/
/*55990*/       OPC_CheckChild1Type, MVT::i32,
/*55992*/       OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*55994*/       OPC_EmitMergeInputChains1_0,
/*55995*/       OPC_EmitInteger, MVT::i32, 14, 
/*55998*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56001*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLX_pred:i32 GPR:i32:$func)
/*56011*/     0, /*End of Scope*/
/*56012*/   /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::CALL_NOLINK),// ->56096
/*56015*/     OPC_RecordNode, // #0 = 'ARMcall_nolink' chained node
/*56016*/     OPC_CaptureGlueInput,
/*56017*/     OPC_RecordChild1, // #1 = $func
/*56018*/     OPC_Scope, 34, /*->56054*/ // 2 children in Scope
/*56020*/       OPC_MoveChild, 1,
/*56022*/       OPC_SwitchOpcode /*2 cases */, 12, TARGET_VAL(ISD::TargetGlobalAddress),// ->56038
/*56026*/         OPC_MoveParent,
/*56027*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56029*/         OPC_EmitMergeInputChains1_0,
/*56030*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
/*56038*/       /*SwitchOpcode*/ 12, TARGET_VAL(ISD::TargetExternalSymbol),// ->56053
/*56041*/         OPC_MoveParent,
/*56042*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56044*/         OPC_EmitMergeInputChains1_0,
/*56045*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
/*56053*/       0, // EndSwitchOpcode
/*56054*/     /*Scope*/ 40, /*->56095*/
/*56055*/       OPC_CheckChild1Type, MVT::i32,
/*56057*/       OPC_Scope, 11, /*->56070*/ // 3 children in Scope
/*56059*/         OPC_CheckPatternPredicate, 48, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*56061*/         OPC_EmitMergeInputChains1_0,
/*56062*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*56070*/       /*Scope*/ 11, /*->56082*/
/*56071*/         OPC_CheckPatternPredicate, 49, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*56073*/         OPC_EmitMergeInputChains1_0,
/*56074*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*56082*/       /*Scope*/ 11, /*->56094*/
/*56083*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56085*/         OPC_EmitMergeInputChains1_0,
/*56086*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*56094*/       0, /*End of Scope*/
/*56095*/     0, /*End of Scope*/
/*56096*/   /*SwitchOpcode*/ 122, TARGET_VAL(ARMISD::Wrapper),// ->56221
/*56099*/     OPC_RecordChild0, // #0 = $src
/*56100*/     OPC_MoveChild, 0,
/*56102*/     OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::TargetGlobalAddress),// ->56155
/*56106*/       OPC_MoveParent,
/*56107*/       OPC_CheckType, MVT::i32,
/*56109*/       OPC_Scope, 10, /*->56121*/ // 4 children in Scope
/*56111*/         OPC_CheckPatternPredicate, 32, // (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*56113*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_abs), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (LDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*56121*/       /*Scope*/ 10, /*->56132*/
/*56122*/         OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*56124*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*56132*/       /*Scope*/ 10, /*->56143*/
/*56133*/         OPC_CheckPatternPredicate, 50, // (Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*56135*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRLIT_ga_abs), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (tLDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*56143*/       /*Scope*/ 10, /*->56154*/
/*56144*/         OPC_CheckPatternPredicate, 51, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*56146*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*56154*/       0, /*End of Scope*/
/*56155*/     /*SwitchOpcode*/ 62, TARGET_VAL(ISD::TargetConstantPool),// ->56220
/*56158*/       OPC_MoveParent,
/*56159*/       OPC_CheckType, MVT::i32,
/*56161*/       OPC_Scope, 18, /*->56181*/ // 3 children in Scope
/*56163*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56165*/         OPC_EmitInteger, MVT::i32, 14, 
/*56168*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56171*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*56181*/       /*Scope*/ 18, /*->56200*/
/*56182*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56184*/         OPC_EmitInteger, MVT::i32, 14, 
/*56187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56190*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*56200*/       /*Scope*/ 18, /*->56219*/
/*56201*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56203*/         OPC_EmitInteger, MVT::i32, 14, 
/*56206*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56209*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*56219*/       0, /*End of Scope*/
/*56220*/     0, // EndSwitchOpcode
/*56221*/   /*SwitchOpcode*/ 55, TARGET_VAL(ARMISD::WrapperPIC),// ->56279
/*56224*/     OPC_RecordChild0, // #0 = $addr
/*56225*/     OPC_MoveChild, 0,
/*56227*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*56230*/     OPC_MoveParent,
/*56231*/     OPC_CheckType, MVT::i32,
/*56233*/     OPC_Scope, 10, /*->56245*/ // 4 children in Scope
/*56235*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*56237*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*56245*/     /*Scope*/ 10, /*->56256*/
/*56246*/       OPC_CheckPatternPredicate, 32, // (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*56248*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (LDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*56256*/     /*Scope*/ 10, /*->56267*/
/*56257*/       OPC_CheckPatternPredicate, 50, // (Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*56259*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRLIT_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (tLDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*56267*/     /*Scope*/ 10, /*->56278*/
/*56268*/       OPC_CheckPatternPredicate, 51, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*56270*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*56278*/     0, /*End of Scope*/
/*56279*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::TC_RETURN),// ->56331
/*56282*/     OPC_RecordNode, // #0 = 'ARMtcret' chained node
/*56283*/     OPC_CaptureGlueInput,
/*56284*/     OPC_RecordChild1, // #1 = $dst
/*56285*/     OPC_Scope, 32, /*->56319*/ // 2 children in Scope
/*56287*/       OPC_MoveChild, 1,
/*56289*/       OPC_SwitchOpcode /*2 cases */, 11, TARGET_VAL(ISD::TargetGlobalAddress),// ->56304
/*56293*/         OPC_CheckType, MVT::i32,
/*56295*/         OPC_MoveParent,
/*56296*/         OPC_EmitMergeInputChains1_0,
/*56297*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*56304*/       /*SwitchOpcode*/ 11, TARGET_VAL(ISD::TargetExternalSymbol),// ->56318
/*56307*/         OPC_CheckType, MVT::i32,
/*56309*/         OPC_MoveParent,
/*56310*/         OPC_EmitMergeInputChains1_0,
/*56311*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*56318*/       0, // EndSwitchOpcode
/*56319*/     /*Scope*/ 10, /*->56330*/
/*56320*/       OPC_CheckChild1Type, MVT::i32,
/*56322*/       OPC_EmitMergeInputChains1_0,
/*56323*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNri tcGPR:i32:$dst)
/*56330*/     0, /*End of Scope*/
/*56331*/   /*SwitchOpcode*/ 78, TARGET_VAL(ARMISD::tCALL),// ->56412
/*56334*/     OPC_RecordNode, // #0 = 'ARMtcall' chained node
/*56335*/     OPC_CaptureGlueInput,
/*56336*/     OPC_RecordChild1, // #1 = $func
/*56337*/     OPC_Scope, 50, /*->56389*/ // 2 children in Scope
/*56339*/       OPC_MoveChild, 1,
/*56341*/       OPC_SwitchOpcode /*2 cases */, 20, TARGET_VAL(ISD::TargetGlobalAddress),// ->56365
/*56345*/         OPC_MoveParent,
/*56346*/         OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*56348*/         OPC_EmitMergeInputChains1_0,
/*56349*/         OPC_EmitInteger, MVT::i32, 14, 
/*56352*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56355*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (tglobaladdr:i32):$func)
/*56365*/       /*SwitchOpcode*/ 20, TARGET_VAL(ISD::TargetExternalSymbol),// ->56388
/*56368*/         OPC_MoveParent,
/*56369*/         OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*56371*/         OPC_EmitMergeInputChains1_0,
/*56372*/         OPC_EmitInteger, MVT::i32, 14, 
/*56375*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56378*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (texternalsym:i32):$func)
/*56388*/       0, // EndSwitchOpcode
/*56389*/     /*Scope*/ 21, /*->56411*/
/*56390*/       OPC_CheckChild1Type, MVT::i32,
/*56392*/       OPC_CheckPatternPredicate, 47, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*56394*/       OPC_EmitMergeInputChains1_0,
/*56395*/       OPC_EmitInteger, MVT::i32, 14, 
/*56398*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56401*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$func)
/*56411*/     0, /*End of Scope*/
/*56412*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VGETLANEs),// ->56573
/*56416*/     OPC_RecordChild0, // #0 = $V
/*56417*/     OPC_Scope, 30, /*->56449*/ // 4 children in Scope
/*56419*/       OPC_CheckChild0Type, MVT::v8i8,
/*56421*/       OPC_RecordChild1, // #1 = $lane
/*56422*/       OPC_MoveChild, 1,
/*56424*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56427*/       OPC_MoveParent,
/*56428*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56430*/       OPC_EmitConvertToTarget, 1,
/*56432*/       OPC_EmitInteger, MVT::i32, 14, 
/*56435*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56438*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*56449*/     /*Scope*/ 30, /*->56480*/
/*56450*/       OPC_CheckChild0Type, MVT::v4i16,
/*56452*/       OPC_RecordChild1, // #1 = $lane
/*56453*/       OPC_MoveChild, 1,
/*56455*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56458*/       OPC_MoveParent,
/*56459*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56461*/       OPC_EmitConvertToTarget, 1,
/*56463*/       OPC_EmitInteger, MVT::i32, 14, 
/*56466*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56469*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*56480*/     /*Scope*/ 45, /*->56526*/
/*56481*/       OPC_CheckChild0Type, MVT::v16i8,
/*56483*/       OPC_RecordChild1, // #1 = $lane
/*56484*/       OPC_MoveChild, 1,
/*56486*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56489*/       OPC_MoveParent,
/*56490*/       OPC_EmitConvertToTarget, 1,
/*56492*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*56495*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*56504*/       OPC_EmitConvertToTarget, 1,
/*56506*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*56509*/       OPC_EmitInteger, MVT::i32, 14, 
/*56512*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56515*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*56526*/     /*Scope*/ 45, /*->56572*/
/*56527*/       OPC_CheckChild0Type, MVT::v8i16,
/*56529*/       OPC_RecordChild1, // #1 = $lane
/*56530*/       OPC_MoveChild, 1,
/*56532*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56535*/       OPC_MoveParent,
/*56536*/       OPC_EmitConvertToTarget, 1,
/*56538*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*56541*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*56550*/       OPC_EmitConvertToTarget, 1,
/*56552*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*56555*/       OPC_EmitInteger, MVT::i32, 14, 
/*56558*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56561*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*56572*/     0, /*End of Scope*/
/*56573*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VGETLANEu),// ->56734
/*56577*/     OPC_RecordChild0, // #0 = $V
/*56578*/     OPC_Scope, 30, /*->56610*/ // 4 children in Scope
/*56580*/       OPC_CheckChild0Type, MVT::v8i8,
/*56582*/       OPC_RecordChild1, // #1 = $lane
/*56583*/       OPC_MoveChild, 1,
/*56585*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56588*/       OPC_MoveParent,
/*56589*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56591*/       OPC_EmitConvertToTarget, 1,
/*56593*/       OPC_EmitInteger, MVT::i32, 14, 
/*56596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56599*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*56610*/     /*Scope*/ 30, /*->56641*/
/*56611*/       OPC_CheckChild0Type, MVT::v4i16,
/*56613*/       OPC_RecordChild1, // #1 = $lane
/*56614*/       OPC_MoveChild, 1,
/*56616*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56619*/       OPC_MoveParent,
/*56620*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56622*/       OPC_EmitConvertToTarget, 1,
/*56624*/       OPC_EmitInteger, MVT::i32, 14, 
/*56627*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56630*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*56641*/     /*Scope*/ 45, /*->56687*/
/*56642*/       OPC_CheckChild0Type, MVT::v16i8,
/*56644*/       OPC_RecordChild1, // #1 = $lane
/*56645*/       OPC_MoveChild, 1,
/*56647*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56650*/       OPC_MoveParent,
/*56651*/       OPC_EmitConvertToTarget, 1,
/*56653*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*56656*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*56665*/       OPC_EmitConvertToTarget, 1,
/*56667*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*56670*/       OPC_EmitInteger, MVT::i32, 14, 
/*56673*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56676*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*56687*/     /*Scope*/ 45, /*->56733*/
/*56688*/       OPC_CheckChild0Type, MVT::v8i16,
/*56690*/       OPC_RecordChild1, // #1 = $lane
/*56691*/       OPC_MoveChild, 1,
/*56693*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56696*/       OPC_MoveParent,
/*56697*/       OPC_EmitConvertToTarget, 1,
/*56699*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*56702*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*56711*/       OPC_EmitConvertToTarget, 1,
/*56713*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*56716*/       OPC_EmitInteger, MVT::i32, 14, 
/*56719*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56722*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*56733*/     0, /*End of Scope*/
/*56734*/   /*SwitchOpcode*/ 122|128,1/*250*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->56988
/*56738*/     OPC_RecordChild0, // #0 = $V
/*56739*/     OPC_Scope, 64, /*->56805*/ // 5 children in Scope
/*56741*/       OPC_CheckChild0Type, MVT::v2i32,
/*56743*/       OPC_RecordChild1, // #1 = $lane
/*56744*/       OPC_MoveChild, 1,
/*56746*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56749*/       OPC_MoveParent,
/*56750*/       OPC_CheckType, MVT::i32,
/*56752*/       OPC_Scope, 21, /*->56775*/ // 2 children in Scope
/*56754*/         OPC_CheckPatternPredicate, 52, // (Subtarget->hasVFP2()) && (!Subtarget->isSwift())
/*56756*/         OPC_EmitConvertToTarget, 1,
/*56758*/         OPC_EmitInteger, MVT::i32, 14, 
/*56761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56764*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*56775*/       /*Scope*/ 28, /*->56804*/
/*56776*/         OPC_CheckPatternPredicate, 53, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*56778*/         OPC_EmitConvertToTarget, 1,
/*56780*/         OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*56783*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*56792*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*56795*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*56804*/       0, /*End of Scope*/
/*56805*/     /*Scope*/ 81, /*->56887*/
/*56806*/       OPC_CheckChild0Type, MVT::v4i32,
/*56808*/       OPC_RecordChild1, // #1 = $lane
/*56809*/       OPC_MoveChild, 1,
/*56811*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56814*/       OPC_MoveParent,
/*56815*/       OPC_CheckType, MVT::i32,
/*56817*/       OPC_Scope, 38, /*->56857*/ // 2 children in Scope
/*56819*/         OPC_CheckPatternPredicate, 54, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*56821*/         OPC_EmitConvertToTarget, 1,
/*56823*/         OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*56826*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*56835*/         OPC_EmitConvertToTarget, 1,
/*56837*/         OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*56840*/         OPC_EmitInteger, MVT::i32, 14, 
/*56843*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56846*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*56857*/       /*Scope*/ 28, /*->56886*/
/*56858*/         OPC_CheckPatternPredicate, 53, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*56860*/         OPC_EmitConvertToTarget, 1,
/*56862*/         OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*56865*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*56874*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*56877*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*56886*/       0, /*End of Scope*/
/*56887*/     /*Scope*/ 23, /*->56911*/
/*56888*/       OPC_RecordChild1, // #1 = $src2
/*56889*/       OPC_MoveChild, 1,
/*56891*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56894*/       OPC_MoveParent,
/*56895*/       OPC_CheckType, MVT::f64,
/*56897*/       OPC_EmitConvertToTarget, 1,
/*56899*/       OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*56902*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
                // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*56911*/     /*Scope*/ 37, /*->56949*/
/*56912*/       OPC_CheckChild0Type, MVT::v2f32,
/*56914*/       OPC_RecordChild1, // #1 = $src2
/*56915*/       OPC_MoveChild, 1,
/*56917*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56920*/       OPC_MoveParent,
/*56921*/       OPC_CheckType, MVT::f32,
/*56923*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56926*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*56935*/       OPC_EmitConvertToTarget, 1,
/*56937*/       OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*56940*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*56949*/     /*Scope*/ 37, /*->56987*/
/*56950*/       OPC_CheckChild0Type, MVT::v4f32,
/*56952*/       OPC_RecordChild1, // #1 = $src2
/*56953*/       OPC_MoveChild, 1,
/*56955*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56958*/       OPC_MoveParent,
/*56959*/       OPC_CheckType, MVT::f32,
/*56961*/       OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*56964*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*56973*/       OPC_EmitConvertToTarget, 1,
/*56975*/       OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*56978*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*56987*/     0, /*End of Scope*/
/*56988*/   /*SwitchOpcode*/ 70|128,2/*326*/, TARGET_VAL(ISD::Constant),// ->57318
/*56992*/     OPC_RecordNode, // #0 = $imm
/*56993*/     OPC_CheckType, MVT::i32,
/*56995*/     OPC_Scope, 26, /*->57023*/ // 11 children in Scope
/*56997*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*56999*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57001*/       OPC_EmitConvertToTarget, 0,
/*57003*/       OPC_EmitInteger, MVT::i32, 14, 
/*57006*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57009*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57012*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
                // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*57023*/     /*Scope*/ 26, /*->57050*/
/*57024*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*57026*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57028*/       OPC_EmitConvertToTarget, 0,
/*57030*/       OPC_EmitInteger, MVT::i32, 14, 
/*57033*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57036*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57039*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_mod_imm>>:$imm - Complexity = 4
                // Dst: (MOVi:i32 (imm:i32):$imm)
/*57050*/     /*Scope*/ 22, /*->57073*/
/*57051*/       OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*57053*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*57055*/       OPC_EmitConvertToTarget, 0,
/*57057*/       OPC_EmitInteger, MVT::i32, 14, 
/*57060*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57063*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (MOVi16:i32 (imm:i32):$imm)
/*57073*/     /*Scope*/ 29, /*->57103*/
/*57074*/       OPC_CheckPredicate, 30, // Predicate_mod_imm_not
/*57076*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57078*/       OPC_EmitConvertToTarget, 0,
/*57080*/       OPC_EmitNodeXForm, 10, 1, // imm_not_XFORM
/*57083*/       OPC_EmitInteger, MVT::i32, 14, 
/*57086*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57089*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57092*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm - Complexity = 4
                // Dst: (MVNi:i32 (imm_not_XFORM:i32 (imm:i32):$imm))
/*57103*/     /*Scope*/ 14, /*->57118*/
/*57104*/       OPC_CheckPredicate, 111, // Predicate_arm_i32imm
/*57106*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57108*/       OPC_EmitConvertToTarget, 0,
/*57110*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
                // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*57118*/     /*Scope*/ 26, /*->57145*/
/*57119*/       OPC_CheckPredicate, 59, // Predicate_imm0_255
/*57121*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57123*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57126*/       OPC_EmitConvertToTarget, 0,
/*57128*/       OPC_EmitInteger, MVT::i32, 14, 
/*57131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57134*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
                // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*57145*/     /*Scope*/ 22, /*->57168*/
/*57146*/       OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*57148*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57150*/       OPC_EmitConvertToTarget, 0,
/*57152*/       OPC_EmitInteger, MVT::i32, 14, 
/*57155*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57158*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*57168*/     /*Scope*/ 29, /*->57198*/
/*57169*/       OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*57171*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57173*/       OPC_EmitConvertToTarget, 0,
/*57175*/       OPC_EmitNodeXForm, 8, 1, // t2_so_imm_not_XFORM
/*57178*/       OPC_EmitInteger, MVT::i32, 14, 
/*57181*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57184*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57187*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
                // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*57198*/     /*Scope*/ 55, /*->57254*/
/*57199*/       OPC_CheckPredicate, 112, // Predicate_thumb_immshifted
/*57201*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57203*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57206*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57209*/       OPC_EmitConvertToTarget, 0,
/*57211*/       OPC_EmitNodeXForm, 17, 3, // thumb_immshifted_val
/*57214*/       OPC_EmitInteger, MVT::i32, 14, 
/*57217*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57220*/       OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*57231*/       OPC_EmitConvertToTarget, 0,
/*57233*/       OPC_EmitNodeXForm, 18, 8, // thumb_immshifted_shamt
/*57236*/       OPC_EmitInteger, MVT::i32, 14, 
/*57239*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57242*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
                // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
                // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*57254*/     /*Scope*/ 49, /*->57304*/
/*57255*/       OPC_CheckPredicate, 113, // Predicate_imm0_255_comp
/*57257*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57259*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57262*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57265*/       OPC_EmitConvertToTarget, 0,
/*57267*/       OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*57270*/       OPC_EmitInteger, MVT::i32, 14, 
/*57273*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57276*/       OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*57287*/       OPC_EmitInteger, MVT::i32, 14, 
/*57290*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57293*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
                // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
                // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*57304*/     /*Scope*/ 12, /*->57317*/
/*57305*/       OPC_CheckPatternPredicate, 55, // (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57307*/       OPC_EmitConvertToTarget, 0,
/*57309*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32):$src - Complexity = 3
                // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*57317*/     0, /*End of Scope*/
/*57318*/   /*SwitchOpcode*/ 33, TARGET_VAL(ISD::TRAP),// ->57354
/*57321*/     OPC_RecordNode, // #0 = 'trap' chained node
/*57322*/     OPC_Scope, 9, /*->57333*/ // 3 children in Scope
/*57324*/       OPC_CheckPatternPredicate, 56, // (!Subtarget->isThumb()) && (Subtarget->useNaClTrap())
/*57326*/       OPC_EmitMergeInputChains1_0,
/*57327*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TRAPNaCl), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAPNaCl)
/*57333*/     /*Scope*/ 9, /*->57343*/
/*57334*/       OPC_CheckPatternPredicate, 57, // (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap())
/*57336*/       OPC_EmitMergeInputChains1_0,
/*57337*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAP)
/*57343*/     /*Scope*/ 9, /*->57353*/
/*57344*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*57346*/       OPC_EmitMergeInputChains1_0,
/*57347*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (tTRAP)
/*57353*/     0, /*End of Scope*/
/*57354*/   /*SwitchOpcode*/ 58, TARGET_VAL(ARMISD::RET_FLAG),// ->57415
/*57357*/     OPC_RecordNode, // #0 = 'ARMretflag' chained node
/*57358*/     OPC_CaptureGlueInput,
/*57359*/     OPC_Scope, 17, /*->57378*/ // 3 children in Scope
/*57361*/       OPC_CheckPatternPredicate, 48, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*57363*/       OPC_EmitMergeInputChains1_0,
/*57364*/       OPC_EmitInteger, MVT::i32, 14, 
/*57367*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57370*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (BX_RET)
/*57378*/     /*Scope*/ 17, /*->57396*/
/*57379*/       OPC_CheckPatternPredicate, 49, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*57381*/       OPC_EmitMergeInputChains1_0,
/*57382*/       OPC_EmitInteger, MVT::i32, 14, 
/*57385*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57388*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (MOVPCLR)
/*57396*/     /*Scope*/ 17, /*->57414*/
/*57397*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*57399*/       OPC_EmitMergeInputChains1_0,
/*57400*/       OPC_EmitInteger, MVT::i32, 14, 
/*57403*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57406*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (tBX_RET)
/*57414*/     0, /*End of Scope*/
/*57415*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::BRIND),// ->57465
/*57418*/     OPC_RecordNode, // #0 = 'brind' chained node
/*57419*/     OPC_RecordChild1, // #1 = $dst
/*57420*/     OPC_CheckChild1Type, MVT::i32,
/*57422*/     OPC_Scope, 10, /*->57434*/ // 3 children in Scope
/*57424*/       OPC_CheckPatternPredicate, 48, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*57426*/       OPC_EmitMergeInputChains1_0,
/*57427*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (BX GPR:i32:$dst)
/*57434*/     /*Scope*/ 10, /*->57445*/
/*57435*/       OPC_CheckPatternPredicate, 49, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*57437*/       OPC_EmitMergeInputChains1_0,
/*57438*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (MOVPCRX GPR:i32:$dst)
/*57445*/     /*Scope*/ 18, /*->57464*/
/*57446*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*57448*/       OPC_EmitMergeInputChains1_0,
/*57449*/       OPC_EmitInteger, MVT::i32, 14, 
/*57452*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57455*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (brind GPR:i32:$Rm) - Complexity = 3
                // Dst: (tBRIND GPR:i32:$Rm)
/*57464*/     0, /*End of Scope*/
/*57465*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::BR),// ->57527
/*57468*/     OPC_RecordNode, // #0 = 'br' chained node
/*57469*/     OPC_RecordChild1, // #1 = $target
/*57470*/     OPC_MoveChild, 1,
/*57472*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*57475*/     OPC_MoveParent,
/*57476*/     OPC_Scope, 10, /*->57488*/ // 3 children in Scope
/*57478*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57480*/       OPC_EmitMergeInputChains1_0,
/*57481*/       OPC_MorphNodeTo, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (B (bb:Other):$target)
/*57488*/     /*Scope*/ 18, /*->57507*/
/*57489*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57491*/       OPC_EmitMergeInputChains1_0,
/*57492*/       OPC_EmitInteger, MVT::i32, 14, 
/*57495*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57498*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (tB (bb:Other):$target)
/*57507*/     /*Scope*/ 18, /*->57526*/
/*57508*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57510*/       OPC_EmitMergeInputChains1_0,
/*57511*/       OPC_EmitInteger, MVT::i32, 14, 
/*57514*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57517*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (t2B (bb:Other):$target)
/*57526*/     0, /*End of Scope*/
/*57527*/   /*SwitchOpcode*/ 40, TARGET_VAL(ARMISD::RRX),// ->57570
/*57530*/     OPC_CaptureGlueInput,
/*57531*/     OPC_RecordChild0, // #0 = $Rm
/*57532*/     OPC_CheckType, MVT::i32,
/*57534*/     OPC_Scope, 10, /*->57546*/ // 2 children in Scope
/*57536*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57538*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RRX:i32 GPR:i32:$Rm)
/*57546*/     /*Scope*/ 22, /*->57569*/
/*57547*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57549*/       OPC_EmitInteger, MVT::i32, 14, 
/*57552*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57555*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57558*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*57569*/     0, /*End of Scope*/
/*57570*/   /*SwitchOpcode*/ 37, TARGET_VAL(ARMISD::SRL_FLAG),// ->57610
/*57573*/     OPC_RecordChild0, // #0 = $src
/*57574*/     OPC_CheckType, MVT::i32,
/*57576*/     OPC_Scope, 11, /*->57589*/ // 2 children in Scope
/*57578*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57580*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*57589*/     /*Scope*/ 19, /*->57609*/
/*57590*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57592*/       OPC_EmitInteger, MVT::i32, 14, 
/*57595*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57598*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*57609*/     0, /*End of Scope*/
/*57610*/   /*SwitchOpcode*/ 37, TARGET_VAL(ARMISD::SRA_FLAG),// ->57650
/*57613*/     OPC_RecordChild0, // #0 = $src
/*57614*/     OPC_CheckType, MVT::i32,
/*57616*/     OPC_Scope, 11, /*->57629*/ // 2 children in Scope
/*57618*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57620*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*57629*/     /*Scope*/ 19, /*->57649*/
/*57630*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57632*/       OPC_EmitInteger, MVT::i32, 14, 
/*57635*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57638*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*57649*/     0, /*End of Scope*/
/*57650*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::MULHS),// ->57699
/*57653*/     OPC_RecordChild0, // #0 = $Rn
/*57654*/     OPC_RecordChild1, // #1 = $Rm
/*57655*/     OPC_CheckType, MVT::i32,
/*57657*/     OPC_Scope, 19, /*->57678*/ // 2 children in Scope
/*57659*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*57661*/       OPC_EmitInteger, MVT::i32, 14, 
/*57664*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57667*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMMUL), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*57678*/     /*Scope*/ 19, /*->57698*/
/*57679*/       OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*57681*/       OPC_EmitInteger, MVT::i32, 14, 
/*57684*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57687*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMUL), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*57698*/     0, /*End of Scope*/
/*57699*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::SDIV),// ->57748
/*57702*/     OPC_RecordChild0, // #0 = $Rn
/*57703*/     OPC_RecordChild1, // #1 = $Rm
/*57704*/     OPC_CheckType, MVT::i32,
/*57706*/     OPC_Scope, 19, /*->57727*/ // 2 children in Scope
/*57708*/       OPC_CheckPatternPredicate, 58, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*57710*/       OPC_EmitInteger, MVT::i32, 14, 
/*57713*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57716*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*57727*/     /*Scope*/ 19, /*->57747*/
/*57728*/       OPC_CheckPatternPredicate, 59, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*57730*/       OPC_EmitInteger, MVT::i32, 14, 
/*57733*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57736*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*57747*/     0, /*End of Scope*/
/*57748*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::UDIV),// ->57797
/*57751*/     OPC_RecordChild0, // #0 = $Rn
/*57752*/     OPC_RecordChild1, // #1 = $Rm
/*57753*/     OPC_CheckType, MVT::i32,
/*57755*/     OPC_Scope, 19, /*->57776*/ // 2 children in Scope
/*57757*/       OPC_CheckPatternPredicate, 58, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*57759*/       OPC_EmitInteger, MVT::i32, 14, 
/*57762*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57765*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*57776*/     /*Scope*/ 19, /*->57796*/
/*57777*/       OPC_CheckPatternPredicate, 59, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*57779*/       OPC_EmitInteger, MVT::i32, 14, 
/*57782*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57785*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*57796*/     0, /*End of Scope*/
/*57797*/   /*SwitchOpcode*/ 37|128,1/*165*/, TARGET_VAL(ISD::CTLZ),// ->57966
/*57801*/     OPC_RecordChild0, // #0 = $Rm
/*57802*/     OPC_SwitchType /*7 cases */, 40, MVT::i32,// ->57845
/*57805*/       OPC_Scope, 18, /*->57825*/ // 2 children in Scope
/*57807*/         OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*57809*/         OPC_EmitInteger, MVT::i32, 14, 
/*57812*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57815*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CLZ), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
                  // Dst: (CLZ:i32 GPR:i32:$Rm)
/*57825*/       /*Scope*/ 18, /*->57844*/
/*57826*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57828*/         OPC_EmitInteger, MVT::i32, 14, 
/*57831*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57834*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLZ), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*57844*/       0, /*End of Scope*/
/*57845*/     /*SwitchType*/ 18, MVT::v8i8,// ->57865
/*57847*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57849*/       OPC_EmitInteger, MVT::i32, 14, 
/*57852*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57855*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
/*57865*/     /*SwitchType*/ 18, MVT::v4i16,// ->57885
/*57867*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57869*/       OPC_EmitInteger, MVT::i32, 14, 
/*57872*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57875*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
/*57885*/     /*SwitchType*/ 18, MVT::v2i32,// ->57905
/*57887*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57889*/       OPC_EmitInteger, MVT::i32, 14, 
/*57892*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57895*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
/*57905*/     /*SwitchType*/ 18, MVT::v16i8,// ->57925
/*57907*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57909*/       OPC_EmitInteger, MVT::i32, 14, 
/*57912*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57915*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
/*57925*/     /*SwitchType*/ 18, MVT::v8i16,// ->57945
/*57927*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57929*/       OPC_EmitInteger, MVT::i32, 14, 
/*57932*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57935*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
/*57945*/     /*SwitchType*/ 18, MVT::v4i32,// ->57965
/*57947*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57949*/       OPC_EmitInteger, MVT::i32, 14, 
/*57952*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57955*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
/*57965*/     0, // EndSwitchType
/*57966*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::RBIT),// ->58012
/*57969*/     OPC_RecordChild0, // #0 = $Rm
/*57970*/     OPC_CheckType, MVT::i32,
/*57972*/     OPC_Scope, 18, /*->57992*/ // 2 children in Scope
/*57974*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*57976*/       OPC_EmitInteger, MVT::i32, 14, 
/*57979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57982*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RBIT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMrbit:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RBIT:i32 GPR:i32:$Rm)
/*57992*/     /*Scope*/ 18, /*->58011*/
/*57993*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57995*/       OPC_EmitInteger, MVT::i32, 14, 
/*57998*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58001*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RBIT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMrbit:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*58011*/     0, /*End of Scope*/
/*58012*/   /*SwitchOpcode*/ 62, TARGET_VAL(ISD::BSWAP),// ->58077
/*58015*/     OPC_RecordChild0, // #0 = $Rm
/*58016*/     OPC_CheckType, MVT::i32,
/*58018*/     OPC_Scope, 18, /*->58038*/ // 3 children in Scope
/*58020*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*58022*/       OPC_EmitInteger, MVT::i32, 14, 
/*58025*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58028*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (REV:i32 GPR:i32:$Rm)
/*58038*/     /*Scope*/ 18, /*->58057*/
/*58039*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*58041*/       OPC_EmitInteger, MVT::i32, 14, 
/*58044*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58047*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tREV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tREV:i32 tGPR:i32:$Rm)
/*58057*/     /*Scope*/ 18, /*->58076*/
/*58058*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58060*/       OPC_EmitInteger, MVT::i32, 14, 
/*58063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58066*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*58076*/     0, /*End of Scope*/
/*58077*/   /*SwitchOpcode*/ 24, TARGET_VAL(ARMISD::THREAD_POINTER),// ->58104
/*58080*/     OPC_CheckType, MVT::i32,
/*58082*/     OPC_Scope, 9, /*->58093*/ // 2 children in Scope
/*58084*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58086*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TPsoft), 0,
                    1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (TPsoft:i32)
/*58093*/     /*Scope*/ 9, /*->58103*/
/*58094*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*58096*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tTPsoft), 0,
                    1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (tTPsoft:i32)
/*58103*/     0, /*End of Scope*/
/*58104*/   /*SwitchOpcode*/ 35, TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->58142
/*58107*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_longjmp' chained node
/*58108*/     OPC_RecordChild1, // #1 = $src
/*58109*/     OPC_CheckChild1Type, MVT::i32,
/*58111*/     OPC_RecordChild2, // #2 = $scratch
/*58112*/     OPC_CheckChild2Type, MVT::i32,
/*58114*/     OPC_Scope, 12, /*->58128*/ // 2 children in Scope
/*58116*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58118*/       OPC_EmitMergeInputChains1_0,
/*58119*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*58128*/     /*Scope*/ 12, /*->58141*/
/*58129*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*58131*/       OPC_EmitMergeInputChains1_0,
/*58132*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*58141*/     0, /*End of Scope*/
/*58142*/   /*SwitchOpcode*/ 42, TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->58187
/*58145*/     OPC_RecordNode, // #0 = 'ARMMemBarrierMCR' chained node
/*58146*/     OPC_RecordChild1, // #1 = $zero
/*58147*/     OPC_CheckChild1Type, MVT::i32,
/*58149*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*58151*/     OPC_EmitMergeInputChains1_0,
/*58152*/     OPC_EmitInteger, MVT::i32, 15, 
/*58155*/     OPC_EmitInteger, MVT::i32, 0, 
/*58158*/     OPC_EmitInteger, MVT::i32, 7, 
/*58161*/     OPC_EmitInteger, MVT::i32, 10, 
/*58164*/     OPC_EmitInteger, MVT::i32, 5, 
/*58167*/     OPC_EmitInteger, MVT::i32, 14, 
/*58170*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58173*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                  0/*#VTs*/, 8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
              // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
              // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
/*58187*/   /*SwitchOpcode*/ 28, TARGET_VAL(ISD::ADDE),// ->58218
/*58190*/     OPC_CaptureGlueInput,
/*58191*/     OPC_RecordChild0, // #0 = $Rn
/*58192*/     OPC_RecordChild1, // #1 = $Rm
/*58193*/     OPC_CheckType, MVT::i32,
/*58195*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58197*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58200*/     OPC_EmitInteger, MVT::i32, 14, 
/*58203*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58206*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*58218*/   /*SwitchOpcode*/ 28, TARGET_VAL(ISD::SUBE),// ->58249
/*58221*/     OPC_CaptureGlueInput,
/*58222*/     OPC_RecordChild0, // #0 = $Rn
/*58223*/     OPC_RecordChild1, // #1 = $Rm
/*58224*/     OPC_CheckType, MVT::i32,
/*58226*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58228*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58231*/     OPC_EmitInteger, MVT::i32, 14, 
/*58234*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58237*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*58249*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::SUBC),// ->58279
/*58252*/     OPC_RecordChild0, // #0 = $lhs
/*58253*/     OPC_RecordChild1, // #1 = $rhs
/*58254*/     OPC_CheckType, MVT::i32,
/*58256*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58258*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58261*/     OPC_EmitInteger, MVT::i32, 14, 
/*58264*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58267*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*58279*/   /*SwitchOpcode*/ 47, TARGET_VAL(ARMISD::CMPFP),// ->58329
/*58282*/     OPC_RecordChild0, // #0 = $Dd
/*58283*/     OPC_Scope, 21, /*->58306*/ // 2 children in Scope
/*58285*/       OPC_CheckChild0Type, MVT::f64,
/*58287*/       OPC_RecordChild1, // #1 = $Dm
/*58288*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*58290*/       OPC_EmitInteger, MVT::i32, 14, 
/*58293*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58296*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*58306*/     /*Scope*/ 21, /*->58328*/
/*58307*/       OPC_CheckChild0Type, MVT::f32,
/*58309*/       OPC_RecordChild1, // #1 = $Sm
/*58310*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58312*/       OPC_EmitInteger, MVT::i32, 14, 
/*58315*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58318*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*58328*/     0, /*End of Scope*/
/*58329*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::CMPFPw0),// ->58375
/*58332*/     OPC_RecordChild0, // #0 = $Dd
/*58333*/     OPC_Scope, 19, /*->58354*/ // 2 children in Scope
/*58335*/       OPC_CheckChild0Type, MVT::f64,
/*58337*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*58339*/       OPC_EmitInteger, MVT::i32, 14, 
/*58342*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58345*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
                // Dst: (VCMPEZD DPR:f64:$Dd)
/*58354*/     /*Scope*/ 19, /*->58374*/
/*58355*/       OPC_CheckChild0Type, MVT::f32,
/*58357*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58359*/       OPC_EmitInteger, MVT::i32, 14, 
/*58362*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58365*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
                // Dst: (VCMPEZS SPR:f32:$Sd)
/*58374*/     0, /*End of Scope*/
/*58375*/   /*SwitchOpcode*/ 72|128,13/*1736*/, TARGET_VAL(ISD::BITCAST),// ->60115
/*58379*/     OPC_Scope, 23, /*->58404*/ // 3 children in Scope
/*58381*/       OPC_RecordChild0, // #0 = $Sn
/*58382*/       OPC_CheckChild0Type, MVT::f32,
/*58384*/       OPC_CheckType, MVT::i32,
/*58386*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58388*/       OPC_EmitInteger, MVT::i32, 14, 
/*58391*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58394*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVRS), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
                // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*58404*/     /*Scope*/ 34, /*->58439*/
/*58405*/       OPC_MoveChild, 0,
/*58407*/       OPC_CheckOpcode, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),
/*58410*/       OPC_RecordChild0, // #0 = $src
/*58411*/       OPC_CheckChild0Type, MVT::v2i32,
/*58413*/       OPC_RecordChild1, // #1 = $lane
/*58414*/       OPC_MoveChild, 1,
/*58416*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58419*/       OPC_MoveParent,
/*58420*/       OPC_CheckType, MVT::i32,
/*58422*/       OPC_MoveParent,
/*58423*/       OPC_CheckType, MVT::f32,
/*58425*/       OPC_EmitConvertToTarget, 1,
/*58427*/       OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*58430*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3, 
                // Src: (bitconvert:f32 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                // Dst: (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane))
/*58439*/     /*Scope*/ 9|128,13/*1673*/, /*->60114*/
/*58441*/       OPC_RecordChild0, // #0 = $src
/*58442*/       OPC_Scope, 125, /*->58569*/ // 13 children in Scope
/*58444*/         OPC_CheckChild0Type, MVT::v1i64,
/*58446*/         OPC_SwitchType /*5 cases */, 3, MVT::f64,// ->58452
/*58449*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                    // Dst: DPR:f64:$src
/*58452*/         /*SwitchType*/ 27, MVT::v2i32,// ->58481
/*58454*/           OPC_Scope, 5, /*->58461*/ // 2 children in Scope
/*58456*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58458*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*58461*/           /*Scope*/ 18, /*->58480*/
/*58462*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58464*/             OPC_EmitInteger, MVT::i32, 14, 
/*58467*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58470*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:v1i64:$src)
/*58480*/           0, /*End of Scope*/
/*58481*/         /*SwitchType*/ 27, MVT::v4i16,// ->58510
/*58483*/           OPC_Scope, 5, /*->58490*/ // 2 children in Scope
/*58485*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58487*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*58490*/           /*Scope*/ 18, /*->58509*/
/*58491*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58493*/             OPC_EmitInteger, MVT::i32, 14, 
/*58496*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58499*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:v1i64:$src)
/*58509*/           0, /*End of Scope*/
/*58510*/         /*SwitchType*/ 27, MVT::v8i8,// ->58539
/*58512*/           OPC_Scope, 5, /*->58519*/ // 2 children in Scope
/*58514*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58516*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*58519*/           /*Scope*/ 18, /*->58538*/
/*58520*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58522*/             OPC_EmitInteger, MVT::i32, 14, 
/*58525*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58528*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:v1i64:$src)
/*58538*/           0, /*End of Scope*/
/*58539*/         /*SwitchType*/ 27, MVT::v2f32,// ->58568
/*58541*/           OPC_Scope, 5, /*->58548*/ // 2 children in Scope
/*58543*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58545*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*58548*/           /*Scope*/ 18, /*->58567*/
/*58549*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58551*/             OPC_EmitInteger, MVT::i32, 14, 
/*58554*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58557*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:v1i64:$src)
/*58567*/           0, /*End of Scope*/
/*58568*/         0, // EndSwitchType
/*58569*/       /*Scope*/ 125, /*->58695*/
/*58570*/         OPC_CheckChild0Type, MVT::v2i32,
/*58572*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->58602
/*58575*/           OPC_Scope, 5, /*->58582*/ // 2 children in Scope
/*58577*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58579*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*58582*/           /*Scope*/ 18, /*->58601*/
/*58583*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58585*/             OPC_EmitInteger, MVT::i32, 14, 
/*58588*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58591*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2i32:$src)
/*58601*/           0, /*End of Scope*/
/*58602*/         /*SwitchType*/ 27, MVT::v1i64,// ->58631
/*58604*/           OPC_Scope, 5, /*->58611*/ // 2 children in Scope
/*58606*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58608*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*58611*/           /*Scope*/ 18, /*->58630*/
/*58612*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58614*/             OPC_EmitInteger, MVT::i32, 14, 
/*58617*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58620*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2i32:$src)
/*58630*/           0, /*End of Scope*/
/*58631*/         /*SwitchType*/ 27, MVT::v4i16,// ->58660
/*58633*/           OPC_Scope, 5, /*->58640*/ // 2 children in Scope
/*58635*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58637*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*58640*/           /*Scope*/ 18, /*->58659*/
/*58641*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58643*/             OPC_EmitInteger, MVT::i32, 14, 
/*58646*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58649*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2i32:$src)
/*58659*/           0, /*End of Scope*/
/*58660*/         /*SwitchType*/ 27, MVT::v8i8,// ->58689
/*58662*/           OPC_Scope, 5, /*->58669*/ // 2 children in Scope
/*58664*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58666*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*58669*/           /*Scope*/ 18, /*->58688*/
/*58670*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58672*/             OPC_EmitInteger, MVT::i32, 14, 
/*58675*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58678*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2i32:$src)
/*58688*/           0, /*End of Scope*/
/*58689*/         /*SwitchType*/ 3, MVT::v2f32,// ->58694
/*58691*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                    // Dst: DPR:v2f32:$src
/*58694*/         0, // EndSwitchType
/*58695*/       /*Scope*/ 21|128,1/*149*/, /*->58846*/
/*58697*/         OPC_CheckChild0Type, MVT::v4i16,
/*58699*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->58729
/*58702*/           OPC_Scope, 5, /*->58709*/ // 2 children in Scope
/*58704*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58706*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*58709*/           /*Scope*/ 18, /*->58728*/
/*58710*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58712*/             OPC_EmitInteger, MVT::i32, 14, 
/*58715*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58718*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:f64 DPR:v4i16:$src)
/*58728*/           0, /*End of Scope*/
/*58729*/         /*SwitchType*/ 27, MVT::v1i64,// ->58758
/*58731*/           OPC_Scope, 5, /*->58738*/ // 2 children in Scope
/*58733*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58735*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*58738*/           /*Scope*/ 18, /*->58757*/
/*58739*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58741*/             OPC_EmitInteger, MVT::i32, 14, 
/*58744*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58747*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:v1i64 DPR:v4i16:$src)
/*58757*/           0, /*End of Scope*/
/*58758*/         /*SwitchType*/ 27, MVT::v2i32,// ->58787
/*58760*/           OPC_Scope, 5, /*->58767*/ // 2 children in Scope
/*58762*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58764*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*58767*/           /*Scope*/ 18, /*->58786*/
/*58768*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58770*/             OPC_EmitInteger, MVT::i32, 14, 
/*58773*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58776*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2i32 DPR:v4i16:$src)
/*58786*/           0, /*End of Scope*/
/*58787*/         /*SwitchType*/ 27, MVT::v8i8,// ->58816
/*58789*/           OPC_Scope, 5, /*->58796*/ // 2 children in Scope
/*58791*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58793*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*58796*/           /*Scope*/ 18, /*->58815*/
/*58797*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58799*/             OPC_EmitInteger, MVT::i32, 14, 
/*58802*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58805*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV16d8:v8i8 DPR:v4i16:$src)
/*58815*/           0, /*End of Scope*/
/*58816*/         /*SwitchType*/ 27, MVT::v2f32,// ->58845
/*58818*/           OPC_Scope, 5, /*->58825*/ // 2 children in Scope
/*58820*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58822*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*58825*/           /*Scope*/ 18, /*->58844*/
/*58826*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58828*/             OPC_EmitInteger, MVT::i32, 14, 
/*58831*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58834*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2f32 DPR:v4i16:$src)
/*58844*/           0, /*End of Scope*/
/*58845*/         0, // EndSwitchType
/*58846*/       /*Scope*/ 21|128,1/*149*/, /*->58997*/
/*58848*/         OPC_CheckChild0Type, MVT::v8i8,
/*58850*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->58880
/*58853*/           OPC_Scope, 5, /*->58860*/ // 2 children in Scope
/*58855*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58857*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*58860*/           /*Scope*/ 18, /*->58879*/
/*58861*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58863*/             OPC_EmitInteger, MVT::i32, 14, 
/*58866*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58869*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:f64 DPR:v8i8:$src)
/*58879*/           0, /*End of Scope*/
/*58880*/         /*SwitchType*/ 27, MVT::v1i64,// ->58909
/*58882*/           OPC_Scope, 5, /*->58889*/ // 2 children in Scope
/*58884*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58886*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*58889*/           /*Scope*/ 18, /*->58908*/
/*58890*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58892*/             OPC_EmitInteger, MVT::i32, 14, 
/*58895*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58898*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:v1i64 DPR:v8i8:$src)
/*58908*/           0, /*End of Scope*/
/*58909*/         /*SwitchType*/ 27, MVT::v2i32,// ->58938
/*58911*/           OPC_Scope, 5, /*->58918*/ // 2 children in Scope
/*58913*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58915*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*58918*/           /*Scope*/ 18, /*->58937*/
/*58919*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58921*/             OPC_EmitInteger, MVT::i32, 14, 
/*58924*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58927*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2i32 DPR:v8i8:$src)
/*58937*/           0, /*End of Scope*/
/*58938*/         /*SwitchType*/ 27, MVT::v4i16,// ->58967
/*58940*/           OPC_Scope, 5, /*->58947*/ // 2 children in Scope
/*58942*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58944*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*58947*/           /*Scope*/ 18, /*->58966*/
/*58948*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58950*/             OPC_EmitInteger, MVT::i32, 14, 
/*58953*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58956*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV16d8:v4i16 DPR:v8i8:$src)
/*58966*/           0, /*End of Scope*/
/*58967*/         /*SwitchType*/ 27, MVT::v2f32,// ->58996
/*58969*/           OPC_Scope, 5, /*->58976*/ // 2 children in Scope
/*58971*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58973*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*58976*/           /*Scope*/ 18, /*->58995*/
/*58977*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58979*/             OPC_EmitInteger, MVT::i32, 14, 
/*58982*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58985*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2f32 DPR:v8i8:$src)
/*58995*/           0, /*End of Scope*/
/*58996*/         0, // EndSwitchType
/*58997*/       /*Scope*/ 125, /*->59123*/
/*58998*/         OPC_CheckChild0Type, MVT::v2f32,
/*59000*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->59030
/*59003*/           OPC_Scope, 5, /*->59010*/ // 2 children in Scope
/*59005*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59007*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*59010*/           /*Scope*/ 18, /*->59029*/
/*59011*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59013*/             OPC_EmitInteger, MVT::i32, 14, 
/*59016*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59019*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2f32:$src)
/*59029*/           0, /*End of Scope*/
/*59030*/         /*SwitchType*/ 27, MVT::v1i64,// ->59059
/*59032*/           OPC_Scope, 5, /*->59039*/ // 2 children in Scope
/*59034*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59036*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*59039*/           /*Scope*/ 18, /*->59058*/
/*59040*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59042*/             OPC_EmitInteger, MVT::i32, 14, 
/*59045*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59048*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2f32:$src)
/*59058*/           0, /*End of Scope*/
/*59059*/         /*SwitchType*/ 3, MVT::v2i32,// ->59064
/*59061*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                    // Dst: DPR:v2i32:$src
/*59064*/         /*SwitchType*/ 27, MVT::v4i16,// ->59093
/*59066*/           OPC_Scope, 5, /*->59073*/ // 2 children in Scope
/*59068*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59070*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*59073*/           /*Scope*/ 18, /*->59092*/
/*59074*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59076*/             OPC_EmitInteger, MVT::i32, 14, 
/*59079*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59082*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2f32:$src)
/*59092*/           0, /*End of Scope*/
/*59093*/         /*SwitchType*/ 27, MVT::v8i8,// ->59122
/*59095*/           OPC_Scope, 5, /*->59102*/ // 2 children in Scope
/*59097*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59099*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*59102*/           /*Scope*/ 18, /*->59121*/
/*59103*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59105*/             OPC_EmitInteger, MVT::i32, 14, 
/*59108*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59111*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2f32:$src)
/*59121*/           0, /*End of Scope*/
/*59122*/         0, // EndSwitchType
/*59123*/       /*Scope*/ 57, /*->59181*/
/*59124*/         OPC_CheckChild0Type, MVT::i32,
/*59126*/         OPC_CheckType, MVT::f32,
/*59128*/         OPC_Scope, 18, /*->59148*/ // 2 children in Scope
/*59130*/           OPC_CheckPatternPredicate, 60, // (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP())
/*59132*/           OPC_EmitInteger, MVT::i32, 14, 
/*59135*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59138*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVSR), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
                    // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*59148*/         /*Scope*/ 31, /*->59180*/
/*59149*/           OPC_CheckPatternPredicate, 61, // (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP())
/*59151*/           OPC_EmitInteger, MVT::i32, 14, 
/*59154*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59157*/           OPC_EmitNode, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 0, 1, 2,  // Results = #3
/*59168*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59171*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 4, 
                    // Src: (bitconvert:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VMOVDRR:f64 GPR:i32:$a, GPR:i32:$a), ssub_0:i32)
/*59180*/         0, /*End of Scope*/
/*59181*/       /*Scope*/ 125, /*->59307*/
/*59182*/         OPC_CheckChild0Type, MVT::f64,
/*59184*/         OPC_SwitchType /*5 cases */, 3, MVT::v1i64,// ->59190
/*59187*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                    // Dst: DPR:v1i64:$src
/*59190*/         /*SwitchType*/ 27, MVT::v2i32,// ->59219
/*59192*/           OPC_Scope, 5, /*->59199*/ // 2 children in Scope
/*59194*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59196*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*59199*/           /*Scope*/ 18, /*->59218*/
/*59200*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59202*/             OPC_EmitInteger, MVT::i32, 14, 
/*59205*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59208*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:f64:$src)
/*59218*/           0, /*End of Scope*/
/*59219*/         /*SwitchType*/ 27, MVT::v4i16,// ->59248
/*59221*/           OPC_Scope, 5, /*->59228*/ // 2 children in Scope
/*59223*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59225*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*59228*/           /*Scope*/ 18, /*->59247*/
/*59229*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59231*/             OPC_EmitInteger, MVT::i32, 14, 
/*59234*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59237*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:f64:$src)
/*59247*/           0, /*End of Scope*/
/*59248*/         /*SwitchType*/ 27, MVT::v8i8,// ->59277
/*59250*/           OPC_Scope, 5, /*->59257*/ // 2 children in Scope
/*59252*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59254*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*59257*/           /*Scope*/ 18, /*->59276*/
/*59258*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59260*/             OPC_EmitInteger, MVT::i32, 14, 
/*59263*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59266*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:f64:$src)
/*59276*/           0, /*End of Scope*/
/*59277*/         /*SwitchType*/ 27, MVT::v2f32,// ->59306
/*59279*/           OPC_Scope, 5, /*->59286*/ // 2 children in Scope
/*59281*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59283*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*59286*/           /*Scope*/ 18, /*->59305*/
/*59287*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59289*/             OPC_EmitInteger, MVT::i32, 14, 
/*59292*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59295*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:f64:$src)
/*59305*/           0, /*End of Scope*/
/*59306*/         0, // EndSwitchType
/*59307*/       /*Scope*/ 125, /*->59433*/
/*59308*/         OPC_CheckChild0Type, MVT::v4i32,
/*59310*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->59340
/*59313*/           OPC_Scope, 5, /*->59320*/ // 2 children in Scope
/*59315*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59317*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*59320*/           /*Scope*/ 18, /*->59339*/
/*59321*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59323*/             OPC_EmitInteger, MVT::i32, 14, 
/*59326*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59329*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4i32:$src)
/*59339*/           0, /*End of Scope*/
/*59340*/         /*SwitchType*/ 27, MVT::v8i16,// ->59369
/*59342*/           OPC_Scope, 5, /*->59349*/ // 2 children in Scope
/*59344*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59346*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*59349*/           /*Scope*/ 18, /*->59368*/
/*59350*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59352*/             OPC_EmitInteger, MVT::i32, 14, 
/*59355*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59358*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4i32:$src)
/*59368*/           0, /*End of Scope*/
/*59369*/         /*SwitchType*/ 27, MVT::v16i8,// ->59398
/*59371*/           OPC_Scope, 5, /*->59378*/ // 2 children in Scope
/*59373*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59375*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*59378*/           /*Scope*/ 18, /*->59397*/
/*59379*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59381*/             OPC_EmitInteger, MVT::i32, 14, 
/*59384*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59387*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4i32:$src)
/*59397*/           0, /*End of Scope*/
/*59398*/         /*SwitchType*/ 3, MVT::v4f32,// ->59403
/*59400*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                    // Dst: QPR:v4f32:$src
/*59403*/         /*SwitchType*/ 27, MVT::v2f64,// ->59432
/*59405*/           OPC_Scope, 5, /*->59412*/ // 2 children in Scope
/*59407*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59409*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*59412*/           /*Scope*/ 18, /*->59431*/
/*59413*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59415*/             OPC_EmitInteger, MVT::i32, 14, 
/*59418*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59421*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4i32:$src)
/*59431*/           0, /*End of Scope*/
/*59432*/         0, // EndSwitchType
/*59433*/       /*Scope*/ 21|128,1/*149*/, /*->59584*/
/*59435*/         OPC_CheckChild0Type, MVT::v8i16,
/*59437*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->59467
/*59440*/           OPC_Scope, 5, /*->59447*/ // 2 children in Scope
/*59442*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59444*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*59447*/           /*Scope*/ 18, /*->59466*/
/*59448*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59450*/             OPC_EmitInteger, MVT::i32, 14, 
/*59453*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59456*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2i64 QPR:v8i16:$src)
/*59466*/           0, /*End of Scope*/
/*59467*/         /*SwitchType*/ 27, MVT::v4i32,// ->59496
/*59469*/           OPC_Scope, 5, /*->59476*/ // 2 children in Scope
/*59471*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59473*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*59476*/           /*Scope*/ 18, /*->59495*/
/*59477*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59479*/             OPC_EmitInteger, MVT::i32, 14, 
/*59482*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59485*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4i32 QPR:v8i16:$src)
/*59495*/           0, /*End of Scope*/
/*59496*/         /*SwitchType*/ 27, MVT::v16i8,// ->59525
/*59498*/           OPC_Scope, 5, /*->59505*/ // 2 children in Scope
/*59500*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59502*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*59505*/           /*Scope*/ 18, /*->59524*/
/*59506*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59508*/             OPC_EmitInteger, MVT::i32, 14, 
/*59511*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59514*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV16q8:v16i8 QPR:v8i16:$src)
/*59524*/           0, /*End of Scope*/
/*59525*/         /*SwitchType*/ 27, MVT::v4f32,// ->59554
/*59527*/           OPC_Scope, 5, /*->59534*/ // 2 children in Scope
/*59529*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59531*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*59534*/           /*Scope*/ 18, /*->59553*/
/*59535*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59537*/             OPC_EmitInteger, MVT::i32, 14, 
/*59540*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59543*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4f32 QPR:v8i16:$src)
/*59553*/           0, /*End of Scope*/
/*59554*/         /*SwitchType*/ 27, MVT::v2f64,// ->59583
/*59556*/           OPC_Scope, 5, /*->59563*/ // 2 children in Scope
/*59558*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59560*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*59563*/           /*Scope*/ 18, /*->59582*/
/*59564*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59566*/             OPC_EmitInteger, MVT::i32, 14, 
/*59569*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59572*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2f64 QPR:v8i16:$src)
/*59582*/           0, /*End of Scope*/
/*59583*/         0, // EndSwitchType
/*59584*/       /*Scope*/ 21|128,1/*149*/, /*->59735*/
/*59586*/         OPC_CheckChild0Type, MVT::v16i8,
/*59588*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->59618
/*59591*/           OPC_Scope, 5, /*->59598*/ // 2 children in Scope
/*59593*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59595*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*59598*/           /*Scope*/ 18, /*->59617*/
/*59599*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59601*/             OPC_EmitInteger, MVT::i32, 14, 
/*59604*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59607*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2i64 QPR:v16i8:$src)
/*59617*/           0, /*End of Scope*/
/*59618*/         /*SwitchType*/ 27, MVT::v4i32,// ->59647
/*59620*/           OPC_Scope, 5, /*->59627*/ // 2 children in Scope
/*59622*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59624*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*59627*/           /*Scope*/ 18, /*->59646*/
/*59628*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59630*/             OPC_EmitInteger, MVT::i32, 14, 
/*59633*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59636*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4i32 QPR:v16i8:$src)
/*59646*/           0, /*End of Scope*/
/*59647*/         /*SwitchType*/ 27, MVT::v8i16,// ->59676
/*59649*/           OPC_Scope, 5, /*->59656*/ // 2 children in Scope
/*59651*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59653*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*59656*/           /*Scope*/ 18, /*->59675*/
/*59657*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59659*/             OPC_EmitInteger, MVT::i32, 14, 
/*59662*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59665*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV16q8:v8i16 QPR:v16i8:$src)
/*59675*/           0, /*End of Scope*/
/*59676*/         /*SwitchType*/ 27, MVT::v4f32,// ->59705
/*59678*/           OPC_Scope, 5, /*->59685*/ // 2 children in Scope
/*59680*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59682*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*59685*/           /*Scope*/ 18, /*->59704*/
/*59686*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59688*/             OPC_EmitInteger, MVT::i32, 14, 
/*59691*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59694*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4f32 QPR:v16i8:$src)
/*59704*/           0, /*End of Scope*/
/*59705*/         /*SwitchType*/ 27, MVT::v2f64,// ->59734
/*59707*/           OPC_Scope, 5, /*->59714*/ // 2 children in Scope
/*59709*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59711*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*59714*/           /*Scope*/ 18, /*->59733*/
/*59715*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59717*/             OPC_EmitInteger, MVT::i32, 14, 
/*59720*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59723*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2f64 QPR:v16i8:$src)
/*59733*/           0, /*End of Scope*/
/*59734*/         0, // EndSwitchType
/*59735*/       /*Scope*/ 125, /*->59861*/
/*59736*/         OPC_CheckChild0Type, MVT::v2f64,
/*59738*/         OPC_SwitchType /*5 cases */, 3, MVT::v2i64,// ->59744
/*59741*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                    // Dst: QPR:v2i64:$src
/*59744*/         /*SwitchType*/ 27, MVT::v4i32,// ->59773
/*59746*/           OPC_Scope, 5, /*->59753*/ // 2 children in Scope
/*59748*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59750*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*59753*/           /*Scope*/ 18, /*->59772*/
/*59754*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59756*/             OPC_EmitInteger, MVT::i32, 14, 
/*59759*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59762*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2f64:$src)
/*59772*/           0, /*End of Scope*/
/*59773*/         /*SwitchType*/ 27, MVT::v8i16,// ->59802
/*59775*/           OPC_Scope, 5, /*->59782*/ // 2 children in Scope
/*59777*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59779*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*59782*/           /*Scope*/ 18, /*->59801*/
/*59783*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59785*/             OPC_EmitInteger, MVT::i32, 14, 
/*59788*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59791*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2f64:$src)
/*59801*/           0, /*End of Scope*/
/*59802*/         /*SwitchType*/ 27, MVT::v16i8,// ->59831
/*59804*/           OPC_Scope, 5, /*->59811*/ // 2 children in Scope
/*59806*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59808*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*59811*/           /*Scope*/ 18, /*->59830*/
/*59812*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59814*/             OPC_EmitInteger, MVT::i32, 14, 
/*59817*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59820*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2f64:$src)
/*59830*/           0, /*End of Scope*/
/*59831*/         /*SwitchType*/ 27, MVT::v4f32,// ->59860
/*59833*/           OPC_Scope, 5, /*->59840*/ // 2 children in Scope
/*59835*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59837*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*59840*/           /*Scope*/ 18, /*->59859*/
/*59841*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59843*/             OPC_EmitInteger, MVT::i32, 14, 
/*59846*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59849*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2f64:$src)
/*59859*/           0, /*End of Scope*/
/*59860*/         0, // EndSwitchType
/*59861*/       /*Scope*/ 125, /*->59987*/
/*59862*/         OPC_CheckChild0Type, MVT::v4f32,
/*59864*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->59894
/*59867*/           OPC_Scope, 5, /*->59874*/ // 2 children in Scope
/*59869*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59871*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*59874*/           /*Scope*/ 18, /*->59893*/
/*59875*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59877*/             OPC_EmitInteger, MVT::i32, 14, 
/*59880*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59883*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4f32:$src)
/*59893*/           0, /*End of Scope*/
/*59894*/         /*SwitchType*/ 3, MVT::v4i32,// ->59899
/*59896*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                    // Dst: QPR:v4i32:$src
/*59899*/         /*SwitchType*/ 27, MVT::v8i16,// ->59928
/*59901*/           OPC_Scope, 5, /*->59908*/ // 2 children in Scope
/*59903*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59905*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*59908*/           /*Scope*/ 18, /*->59927*/
/*59909*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59911*/             OPC_EmitInteger, MVT::i32, 14, 
/*59914*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59917*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4f32:$src)
/*59927*/           0, /*End of Scope*/
/*59928*/         /*SwitchType*/ 27, MVT::v16i8,// ->59957
/*59930*/           OPC_Scope, 5, /*->59937*/ // 2 children in Scope
/*59932*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59934*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*59937*/           /*Scope*/ 18, /*->59956*/
/*59938*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59940*/             OPC_EmitInteger, MVT::i32, 14, 
/*59943*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59946*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4f32:$src)
/*59956*/           0, /*End of Scope*/
/*59957*/         /*SwitchType*/ 27, MVT::v2f64,// ->59986
/*59959*/           OPC_Scope, 5, /*->59966*/ // 2 children in Scope
/*59961*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59963*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*59966*/           /*Scope*/ 18, /*->59985*/
/*59967*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59969*/             OPC_EmitInteger, MVT::i32, 14, 
/*59972*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59975*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4f32:$src)
/*59985*/           0, /*End of Scope*/
/*59986*/         0, // EndSwitchType
/*59987*/       /*Scope*/ 125, /*->60113*/
/*59988*/         OPC_CheckChild0Type, MVT::v2i64,
/*59990*/         OPC_SwitchType /*5 cases */, 27, MVT::v4i32,// ->60020
/*59993*/           OPC_Scope, 5, /*->60000*/ // 2 children in Scope
/*59995*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59997*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*60000*/           /*Scope*/ 18, /*->60019*/
/*60001*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60003*/             OPC_EmitInteger, MVT::i32, 14, 
/*60006*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60009*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2i64:$src)
/*60019*/           0, /*End of Scope*/
/*60020*/         /*SwitchType*/ 27, MVT::v8i16,// ->60049
/*60022*/           OPC_Scope, 5, /*->60029*/ // 2 children in Scope
/*60024*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60026*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*60029*/           /*Scope*/ 18, /*->60048*/
/*60030*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60032*/             OPC_EmitInteger, MVT::i32, 14, 
/*60035*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60038*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2i64:$src)
/*60048*/           0, /*End of Scope*/
/*60049*/         /*SwitchType*/ 27, MVT::v16i8,// ->60078
/*60051*/           OPC_Scope, 5, /*->60058*/ // 2 children in Scope
/*60053*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60055*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*60058*/           /*Scope*/ 18, /*->60077*/
/*60059*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60061*/             OPC_EmitInteger, MVT::i32, 14, 
/*60064*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60067*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2i64:$src)
/*60077*/           0, /*End of Scope*/
/*60078*/         /*SwitchType*/ 27, MVT::v4f32,// ->60107
/*60080*/           OPC_Scope, 5, /*->60087*/ // 2 children in Scope
/*60082*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60084*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*60087*/           /*Scope*/ 18, /*->60106*/
/*60088*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60090*/             OPC_EmitInteger, MVT::i32, 14, 
/*60093*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60096*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2i64:$src)
/*60106*/           0, /*End of Scope*/
/*60107*/         /*SwitchType*/ 3, MVT::v2f64,// ->60112
/*60109*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                    // Dst: QPR:v2f64:$src
/*60112*/         0, // EndSwitchType
/*60113*/       0, /*End of Scope*/
/*60114*/     0, /*End of Scope*/
/*60115*/   /*SwitchOpcode*/ 18, TARGET_VAL(ARMISD::FMSTAT),// ->60136
/*60118*/     OPC_CaptureGlueInput,
/*60119*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*60121*/     OPC_EmitInteger, MVT::i32, 14, 
/*60124*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60127*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (arm_fmstat) - Complexity = 3
              // Dst: (FMSTAT:i32)
/*60136*/   /*SwitchOpcode*/ 67, TARGET_VAL(ISD::FP_TO_FP16),// ->60206
/*60139*/     OPC_RecordChild0, // #0 = $a
/*60140*/     OPC_CheckType, MVT::i32,
/*60142*/     OPC_Scope, 30, /*->60174*/ // 2 children in Scope
/*60144*/       OPC_CheckChild0Type, MVT::f32,
/*60146*/       OPC_EmitInteger, MVT::i32, 14, 
/*60149*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60152*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTBSH), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*60162*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*60165*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 SPR:f32:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
/*60174*/     /*Scope*/ 30, /*->60205*/
/*60175*/       OPC_CheckChild0Type, MVT::f64,
/*60177*/       OPC_EmitInteger, MVT::i32, 14, 
/*60180*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60183*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTBDH), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*60193*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*60196*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 DPR:f64:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBDH:f32 DPR:f64:$a), GPR:i32)
/*60205*/     0, /*End of Scope*/
/*60206*/   /*SwitchOpcode*/ 9, TARGET_VAL(ARMISD::WIN__CHKSTK),// ->60218
/*60209*/     OPC_RecordNode, // #0 = 'win__chkstk' chained node
/*60210*/     OPC_EmitMergeInputChains1_0,
/*60211*/     OPC_MorphNodeTo, TARGET_VAL(ARM::WIN__CHKSTK), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (win__chkstk) - Complexity = 3
              // Dst: (WIN__CHKSTK:i32)
/*60218*/   /*SwitchOpcode*/ 76, TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->60297
/*60221*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setjmp' chained node
/*60222*/     OPC_RecordChild1, // #1 = $src
/*60223*/     OPC_CheckChild1Type, MVT::i32,
/*60225*/     OPC_RecordChild2, // #2 = $val
/*60226*/     OPC_CheckChild2Type, MVT::i32,
/*60228*/     OPC_CheckType, MVT::i32,
/*60230*/     OPC_Scope, 12, /*->60244*/ // 5 children in Scope
/*60232*/       OPC_CheckPatternPredicate, 62, // (!Subtarget->isThumb()) && (Subtarget->hasVFP2())
/*60234*/       OPC_EmitMergeInputChains1_0,
/*60235*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*60244*/     /*Scope*/ 12, /*->60257*/
/*60245*/       OPC_CheckPatternPredicate, 63, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*60247*/       OPC_EmitMergeInputChains1_0,
/*60248*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*60257*/     /*Scope*/ 12, /*->60270*/
/*60258*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60260*/       OPC_EmitMergeInputChains1_0,
/*60261*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*60270*/     /*Scope*/ 12, /*->60283*/
/*60271*/       OPC_CheckPatternPredicate, 64, // (Subtarget->isThumb2()) && (Subtarget->hasVFP2())
/*60273*/       OPC_EmitMergeInputChains1_0,
/*60274*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*60283*/     /*Scope*/ 12, /*->60296*/
/*60284*/       OPC_CheckPatternPredicate, 65, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*60286*/       OPC_EmitMergeInputChains1_0,
/*60287*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*60296*/     0, /*End of Scope*/
/*60297*/   /*SwitchOpcode*/ 122|128,16/*2170*/, TARGET_VAL(ISD::FADD),// ->62471
/*60301*/     OPC_Scope, 113, /*->60416*/ // 16 children in Scope
/*60303*/       OPC_MoveChild, 0,
/*60305*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*60308*/       OPC_MoveChild, 0,
/*60310*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*60313*/       OPC_RecordChild0, // #0 = $Dn
/*60314*/       OPC_RecordChild1, // #1 = $Dm
/*60315*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*60317*/       OPC_MoveParent,
/*60318*/       OPC_MoveParent,
/*60319*/       OPC_RecordChild1, // #2 = $Ddin
/*60320*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*60322*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->60369
/*60325*/         OPC_Scope, 20, /*->60347*/ // 2 children in Scope
/*60327*/           OPC_CheckPatternPredicate, 66, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60329*/           OPC_EmitInteger, MVT::i32, 14, 
/*60332*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60335*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*60347*/         /*Scope*/ 20, /*->60368*/
/*60348*/           OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*60350*/           OPC_EmitInteger, MVT::i32, 14, 
/*60353*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60356*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*60368*/         0, /*End of Scope*/
/*60369*/       /*SwitchType*/ 44, MVT::f32,// ->60415
/*60371*/         OPC_Scope, 20, /*->60393*/ // 2 children in Scope
/*60373*/           OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60375*/           OPC_EmitInteger, MVT::i32, 14, 
/*60378*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60381*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*60393*/         /*Scope*/ 20, /*->60414*/
/*60394*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*60396*/           OPC_EmitInteger, MVT::i32, 14, 
/*60399*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60402*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*60414*/         0, /*End of Scope*/
/*60415*/       0, // EndSwitchType
/*60416*/     /*Scope*/ 113, /*->60530*/
/*60417*/       OPC_RecordChild0, // #0 = $Ddin
/*60418*/       OPC_MoveChild, 1,
/*60420*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*60423*/       OPC_MoveChild, 0,
/*60425*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*60428*/       OPC_RecordChild0, // #1 = $Dn
/*60429*/       OPC_RecordChild1, // #2 = $Dm
/*60430*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*60432*/       OPC_MoveParent,
/*60433*/       OPC_MoveParent,
/*60434*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*60436*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->60483
/*60439*/         OPC_Scope, 20, /*->60461*/ // 2 children in Scope
/*60441*/           OPC_CheckPatternPredicate, 66, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60443*/           OPC_EmitInteger, MVT::i32, 14, 
/*60446*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60449*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*60461*/         /*Scope*/ 20, /*->60482*/
/*60462*/           OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*60464*/           OPC_EmitInteger, MVT::i32, 14, 
/*60467*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60470*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*60482*/         0, /*End of Scope*/
/*60483*/       /*SwitchType*/ 44, MVT::f32,// ->60529
/*60485*/         OPC_Scope, 20, /*->60507*/ // 2 children in Scope
/*60487*/           OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60489*/           OPC_EmitInteger, MVT::i32, 14, 
/*60492*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60495*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*60507*/         /*Scope*/ 20, /*->60528*/
/*60508*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*60510*/           OPC_EmitInteger, MVT::i32, 14, 
/*60513*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60516*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*60528*/         0, /*End of Scope*/
/*60529*/       0, // EndSwitchType
/*60530*/     /*Scope*/ 59, /*->60590*/
/*60531*/       OPC_MoveChild, 0,
/*60533*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*60536*/       OPC_RecordChild0, // #0 = $Dn
/*60537*/       OPC_RecordChild1, // #1 = $Dm
/*60538*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*60540*/       OPC_MoveParent,
/*60541*/       OPC_RecordChild1, // #2 = $Ddin
/*60542*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*60544*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->60567
/*60547*/         OPC_CheckPatternPredicate, 66, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60549*/         OPC_EmitInteger, MVT::i32, 14, 
/*60552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60555*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*60567*/       /*SwitchType*/ 20, MVT::f32,// ->60589
/*60569*/         OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60571*/         OPC_EmitInteger, MVT::i32, 14, 
/*60574*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60577*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*60589*/       0, // EndSwitchType
/*60590*/     /*Scope*/ 59, /*->60650*/
/*60591*/       OPC_RecordChild0, // #0 = $dstin
/*60592*/       OPC_MoveChild, 1,
/*60594*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*60597*/       OPC_RecordChild0, // #1 = $a
/*60598*/       OPC_RecordChild1, // #2 = $b
/*60599*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*60601*/       OPC_MoveParent,
/*60602*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*60604*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->60627
/*60607*/         OPC_CheckPatternPredicate, 66, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60609*/         OPC_EmitInteger, MVT::i32, 14, 
/*60612*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60615*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*60627*/       /*SwitchType*/ 20, MVT::f32,// ->60649
/*60629*/         OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60631*/         OPC_EmitInteger, MVT::i32, 14, 
/*60634*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60637*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*60649*/       0, // EndSwitchType
/*60650*/     /*Scope*/ 59, /*->60710*/
/*60651*/       OPC_MoveChild, 0,
/*60653*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*60656*/       OPC_RecordChild0, // #0 = $Dn
/*60657*/       OPC_RecordChild1, // #1 = $Dm
/*60658*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*60660*/       OPC_MoveParent,
/*60661*/       OPC_RecordChild1, // #2 = $Ddin
/*60662*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*60664*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->60687
/*60667*/         OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*60669*/         OPC_EmitInteger, MVT::i32, 14, 
/*60672*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60675*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*60687*/       /*SwitchType*/ 20, MVT::f32,// ->60709
/*60689*/         OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*60691*/         OPC_EmitInteger, MVT::i32, 14, 
/*60694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60697*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*60709*/       0, // EndSwitchType
/*60710*/     /*Scope*/ 97|128,2/*353*/, /*->61065*/
/*60712*/       OPC_RecordChild0, // #0 = $dstin
/*60713*/       OPC_MoveChild, 1,
/*60715*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*60718*/       OPC_RecordChild0, // #1 = $a
/*60719*/       OPC_RecordChild1, // #2 = $b
/*60720*/       OPC_Scope, 51, /*->60773*/ // 2 children in Scope
/*60722*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*60724*/         OPC_MoveParent,
/*60725*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*60727*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->60750
/*60730*/           OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*60732*/           OPC_EmitInteger, MVT::i32, 14, 
/*60735*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60738*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*60750*/         /*SwitchType*/ 20, MVT::f32,// ->60772
/*60752*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*60754*/           OPC_EmitInteger, MVT::i32, 14, 
/*60757*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60760*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*60772*/         0, // EndSwitchType
/*60773*/       /*Scope*/ 33|128,2/*289*/, /*->61064*/
/*60775*/         OPC_MoveParent,
/*60776*/         OPC_CheckType, MVT::f32,
/*60778*/         OPC_Scope, 12|128,1/*140*/, /*->60921*/ // 2 children in Scope
/*60781*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60783*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*60790*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60793*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*60802*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60805*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*60815*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*60822*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60825*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*60834*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60837*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*60847*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*60854*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60857*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*60866*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60869*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*60879*/           OPC_EmitInteger, MVT::i32, 14, 
/*60882*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60885*/           OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*60897*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60900*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*60909*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60912*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*60921*/         /*Scope*/ 12|128,1/*140*/, /*->61063*/
/*60923*/           OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*60925*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*60932*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60935*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*60944*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60947*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*60957*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*60964*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60967*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*60976*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60979*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*60989*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*60996*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60999*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*61008*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61011*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*61021*/           OPC_EmitInteger, MVT::i32, 14, 
/*61024*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61027*/           OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*61039*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61042*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*61051*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61054*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*61063*/         0, /*End of Scope*/
/*61064*/       0, /*End of Scope*/
/*61065*/     /*Scope*/ 41|128,2/*297*/, /*->61364*/
/*61067*/       OPC_MoveChild, 0,
/*61069*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*61072*/       OPC_RecordChild0, // #0 = $a
/*61073*/       OPC_RecordChild1, // #1 = $b
/*61074*/       OPC_MoveParent,
/*61075*/       OPC_RecordChild1, // #2 = $acc
/*61076*/       OPC_CheckType, MVT::f32,
/*61078*/       OPC_Scope, 12|128,1/*140*/, /*->61221*/ // 2 children in Scope
/*61081*/         OPC_CheckPatternPredicate, 70, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*61083*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*61090*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61093*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*61102*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61105*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*61115*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*61122*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61125*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*61134*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61137*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*61147*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*61154*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61157*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*61166*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61169*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*61179*/         OPC_EmitInteger, MVT::i32, 14, 
/*61182*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61185*/         OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*61197*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61200*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*61209*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61212*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*61221*/       /*Scope*/ 12|128,1/*140*/, /*->61363*/
/*61223*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*61225*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*61232*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61235*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*61244*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61247*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*61257*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*61264*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61267*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*61276*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61279*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*61289*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*61296*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61299*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*61308*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61311*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*61321*/         OPC_EmitInteger, MVT::i32, 14, 
/*61324*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61327*/         OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*61339*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61342*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*61351*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61354*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*61363*/       0, /*End of Scope*/
/*61364*/     /*Scope*/ 38|128,2/*294*/, /*->61660*/
/*61366*/       OPC_RecordChild0, // #0 = $Dn
/*61367*/       OPC_Scope, 29|128,1/*157*/, /*->61527*/ // 2 children in Scope
/*61370*/         OPC_RecordChild1, // #1 = $Dm
/*61371*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->61393
/*61374*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*61376*/           OPC_EmitInteger, MVT::i32, 14, 
/*61379*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61382*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*61393*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->61526
/*61396*/           OPC_Scope, 19, /*->61417*/ // 2 children in Scope
/*61398*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*61400*/             OPC_EmitInteger, MVT::i32, 14, 
/*61403*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61406*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VADDS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*61417*/           /*Scope*/ 107, /*->61525*/
/*61418*/             OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*61420*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*61427*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61430*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*61439*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61442*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*61452*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*61459*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61462*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*61471*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61474*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*61484*/             OPC_EmitInteger, MVT::i32, 14, 
/*61487*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61490*/             OPC_EmitNode, TARGET_VAL(ARM::VADDfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*61501*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61504*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*61513*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61516*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*61525*/           0, /*End of Scope*/
/*61526*/         0, // EndSwitchType
/*61527*/       /*Scope*/ 2|128,1/*130*/, /*->61659*/
/*61529*/         OPC_MoveChild, 1,
/*61531*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*61534*/         OPC_Scope, 74, /*->61610*/ // 2 children in Scope
/*61536*/           OPC_RecordChild0, // #1 = $Vn
/*61537*/           OPC_MoveChild, 1,
/*61539*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61542*/           OPC_RecordChild0, // #2 = $Vm
/*61543*/           OPC_CheckChild0Type, MVT::v2f32,
/*61545*/           OPC_RecordChild1, // #3 = $lane
/*61546*/           OPC_MoveChild, 1,
/*61548*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61551*/           OPC_MoveParent,
/*61552*/           OPC_MoveParent,
/*61553*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*61555*/           OPC_MoveParent,
/*61556*/           OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*61558*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->61584
/*61561*/             OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*61563*/             OPC_EmitConvertToTarget, 3,
/*61565*/             OPC_EmitInteger, MVT::i32, 14, 
/*61568*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61571*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*61584*/           /*SwitchType*/ 23, MVT::v4f32,// ->61609
/*61586*/             OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*61588*/             OPC_EmitConvertToTarget, 3,
/*61590*/             OPC_EmitInteger, MVT::i32, 14, 
/*61593*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61596*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*61609*/           0, // EndSwitchType
/*61610*/         /*Scope*/ 47, /*->61658*/
/*61611*/           OPC_MoveChild, 0,
/*61613*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61616*/           OPC_RecordChild0, // #1 = $Vm
/*61617*/           OPC_CheckChild0Type, MVT::v2f32,
/*61619*/           OPC_RecordChild1, // #2 = $lane
/*61620*/           OPC_MoveChild, 1,
/*61622*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61625*/           OPC_MoveParent,
/*61626*/           OPC_MoveParent,
/*61627*/           OPC_RecordChild1, // #3 = $Vn
/*61628*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*61630*/           OPC_MoveParent,
/*61631*/           OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*61633*/           OPC_CheckType, MVT::v2f32,
/*61635*/           OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*61637*/           OPC_EmitConvertToTarget, 2,
/*61639*/           OPC_EmitInteger, MVT::i32, 14, 
/*61642*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61645*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*61658*/         0, /*End of Scope*/
/*61659*/       0, /*End of Scope*/
/*61660*/     /*Scope*/ 105, /*->61766*/
/*61661*/       OPC_MoveChild, 0,
/*61663*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*61666*/       OPC_Scope, 48, /*->61716*/ // 2 children in Scope
/*61668*/         OPC_RecordChild0, // #0 = $Vn
/*61669*/         OPC_MoveChild, 1,
/*61671*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61674*/         OPC_RecordChild0, // #1 = $Vm
/*61675*/         OPC_CheckChild0Type, MVT::v2f32,
/*61677*/         OPC_RecordChild1, // #2 = $lane
/*61678*/         OPC_MoveChild, 1,
/*61680*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61683*/         OPC_MoveParent,
/*61684*/         OPC_MoveParent,
/*61685*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*61687*/         OPC_MoveParent,
/*61688*/         OPC_RecordChild1, // #3 = $src1
/*61689*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*61691*/         OPC_CheckType, MVT::v2f32,
/*61693*/         OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*61695*/         OPC_EmitConvertToTarget, 2,
/*61697*/         OPC_EmitInteger, MVT::i32, 14, 
/*61700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61703*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*61716*/       /*Scope*/ 48, /*->61765*/
/*61717*/         OPC_MoveChild, 0,
/*61719*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61722*/         OPC_RecordChild0, // #0 = $Vm
/*61723*/         OPC_CheckChild0Type, MVT::v2f32,
/*61725*/         OPC_RecordChild1, // #1 = $lane
/*61726*/         OPC_MoveChild, 1,
/*61728*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61731*/         OPC_MoveParent,
/*61732*/         OPC_MoveParent,
/*61733*/         OPC_RecordChild1, // #2 = $Vn
/*61734*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*61736*/         OPC_MoveParent,
/*61737*/         OPC_RecordChild1, // #3 = $src1
/*61738*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*61740*/         OPC_CheckType, MVT::v2f32,
/*61742*/         OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*61744*/         OPC_EmitConvertToTarget, 1,
/*61746*/         OPC_EmitInteger, MVT::i32, 14, 
/*61749*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61752*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*61765*/       0, /*End of Scope*/
/*61766*/     /*Scope*/ 53, /*->61820*/
/*61767*/       OPC_RecordChild0, // #0 = $src1
/*61768*/       OPC_MoveChild, 1,
/*61770*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*61773*/       OPC_MoveChild, 0,
/*61775*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61778*/       OPC_RecordChild0, // #1 = $Vm
/*61779*/       OPC_CheckChild0Type, MVT::v2f32,
/*61781*/       OPC_RecordChild1, // #2 = $lane
/*61782*/       OPC_MoveChild, 1,
/*61784*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61787*/       OPC_MoveParent,
/*61788*/       OPC_MoveParent,
/*61789*/       OPC_RecordChild1, // #3 = $Vn
/*61790*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*61792*/       OPC_MoveParent,
/*61793*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*61795*/       OPC_CheckType, MVT::v4f32,
/*61797*/       OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*61799*/       OPC_EmitConvertToTarget, 2,
/*61801*/       OPC_EmitInteger, MVT::i32, 14, 
/*61804*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61807*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*61820*/     /*Scope*/ 105, /*->61926*/
/*61821*/       OPC_MoveChild, 0,
/*61823*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*61826*/       OPC_Scope, 48, /*->61876*/ // 2 children in Scope
/*61828*/         OPC_RecordChild0, // #0 = $Vn
/*61829*/         OPC_MoveChild, 1,
/*61831*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61834*/         OPC_RecordChild0, // #1 = $Vm
/*61835*/         OPC_CheckChild0Type, MVT::v2f32,
/*61837*/         OPC_RecordChild1, // #2 = $lane
/*61838*/         OPC_MoveChild, 1,
/*61840*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61843*/         OPC_MoveParent,
/*61844*/         OPC_MoveParent,
/*61845*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*61847*/         OPC_MoveParent,
/*61848*/         OPC_RecordChild1, // #3 = $src1
/*61849*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*61851*/         OPC_CheckType, MVT::v4f32,
/*61853*/         OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*61855*/         OPC_EmitConvertToTarget, 2,
/*61857*/         OPC_EmitInteger, MVT::i32, 14, 
/*61860*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61863*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*61876*/       /*Scope*/ 48, /*->61925*/
/*61877*/         OPC_MoveChild, 0,
/*61879*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61882*/         OPC_RecordChild0, // #0 = $Vm
/*61883*/         OPC_CheckChild0Type, MVT::v2f32,
/*61885*/         OPC_RecordChild1, // #1 = $lane
/*61886*/         OPC_MoveChild, 1,
/*61888*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61891*/         OPC_MoveParent,
/*61892*/         OPC_MoveParent,
/*61893*/         OPC_RecordChild1, // #2 = $Vn
/*61894*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*61896*/         OPC_MoveParent,
/*61897*/         OPC_RecordChild1, // #3 = $src1
/*61898*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*61900*/         OPC_CheckType, MVT::v4f32,
/*61902*/         OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*61904*/         OPC_EmitConvertToTarget, 1,
/*61906*/         OPC_EmitInteger, MVT::i32, 14, 
/*61909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61912*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*61925*/       0, /*End of Scope*/
/*61926*/     /*Scope*/ 10|128,1/*138*/, /*->62066*/
/*61928*/       OPC_RecordChild0, // #0 = $src1
/*61929*/       OPC_MoveChild, 1,
/*61931*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*61934*/       OPC_Scope, 64, /*->62000*/ // 2 children in Scope
/*61936*/         OPC_RecordChild0, // #1 = $src2
/*61937*/         OPC_MoveChild, 1,
/*61939*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61942*/         OPC_RecordChild0, // #2 = $src3
/*61943*/         OPC_CheckChild0Type, MVT::v4f32,
/*61945*/         OPC_RecordChild1, // #3 = $lane
/*61946*/         OPC_MoveChild, 1,
/*61948*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61951*/         OPC_MoveParent,
/*61952*/         OPC_MoveParent,
/*61953*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*61955*/         OPC_MoveParent,
/*61956*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*61958*/         OPC_CheckType, MVT::v4f32,
/*61960*/         OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*61962*/         OPC_EmitConvertToTarget, 3,
/*61964*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*61967*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*61976*/         OPC_EmitConvertToTarget, 3,
/*61978*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*61981*/         OPC_EmitInteger, MVT::i32, 14, 
/*61984*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61987*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*62000*/       /*Scope*/ 64, /*->62065*/
/*62001*/         OPC_MoveChild, 0,
/*62003*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*62006*/         OPC_RecordChild0, // #1 = $src3
/*62007*/         OPC_CheckChild0Type, MVT::v4f32,
/*62009*/         OPC_RecordChild1, // #2 = $lane
/*62010*/         OPC_MoveChild, 1,
/*62012*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62015*/         OPC_MoveParent,
/*62016*/         OPC_MoveParent,
/*62017*/         OPC_RecordChild1, // #3 = $src2
/*62018*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62020*/         OPC_MoveParent,
/*62021*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*62023*/         OPC_CheckType, MVT::v4f32,
/*62025*/         OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*62027*/         OPC_EmitConvertToTarget, 2,
/*62029*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*62032*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*62041*/         OPC_EmitConvertToTarget, 2,
/*62043*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*62046*/         OPC_EmitInteger, MVT::i32, 14, 
/*62049*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62052*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*62065*/       0, /*End of Scope*/
/*62066*/     /*Scope*/ 11|128,1/*139*/, /*->62207*/
/*62068*/       OPC_MoveChild, 0,
/*62070*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62073*/       OPC_Scope, 65, /*->62140*/ // 2 children in Scope
/*62075*/         OPC_RecordChild0, // #0 = $src2
/*62076*/         OPC_MoveChild, 1,
/*62078*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*62081*/         OPC_RecordChild0, // #1 = $src3
/*62082*/         OPC_CheckChild0Type, MVT::v4f32,
/*62084*/         OPC_RecordChild1, // #2 = $lane
/*62085*/         OPC_MoveChild, 1,
/*62087*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62090*/         OPC_MoveParent,
/*62091*/         OPC_MoveParent,
/*62092*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62094*/         OPC_MoveParent,
/*62095*/         OPC_RecordChild1, // #3 = $src1
/*62096*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*62098*/         OPC_CheckType, MVT::v4f32,
/*62100*/         OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*62102*/         OPC_EmitConvertToTarget, 2,
/*62104*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*62107*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*62116*/         OPC_EmitConvertToTarget, 2,
/*62118*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*62121*/         OPC_EmitInteger, MVT::i32, 14, 
/*62124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62127*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*62140*/       /*Scope*/ 65, /*->62206*/
/*62141*/         OPC_MoveChild, 0,
/*62143*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*62146*/         OPC_RecordChild0, // #0 = $src3
/*62147*/         OPC_CheckChild0Type, MVT::v4f32,
/*62149*/         OPC_RecordChild1, // #1 = $lane
/*62150*/         OPC_MoveChild, 1,
/*62152*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62155*/         OPC_MoveParent,
/*62156*/         OPC_MoveParent,
/*62157*/         OPC_RecordChild1, // #2 = $src2
/*62158*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62160*/         OPC_MoveParent,
/*62161*/         OPC_RecordChild1, // #3 = $src1
/*62162*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*62164*/         OPC_CheckType, MVT::v4f32,
/*62166*/         OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*62168*/         OPC_EmitConvertToTarget, 1,
/*62170*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*62173*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6
/*62182*/         OPC_EmitConvertToTarget, 1,
/*62184*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*62187*/         OPC_EmitInteger, MVT::i32, 14, 
/*62190*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62193*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*62206*/       0, /*End of Scope*/
/*62207*/     /*Scope*/ 107, /*->62315*/
/*62208*/       OPC_RecordChild0, // #0 = $src1
/*62209*/       OPC_MoveChild, 1,
/*62211*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62214*/       OPC_RecordChild0, // #1 = $Vn
/*62215*/       OPC_RecordChild1, // #2 = $Vm
/*62216*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62218*/       OPC_MoveParent,
/*62219*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*62221*/       OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->62268
/*62224*/         OPC_Scope, 20, /*->62246*/ // 2 children in Scope
/*62226*/           OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62228*/           OPC_EmitInteger, MVT::i32, 14, 
/*62231*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62234*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*62246*/         /*Scope*/ 20, /*->62267*/
/*62247*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62249*/           OPC_EmitInteger, MVT::i32, 14, 
/*62252*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62255*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*62267*/         0, /*End of Scope*/
/*62268*/       /*SwitchType*/ 44, MVT::v4f32,// ->62314
/*62270*/         OPC_Scope, 20, /*->62292*/ // 2 children in Scope
/*62272*/           OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62274*/           OPC_EmitInteger, MVT::i32, 14, 
/*62277*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62280*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*62292*/         /*Scope*/ 20, /*->62313*/
/*62293*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62295*/           OPC_EmitInteger, MVT::i32, 14, 
/*62298*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62301*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*62313*/         0, /*End of Scope*/
/*62314*/       0, // EndSwitchType
/*62315*/     /*Scope*/ 107, /*->62423*/
/*62316*/       OPC_MoveChild, 0,
/*62318*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62321*/       OPC_RecordChild0, // #0 = $Vn
/*62322*/       OPC_RecordChild1, // #1 = $Vm
/*62323*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62325*/       OPC_MoveParent,
/*62326*/       OPC_RecordChild1, // #2 = $src1
/*62327*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*62329*/       OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->62376
/*62332*/         OPC_Scope, 20, /*->62354*/ // 2 children in Scope
/*62334*/           OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62336*/           OPC_EmitInteger, MVT::i32, 14, 
/*62339*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62342*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*62354*/         /*Scope*/ 20, /*->62375*/
/*62355*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62357*/           OPC_EmitInteger, MVT::i32, 14, 
/*62360*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62363*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*62375*/         0, /*End of Scope*/
/*62376*/       /*SwitchType*/ 44, MVT::v4f32,// ->62422
/*62378*/         OPC_Scope, 20, /*->62400*/ // 2 children in Scope
/*62380*/           OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62382*/           OPC_EmitInteger, MVT::i32, 14, 
/*62385*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62388*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*62400*/         /*Scope*/ 20, /*->62421*/
/*62401*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62403*/           OPC_EmitInteger, MVT::i32, 14, 
/*62406*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62409*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*62421*/         0, /*End of Scope*/
/*62422*/       0, // EndSwitchType
/*62423*/     /*Scope*/ 46, /*->62470*/
/*62424*/       OPC_RecordChild0, // #0 = $Vn
/*62425*/       OPC_RecordChild1, // #1 = $Vm
/*62426*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->62448
/*62429*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62431*/         OPC_EmitInteger, MVT::i32, 14, 
/*62434*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62437*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*62448*/       /*SwitchType*/ 19, MVT::v4f32,// ->62469
/*62450*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62452*/         OPC_EmitInteger, MVT::i32, 14, 
/*62455*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62458*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*62469*/       0, // EndSwitchType
/*62470*/     0, /*End of Scope*/
/*62471*/   /*SwitchOpcode*/ 103|128,9/*1255*/, TARGET_VAL(ISD::FSUB),// ->63730
/*62475*/     OPC_Scope, 113, /*->62590*/ // 6 children in Scope
/*62477*/       OPC_MoveChild, 0,
/*62479*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*62482*/       OPC_MoveChild, 0,
/*62484*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62487*/       OPC_RecordChild0, // #0 = $Dn
/*62488*/       OPC_RecordChild1, // #1 = $Dm
/*62489*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62491*/       OPC_MoveParent,
/*62492*/       OPC_MoveParent,
/*62493*/       OPC_RecordChild1, // #2 = $Ddin
/*62494*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*62496*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->62543
/*62499*/         OPC_Scope, 20, /*->62521*/ // 2 children in Scope
/*62501*/           OPC_CheckPatternPredicate, 66, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62503*/           OPC_EmitInteger, MVT::i32, 14, 
/*62506*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62509*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*62521*/         /*Scope*/ 20, /*->62542*/
/*62522*/           OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62524*/           OPC_EmitInteger, MVT::i32, 14, 
/*62527*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62530*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*62542*/         0, /*End of Scope*/
/*62543*/       /*SwitchType*/ 44, MVT::f32,// ->62589
/*62545*/         OPC_Scope, 20, /*->62567*/ // 2 children in Scope
/*62547*/           OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62549*/           OPC_EmitInteger, MVT::i32, 14, 
/*62552*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62555*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*62567*/         /*Scope*/ 20, /*->62588*/
/*62568*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62570*/           OPC_EmitInteger, MVT::i32, 14, 
/*62573*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62576*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*62588*/         0, /*End of Scope*/
/*62589*/       0, // EndSwitchType
/*62590*/     /*Scope*/ 59, /*->62650*/
/*62591*/       OPC_RecordChild0, // #0 = $dstin
/*62592*/       OPC_MoveChild, 1,
/*62594*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62597*/       OPC_RecordChild0, // #1 = $a
/*62598*/       OPC_RecordChild1, // #2 = $b
/*62599*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62601*/       OPC_MoveParent,
/*62602*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*62604*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->62627
/*62607*/         OPC_CheckPatternPredicate, 66, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62609*/         OPC_EmitInteger, MVT::i32, 14, 
/*62612*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62615*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*62627*/       /*SwitchType*/ 20, MVT::f32,// ->62649
/*62629*/         OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62631*/         OPC_EmitInteger, MVT::i32, 14, 
/*62634*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62637*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*62649*/       0, // EndSwitchType
/*62650*/     /*Scope*/ 59, /*->62710*/
/*62651*/       OPC_MoveChild, 0,
/*62653*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62656*/       OPC_RecordChild0, // #0 = $Dn
/*62657*/       OPC_RecordChild1, // #1 = $Dm
/*62658*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62660*/       OPC_MoveParent,
/*62661*/       OPC_RecordChild1, // #2 = $Ddin
/*62662*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*62664*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->62687
/*62667*/         OPC_CheckPatternPredicate, 66, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62669*/         OPC_EmitInteger, MVT::i32, 14, 
/*62672*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62675*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*62687*/       /*SwitchType*/ 20, MVT::f32,// ->62709
/*62689*/         OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62691*/         OPC_EmitInteger, MVT::i32, 14, 
/*62694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62697*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*62709*/       0, // EndSwitchType
/*62710*/     /*Scope*/ 59, /*->62770*/
/*62711*/       OPC_RecordChild0, // #0 = $dstin
/*62712*/       OPC_MoveChild, 1,
/*62714*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62717*/       OPC_RecordChild0, // #1 = $a
/*62718*/       OPC_RecordChild1, // #2 = $b
/*62719*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62721*/       OPC_MoveParent,
/*62722*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*62724*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->62747
/*62727*/         OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62729*/         OPC_EmitInteger, MVT::i32, 14, 
/*62732*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62735*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*62747*/       /*SwitchType*/ 20, MVT::f32,// ->62769
/*62749*/         OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62751*/         OPC_EmitInteger, MVT::i32, 14, 
/*62754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62757*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*62769*/       0, // EndSwitchType
/*62770*/     /*Scope*/ 59, /*->62830*/
/*62771*/       OPC_MoveChild, 0,
/*62773*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62776*/       OPC_RecordChild0, // #0 = $Dn
/*62777*/       OPC_RecordChild1, // #1 = $Dm
/*62778*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62780*/       OPC_MoveParent,
/*62781*/       OPC_RecordChild1, // #2 = $Ddin
/*62782*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*62784*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->62807
/*62787*/         OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62789*/         OPC_EmitInteger, MVT::i32, 14, 
/*62792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62795*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*62807*/       /*SwitchType*/ 20, MVT::f32,// ->62829
/*62809*/         OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62811*/         OPC_EmitInteger, MVT::i32, 14, 
/*62814*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62817*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*62829*/       0, // EndSwitchType
/*62830*/     /*Scope*/ 1|128,7/*897*/, /*->63729*/
/*62832*/       OPC_RecordChild0, // #0 = $acc
/*62833*/       OPC_Scope, 40|128,2/*296*/, /*->63132*/ // 4 children in Scope
/*62836*/         OPC_MoveChild, 1,
/*62838*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62841*/         OPC_RecordChild0, // #1 = $a
/*62842*/         OPC_RecordChild1, // #2 = $b
/*62843*/         OPC_MoveParent,
/*62844*/         OPC_CheckType, MVT::f32,
/*62846*/         OPC_Scope, 12|128,1/*140*/, /*->62989*/ // 2 children in Scope
/*62849*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62851*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*62858*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62861*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*62870*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62873*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*62883*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*62890*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62893*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*62902*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62905*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*62915*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*62922*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62925*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*62934*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62937*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*62947*/           OPC_EmitInteger, MVT::i32, 14, 
/*62950*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62953*/           OPC_EmitNode, TARGET_VAL(ARM::VMLSfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*62965*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62968*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*62977*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62980*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*62989*/         /*Scope*/ 12|128,1/*140*/, /*->63131*/
/*62991*/           OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62993*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*63000*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63003*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*63012*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63015*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*63025*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*63032*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63035*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*63044*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63047*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*63057*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*63064*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63067*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*63076*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63079*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*63089*/           OPC_EmitInteger, MVT::i32, 14, 
/*63092*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63095*/           OPC_EmitNode, TARGET_VAL(ARM::VFMSfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*63107*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63110*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*63119*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63122*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*63131*/         0, /*End of Scope*/
/*63132*/       /*Scope*/ 29|128,1/*157*/, /*->63291*/
/*63134*/         OPC_RecordChild1, // #1 = $Dm
/*63135*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->63157
/*63138*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*63140*/           OPC_EmitInteger, MVT::i32, 14, 
/*63143*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63146*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*63157*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->63290
/*63160*/           OPC_Scope, 19, /*->63181*/ // 2 children in Scope
/*63162*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*63164*/             OPC_EmitInteger, MVT::i32, 14, 
/*63167*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63170*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*63181*/           /*Scope*/ 107, /*->63289*/
/*63182*/             OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63184*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*63191*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63194*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*63203*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63206*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*63216*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*63223*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63226*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*63235*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63238*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*63248*/             OPC_EmitInteger, MVT::i32, 14, 
/*63251*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63254*/             OPC_EmitNode, TARGET_VAL(ARM::VSUBfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*63265*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63268*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*63277*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63280*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*63289*/           0, /*End of Scope*/
/*63290*/         0, // EndSwitchType
/*63291*/       /*Scope*/ 5|128,3/*389*/, /*->63682*/
/*63293*/         OPC_MoveChild, 1,
/*63295*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63298*/         OPC_Scope, 74, /*->63374*/ // 5 children in Scope
/*63300*/           OPC_RecordChild0, // #1 = $Vn
/*63301*/           OPC_MoveChild, 1,
/*63303*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63306*/           OPC_RecordChild0, // #2 = $Vm
/*63307*/           OPC_CheckChild0Type, MVT::v2f32,
/*63309*/           OPC_RecordChild1, // #3 = $lane
/*63310*/           OPC_MoveChild, 1,
/*63312*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63315*/           OPC_MoveParent,
/*63316*/           OPC_MoveParent,
/*63317*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63319*/           OPC_MoveParent,
/*63320*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*63322*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->63348
/*63325*/             OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63327*/             OPC_EmitConvertToTarget, 3,
/*63329*/             OPC_EmitInteger, MVT::i32, 14, 
/*63332*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63335*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*63348*/           /*SwitchType*/ 23, MVT::v4f32,// ->63373
/*63350*/             OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63352*/             OPC_EmitConvertToTarget, 3,
/*63354*/             OPC_EmitInteger, MVT::i32, 14, 
/*63357*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63360*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*63373*/           0, // EndSwitchType
/*63374*/         /*Scope*/ 74, /*->63449*/
/*63375*/           OPC_MoveChild, 0,
/*63377*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63380*/           OPC_RecordChild0, // #1 = $Vm
/*63381*/           OPC_CheckChild0Type, MVT::v2f32,
/*63383*/           OPC_RecordChild1, // #2 = $lane
/*63384*/           OPC_MoveChild, 1,
/*63386*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63389*/           OPC_MoveParent,
/*63390*/           OPC_MoveParent,
/*63391*/           OPC_RecordChild1, // #3 = $Vn
/*63392*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63394*/           OPC_MoveParent,
/*63395*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*63397*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->63423
/*63400*/             OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63402*/             OPC_EmitConvertToTarget, 2,
/*63404*/             OPC_EmitInteger, MVT::i32, 14, 
/*63407*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63410*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*63423*/           /*SwitchType*/ 23, MVT::v4f32,// ->63448
/*63425*/             OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63427*/             OPC_EmitConvertToTarget, 2,
/*63429*/             OPC_EmitInteger, MVT::i32, 14, 
/*63432*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63435*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*63448*/           0, // EndSwitchType
/*63449*/         /*Scope*/ 64, /*->63514*/
/*63450*/           OPC_RecordChild0, // #1 = $src2
/*63451*/           OPC_MoveChild, 1,
/*63453*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63456*/           OPC_RecordChild0, // #2 = $src3
/*63457*/           OPC_CheckChild0Type, MVT::v4f32,
/*63459*/           OPC_RecordChild1, // #3 = $lane
/*63460*/           OPC_MoveChild, 1,
/*63462*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63465*/           OPC_MoveParent,
/*63466*/           OPC_MoveParent,
/*63467*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63469*/           OPC_MoveParent,
/*63470*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*63472*/           OPC_CheckType, MVT::v4f32,
/*63474*/           OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63476*/           OPC_EmitConvertToTarget, 3,
/*63478*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*63481*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*63490*/           OPC_EmitConvertToTarget, 3,
/*63492*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*63495*/           OPC_EmitInteger, MVT::i32, 14, 
/*63498*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63501*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*63514*/         /*Scope*/ 64, /*->63579*/
/*63515*/           OPC_MoveChild, 0,
/*63517*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63520*/           OPC_RecordChild0, // #1 = $src3
/*63521*/           OPC_CheckChild0Type, MVT::v4f32,
/*63523*/           OPC_RecordChild1, // #2 = $lane
/*63524*/           OPC_MoveChild, 1,
/*63526*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63529*/           OPC_MoveParent,
/*63530*/           OPC_MoveParent,
/*63531*/           OPC_RecordChild1, // #3 = $src2
/*63532*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63534*/           OPC_MoveParent,
/*63535*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*63537*/           OPC_CheckType, MVT::v4f32,
/*63539*/           OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63541*/           OPC_EmitConvertToTarget, 2,
/*63543*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*63546*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*63555*/           OPC_EmitConvertToTarget, 2,
/*63557*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*63560*/           OPC_EmitInteger, MVT::i32, 14, 
/*63563*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63566*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*63579*/         /*Scope*/ 101, /*->63681*/
/*63580*/           OPC_RecordChild0, // #1 = $Vn
/*63581*/           OPC_RecordChild1, // #2 = $Vm
/*63582*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63584*/           OPC_MoveParent,
/*63585*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*63587*/           OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->63634
/*63590*/             OPC_Scope, 20, /*->63612*/ // 2 children in Scope
/*63592*/               OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*63594*/               OPC_EmitInteger, MVT::i32, 14, 
/*63597*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63600*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfd), 0,
                            1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*63612*/             /*Scope*/ 20, /*->63633*/
/*63613*/               OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63615*/               OPC_EmitInteger, MVT::i32, 14, 
/*63618*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63621*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                            1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*63633*/             0, /*End of Scope*/
/*63634*/           /*SwitchType*/ 44, MVT::v4f32,// ->63680
/*63636*/             OPC_Scope, 20, /*->63658*/ // 2 children in Scope
/*63638*/               OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*63640*/               OPC_EmitInteger, MVT::i32, 14, 
/*63643*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63646*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfq), 0,
                            1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*63658*/             /*Scope*/ 20, /*->63679*/
/*63659*/               OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63661*/               OPC_EmitInteger, MVT::i32, 14, 
/*63664*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63667*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                            1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*63679*/             0, /*End of Scope*/
/*63680*/           0, // EndSwitchType
/*63681*/         0, /*End of Scope*/
/*63682*/       /*Scope*/ 45, /*->63728*/
/*63683*/         OPC_RecordChild1, // #1 = $Vm
/*63684*/         OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->63706
/*63687*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63689*/           OPC_EmitInteger, MVT::i32, 14, 
/*63692*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63695*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfd), 0,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*63706*/         /*SwitchType*/ 19, MVT::v4f32,// ->63727
/*63708*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63710*/           OPC_EmitInteger, MVT::i32, 14, 
/*63713*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63716*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfq), 0,
                        1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*63727*/         0, // EndSwitchType
/*63728*/       0, /*End of Scope*/
/*63729*/     0, /*End of Scope*/
/*63730*/   /*SwitchOpcode*/ 3|128,3/*387*/, TARGET_VAL(ISD::FMA),// ->64121
/*63734*/     OPC_Scope, 112, /*->63848*/ // 4 children in Scope
/*63736*/       OPC_MoveChild, 0,
/*63738*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*63741*/       OPC_RecordChild0, // #0 = $Dn
/*63742*/       OPC_MoveParent,
/*63743*/       OPC_RecordChild1, // #1 = $Dm
/*63744*/       OPC_Scope, 53, /*->63799*/ // 2 children in Scope
/*63746*/         OPC_MoveChild, 2,
/*63748*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*63751*/         OPC_RecordChild0, // #2 = $Ddin
/*63752*/         OPC_MoveParent,
/*63753*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->63776
/*63756*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*63758*/           OPC_EmitInteger, MVT::i32, 14, 
/*63761*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63764*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 9
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63776*/         /*SwitchType*/ 20, MVT::f32,// ->63798
/*63778*/           OPC_CheckPatternPredicate, 77, // (Subtarget->hasVFP4())
/*63780*/           OPC_EmitInteger, MVT::i32, 14, 
/*63783*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63786*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 9
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63798*/         0, // EndSwitchType
/*63799*/       /*Scope*/ 47, /*->63847*/
/*63800*/         OPC_RecordChild2, // #2 = $Ddin
/*63801*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->63824
/*63804*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*63806*/           OPC_EmitInteger, MVT::i32, 14, 
/*63809*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63812*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63824*/         /*SwitchType*/ 20, MVT::f32,// ->63846
/*63826*/           OPC_CheckPatternPredicate, 77, // (Subtarget->hasVFP4())
/*63828*/           OPC_EmitInteger, MVT::i32, 14, 
/*63831*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63834*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63846*/         0, // EndSwitchType
/*63847*/       0, /*End of Scope*/
/*63848*/     /*Scope*/ 36|128,1/*164*/, /*->64014*/
/*63850*/       OPC_RecordChild0, // #0 = $Dn
/*63851*/       OPC_Scope, 54, /*->63907*/ // 2 children in Scope
/*63853*/         OPC_MoveChild, 1,
/*63855*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*63858*/         OPC_RecordChild0, // #1 = $Dm
/*63859*/         OPC_MoveParent,
/*63860*/         OPC_RecordChild2, // #2 = $Ddin
/*63861*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->63884
/*63864*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*63866*/           OPC_EmitInteger, MVT::i32, 14, 
/*63869*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63872*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63884*/         /*SwitchType*/ 20, MVT::f32,// ->63906
/*63886*/           OPC_CheckPatternPredicate, 77, // (Subtarget->hasVFP4())
/*63888*/           OPC_EmitInteger, MVT::i32, 14, 
/*63891*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63894*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63906*/         0, // EndSwitchType
/*63907*/       /*Scope*/ 105, /*->64013*/
/*63908*/         OPC_RecordChild1, // #1 = $Dm
/*63909*/         OPC_Scope, 53, /*->63964*/ // 2 children in Scope
/*63911*/           OPC_MoveChild, 2,
/*63913*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*63916*/           OPC_RecordChild0, // #2 = $Ddin
/*63917*/           OPC_MoveParent,
/*63918*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->63941
/*63921*/             OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*63923*/             OPC_EmitInteger, MVT::i32, 14, 
/*63926*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63929*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 6
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63941*/           /*SwitchType*/ 20, MVT::f32,// ->63963
/*63943*/             OPC_CheckPatternPredicate, 77, // (Subtarget->hasVFP4())
/*63945*/             OPC_EmitInteger, MVT::i32, 14, 
/*63948*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63951*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 6
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63963*/           0, // EndSwitchType
/*63964*/         /*Scope*/ 47, /*->64012*/
/*63965*/           OPC_RecordChild2, // #2 = $Ddin
/*63966*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->63989
/*63969*/             OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*63971*/             OPC_EmitInteger, MVT::i32, 14, 
/*63974*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63977*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 3
                      // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63989*/           /*SwitchType*/ 20, MVT::f32,// ->64011
/*63991*/             OPC_CheckPatternPredicate, 77, // (Subtarget->hasVFP4())
/*63993*/             OPC_EmitInteger, MVT::i32, 14, 
/*63996*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63999*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 3
                      // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64011*/           0, // EndSwitchType
/*64012*/         0, /*End of Scope*/
/*64013*/       0, /*End of Scope*/
/*64014*/     /*Scope*/ 55, /*->64070*/
/*64015*/       OPC_MoveChild, 0,
/*64017*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*64020*/       OPC_RecordChild0, // #0 = $Vn
/*64021*/       OPC_MoveParent,
/*64022*/       OPC_RecordChild1, // #1 = $Vm
/*64023*/       OPC_RecordChild2, // #2 = $src1
/*64024*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->64047
/*64027*/         OPC_CheckPatternPredicate, 77, // (Subtarget->hasVFP4())
/*64029*/         OPC_EmitInteger, MVT::i32, 14, 
/*64032*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64035*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 6
                  // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*64047*/       /*SwitchType*/ 20, MVT::v4f32,// ->64069
/*64049*/         OPC_CheckPatternPredicate, 77, // (Subtarget->hasVFP4())
/*64051*/         OPC_EmitInteger, MVT::i32, 14, 
/*64054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64057*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 6
                  // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*64069*/       0, // EndSwitchType
/*64070*/     /*Scope*/ 49, /*->64120*/
/*64071*/       OPC_RecordChild0, // #0 = $Vn
/*64072*/       OPC_RecordChild1, // #1 = $Vm
/*64073*/       OPC_RecordChild2, // #2 = $src1
/*64074*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->64097
/*64077*/         OPC_CheckPatternPredicate, 77, // (Subtarget->hasVFP4())
/*64079*/         OPC_EmitInteger, MVT::i32, 14, 
/*64082*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64085*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 3
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*64097*/       /*SwitchType*/ 20, MVT::v4f32,// ->64119
/*64099*/         OPC_CheckPatternPredicate, 77, // (Subtarget->hasVFP4())
/*64101*/         OPC_EmitInteger, MVT::i32, 14, 
/*64104*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64107*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 3
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*64119*/       0, // EndSwitchType
/*64120*/     0, /*End of Scope*/
/*64121*/   /*SwitchOpcode*/ 10|128,3/*394*/, TARGET_VAL(ISD::FNEG),// ->64519
/*64125*/     OPC_Scope, 99|128,1/*227*/, /*->64355*/ // 2 children in Scope
/*64128*/       OPC_MoveChild, 0,
/*64130*/       OPC_SwitchOpcode /*2 cases */, 41|128,1/*169*/, TARGET_VAL(ISD::FMA),// ->64304
/*64135*/         OPC_Scope, 56, /*->64193*/ // 2 children in Scope
/*64137*/           OPC_MoveChild, 0,
/*64139*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*64142*/           OPC_RecordChild0, // #0 = $Dn
/*64143*/           OPC_MoveParent,
/*64144*/           OPC_RecordChild1, // #1 = $Dm
/*64145*/           OPC_RecordChild2, // #2 = $Ddin
/*64146*/           OPC_MoveParent,
/*64147*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->64170
/*64150*/             OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*64152*/             OPC_EmitInteger, MVT::i32, 14, 
/*64155*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64158*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 9
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64170*/           /*SwitchType*/ 20, MVT::f32,// ->64192
/*64172*/             OPC_CheckPatternPredicate, 77, // (Subtarget->hasVFP4())
/*64174*/             OPC_EmitInteger, MVT::i32, 14, 
/*64177*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64180*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 9
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64192*/           0, // EndSwitchType
/*64193*/         /*Scope*/ 109, /*->64303*/
/*64194*/           OPC_RecordChild0, // #0 = $Dn
/*64195*/           OPC_Scope, 55, /*->64252*/ // 2 children in Scope
/*64197*/             OPC_MoveChild, 1,
/*64199*/             OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*64202*/             OPC_RecordChild0, // #1 = $Dm
/*64203*/             OPC_MoveParent,
/*64204*/             OPC_RecordChild2, // #2 = $Ddin
/*64205*/             OPC_MoveParent,
/*64206*/             OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->64229
/*64209*/               OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*64211*/               OPC_EmitInteger, MVT::i32, 14, 
/*64214*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64217*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                            1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)) - Complexity = 9
                        // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64229*/             /*SwitchType*/ 20, MVT::f32,// ->64251
/*64231*/               OPC_CheckPatternPredicate, 77, // (Subtarget->hasVFP4())
/*64233*/               OPC_EmitInteger, MVT::i32, 14, 
/*64236*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64239*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                            1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)) - Complexity = 9
                        // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64251*/             0, // EndSwitchType
/*64252*/           /*Scope*/ 49, /*->64302*/
/*64253*/             OPC_RecordChild1, // #1 = $Dm
/*64254*/             OPC_RecordChild2, // #2 = $Ddin
/*64255*/             OPC_MoveParent,
/*64256*/             OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->64279
/*64259*/               OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*64261*/               OPC_EmitInteger, MVT::i32, 14, 
/*64264*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64267*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                            1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 6
                        // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64279*/             /*SwitchType*/ 20, MVT::f32,// ->64301
/*64281*/               OPC_CheckPatternPredicate, 77, // (Subtarget->hasVFP4())
/*64283*/               OPC_EmitInteger, MVT::i32, 14, 
/*64286*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64289*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                            1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 6
                        // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64301*/             0, // EndSwitchType
/*64302*/           0, /*End of Scope*/
/*64303*/         0, /*End of Scope*/
/*64304*/       /*SwitchOpcode*/ 47, TARGET_VAL(ISD::FMUL),// ->64354
/*64307*/         OPC_RecordChild0, // #0 = $Dn
/*64308*/         OPC_RecordChild1, // #1 = $Dm
/*64309*/         OPC_MoveParent,
/*64310*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64332
/*64313*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*64315*/           OPC_EmitInteger, MVT::i32, 14, 
/*64318*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64321*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*64332*/         /*SwitchType*/ 19, MVT::f32,// ->64353
/*64334*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*64336*/           OPC_EmitInteger, MVT::i32, 14, 
/*64339*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64342*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*64353*/         0, // EndSwitchType
/*64354*/       0, // EndSwitchOpcode
/*64355*/     /*Scope*/ 33|128,1/*161*/, /*->64518*/
/*64357*/       OPC_RecordChild0, // #0 = $Dm
/*64358*/       OPC_SwitchType /*4 cases */, 18, MVT::f64,// ->64379
/*64361*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*64363*/         OPC_EmitInteger, MVT::i32, 14, 
/*64366*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64369*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGD), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VNEGD:f64 DPR:f64:$Dm)
/*64379*/       /*SwitchType*/ 96, MVT::f32,// ->64477
/*64381*/         OPC_Scope, 18, /*->64401*/ // 2 children in Scope
/*64383*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*64385*/           OPC_EmitInteger, MVT::i32, 14, 
/*64388*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64391*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGS), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*64401*/         /*Scope*/ 74, /*->64476*/
/*64402*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64404*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*64411*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64414*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*64423*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64426*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*64436*/           OPC_EmitInteger, MVT::i32, 14, 
/*64439*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64442*/           OPC_EmitNode, TARGET_VAL(ARM::VNEGfd), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*64452*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64455*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64464*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64467*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64476*/         0, /*End of Scope*/
/*64477*/       /*SwitchType*/ 18, MVT::v2f32,// ->64497
/*64479*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64481*/         OPC_EmitInteger, MVT::i32, 14, 
/*64484*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64487*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
/*64497*/       /*SwitchType*/ 18, MVT::v4f32,// ->64517
/*64499*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64501*/         OPC_EmitInteger, MVT::i32, 14, 
/*64504*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64507*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGf32q), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
/*64517*/       0, // EndSwitchType
/*64518*/     0, /*End of Scope*/
/*64519*/   /*SwitchOpcode*/ 125|128,5/*765*/, TARGET_VAL(ISD::FMUL),// ->65288
/*64523*/     OPC_Scope, 52, /*->64577*/ // 8 children in Scope
/*64525*/       OPC_MoveChild, 0,
/*64527*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*64530*/       OPC_RecordChild0, // #0 = $a
/*64531*/       OPC_MoveParent,
/*64532*/       OPC_RecordChild1, // #1 = $b
/*64533*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64555
/*64536*/         OPC_CheckPatternPredicate, 78, // (!TM.Options.HonorSignDependentRoundingFPMath()) && (!Subtarget->isFPOnlySP())
/*64538*/         OPC_EmitInteger, MVT::i32, 14, 
/*64541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64544*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*64555*/       /*SwitchType*/ 19, MVT::f32,// ->64576
/*64557*/         OPC_CheckPatternPredicate, 79, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*64559*/         OPC_EmitInteger, MVT::i32, 14, 
/*64562*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64565*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*64576*/       0, // EndSwitchType
/*64577*/     /*Scope*/ 25|128,2/*281*/, /*->64860*/
/*64579*/       OPC_RecordChild0, // #0 = $b
/*64580*/       OPC_Scope, 51, /*->64633*/ // 3 children in Scope
/*64582*/         OPC_MoveChild, 1,
/*64584*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*64587*/         OPC_RecordChild0, // #1 = $a
/*64588*/         OPC_MoveParent,
/*64589*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64611
/*64592*/           OPC_CheckPatternPredicate, 78, // (!TM.Options.HonorSignDependentRoundingFPMath()) && (!Subtarget->isFPOnlySP())
/*64594*/           OPC_EmitInteger, MVT::i32, 14, 
/*64597*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64600*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*64611*/         /*SwitchType*/ 19, MVT::f32,// ->64632
/*64613*/           OPC_CheckPatternPredicate, 79, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*64615*/           OPC_EmitInteger, MVT::i32, 14, 
/*64618*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64621*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*64632*/         0, // EndSwitchType
/*64633*/       /*Scope*/ 29|128,1/*157*/, /*->64792*/
/*64635*/         OPC_RecordChild1, // #1 = $Dm
/*64636*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64658
/*64639*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*64641*/           OPC_EmitInteger, MVT::i32, 14, 
/*64644*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64647*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*64658*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->64791
/*64661*/           OPC_Scope, 19, /*->64682*/ // 2 children in Scope
/*64663*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*64665*/             OPC_EmitInteger, MVT::i32, 14, 
/*64668*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64671*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*64682*/           /*Scope*/ 107, /*->64790*/
/*64683*/             OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64685*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*64692*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64695*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*64704*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64707*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*64717*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*64724*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64727*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*64736*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64739*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*64749*/             OPC_EmitInteger, MVT::i32, 14, 
/*64752*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64755*/             OPC_EmitNode, TARGET_VAL(ARM::VMULfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*64766*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64769*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*64778*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64781*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64790*/           0, /*End of Scope*/
/*64791*/         0, // EndSwitchType
/*64792*/       /*Scope*/ 66, /*->64859*/
/*64793*/         OPC_MoveChild, 1,
/*64795*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64798*/         OPC_RecordChild0, // #1 = $Vm
/*64799*/         OPC_CheckChild0Type, MVT::v2f32,
/*64801*/         OPC_RecordChild1, // #2 = $lane
/*64802*/         OPC_MoveChild, 1,
/*64804*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64807*/         OPC_MoveParent,
/*64808*/         OPC_MoveParent,
/*64809*/         OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->64834
/*64812*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64814*/           OPC_EmitConvertToTarget, 2,
/*64816*/           OPC_EmitInteger, MVT::i32, 14, 
/*64819*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64822*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64834*/         /*SwitchType*/ 22, MVT::v4f32,// ->64858
/*64836*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64838*/           OPC_EmitConvertToTarget, 2,
/*64840*/           OPC_EmitInteger, MVT::i32, 14, 
/*64843*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64846*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64858*/         0, // EndSwitchType
/*64859*/       0, /*End of Scope*/
/*64860*/     /*Scope*/ 67, /*->64928*/
/*64861*/       OPC_MoveChild, 0,
/*64863*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64866*/       OPC_RecordChild0, // #0 = $Vm
/*64867*/       OPC_CheckChild0Type, MVT::v2f32,
/*64869*/       OPC_RecordChild1, // #1 = $lane
/*64870*/       OPC_MoveChild, 1,
/*64872*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64875*/       OPC_MoveParent,
/*64876*/       OPC_MoveParent,
/*64877*/       OPC_RecordChild1, // #2 = $Vn
/*64878*/       OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->64903
/*64881*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64883*/         OPC_EmitConvertToTarget, 1,
/*64885*/         OPC_EmitInteger, MVT::i32, 14, 
/*64888*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64891*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64903*/       /*SwitchType*/ 22, MVT::v4f32,// ->64927
/*64905*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64907*/         OPC_EmitConvertToTarget, 1,
/*64909*/         OPC_EmitInteger, MVT::i32, 14, 
/*64912*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64915*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64927*/       0, // EndSwitchType
/*64928*/     /*Scope*/ 56, /*->64985*/
/*64929*/       OPC_RecordChild0, // #0 = $src1
/*64930*/       OPC_MoveChild, 1,
/*64932*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64935*/       OPC_RecordChild0, // #1 = $src2
/*64936*/       OPC_CheckChild0Type, MVT::v4f32,
/*64938*/       OPC_RecordChild1, // #2 = $lane
/*64939*/       OPC_MoveChild, 1,
/*64941*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64944*/       OPC_MoveParent,
/*64945*/       OPC_MoveParent,
/*64946*/       OPC_CheckType, MVT::v4f32,
/*64948*/       OPC_EmitConvertToTarget, 2,
/*64950*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*64953*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*64962*/       OPC_EmitConvertToTarget, 2,
/*64964*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*64967*/       OPC_EmitInteger, MVT::i32, 14, 
/*64970*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64973*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*64985*/     /*Scope*/ 56, /*->65042*/
/*64986*/       OPC_MoveChild, 0,
/*64988*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64991*/       OPC_RecordChild0, // #0 = $src2
/*64992*/       OPC_CheckChild0Type, MVT::v4f32,
/*64994*/       OPC_RecordChild1, // #1 = $lane
/*64995*/       OPC_MoveChild, 1,
/*64997*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65000*/       OPC_MoveParent,
/*65001*/       OPC_MoveParent,
/*65002*/       OPC_RecordChild1, // #2 = $src1
/*65003*/       OPC_CheckType, MVT::v4f32,
/*65005*/       OPC_EmitConvertToTarget, 1,
/*65007*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*65010*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5
/*65019*/       OPC_EmitConvertToTarget, 1,
/*65021*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*65024*/       OPC_EmitInteger, MVT::i32, 14, 
/*65027*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65030*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65042*/     /*Scope*/ 98, /*->65141*/
/*65043*/       OPC_RecordChild0, // #0 = $Rn
/*65044*/       OPC_MoveChild, 1,
/*65046*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*65049*/       OPC_RecordChild0, // #1 = $Rm
/*65050*/       OPC_CheckChild0Type, MVT::f32,
/*65052*/       OPC_MoveParent,
/*65053*/       OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->65097
/*65056*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*65063*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65066*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*65076*/         OPC_EmitInteger, MVT::i32, 0, 
/*65079*/         OPC_EmitInteger, MVT::i32, 14, 
/*65082*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65085*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Rn, (NEONvdup:v2f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*65097*/       /*SwitchType*/ 41, MVT::v4f32,// ->65140
/*65099*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*65106*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65109*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*65119*/         OPC_EmitInteger, MVT::i32, 0, 
/*65122*/         OPC_EmitInteger, MVT::i32, 14, 
/*65125*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65128*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Rn, (NEONvdup:v4f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*65140*/       0, // EndSwitchType
/*65141*/     /*Scope*/ 98, /*->65240*/
/*65142*/       OPC_MoveChild, 0,
/*65144*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*65147*/       OPC_RecordChild0, // #0 = $Rm
/*65148*/       OPC_CheckChild0Type, MVT::f32,
/*65150*/       OPC_MoveParent,
/*65151*/       OPC_RecordChild1, // #1 = $Rn
/*65152*/       OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->65196
/*65155*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*65162*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65165*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*65175*/         OPC_EmitInteger, MVT::i32, 0, 
/*65178*/         OPC_EmitInteger, MVT::i32, 14, 
/*65181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65184*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 (NEONvdup:v2f32 SPR:f32:$Rm), DPR:v2f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*65196*/       /*SwitchType*/ 41, MVT::v4f32,// ->65239
/*65198*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*65205*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65208*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*65218*/         OPC_EmitInteger, MVT::i32, 0, 
/*65221*/         OPC_EmitInteger, MVT::i32, 14, 
/*65224*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65227*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 (NEONvdup:v4f32 SPR:f32:$Rm), QPR:v4f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*65239*/       0, // EndSwitchType
/*65240*/     /*Scope*/ 46, /*->65287*/
/*65241*/       OPC_RecordChild0, // #0 = $Vn
/*65242*/       OPC_RecordChild1, // #1 = $Vm
/*65243*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->65265
/*65246*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65248*/         OPC_EmitInteger, MVT::i32, 14, 
/*65251*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65254*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65265*/       /*SwitchType*/ 19, MVT::v4f32,// ->65286
/*65267*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65269*/         OPC_EmitInteger, MVT::i32, 14, 
/*65272*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65275*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*65286*/       0, // EndSwitchType
/*65287*/     0, /*End of Scope*/
/*65288*/   /*SwitchOpcode*/ 99|128,1/*227*/, TARGET_VAL(ARMISD::FTOSI),// ->65519
/*65292*/     OPC_Scope, 100, /*->65394*/ // 2 children in Scope
/*65294*/       OPC_MoveChild, 0,
/*65296*/       OPC_SwitchOpcode /*3 cases */, 29, TARGET_VAL(ISD::FROUND),// ->65329
/*65300*/         OPC_RecordChild0, // #0 = $Sm
/*65301*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->65315
/*65304*/           OPC_MoveParent,
/*65305*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*65307*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTASS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (arm_ftosi:f32 (frnd:f32 SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VCVTASS:f32 SPR:f32:$Sm)
/*65315*/         /*SwitchType*/ 11, MVT::f64,// ->65328
/*65317*/           OPC_MoveParent,
/*65318*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*65320*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTASD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (arm_ftosi:f32 (frnd:f64 DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VCVTASD:f32 DPR:f64:$Dm)
/*65328*/         0, // EndSwitchType
/*65329*/       /*SwitchOpcode*/ 29, TARGET_VAL(ISD::FCEIL),// ->65361
/*65332*/         OPC_RecordChild0, // #0 = $Sm
/*65333*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->65347
/*65336*/           OPC_MoveParent,
/*65337*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*65339*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPSS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (arm_ftosi:f32 (fceil:f32 SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VCVTPSS:f32 SPR:f32:$Sm)
/*65347*/         /*SwitchType*/ 11, MVT::f64,// ->65360
/*65349*/           OPC_MoveParent,
/*65350*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*65352*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPSD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (arm_ftosi:f32 (fceil:f64 DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VCVTPSD:f32 DPR:f64:$Dm)
/*65360*/         0, // EndSwitchType
/*65361*/       /*SwitchOpcode*/ 29, TARGET_VAL(ISD::FFLOOR),// ->65393
/*65364*/         OPC_RecordChild0, // #0 = $Sm
/*65365*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->65379
/*65368*/           OPC_MoveParent,
/*65369*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*65371*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMSS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (arm_ftosi:f32 (ffloor:f32 SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VCVTMSS:f32 SPR:f32:$Sm)
/*65379*/         /*SwitchType*/ 11, MVT::f64,// ->65392
/*65381*/           OPC_MoveParent,
/*65382*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*65384*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMSD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (arm_ftosi:f32 (ffloor:f64 DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VCVTMSD:f32 DPR:f64:$Dm)
/*65392*/         0, // EndSwitchType
/*65393*/       0, // EndSwitchOpcode
/*65394*/     /*Scope*/ 123, /*->65518*/
/*65395*/       OPC_RecordChild0, // #0 = $Dm
/*65396*/       OPC_Scope, 20, /*->65418*/ // 2 children in Scope
/*65398*/         OPC_CheckChild0Type, MVT::f64,
/*65400*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*65402*/         OPC_EmitInteger, MVT::i32, 14, 
/*65405*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65408*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZD), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_ftosi:f32 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VTOSIZD:f32 DPR:f64:$Dm)
/*65418*/       /*Scope*/ 98, /*->65517*/
/*65419*/         OPC_CheckChild0Type, MVT::f32,
/*65421*/         OPC_Scope, 18, /*->65441*/ // 2 children in Scope
/*65423*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65425*/           OPC_EmitInteger, MVT::i32, 14, 
/*65428*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65431*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZS), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (arm_ftosi:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VTOSIZS:f32 SPR:f32:$Sm)
/*65441*/         /*Scope*/ 74, /*->65516*/
/*65442*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65444*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*65451*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65454*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*65463*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65466*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*65476*/           OPC_EmitInteger, MVT::i32, 14, 
/*65479*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65482*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTf2sd), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*65492*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65495*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*65504*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65507*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (arm_ftosi:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2sd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65516*/         0, /*End of Scope*/
/*65517*/       0, /*End of Scope*/
/*65518*/     0, /*End of Scope*/
/*65519*/   /*SwitchOpcode*/ 99|128,1/*227*/, TARGET_VAL(ARMISD::FTOUI),// ->65750
/*65523*/     OPC_Scope, 100, /*->65625*/ // 2 children in Scope
/*65525*/       OPC_MoveChild, 0,
/*65527*/       OPC_SwitchOpcode /*3 cases */, 29, TARGET_VAL(ISD::FROUND),// ->65560
/*65531*/         OPC_RecordChild0, // #0 = $Sm
/*65532*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->65546
/*65535*/           OPC_MoveParent,
/*65536*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*65538*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTAUS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (arm_ftoui:f32 (frnd:f32 SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VCVTAUS:f32 SPR:f32:$Sm)
/*65546*/         /*SwitchType*/ 11, MVT::f64,// ->65559
/*65548*/           OPC_MoveParent,
/*65549*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*65551*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTAUD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (arm_ftoui:f32 (frnd:f64 DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VCVTAUD:f32 DPR:f64:$Dm)
/*65559*/         0, // EndSwitchType
/*65560*/       /*SwitchOpcode*/ 29, TARGET_VAL(ISD::FCEIL),// ->65592
/*65563*/         OPC_RecordChild0, // #0 = $Sm
/*65564*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->65578
/*65567*/           OPC_MoveParent,
/*65568*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*65570*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPUS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (arm_ftoui:f32 (fceil:f32 SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VCVTPUS:f32 SPR:f32:$Sm)
/*65578*/         /*SwitchType*/ 11, MVT::f64,// ->65591
/*65580*/           OPC_MoveParent,
/*65581*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*65583*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPUD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (arm_ftoui:f32 (fceil:f64 DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VCVTPUD:f32 DPR:f64:$Dm)
/*65591*/         0, // EndSwitchType
/*65592*/       /*SwitchOpcode*/ 29, TARGET_VAL(ISD::FFLOOR),// ->65624
/*65595*/         OPC_RecordChild0, // #0 = $Sm
/*65596*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->65610
/*65599*/           OPC_MoveParent,
/*65600*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*65602*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMUS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (arm_ftoui:f32 (ffloor:f32 SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VCVTMUS:f32 SPR:f32:$Sm)
/*65610*/         /*SwitchType*/ 11, MVT::f64,// ->65623
/*65612*/           OPC_MoveParent,
/*65613*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*65615*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMUD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (arm_ftoui:f32 (ffloor:f64 DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VCVTMUD:f32 DPR:f64:$Dm)
/*65623*/         0, // EndSwitchType
/*65624*/       0, // EndSwitchOpcode
/*65625*/     /*Scope*/ 123, /*->65749*/
/*65626*/       OPC_RecordChild0, // #0 = $Dm
/*65627*/       OPC_Scope, 20, /*->65649*/ // 2 children in Scope
/*65629*/         OPC_CheckChild0Type, MVT::f64,
/*65631*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*65633*/         OPC_EmitInteger, MVT::i32, 14, 
/*65636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65639*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZD), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_ftoui:f32 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VTOUIZD:f32 DPR:f64:$Dm)
/*65649*/       /*Scope*/ 98, /*->65748*/
/*65650*/         OPC_CheckChild0Type, MVT::f32,
/*65652*/         OPC_Scope, 18, /*->65672*/ // 2 children in Scope
/*65654*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65656*/           OPC_EmitInteger, MVT::i32, 14, 
/*65659*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65662*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZS), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (arm_ftoui:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VTOUIZS:f32 SPR:f32:$Sm)
/*65672*/         /*Scope*/ 74, /*->65747*/
/*65673*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65675*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*65682*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65685*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*65694*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65697*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*65707*/           OPC_EmitInteger, MVT::i32, 14, 
/*65710*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65713*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTf2ud), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*65723*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65726*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*65735*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65738*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (arm_ftoui:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2ud:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65747*/         0, /*End of Scope*/
/*65748*/       0, /*End of Scope*/
/*65749*/     0, /*End of Scope*/
/*65750*/   /*SwitchOpcode*/ 57, TARGET_VAL(ISD::ConstantFP),// ->65810
/*65753*/     OPC_RecordNode, // #0 = $imm
/*65754*/     OPC_SwitchType /*2 cases */, 25, MVT::f64,// ->65782
/*65757*/       OPC_CheckPredicate, 117, // Predicate_vfp_f64imm
/*65759*/       OPC_CheckPatternPredicate, 80, // (Subtarget->hasVFP3()) && (!Subtarget->isFPOnlySP())
/*65761*/       OPC_EmitConvertToTarget, 0,
/*65763*/       OPC_EmitNodeXForm, 19, 1, // anonymous_4820
/*65766*/       OPC_EmitInteger, MVT::i32, 14, 
/*65769*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65772*/       OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous_4820>>:$imm - Complexity = 4
                // Dst: (FCONSTD:f64 (anonymous_4820:f64 (fpimm:f64):$imm))
/*65782*/     /*SwitchType*/ 25, MVT::f32,// ->65809
/*65784*/       OPC_CheckPredicate, 118, // Predicate_vfp_f32imm
/*65786*/       OPC_CheckPatternPredicate, 81, // (Subtarget->hasVFP3())
/*65788*/       OPC_EmitConvertToTarget, 0,
/*65790*/       OPC_EmitNodeXForm, 20, 1, // anonymous_4819
/*65793*/       OPC_EmitInteger, MVT::i32, 14, 
/*65796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65799*/       OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous_4819>>:$imm - Complexity = 4
                // Dst: (FCONSTS:f32 (anonymous_4819:f32 (fpimm:f32):$imm))
/*65809*/     0, // EndSwitchType
/*65810*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::FDIV),// ->65859
/*65813*/     OPC_RecordChild0, // #0 = $Dn
/*65814*/     OPC_RecordChild1, // #1 = $Dm
/*65815*/     OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->65837
/*65818*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*65820*/       OPC_EmitInteger, MVT::i32, 14, 
/*65823*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65826*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*65837*/     /*SwitchType*/ 19, MVT::f32,// ->65858
/*65839*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*65841*/       OPC_EmitInteger, MVT::i32, 14, 
/*65844*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65847*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*65858*/     0, // EndSwitchType
/*65859*/   /*SwitchOpcode*/ 39, TARGET_VAL(ARMISD::VMAXNM),// ->65901
/*65862*/     OPC_RecordChild0, // #0 = $Sn
/*65863*/     OPC_SwitchType /*2 cases */, 16, MVT::f32,// ->65882
/*65866*/       OPC_CheckChild0Type, MVT::f32,
/*65868*/       OPC_RecordChild1, // #1 = $Sm
/*65869*/       OPC_CheckChild1Type, MVT::f32,
/*65871*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*65873*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (ARMvmaxnm:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMAXNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*65882*/     /*SwitchType*/ 16, MVT::f64,// ->65900
/*65884*/       OPC_CheckChild0Type, MVT::f64,
/*65886*/       OPC_RecordChild1, // #1 = $Dm
/*65887*/       OPC_CheckChild1Type, MVT::f64,
/*65889*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*65891*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMD), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (ARMvmaxnm:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMAXNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*65900*/     0, // EndSwitchType
/*65901*/   /*SwitchOpcode*/ 39, TARGET_VAL(ARMISD::VMINNM),// ->65943
/*65904*/     OPC_RecordChild0, // #0 = $Sn
/*65905*/     OPC_SwitchType /*2 cases */, 16, MVT::f32,// ->65924
/*65908*/       OPC_CheckChild0Type, MVT::f32,
/*65910*/       OPC_RecordChild1, // #1 = $Sm
/*65911*/       OPC_CheckChild1Type, MVT::f32,
/*65913*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*65915*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (ARMvminnm:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMINNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*65924*/     /*SwitchType*/ 16, MVT::f64,// ->65942
/*65926*/       OPC_CheckChild0Type, MVT::f64,
/*65928*/       OPC_RecordChild1, // #1 = $Dm
/*65929*/       OPC_CheckChild1Type, MVT::f64,
/*65931*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*65933*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMD), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (ARMvminnm:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMINNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*65942*/     0, // EndSwitchType
/*65943*/   /*SwitchOpcode*/ 33|128,1/*161*/, TARGET_VAL(ISD::FABS),// ->66108
/*65947*/     OPC_RecordChild0, // #0 = $Dm
/*65948*/     OPC_SwitchType /*4 cases */, 18, MVT::f64,// ->65969
/*65951*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*65953*/       OPC_EmitInteger, MVT::i32, 14, 
/*65956*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65959*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VABSD:f64 DPR:f64:$Dm)
/*65969*/     /*SwitchType*/ 96, MVT::f32,// ->66067
/*65971*/       OPC_Scope, 18, /*->65991*/ // 2 children in Scope
/*65973*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65975*/         OPC_EmitInteger, MVT::i32, 14, 
/*65978*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65981*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VABSS:f32 SPR:f32:$Sm)
/*65991*/       /*Scope*/ 74, /*->66066*/
/*65992*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65994*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*66001*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66004*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*66013*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66016*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*66026*/         OPC_EmitInteger, MVT::i32, 14, 
/*66029*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66032*/         OPC_EmitNode, TARGET_VAL(ARM::VABSfd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*66042*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66045*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66054*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66057*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66066*/       0, /*End of Scope*/
/*66067*/     /*SwitchType*/ 18, MVT::v2f32,// ->66087
/*66069*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66071*/       OPC_EmitInteger, MVT::i32, 14, 
/*66074*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66077*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
/*66087*/     /*SwitchType*/ 18, MVT::v4f32,// ->66107
/*66089*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66091*/       OPC_EmitInteger, MVT::i32, 14, 
/*66094*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66097*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
/*66107*/     0, // EndSwitchType
/*66108*/   /*SwitchOpcode*/ 21, TARGET_VAL(ISD::FP_EXTEND),// ->66132
/*66111*/     OPC_RecordChild0, // #0 = $Sm
/*66112*/     OPC_CheckType, MVT::f64,
/*66114*/     OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*66116*/     OPC_EmitInteger, MVT::i32, 14, 
/*66119*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66122*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTDS), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCVTDS:f64 SPR:f32:$Sm)
/*66132*/   /*SwitchOpcode*/ 21, TARGET_VAL(ISD::FP_ROUND),// ->66156
/*66135*/     OPC_RecordChild0, // #0 = $Dm
/*66136*/     OPC_CheckType, MVT::f32,
/*66138*/     OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*66140*/     OPC_EmitInteger, MVT::i32, 14, 
/*66143*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66146*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTSD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCVTSD:f32 DPR:f64:$Dm)
/*66156*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FTRUNC),// ->66202
/*66159*/     OPC_RecordChild0, // #0 = $Sm
/*66160*/     OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->66181
/*66163*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*66165*/       OPC_EmitInteger, MVT::i32, 14, 
/*66168*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66171*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTZS:f32 SPR:f32:$Sm)
/*66181*/     /*SwitchType*/ 18, MVT::f64,// ->66201
/*66183*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*66185*/       OPC_EmitInteger, MVT::i32, 14, 
/*66188*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66191*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTZD:f64 DPR:f64:$Dm)
/*66201*/     0, // EndSwitchType
/*66202*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FNEARBYINT),// ->66248
/*66205*/     OPC_RecordChild0, // #0 = $Sm
/*66206*/     OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->66227
/*66209*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*66211*/       OPC_EmitInteger, MVT::i32, 14, 
/*66214*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66217*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTRS:f32 SPR:f32:$Sm)
/*66227*/     /*SwitchType*/ 18, MVT::f64,// ->66247
/*66229*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*66231*/       OPC_EmitInteger, MVT::i32, 14, 
/*66234*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66237*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTRD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTRD:f64 DPR:f64:$Dm)
/*66247*/     0, // EndSwitchType
/*66248*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FRINT),// ->66294
/*66251*/     OPC_RecordChild0, // #0 = $Sm
/*66252*/     OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->66273
/*66255*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*66257*/       OPC_EmitInteger, MVT::i32, 14, 
/*66260*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66263*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTXS:f32 SPR:f32:$Sm)
/*66273*/     /*SwitchType*/ 18, MVT::f64,// ->66293
/*66275*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*66277*/       OPC_EmitInteger, MVT::i32, 14, 
/*66280*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66283*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTXD:f64 DPR:f64:$Dm)
/*66293*/     0, // EndSwitchType
/*66294*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::FROUND),// ->66324
/*66297*/     OPC_RecordChild0, // #0 = $Sm
/*66298*/     OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->66311
/*66301*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*66303*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAS), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (frnd:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTAS:f32 SPR:f32:$Sm)
/*66311*/     /*SwitchType*/ 10, MVT::f64,// ->66323
/*66313*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*66315*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAD), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (frnd:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTAD:f64 DPR:f64:$Dm)
/*66323*/     0, // EndSwitchType
/*66324*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::FCEIL),// ->66354
/*66327*/     OPC_RecordChild0, // #0 = $Sm
/*66328*/     OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->66341
/*66331*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*66333*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPS), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (fceil:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTPS:f32 SPR:f32:$Sm)
/*66341*/     /*SwitchType*/ 10, MVT::f64,// ->66353
/*66343*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*66345*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPD), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (fceil:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTPD:f64 DPR:f64:$Dm)
/*66353*/     0, // EndSwitchType
/*66354*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::FFLOOR),// ->66384
/*66357*/     OPC_RecordChild0, // #0 = $Sm
/*66358*/     OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->66371
/*66361*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*66363*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMS), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (ffloor:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTMS:f32 SPR:f32:$Sm)
/*66371*/     /*SwitchType*/ 10, MVT::f64,// ->66383
/*66373*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*66375*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMD), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (ffloor:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTMD:f64 DPR:f64:$Dm)
/*66383*/     0, // EndSwitchType
/*66384*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FSQRT),// ->66430
/*66387*/     OPC_RecordChild0, // #0 = $Dm
/*66388*/     OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->66409
/*66391*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*66393*/       OPC_EmitInteger, MVT::i32, 14, 
/*66396*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66399*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VSQRTD:f64 DPR:f64:$Dm)
/*66409*/     /*SwitchType*/ 18, MVT::f32,// ->66429
/*66411*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*66413*/       OPC_EmitInteger, MVT::i32, 14, 
/*66416*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66419*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSQRTS:f32 SPR:f32:$Sm)
/*66429*/     0, // EndSwitchType
/*66430*/   /*SwitchOpcode*/ 21, TARGET_VAL(ARMISD::VMOVDRR),// ->66454
/*66433*/     OPC_RecordChild0, // #0 = $Rt
/*66434*/     OPC_RecordChild1, // #1 = $Rt2
/*66435*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*66437*/     OPC_EmitInteger, MVT::i32, 14, 
/*66440*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66443*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
              // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
/*66454*/   /*SwitchOpcode*/ 121, TARGET_VAL(ARMISD::SITOF),// ->66578
/*66457*/     OPC_RecordChild0, // #0 = $Sm
/*66458*/     OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->66479
/*66461*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*66463*/       OPC_EmitInteger, MVT::i32, 14, 
/*66466*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66469*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_sitof:f64 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSITOD:f64 SPR:f32:$Sm)
/*66479*/     /*SwitchType*/ 96, MVT::f32,// ->66577
/*66481*/       OPC_Scope, 18, /*->66501*/ // 2 children in Scope
/*66483*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*66485*/         OPC_EmitInteger, MVT::i32, 14, 
/*66488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66491*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_sitof:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VSITOS:f32 SPR:f32:$Sm)
/*66501*/       /*Scope*/ 74, /*->66576*/
/*66502*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66504*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*66511*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66514*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*66523*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66526*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*66536*/         OPC_EmitInteger, MVT::i32, 14, 
/*66539*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66542*/         OPC_EmitNode, TARGET_VAL(ARM::VCVTs2fd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*66552*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66555*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66564*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66567*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (arm_sitof:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTs2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66576*/       0, /*End of Scope*/
/*66577*/     0, // EndSwitchType
/*66578*/   /*SwitchOpcode*/ 121, TARGET_VAL(ARMISD::UITOF),// ->66702
/*66581*/     OPC_RecordChild0, // #0 = $Sm
/*66582*/     OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->66603
/*66585*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*66587*/       OPC_EmitInteger, MVT::i32, 14, 
/*66590*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66593*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_uitof:f64 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VUITOD:f64 SPR:f32:$Sm)
/*66603*/     /*SwitchType*/ 96, MVT::f32,// ->66701
/*66605*/       OPC_Scope, 18, /*->66625*/ // 2 children in Scope
/*66607*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*66609*/         OPC_EmitInteger, MVT::i32, 14, 
/*66612*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66615*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_uitof:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VUITOS:f32 SPR:f32:$Sm)
/*66625*/       /*Scope*/ 74, /*->66700*/
/*66626*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66628*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*66635*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66638*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*66647*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66650*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*66660*/         OPC_EmitInteger, MVT::i32, 14, 
/*66663*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66666*/         OPC_EmitNode, TARGET_VAL(ARM::VCVTu2fd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*66676*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66679*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66688*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66691*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (arm_uitof:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTu2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66700*/       0, /*End of Scope*/
/*66701*/     0, // EndSwitchType
/*66702*/   /*SwitchOpcode*/ 65, TARGET_VAL(ISD::FP16_TO_FP),// ->66770
/*66705*/     OPC_RecordChild0, // #0 = $a
/*66706*/     OPC_CheckChild0Type, MVT::i32,
/*66708*/     OPC_SwitchType /*2 cases */, 28, MVT::f32,// ->66739
/*66711*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*66714*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*66723*/       OPC_EmitInteger, MVT::i32, 14, 
/*66726*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66729*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f32 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*66739*/     /*SwitchType*/ 28, MVT::f64,// ->66769
/*66741*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*66744*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*66753*/       OPC_EmitInteger, MVT::i32, 14, 
/*66756*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66759*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f64 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*66769*/     0, // EndSwitchType
/*66770*/   /*SwitchOpcode*/ 109, TARGET_VAL(ARMISD::FMAX),// ->66882
/*66773*/     OPC_RecordChild0, // #0 = $a
/*66774*/     OPC_RecordChild1, // #1 = $b
/*66775*/     OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66777*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*66784*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66787*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*66796*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66799*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*66809*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*66816*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66819*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*66828*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66831*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*66841*/     OPC_EmitInteger, MVT::i32, 14, 
/*66844*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66847*/     OPC_EmitNode, TARGET_VAL(ARM::VMAXfd), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*66858*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66861*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*66870*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66873*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
              // Src: (NEONfmax:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66882*/   /*SwitchOpcode*/ 109, TARGET_VAL(ARMISD::FMIN),// ->66994
/*66885*/     OPC_RecordChild0, // #0 = $a
/*66886*/     OPC_RecordChild1, // #1 = $b
/*66887*/     OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66889*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*66896*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66899*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*66908*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66911*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*66921*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*66928*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66931*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*66940*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66943*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*66953*/     OPC_EmitInteger, MVT::i32, 14, 
/*66956*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66959*/     OPC_EmitNode, TARGET_VAL(ARM::VMINfd), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*66970*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66973*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*66982*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66985*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
              // Src: (NEONfmin:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66994*/   /*SwitchOpcode*/ 78|128,1/*206*/, TARGET_VAL(ARMISD::VMOVIMM),// ->67204
/*66998*/     OPC_Scope, 32, /*->67032*/ // 2 children in Scope
/*67000*/       OPC_MoveChild, 0,
/*67002*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*67005*/       OPC_MoveParent,
/*67006*/       OPC_CheckPredicate, 109, // Predicate_NEONimmAllZerosV
/*67008*/       OPC_SwitchType /*2 cases */, 9, MVT::v2i32,// ->67020
/*67011*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasZeroCycleZeroing())
/*67013*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVD0), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVD0:v2i32)
/*67020*/       /*SwitchType*/ 9, MVT::v4i32,// ->67031
/*67022*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasZeroCycleZeroing())
/*67024*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVQ0), 0,
                      1/*#VTs*/, MVT::v4i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVQ0:v4i32)
/*67031*/       0, // EndSwitchType
/*67032*/     /*Scope*/ 41|128,1/*169*/, /*->67203*/
/*67034*/       OPC_RecordChild0, // #0 = $SIMM
/*67035*/       OPC_MoveChild, 0,
/*67037*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*67040*/       OPC_MoveParent,
/*67041*/       OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->67062
/*67044*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67046*/         OPC_EmitInteger, MVT::i32, 14, 
/*67049*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67052*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
/*67062*/       /*SwitchType*/ 18, MVT::v16i8,// ->67082
/*67064*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67066*/         OPC_EmitInteger, MVT::i32, 14, 
/*67069*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67072*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
/*67082*/       /*SwitchType*/ 18, MVT::v4i16,// ->67102
/*67084*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67086*/         OPC_EmitInteger, MVT::i32, 14, 
/*67089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67092*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
/*67102*/       /*SwitchType*/ 18, MVT::v8i16,// ->67122
/*67104*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67106*/         OPC_EmitInteger, MVT::i32, 14, 
/*67109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67112*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
/*67122*/       /*SwitchType*/ 18, MVT::v2i32,// ->67142
/*67124*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67126*/         OPC_EmitInteger, MVT::i32, 14, 
/*67129*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67132*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
/*67142*/       /*SwitchType*/ 18, MVT::v4i32,// ->67162
/*67144*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67146*/         OPC_EmitInteger, MVT::i32, 14, 
/*67149*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67152*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
/*67162*/       /*SwitchType*/ 18, MVT::v1i64,// ->67182
/*67164*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67166*/         OPC_EmitInteger, MVT::i32, 14, 
/*67169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67172*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
/*67182*/       /*SwitchType*/ 18, MVT::v2i64,// ->67202
/*67184*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67186*/         OPC_EmitInteger, MVT::i32, 14, 
/*67189*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67192*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
/*67202*/       0, // EndSwitchType
/*67203*/     0, /*End of Scope*/
/*67204*/   /*SwitchOpcode*/ 79|128,5/*719*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->67927
/*67208*/     OPC_RecordChild0, // #0 = $src
/*67209*/     OPC_Scope, 11|128,2/*267*/, /*->67479*/ // 4 children in Scope
/*67212*/       OPC_MoveChild, 1,
/*67214*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*67217*/       OPC_RecordMemRef,
/*67218*/       OPC_RecordNode, // #1 = 'ld' chained node
/*67219*/       OPC_CheckFoldableChainNode,
/*67220*/       OPC_RecordChild1, // #2 = $Rn
/*67221*/       OPC_CheckChild1Type, MVT::i32,
/*67223*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*67225*/       OPC_CheckType, MVT::i32,
/*67227*/       OPC_Scope, 84, /*->67313*/ // 4 children in Scope
/*67229*/         OPC_CheckPredicate, 32, // Predicate_extload
/*67231*/         OPC_Scope, 39, /*->67272*/ // 2 children in Scope
/*67233*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*67235*/           OPC_MoveParent,
/*67236*/           OPC_RecordChild2, // #3 = $lane
/*67237*/           OPC_MoveChild, 2,
/*67239*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67242*/           OPC_MoveParent,
/*67243*/           OPC_CheckType, MVT::v8i8,
/*67245*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67247*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*67250*/           OPC_EmitMergeInputChains1_1,
/*67251*/           OPC_EmitConvertToTarget, 3,
/*67253*/           OPC_EmitInteger, MVT::i32, 14, 
/*67256*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67259*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*67272*/         /*Scope*/ 39, /*->67312*/
/*67273*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*67275*/           OPC_MoveParent,
/*67276*/           OPC_RecordChild2, // #3 = $lane
/*67277*/           OPC_MoveChild, 2,
/*67279*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67282*/           OPC_MoveParent,
/*67283*/           OPC_CheckType, MVT::v4i16,
/*67285*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67287*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*67290*/           OPC_EmitMergeInputChains1_1,
/*67291*/           OPC_EmitConvertToTarget, 3,
/*67293*/           OPC_EmitInteger, MVT::i32, 14, 
/*67296*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67299*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*67312*/         0, /*End of Scope*/
/*67313*/       /*Scope*/ 39, /*->67353*/
/*67314*/         OPC_CheckPredicate, 60, // Predicate_load
/*67316*/         OPC_MoveParent,
/*67317*/         OPC_RecordChild2, // #3 = $lane
/*67318*/         OPC_MoveChild, 2,
/*67320*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67323*/         OPC_MoveParent,
/*67324*/         OPC_CheckType, MVT::v2i32,
/*67326*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67328*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*67331*/         OPC_EmitMergeInputChains1_1,
/*67332*/         OPC_EmitConvertToTarget, 3,
/*67334*/         OPC_EmitInteger, MVT::i32, 14, 
/*67337*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67340*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*67353*/       /*Scope*/ 84, /*->67438*/
/*67354*/         OPC_CheckPredicate, 32, // Predicate_extload
/*67356*/         OPC_Scope, 39, /*->67397*/ // 2 children in Scope
/*67358*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*67360*/           OPC_MoveParent,
/*67361*/           OPC_RecordChild2, // #3 = $lane
/*67362*/           OPC_MoveChild, 2,
/*67364*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67367*/           OPC_MoveParent,
/*67368*/           OPC_CheckType, MVT::v16i8,
/*67370*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67372*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*67375*/           OPC_EmitMergeInputChains1_1,
/*67376*/           OPC_EmitConvertToTarget, 3,
/*67378*/           OPC_EmitInteger, MVT::i32, 14, 
/*67381*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67384*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*67397*/         /*Scope*/ 39, /*->67437*/
/*67398*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*67400*/           OPC_MoveParent,
/*67401*/           OPC_RecordChild2, // #3 = $lane
/*67402*/           OPC_MoveChild, 2,
/*67404*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67407*/           OPC_MoveParent,
/*67408*/           OPC_CheckType, MVT::v8i16,
/*67410*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67412*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*67415*/           OPC_EmitMergeInputChains1_1,
/*67416*/           OPC_EmitConvertToTarget, 3,
/*67418*/           OPC_EmitInteger, MVT::i32, 14, 
/*67421*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67424*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*67437*/         0, /*End of Scope*/
/*67438*/       /*Scope*/ 39, /*->67478*/
/*67439*/         OPC_CheckPredicate, 60, // Predicate_load
/*67441*/         OPC_MoveParent,
/*67442*/         OPC_RecordChild2, // #3 = $lane
/*67443*/         OPC_MoveChild, 2,
/*67445*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67448*/         OPC_MoveParent,
/*67449*/         OPC_CheckType, MVT::v4i32,
/*67451*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67453*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*67456*/         OPC_EmitMergeInputChains1_1,
/*67457*/         OPC_EmitConvertToTarget, 3,
/*67459*/         OPC_EmitInteger, MVT::i32, 14, 
/*67462*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67465*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*67478*/       0, /*End of Scope*/
/*67479*/     /*Scope*/ 21|128,2/*277*/, /*->67758*/
/*67481*/       OPC_RecordChild1, // #1 = $R
/*67482*/       OPC_Scope, 59, /*->67543*/ // 4 children in Scope
/*67484*/         OPC_CheckChild1Type, MVT::i32,
/*67486*/         OPC_RecordChild2, // #2 = $lane
/*67487*/         OPC_MoveChild, 2,
/*67489*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67492*/         OPC_MoveParent,
/*67493*/         OPC_SwitchType /*2 cases */, 22, MVT::v8i8,// ->67518
/*67496*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67498*/           OPC_EmitConvertToTarget, 2,
/*67500*/           OPC_EmitInteger, MVT::i32, 14, 
/*67503*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67506*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
/*67518*/         /*SwitchType*/ 22, MVT::v4i16,// ->67542
/*67520*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67522*/           OPC_EmitConvertToTarget, 2,
/*67524*/           OPC_EmitInteger, MVT::i32, 14, 
/*67527*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67530*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
/*67542*/         0, // EndSwitchType
/*67543*/       /*Scope*/ 31, /*->67575*/
/*67544*/         OPC_RecordChild2, // #2 = $lane
/*67545*/         OPC_MoveChild, 2,
/*67547*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67550*/         OPC_MoveParent,
/*67551*/         OPC_CheckType, MVT::v2i32,
/*67553*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*67555*/         OPC_EmitConvertToTarget, 2,
/*67557*/         OPC_EmitInteger, MVT::i32, 14, 
/*67560*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67563*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*67575*/       /*Scope*/ 119, /*->67695*/
/*67576*/         OPC_CheckChild1Type, MVT::i32,
/*67578*/         OPC_RecordChild2, // #2 = $lane
/*67579*/         OPC_MoveChild, 2,
/*67581*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67584*/         OPC_MoveParent,
/*67585*/         OPC_SwitchType /*2 cases */, 52, MVT::v16i8,// ->67640
/*67588*/           OPC_EmitConvertToTarget, 2,
/*67590*/           OPC_EmitNodeXForm, 13, 3, // DSubReg_i8_reg
/*67593*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5
/*67602*/           OPC_EmitConvertToTarget, 2,
/*67604*/           OPC_EmitNodeXForm, 14, 6, // SubReg_i8_lane
/*67607*/           OPC_EmitInteger, MVT::i32, 14, 
/*67610*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67613*/           OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*67625*/           OPC_EmitConvertToTarget, 2,
/*67627*/           OPC_EmitNodeXForm, 13, 11, // DSubReg_i8_reg
/*67630*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
/*67640*/         /*SwitchType*/ 52, MVT::v8i16,// ->67694
/*67642*/           OPC_EmitConvertToTarget, 2,
/*67644*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*67647*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*67656*/           OPC_EmitConvertToTarget, 2,
/*67658*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*67661*/           OPC_EmitInteger, MVT::i32, 14, 
/*67664*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67667*/           OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*67679*/           OPC_EmitConvertToTarget, 2,
/*67681*/           OPC_EmitNodeXForm, 3, 11, // DSubReg_i16_reg
/*67684*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
/*67694*/         0, // EndSwitchType
/*67695*/       /*Scope*/ 61, /*->67757*/
/*67696*/         OPC_RecordChild2, // #2 = $lane
/*67697*/         OPC_MoveChild, 2,
/*67699*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67702*/         OPC_MoveParent,
/*67703*/         OPC_CheckType, MVT::v4i32,
/*67705*/         OPC_EmitConvertToTarget, 2,
/*67707*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*67710*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*67719*/         OPC_EmitConvertToTarget, 2,
/*67721*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*67724*/         OPC_EmitInteger, MVT::i32, 14, 
/*67727*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67730*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*67742*/         OPC_EmitConvertToTarget, 2,
/*67744*/         OPC_EmitNodeXForm, 5, 11, // DSubReg_i32_reg
/*67747*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
/*67757*/       0, /*End of Scope*/
/*67758*/     /*Scope*/ 81, /*->67840*/
/*67759*/       OPC_MoveChild, 1,
/*67761*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*67764*/       OPC_RecordMemRef,
/*67765*/       OPC_RecordNode, // #1 = 'ld' chained node
/*67766*/       OPC_CheckFoldableChainNode,
/*67767*/       OPC_RecordChild1, // #2 = $addr
/*67768*/       OPC_CheckChild1Type, MVT::i32,
/*67770*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*67772*/       OPC_CheckPredicate, 60, // Predicate_load
/*67774*/       OPC_CheckType, MVT::f32,
/*67776*/       OPC_MoveParent,
/*67777*/       OPC_RecordChild2, // #3 = $lane
/*67778*/       OPC_MoveChild, 2,
/*67780*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67783*/       OPC_MoveParent,
/*67784*/       OPC_SwitchType /*2 cases */, 25, MVT::v2f32,// ->67812
/*67787*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*67790*/         OPC_EmitMergeInputChains1_1,
/*67791*/         OPC_EmitConvertToTarget, 3,
/*67793*/         OPC_EmitInteger, MVT::i32, 14, 
/*67796*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67799*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*67812*/       /*SwitchType*/ 25, MVT::v4f32,// ->67839
/*67814*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*67817*/         OPC_EmitMergeInputChains1_1,
/*67818*/         OPC_EmitConvertToTarget, 3,
/*67820*/         OPC_EmitInteger, MVT::i32, 14, 
/*67823*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67826*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*67839*/       0, // EndSwitchType
/*67840*/     /*Scope*/ 85, /*->67926*/
/*67841*/       OPC_RecordChild1, // #1 = $src2
/*67842*/       OPC_RecordChild2, // #2 = $src3
/*67843*/       OPC_MoveChild, 2,
/*67845*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67848*/       OPC_MoveParent,
/*67849*/       OPC_SwitchType /*3 cases */, 15, MVT::v2f64,// ->67867
/*67852*/         OPC_EmitConvertToTarget, 2,
/*67854*/         OPC_EmitNodeXForm, 16, 3, // DSubReg_f64_reg
/*67857*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
/*67867*/       /*SwitchType*/ 27, MVT::v2f32,// ->67896
/*67869*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67872*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*67881*/         OPC_EmitConvertToTarget, 2,
/*67883*/         OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*67886*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*67896*/       /*SwitchType*/ 27, MVT::v4f32,// ->67925
/*67898*/         OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*67901*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*67910*/         OPC_EmitConvertToTarget, 2,
/*67912*/         OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*67915*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*67925*/       0, // EndSwitchType
/*67926*/     0, /*End of Scope*/
/*67927*/   /*SwitchOpcode*/ 73|128,4/*585*/, TARGET_VAL(ARMISD::VDUP),// ->68516
/*67931*/     OPC_Scope, 72|128,1/*200*/, /*->68134*/ // 4 children in Scope
/*67934*/       OPC_MoveChild, 0,
/*67936*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*67939*/       OPC_RecordMemRef,
/*67940*/       OPC_RecordNode, // #0 = 'ld' chained node
/*67941*/       OPC_RecordChild1, // #1 = $Rn
/*67942*/       OPC_CheckChild1Type, MVT::i32,
/*67944*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*67946*/       OPC_CheckType, MVT::i32,
/*67948*/       OPC_Scope, 62, /*->68012*/ // 4 children in Scope
/*67950*/         OPC_CheckPredicate, 32, // Predicate_extload
/*67952*/         OPC_Scope, 28, /*->67982*/ // 2 children in Scope
/*67954*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*67956*/           OPC_MoveParent,
/*67957*/           OPC_CheckType, MVT::v8i8,
/*67959*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67961*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*67964*/           OPC_EmitMergeInputChains1_0,
/*67965*/           OPC_EmitInteger, MVT::i32, 14, 
/*67968*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67971*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPd8:v8i8 addrmode6dupalignNone:i32:$Rn)
/*67982*/         /*Scope*/ 28, /*->68011*/
/*67983*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*67985*/           OPC_MoveParent,
/*67986*/           OPC_CheckType, MVT::v4i16,
/*67988*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67990*/           OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*67993*/           OPC_EmitMergeInputChains1_0,
/*67994*/           OPC_EmitInteger, MVT::i32, 14, 
/*67997*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68000*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPd16:v4i16 addrmode6dupalign16:i32:$Rn)
/*68011*/         0, /*End of Scope*/
/*68012*/       /*Scope*/ 28, /*->68041*/
/*68013*/         OPC_CheckPredicate, 60, // Predicate_load
/*68015*/         OPC_MoveParent,
/*68016*/         OPC_CheckType, MVT::v2i32,
/*68018*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68020*/         OPC_CheckComplexPat, /*CP*/34, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*68023*/         OPC_EmitMergeInputChains1_0,
/*68024*/         OPC_EmitInteger, MVT::i32, 14, 
/*68027*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68030*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2i32 addrmode6dupalign32:i32:$Rn)
/*68041*/       /*Scope*/ 62, /*->68104*/
/*68042*/         OPC_CheckPredicate, 32, // Predicate_extload
/*68044*/         OPC_Scope, 28, /*->68074*/ // 2 children in Scope
/*68046*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*68048*/           OPC_MoveParent,
/*68049*/           OPC_CheckType, MVT::v16i8,
/*68051*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68053*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*68056*/           OPC_EmitMergeInputChains1_0,
/*68057*/           OPC_EmitInteger, MVT::i32, 14, 
/*68060*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68063*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPq8:v16i8 addrmode6dupalignNone:i32:$Rn)
/*68074*/         /*Scope*/ 28, /*->68103*/
/*68075*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*68077*/           OPC_MoveParent,
/*68078*/           OPC_CheckType, MVT::v8i16,
/*68080*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68082*/           OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*68085*/           OPC_EmitMergeInputChains1_0,
/*68086*/           OPC_EmitInteger, MVT::i32, 14, 
/*68089*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68092*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPq16:v8i16 addrmode6dupalign16:i32:$Rn)
/*68103*/         0, /*End of Scope*/
/*68104*/       /*Scope*/ 28, /*->68133*/
/*68105*/         OPC_CheckPredicate, 60, // Predicate_load
/*68107*/         OPC_MoveParent,
/*68108*/         OPC_CheckType, MVT::v4i32,
/*68110*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68112*/         OPC_CheckComplexPat, /*CP*/34, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*68115*/         OPC_EmitMergeInputChains1_0,
/*68116*/         OPC_EmitInteger, MVT::i32, 14, 
/*68119*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68122*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPq32:v4i32 addrmode6dupalign32:i32:$Rn)
/*68133*/       0, /*End of Scope*/
/*68134*/     /*Scope*/ 20|128,1/*148*/, /*->68284*/
/*68136*/       OPC_RecordChild0, // #0 = $R
/*68137*/       OPC_CheckChild0Type, MVT::i32,
/*68139*/       OPC_SwitchType /*6 cases */, 18, MVT::v8i8,// ->68160
/*68142*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68144*/         OPC_EmitInteger, MVT::i32, 14, 
/*68147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68150*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8d), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8d:v8i8 GPR:i32:$R)
/*68160*/       /*SwitchType*/ 18, MVT::v4i16,// ->68180
/*68162*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68164*/         OPC_EmitInteger, MVT::i32, 14, 
/*68167*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68170*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16d), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16d:v4i16 GPR:i32:$R)
/*68180*/       /*SwitchType*/ 41, MVT::v2i32,// ->68223
/*68182*/         OPC_Scope, 18, /*->68202*/ // 2 children in Scope
/*68184*/           OPC_CheckPatternPredicate, 54, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*68186*/           OPC_EmitInteger, MVT::i32, 14, 
/*68189*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68192*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VDUP32d:v2i32 GPR:i32:$R)
/*68202*/         /*Scope*/ 19, /*->68222*/
/*68203*/           OPC_CheckPatternPredicate, 53, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*68205*/           OPC_EmitInteger, MVT::i32, 14, 
/*68208*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68211*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VMOVDRR:v2i32 GPR:i32:$R, GPR:i32:$R)
/*68222*/         0, /*End of Scope*/
/*68223*/       /*SwitchType*/ 18, MVT::v16i8,// ->68243
/*68225*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68227*/         OPC_EmitInteger, MVT::i32, 14, 
/*68230*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68233*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8q), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8q:v16i8 GPR:i32:$R)
/*68243*/       /*SwitchType*/ 18, MVT::v8i16,// ->68263
/*68245*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68247*/         OPC_EmitInteger, MVT::i32, 14, 
/*68250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68253*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16q), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16q:v8i16 GPR:i32:$R)
/*68263*/       /*SwitchType*/ 18, MVT::v4i32,// ->68283
/*68265*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68267*/         OPC_EmitInteger, MVT::i32, 14, 
/*68270*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68273*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32q:v4i32 GPR:i32:$R)
/*68283*/       0, // EndSwitchType
/*68284*/     /*Scope*/ 11|128,1/*139*/, /*->68425*/
/*68286*/       OPC_MoveChild, 0,
/*68288*/       OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ISD::LOAD),// ->68352
/*68292*/         OPC_RecordMemRef,
/*68293*/         OPC_RecordNode, // #0 = 'ld' chained node
/*68294*/         OPC_RecordChild1, // #1 = $addr
/*68295*/         OPC_CheckChild1Type, MVT::i32,
/*68297*/         OPC_CheckPredicate, 31, // Predicate_unindexedload
/*68299*/         OPC_CheckPredicate, 60, // Predicate_load
/*68301*/         OPC_CheckType, MVT::f32,
/*68303*/         OPC_MoveParent,
/*68304*/         OPC_SwitchType /*2 cases */, 21, MVT::v2f32,// ->68328
/*68307*/           OPC_CheckComplexPat, /*CP*/35, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*68310*/           OPC_EmitMergeInputChains1_0,
/*68311*/           OPC_EmitInteger, MVT::i32, 14, 
/*68314*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68317*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
/*68328*/         /*SwitchType*/ 21, MVT::v4f32,// ->68351
/*68330*/           OPC_CheckComplexPat, /*CP*/35, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*68333*/           OPC_EmitMergeInputChains1_0,
/*68334*/           OPC_EmitInteger, MVT::i32, 14, 
/*68337*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68340*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
/*68351*/         0, // EndSwitchType
/*68352*/       /*SwitchOpcode*/ 69, TARGET_VAL(ISD::BITCAST),// ->68424
/*68355*/         OPC_RecordChild0, // #0 = $R
/*68356*/         OPC_CheckChild0Type, MVT::i32,
/*68358*/         OPC_CheckType, MVT::f32,
/*68360*/         OPC_MoveParent,
/*68361*/         OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->68405
/*68364*/           OPC_Scope, 18, /*->68384*/ // 2 children in Scope
/*68366*/             OPC_CheckPatternPredicate, 54, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*68368*/             OPC_EmitInteger, MVT::i32, 14, 
/*68371*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68374*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VDUP32d:v2f32 GPR:i32:$R)
/*68384*/           /*Scope*/ 19, /*->68404*/
/*68385*/             OPC_CheckPatternPredicate, 53, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*68387*/             OPC_EmitInteger, MVT::i32, 14, 
/*68390*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68393*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                          1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VMOVDRR:v2f32 GPR:i32:$R, GPR:i32:$R)
/*68404*/           0, /*End of Scope*/
/*68405*/         /*SwitchType*/ 16, MVT::v4f32,// ->68423
/*68407*/           OPC_EmitInteger, MVT::i32, 14, 
/*68410*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68413*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                        1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VDUP32q:v4f32 GPR:i32:$R)
/*68423*/         0, // EndSwitchType
/*68424*/       0, // EndSwitchOpcode
/*68425*/     /*Scope*/ 89, /*->68515*/
/*68426*/       OPC_RecordChild0, // #0 = $src
/*68427*/       OPC_CheckChild0Type, MVT::f32,
/*68429*/       OPC_SwitchType /*2 cases */, 40, MVT::v2f32,// ->68472
/*68432*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*68439*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68442*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*68452*/         OPC_EmitInteger, MVT::i32, 0, 
/*68455*/         OPC_EmitInteger, MVT::i32, 14, 
/*68458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68461*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32d:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*68472*/       /*SwitchType*/ 40, MVT::v4f32,// ->68514
/*68474*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*68481*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68484*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*68494*/         OPC_EmitInteger, MVT::i32, 0, 
/*68497*/         OPC_EmitInteger, MVT::i32, 14, 
/*68500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68503*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32q:v4f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*68514*/       0, // EndSwitchType
/*68515*/     0, /*End of Scope*/
/*68516*/   /*SwitchOpcode*/ 62|128,3/*446*/, TARGET_VAL(ISD::TRUNCATE),// ->68966
/*68520*/     OPC_Scope, 116|128,2/*372*/, /*->68895*/ // 2 children in Scope
/*68523*/       OPC_MoveChild, 0,
/*68525*/       OPC_SwitchOpcode /*2 cases */, 6|128,2/*262*/, TARGET_VAL(ARMISD::VSHRu),// ->68792
/*68530*/         OPC_Scope, 36|128,1/*164*/, /*->68697*/ // 2 children in Scope
/*68533*/           OPC_MoveChild, 0,
/*68535*/           OPC_SwitchOpcode /*2 cases */, 77, TARGET_VAL(ISD::ADD),// ->68616
/*68539*/             OPC_RecordChild0, // #0 = $Vn
/*68540*/             OPC_RecordChild1, // #1 = $Vm
/*68541*/             OPC_MoveParent,
/*68542*/             OPC_SwitchType /*3 cases */, 22, MVT::v8i16,// ->68567
/*68545*/               OPC_CheckChild1Integer, 8, 
/*68547*/               OPC_MoveParent,
/*68548*/               OPC_CheckType, MVT::v8i8,
/*68550*/               OPC_EmitInteger, MVT::i32, 14, 
/*68553*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68556*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv8i8), 0,
                            1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*68567*/             /*SwitchType*/ 22, MVT::v4i32,// ->68591
/*68569*/               OPC_CheckChild1Integer, 16, 
/*68571*/               OPC_MoveParent,
/*68572*/               OPC_CheckType, MVT::v4i16,
/*68574*/               OPC_EmitInteger, MVT::i32, 14, 
/*68577*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68580*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*68591*/             /*SwitchType*/ 22, MVT::v2i64,// ->68615
/*68593*/               OPC_CheckChild1Integer, 32, 
/*68595*/               OPC_MoveParent,
/*68596*/               OPC_CheckType, MVT::v2i32,
/*68598*/               OPC_EmitInteger, MVT::i32, 14, 
/*68601*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68604*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*68615*/             0, // EndSwitchType
/*68616*/           /*SwitchOpcode*/ 77, TARGET_VAL(ISD::SUB),// ->68696
/*68619*/             OPC_RecordChild0, // #0 = $Vn
/*68620*/             OPC_RecordChild1, // #1 = $Vm
/*68621*/             OPC_MoveParent,
/*68622*/             OPC_SwitchType /*3 cases */, 22, MVT::v8i16,// ->68647
/*68625*/               OPC_CheckChild1Integer, 8, 
/*68627*/               OPC_MoveParent,
/*68628*/               OPC_CheckType, MVT::v8i8,
/*68630*/               OPC_EmitInteger, MVT::i32, 14, 
/*68633*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68636*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                            1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*68647*/             /*SwitchType*/ 22, MVT::v4i32,// ->68671
/*68649*/               OPC_CheckChild1Integer, 16, 
/*68651*/               OPC_MoveParent,
/*68652*/               OPC_CheckType, MVT::v4i16,
/*68654*/               OPC_EmitInteger, MVT::i32, 14, 
/*68657*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68660*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*68671*/             /*SwitchType*/ 22, MVT::v2i64,// ->68695
/*68673*/               OPC_CheckChild1Integer, 32, 
/*68675*/               OPC_MoveParent,
/*68676*/               OPC_CheckType, MVT::v2i32,
/*68678*/               OPC_EmitInteger, MVT::i32, 14, 
/*68681*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68684*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*68695*/             0, // EndSwitchType
/*68696*/           0, // EndSwitchOpcode
/*68697*/         /*Scope*/ 93, /*->68791*/
/*68698*/           OPC_RecordChild0, // #0 = $Vn
/*68699*/           OPC_RecordChild1, // #1 = $amt
/*68700*/           OPC_MoveChild, 1,
/*68702*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68705*/           OPC_Scope, 27, /*->68734*/ // 3 children in Scope
/*68707*/             OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*68709*/             OPC_MoveParent,
/*68710*/             OPC_CheckType, MVT::v8i16,
/*68712*/             OPC_MoveParent,
/*68713*/             OPC_CheckType, MVT::v8i8,
/*68715*/             OPC_EmitConvertToTarget, 1,
/*68717*/             OPC_EmitInteger, MVT::i32, 14, 
/*68720*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68723*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v8i8 (NEONvshru:v8i16 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)
/*68734*/           /*Scope*/ 27, /*->68762*/
/*68735*/             OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*68737*/             OPC_MoveParent,
/*68738*/             OPC_CheckType, MVT::v4i32,
/*68740*/             OPC_MoveParent,
/*68741*/             OPC_CheckType, MVT::v4i16,
/*68743*/             OPC_EmitConvertToTarget, 1,
/*68745*/             OPC_EmitInteger, MVT::i32, 14, 
/*68748*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68751*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v4i16 (NEONvshru:v4i32 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)
/*68762*/           /*Scope*/ 27, /*->68790*/
/*68763*/             OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*68765*/             OPC_MoveParent,
/*68766*/             OPC_CheckType, MVT::v2i64,
/*68768*/             OPC_MoveParent,
/*68769*/             OPC_CheckType, MVT::v2i32,
/*68771*/             OPC_EmitConvertToTarget, 1,
/*68773*/             OPC_EmitInteger, MVT::i32, 14, 
/*68776*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68779*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v2i32 (NEONvshru:v2i64 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)
/*68790*/           0, /*End of Scope*/
/*68791*/         0, /*End of Scope*/
/*68792*/       /*SwitchOpcode*/ 99, TARGET_VAL(ARMISD::VSHRs),// ->68894
/*68795*/         OPC_RecordChild0, // #0 = $Vm
/*68796*/         OPC_RecordChild1, // #1 = $SIMM
/*68797*/         OPC_MoveChild, 1,
/*68799*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68802*/         OPC_Scope, 29, /*->68833*/ // 3 children in Scope
/*68804*/           OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*68806*/           OPC_MoveParent,
/*68807*/           OPC_CheckType, MVT::v8i16,
/*68809*/           OPC_MoveParent,
/*68810*/           OPC_CheckType, MVT::v8i8,
/*68812*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68814*/           OPC_EmitConvertToTarget, 1,
/*68816*/           OPC_EmitInteger, MVT::i32, 14, 
/*68819*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68822*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v8i8 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*68833*/         /*Scope*/ 29, /*->68863*/
/*68834*/           OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*68836*/           OPC_MoveParent,
/*68837*/           OPC_CheckType, MVT::v4i32,
/*68839*/           OPC_MoveParent,
/*68840*/           OPC_CheckType, MVT::v4i16,
/*68842*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68844*/           OPC_EmitConvertToTarget, 1,
/*68846*/           OPC_EmitInteger, MVT::i32, 14, 
/*68849*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68852*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v4i16 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*68863*/         /*Scope*/ 29, /*->68893*/
/*68864*/           OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*68866*/           OPC_MoveParent,
/*68867*/           OPC_CheckType, MVT::v2i64,
/*68869*/           OPC_MoveParent,
/*68870*/           OPC_CheckType, MVT::v2i32,
/*68872*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68874*/           OPC_EmitConvertToTarget, 1,
/*68876*/           OPC_EmitInteger, MVT::i32, 14, 
/*68879*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68882*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v2i32 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*68893*/         0, /*End of Scope*/
/*68894*/       0, // EndSwitchOpcode
/*68895*/     /*Scope*/ 69, /*->68965*/
/*68896*/       OPC_RecordChild0, // #0 = $Vm
/*68897*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->68920
/*68900*/         OPC_CheckChild0Type, MVT::v8i16,
/*68902*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68904*/         OPC_EmitInteger, MVT::i32, 14, 
/*68907*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68910*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
/*68920*/       /*SwitchType*/ 20, MVT::v4i16,// ->68942
/*68922*/         OPC_CheckChild0Type, MVT::v4i32,
/*68924*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68926*/         OPC_EmitInteger, MVT::i32, 14, 
/*68929*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68932*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
/*68942*/       /*SwitchType*/ 20, MVT::v2i32,// ->68964
/*68944*/         OPC_CheckChild0Type, MVT::v2i64,
/*68946*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68948*/         OPC_EmitInteger, MVT::i32, 14, 
/*68951*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68954*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
/*68964*/       0, // EndSwitchType
/*68965*/     0, /*End of Scope*/
/*68966*/   /*SwitchOpcode*/ 13|128,2/*269*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->69239
/*68970*/     OPC_Scope, 67|128,1/*195*/, /*->69168*/ // 2 children in Scope
/*68973*/       OPC_MoveChild, 0,
/*68975*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*68978*/       OPC_Scope, 93, /*->69073*/ // 2 children in Scope
/*68980*/         OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*68983*/         OPC_RecordChild1, // #0 = $Vn
/*68984*/         OPC_SwitchType /*3 cases */, 27, MVT::v8i8,// ->69014
/*68987*/           OPC_CheckChild1Type, MVT::v8i8,
/*68989*/           OPC_RecordChild2, // #1 = $Vm
/*68990*/           OPC_CheckChild2Type, MVT::v8i8,
/*68992*/           OPC_MoveParent,
/*68993*/           OPC_CheckType, MVT::v8i16,
/*68995*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68997*/           OPC_EmitInteger, MVT::i32, 14, 
/*69000*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69003*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 242:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*69014*/         /*SwitchType*/ 27, MVT::v4i16,// ->69043
/*69016*/           OPC_CheckChild1Type, MVT::v4i16,
/*69018*/           OPC_RecordChild2, // #1 = $Vm
/*69019*/           OPC_CheckChild2Type, MVT::v4i16,
/*69021*/           OPC_MoveParent,
/*69022*/           OPC_CheckType, MVT::v4i32,
/*69024*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69026*/           OPC_EmitInteger, MVT::i32, 14, 
/*69029*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69032*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 242:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*69043*/         /*SwitchType*/ 27, MVT::v2i32,// ->69072
/*69045*/           OPC_CheckChild1Type, MVT::v2i32,
/*69047*/           OPC_RecordChild2, // #1 = $Vm
/*69048*/           OPC_CheckChild2Type, MVT::v2i32,
/*69050*/           OPC_MoveParent,
/*69051*/           OPC_CheckType, MVT::v2i64,
/*69053*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69055*/           OPC_EmitInteger, MVT::i32, 14, 
/*69058*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69061*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*69072*/         0, // EndSwitchType
/*69073*/       /*Scope*/ 93, /*->69167*/
/*69074*/         OPC_CheckChild0Integer, 115|128,1/*243*/, 
/*69077*/         OPC_RecordChild1, // #0 = $Vn
/*69078*/         OPC_SwitchType /*3 cases */, 27, MVT::v8i8,// ->69108
/*69081*/           OPC_CheckChild1Type, MVT::v8i8,
/*69083*/           OPC_RecordChild2, // #1 = $Vm
/*69084*/           OPC_CheckChild2Type, MVT::v8i8,
/*69086*/           OPC_MoveParent,
/*69087*/           OPC_CheckType, MVT::v8i16,
/*69089*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69091*/           OPC_EmitInteger, MVT::i32, 14, 
/*69094*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69097*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 243:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*69108*/         /*SwitchType*/ 27, MVT::v4i16,// ->69137
/*69110*/           OPC_CheckChild1Type, MVT::v4i16,
/*69112*/           OPC_RecordChild2, // #1 = $Vm
/*69113*/           OPC_CheckChild2Type, MVT::v4i16,
/*69115*/           OPC_MoveParent,
/*69116*/           OPC_CheckType, MVT::v4i32,
/*69118*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69120*/           OPC_EmitInteger, MVT::i32, 14, 
/*69123*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69126*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 243:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*69137*/         /*SwitchType*/ 27, MVT::v2i32,// ->69166
/*69139*/           OPC_CheckChild1Type, MVT::v2i32,
/*69141*/           OPC_RecordChild2, // #1 = $Vm
/*69142*/           OPC_CheckChild2Type, MVT::v2i32,
/*69144*/           OPC_MoveParent,
/*69145*/           OPC_CheckType, MVT::v2i64,
/*69147*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69149*/           OPC_EmitInteger, MVT::i32, 14, 
/*69152*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69155*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 243:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*69166*/         0, // EndSwitchType
/*69167*/       0, /*End of Scope*/
/*69168*/     /*Scope*/ 69, /*->69238*/
/*69169*/       OPC_RecordChild0, // #0 = $Vm
/*69170*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i16,// ->69193
/*69173*/         OPC_CheckChild0Type, MVT::v8i8,
/*69175*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69177*/         OPC_EmitInteger, MVT::i32, 14, 
/*69180*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69183*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*69193*/       /*SwitchType*/ 20, MVT::v4i32,// ->69215
/*69195*/         OPC_CheckChild0Type, MVT::v4i16,
/*69197*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69199*/         OPC_EmitInteger, MVT::i32, 14, 
/*69202*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69205*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*69215*/       /*SwitchType*/ 20, MVT::v2i64,// ->69237
/*69217*/         OPC_CheckChild0Type, MVT::v2i32,
/*69219*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69221*/         OPC_EmitInteger, MVT::i32, 14, 
/*69224*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69227*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*69237*/       0, // EndSwitchType
/*69238*/     0, /*End of Scope*/
/*69239*/   /*SwitchOpcode*/ 90|128,4/*602*/, TARGET_VAL(ARMISD::VSHL),// ->69845
/*69243*/     OPC_Scope, 18|128,3/*402*/, /*->69648*/ // 2 children in Scope
/*69246*/       OPC_MoveChild, 0,
/*69248*/       OPC_SwitchOpcode /*2 cases */, 67|128,1/*195*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->69448
/*69253*/         OPC_RecordChild0, // #0 = $Rn
/*69254*/         OPC_Scope, 63, /*->69319*/ // 3 children in Scope
/*69256*/           OPC_CheckChild0Type, MVT::v8i8,
/*69258*/           OPC_MoveParent,
/*69259*/           OPC_Scope, 24, /*->69285*/ // 2 children in Scope
/*69261*/             OPC_CheckChild1Integer, 8, 
/*69263*/             OPC_CheckType, MVT::v8i16,
/*69265*/             OPC_EmitInteger, MVT::i32, 8, 
/*69268*/             OPC_EmitInteger, MVT::i32, 14, 
/*69271*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69274*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*69285*/           /*Scope*/ 32, /*->69318*/
/*69286*/             OPC_RecordChild1, // #1 = $SIMM
/*69287*/             OPC_MoveChild, 1,
/*69289*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69292*/             OPC_CheckPredicate, 122, // Predicate_imm1_7
/*69294*/             OPC_MoveParent,
/*69295*/             OPC_CheckType, MVT::v8i16,
/*69297*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69299*/             OPC_EmitConvertToTarget, 1,
/*69301*/             OPC_EmitInteger, MVT::i32, 14, 
/*69304*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69307*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*69318*/           0, /*End of Scope*/
/*69319*/         /*Scope*/ 63, /*->69383*/
/*69320*/           OPC_CheckChild0Type, MVT::v4i16,
/*69322*/           OPC_MoveParent,
/*69323*/           OPC_Scope, 24, /*->69349*/ // 2 children in Scope
/*69325*/             OPC_CheckChild1Integer, 16, 
/*69327*/             OPC_CheckType, MVT::v4i32,
/*69329*/             OPC_EmitInteger, MVT::i32, 16, 
/*69332*/             OPC_EmitInteger, MVT::i32, 14, 
/*69335*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69338*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*69349*/           /*Scope*/ 32, /*->69382*/
/*69350*/             OPC_RecordChild1, // #1 = $SIMM
/*69351*/             OPC_MoveChild, 1,
/*69353*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69356*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*69358*/             OPC_MoveParent,
/*69359*/             OPC_CheckType, MVT::v4i32,
/*69361*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69363*/             OPC_EmitConvertToTarget, 1,
/*69365*/             OPC_EmitInteger, MVT::i32, 14, 
/*69368*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69371*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*69382*/           0, /*End of Scope*/
/*69383*/         /*Scope*/ 63, /*->69447*/
/*69384*/           OPC_CheckChild0Type, MVT::v2i32,
/*69386*/           OPC_MoveParent,
/*69387*/           OPC_Scope, 24, /*->69413*/ // 2 children in Scope
/*69389*/             OPC_CheckChild1Integer, 32, 
/*69391*/             OPC_CheckType, MVT::v2i64,
/*69393*/             OPC_EmitInteger, MVT::i32, 32, 
/*69396*/             OPC_EmitInteger, MVT::i32, 14, 
/*69399*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69402*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*69413*/           /*Scope*/ 32, /*->69446*/
/*69414*/             OPC_RecordChild1, // #1 = $SIMM
/*69415*/             OPC_MoveChild, 1,
/*69417*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69420*/             OPC_CheckPredicate, 123, // Predicate_imm1_31
/*69422*/             OPC_MoveParent,
/*69423*/             OPC_CheckType, MVT::v2i64,
/*69425*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69427*/             OPC_EmitConvertToTarget, 1,
/*69429*/             OPC_EmitInteger, MVT::i32, 14, 
/*69432*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69435*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*69446*/           0, /*End of Scope*/
/*69447*/         0, /*End of Scope*/
/*69448*/       /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->69647
/*69452*/         OPC_RecordChild0, // #0 = $Rn
/*69453*/         OPC_Scope, 63, /*->69518*/ // 3 children in Scope
/*69455*/           OPC_CheckChild0Type, MVT::v8i8,
/*69457*/           OPC_MoveParent,
/*69458*/           OPC_Scope, 24, /*->69484*/ // 2 children in Scope
/*69460*/             OPC_CheckChild1Integer, 8, 
/*69462*/             OPC_CheckType, MVT::v8i16,
/*69464*/             OPC_EmitInteger, MVT::i32, 8, 
/*69467*/             OPC_EmitInteger, MVT::i32, 14, 
/*69470*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69473*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*69484*/           /*Scope*/ 32, /*->69517*/
/*69485*/             OPC_RecordChild1, // #1 = $SIMM
/*69486*/             OPC_MoveChild, 1,
/*69488*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69491*/             OPC_CheckPredicate, 122, // Predicate_imm1_7
/*69493*/             OPC_MoveParent,
/*69494*/             OPC_CheckType, MVT::v8i16,
/*69496*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69498*/             OPC_EmitConvertToTarget, 1,
/*69500*/             OPC_EmitInteger, MVT::i32, 14, 
/*69503*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69506*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*69517*/           0, /*End of Scope*/
/*69518*/         /*Scope*/ 63, /*->69582*/
/*69519*/           OPC_CheckChild0Type, MVT::v4i16,
/*69521*/           OPC_MoveParent,
/*69522*/           OPC_Scope, 24, /*->69548*/ // 2 children in Scope
/*69524*/             OPC_CheckChild1Integer, 16, 
/*69526*/             OPC_CheckType, MVT::v4i32,
/*69528*/             OPC_EmitInteger, MVT::i32, 16, 
/*69531*/             OPC_EmitInteger, MVT::i32, 14, 
/*69534*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69537*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*69548*/           /*Scope*/ 32, /*->69581*/
/*69549*/             OPC_RecordChild1, // #1 = $SIMM
/*69550*/             OPC_MoveChild, 1,
/*69552*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69555*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*69557*/             OPC_MoveParent,
/*69558*/             OPC_CheckType, MVT::v4i32,
/*69560*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69562*/             OPC_EmitConvertToTarget, 1,
/*69564*/             OPC_EmitInteger, MVT::i32, 14, 
/*69567*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69570*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*69581*/           0, /*End of Scope*/
/*69582*/         /*Scope*/ 63, /*->69646*/
/*69583*/           OPC_CheckChild0Type, MVT::v2i32,
/*69585*/           OPC_MoveParent,
/*69586*/           OPC_Scope, 24, /*->69612*/ // 2 children in Scope
/*69588*/             OPC_CheckChild1Integer, 32, 
/*69590*/             OPC_CheckType, MVT::v2i64,
/*69592*/             OPC_EmitInteger, MVT::i32, 32, 
/*69595*/             OPC_EmitInteger, MVT::i32, 14, 
/*69598*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69601*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*69612*/           /*Scope*/ 32, /*->69645*/
/*69613*/             OPC_RecordChild1, // #1 = $SIMM
/*69614*/             OPC_MoveChild, 1,
/*69616*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69619*/             OPC_CheckPredicate, 123, // Predicate_imm1_31
/*69621*/             OPC_MoveParent,
/*69622*/             OPC_CheckType, MVT::v2i64,
/*69624*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69626*/             OPC_EmitConvertToTarget, 1,
/*69628*/             OPC_EmitInteger, MVT::i32, 14, 
/*69631*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69634*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*69645*/           0, /*End of Scope*/
/*69646*/         0, /*End of Scope*/
/*69647*/       0, // EndSwitchOpcode
/*69648*/     /*Scope*/ 66|128,1/*194*/, /*->69844*/
/*69650*/       OPC_RecordChild0, // #0 = $Vm
/*69651*/       OPC_RecordChild1, // #1 = $SIMM
/*69652*/       OPC_MoveChild, 1,
/*69654*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69657*/       OPC_MoveParent,
/*69658*/       OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->69682
/*69661*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69663*/         OPC_EmitConvertToTarget, 1,
/*69665*/         OPC_EmitInteger, MVT::i32, 14, 
/*69668*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69671*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*69682*/       /*SwitchType*/ 21, MVT::v4i16,// ->69705
/*69684*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69686*/         OPC_EmitConvertToTarget, 1,
/*69688*/         OPC_EmitInteger, MVT::i32, 14, 
/*69691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69694*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*69705*/       /*SwitchType*/ 21, MVT::v2i32,// ->69728
/*69707*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69709*/         OPC_EmitConvertToTarget, 1,
/*69711*/         OPC_EmitInteger, MVT::i32, 14, 
/*69714*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69717*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*69728*/       /*SwitchType*/ 21, MVT::v1i64,// ->69751
/*69730*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69732*/         OPC_EmitConvertToTarget, 1,
/*69734*/         OPC_EmitInteger, MVT::i32, 14, 
/*69737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69740*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*69751*/       /*SwitchType*/ 21, MVT::v16i8,// ->69774
/*69753*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69755*/         OPC_EmitConvertToTarget, 1,
/*69757*/         OPC_EmitInteger, MVT::i32, 14, 
/*69760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69763*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*69774*/       /*SwitchType*/ 21, MVT::v8i16,// ->69797
/*69776*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69778*/         OPC_EmitConvertToTarget, 1,
/*69780*/         OPC_EmitInteger, MVT::i32, 14, 
/*69783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69786*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*69797*/       /*SwitchType*/ 21, MVT::v4i32,// ->69820
/*69799*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69801*/         OPC_EmitConvertToTarget, 1,
/*69803*/         OPC_EmitInteger, MVT::i32, 14, 
/*69806*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69809*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*69820*/       /*SwitchType*/ 21, MVT::v2i64,// ->69843
/*69822*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69824*/         OPC_EmitConvertToTarget, 1,
/*69826*/         OPC_EmitInteger, MVT::i32, 14, 
/*69829*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69832*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*69843*/       0, // EndSwitchType
/*69844*/     0, /*End of Scope*/
/*69845*/   /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ARMISD::VMULLs),// ->70015
/*69849*/     OPC_RecordChild0, // #0 = $Vn
/*69850*/     OPC_Scope, 68, /*->69920*/ // 3 children in Scope
/*69852*/       OPC_CheckChild0Type, MVT::v4i16,
/*69854*/       OPC_Scope, 40, /*->69896*/ // 2 children in Scope
/*69856*/         OPC_MoveChild, 1,
/*69858*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69861*/         OPC_RecordChild0, // #1 = $Vm
/*69862*/         OPC_CheckChild0Type, MVT::v4i16,
/*69864*/         OPC_RecordChild1, // #2 = $lane
/*69865*/         OPC_MoveChild, 1,
/*69867*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69870*/         OPC_MoveParent,
/*69871*/         OPC_MoveParent,
/*69872*/         OPC_CheckType, MVT::v4i32,
/*69874*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69876*/         OPC_EmitConvertToTarget, 2,
/*69878*/         OPC_EmitInteger, MVT::i32, 14, 
/*69881*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69884*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*69896*/       /*Scope*/ 22, /*->69919*/
/*69897*/         OPC_RecordChild1, // #1 = $Vm
/*69898*/         OPC_CheckType, MVT::v4i32,
/*69900*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69902*/         OPC_EmitInteger, MVT::i32, 14, 
/*69905*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69908*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*69919*/       0, /*End of Scope*/
/*69920*/     /*Scope*/ 68, /*->69989*/
/*69921*/       OPC_CheckChild0Type, MVT::v2i32,
/*69923*/       OPC_Scope, 40, /*->69965*/ // 2 children in Scope
/*69925*/         OPC_MoveChild, 1,
/*69927*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69930*/         OPC_RecordChild0, // #1 = $Vm
/*69931*/         OPC_CheckChild0Type, MVT::v2i32,
/*69933*/         OPC_RecordChild1, // #2 = $lane
/*69934*/         OPC_MoveChild, 1,
/*69936*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69939*/         OPC_MoveParent,
/*69940*/         OPC_MoveParent,
/*69941*/         OPC_CheckType, MVT::v2i64,
/*69943*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69945*/         OPC_EmitConvertToTarget, 2,
/*69947*/         OPC_EmitInteger, MVT::i32, 14, 
/*69950*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69953*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*69965*/       /*Scope*/ 22, /*->69988*/
/*69966*/         OPC_RecordChild1, // #1 = $Vm
/*69967*/         OPC_CheckType, MVT::v2i64,
/*69969*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69971*/         OPC_EmitInteger, MVT::i32, 14, 
/*69974*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69977*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*69988*/       0, /*End of Scope*/
/*69989*/     /*Scope*/ 24, /*->70014*/
/*69990*/       OPC_CheckChild0Type, MVT::v8i8,
/*69992*/       OPC_RecordChild1, // #1 = $Vm
/*69993*/       OPC_CheckType, MVT::v8i16,
/*69995*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69997*/       OPC_EmitInteger, MVT::i32, 14, 
/*70000*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70003*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*70014*/     0, /*End of Scope*/
/*70015*/   /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ARMISD::VMULLu),// ->70185
/*70019*/     OPC_RecordChild0, // #0 = $Vn
/*70020*/     OPC_Scope, 68, /*->70090*/ // 3 children in Scope
/*70022*/       OPC_CheckChild0Type, MVT::v4i16,
/*70024*/       OPC_Scope, 40, /*->70066*/ // 2 children in Scope
/*70026*/         OPC_MoveChild, 1,
/*70028*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*70031*/         OPC_RecordChild0, // #1 = $Vm
/*70032*/         OPC_CheckChild0Type, MVT::v4i16,
/*70034*/         OPC_RecordChild1, // #2 = $lane
/*70035*/         OPC_MoveChild, 1,
/*70037*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70040*/         OPC_MoveParent,
/*70041*/         OPC_MoveParent,
/*70042*/         OPC_CheckType, MVT::v4i32,
/*70044*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70046*/         OPC_EmitConvertToTarget, 2,
/*70048*/         OPC_EmitInteger, MVT::i32, 14, 
/*70051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70054*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*70066*/       /*Scope*/ 22, /*->70089*/
/*70067*/         OPC_RecordChild1, // #1 = $Vm
/*70068*/         OPC_CheckType, MVT::v4i32,
/*70070*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70072*/         OPC_EmitInteger, MVT::i32, 14, 
/*70075*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70078*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*70089*/       0, /*End of Scope*/
/*70090*/     /*Scope*/ 68, /*->70159*/
/*70091*/       OPC_CheckChild0Type, MVT::v2i32,
/*70093*/       OPC_Scope, 40, /*->70135*/ // 2 children in Scope
/*70095*/         OPC_MoveChild, 1,
/*70097*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*70100*/         OPC_RecordChild0, // #1 = $Vm
/*70101*/         OPC_CheckChild0Type, MVT::v2i32,
/*70103*/         OPC_RecordChild1, // #2 = $lane
/*70104*/         OPC_MoveChild, 1,
/*70106*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70109*/         OPC_MoveParent,
/*70110*/         OPC_MoveParent,
/*70111*/         OPC_CheckType, MVT::v2i64,
/*70113*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70115*/         OPC_EmitConvertToTarget, 2,
/*70117*/         OPC_EmitInteger, MVT::i32, 14, 
/*70120*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70123*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*70135*/       /*Scope*/ 22, /*->70158*/
/*70136*/         OPC_RecordChild1, // #1 = $Vm
/*70137*/         OPC_CheckType, MVT::v2i64,
/*70139*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70141*/         OPC_EmitInteger, MVT::i32, 14, 
/*70144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70147*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*70158*/       0, /*End of Scope*/
/*70159*/     /*Scope*/ 24, /*->70184*/
/*70160*/       OPC_CheckChild0Type, MVT::v8i8,
/*70162*/       OPC_RecordChild1, // #1 = $Vm
/*70163*/       OPC_CheckType, MVT::v8i16,
/*70165*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70167*/       OPC_EmitInteger, MVT::i32, 14, 
/*70170*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70173*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*70184*/     0, /*End of Scope*/
/*70185*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VRSHRN),// ->70296
/*70188*/     OPC_RecordChild0, // #0 = $Vm
/*70189*/     OPC_Scope, 34, /*->70225*/ // 3 children in Scope
/*70191*/       OPC_CheckChild0Type, MVT::v8i16,
/*70193*/       OPC_RecordChild1, // #1 = $SIMM
/*70194*/       OPC_MoveChild, 1,
/*70196*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70199*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*70201*/       OPC_MoveParent,
/*70202*/       OPC_CheckType, MVT::v8i8,
/*70204*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70206*/       OPC_EmitConvertToTarget, 1,
/*70208*/       OPC_EmitInteger, MVT::i32, 14, 
/*70211*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70214*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*70225*/     /*Scope*/ 34, /*->70260*/
/*70226*/       OPC_CheckChild0Type, MVT::v4i32,
/*70228*/       OPC_RecordChild1, // #1 = $SIMM
/*70229*/       OPC_MoveChild, 1,
/*70231*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70234*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*70236*/       OPC_MoveParent,
/*70237*/       OPC_CheckType, MVT::v4i16,
/*70239*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70241*/       OPC_EmitConvertToTarget, 1,
/*70243*/       OPC_EmitInteger, MVT::i32, 14, 
/*70246*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70249*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*70260*/     /*Scope*/ 34, /*->70295*/
/*70261*/       OPC_CheckChild0Type, MVT::v2i64,
/*70263*/       OPC_RecordChild1, // #1 = $SIMM
/*70264*/       OPC_MoveChild, 1,
/*70266*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70269*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*70271*/       OPC_MoveParent,
/*70272*/       OPC_CheckType, MVT::v2i32,
/*70274*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70276*/       OPC_EmitConvertToTarget, 1,
/*70278*/       OPC_EmitInteger, MVT::i32, 14, 
/*70281*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70284*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*70295*/     0, /*End of Scope*/
/*70296*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNs),// ->70407
/*70299*/     OPC_RecordChild0, // #0 = $Vm
/*70300*/     OPC_Scope, 34, /*->70336*/ // 3 children in Scope
/*70302*/       OPC_CheckChild0Type, MVT::v8i16,
/*70304*/       OPC_RecordChild1, // #1 = $SIMM
/*70305*/       OPC_MoveChild, 1,
/*70307*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70310*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*70312*/       OPC_MoveParent,
/*70313*/       OPC_CheckType, MVT::v8i8,
/*70315*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70317*/       OPC_EmitConvertToTarget, 1,
/*70319*/       OPC_EmitInteger, MVT::i32, 14, 
/*70322*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70325*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*70336*/     /*Scope*/ 34, /*->70371*/
/*70337*/       OPC_CheckChild0Type, MVT::v4i32,
/*70339*/       OPC_RecordChild1, // #1 = $SIMM
/*70340*/       OPC_MoveChild, 1,
/*70342*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70345*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*70347*/       OPC_MoveParent,
/*70348*/       OPC_CheckType, MVT::v4i16,
/*70350*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70352*/       OPC_EmitConvertToTarget, 1,
/*70354*/       OPC_EmitInteger, MVT::i32, 14, 
/*70357*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70360*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*70371*/     /*Scope*/ 34, /*->70406*/
/*70372*/       OPC_CheckChild0Type, MVT::v2i64,
/*70374*/       OPC_RecordChild1, // #1 = $SIMM
/*70375*/       OPC_MoveChild, 1,
/*70377*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70380*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*70382*/       OPC_MoveParent,
/*70383*/       OPC_CheckType, MVT::v2i32,
/*70385*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70387*/       OPC_EmitConvertToTarget, 1,
/*70389*/       OPC_EmitInteger, MVT::i32, 14, 
/*70392*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70395*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*70406*/     0, /*End of Scope*/
/*70407*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNu),// ->70518
/*70410*/     OPC_RecordChild0, // #0 = $Vm
/*70411*/     OPC_Scope, 34, /*->70447*/ // 3 children in Scope
/*70413*/       OPC_CheckChild0Type, MVT::v8i16,
/*70415*/       OPC_RecordChild1, // #1 = $SIMM
/*70416*/       OPC_MoveChild, 1,
/*70418*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70421*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*70423*/       OPC_MoveParent,
/*70424*/       OPC_CheckType, MVT::v8i8,
/*70426*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70428*/       OPC_EmitConvertToTarget, 1,
/*70430*/       OPC_EmitInteger, MVT::i32, 14, 
/*70433*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70436*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*70447*/     /*Scope*/ 34, /*->70482*/
/*70448*/       OPC_CheckChild0Type, MVT::v4i32,
/*70450*/       OPC_RecordChild1, // #1 = $SIMM
/*70451*/       OPC_MoveChild, 1,
/*70453*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70456*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*70458*/       OPC_MoveParent,
/*70459*/       OPC_CheckType, MVT::v4i16,
/*70461*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70463*/       OPC_EmitConvertToTarget, 1,
/*70465*/       OPC_EmitInteger, MVT::i32, 14, 
/*70468*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70471*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*70482*/     /*Scope*/ 34, /*->70517*/
/*70483*/       OPC_CheckChild0Type, MVT::v2i64,
/*70485*/       OPC_RecordChild1, // #1 = $SIMM
/*70486*/       OPC_MoveChild, 1,
/*70488*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70491*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*70493*/       OPC_MoveParent,
/*70494*/       OPC_CheckType, MVT::v2i32,
/*70496*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70498*/       OPC_EmitConvertToTarget, 1,
/*70500*/       OPC_EmitInteger, MVT::i32, 14, 
/*70503*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70506*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*70517*/     0, /*End of Scope*/
/*70518*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNsu),// ->70629
/*70521*/     OPC_RecordChild0, // #0 = $Vm
/*70522*/     OPC_Scope, 34, /*->70558*/ // 3 children in Scope
/*70524*/       OPC_CheckChild0Type, MVT::v8i16,
/*70526*/       OPC_RecordChild1, // #1 = $SIMM
/*70527*/       OPC_MoveChild, 1,
/*70529*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70532*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*70534*/       OPC_MoveParent,
/*70535*/       OPC_CheckType, MVT::v8i8,
/*70537*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70539*/       OPC_EmitConvertToTarget, 1,
/*70541*/       OPC_EmitInteger, MVT::i32, 14, 
/*70544*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70547*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*70558*/     /*Scope*/ 34, /*->70593*/
/*70559*/       OPC_CheckChild0Type, MVT::v4i32,
/*70561*/       OPC_RecordChild1, // #1 = $SIMM
/*70562*/       OPC_MoveChild, 1,
/*70564*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70567*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*70569*/       OPC_MoveParent,
/*70570*/       OPC_CheckType, MVT::v4i16,
/*70572*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70574*/       OPC_EmitConvertToTarget, 1,
/*70576*/       OPC_EmitInteger, MVT::i32, 14, 
/*70579*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70582*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*70593*/     /*Scope*/ 34, /*->70628*/
/*70594*/       OPC_CheckChild0Type, MVT::v2i64,
/*70596*/       OPC_RecordChild1, // #1 = $SIMM
/*70597*/       OPC_MoveChild, 1,
/*70599*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70602*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*70604*/       OPC_MoveParent,
/*70605*/       OPC_CheckType, MVT::v2i32,
/*70607*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70609*/       OPC_EmitConvertToTarget, 1,
/*70611*/       OPC_EmitInteger, MVT::i32, 14, 
/*70614*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70617*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*70628*/     0, /*End of Scope*/
/*70629*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNs),// ->70740
/*70632*/     OPC_RecordChild0, // #0 = $Vm
/*70633*/     OPC_Scope, 34, /*->70669*/ // 3 children in Scope
/*70635*/       OPC_CheckChild0Type, MVT::v8i16,
/*70637*/       OPC_RecordChild1, // #1 = $SIMM
/*70638*/       OPC_MoveChild, 1,
/*70640*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70643*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*70645*/       OPC_MoveParent,
/*70646*/       OPC_CheckType, MVT::v8i8,
/*70648*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70650*/       OPC_EmitConvertToTarget, 1,
/*70652*/       OPC_EmitInteger, MVT::i32, 14, 
/*70655*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70658*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*70669*/     /*Scope*/ 34, /*->70704*/
/*70670*/       OPC_CheckChild0Type, MVT::v4i32,
/*70672*/       OPC_RecordChild1, // #1 = $SIMM
/*70673*/       OPC_MoveChild, 1,
/*70675*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70678*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*70680*/       OPC_MoveParent,
/*70681*/       OPC_CheckType, MVT::v4i16,
/*70683*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70685*/       OPC_EmitConvertToTarget, 1,
/*70687*/       OPC_EmitInteger, MVT::i32, 14, 
/*70690*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70693*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*70704*/     /*Scope*/ 34, /*->70739*/
/*70705*/       OPC_CheckChild0Type, MVT::v2i64,
/*70707*/       OPC_RecordChild1, // #1 = $SIMM
/*70708*/       OPC_MoveChild, 1,
/*70710*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70713*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*70715*/       OPC_MoveParent,
/*70716*/       OPC_CheckType, MVT::v2i32,
/*70718*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70720*/       OPC_EmitConvertToTarget, 1,
/*70722*/       OPC_EmitInteger, MVT::i32, 14, 
/*70725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70728*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*70739*/     0, /*End of Scope*/
/*70740*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNu),// ->70851
/*70743*/     OPC_RecordChild0, // #0 = $Vm
/*70744*/     OPC_Scope, 34, /*->70780*/ // 3 children in Scope
/*70746*/       OPC_CheckChild0Type, MVT::v8i16,
/*70748*/       OPC_RecordChild1, // #1 = $SIMM
/*70749*/       OPC_MoveChild, 1,
/*70751*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70754*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*70756*/       OPC_MoveParent,
/*70757*/       OPC_CheckType, MVT::v8i8,
/*70759*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70761*/       OPC_EmitConvertToTarget, 1,
/*70763*/       OPC_EmitInteger, MVT::i32, 14, 
/*70766*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70769*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*70780*/     /*Scope*/ 34, /*->70815*/
/*70781*/       OPC_CheckChild0Type, MVT::v4i32,
/*70783*/       OPC_RecordChild1, // #1 = $SIMM
/*70784*/       OPC_MoveChild, 1,
/*70786*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70789*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*70791*/       OPC_MoveParent,
/*70792*/       OPC_CheckType, MVT::v4i16,
/*70794*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70796*/       OPC_EmitConvertToTarget, 1,
/*70798*/       OPC_EmitInteger, MVT::i32, 14, 
/*70801*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70804*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*70815*/     /*Scope*/ 34, /*->70850*/
/*70816*/       OPC_CheckChild0Type, MVT::v2i64,
/*70818*/       OPC_RecordChild1, // #1 = $SIMM
/*70819*/       OPC_MoveChild, 1,
/*70821*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70824*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*70826*/       OPC_MoveParent,
/*70827*/       OPC_CheckType, MVT::v2i32,
/*70829*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70831*/       OPC_EmitConvertToTarget, 1,
/*70833*/       OPC_EmitInteger, MVT::i32, 14, 
/*70836*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70839*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*70850*/     0, /*End of Scope*/
/*70851*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNsu),// ->70962
/*70854*/     OPC_RecordChild0, // #0 = $Vm
/*70855*/     OPC_Scope, 34, /*->70891*/ // 3 children in Scope
/*70857*/       OPC_CheckChild0Type, MVT::v8i16,
/*70859*/       OPC_RecordChild1, // #1 = $SIMM
/*70860*/       OPC_MoveChild, 1,
/*70862*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70865*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*70867*/       OPC_MoveParent,
/*70868*/       OPC_CheckType, MVT::v8i8,
/*70870*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70872*/       OPC_EmitConvertToTarget, 1,
/*70874*/       OPC_EmitInteger, MVT::i32, 14, 
/*70877*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70880*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*70891*/     /*Scope*/ 34, /*->70926*/
/*70892*/       OPC_CheckChild0Type, MVT::v4i32,
/*70894*/       OPC_RecordChild1, // #1 = $SIMM
/*70895*/       OPC_MoveChild, 1,
/*70897*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70900*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*70902*/       OPC_MoveParent,
/*70903*/       OPC_CheckType, MVT::v4i16,
/*70905*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70907*/       OPC_EmitConvertToTarget, 1,
/*70909*/       OPC_EmitInteger, MVT::i32, 14, 
/*70912*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70915*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*70926*/     /*Scope*/ 34, /*->70961*/
/*70927*/       OPC_CheckChild0Type, MVT::v2i64,
/*70929*/       OPC_RecordChild1, // #1 = $SIMM
/*70930*/       OPC_MoveChild, 1,
/*70932*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70935*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*70937*/       OPC_MoveParent,
/*70938*/       OPC_CheckType, MVT::v2i32,
/*70940*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70942*/       OPC_EmitConvertToTarget, 1,
/*70944*/       OPC_EmitInteger, MVT::i32, 14, 
/*70947*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70950*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*70961*/     0, /*End of Scope*/
/*70962*/   /*SwitchOpcode*/ 54|128,3/*438*/, TARGET_VAL(ARMISD::VDUPLANE),// ->71404
/*70966*/     OPC_RecordChild0, // #0 = $Vm
/*70967*/     OPC_Scope, 62, /*->71031*/ // 8 children in Scope
/*70969*/       OPC_CheckChild0Type, MVT::v8i8,
/*70971*/       OPC_RecordChild1, // #1 = $lane
/*70972*/       OPC_MoveChild, 1,
/*70974*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70977*/       OPC_Scope, 26, /*->71005*/ // 2 children in Scope
/*70979*/         OPC_CheckPredicate, 124, // Predicate_VectorIndex32
/*70981*/         OPC_MoveParent,
/*70982*/         OPC_CheckType, MVT::v16i8,
/*70984*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70986*/         OPC_EmitConvertToTarget, 1,
/*70988*/         OPC_EmitInteger, MVT::i32, 14, 
/*70991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70994*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*71005*/       /*Scope*/ 24, /*->71030*/
/*71006*/         OPC_MoveParent,
/*71007*/         OPC_CheckType, MVT::v8i8,
/*71009*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71011*/         OPC_EmitConvertToTarget, 1,
/*71013*/         OPC_EmitInteger, MVT::i32, 14, 
/*71016*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71019*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8d), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*71030*/       0, /*End of Scope*/
/*71031*/     /*Scope*/ 62, /*->71094*/
/*71032*/       OPC_CheckChild0Type, MVT::v4i16,
/*71034*/       OPC_RecordChild1, // #1 = $lane
/*71035*/       OPC_MoveChild, 1,
/*71037*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71040*/       OPC_Scope, 26, /*->71068*/ // 2 children in Scope
/*71042*/         OPC_CheckPredicate, 124, // Predicate_VectorIndex32
/*71044*/         OPC_MoveParent,
/*71045*/         OPC_CheckType, MVT::v8i16,
/*71047*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71049*/         OPC_EmitConvertToTarget, 1,
/*71051*/         OPC_EmitInteger, MVT::i32, 14, 
/*71054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71057*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*71068*/       /*Scope*/ 24, /*->71093*/
/*71069*/         OPC_MoveParent,
/*71070*/         OPC_CheckType, MVT::v4i16,
/*71072*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71074*/         OPC_EmitConvertToTarget, 1,
/*71076*/         OPC_EmitInteger, MVT::i32, 14, 
/*71079*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71082*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16d), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*71093*/       0, /*End of Scope*/
/*71094*/     /*Scope*/ 62, /*->71157*/
/*71095*/       OPC_CheckChild0Type, MVT::v2i32,
/*71097*/       OPC_RecordChild1, // #1 = $lane
/*71098*/       OPC_MoveChild, 1,
/*71100*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71103*/       OPC_Scope, 26, /*->71131*/ // 2 children in Scope
/*71105*/         OPC_CheckPredicate, 124, // Predicate_VectorIndex32
/*71107*/         OPC_MoveParent,
/*71108*/         OPC_CheckType, MVT::v4i32,
/*71110*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71112*/         OPC_EmitConvertToTarget, 1,
/*71114*/         OPC_EmitInteger, MVT::i32, 14, 
/*71117*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71120*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*71131*/       /*Scope*/ 24, /*->71156*/
/*71132*/         OPC_MoveParent,
/*71133*/         OPC_CheckType, MVT::v2i32,
/*71135*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71137*/         OPC_EmitConvertToTarget, 1,
/*71139*/         OPC_EmitInteger, MVT::i32, 14, 
/*71142*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71145*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*71156*/       0, /*End of Scope*/
/*71157*/     /*Scope*/ 47, /*->71205*/
/*71158*/       OPC_CheckChild0Type, MVT::v16i8,
/*71160*/       OPC_RecordChild1, // #1 = $lane
/*71161*/       OPC_MoveChild, 1,
/*71163*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71166*/       OPC_MoveParent,
/*71167*/       OPC_CheckType, MVT::v16i8,
/*71169*/       OPC_EmitConvertToTarget, 1,
/*71171*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*71174*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*71183*/       OPC_EmitConvertToTarget, 1,
/*71185*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*71188*/       OPC_EmitInteger, MVT::i32, 14, 
/*71191*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71194*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*71205*/     /*Scope*/ 47, /*->71253*/
/*71206*/       OPC_CheckChild0Type, MVT::v8i16,
/*71208*/       OPC_RecordChild1, // #1 = $lane
/*71209*/       OPC_MoveChild, 1,
/*71211*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71214*/       OPC_MoveParent,
/*71215*/       OPC_CheckType, MVT::v8i16,
/*71217*/       OPC_EmitConvertToTarget, 1,
/*71219*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*71222*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*71231*/       OPC_EmitConvertToTarget, 1,
/*71233*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*71236*/       OPC_EmitInteger, MVT::i32, 14, 
/*71239*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71242*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*71253*/     /*Scope*/ 47, /*->71301*/
/*71254*/       OPC_CheckChild0Type, MVT::v4i32,
/*71256*/       OPC_RecordChild1, // #1 = $lane
/*71257*/       OPC_MoveChild, 1,
/*71259*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71262*/       OPC_MoveParent,
/*71263*/       OPC_CheckType, MVT::v4i32,
/*71265*/       OPC_EmitConvertToTarget, 1,
/*71267*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*71270*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*71279*/       OPC_EmitConvertToTarget, 1,
/*71281*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*71284*/       OPC_EmitInteger, MVT::i32, 14, 
/*71287*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71290*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*71301*/     /*Scope*/ 53, /*->71355*/
/*71302*/       OPC_CheckChild0Type, MVT::v2f32,
/*71304*/       OPC_RecordChild1, // #1 = $lane
/*71305*/       OPC_MoveChild, 1,
/*71307*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71310*/       OPC_MoveParent,
/*71311*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->71333
/*71314*/         OPC_EmitConvertToTarget, 1,
/*71316*/         OPC_EmitInteger, MVT::i32, 14, 
/*71319*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71322*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*71333*/       /*SwitchType*/ 19, MVT::v4f32,// ->71354
/*71335*/         OPC_EmitConvertToTarget, 1,
/*71337*/         OPC_EmitInteger, MVT::i32, 14, 
/*71340*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71343*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*71354*/       0, // EndSwitchType
/*71355*/     /*Scope*/ 47, /*->71403*/
/*71356*/       OPC_CheckChild0Type, MVT::v4f32,
/*71358*/       OPC_RecordChild1, // #1 = $lane
/*71359*/       OPC_MoveChild, 1,
/*71361*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71364*/       OPC_MoveParent,
/*71365*/       OPC_CheckType, MVT::v4f32,
/*71367*/       OPC_EmitConvertToTarget, 1,
/*71369*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*71372*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*71381*/       OPC_EmitConvertToTarget, 1,
/*71383*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*71386*/       OPC_EmitInteger, MVT::i32, 14, 
/*71389*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71392*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*71403*/     0, /*End of Scope*/
/*71404*/   /*SwitchOpcode*/ 94, TARGET_VAL(ARMISD::VORRIMM),// ->71501
/*71407*/     OPC_RecordChild0, // #0 = $src
/*71408*/     OPC_RecordChild1, // #1 = $SIMM
/*71409*/     OPC_MoveChild, 1,
/*71411*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*71414*/     OPC_MoveParent,
/*71415*/     OPC_SwitchType /*4 cases */, 19, MVT::v4i16,// ->71437
/*71418*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71420*/       OPC_EmitInteger, MVT::i32, 14, 
/*71423*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71426*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*71437*/     /*SwitchType*/ 19, MVT::v2i32,// ->71458
/*71439*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71441*/       OPC_EmitInteger, MVT::i32, 14, 
/*71444*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71447*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*71458*/     /*SwitchType*/ 19, MVT::v8i16,// ->71479
/*71460*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71462*/       OPC_EmitInteger, MVT::i32, 14, 
/*71465*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71468*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*71479*/     /*SwitchType*/ 19, MVT::v4i32,// ->71500
/*71481*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71483*/       OPC_EmitInteger, MVT::i32, 14, 
/*71486*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71489*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*71500*/     0, // EndSwitchType
/*71501*/   /*SwitchOpcode*/ 94, TARGET_VAL(ARMISD::VBICIMM),// ->71598
/*71504*/     OPC_RecordChild0, // #0 = $src
/*71505*/     OPC_RecordChild1, // #1 = $SIMM
/*71506*/     OPC_MoveChild, 1,
/*71508*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*71511*/     OPC_MoveParent,
/*71512*/     OPC_SwitchType /*4 cases */, 19, MVT::v4i16,// ->71534
/*71515*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71517*/       OPC_EmitInteger, MVT::i32, 14, 
/*71520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71523*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*71534*/     /*SwitchType*/ 19, MVT::v2i32,// ->71555
/*71536*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71538*/       OPC_EmitInteger, MVT::i32, 14, 
/*71541*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71544*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*71555*/     /*SwitchType*/ 19, MVT::v8i16,// ->71576
/*71557*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71559*/       OPC_EmitInteger, MVT::i32, 14, 
/*71562*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71565*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*71576*/     /*SwitchType*/ 19, MVT::v4i32,// ->71597
/*71578*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71580*/       OPC_EmitInteger, MVT::i32, 14, 
/*71583*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71586*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*71597*/     0, // EndSwitchType
/*71598*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VMVNIMM),// ->71690
/*71601*/     OPC_RecordChild0, // #0 = $SIMM
/*71602*/     OPC_MoveChild, 0,
/*71604*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*71607*/     OPC_MoveParent,
/*71608*/     OPC_SwitchType /*4 cases */, 18, MVT::v4i16,// ->71629
/*71611*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71613*/       OPC_EmitInteger, MVT::i32, 14, 
/*71616*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71619*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
/*71629*/     /*SwitchType*/ 18, MVT::v8i16,// ->71649
/*71631*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71633*/       OPC_EmitInteger, MVT::i32, 14, 
/*71636*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71639*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
/*71649*/     /*SwitchType*/ 18, MVT::v2i32,// ->71669
/*71651*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71653*/       OPC_EmitInteger, MVT::i32, 14, 
/*71656*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71659*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
/*71669*/     /*SwitchType*/ 18, MVT::v4i32,// ->71689
/*71671*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71673*/       OPC_EmitInteger, MVT::i32, 14, 
/*71676*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71679*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
/*71689*/     0, // EndSwitchType
/*71690*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRs),// ->71888
/*71694*/     OPC_RecordChild0, // #0 = $Vm
/*71695*/     OPC_RecordChild1, // #1 = $SIMM
/*71696*/     OPC_MoveChild, 1,
/*71698*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71701*/     OPC_MoveParent,
/*71702*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->71726
/*71705*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71707*/       OPC_EmitConvertToTarget, 1,
/*71709*/       OPC_EmitInteger, MVT::i32, 14, 
/*71712*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71715*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*71726*/     /*SwitchType*/ 21, MVT::v4i16,// ->71749
/*71728*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71730*/       OPC_EmitConvertToTarget, 1,
/*71732*/       OPC_EmitInteger, MVT::i32, 14, 
/*71735*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71738*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*71749*/     /*SwitchType*/ 21, MVT::v2i32,// ->71772
/*71751*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71753*/       OPC_EmitConvertToTarget, 1,
/*71755*/       OPC_EmitInteger, MVT::i32, 14, 
/*71758*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71761*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*71772*/     /*SwitchType*/ 21, MVT::v1i64,// ->71795
/*71774*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71776*/       OPC_EmitConvertToTarget, 1,
/*71778*/       OPC_EmitInteger, MVT::i32, 14, 
/*71781*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71784*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*71795*/     /*SwitchType*/ 21, MVT::v16i8,// ->71818
/*71797*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71799*/       OPC_EmitConvertToTarget, 1,
/*71801*/       OPC_EmitInteger, MVT::i32, 14, 
/*71804*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71807*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*71818*/     /*SwitchType*/ 21, MVT::v8i16,// ->71841
/*71820*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71822*/       OPC_EmitConvertToTarget, 1,
/*71824*/       OPC_EmitInteger, MVT::i32, 14, 
/*71827*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71830*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*71841*/     /*SwitchType*/ 21, MVT::v4i32,// ->71864
/*71843*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71845*/       OPC_EmitConvertToTarget, 1,
/*71847*/       OPC_EmitInteger, MVT::i32, 14, 
/*71850*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71853*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*71864*/     /*SwitchType*/ 21, MVT::v2i64,// ->71887
/*71866*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71868*/       OPC_EmitConvertToTarget, 1,
/*71870*/       OPC_EmitInteger, MVT::i32, 14, 
/*71873*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71876*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*71887*/     0, // EndSwitchType
/*71888*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRu),// ->72086
/*71892*/     OPC_RecordChild0, // #0 = $Vm
/*71893*/     OPC_RecordChild1, // #1 = $SIMM
/*71894*/     OPC_MoveChild, 1,
/*71896*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71899*/     OPC_MoveParent,
/*71900*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->71924
/*71903*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71905*/       OPC_EmitConvertToTarget, 1,
/*71907*/       OPC_EmitInteger, MVT::i32, 14, 
/*71910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71913*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*71924*/     /*SwitchType*/ 21, MVT::v4i16,// ->71947
/*71926*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71928*/       OPC_EmitConvertToTarget, 1,
/*71930*/       OPC_EmitInteger, MVT::i32, 14, 
/*71933*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71936*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*71947*/     /*SwitchType*/ 21, MVT::v2i32,// ->71970
/*71949*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71951*/       OPC_EmitConvertToTarget, 1,
/*71953*/       OPC_EmitInteger, MVT::i32, 14, 
/*71956*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71959*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*71970*/     /*SwitchType*/ 21, MVT::v1i64,// ->71993
/*71972*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71974*/       OPC_EmitConvertToTarget, 1,
/*71976*/       OPC_EmitInteger, MVT::i32, 14, 
/*71979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71982*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*71993*/     /*SwitchType*/ 21, MVT::v16i8,// ->72016
/*71995*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71997*/       OPC_EmitConvertToTarget, 1,
/*71999*/       OPC_EmitInteger, MVT::i32, 14, 
/*72002*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72005*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*72016*/     /*SwitchType*/ 21, MVT::v8i16,// ->72039
/*72018*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72020*/       OPC_EmitConvertToTarget, 1,
/*72022*/       OPC_EmitInteger, MVT::i32, 14, 
/*72025*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72028*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72039*/     /*SwitchType*/ 21, MVT::v4i32,// ->72062
/*72041*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72043*/       OPC_EmitConvertToTarget, 1,
/*72045*/       OPC_EmitInteger, MVT::i32, 14, 
/*72048*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72051*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72062*/     /*SwitchType*/ 21, MVT::v2i64,// ->72085
/*72064*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72066*/       OPC_EmitConvertToTarget, 1,
/*72068*/       OPC_EmitInteger, MVT::i32, 14, 
/*72071*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72074*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72085*/     0, // EndSwitchType
/*72086*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRs),// ->72284
/*72090*/     OPC_RecordChild0, // #0 = $Vm
/*72091*/     OPC_RecordChild1, // #1 = $SIMM
/*72092*/     OPC_MoveChild, 1,
/*72094*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72097*/     OPC_MoveParent,
/*72098*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->72122
/*72101*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72103*/       OPC_EmitConvertToTarget, 1,
/*72105*/       OPC_EmitInteger, MVT::i32, 14, 
/*72108*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72111*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72122*/     /*SwitchType*/ 21, MVT::v4i16,// ->72145
/*72124*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72126*/       OPC_EmitConvertToTarget, 1,
/*72128*/       OPC_EmitInteger, MVT::i32, 14, 
/*72131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72134*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72145*/     /*SwitchType*/ 21, MVT::v2i32,// ->72168
/*72147*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72149*/       OPC_EmitConvertToTarget, 1,
/*72151*/       OPC_EmitInteger, MVT::i32, 14, 
/*72154*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72157*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72168*/     /*SwitchType*/ 21, MVT::v1i64,// ->72191
/*72170*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72172*/       OPC_EmitConvertToTarget, 1,
/*72174*/       OPC_EmitInteger, MVT::i32, 14, 
/*72177*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72180*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*72191*/     /*SwitchType*/ 21, MVT::v16i8,// ->72214
/*72193*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72195*/       OPC_EmitConvertToTarget, 1,
/*72197*/       OPC_EmitInteger, MVT::i32, 14, 
/*72200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72203*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*72214*/     /*SwitchType*/ 21, MVT::v8i16,// ->72237
/*72216*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72218*/       OPC_EmitConvertToTarget, 1,
/*72220*/       OPC_EmitInteger, MVT::i32, 14, 
/*72223*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72226*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72237*/     /*SwitchType*/ 21, MVT::v4i32,// ->72260
/*72239*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72241*/       OPC_EmitConvertToTarget, 1,
/*72243*/       OPC_EmitInteger, MVT::i32, 14, 
/*72246*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72249*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72260*/     /*SwitchType*/ 21, MVT::v2i64,// ->72283
/*72262*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72264*/       OPC_EmitConvertToTarget, 1,
/*72266*/       OPC_EmitInteger, MVT::i32, 14, 
/*72269*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72272*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72283*/     0, // EndSwitchType
/*72284*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRu),// ->72482
/*72288*/     OPC_RecordChild0, // #0 = $Vm
/*72289*/     OPC_RecordChild1, // #1 = $SIMM
/*72290*/     OPC_MoveChild, 1,
/*72292*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72295*/     OPC_MoveParent,
/*72296*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->72320
/*72299*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72301*/       OPC_EmitConvertToTarget, 1,
/*72303*/       OPC_EmitInteger, MVT::i32, 14, 
/*72306*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72309*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72320*/     /*SwitchType*/ 21, MVT::v4i16,// ->72343
/*72322*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72324*/       OPC_EmitConvertToTarget, 1,
/*72326*/       OPC_EmitInteger, MVT::i32, 14, 
/*72329*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72332*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72343*/     /*SwitchType*/ 21, MVT::v2i32,// ->72366
/*72345*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72347*/       OPC_EmitConvertToTarget, 1,
/*72349*/       OPC_EmitInteger, MVT::i32, 14, 
/*72352*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72355*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72366*/     /*SwitchType*/ 21, MVT::v1i64,// ->72389
/*72368*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72370*/       OPC_EmitConvertToTarget, 1,
/*72372*/       OPC_EmitInteger, MVT::i32, 14, 
/*72375*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72378*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*72389*/     /*SwitchType*/ 21, MVT::v16i8,// ->72412
/*72391*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72393*/       OPC_EmitConvertToTarget, 1,
/*72395*/       OPC_EmitInteger, MVT::i32, 14, 
/*72398*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72401*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*72412*/     /*SwitchType*/ 21, MVT::v8i16,// ->72435
/*72414*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72416*/       OPC_EmitConvertToTarget, 1,
/*72418*/       OPC_EmitInteger, MVT::i32, 14, 
/*72421*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72424*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72435*/     /*SwitchType*/ 21, MVT::v4i32,// ->72458
/*72437*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72439*/       OPC_EmitConvertToTarget, 1,
/*72441*/       OPC_EmitInteger, MVT::i32, 14, 
/*72444*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72447*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72458*/     /*SwitchType*/ 21, MVT::v2i64,// ->72481
/*72460*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72462*/       OPC_EmitConvertToTarget, 1,
/*72464*/       OPC_EmitInteger, MVT::i32, 14, 
/*72467*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72470*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72481*/     0, // EndSwitchType
/*72482*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLs),// ->72680
/*72486*/     OPC_RecordChild0, // #0 = $Vm
/*72487*/     OPC_RecordChild1, // #1 = $SIMM
/*72488*/     OPC_MoveChild, 1,
/*72490*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72493*/     OPC_MoveParent,
/*72494*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->72518
/*72497*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72499*/       OPC_EmitConvertToTarget, 1,
/*72501*/       OPC_EmitInteger, MVT::i32, 14, 
/*72504*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72507*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72518*/     /*SwitchType*/ 21, MVT::v4i16,// ->72541
/*72520*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72522*/       OPC_EmitConvertToTarget, 1,
/*72524*/       OPC_EmitInteger, MVT::i32, 14, 
/*72527*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72530*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72541*/     /*SwitchType*/ 21, MVT::v2i32,// ->72564
/*72543*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72545*/       OPC_EmitConvertToTarget, 1,
/*72547*/       OPC_EmitInteger, MVT::i32, 14, 
/*72550*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72553*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72564*/     /*SwitchType*/ 21, MVT::v1i64,// ->72587
/*72566*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72568*/       OPC_EmitConvertToTarget, 1,
/*72570*/       OPC_EmitInteger, MVT::i32, 14, 
/*72573*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72576*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*72587*/     /*SwitchType*/ 21, MVT::v16i8,// ->72610
/*72589*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72591*/       OPC_EmitConvertToTarget, 1,
/*72593*/       OPC_EmitInteger, MVT::i32, 14, 
/*72596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72599*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*72610*/     /*SwitchType*/ 21, MVT::v8i16,// ->72633
/*72612*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72614*/       OPC_EmitConvertToTarget, 1,
/*72616*/       OPC_EmitInteger, MVT::i32, 14, 
/*72619*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72622*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72633*/     /*SwitchType*/ 21, MVT::v4i32,// ->72656
/*72635*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72637*/       OPC_EmitConvertToTarget, 1,
/*72639*/       OPC_EmitInteger, MVT::i32, 14, 
/*72642*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72645*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72656*/     /*SwitchType*/ 21, MVT::v2i64,// ->72679
/*72658*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72660*/       OPC_EmitConvertToTarget, 1,
/*72662*/       OPC_EmitInteger, MVT::i32, 14, 
/*72665*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72668*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72679*/     0, // EndSwitchType
/*72680*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLu),// ->72878
/*72684*/     OPC_RecordChild0, // #0 = $Vm
/*72685*/     OPC_RecordChild1, // #1 = $SIMM
/*72686*/     OPC_MoveChild, 1,
/*72688*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72691*/     OPC_MoveParent,
/*72692*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->72716
/*72695*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72697*/       OPC_EmitConvertToTarget, 1,
/*72699*/       OPC_EmitInteger, MVT::i32, 14, 
/*72702*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72705*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72716*/     /*SwitchType*/ 21, MVT::v4i16,// ->72739
/*72718*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72720*/       OPC_EmitConvertToTarget, 1,
/*72722*/       OPC_EmitInteger, MVT::i32, 14, 
/*72725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72728*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72739*/     /*SwitchType*/ 21, MVT::v2i32,// ->72762
/*72741*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72743*/       OPC_EmitConvertToTarget, 1,
/*72745*/       OPC_EmitInteger, MVT::i32, 14, 
/*72748*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72751*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72762*/     /*SwitchType*/ 21, MVT::v1i64,// ->72785
/*72764*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72766*/       OPC_EmitConvertToTarget, 1,
/*72768*/       OPC_EmitInteger, MVT::i32, 14, 
/*72771*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72774*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*72785*/     /*SwitchType*/ 21, MVT::v16i8,// ->72808
/*72787*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72789*/       OPC_EmitConvertToTarget, 1,
/*72791*/       OPC_EmitInteger, MVT::i32, 14, 
/*72794*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72797*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*72808*/     /*SwitchType*/ 21, MVT::v8i16,// ->72831
/*72810*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72812*/       OPC_EmitConvertToTarget, 1,
/*72814*/       OPC_EmitInteger, MVT::i32, 14, 
/*72817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72820*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72831*/     /*SwitchType*/ 21, MVT::v4i32,// ->72854
/*72833*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72835*/       OPC_EmitConvertToTarget, 1,
/*72837*/       OPC_EmitInteger, MVT::i32, 14, 
/*72840*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72843*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72854*/     /*SwitchType*/ 21, MVT::v2i64,// ->72877
/*72856*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72858*/       OPC_EmitConvertToTarget, 1,
/*72860*/       OPC_EmitInteger, MVT::i32, 14, 
/*72863*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72866*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72877*/     0, // EndSwitchType
/*72878*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLsu),// ->73076
/*72882*/     OPC_RecordChild0, // #0 = $Vm
/*72883*/     OPC_RecordChild1, // #1 = $SIMM
/*72884*/     OPC_MoveChild, 1,
/*72886*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72889*/     OPC_MoveParent,
/*72890*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->72914
/*72893*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72895*/       OPC_EmitConvertToTarget, 1,
/*72897*/       OPC_EmitInteger, MVT::i32, 14, 
/*72900*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72903*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72914*/     /*SwitchType*/ 21, MVT::v4i16,// ->72937
/*72916*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72918*/       OPC_EmitConvertToTarget, 1,
/*72920*/       OPC_EmitInteger, MVT::i32, 14, 
/*72923*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72926*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72937*/     /*SwitchType*/ 21, MVT::v2i32,// ->72960
/*72939*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72941*/       OPC_EmitConvertToTarget, 1,
/*72943*/       OPC_EmitInteger, MVT::i32, 14, 
/*72946*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72949*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72960*/     /*SwitchType*/ 21, MVT::v1i64,// ->72983
/*72962*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72964*/       OPC_EmitConvertToTarget, 1,
/*72966*/       OPC_EmitInteger, MVT::i32, 14, 
/*72969*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72972*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*72983*/     /*SwitchType*/ 21, MVT::v16i8,// ->73006
/*72985*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72987*/       OPC_EmitConvertToTarget, 1,
/*72989*/       OPC_EmitInteger, MVT::i32, 14, 
/*72992*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72995*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*73006*/     /*SwitchType*/ 21, MVT::v8i16,// ->73029
/*73008*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73010*/       OPC_EmitConvertToTarget, 1,
/*73012*/       OPC_EmitInteger, MVT::i32, 14, 
/*73015*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73018*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73029*/     /*SwitchType*/ 21, MVT::v4i32,// ->73052
/*73031*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73033*/       OPC_EmitConvertToTarget, 1,
/*73035*/       OPC_EmitInteger, MVT::i32, 14, 
/*73038*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73041*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73052*/     /*SwitchType*/ 21, MVT::v2i64,// ->73075
/*73054*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73056*/       OPC_EmitConvertToTarget, 1,
/*73058*/       OPC_EmitInteger, MVT::i32, 14, 
/*73061*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73064*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73075*/     0, // EndSwitchType
/*73076*/   /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSLI),// ->73283
/*73080*/     OPC_RecordChild0, // #0 = $src1
/*73081*/     OPC_RecordChild1, // #1 = $Vm
/*73082*/     OPC_RecordChild2, // #2 = $SIMM
/*73083*/     OPC_MoveChild, 2,
/*73085*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73088*/     OPC_MoveParent,
/*73089*/     OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->73114
/*73092*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73094*/       OPC_EmitConvertToTarget, 2,
/*73096*/       OPC_EmitInteger, MVT::i32, 14, 
/*73099*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73102*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73114*/     /*SwitchType*/ 22, MVT::v4i16,// ->73138
/*73116*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73118*/       OPC_EmitConvertToTarget, 2,
/*73120*/       OPC_EmitInteger, MVT::i32, 14, 
/*73123*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73126*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73138*/     /*SwitchType*/ 22, MVT::v2i32,// ->73162
/*73140*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73142*/       OPC_EmitConvertToTarget, 2,
/*73144*/       OPC_EmitInteger, MVT::i32, 14, 
/*73147*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73150*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73162*/     /*SwitchType*/ 22, MVT::v1i64,// ->73186
/*73164*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73166*/       OPC_EmitConvertToTarget, 2,
/*73168*/       OPC_EmitInteger, MVT::i32, 14, 
/*73171*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73174*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*73186*/     /*SwitchType*/ 22, MVT::v16i8,// ->73210
/*73188*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73190*/       OPC_EmitConvertToTarget, 2,
/*73192*/       OPC_EmitInteger, MVT::i32, 14, 
/*73195*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73198*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*73210*/     /*SwitchType*/ 22, MVT::v8i16,// ->73234
/*73212*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73214*/       OPC_EmitConvertToTarget, 2,
/*73216*/       OPC_EmitInteger, MVT::i32, 14, 
/*73219*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73222*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73234*/     /*SwitchType*/ 22, MVT::v4i32,// ->73258
/*73236*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73238*/       OPC_EmitConvertToTarget, 2,
/*73240*/       OPC_EmitInteger, MVT::i32, 14, 
/*73243*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73246*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73258*/     /*SwitchType*/ 22, MVT::v2i64,// ->73282
/*73260*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73262*/       OPC_EmitConvertToTarget, 2,
/*73264*/       OPC_EmitInteger, MVT::i32, 14, 
/*73267*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73270*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73282*/     0, // EndSwitchType
/*73283*/   /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSRI),// ->73490
/*73287*/     OPC_RecordChild0, // #0 = $src1
/*73288*/     OPC_RecordChild1, // #1 = $Vm
/*73289*/     OPC_RecordChild2, // #2 = $SIMM
/*73290*/     OPC_MoveChild, 2,
/*73292*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73295*/     OPC_MoveParent,
/*73296*/     OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->73321
/*73299*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73301*/       OPC_EmitConvertToTarget, 2,
/*73303*/       OPC_EmitInteger, MVT::i32, 14, 
/*73306*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73309*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73321*/     /*SwitchType*/ 22, MVT::v4i16,// ->73345
/*73323*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73325*/       OPC_EmitConvertToTarget, 2,
/*73327*/       OPC_EmitInteger, MVT::i32, 14, 
/*73330*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73333*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73345*/     /*SwitchType*/ 22, MVT::v2i32,// ->73369
/*73347*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73349*/       OPC_EmitConvertToTarget, 2,
/*73351*/       OPC_EmitInteger, MVT::i32, 14, 
/*73354*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73357*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73369*/     /*SwitchType*/ 22, MVT::v1i64,// ->73393
/*73371*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73373*/       OPC_EmitConvertToTarget, 2,
/*73375*/       OPC_EmitInteger, MVT::i32, 14, 
/*73378*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73381*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*73393*/     /*SwitchType*/ 22, MVT::v16i8,// ->73417
/*73395*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73397*/       OPC_EmitConvertToTarget, 2,
/*73399*/       OPC_EmitInteger, MVT::i32, 14, 
/*73402*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73405*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*73417*/     /*SwitchType*/ 22, MVT::v8i16,// ->73441
/*73419*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73421*/       OPC_EmitConvertToTarget, 2,
/*73423*/       OPC_EmitInteger, MVT::i32, 14, 
/*73426*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73429*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73441*/     /*SwitchType*/ 22, MVT::v4i32,// ->73465
/*73443*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73445*/       OPC_EmitConvertToTarget, 2,
/*73447*/       OPC_EmitInteger, MVT::i32, 14, 
/*73450*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73453*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73465*/     /*SwitchType*/ 22, MVT::v2i64,// ->73489
/*73467*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73469*/       OPC_EmitConvertToTarget, 2,
/*73471*/       OPC_EmitInteger, MVT::i32, 14, 
/*73474*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73477*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73489*/     0, // EndSwitchType
/*73490*/   /*SwitchOpcode*/ 15|128,1/*143*/, TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->73637
/*73494*/     OPC_RecordChild0, // #0 = $src
/*73495*/     OPC_Scope, 27, /*->73524*/ // 5 children in Scope
/*73497*/       OPC_CheckChild0Type, MVT::v16i8,
/*73499*/       OPC_RecordChild1, // #1 = $start
/*73500*/       OPC_MoveChild, 1,
/*73502*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73505*/       OPC_CheckType, MVT::i32,
/*73507*/       OPC_MoveParent,
/*73508*/       OPC_CheckType, MVT::v8i8,
/*73510*/       OPC_EmitConvertToTarget, 1,
/*73512*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*73515*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*73524*/     /*Scope*/ 27, /*->73552*/
/*73525*/       OPC_CheckChild0Type, MVT::v8i16,
/*73527*/       OPC_RecordChild1, // #1 = $start
/*73528*/       OPC_MoveChild, 1,
/*73530*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73533*/       OPC_CheckType, MVT::i32,
/*73535*/       OPC_MoveParent,
/*73536*/       OPC_CheckType, MVT::v4i16,
/*73538*/       OPC_EmitConvertToTarget, 1,
/*73540*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*73543*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*73552*/     /*Scope*/ 27, /*->73580*/
/*73553*/       OPC_CheckChild0Type, MVT::v4i32,
/*73555*/       OPC_RecordChild1, // #1 = $start
/*73556*/       OPC_MoveChild, 1,
/*73558*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73561*/       OPC_CheckType, MVT::i32,
/*73563*/       OPC_MoveParent,
/*73564*/       OPC_CheckType, MVT::v2i32,
/*73566*/       OPC_EmitConvertToTarget, 1,
/*73568*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*73571*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*73580*/     /*Scope*/ 27, /*->73608*/
/*73581*/       OPC_CheckChild0Type, MVT::v2i64,
/*73583*/       OPC_RecordChild1, // #1 = $start
/*73584*/       OPC_MoveChild, 1,
/*73586*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73589*/       OPC_CheckType, MVT::i32,
/*73591*/       OPC_MoveParent,
/*73592*/       OPC_CheckType, MVT::v1i64,
/*73594*/       OPC_EmitConvertToTarget, 1,
/*73596*/       OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*73599*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v1i64, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*73608*/     /*Scope*/ 27, /*->73636*/
/*73609*/       OPC_CheckChild0Type, MVT::v4f32,
/*73611*/       OPC_RecordChild1, // #1 = $start
/*73612*/       OPC_MoveChild, 1,
/*73614*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73617*/       OPC_CheckType, MVT::i32,
/*73619*/       OPC_MoveParent,
/*73620*/       OPC_CheckType, MVT::v2f32,
/*73622*/       OPC_EmitConvertToTarget, 1,
/*73624*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*73627*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*73636*/     0, /*End of Scope*/
/*73637*/   /*SwitchOpcode*/ 95|128,1/*223*/, TARGET_VAL(ARMISD::VEXT),// ->73864
/*73641*/     OPC_RecordChild0, // #0 = $Vn
/*73642*/     OPC_RecordChild1, // #1 = $Vm
/*73643*/     OPC_RecordChild2, // #2 = $index
/*73644*/     OPC_MoveChild, 2,
/*73646*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73649*/     OPC_MoveParent,
/*73650*/     OPC_SwitchType /*9 cases */, 22, MVT::v8i8,// ->73675
/*73653*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73655*/       OPC_EmitConvertToTarget, 2,
/*73657*/       OPC_EmitInteger, MVT::i32, 14, 
/*73660*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73663*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
/*73675*/     /*SwitchType*/ 22, MVT::v4i16,// ->73699
/*73677*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73679*/       OPC_EmitConvertToTarget, 2,
/*73681*/       OPC_EmitInteger, MVT::i32, 14, 
/*73684*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73687*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
/*73699*/     /*SwitchType*/ 22, MVT::v2i32,// ->73723
/*73701*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73703*/       OPC_EmitConvertToTarget, 2,
/*73705*/       OPC_EmitInteger, MVT::i32, 14, 
/*73708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73711*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
/*73723*/     /*SwitchType*/ 22, MVT::v16i8,// ->73747
/*73725*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73727*/       OPC_EmitConvertToTarget, 2,
/*73729*/       OPC_EmitInteger, MVT::i32, 14, 
/*73732*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73735*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
/*73747*/     /*SwitchType*/ 22, MVT::v8i16,// ->73771
/*73749*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73751*/       OPC_EmitConvertToTarget, 2,
/*73753*/       OPC_EmitInteger, MVT::i32, 14, 
/*73756*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73759*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
/*73771*/     /*SwitchType*/ 22, MVT::v4i32,// ->73795
/*73773*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73775*/       OPC_EmitConvertToTarget, 2,
/*73777*/       OPC_EmitInteger, MVT::i32, 14, 
/*73780*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73783*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
/*73795*/     /*SwitchType*/ 22, MVT::v2i64,// ->73819
/*73797*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73799*/       OPC_EmitConvertToTarget, 2,
/*73801*/       OPC_EmitInteger, MVT::i32, 14, 
/*73804*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73807*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
/*73819*/     /*SwitchType*/ 20, MVT::v2f32,// ->73841
/*73821*/       OPC_EmitConvertToTarget, 2,
/*73823*/       OPC_EmitInteger, MVT::i32, 14, 
/*73826*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73829*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
/*73841*/     /*SwitchType*/ 20, MVT::v4f32,// ->73863
/*73843*/       OPC_EmitConvertToTarget, 2,
/*73845*/       OPC_EmitInteger, MVT::i32, 14, 
/*73848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
/*73863*/     0, // EndSwitchType
/*73864*/   /*SwitchOpcode*/ 71|128,1/*199*/, TARGET_VAL(ARMISD::VCEQ),// ->74067
/*73868*/     OPC_RecordChild0, // #0 = $Vn
/*73869*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->73894
/*73872*/       OPC_CheckChild0Type, MVT::v8i8,
/*73874*/       OPC_RecordChild1, // #1 = $Vm
/*73875*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73877*/       OPC_EmitInteger, MVT::i32, 14, 
/*73880*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73883*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*73894*/     /*SwitchType*/ 22, MVT::v4i16,// ->73918
/*73896*/       OPC_CheckChild0Type, MVT::v4i16,
/*73898*/       OPC_RecordChild1, // #1 = $Vm
/*73899*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73901*/       OPC_EmitInteger, MVT::i32, 14, 
/*73904*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73907*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*73918*/     /*SwitchType*/ 48, MVT::v2i32,// ->73968
/*73920*/       OPC_Scope, 22, /*->73944*/ // 2 children in Scope
/*73922*/         OPC_CheckChild0Type, MVT::v2i32,
/*73924*/         OPC_RecordChild1, // #1 = $Vm
/*73925*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73927*/         OPC_EmitInteger, MVT::i32, 14, 
/*73930*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73933*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*73944*/       /*Scope*/ 22, /*->73967*/
/*73945*/         OPC_CheckChild0Type, MVT::v2f32,
/*73947*/         OPC_RecordChild1, // #1 = $Vm
/*73948*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73950*/         OPC_EmitInteger, MVT::i32, 14, 
/*73953*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73956*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*73967*/       0, /*End of Scope*/
/*73968*/     /*SwitchType*/ 22, MVT::v16i8,// ->73992
/*73970*/       OPC_CheckChild0Type, MVT::v16i8,
/*73972*/       OPC_RecordChild1, // #1 = $Vm
/*73973*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73975*/       OPC_EmitInteger, MVT::i32, 14, 
/*73978*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73981*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*73992*/     /*SwitchType*/ 22, MVT::v8i16,// ->74016
/*73994*/       OPC_CheckChild0Type, MVT::v8i16,
/*73996*/       OPC_RecordChild1, // #1 = $Vm
/*73997*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73999*/       OPC_EmitInteger, MVT::i32, 14, 
/*74002*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74005*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*74016*/     /*SwitchType*/ 48, MVT::v4i32,// ->74066
/*74018*/       OPC_Scope, 22, /*->74042*/ // 2 children in Scope
/*74020*/         OPC_CheckChild0Type, MVT::v4i32,
/*74022*/         OPC_RecordChild1, // #1 = $Vm
/*74023*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74025*/         OPC_EmitInteger, MVT::i32, 14, 
/*74028*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74031*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*74042*/       /*Scope*/ 22, /*->74065*/
/*74043*/         OPC_CheckChild0Type, MVT::v4f32,
/*74045*/         OPC_RecordChild1, // #1 = $Vm
/*74046*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74048*/         OPC_EmitInteger, MVT::i32, 14, 
/*74051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74054*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*74065*/       0, /*End of Scope*/
/*74066*/     0, // EndSwitchType
/*74067*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCEQZ),// ->74254
/*74071*/     OPC_RecordChild0, // #0 = $Vm
/*74072*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->74095
/*74075*/       OPC_CheckChild0Type, MVT::v8i8,
/*74077*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74079*/       OPC_EmitInteger, MVT::i32, 14, 
/*74082*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74085*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
/*74095*/     /*SwitchType*/ 20, MVT::v4i16,// ->74117
/*74097*/       OPC_CheckChild0Type, MVT::v4i16,
/*74099*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74101*/       OPC_EmitInteger, MVT::i32, 14, 
/*74104*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74107*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
/*74117*/     /*SwitchType*/ 44, MVT::v2i32,// ->74163
/*74119*/       OPC_Scope, 20, /*->74141*/ // 2 children in Scope
/*74121*/         OPC_CheckChild0Type, MVT::v2i32,
/*74123*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74125*/         OPC_EmitInteger, MVT::i32, 14, 
/*74128*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74131*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*74141*/       /*Scope*/ 20, /*->74162*/
/*74142*/         OPC_CheckChild0Type, MVT::v2f32,
/*74144*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74146*/         OPC_EmitInteger, MVT::i32, 14, 
/*74149*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74152*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*74162*/       0, /*End of Scope*/
/*74163*/     /*SwitchType*/ 20, MVT::v16i8,// ->74185
/*74165*/       OPC_CheckChild0Type, MVT::v16i8,
/*74167*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74169*/       OPC_EmitInteger, MVT::i32, 14, 
/*74172*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74175*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
/*74185*/     /*SwitchType*/ 20, MVT::v8i16,// ->74207
/*74187*/       OPC_CheckChild0Type, MVT::v8i16,
/*74189*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74191*/       OPC_EmitInteger, MVT::i32, 14, 
/*74194*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74197*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
/*74207*/     /*SwitchType*/ 44, MVT::v4i32,// ->74253
/*74209*/       OPC_Scope, 20, /*->74231*/ // 2 children in Scope
/*74211*/         OPC_CheckChild0Type, MVT::v4i32,
/*74213*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74215*/         OPC_EmitInteger, MVT::i32, 14, 
/*74218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74221*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*74231*/       /*Scope*/ 20, /*->74252*/
/*74232*/         OPC_CheckChild0Type, MVT::v4f32,
/*74234*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74236*/         OPC_EmitInteger, MVT::i32, 14, 
/*74239*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74242*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*74252*/       0, /*End of Scope*/
/*74253*/     0, // EndSwitchType
/*74254*/   /*SwitchOpcode*/ 71|128,1/*199*/, TARGET_VAL(ARMISD::VCGE),// ->74457
/*74258*/     OPC_RecordChild0, // #0 = $Vn
/*74259*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->74284
/*74262*/       OPC_CheckChild0Type, MVT::v8i8,
/*74264*/       OPC_RecordChild1, // #1 = $Vm
/*74265*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74267*/       OPC_EmitInteger, MVT::i32, 14, 
/*74270*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74273*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*74284*/     /*SwitchType*/ 22, MVT::v4i16,// ->74308
/*74286*/       OPC_CheckChild0Type, MVT::v4i16,
/*74288*/       OPC_RecordChild1, // #1 = $Vm
/*74289*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74291*/       OPC_EmitInteger, MVT::i32, 14, 
/*74294*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74297*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*74308*/     /*SwitchType*/ 48, MVT::v2i32,// ->74358
/*74310*/       OPC_Scope, 22, /*->74334*/ // 2 children in Scope
/*74312*/         OPC_CheckChild0Type, MVT::v2i32,
/*74314*/         OPC_RecordChild1, // #1 = $Vm
/*74315*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74317*/         OPC_EmitInteger, MVT::i32, 14, 
/*74320*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74323*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*74334*/       /*Scope*/ 22, /*->74357*/
/*74335*/         OPC_CheckChild0Type, MVT::v2f32,
/*74337*/         OPC_RecordChild1, // #1 = $Vm
/*74338*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74340*/         OPC_EmitInteger, MVT::i32, 14, 
/*74343*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74346*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*74357*/       0, /*End of Scope*/
/*74358*/     /*SwitchType*/ 22, MVT::v16i8,// ->74382
/*74360*/       OPC_CheckChild0Type, MVT::v16i8,
/*74362*/       OPC_RecordChild1, // #1 = $Vm
/*74363*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74365*/       OPC_EmitInteger, MVT::i32, 14, 
/*74368*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74371*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*74382*/     /*SwitchType*/ 22, MVT::v8i16,// ->74406
/*74384*/       OPC_CheckChild0Type, MVT::v8i16,
/*74386*/       OPC_RecordChild1, // #1 = $Vm
/*74387*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74389*/       OPC_EmitInteger, MVT::i32, 14, 
/*74392*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74395*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*74406*/     /*SwitchType*/ 48, MVT::v4i32,// ->74456
/*74408*/       OPC_Scope, 22, /*->74432*/ // 2 children in Scope
/*74410*/         OPC_CheckChild0Type, MVT::v4i32,
/*74412*/         OPC_RecordChild1, // #1 = $Vm
/*74413*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74415*/         OPC_EmitInteger, MVT::i32, 14, 
/*74418*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74421*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*74432*/       /*Scope*/ 22, /*->74455*/
/*74433*/         OPC_CheckChild0Type, MVT::v4f32,
/*74435*/         OPC_RecordChild1, // #1 = $Vm
/*74436*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74438*/         OPC_EmitInteger, MVT::i32, 14, 
/*74441*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74444*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*74455*/       0, /*End of Scope*/
/*74456*/     0, // EndSwitchType
/*74457*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VCGEU),// ->74608
/*74461*/     OPC_RecordChild0, // #0 = $Vn
/*74462*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->74487
/*74465*/       OPC_CheckChild0Type, MVT::v8i8,
/*74467*/       OPC_RecordChild1, // #1 = $Vm
/*74468*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74470*/       OPC_EmitInteger, MVT::i32, 14, 
/*74473*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74476*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*74487*/     /*SwitchType*/ 22, MVT::v4i16,// ->74511
/*74489*/       OPC_CheckChild0Type, MVT::v4i16,
/*74491*/       OPC_RecordChild1, // #1 = $Vm
/*74492*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74494*/       OPC_EmitInteger, MVT::i32, 14, 
/*74497*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74500*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*74511*/     /*SwitchType*/ 22, MVT::v2i32,// ->74535
/*74513*/       OPC_CheckChild0Type, MVT::v2i32,
/*74515*/       OPC_RecordChild1, // #1 = $Vm
/*74516*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74518*/       OPC_EmitInteger, MVT::i32, 14, 
/*74521*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74524*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*74535*/     /*SwitchType*/ 22, MVT::v16i8,// ->74559
/*74537*/       OPC_CheckChild0Type, MVT::v16i8,
/*74539*/       OPC_RecordChild1, // #1 = $Vm
/*74540*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74542*/       OPC_EmitInteger, MVT::i32, 14, 
/*74545*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74548*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*74559*/     /*SwitchType*/ 22, MVT::v8i16,// ->74583
/*74561*/       OPC_CheckChild0Type, MVT::v8i16,
/*74563*/       OPC_RecordChild1, // #1 = $Vm
/*74564*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74566*/       OPC_EmitInteger, MVT::i32, 14, 
/*74569*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74572*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*74583*/     /*SwitchType*/ 22, MVT::v4i32,// ->74607
/*74585*/       OPC_CheckChild0Type, MVT::v4i32,
/*74587*/       OPC_RecordChild1, // #1 = $Vm
/*74588*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74590*/       OPC_EmitInteger, MVT::i32, 14, 
/*74593*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74596*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*74607*/     0, // EndSwitchType
/*74608*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCGEZ),// ->74795
/*74612*/     OPC_RecordChild0, // #0 = $Vm
/*74613*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->74636
/*74616*/       OPC_CheckChild0Type, MVT::v8i8,
/*74618*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74620*/       OPC_EmitInteger, MVT::i32, 14, 
/*74623*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74626*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
/*74636*/     /*SwitchType*/ 20, MVT::v4i16,// ->74658
/*74638*/       OPC_CheckChild0Type, MVT::v4i16,
/*74640*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74642*/       OPC_EmitInteger, MVT::i32, 14, 
/*74645*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74648*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
/*74658*/     /*SwitchType*/ 44, MVT::v2i32,// ->74704
/*74660*/       OPC_Scope, 20, /*->74682*/ // 2 children in Scope
/*74662*/         OPC_CheckChild0Type, MVT::v2i32,
/*74664*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74666*/         OPC_EmitInteger, MVT::i32, 14, 
/*74669*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74672*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*74682*/       /*Scope*/ 20, /*->74703*/
/*74683*/         OPC_CheckChild0Type, MVT::v2f32,
/*74685*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74687*/         OPC_EmitInteger, MVT::i32, 14, 
/*74690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74693*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*74703*/       0, /*End of Scope*/
/*74704*/     /*SwitchType*/ 20, MVT::v16i8,// ->74726
/*74706*/       OPC_CheckChild0Type, MVT::v16i8,
/*74708*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74710*/       OPC_EmitInteger, MVT::i32, 14, 
/*74713*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74716*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
/*74726*/     /*SwitchType*/ 20, MVT::v8i16,// ->74748
/*74728*/       OPC_CheckChild0Type, MVT::v8i16,
/*74730*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74732*/       OPC_EmitInteger, MVT::i32, 14, 
/*74735*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74738*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
/*74748*/     /*SwitchType*/ 44, MVT::v4i32,// ->74794
/*74750*/       OPC_Scope, 20, /*->74772*/ // 2 children in Scope
/*74752*/         OPC_CheckChild0Type, MVT::v4i32,
/*74754*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74756*/         OPC_EmitInteger, MVT::i32, 14, 
/*74759*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74762*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*74772*/       /*Scope*/ 20, /*->74793*/
/*74773*/         OPC_CheckChild0Type, MVT::v4f32,
/*74775*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74777*/         OPC_EmitInteger, MVT::i32, 14, 
/*74780*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74783*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*74793*/       0, /*End of Scope*/
/*74794*/     0, // EndSwitchType
/*74795*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCLEZ),// ->74982
/*74799*/     OPC_RecordChild0, // #0 = $Vm
/*74800*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->74823
/*74803*/       OPC_CheckChild0Type, MVT::v8i8,
/*74805*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74807*/       OPC_EmitInteger, MVT::i32, 14, 
/*74810*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74813*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
/*74823*/     /*SwitchType*/ 20, MVT::v4i16,// ->74845
/*74825*/       OPC_CheckChild0Type, MVT::v4i16,
/*74827*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74829*/       OPC_EmitInteger, MVT::i32, 14, 
/*74832*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74835*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
/*74845*/     /*SwitchType*/ 44, MVT::v2i32,// ->74891
/*74847*/       OPC_Scope, 20, /*->74869*/ // 2 children in Scope
/*74849*/         OPC_CheckChild0Type, MVT::v2i32,
/*74851*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74853*/         OPC_EmitInteger, MVT::i32, 14, 
/*74856*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74859*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*74869*/       /*Scope*/ 20, /*->74890*/
/*74870*/         OPC_CheckChild0Type, MVT::v2f32,
/*74872*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74874*/         OPC_EmitInteger, MVT::i32, 14, 
/*74877*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74880*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*74890*/       0, /*End of Scope*/
/*74891*/     /*SwitchType*/ 20, MVT::v16i8,// ->74913
/*74893*/       OPC_CheckChild0Type, MVT::v16i8,
/*74895*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74897*/       OPC_EmitInteger, MVT::i32, 14, 
/*74900*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74903*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
/*74913*/     /*SwitchType*/ 20, MVT::v8i16,// ->74935
/*74915*/       OPC_CheckChild0Type, MVT::v8i16,
/*74917*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74919*/       OPC_EmitInteger, MVT::i32, 14, 
/*74922*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74925*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
/*74935*/     /*SwitchType*/ 44, MVT::v4i32,// ->74981
/*74937*/       OPC_Scope, 20, /*->74959*/ // 2 children in Scope
/*74939*/         OPC_CheckChild0Type, MVT::v4i32,
/*74941*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74943*/         OPC_EmitInteger, MVT::i32, 14, 
/*74946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74949*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*74959*/       /*Scope*/ 20, /*->74980*/
/*74960*/         OPC_CheckChild0Type, MVT::v4f32,
/*74962*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74964*/         OPC_EmitInteger, MVT::i32, 14, 
/*74967*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74970*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*74980*/       0, /*End of Scope*/
/*74981*/     0, // EndSwitchType
/*74982*/   /*SwitchOpcode*/ 71|128,1/*199*/, TARGET_VAL(ARMISD::VCGT),// ->75185
/*74986*/     OPC_RecordChild0, // #0 = $Vn
/*74987*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->75012
/*74990*/       OPC_CheckChild0Type, MVT::v8i8,
/*74992*/       OPC_RecordChild1, // #1 = $Vm
/*74993*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74995*/       OPC_EmitInteger, MVT::i32, 14, 
/*74998*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75001*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*75012*/     /*SwitchType*/ 22, MVT::v4i16,// ->75036
/*75014*/       OPC_CheckChild0Type, MVT::v4i16,
/*75016*/       OPC_RecordChild1, // #1 = $Vm
/*75017*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75019*/       OPC_EmitInteger, MVT::i32, 14, 
/*75022*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75025*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*75036*/     /*SwitchType*/ 48, MVT::v2i32,// ->75086
/*75038*/       OPC_Scope, 22, /*->75062*/ // 2 children in Scope
/*75040*/         OPC_CheckChild0Type, MVT::v2i32,
/*75042*/         OPC_RecordChild1, // #1 = $Vm
/*75043*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75045*/         OPC_EmitInteger, MVT::i32, 14, 
/*75048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75051*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*75062*/       /*Scope*/ 22, /*->75085*/
/*75063*/         OPC_CheckChild0Type, MVT::v2f32,
/*75065*/         OPC_RecordChild1, // #1 = $Vm
/*75066*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75068*/         OPC_EmitInteger, MVT::i32, 14, 
/*75071*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75074*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*75085*/       0, /*End of Scope*/
/*75086*/     /*SwitchType*/ 22, MVT::v16i8,// ->75110
/*75088*/       OPC_CheckChild0Type, MVT::v16i8,
/*75090*/       OPC_RecordChild1, // #1 = $Vm
/*75091*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75093*/       OPC_EmitInteger, MVT::i32, 14, 
/*75096*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75099*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*75110*/     /*SwitchType*/ 22, MVT::v8i16,// ->75134
/*75112*/       OPC_CheckChild0Type, MVT::v8i16,
/*75114*/       OPC_RecordChild1, // #1 = $Vm
/*75115*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75117*/       OPC_EmitInteger, MVT::i32, 14, 
/*75120*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75123*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*75134*/     /*SwitchType*/ 48, MVT::v4i32,// ->75184
/*75136*/       OPC_Scope, 22, /*->75160*/ // 2 children in Scope
/*75138*/         OPC_CheckChild0Type, MVT::v4i32,
/*75140*/         OPC_RecordChild1, // #1 = $Vm
/*75141*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75143*/         OPC_EmitInteger, MVT::i32, 14, 
/*75146*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75149*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*75160*/       /*Scope*/ 22, /*->75183*/
/*75161*/         OPC_CheckChild0Type, MVT::v4f32,
/*75163*/         OPC_RecordChild1, // #1 = $Vm
/*75164*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75166*/         OPC_EmitInteger, MVT::i32, 14, 
/*75169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75172*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*75183*/       0, /*End of Scope*/
/*75184*/     0, // EndSwitchType
/*75185*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VCGTU),// ->75336
/*75189*/     OPC_RecordChild0, // #0 = $Vn
/*75190*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->75215
/*75193*/       OPC_CheckChild0Type, MVT::v8i8,
/*75195*/       OPC_RecordChild1, // #1 = $Vm
/*75196*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75198*/       OPC_EmitInteger, MVT::i32, 14, 
/*75201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75204*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*75215*/     /*SwitchType*/ 22, MVT::v4i16,// ->75239
/*75217*/       OPC_CheckChild0Type, MVT::v4i16,
/*75219*/       OPC_RecordChild1, // #1 = $Vm
/*75220*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75222*/       OPC_EmitInteger, MVT::i32, 14, 
/*75225*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75228*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*75239*/     /*SwitchType*/ 22, MVT::v2i32,// ->75263
/*75241*/       OPC_CheckChild0Type, MVT::v2i32,
/*75243*/       OPC_RecordChild1, // #1 = $Vm
/*75244*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75246*/       OPC_EmitInteger, MVT::i32, 14, 
/*75249*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75252*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*75263*/     /*SwitchType*/ 22, MVT::v16i8,// ->75287
/*75265*/       OPC_CheckChild0Type, MVT::v16i8,
/*75267*/       OPC_RecordChild1, // #1 = $Vm
/*75268*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75270*/       OPC_EmitInteger, MVT::i32, 14, 
/*75273*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75276*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*75287*/     /*SwitchType*/ 22, MVT::v8i16,// ->75311
/*75289*/       OPC_CheckChild0Type, MVT::v8i16,
/*75291*/       OPC_RecordChild1, // #1 = $Vm
/*75292*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75294*/       OPC_EmitInteger, MVT::i32, 14, 
/*75297*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75300*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*75311*/     /*SwitchType*/ 22, MVT::v4i32,// ->75335
/*75313*/       OPC_CheckChild0Type, MVT::v4i32,
/*75315*/       OPC_RecordChild1, // #1 = $Vm
/*75316*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75318*/       OPC_EmitInteger, MVT::i32, 14, 
/*75321*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75324*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*75335*/     0, // EndSwitchType
/*75336*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCGTZ),// ->75523
/*75340*/     OPC_RecordChild0, // #0 = $Vm
/*75341*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->75364
/*75344*/       OPC_CheckChild0Type, MVT::v8i8,
/*75346*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75348*/       OPC_EmitInteger, MVT::i32, 14, 
/*75351*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75354*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
/*75364*/     /*SwitchType*/ 20, MVT::v4i16,// ->75386
/*75366*/       OPC_CheckChild0Type, MVT::v4i16,
/*75368*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75370*/       OPC_EmitInteger, MVT::i32, 14, 
/*75373*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75376*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
/*75386*/     /*SwitchType*/ 44, MVT::v2i32,// ->75432
/*75388*/       OPC_Scope, 20, /*->75410*/ // 2 children in Scope
/*75390*/         OPC_CheckChild0Type, MVT::v2i32,
/*75392*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75394*/         OPC_EmitInteger, MVT::i32, 14, 
/*75397*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75400*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*75410*/       /*Scope*/ 20, /*->75431*/
/*75411*/         OPC_CheckChild0Type, MVT::v2f32,
/*75413*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75415*/         OPC_EmitInteger, MVT::i32, 14, 
/*75418*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75421*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*75431*/       0, /*End of Scope*/
/*75432*/     /*SwitchType*/ 20, MVT::v16i8,// ->75454
/*75434*/       OPC_CheckChild0Type, MVT::v16i8,
/*75436*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75438*/       OPC_EmitInteger, MVT::i32, 14, 
/*75441*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75444*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
/*75454*/     /*SwitchType*/ 20, MVT::v8i16,// ->75476
/*75456*/       OPC_CheckChild0Type, MVT::v8i16,
/*75458*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75460*/       OPC_EmitInteger, MVT::i32, 14, 
/*75463*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75466*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
/*75476*/     /*SwitchType*/ 44, MVT::v4i32,// ->75522
/*75478*/       OPC_Scope, 20, /*->75500*/ // 2 children in Scope
/*75480*/         OPC_CheckChild0Type, MVT::v4i32,
/*75482*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75484*/         OPC_EmitInteger, MVT::i32, 14, 
/*75487*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75490*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*75500*/       /*Scope*/ 20, /*->75521*/
/*75501*/         OPC_CheckChild0Type, MVT::v4f32,
/*75503*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75505*/         OPC_EmitInteger, MVT::i32, 14, 
/*75508*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75511*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*75521*/       0, /*End of Scope*/
/*75522*/     0, // EndSwitchType
/*75523*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCLTZ),// ->75710
/*75527*/     OPC_RecordChild0, // #0 = $Vm
/*75528*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->75551
/*75531*/       OPC_CheckChild0Type, MVT::v8i8,
/*75533*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75535*/       OPC_EmitInteger, MVT::i32, 14, 
/*75538*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75541*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
/*75551*/     /*SwitchType*/ 20, MVT::v4i16,// ->75573
/*75553*/       OPC_CheckChild0Type, MVT::v4i16,
/*75555*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75557*/       OPC_EmitInteger, MVT::i32, 14, 
/*75560*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75563*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
/*75573*/     /*SwitchType*/ 44, MVT::v2i32,// ->75619
/*75575*/       OPC_Scope, 20, /*->75597*/ // 2 children in Scope
/*75577*/         OPC_CheckChild0Type, MVT::v2i32,
/*75579*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75581*/         OPC_EmitInteger, MVT::i32, 14, 
/*75584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75587*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*75597*/       /*Scope*/ 20, /*->75618*/
/*75598*/         OPC_CheckChild0Type, MVT::v2f32,
/*75600*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75602*/         OPC_EmitInteger, MVT::i32, 14, 
/*75605*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75608*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*75618*/       0, /*End of Scope*/
/*75619*/     /*SwitchType*/ 20, MVT::v16i8,// ->75641
/*75621*/       OPC_CheckChild0Type, MVT::v16i8,
/*75623*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75625*/       OPC_EmitInteger, MVT::i32, 14, 
/*75628*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75631*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
/*75641*/     /*SwitchType*/ 20, MVT::v8i16,// ->75663
/*75643*/       OPC_CheckChild0Type, MVT::v8i16,
/*75645*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75647*/       OPC_EmitInteger, MVT::i32, 14, 
/*75650*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75653*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
/*75663*/     /*SwitchType*/ 44, MVT::v4i32,// ->75709
/*75665*/       OPC_Scope, 20, /*->75687*/ // 2 children in Scope
/*75667*/         OPC_CheckChild0Type, MVT::v4i32,
/*75669*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75671*/         OPC_EmitInteger, MVT::i32, 14, 
/*75674*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75677*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*75687*/       /*Scope*/ 20, /*->75708*/
/*75688*/         OPC_CheckChild0Type, MVT::v4f32,
/*75690*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75692*/         OPC_EmitInteger, MVT::i32, 14, 
/*75695*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75698*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*75708*/       0, /*End of Scope*/
/*75709*/     0, // EndSwitchType
/*75710*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VTST),// ->75861
/*75714*/     OPC_RecordChild0, // #0 = $Vn
/*75715*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->75740
/*75718*/       OPC_CheckChild0Type, MVT::v8i8,
/*75720*/       OPC_RecordChild1, // #1 = $Vm
/*75721*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75723*/       OPC_EmitInteger, MVT::i32, 14, 
/*75726*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75729*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*75740*/     /*SwitchType*/ 22, MVT::v4i16,// ->75764
/*75742*/       OPC_CheckChild0Type, MVT::v4i16,
/*75744*/       OPC_RecordChild1, // #1 = $Vm
/*75745*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75747*/       OPC_EmitInteger, MVT::i32, 14, 
/*75750*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75753*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*75764*/     /*SwitchType*/ 22, MVT::v2i32,// ->75788
/*75766*/       OPC_CheckChild0Type, MVT::v2i32,
/*75768*/       OPC_RecordChild1, // #1 = $Vm
/*75769*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75771*/       OPC_EmitInteger, MVT::i32, 14, 
/*75774*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75777*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*75788*/     /*SwitchType*/ 22, MVT::v16i8,// ->75812
/*75790*/       OPC_CheckChild0Type, MVT::v16i8,
/*75792*/       OPC_RecordChild1, // #1 = $Vm
/*75793*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75795*/       OPC_EmitInteger, MVT::i32, 14, 
/*75798*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75801*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*75812*/     /*SwitchType*/ 22, MVT::v8i16,// ->75836
/*75814*/       OPC_CheckChild0Type, MVT::v8i16,
/*75816*/       OPC_RecordChild1, // #1 = $Vm
/*75817*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75819*/       OPC_EmitInteger, MVT::i32, 14, 
/*75822*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75825*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*75836*/     /*SwitchType*/ 22, MVT::v4i32,// ->75860
/*75838*/       OPC_CheckChild0Type, MVT::v4i32,
/*75840*/       OPC_RecordChild1, // #1 = $Vm
/*75841*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75843*/       OPC_EmitInteger, MVT::i32, 14, 
/*75846*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75849*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*75860*/     0, // EndSwitchType
/*75861*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::VBSL),// ->75913
/*75864*/     OPC_RecordChild0, // #0 = $src1
/*75865*/     OPC_RecordChild1, // #1 = $Vn
/*75866*/     OPC_RecordChild2, // #2 = $Vm
/*75867*/     OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->75890
/*75870*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75872*/       OPC_EmitInteger, MVT::i32, 14, 
/*75875*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75878*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*75890*/     /*SwitchType*/ 20, MVT::v4i32,// ->75912
/*75892*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75894*/       OPC_EmitInteger, MVT::i32, 14, 
/*75897*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75900*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*75912*/     0, // EndSwitchType
/*75913*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::CTPOP),// ->75959
/*75916*/     OPC_RecordChild0, // #0 = $Vm
/*75917*/     OPC_SwitchType /*2 cases */, 18, MVT::v8i8,// ->75938
/*75920*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75922*/       OPC_EmitInteger, MVT::i32, 14, 
/*75925*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75928*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTd), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
/*75938*/     /*SwitchType*/ 18, MVT::v16i8,// ->75958
/*75940*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75942*/       OPC_EmitInteger, MVT::i32, 14, 
/*75945*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75948*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTq), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
/*75958*/     0, // EndSwitchType
/*75959*/   /*SwitchOpcode*/ 69, TARGET_VAL(ISD::SIGN_EXTEND),// ->76031
/*75962*/     OPC_RecordChild0, // #0 = $Vm
/*75963*/     OPC_SwitchType /*3 cases */, 20, MVT::v8i16,// ->75986
/*75966*/       OPC_CheckChild0Type, MVT::v8i8,
/*75968*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75970*/       OPC_EmitInteger, MVT::i32, 14, 
/*75973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75976*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
/*75986*/     /*SwitchType*/ 20, MVT::v4i32,// ->76008
/*75988*/       OPC_CheckChild0Type, MVT::v4i16,
/*75990*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75992*/       OPC_EmitInteger, MVT::i32, 14, 
/*75995*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75998*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
/*76008*/     /*SwitchType*/ 20, MVT::v2i64,// ->76030
/*76010*/       OPC_CheckChild0Type, MVT::v2i32,
/*76012*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76014*/       OPC_EmitInteger, MVT::i32, 14, 
/*76017*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76020*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
/*76030*/     0, // EndSwitchType
/*76031*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::ANY_EXTEND),// ->76097
/*76034*/     OPC_RecordChild0, // #0 = $Vm
/*76035*/     OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->76056
/*76038*/       OPC_CheckChild0Type, MVT::v8i8,
/*76040*/       OPC_EmitInteger, MVT::i32, 14, 
/*76043*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76046*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*76056*/     /*SwitchType*/ 18, MVT::v4i32,// ->76076
/*76058*/       OPC_CheckChild0Type, MVT::v4i16,
/*76060*/       OPC_EmitInteger, MVT::i32, 14, 
/*76063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76066*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*76076*/     /*SwitchType*/ 18, MVT::v2i64,// ->76096
/*76078*/       OPC_CheckChild0Type, MVT::v2i32,
/*76080*/       OPC_EmitInteger, MVT::i32, 14, 
/*76083*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76086*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*76096*/     0, // EndSwitchType
/*76097*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::FP_TO_SINT),// ->76147
/*76100*/     OPC_RecordChild0, // #0 = $Vm
/*76101*/     OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->76124
/*76104*/       OPC_CheckChild0Type, MVT::v2f32,
/*76106*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76108*/       OPC_EmitInteger, MVT::i32, 14, 
/*76111*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76114*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
/*76124*/     /*SwitchType*/ 20, MVT::v4i32,// ->76146
/*76126*/       OPC_CheckChild0Type, MVT::v4f32,
/*76128*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76130*/       OPC_EmitInteger, MVT::i32, 14, 
/*76133*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76136*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
/*76146*/     0, // EndSwitchType
/*76147*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::FP_TO_UINT),// ->76197
/*76150*/     OPC_RecordChild0, // #0 = $Vm
/*76151*/     OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->76174
/*76154*/       OPC_CheckChild0Type, MVT::v2f32,
/*76156*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76158*/       OPC_EmitInteger, MVT::i32, 14, 
/*76161*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76164*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2ud), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
/*76174*/     /*SwitchType*/ 20, MVT::v4i32,// ->76196
/*76176*/       OPC_CheckChild0Type, MVT::v4f32,
/*76178*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76180*/       OPC_EmitInteger, MVT::i32, 14, 
/*76183*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76186*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2uq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
/*76196*/     0, // EndSwitchType
/*76197*/   /*SwitchOpcode*/ 31|128,1/*159*/, TARGET_VAL(ARMISD::VREV64),// ->76360
/*76201*/     OPC_RecordChild0, // #0 = $Vm
/*76202*/     OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->76223
/*76205*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76207*/       OPC_EmitInteger, MVT::i32, 14, 
/*76210*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76213*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
/*76223*/     /*SwitchType*/ 18, MVT::v4i16,// ->76243
/*76225*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76227*/       OPC_EmitInteger, MVT::i32, 14, 
/*76230*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76233*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
/*76243*/     /*SwitchType*/ 18, MVT::v2i32,// ->76263
/*76245*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76247*/       OPC_EmitInteger, MVT::i32, 14, 
/*76250*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76253*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
/*76263*/     /*SwitchType*/ 18, MVT::v16i8,// ->76283
/*76265*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76267*/       OPC_EmitInteger, MVT::i32, 14, 
/*76270*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76273*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
/*76283*/     /*SwitchType*/ 18, MVT::v8i16,// ->76303
/*76285*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76287*/       OPC_EmitInteger, MVT::i32, 14, 
/*76290*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76293*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
/*76303*/     /*SwitchType*/ 18, MVT::v4i32,// ->76323
/*76305*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76307*/       OPC_EmitInteger, MVT::i32, 14, 
/*76310*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76313*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
/*76323*/     /*SwitchType*/ 16, MVT::v2f32,// ->76341
/*76325*/       OPC_EmitInteger, MVT::i32, 14, 
/*76328*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76331*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
/*76341*/     /*SwitchType*/ 16, MVT::v4f32,// ->76359
/*76343*/       OPC_EmitInteger, MVT::i32, 14, 
/*76346*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76349*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
/*76359*/     0, // EndSwitchType
/*76360*/   /*SwitchOpcode*/ 83, TARGET_VAL(ARMISD::VREV32),// ->76446
/*76363*/     OPC_RecordChild0, // #0 = $Vm
/*76364*/     OPC_SwitchType /*4 cases */, 18, MVT::v8i8,// ->76385
/*76367*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76369*/       OPC_EmitInteger, MVT::i32, 14, 
/*76372*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76375*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
/*76385*/     /*SwitchType*/ 18, MVT::v4i16,// ->76405
/*76387*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76389*/       OPC_EmitInteger, MVT::i32, 14, 
/*76392*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76395*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
/*76405*/     /*SwitchType*/ 18, MVT::v16i8,// ->76425
/*76407*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76409*/       OPC_EmitInteger, MVT::i32, 14, 
/*76412*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76415*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
/*76425*/     /*SwitchType*/ 18, MVT::v8i16,// ->76445
/*76427*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76429*/       OPC_EmitInteger, MVT::i32, 14, 
/*76432*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76435*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
/*76445*/     0, // EndSwitchType
/*76446*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::VREV16),// ->76492
/*76449*/     OPC_RecordChild0, // #0 = $Vm
/*76450*/     OPC_SwitchType /*2 cases */, 18, MVT::v8i8,// ->76471
/*76453*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76455*/       OPC_EmitInteger, MVT::i32, 14, 
/*76458*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76461*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
/*76471*/     /*SwitchType*/ 18, MVT::v16i8,// ->76491
/*76473*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76475*/       OPC_EmitInteger, MVT::i32, 14, 
/*76478*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76481*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
/*76491*/     0, // EndSwitchType
/*76492*/   /*SwitchOpcode*/ 67|128,2/*323*/, TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->76819
/*76496*/     OPC_RecordChild0, // #0 = $src
/*76497*/     OPC_Scope, 116|128,1/*244*/, /*->76744*/ // 3 children in Scope
/*76500*/       OPC_CheckChild0Type, MVT::i32,
/*76502*/       OPC_SwitchType /*6 cases */, 28, MVT::v8i8,// ->76533
/*76505*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1
/*76512*/         OPC_EmitInteger, MVT::i32, 0, 
/*76515*/         OPC_EmitInteger, MVT::i32, 14, 
/*76518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76521*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
/*76533*/       /*SwitchType*/ 28, MVT::v4i16,// ->76563
/*76535*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1
/*76542*/         OPC_EmitInteger, MVT::i32, 0, 
/*76545*/         OPC_EmitInteger, MVT::i32, 14, 
/*76548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76551*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
/*76563*/       /*SwitchType*/ 28, MVT::v2i32,// ->76593
/*76565*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1
/*76572*/         OPC_EmitInteger, MVT::i32, 0, 
/*76575*/         OPC_EmitInteger, MVT::i32, 14, 
/*76578*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76581*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
/*76593*/       /*SwitchType*/ 48, MVT::v16i8,// ->76643
/*76595*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1
/*76602*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2
/*76609*/         OPC_EmitInteger, MVT::i32, 0, 
/*76612*/         OPC_EmitInteger, MVT::i32, 14, 
/*76615*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76618*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*76630*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*76633*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
/*76643*/       /*SwitchType*/ 48, MVT::v8i16,// ->76693
/*76645*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1
/*76652*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2
/*76659*/         OPC_EmitInteger, MVT::i32, 0, 
/*76662*/         OPC_EmitInteger, MVT::i32, 14, 
/*76665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76668*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*76680*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*76683*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
/*76693*/       /*SwitchType*/ 48, MVT::v4i32,// ->76743
/*76695*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1
/*76702*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2
/*76709*/         OPC_EmitInteger, MVT::i32, 0, 
/*76712*/         OPC_EmitInteger, MVT::i32, 14, 
/*76715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76718*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*76730*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*76733*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
/*76743*/       0, // EndSwitchType
/*76744*/     /*Scope*/ 48, /*->76793*/
/*76745*/       OPC_CheckChild0Type, MVT::f32,
/*76747*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->76770
/*76750*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*76757*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*76760*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
/*76770*/       /*SwitchType*/ 20, MVT::v4f32,// ->76792
/*76772*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*76779*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*76782*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
/*76792*/       0, // EndSwitchType
/*76793*/     /*Scope*/ 24, /*->76818*/
/*76794*/       OPC_CheckChild0Type, MVT::f64,
/*76796*/       OPC_CheckType, MVT::v2f64,
/*76798*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1
/*76805*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*76808*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*76818*/     0, /*End of Scope*/
/*76819*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::VMOVFPIMM),// ->76871
/*76822*/     OPC_RecordChild0, // #0 = $SIMM
/*76823*/     OPC_MoveChild, 0,
/*76825*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*76828*/     OPC_MoveParent,
/*76829*/     OPC_SwitchType /*2 cases */, 18, MVT::v2f32,// ->76850
/*76832*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76834*/       OPC_EmitInteger, MVT::i32, 14, 
/*76837*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76840*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2f32), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
/*76850*/     /*SwitchType*/ 18, MVT::v4f32,// ->76870
/*76852*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76854*/       OPC_EmitInteger, MVT::i32, 14, 
/*76857*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76860*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
/*76870*/     0, // EndSwitchType
/*76871*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::SINT_TO_FP),// ->76921
/*76874*/     OPC_RecordChild0, // #0 = $Vm
/*76875*/     OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->76898
/*76878*/       OPC_CheckChild0Type, MVT::v2i32,
/*76880*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76882*/       OPC_EmitInteger, MVT::i32, 14, 
/*76885*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76888*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
/*76898*/     /*SwitchType*/ 20, MVT::v4f32,// ->76920
/*76900*/       OPC_CheckChild0Type, MVT::v4i32,
/*76902*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76904*/       OPC_EmitInteger, MVT::i32, 14, 
/*76907*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76910*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
/*76920*/     0, // EndSwitchType
/*76921*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::UINT_TO_FP),// ->76971
/*76924*/     OPC_RecordChild0, // #0 = $Vm
/*76925*/     OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->76948
/*76928*/       OPC_CheckChild0Type, MVT::v2i32,
/*76930*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76932*/       OPC_EmitInteger, MVT::i32, 14, 
/*76935*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76938*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
/*76948*/     /*SwitchType*/ 20, MVT::v4f32,// ->76970
/*76950*/       OPC_CheckChild0Type, MVT::v4i32,
/*76952*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76954*/       OPC_EmitInteger, MVT::i32, 14, 
/*76957*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76960*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
/*76970*/     0, // EndSwitchType
/*76971*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 76973 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 699
  // #OPC_RecordNode                     = 46
  // #OPC_RecordChild                    = 2041
  // #OPC_RecordMemRef                   = 11
  // #OPC_CaptureGlueInput               = 14
  // #OPC_MoveChild                      = 1109
  // #OPC_MoveParent                     = 1646
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 107
  // #OPC_CheckPatternPredicate          = 2125
  // #OPC_CheckPredicate                 = 761
  // #OPC_CheckOpcode                    = 998
  // #OPC_SwitchOpcode                   = 52
  // #OPC_CheckType                      = 942
  // #OPC_SwitchType                     = 257
  // #OPC_CheckChildType                 = 1284
  // #OPC_CheckInteger                   = 1
  // #OPC_CheckChildInteger              = 316
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 34
  // #OPC_CheckComplexPat                = 445
  // #OPC_CheckAndImm                    = 78
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 9
  // #OPC_EmitInteger                    = 2351
  // #OPC_EmitStringInteger              = 183
  // #OPC_EmitRegister                   = 2428
  // #OPC_EmitConvertToTarget            = 729
  // #OPC_EmitMergeInputChains           = 421
  // #OPC_EmitCopyToReg                  = 22
  // #OPC_EmitNode                       = 469
  // #OPC_EmitNodeXForm                  = 184
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 95
  // #OPC_MorphNodeTo                    = 2293

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps());
  case 1: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops());
  case 2: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->isThumb2());
  case 6: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 7: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 8: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 9: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 10: return (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 11: return (Subtarget->hasNEON());
  case 12: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps());
  case 13: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP());
  case 14: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 15: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops());
  case 16: return (Subtarget->hasVFP2());
  case 17: return (getTargetLowering()->isLittleEndian());
  case 18: return (getTargetLowering()->isBigEndian());
  case 19: return (!Subtarget->hasV8Ops());
  case 20: return (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops());
  case 21: return (Subtarget->isThumb()) && (Subtarget->hasV6MOps());
  case 22: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops());
  case 23: return (Subtarget->isThumb());
  case 24: return (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 25: return (Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 26: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops());
  case 27: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 28: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 29: return (Subtarget->hasFPARMv8());
  case 30: return (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP());
  case 31: return (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP());
  case 32: return (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF));
  case 33: return (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 34: return (!Subtarget->isThumb()) && (Subtarget->hasV8Ops());
  case 35: return (Subtarget->isThumb()) && (Subtarget->hasV8Ops());
  case 36: return (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops());
  case 37: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 38: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps());
  case 39: return (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC());
  case 40: return (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC());
  case 41: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP());
  case 42: return (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto());
  case 43: return (Subtarget->hasV8Ops()) && (Subtarget->hasNEON());
  case 44: return (Subtarget->hasNEON()) && (Subtarget->hasFP16());
  case 45: return (Subtarget->isThumb2()) && (!Subtarget->isMClass());
  case 46: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isMClass());
  case 47: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 48: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps());
  case 49: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 50: return (Subtarget->isThumb()) && (!Subtarget->useMovt(*MF));
  case 51: return (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF));
  case 52: return (Subtarget->hasVFP2()) && (!Subtarget->isSwift());
  case 53: return (Subtarget->hasNEON()) && (Subtarget->isSwift());
  case 54: return (Subtarget->hasNEON()) && (!Subtarget->isSwift());
  case 55: return (Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 56: return (!Subtarget->isThumb()) && (Subtarget->useNaClTrap());
  case 57: return (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap());
  case 58: return (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode());
  case 59: return (Subtarget->hasDivide()) && (Subtarget->isThumb2());
  case 60: return (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP());
  case 61: return (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP());
  case 62: return (!Subtarget->isThumb()) && (Subtarget->hasVFP2());
  case 63: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 64: return (Subtarget->isThumb2()) && (Subtarget->hasVFP2());
  case 65: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 66: return (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 67: return (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 68: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 69: return (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 70: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 71: return (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 72: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 73: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 74: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 75: return (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 76: return (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP());
  case 77: return (Subtarget->hasVFP4());
  case 78: return (!TM.Options.HonorSignDependentRoundingFPMath()) && (!Subtarget->isFPOnlySP());
  case 79: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 80: return (Subtarget->hasVFP3()) && (!Subtarget->isFPOnlySP());
  case 81: return (Subtarget->hasVFP3());
  case 82: return (Subtarget->hasZeroCycleZeroing());
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { // Predicate_rot_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 1: { // Predicate_imm8_or_16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 8 || Imm == 16;
  }
  case 2: { // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 3: { // Predicate_imm1_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint32_t Val = -N->getZExtValue();
  return (Val > 0 && Val < 255);

  }
  case 4: { // Predicate_mod_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 5: { // Predicate_mod_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    unsigned Value = -(unsigned)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 6: { // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 7: { // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 8: { // Predicate_imm0_7_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 9: { // Predicate_imm8_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 10: { // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 11: { // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 12: { // Predicate_t2_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  int64_t Value = -(int)N->getZExtValue();
  return Value && ARM_AM::getT2SOImmVal(Value) != -1;

  }
  case 13: { // Predicate_imm0_4095_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 14: { // Predicate_imm0_65535_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return -Imm >= 0 && -Imm < 65536;

  }
  case 15: { // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 16: { // Predicate_pkh_asr_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 17: { // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 18: { // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 19: { // Predicate_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 16; 
  }
  case 20: { // Predicate_lo16AllZero
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 21: { // Predicate_t2_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 22: { // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 23: { // Predicate_ldrex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 24: { // Predicate_ldrex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 25: { // Predicate_ldaex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 26: { // Predicate_ldaex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 27: { // Predicate_top16Zero
    SDNode *N = Node;

  return CurDAG->MaskedValueIsZero(SDValue(N,0), APInt::getHighBitsSet(32, 16));
  
  }
  case 28: { // Predicate_t2_so_imm_notSext
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    APInt apIntN = N->getAPIntValue();
    if (!apIntN.isIntN(16)) return false;
    unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
    return ARM_AM::getT2SOImmVal(~N16bitSignExt) != -1;
  
  }
  case 29: { // Predicate_bf_inv_mask_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 30: { // Predicate_mod_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 31: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 32: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 33: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 34: { // Predicate_imm_sr
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 35: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 36: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 37: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 38: { // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 39: { // Predicate_post_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 40: { // Predicate_post_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 41: { // Predicate_post_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 42: { // Predicate_istore
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 43: { // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 44: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 45: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 46: { // Predicate_pre_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 47: { // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 48: { // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 49: { // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 50: { // Predicate_alignedstore32
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 4;

  }
  case 51: { // Predicate_hword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 2;

  }
  case 52: { // Predicate_byte_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 1;

  }
  case 53: { // Predicate_non_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() < 4;

  }
  case 54: { // Predicate_dword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 8;

  }
  case 55: { // Predicate_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 4;

  }
  case 56: { // Predicate_imm0_239
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 240; 
  }
  case 57: { // Predicate_imm0_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 16;

  }
  case 58: { // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 59: { // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 60: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 61: { // Predicate_and_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 62: { // Predicate_xor_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 63: { // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 64: { // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 65: { // Predicate_zextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 66: { // Predicate_zextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 67: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 68: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 69: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 70: { // Predicate_zextloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 71: { // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 72: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 73: { // Predicate_alignedload32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 4;

  }
  case 74: { // Predicate_hword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 2;

  }
  case 75: { // Predicate_byte_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 1;

  }
  case 76: { // Predicate_non_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() < 4;

  }
  case 77: { // Predicate_extloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 78: { // Predicate_zextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 79: { // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 80: { // Predicate_extloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 81: { // Predicate_zextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 82: { // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 83: { // Predicate_extloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 84: { // Predicate_zextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 85: { // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 86: { // Predicate_dword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 8;

  }
  case 87: { // Predicate_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 4;

  }
  case 88: { // Predicate_strex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 89: { // Predicate_strex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 90: { // Predicate_strex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 91: { // Predicate_stlex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 92: { // Predicate_stlex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 93: { // Predicate_stlex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 94: { // Predicate_ldrex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 95: { // Predicate_ldaex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 96: { // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 97: { // Predicate_atomic_load_acquire_8
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastAcquire(Ordering);

  }
  case 98: { // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 99: { // Predicate_atomic_load_acquire_16
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastAcquire(Ordering);

  }
  case 100: { // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 101: { // Predicate_atomic_load_acquire_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastAcquire(Ordering);

  }
  case 102: { // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 103: { // Predicate_atomic_store_release_8
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastRelease(Ordering);

  }
  case 104: { // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 105: { // Predicate_atomic_store_release_16
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastRelease(Ordering);

  }
  case 106: { // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 107: { // Predicate_atomic_store_release_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastRelease(Ordering);

  }
  case 108: { // Predicate_lo5AllOne
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 109: { // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 110: { // Predicate_imm0_255_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 111: { // Predicate_arm_i32imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->useMovt(*MF))
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 112: { // Predicate_thumb_immshifted
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 113: { // Predicate_imm0_255_comp
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 114: { // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 115: { // Predicate_fadd_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 116: { // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 117: { // Predicate_vfp_f64imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 118: { // Predicate_vfp_f32imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  case 119: { // Predicate_shr_imm8
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 8; 
  }
  case 120: { // Predicate_shr_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 16; 
  }
  case 121: { // Predicate_shr_imm32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 122: { // Predicate_imm1_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 8; 
  }
  case 123: { // Predicate_imm1_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 32; 
  }
  case 124: { // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+3);
    return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectT2ShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+1);
    return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+3);
    return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 17:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 18:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 19:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 20:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 29:
    Result.resize(NextRes+2);
    return SelectCMOVPred(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 31:
    Result.resize(NextRes+2);
    return SelectT2AddrModeExclusive(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 32:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 33:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 34:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 35:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: llvm_unreachable(nullptr);
  case 0:  return CurDAG->getTargetConstant(0, MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, MVT::i32);
  }

  }
  case 1: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 2: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), MVT::i32);

  }
  case 3: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, MVT::i32);

  }
  case 4: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, MVT::i32);

  }
  case 5: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, MVT::i32);

  }
  case 6: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, MVT::i32);

  }
  case 7: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, MVT::i32);

  }
  case 8: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 9: {  // t2_so_imm_notSext16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  APInt apIntN = N->getAPIntValue();
  unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
  return CurDAG->getTargetConstant(~N16bitSignExt, MVT::i32);

  }
  case 10: {  // imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 13: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, MVT::i32);

  }
  case 14: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, MVT::i32);

  }
  case 15: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), MVT::i32);

  }
  case 16: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), MVT::i32);

  }
  case 17: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 18: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 19: {  // anonymous_4820
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  case 20: {  // anonymous_4819
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  }
}

