// Seed: 2203039544
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    output wire id_2,
    input wire id_3,
    input wor id_4
);
  assign id_2 = 1;
  assign module_1.type_25 = 0;
endmodule
program module_1 (
    output tri1 id_0,
    input tri id_1,
    input tri0 void id_2,
    input tri id_3,
    input tri id_4,
    output uwire id_5,
    input supply1 id_6,
    output wire id_7,
    output wire id_8,
    input tri id_9,
    input tri1 id_10,
    output logic id_11,
    input tri0 id_12,
    output supply1 id_13,
    input wire id_14,
    output wire id_15,
    output wire id_16,
    input wire id_17,
    input uwire id_18
);
  wor id_20, id_21;
  assign id_7 = 1;
  assign id_8 = -1;
  wire id_22;
  always id_21 = -1'd0;
  wire id_23;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_13,
      id_10,
      id_3
  );
  final id_11 <= id_18 ? 1 : 1'b0;
endmodule
