Version 1.0 (unfinalized)

TODO: Add these instructions:
  NORM vector : normalize a vector
  DET matrix : determinate of a matrix
  INV matrix : inversion of a matrix

Harvard Architecture
====================

This is a LOAD-STORE architecture. So most arithmetic operations and such only
use registers. There are specific LOAD and STORE instructions to move data from
memory to registers and back again. All Stack disciplines are full ascending
unless otherwise indicated.

Registers:
  RegSysIntU  - Array 4 ULong, names start at 0 index. These registers are
                internal registers not normally targets of regular
                instructions. They have special instructions that implicitly
                write them or other special situations that restrict their
                use. They live in a different operand space.
    PC        - Program counter
    RS        - ReturnStack Address
    DT        - DataTypeStack Address
    ST        - Status Register: (bitstart:bitend=defval)
                  Integer OR Double operation Flags
                    B: Bool             (0:0=0) (COND/JUMPIF/CALLIF)
                    Z: Zero             (1:1=0)
                    N: Negative         (2:2=0)
                  Integer operation flags
                    O: Overflow         (3:3=0)
                    C: Carry            (4:4=0)
                  Double operation flags
                    A: NAN              (5:5=0)
                  Matrix/Vector operation flags
                    I: Inverse Success  (6:6=0)
                    V: Norm Success     (7:7=0)

  RegNamU     - Array 5 ULong, names start at 0 index. Named registers.
    C0        - Configuration Register: (bitstart:bitend=defval)
                  Implicit configuration state.
                    T: DEQTestTol       (0:1=1) 0=raw, 1=absdiff, 2=reldiff
    DS        - DataStack Address
    FP        - DataStack Frame Address
    SL        - Sleep Ticks
    NB        - Num Bullets

  RegNamD     - Array 5 ULong, names start at 0 index. Named registers.
    ET        - Double Equality Tolerance (defaults to 10e-12)
    SA        - Sub Angle
    AD        - Aim Direction
    BS        - Bullet Speed
    BZ        - Bullet Size

  Single V2D type # (maybe get rid of)
    PO        - Position (2D)

  TObject type
    BL        - Bullet List

  # Scalar registers
  RegU        - Array 32 ULong
  RegD        - Array 32 Double

  # Vector Registers
  RegV2D      - Array 32 SVec2D
  RegV3D      - Array 32 SVec3D
  RegV4D      - Array 32 SVec4D
  RegV2I      - Array 32 SVec2I
  RegV3I      - Array 32 SVec3I
  RegV4I      - Array 32 SVec4I
 
  # Matrix Registers
  RegM2D      - Array 32 SMat2D
  RegM3D      - Array 32 SMat3D
  RegM4D      - Array 32 SMat4D
  RegM2I      - Array 32 SMat2I
  RegM3I      - Array 32 SMat3I
  RegM4I      - Array 32 SMat4I

  # Quaternion Registers
  QRegQ       - Array 32 Quaternion Registers

Memory:
  memInst       - Array 256K MachInst types
  memData       - Array 256K MemValue types
  retStack      - Array 256K ULong: Return Address Stack (used only by call/ret)
  dataStack     - Array 256K MemValue: Stack of MemValues (used by push/pop)
  dataTypeStack - Array 256K UByte: Type of thing pushed to dataStack.

Operands Hierarchy
------------------

The Instruction operands with a specified category are actually instantiatable.
The rest are base classes.

Category | Instruction Operand Type
---------------------------------------
         |  Operand
         |    OpLiteral
lu       |      OpLitU
ld       |      OpLitD
         |      OpLitV
lv2d     |        OpLitV2D
lv3d     |        OpLitV3D
lv4d     |        OpLitV4D
lv2i     |        OpLitV2I
lv3i     |        OpLitV3I
lv4i     |        OpLitV4I
         |      OpLitM
lm2d     |        OpLitM2D
lm3d     |        OpLitM3D
lm4d     |        OpLitM4D
lm2i     |        OpLitM2I
lm3i     |        OpLitM3I
lm4i     |        OpLitM4I
lq       |      OpLitQ
         |    OpRegister
         |      OpRegSysIntU
rpc      |        OpRegPC
rnu      |      OpRegNamU
rnd      |      OpRegNamD
ru       |      OpRegU
rd       |      OpRegD
         |      OpRegV
rpo      |        OpRegPO
rv2d     |        OpRegV2D
rv3d     |        OpRegV3D
rv4d     |        OpRegV4D
rv2i     |        OpRegV2I
rv3i     |        OpRegV3I
rv4i     |        OpRegV4I
         |      OpRegM
rm2d     |        OpRegM2D
rm3d     |        OpRegM3D
rm4d     |        OpRegM4D
rm2i     |        OpRegM2I
rm3i     |        OpRegM3I
rm4i     |        OpRegM4I
rq       |      OpRegQ
         |    OpRelational < <= = >= > !=
irel     |      OpIntegralRelational
         |        OpSLT
         |        OpSLTEQ
         |        OpSEQ
         |        OpSGTEQ
         |        OpSGT
         |        OpSNOTEQ
         |        OpULT
         |        OpULTEQ
         |        OpUEQ
         |        OpUGTEQ
         |        OpUGT
         |        OpUNOTEQ
drel     |      OpDoubleRelational
         |        OpDLT
         |        OpDLTEQ
         |        OpDEQ
         |        OpDGTEQ
         |        OpDGT
         |        OpDNOTEQ
ea       |    OpEffectiveAddress
         |      OpEffAdrA
         |      OpEffAdrB
         |      OpEffAdrBI
         |      OpEffAdrBA
         |      OpEffAdrBIA
         |      OpEffAdrBIS
         |      OpEffAdrISA
         |      OpEffAdrBISA
         |    OpMemory (always contains an OpEffectiveAddress derivative)
dmem     |      OpDataMemory : DMEM
smem     |      OpDataStackMemory : SMEM
tmem     |      OpDataTypeStackMemory : TMEM
imem     |      OpInstMemory : IMEM
rmem     |      OpReturnStackMemory : RMEM

Effective Address Specification
-------------------------------

  An address is a ULong integer. An effective address is a computation that
  results in an address unassociated with any memory. Two things can be done
  with an effective address. The first thing is that it can be encapsulated
  into a specific OpMemory operand, which fixates which memory region the
  address is for and manages reading and writing the value at that address in
  that memory. The second thing is it can be used "bare" with certain
  instructions. In those instructions, the meaning of a bare effective address
  is assigned by the instruction.

  Definitions:
    "Absolute" is an: lu
    "Base" is one of: ru, rnu, rpc
    "Index" is one of: ru, rnu, rpc
    "Scale" is an: lu

  EffectiveAddress: All unsigned, using two's complement, math.
    # The effective address:
    # <Absolute>
    A(Absolute)

    # The effective address:
    # <Contents of Base Register>
    B(Base)

    # The effective address:
    # <Contents of Base Register> + <Contents of Index Register>
    BI(Base, Index)

    # The effective address:
    # <Contents of Base Register> + <Absolute>
    BA(Base, Absolute)

    # The effective address:
    # <Contents of Base Register> + <Contents of Index Register> + <Absolute>
    BIA(Base, Index, Absolute)

    # The effective address:
    # <Contents of Base Register> + (<Contents of Index Register> * <Scale>)
    BIS(Base, Index, Scale)

    # The effective address:
    # (<Contents of Index Register> * <Scale>) + <Absolute>
    ISA(Index, Scale, Absolute)

    # The effective address:
    # <Contents of Base Register> + 
    #  (<Contents of Index Register> * <Scale>) + <Absolute>
    BISA(Base, Index, Scale, Absolute)

Function ABI
------------

NOTE: We introduce a new notation for groups of registers:

The * represents a different array-like register set families like: 
  I, F, V2D, V3D, V4D, M2D, M3D, M4D, and Q.

  So *4 could mean register: I4, F4, V2D4, V3D4, V4D4, M2D4, M3D4, M4D4, or Q4

When a function CALL happens:
  These registers are volatile.
  They are maybe destroyed by the callee and the caller must save/restore them.
    *4 - *17, *31, SL, NB, SA, AD, BS, BZ, PO, BL

  These registers are non-volatile.
  These are maybe used by the caller and the callee must save/restore them.
    DS, FP, *0 - *3, *18 - *30,

  Argument passing order for a function:
    |  arg0 | arg1 | arg2 | arg3 | argN+
    |    *0 |   *1 |   *2 |   *3 | PUSH onto DS, last arg pushed first.

  The Return Register for a function is: *31.

  When the simulator sees a CALL* instruction and decides to perform it:
    The next instruction address after the CALL* instruction is copied into RS.
    Then RS is pushed onto the retStack.
    The CALL* code happens.
    When a RETURN is encountered, the retStack is popped into RS.
    Then RETURN jumps to the instruction in the instruction memory at RS.
  
Example: Calling a function FOO.
  If you're passing an M4D, V3D, and Ulong to function Foo, then you would (as
  an example).

  IDENTITY  M4D0
  LITERAL   V3D1, (1, 2, 3)
  LITERAL   I2, 42
  CALL      A(F00)
  NOP # other code after the call

Interrupt Vectors
-----------------

There are a couple operations that result in exceptional behavior.
  1. Division by zero.
  2. POP something of the wrong type.

Currently, we define that these situations will stop the BPU in a non-useful
manner, causing it to exit, and returning to the invoker of the BPU that this
execptional case happened and where in the instruction stream. Later, we should
define an address that we jump to representing an interrupt vector that deals
with these things when they happen.

Assembly Instructions
---------------------

An assembly instruction looks like: ADD ru, lu, lu
It gets encoded into MachOp encoding whose opcode is: ADD_ru_lu_lu
and which has an enum specifying its machine opcode value.
All of these MachOp codes are predictable like this, so we won't explicitly
specify them in this table. They will go into a giant enum later.


------------
| NOP      |
------------

No operation, increment PC by 1.

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
NOP      |     |     |     |     |     |          |


------------
| EFFADDR  |
------------

Compute the value of the effective address form in Op1 and store into Op0.

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
EFFADDR  | ru  | ea  |     |     |     |          |
EFFADDR  | rnu | ea  |     |     |     |          |


------------
| LOAD     |
------------

Load into Op0 the Value at Memory Address specified in Op1.
Any ea operand defaults to DMEM.

Operation:
  Op0 <- Op1
  If Op0 is (all) zero then Z <- 1 else Z <- 0
  If Op0 is (all) negative then N <- 1 else N <- 0
  O <- 0
  C <- 0
  If Op0 is (any) NaN then A <- 1 else A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
LOAD     | ru  | ea  |     |     |     | ZNOCA    |
LOAD     | ru  | dmem|     |     |     | ZNOCA    |
LOAD     | ru  | smem|     |     |     | ZNOCA    |
LOAD     | rnu | ea  |     |     |     | ZNOCA    |
LOAD     | rnu | dmem|     |     |     | ZNOCA    |
LOAD     | rnu | smem|     |     |     | ZNOCA    |
LOAD     | rd  | ea  |     |     |     | ZNOCA    |
LOAD     | rd  | dmem|     |     |     | ZNOCA    |
LOAD     | rd  | smem|     |     |     | ZNOCA    |
LOAD     | rnd | ea  |     |     |     | ZNOCA    |
LOAD     | rnd | dmem|     |     |     | ZNOCA    |
LOAD     | rnd | smem|     |     |     | ZNOCA    |
LOAD     | rv2d| ea  |     |     |     | ZNOCA    |
LOAD     | rv2d| dmem|     |     |     | ZNOCA    |
LOAD     | rv2d| smem|     |     |     | ZNOCA    |
LOAD     | rv2i| ea  |     |     |     | ZNOCA    |
LOAD     | rv2i| dmem|     |     |     | ZNOCA    |
LOAD     | rv2i| smem|     |     |     | ZNOCA    |
LOAD     | rv3d| ea  |     |     |     | ZNOCA    |
LOAD     | rv3d| dmem|     |     |     | ZNOCA    |
LOAD     | rv3d| smem|     |     |     | ZNOCA    |
LOAD     | rv3i| ea  |     |     |     | ZNOCA    |
LOAD     | rv3i| dmem|     |     |     | ZNOCA    |
LOAD     | rv3i| smem|     |     |     | ZNOCA    |
LOAD     | rv4d| ea  |     |     |     | ZNOCA    |
LOAD     | rv4d| dmem|     |     |     | ZNOCA    |
LOAD     | rv4d| smem|     |     |     | ZNOCA    |
LOAD     | rv4i| ea  |     |     |     | ZNOCA    |
LOAD     | rv4i| dmem|     |     |     | ZNOCA    |
LOAD     | rv4i| smem|     |     |     | ZNOCA    |
LOAD     | rm2d| ea  |     |     |     | ZNOCA    |
LOAD     | rm2d| dmem|     |     |     | ZNOCA    |
LOAD     | rm2d| smem|     |     |     | ZNOCA    |
LOAD     | rm2i| ea  |     |     |     | ZNOCA    |
LOAD     | rm2i| dmem|     |     |     | ZNOCA    |
LOAD     | rm2i| smem|     |     |     | ZNOCA    |
LOAD     | rm3d| ea  |     |     |     | ZNOCA    |
LOAD     | rm3d| dmem|     |     |     | ZNOCA    |
LOAD     | rm3d| smem|     |     |     | ZNOCA    |
LOAD     | rm3i| ea  |     |     |     | ZNOCA    |
LOAD     | rm3i| dmem|     |     |     | ZNOCA    |
LOAD     | rm3i| smem|     |     |     | ZNOCA    |
LOAD     | rm4d| ea  |     |     |     | ZNOCA    |
LOAD     | rm4d| dmem|     |     |     | ZNOCA    |
LOAD     | rm4d| smem|     |     |     | ZNOCA    |
LOAD     | rm4i| ea  |     |     |     | ZNOCA    |
LOAD     | rm4i| dmem|     |     |     | ZNOCA    |
LOAD     | rm4i| smem|     |     |     | ZNOCA    |
LOAD     | rq  | ea  |     |     |     | ZNOCA    |
LOAD     | rq  | dmem|     |     |     | ZNOCA    |
LOAD     | rq  | smem|     |     |     | ZNOCA    |


------------
| STORE    |
------------

Store into Memory Address specified in Op0 the value in Op1.
Op0 <- Op1
Any ea operand defaults to DMEM.

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
STORE    | ea  | ru  |     |     |     |          |
STORE    | dmem| ru  |     |     |     |          |
STORE    | smem| ru  |     |     |     |          |
STORE    | ea  | rnu |     |     |     |          |
STORE    | dmem| rnu |     |     |     |          |
STORE    | smem| rnu |     |     |     |          |
STORE    | ea  | rd  |     |     |     |          |
STORE    | dmem| rd  |     |     |     |          |
STORE    | smem| rd  |     |     |     |          |
STORE    | ea  | rnd |     |     |     |          |
STORE    | dmem| rnd |     |     |     |          |
STORE    | smem| rnd |     |     |     |          |
STORE    | ea  | rv2d|     |     |     |          |
STORE    | dmem| rv2d|     |     |     |          |
STORE    | smem| rv2d|     |     |     |          |
STORE    | ea  | rv2i|     |     |     |          |
STORE    | dmem| rv2i|     |     |     |          |
STORE    | smem| rv2i|     |     |     |          |
STORE    | ea  | rv3d|     |     |     |          |
STORE    | dmem| rv3d|     |     |     |          |
STORE    | smem| rv3d|     |     |     |          |
STORE    | ea  | rv3i|     |     |     |          |
STORE    | dmem| rv3i|     |     |     |          |
STORE    | smem| rv3i|     |     |     |          |
STORE    | ea  | rv4d|     |     |     |          |
STORE    | dmem| rv4d|     |     |     |          |
STORE    | smem| rv4d|     |     |     |          |
STORE    | ea  | rv4i|     |     |     |          |
STORE    | dmem| rv4i|     |     |     |          |
STORE    | smem| rv4i|     |     |     |          |
STORE    | ea  | rm2d|     |     |     |          |
STORE    | dmem| rm2d|     |     |     |          |
STORE    | smem| rm2d|     |     |     |          |
STORE    | ea  | rm2i|     |     |     |          |
STORE    | dmem| rm2i|     |     |     |          |
STORE    | smem| rm2i|     |     |     |          |
STORE    | ea  | rm3d|     |     |     |          |
STORE    | dmem| rm3d|     |     |     |          |
STORE    | smem| rm3d|     |     |     |          |
STORE    | ea  | rm3i|     |     |     |          |
STORE    | dmem| rm3i|     |     |     |          |
STORE    | smem| rm3i|     |     |     |          |
STORE    | ea  | rm4d|     |     |     |          |
STORE    | dmem| rm4d|     |     |     |          |
STORE    | smem| rm4d|     |     |     |          |
STORE    | ea  | rm4i|     |     |     |          |
STORE    | dmem| rm4i|     |     |     |          |
STORE    | smem| rm4i|     |     |     |          |
STORE    | ea  | rq  |     |     |     |          |
STORE    | dmem| rq  |     |     |     |          |
STORE    | smem| rq  |     |     |     |          |


------------
| COPY     |
------------

Copy into Op0 the value from Op1.

Operation:
  Op0 <- Op1
  If Op0 is (all) zero then Z <- 1 else Z <- 0
  If Op0 is (all) negative then N <- 1 else N <- 0
  O <- 0
  C <- 0
  If Op0 is (any) NaN then A <- 1 else A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
COPY     | ru  | ru  |     |     |     | ZNOCA    |
COPY     | ru  | rnu |     |     |     | ZNOCA    |
COPY     | rnu | ru  |     |     |     | ZNOCA    |
COPY     | rnu | rnu |     |     |     | ZNOCA    |
COPY     | rd  | rd  |     |     |     | ZNOCA    |
COPY     | rd  | rnd |     |     |     | ZNOCA    |
COPY     | rnd | rd  |     |     |     | ZNOCA    |
COPY     | rnd | rnd |     |     |     | ZNOCA    |
COPY     | rv2d| rv2d|     |     |     | ZNOCA    |
COPY     | rv2i| rv2i|     |     |     | ZNOCA    |
COPY     | rv3d| rv3d|     |     |     | ZNOCA    |
COPY     | rv3i| rv3i|     |     |     | ZNOCA    |
COPY     | rv4d| rv4d|     |     |     | ZNOCA    |
COPY     | rv4i| rv4i|     |     |     | ZNOCA    |
COPY     | rm2d| rm2d|     |     |     | ZNOCA    |
COPY     | rm2i| rm2i|     |     |     | ZNOCA    |
COPY     | rm3d| rm3d|     |     |     | ZNOCA    |
COPY     | rm3i| rm3i|     |     |     | ZNOCA    |
COPY     | rm4d| rm4d|     |     |     | ZNOCA    |
COPY     | rm4i| rm4i|     |     |     | ZNOCA    |
COPY     | rq  | rq  |     |     |     | ZNOCA    |


------------
| YIELD    |
------------

Stop the BPU, do not disturb any registers or memory values, return the
specified operand values to the invoker of the BPU. If the BPU is restarted
from the last YIELD (as opposed to a reinitialization and a start from some
other address), then restart at the IMEM address specified by Op4.

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
YIELD    | ru  | rd  | lu  | ld  | ea  |          |
YIELD    | rnu | rd  | lu  | ld  | ea  |          |
YIELD    | ru  | rnd | lu  | ld  | ea  |          |
YIELD    | rnu | rnd | lu  | ld  | ea  |          |


------------
| PUSH     |
------------

PUSH will push the indicated value in Op0 onto the dataStack. It will also push
the type of Op0 onto the dataTypeStack.

Operation:
  Repeat sizeof(Op0) times:
    Increment DS
    Write value to SMEM B(DS)
  Increment DT by 1
  Write Type(Op0) to TMEM B(DT)

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
PUSH     | ru  |     |     |     |     |          |
PUSH     | rnu |     |     |     |     |          |
PUSH     | rv2d|     |     |     |     |          |
PUSH     | rv2i|     |     |     |     |          |
PUSH     | rv3d|     |     |     |     |          |
PUSH     | rv3i|     |     |     |     |          |
PUSH     | rv4d|     |     |     |     |          |
PUSH     | rv4i|     |     |     |     |          |
PUSH     | rm2d|     |     |     |     |          |
PUSH     | rm2i|     |     |     |     |          |
PUSH     | rm3d|     |     |     |     |          |
PUSH     | rm3i|     |     |     |     |          |
PUSH     | rm4d|     |     |     |     |          |
PUSH     | rm4i|     |     |     |     |          |
PUSH     | rq  |     |     |     |     |          |


------------
| POP      |
------------

POP attempts to pop a Type(Op0) value from the dataStack. If the type indicated
at the top of the dataTypeStack doesn't match, then an error occurs and the
dataTypeStack and dataStack are left unchanged. Otherwise, the item is
popped from the dataStack into Op0 and the dataTypeStack has one entry
popped from it.

Operation:
  Read TypeSize from TMEM B(DT)
  Check that it matches Type(Op0), error if not.
  Decrement DT by 1
  Repeat TypeSize times:
    Read value into Op0 from SMEM B(DS)
    Decrement DS

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
POP      | ru  |     |     |     |     |          |
POP      | rnu |     |     |     |     |          |
POP      | rd  |     |     |     |     |          |
POP      | rnd |     |     |     |     |          |
POP      | rv2d|     |     |     |     |          |
POP      | rv2i|     |     |     |     |          |
POP      | rv3d|     |     |     |     |          |
POP      | rv3i|     |     |     |     |          |
POP      | rv4d|     |     |     |     |          |
POP      | rv4i|     |     |     |     |          |
POP      | rm2d|     |     |     |     |          |
POP      | rm2i|     |     |     |     |          |
POP      | rm3d|     |     |     |     |          |
POP      | rm3i|     |     |     |     |          |
POP      | rm4d|     |     |     |     |          |
POP      | rm4i|     |     |     |     |          |
POP      | rq  |     |     |     |     |          |


------------
| LITERAL  |
------------

Put the literal in Op1 into Op0.

Op0 <- Op1

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
LITERAL  | rnu | lu  |     |     |     | ZNOCA    |
LITERAL  | rnd | ld  |     |     |     | ZNOCA    |
LITERAL  | ru  | lu  |     |     |     | ZNOCA    |
LITERAL  | rd  | ld  |     |     |     | ZNOCA    |
LITERAL  | rv2d| lv2d|     |     |     | ZNOCA    |
LITERAL  | rv2i| lv2i|     |     |     | ZNOCA    |
LITERAL  | rv3d| lv3d|     |     |     | ZNOCA    |
LITERAL  | rv3i| lv3i|     |     |     | ZNOCA    |
LITERAL  | rv4d| lv4d|     |     |     | ZNOCA    |
LITERAL  | rv4i| lv4i|     |     |     | ZNOCA    |
LITERAL  | rm2d| lm2d|     |     |     | ZNOCA    |
LITERAL  | rm2i| lm2i|     |     |     | ZNOCA    |
LITERAL  | rm3d| lm3d|     |     |     | ZNOCA    |
LITERAL  | rm3i| lm3i|     |     |     | ZNOCA    |
LITERAL  | rm4d| lm4d|     |     |     | ZNOCA    |
LITERAL  | rm4i| lm4i|     |     |     | ZNOCA    |
LITERAL  | rq  | lq  |     |     |     | ZNOCA    |


------------
| IDENTITY |
------------

Place the identity value into the Op0 register.
The identity type is whatever ONE is in the mathematical
object contained in Op0. For rq, the identity is a
quaternion with no rotations.

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
IDENTITY | ru  |     |     |     |     |          |
IDENTITY | rnu |     |     |     |     |          |
IDENTITY | rd  |     |     |     |     |          |
IDENTITY | rnd |     |     |     |     |          |
IDENTITY | rm2d|     |     |     |     |          |
IDENTITY | rm2i|     |     |     |     |          |
IDENTITY | rm3d|     |     |     |     |          |
IDENTITY | rm3i|     |     |     |     |          |
IDENTITY | rm4d|     |     |     |     |          |
IDENTITY | rm4i|     |     |     |     |          |
IDENTITY | rq  |     |     |     |     |          |


------------
| ABS      |
------------

Compute the absolute value of Op1 and store into Op0

Operation
  Op0 <- abs(Op1)
  If Op0 is (all) zero then Z <- 1 else Z <- 0
  N <- 0
  O <- 0
  C <- 0
  If Op0 is (any) NaN then A <- 1 else A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
ABS      | ru  | ru  |     |     |     | ZNOCA    |
ABS      | ru  | rnu |     |     |     | ZNOCA    |
ABS      | rnu | ru  |     |     |     | ZNOCA    |
ABS      | rnu | rnu |     |     |     | ZNOCA    |
ABS      | rd  | rd  |     |     |     | ZNOCA    |
ABS      | rd  | rnd |     |     |     | ZNOCA    |
ABS      | rnd | rd  |     |     |     | ZNOCA    |
ABS      | rnd | rnd |     |     |     | ZNOCA    |


------------
| ADD      |
------------

Add Op1 and Op2 together and store into Op0. Vector and matricies are added
element-wise.

Operation:
  Op0 <- Op1 + Op2
  If Op0 is (all) zero then Z <- 1 else Z <- 0
  If Op0 is (all) negative then N <- 1 else N <- 0
  if Op* is integral:
    O <- Did (all) operations overflow?
    C <- Did (all) operations experience a carry?
  else:
    O <- 0
    C <- 0
  If Op0 is (any) NaN then A <- 1 else A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
ADD      | rnu | rnu | lu  |     |     | ZONCA    |
ADD      | rnu | ru  | lu  |     |     | ZONCA    |
ADD      | rnu | ru  | ru  |     |     | ZONCA    |
ADD      | rnu | ru  | rnu |     |     | ZONCA    |
ADD      | rnu | rnu | ru  |     |     | ZONCA    |
ADD      | rnu | rnu | rnu |     |     | ZONCA    |
ADD      | ru  | rnu | lu  |     |     | ZONCA    |
ADD      | ru  | ru  | lu  |     |     | ZONCA    |
ADD      | ru  | ru  | ru  |     |     | ZONCA    |
ADD      | ru  | ru  | rnu |     |     | ZONCA    |
ADD      | ru  | rnu | ru  |     |     | ZONCA    |
ADD      | ru  | rnu | rnu |     |     | ZONCA    |
ADD      | rnd | rnd | ld  |     |     | ZONCA    |
ADD      | rnd | rd  | ld  |     |     | ZONCA    |
ADD      | rnd | rd  | rd  |     |     | ZONCA    |
ADD      | rnd | rd  | rnd |     |     | ZONCA    |
ADD      | rnd | rnd | rd  |     |     | ZONCA    |
ADD      | rnd | rnd | rnd |     |     | ZONCA    |
ADD      | rd  | rnd | ld  |     |     | ZONCA    |
ADD      | rd  | rd  | ld  |     |     | ZONCA    |
ADD      | rd  | rd  | rd  |     |     | ZONCA    |
ADD      | rd  | rd  | rnd |     |     | ZONCA    |
ADD      | rd  | rnd | rd  |     |     | ZONCA    |
ADD      | rd  | rnd | rnd |     |     | ZONCA    |
ADD      | rv2d| rv2d| lv2d|     |     | ZONCA    |
ADD      | rv2d| rv2d| rv2d|     |     | ZONCA    |
ADD      | rv2i| rv2i| lv2i|     |     | ZONCA    |
ADD      | rv2i| rv2i| rv2i|     |     | ZONCA    |
ADD      | rv3d| rv3d| lv3d|     |     | ZONCA    |
ADD      | rv3d| rv3d| rv3d|     |     | ZONCA    |
ADD      | rv3i| rv3i| lv3i|     |     | ZONCA    |
ADD      | rv3i| rv3i| rv3i|     |     | ZONCA    |
ADD      | rv4d| rv4d| lv4d|     |     | ZONCA    |
ADD      | rv4d| rv4d| rv4d|     |     | ZONCA    |
ADD      | rv4i| rv4i| lv4i|     |     | ZONCA    |
ADD      | rv4i| rv4i| rv4i|     |     | ZONCA    |
ADD      | rm2d| rm2d| lm2d|     |     | ZONCA    |
ADD      | rm2d| rm2d| rm2d|     |     | ZONCA    |
ADD      | rm2i| rm2i| lm2i|     |     | ZONCA    |
ADD      | rm2i| rm2i| rm2i|     |     | ZONCA    |
ADD      | rm3d| rm3d| lm3d|     |     | ZONCA    |
ADD      | rm3d| rm3d| rm3d|     |     | ZONCA    |
ADD      | rm3i| rm3i| lm3i|     |     | ZONCA    |
ADD      | rm3i| rm3i| rm3i|     |     | ZONCA    |
ADD      | rm4d| rm4d| lm4d|     |     | ZONCA    |
ADD      | rm4d| rm4d| rm4d|     |     | ZONCA    |
ADD      | rm4i| rm4i| lm4i|     |     | ZONCA    |
ADD      | rm4i| rm4i| rm4i|     |     | ZONCA    |


------------
| ADC      |
------------

Add Op1 and Op2 together with the Carry flag and store into Op0. Vector and
matricies are added element-wise.

Operation:
  Op0 <- Op1 + Op2 + C
  If Op0 is (all) zero then Z <- 1 else Z <- 0
  If Op0 is (all) negative then N <- 1 else N <- 0
  if Op* is integral:
    O <- Did (all) operations overflow?
    C <- Did (all) operations experience a carry?
  else:
    O <- 0
    C <- 0
  If Op0 is (any) NaN then A <- 1 else A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
ADC      | rnu | rnu | lu  |     |     | ZONCA    |
ADC      | rnu | ru  | lu  |     |     | ZONCA    |
ADC      | rnu | ru  | ru  |     |     | ZONCA    |
ADC      | rnu | ru  | rnu |     |     | ZONCA    |
ADC      | rnu | rnu | ru  |     |     | ZONCA    |
ADC      | rnu | rnu | rnu |     |     | ZONCA    |
ADC      | ru  | rnu | lu  |     |     | ZONCA    |
ADC      | ru  | ru  | lu  |     |     | ZONCA    |
ADC      | ru  | ru  | ru  |     |     | ZONCA    |
ADC      | ru  | ru  | rnu |     |     | ZONCA    |
ADC      | ru  | rnu | ru  |     |     | ZONCA    |
ADC      | ru  | rnu | rnu |     |     | ZONCA    |


------------
| SUB      |
------------

Sub Op2 from Op1 and store into Op0. Vector and matricies are subtracted
element-wise.

Operation:
  Op0 <- Op1 - Op2
  If Op0 is (all) zero then Z <- 1 else Z <- 0
  If Op0 is (all) negative then N <- 1 else N <- 0
  if Op* is integral:
    O <- Did (all) operations experience a overflow? (out of representation)
    C <- Did (all) operations experience a borrow?
  else:
    O <- 0
    C <- 0
  If Op0 is (any) NaN then A <- 1 else A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
SUB      | rnu | rnu | lu  |     |     | ZONCA    |
SUB      | rnu | ru  | lu  |     |     | ZONCA    |
SUB      | rnu | ru  | ru  |     |     | ZONCA    |
SUB      | rnu | ru  | rnu |     |     | ZONCA    |
SUB      | rnu | rnu | ru  |     |     | ZONCA    |
SUB      | rnu | rnu | rnu |     |     | ZONCA    |
SUB      | ru  | rnu | lu  |     |     | ZONCA    |
SUB      | ru  | ru  | lu  |     |     | ZONCA    |
SUB      | ru  | ru  | ru  |     |     | ZONCA    |
SUB      | ru  | ru  | rnu |     |     | ZONCA    |
SUB      | ru  | rnu | ru  |     |     | ZONCA    |
SUB      | ru  | rnu | rnu |     |     | ZONCA    |
SUB      | rnd | rnd | ld  |     |     | ZONCA    |
SUB      | rnd | rd  | ld  |     |     | ZONCA    |
SUB      | rnd | rd  | rd  |     |     | ZONCA    |
SUB      | rnd | rd  | rnd |     |     | ZONCA    |
SUB      | rnd | rnd | rd  |     |     | ZONCA    |
SUB      | rnd | rnd | rnd |     |     | ZONCA    |
SUB      | rd  | rnd | ld  |     |     | ZONCA    |
SUB      | rd  | rd  | ld  |     |     | ZONCA    |
SUB      | rd  | rd  | rd  |     |     | ZONCA    |
SUB      | rd  | rd  | rnd |     |     | ZONCA    |
SUB      | rd  | rnd | rd  |     |     | ZONCA    |
SUB      | rd  | rnd | rnd |     |     | ZONCA    |
SUB      | rv2d| rv2d| lv2d|     |     | ZONCA    |
SUB      | rv2d| rv2d| rv2d|     |     | ZONCA    |
SUB      | rv2i| rv2i| lv2i|     |     | ZONCA    |
SUB      | rv2i| rv2i| rv2i|     |     | ZONCA    |
SUB      | rv3d| rv3d| lv3d|     |     | ZONCA    |
SUB      | rv3d| rv3d| rv3d|     |     | ZONCA    |
SUB      | rv3i| rv3i| lv3i|     |     | ZONCA    |
SUB      | rv3i| rv3i| rv3i|     |     | ZONCA    |
SUB      | rv4d| rv4d| lv4d|     |     | ZONCA    |
SUB      | rv4d| rv4d| rv4d|     |     | ZONCA    |
SUB      | rv4i| rv4i| lv4i|     |     | ZONCA    |
SUB      | rv4i| rv4i| rv4i|     |     | ZONCA    |
SUB      | rm2d| rm2d| lm2d|     |     | ZONCA    |
SUB      | rm2d| rm2d| rm2d|     |     | ZONCA    |
SUB      | rm2i| rm2i| lm2i|     |     | ZONCA    |
SUB      | rm2i| rm2i| rm2i|     |     | ZONCA    |
SUB      | rm3d| rm3d| lm3d|     |     | ZONCA    |
SUB      | rm3d| rm3d| rm3d|     |     | ZONCA    |
SUB      | rm3i| rm3i| lm3i|     |     | ZONCA    |
SUB      | rm3i| rm3i| rm3i|     |     | ZONCA    |
SUB      | rm4d| rm4d| lm4d|     |     | ZONCA    |
SUB      | rm4d| rm4d| rm4d|     |     | ZONCA    |
SUB      | rm4i| rm4i| lm4i|     |     | ZONCA    |
SUB      | rm4i| rm4i| rm4i|     |     | ZONCA    |


------------
| UMUL     |
------------

Unsigned 128bit multiply Op1 and Op2 and store into (hi) Op0 (lo) Op0+1.
of Op0+1 and Op1 and/or Op2 overlap, the multiplication will proceed normally
and destroy the overlapped registers with the correct answer.

Operation:
  Op0, Op0+1 <- Op1 * Op2
  If Op0 and Op0+1 is zero then Z <- 1 else Z <- 0
  If Op0+1 is negative then N <- 1 else N <- 0
  If Op0 == 0:
    O <- 0
    C <- 0
  else:
    O <- 1
    C <- 1

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
UMUL     | ru  | rnu | lu  |     |     | ZONCA    |
UMUL     | ru  | ru  | lu  |     |     | ZONCA    |
UMUL     | ru  | ru  | ru  |     |     | ZONCA    |
UMUL     | ru  | ru  | rnu |     |     | ZONCA    |
UMUL     | ru  | rnu | ru  |     |     | ZONCA    |
UMUL     | ru  | rnu | rnu |     |     | ZONCA    |


------------
| MUL      |
------------

Signed 128bit multiply Op1 and Op2 and store into (hi) Op0 (lo) Op0+1.
of Op0+1 and Op1 and/or Op2 overlap, the multiplication will proceed normally
and destroy the overlapped registers with the correct answer.

Operation:
  Op0, Op0+1 <- Op1 * Op2
  If Op0 and Op0+1 is zero then Z <- 1 else Z <- 0
  If Op0+1 is negative then N <- 1 else N <- 0
  If Op0 == 0:
    O <- 0
    C <- 0
  else:
    O <- 1
    C <- 1

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
MUL      | ru  | rnu | lu  |     |     | ZONCA    |
MUL      | ru  | ru  | lu  |     |     | ZONCA    |
MUL      | ru  | ru  | ru  |     |     | ZONCA    |
MUL      | ru  | ru  | rnu |     |     | ZONCA    |
MUL      | ru  | rnu | ru  |     |     | ZONCA    |
MUL      | ru  | rnu | rnu |     |     | ZONCA    |
MUL      | rd  | rnd | ld  |     |     | ZONCA    |
MUL      | rd  | rd  | ld  |     |     | ZONCA    |
MUL      | rd  | rd  | rd  |     |     | ZONCA    |
MUL      | rd  | rd  | rnd |     |     | ZONCA    |
MUL      | rd  | rnd | rd  |     |     | ZONCA    |
MUL      | rd  | rnd | rnd |     |     | ZONCA    |
MUL      | rv2d| rv2d| lv2d|     |     | ZONCA    |
MUL      | rv2d| rv2d| rv2d|     |     | ZONCA    |
MUL      | rv2i| rv2i| lv2i|     |     | ZONCA    |
MUL      | rv2i| rv2i| rv2i|     |     | ZONCA    |
MUL      | rv3d| rv3d| lv3d|     |     | ZONCA    |
MUL      | rv3d| rv3d| rv3d|     |     | ZONCA    |
MUL      | rv3i| rv3i| lv3i|     |     | ZONCA    |
MUL      | rv3i| rv3i| rv3i|     |     | ZONCA    |
MUL      | rv4d| rv4d| lv4d|     |     | ZONCA    |
MUL      | rv4d| rv4d| rv4d|     |     | ZONCA    |
MUL      | rv4i| rv4i| lv4i|     |     | ZONCA    |
MUL      | rv4i| rv4i| rv4i|     |     | ZONCA    |
MUL      | rm2d| rm2d| lm2d|     |     | ZONCA    |
MUL      | rm2d| rm2d| rm2d|     |     | ZONCA    |
MUL      | rm2i| rm2i| lm2i|     |     | ZONCA    |
MUL      | rm2i| rm2i| rm2i|     |     | ZONCA    |
MUL      | rm3d| rm3d| lm3d|     |     | ZONCA    |
MUL      | rm3d| rm3d| rm3d|     |     | ZONCA    |
MUL      | rm3i| rm3i| lm3i|     |     | ZONCA    |
MUL      | rm3i| rm3i| rm3i|     |     | ZONCA    |
MUL      | rm4d| rm4d| lm4d|     |     | ZONCA    |
MUL      | rm4d| rm4d| rm4d|     |     | ZONCA    |
MUL      | rm4i| rm4i| lm4i|     |     | ZONCA    |
MUL      | rm4i| rm4i| rm4i|     |     | ZONCA    |


------------
| DOT      |
------------

Perform the dot product between Op1 and Op2 and store result in Op0.

Operation:
  Op0 <- Op1 dot Op2
  If Op0 is zero then Z <- 1 else Z <- 0
  If Op0 is negative then N <- 1 else N <- 0
  if Op* is integral:
    O <- Did (all) operations overflow?
    C <- Did (all) operations experience a carry?
  else:
    O <- 0
    C <- 0
  If Op0 is (any) NaN then A <- 1 else A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
DOT      | rv2d| rv2d| lv2d|     |     | ZONCA    |
DOT      | rv2d| rv2d| rv2d|     |     | ZONCA    |
DOT      | rv2i| rv2i| lv21|     |     | ZONCA    |
DOT      | rv2i| rv2i| rv21|     |     | ZONCA    |
DOT      | rv3d| rv3d| lv3d|     |     | ZONCA    |
DOT      | rv3d| rv3d| rv3d|     |     | ZONCA    |
DOT      | rv3i| rv3i| lv31|     |     | ZONCA    |
DOT      | rv3i| rv3i| rv31|     |     | ZONCA    |
DOT      | rv4d| rv4d| lv4d|     |     | ZONCA    |
DOT      | rv4d| rv4d| rv4d|     |     | ZONCA    |
DOT      | rv4i| rv4i| lv41|     |     | ZONCA    |
DOT      | rv4i| rv4i| rv41|     |     | ZONCA    |


------------
| CROSS    |
------------

We assume a default right handed coordinate system.
Perform the cross product between Op1 and Op2 and store result in Op0.
Assume lu == 0 is the default.

Operation:
  switch lu:
    case 0:
      Op0 <- Op1 cross Op2
      break;
    case 1:
      Op0 <- Op2 cross Op1
      break;
    default:
      error
      break;
  If Op0 is (all) zero then Z <- 1 else Z <- 0
  If Op0 is (all) negative then N <- 1 else N <- 0
  If Op0 is (any) NaN then A <- 1 else A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
CROSS    | rv3d| rv3d| lv3d| lu  |     | ZNA      |
CROSS    | rv3d| rv3d| rv3d| lu  |     | ZNA      |
CROSS    | rv3i| rv3i| lv31| lu  |     | ZNA      |
CROSS    | rv3i| rv3i| rv31| lu  |     | ZNA      |


------------
| MATMUL   |
------------

This instruction can multiply matrices of the same rank, or a matrix and a
vector, or two vectors (to form an outer product). The lu operand indicates the
ordering of the multiply. Matrix multiplication is not commutative, so the
ordering must be explicitly specified. Given that, assume lu = 0 as the
default.

Matrix/vector multiply Op1 * Op2 and store in Op0. Op1 and Op2 may be
matrices or vectors as defined by the instruction operands. 

Operation:
  Depending on the operands, one of these will be chosen:
    matrix0 <- matrix1 * matrix2 OR matrix2 * matrix1 (typical matrix multiply)
    vector0 <- vector1 * matrix2 OR matrix2 * vector1 (apply mat to point)
    matrix0 <- vector1 * vector2 OR vector2 * vector1 (outer product!)
  switch lu:
    case 0:
      Op0 <- Op1 * Op2
      break;
    case 1:
      Op0 <- Op2 * Op1
      break;
    default:
      error
      break;
  If Op0 is (all) zero then Z <- 1 else Z <- 0
  If Op0 is (all) negative then N <- 1 else N <- 0
  If Op0 is (any) NaN then A <- 1 else A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
MATMUL   | rm2d| rm2d| lm2d| lu  |     | ZNA      |
MATMUL   | rm2d| rm2d| rm2d| lu  |     | ZNA      |
MATMUL   | rm2i| rm2i| lm2i| lu  |     | ZNA      |
MATMUL   | rm2i| rm2i| rm2i| lu  |     | ZNA      |
MATMUL   | rm3d| rm3d| lm3d| lu  |     | ZNA      |
MATMUL   | rm3d| rm3d| rm3d| lu  |     | ZNA      |
MATMUL   | rm3i| rm3i| lm3i| lu  |     | ZNA      |
MATMUL   | rm3i| rm3i| rm3i| lu  |     | ZNA      |
MATMUL   | rm4d| rm4d| lm4d| lu  |     | ZNA      |
MATMUL   | rm4d| rm4d| rm4d| lu  |     | ZNA      |
MATMUL   | rm4i| rm4i| lm4i| lu  |     | ZNA      |
MATMUL   | rm4i| rm4i| rm4i| lu  |     | ZNA      |
MATMUL   | rv2d| rv2d| lm2d| lu  |     | ZNA      |
MATMUL   | rv2d| rv2d| rm2d| lu  |     | ZNA      |
MATMUL   | rv2i| rv2i| lm2i| lu  |     | ZNA      |
MATMUL   | rv2i| rv2i| rm2i| lu  |     | ZNA      |
MATMUL   | rv3d| rv3d| lm3d| lu  |     | ZNA      |
MATMUL   | rv3d| rv3d| rm3d| lu  |     | ZNA      |
MATMUL   | rv3i| rv3i| lm3i| lu  |     | ZNA      |
MATMUL   | rv3i| rv3i| rm3i| lu  |     | ZNA      |
MATMUL   | rv4d| rv4d| lm4d| lu  |     | ZNA      |
MATMUL   | rv4d| rv4d| rm4d| lu  |     | ZNA      |
MATMUL   | rv4i| rv4i| lm4i| lu  |     | ZNA      |
MATMUL   | rv4i| rv4i| rm4i| lu  |     | ZNA      |
MATMUL   | rm2d| rv2d| lv2d| lu  |     | ZNA      |
MATMUL   | rm2d| rv2d| rv2d| lu  |     | ZNA      |
MATMUL   | rm2i| rv2i| lv2i| lu  |     | ZNA      |
MATMUL   | rm2i| rv2i| rv2i| lu  |     | ZNA      |
MATMUL   | rm3d| rv3d| lv3d| lu  |     | ZNA      |
MATMUL   | rm3d| rv3d| rv3d| lu  |     | ZNA      |
MATMUL   | rm3i| rv3i| lv3i| lu  |     | ZNA      |
MATMUL   | rm3i| rv3i| rv3i| lu  |     | ZNA      |
MATMUL   | rm4d| rv4d| lv4d| lu  |     | ZNA      |
MATMUL   | rm4d| rv4d| rv4d| lu  |     | ZNA      |
MATMUL   | rm4i| rv4i| lv4i| lu  |     | ZNA      |
MATMUL   | rm4i| rv4i| rv4i| lu  |     | ZNA      |


------------
| DIV      |
------------

Divide op1 by op2 and store in op0.
If op1 and op2 are vectors or matrices then divide them element wise. 
If op1 is a vector or matrix and op2 is a scalar then divide each element 
by the single scalar and store into Op0. 
If op1 is a integer type, then treat the ru or rnu as a _signed_ number
with doing the division this limits the magnitude of the division.

Operation:
  op0 <- op1 / op2
  If Op0 is (all) zero then Z <- 1 else Z <- 0
  If Op0 is (all) negative then N <- 1 else N <- 0
  If Op0 is (any) NaN then A <- 1 else A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
DIV      | ru  | rnu | lu  |     |     | ZNA      |
DIV      | ru  | ru  | lu  |     |     | ZNA      |
DIV      | ru  | ru  | ru  |     |     | ZNA      |
DIV      | ru  | ru  | rnu |     |     | ZNA      |
DIV      | ru  | rnu | ru  |     |     | ZNA      |
DIV      | ru  | rnu | rnu |     |     | ZNA      |
DIV      | rd  | rnd | ld  |     |     | ZNA      |
DIV      | rd  | rd  | ld  |     |     | ZNA      |
DIV      | rd  | rd  | rd  |     |     | ZNA      |
DIV      | rd  | rd  | rnd |     |     | ZNA      |
DIV      | rd  | rnd | rd  |     |     | ZNA      |
DIV      | rd  | rnd | rnd |     |     | ZNA      |
DIV      | rv2d| rv2d| ld  |     |     | ZNA      |
DIV      | rv2d| rv2d| rd  |     |     | ZNA      |
DIV      | rv2d| rv2d| rnd |     |     | ZNA      |
DIV      | rv2d| rv2d| lv2d|     |     | ZNA      |
DIV      | rv2d| rv2d| rv2d|     |     | ZNA      |
DIV      | rv2i| rv2i| lu  |     |     | ZNA      |
DIV      | rv2i| rv2i| ru  |     |     | ZNA      |
DIV      | rv2i| rv2i| rnu |     |     | ZNA      |
DIV      | rv2i| rv2i| lv2i|     |     | ZNA      |
DIV      | rv2i| rv2i| rv2i|     |     | ZNA      |
DIV      | rv3d| rv3d| ld  |     |     | ZNA      |
DIV      | rv3d| rv3d| rd  |     |     | ZNA      |
DIV      | rv3d| rv3d| rnd |     |     | ZNA      |
DIV      | rv3d| rv3d| lv3d|     |     | ZNA      |
DIV      | rv3d| rv3d| rv3d|     |     | ZNA      |
DIV      | rv3i| rv3i| lu  |     |     | ZNA      |
DIV      | rv3i| rv3i| ru  |     |     | ZNA      |
DIV      | rv3i| rv3i| rnu |     |     | ZNA      |
DIV      | rv3i| rv3i| lv3i|     |     | ZNA      |
DIV      | rv3i| rv3i| rv3i|     |     | ZNA      |
DIV      | rv4d| rv4d| ld  |     |     | ZNA      |
DIV      | rv4d| rv4d| rd  |     |     | ZNA      |
DIV      | rv4d| rv4d| rnd |     |     | ZNA      |
DIV      | rv4d| rv4d| lv4d|     |     | ZNA      |
DIV      | rv4d| rv4d| rv4d|     |     | ZNA      |
DIV      | rv4i| rv4i| lu  |     |     | ZNA      |
DIV      | rv4i| rv4i| ru  |     |     | ZNA      |
DIV      | rv4i| rv4i| rnu |     |     | ZNA      |
DIV      | rv4i| rv4i| lv4i|     |     | ZNA      |
DIV      | rv4i| rv4i| rv4i|     |     | ZNA      |
DIV      | rm2d| rm2d| ld  |     |     | ZNA      |
DIV      | rm2d| rm2d| rd  |     |     | ZNA      |
DIV      | rm2d| rm2d| rnd |     |     | ZNA      |
DIV      | rm2d| rm2d| lm2d|     |     | ZNA      |
DIV      | rm2d| rm2d| rm2d|     |     | ZNA      |
DIV      | rm2i| rm2i| lu  |     |     | ZNA      |
DIV      | rm2i| rm2i| ru  |     |     | ZNA      |
DIV      | rm2i| rm2i| rnu |     |     | ZNA      |
DIV      | rm2i| rm2i| lm2i|     |     | ZNA      |
DIV      | rm2i| rm2i| rm2i|     |     | ZNA      |
DIV      | rm3d| rm3d| ld  |     |     | ZNA      |
DIV      | rm3d| rm3d| rd  |     |     | ZNA      |
DIV      | rm3d| rm3d| rnd |     |     | ZNA      |
DIV      | rm3d| rm3d| lm3d|     |     | ZNA      |
DIV      | rm3d| rm3d| rm3d|     |     | ZNA      |
DIV      | rm3i| rm3i| lu  |     |     | ZNA      |
DIV      | rm3i| rm3i| ru  |     |     | ZNA      |
DIV      | rm3i| rm3i| rnu |     |     | ZNA      |
DIV      | rm3i| rm3i| lm3i|     |     | ZNA      |
DIV      | rm3i| rm3i| rm3i|     |     | ZNA      |
DIV      | rm4d| rm4d| ld  |     |     | ZNA      |
DIV      | rm4d| rm4d| rd  |     |     | ZNA      |
DIV      | rm4d| rm4d| rnd |     |     | ZNA      |
DIV      | rm4d| rm4d| lm4d|     |     | ZNA      |
DIV      | rm4d| rm4d| rm4d|     |     | ZNA      |
DIV      | rm4i| rm4i| lu  |     |     | ZNA      | 
DIV      | rm4i| rm4i| ru  |     |     | ZNA      | 
DIV      | rm4i| rm4i| rnu |     |     | ZNA      | 
DIV      | rm4i| rm4i| lm4i|     |     | ZNA      | 
DIV      | rm4i| rm4i| rm4i|     |     | ZNA      |


------------
| ROLLL    |
------------

Roll Op1 left by (Op2 % 64) bits then store into Op0. Only the bits in the
register are rolled.

Operation:
  op0 <- op1 ROLL-LEFT (op2 % 64)
  If Op0 is zero then Z <- 1 else Z <- 0
  If Op0 is negative then N <- 1 else N <- 0
  A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
ROLLL    | rnu | rnu | lu  |     |     | ZNA      
ROLLL    | rnu | ru  | lu  |     |     | ZNA      |
ROLLL    | rnu | ru  | ru  |     |     | ZNA      |
ROLLL    | rnu | ru  | rnu |     |     | ZNA      |
ROLLL    | rnu | rnu | ru  |     |     | ZNA      |
ROLLL    | rnu | rnu | rnu |     |     | ZNA      |
ROLLL    | ru  | rnu | lu  |     |     | ZNA      |
ROLLL    | ru  | ru  | lu  |     |     | ZNA      |
ROLLL    | ru  | ru  | ru  |     |     | ZNA      |
ROLLL    | ru  | ru  | rnu |     |     | ZNA      |
ROLLL    | ru  | rnu | ru  |     |     | ZNA      |
ROLLL    | ru  | rnu | rnu |     |     | ZNA      |


------------
| ROLLR    |
------------

Roll Op1 right by (Op2 % 64) bits then store into Op0. Only the bits in the
register are rolled.

Operation:
  op0 <- op1 ROLL-RIGHT (op2 % 64)
  If Op0 is zero then Z <- 1 else Z <- 0
  If Op0 is negative then N <- 1 else N <- 0
  A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
ROLLR    | rnu | rnu | lu  |     |     | ZNA      |
ROLLR    | rnu | ru  | lu  |     |     | ZNA      |
ROLLR    | rnu | ru  | ru  |     |     | ZNA      |
ROLLR    | rnu | ru  | rnu |     |     | ZNA      |
ROLLR    | rnu | rnu | ru  |     |     | ZNA      |
ROLLR    | rnu | rnu | rnu |     |     | ZNA      |
ROLLR    | ru  | rnu | lu  |     |     | ZNA      |
ROLLR    | ru  | ru  | lu  |     |     | ZNA      |
ROLLR    | ru  | ru  | ru  |     |     | ZNA      |
ROLLR    | ru  | ru  | rnu |     |     | ZNA      |
ROLLR    | ru  | rnu | ru  |     |     | ZNA      |
ROLLR    | ru  | rnu | rnu |     |     | ZNA      |


------------
| ROLLCL   |
------------

Roll Op1 left by (Op2 % 65) bits through the carry bit then store into Op0.

Operation:
  op0 <- op1 ROLL-CARRY-LEFT (op2 % 65)
  If Op0 is zero then Z <- 1 else Z <- 0
  If Op0 is negative then N <- 1 else N <- 0
  C <- undefined
  A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
ROLLCL   | rnu | rnu | lu  |     |     | ZNCA     |
ROLLCL   | rnu | ru  | lu  |     |     | ZNCA     |
ROLLCL   | rnu | ru  | ru  |     |     | ZNCA     |
ROLLCL   | rnu | ru  | rnu |     |     | ZNCA     |
ROLLCL   | rnu | rnu | ru  |     |     | ZNCA     |
ROLLCL   | rnu | rnu | rnu |     |     | ZNCA     |
ROLLCL   | ru  | rnu | lu  |     |     | ZNCA     |
ROLLCL   | ru  | ru  | lu  |     |     | ZNCA     |
ROLLCL   | ru  | ru  | ru  |     |     | ZNCA     |
ROLLCL   | ru  | ru  | rnu |     |     | ZNCA     |
ROLLCL   | ru  | rnu | ru  |     |     | ZNCA     |
ROLLCL   | ru  | rnu | rnu |     |     | ZNCA     |


------------
| ROLLCL   |
------------

Roll Op1 right by (Op2 % 65) bits through the carry bit then store into Op0.

Operation:
  op0 <- op1 ROLL-CARRY-RIGHT (op2 % 65)
  If Op0 is zero then Z <- 1 else Z <- 0
  If Op0 is negative then N <- 1 else N <- 0
  C <- undefined
  A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
ROLLCR   | rnu | rnu | lu  |     |     | ZNCA     |
ROLLCR   | rnu | ru  | lu  |     |     | ZNCA     |
ROLLCR   | rnu | ru  | ru  |     |     | ZNCA     |
ROLLCR   | rnu | ru  | rnu |     |     | ZNCA     |
ROLLCR   | rnu | rnu | ru  |     |     | ZNCA     |
ROLLCR   | rnu | rnu | rnu |     |     | ZNCA     |
ROLLCR   | ru  | rnu | lu  |     |     | ZNCA     |
ROLLCR   | ru  | ru  | lu  |     |     | ZNCA     |
ROLLCR   | ru  | ru  | ru  |     |     | ZNCA     |
ROLLCR   | ru  | ru  | rnu |     |     | ZNCA     |
ROLLCR   | ru  | rnu | ru  |     |     | ZNCA     |
ROLLCR   | ru  | rnu | rnu |     |     | ZNCA     |

------------
| ARITHSHL |
------------

Perform an arithmetic shift left of Op1 by Op2 bits then store into Op0.

Operation:
  op0 <- op1 ARITHMETIC-SHIFT-LEFT op2 bits
  If Op0 is zero then Z <- 1 else Z <- 0
  If Op0 is negative then N <- 1 else N <- 0
  A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
ARITHSHL | rnu | rnu | lu  |     |     | ZNA      |
ARITHSHL | rnu | ru  | lu  |     |     | ZNA      |
ARITHSHL | rnu | ru  | ru  |     |     | ZNA      |
ARITHSHL | rnu | ru  | rnu |     |     | ZNA      |
ARITHSHL | rnu | rnu | ru  |     |     | ZNA      |
ARITHSHL | rnu | rnu | rnu |     |     | ZNA      |
ARITHSHL | ru  | rnu | lu  |     |     | ZNA      |
ARITHSHL | ru  | ru  | lu  |     |     | ZNA      |
ARITHSHL | ru  | ru  | ru  |     |     | ZNA      |
ARITHSHL | ru  | ru  | rnu |     |     | ZNA      |
ARITHSHL | ru  | rnu | ru  |     |     | ZNA      |
ARITHSHL | ru  | rnu | rnu |     |     | ZNA      |

------------
| ARITHSHR |
------------

Perform an arithmetic shift right of Op1 by Op2 bits then store into Op0.
This instruction preserves the most significant bit as it shifts to the right.

Operation:
  op0 <- op1 ARITHMETIC-SHIFT-RIGHT op2 bits
  If Op0 is zero then Z <- 1 else Z <- 0
  If Op0 is negative then N <- 1 else N <- 0
  A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
ARITHSHR | rnu | rnu | lu  |     |     | ZNA      |
ARITHSHR | rnu | ru  | lu  |     |     | ZNA      |
ARITHSHR | rnu | ru  | ru  |     |     | ZNA      |
ARITHSHR | rnu | ru  | rnu |     |     | ZNA      |
ARITHSHR | rnu | rnu | ru  |     |     | ZNA      |
ARITHSHR | rnu | rnu | rnu |     |     | ZNA      |
ARITHSHR | ru  | rnu | lu  |     |     | ZNA      |
ARITHSHR | ru  | ru  | lu  |     |     | ZNA      |
ARITHSHR | ru  | ru  | ru  |     |     | ZNA      |
ARITHSHR | ru  | ru  | rnu |     |     | ZNA      |
ARITHSHR | ru  | rnu | ru  |     |     | ZNA      |
ARITHSHR | ru  | rnu | rnu |     |     | ZNA      |

------------
| LOGICSHL |
------------

Perform an logcal shift left of Op1 by Op2 bits then store into Op0.
This instruction is identical to ARITHSHL.

Operation:
  op0 <- op1 LOGICAL-SHIFT-LEFT op2 bits
  If Op0 is zero then Z <- 1 else Z <- 0
  If Op0 is negative then N <- 1 else N <- 0
  A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
LOGICSHL | rnu | rnu | lu  |     |     | ZNA      |
LOGICSHL | rnu | ru  | lu  |     |     | ZNA      |
LOGICSHL | rnu | ru  | ru  |     |     | ZNA      |
LOGICSHL | rnu | ru  | rnu |     |     | ZNA      |
LOGICSHL | rnu | rnu | ru  |     |     | ZNA      |
LOGICSHL | rnu | rnu | rnu |     |     | ZNA      |
LOGICSHL | ru  | rnu | lu  |     |     | ZNA      |
LOGICSHL | ru  | ru  | lu  |     |     | ZNA      |
LOGICSHL | ru  | ru  | ru  |     |     | ZNA      |
LOGICSHL | ru  | ru  | rnu |     |     | ZNA      |
LOGICSHL | ru  | rnu | ru  |     |     | ZNA      |
LOGICSHL | ru  | rnu | rnu |     |     | ZNA      |

------------
| LOGICSHR |
------------

Perform an logical shift right of Op1 by Op2 bits then store into Op0.
This instruction fills the leftmost bits with 0 as it shifts to the right.

Operation:
  op0 <- op1 LOGICAL-SHIFT-RIGHT op2 bits
  If Op0 is zero then Z <- 1 else Z <- 0
  If Op0 is negative then N <- 1 else N <- 0
  A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
LOGICSHR | rnu | rnu | lu  |     |     | ZNA      |
LOGICSHR | rnu | ru  | lu  |     |     | ZNA      |
LOGICSHR | rnu | ru  | ru  |     |     | ZNA      |
LOGICSHR | rnu | ru  | rnu |     |     | ZNA      |
LOGICSHR | rnu | rnu | ru  |     |     | ZNA      |
LOGICSHR | rnu | rnu | rnu |     |     | ZNA      |
LOGICSHR | ru  | rnu | lu  |     |     | ZNA      |
LOGICSHR | ru  | ru  | lu  |     |     | ZNA      |
LOGICSHR | ru  | ru  | ru  |     |     | ZNA      |
LOGICSHR | ru  | ru  | rnu |     |     | ZNA      |
LOGICSHR | ru  | rnu | ru  |     |     | ZNA      |
LOGICSHR | ru  | rnu | rnu |     |     | ZNA      |

------------
| AND      |
------------

Perform a logical AND between Op1 and Op2 and store into Op0.

Operation:
  op0 <- op1 AND op2
  If Op0 is zero then Z <- 1 else Z <- 0
  If Op0 is negative then N <- 1 else N <- 0
  O <- 0
  C <- 0
  A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
AND      | rnu | rnu | lu  |     |     | ZONCA    |
AND      | rnu | ru  | lu  |     |     | ZONCA    |
AND      | rnu | ru  | ru  |     |     | ZONCA    |
AND      | rnu | ru  | rnu |     |     | ZONCA    |
AND      | rnu | rnu | ru  |     |     | ZONCA    |
AND      | rnu | rnu | rnu |     |     | ZONCA    |
AND      | ru  | rnu | lu  |     |     | ZONCA    |
AND      | ru  | ru  | lu  |     |     | ZONCA    |
AND      | ru  | ru  | ru  |     |     | ZONCA    |
AND      | ru  | ru  | rnu |     |     | ZONCA    |
AND      | ru  | rnu | ru  |     |     | ZONCA    |
AND      | ru  | rnu | rnu |     |     | ZONCA    |

------------
| OR       |
------------

Perform a logical OR between Op1 and Op2 and store into Op0.

Operation:
  op0 <- op1 OR op2
  If Op0 is zero then Z <- 1 else Z <- 0
  If Op0 is negative then N <- 1 else N <- 0
  O <- 0
  C <- 0
  A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
OR       | rnu | rnu | lu  |     |     | ZONCA    |
OR       | rnu | ru  | lu  |     |     | ZONCA    |
OR       | rnu | ru  | ru  |     |     | ZONCA    |
OR       | rnu | ru  | rnu |     |     | ZONCA    |
OR       | rnu | rnu | ru  |     |     | ZONCA    |
OR       | rnu | rnu | rnu |     |     | ZONCA    |
OR       | ru  | rnu | lu  |     |     | ZONCA    |
OR       | ru  | ru  | lu  |     |     | ZONCA    |
OR       | ru  | ru  | ru  |     |     | ZONCA    |
OR       | ru  | ru  | rnu |     |     | ZONCA    |
OR       | ru  | rnu | ru  |     |     | ZONCA    |
OR       | ru  | rnu | rnu |     |     | ZONCA    |

------------
| XOR      |
------------

Perform an exclusive OR between Op1 and Op2 and store into Op0.

Operation:
  op0 <- op1 XOR op2
  If Op0 is zero then Z <- 1 else Z <- 0
  If Op0 is negative then N <- 1 else N <- 0
  O <- 0
  C <- 0
  A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
XOR      | rnu | rnu | lu  |     |     | ZONCA    |
XOR      | rnu | ru  | lu  |     |     | ZONCA    |
XOR      | rnu | ru  | ru  |     |     | ZONCA    |
XOR      | rnu | ru  | rnu |     |     | ZONCA    |
XOR      | rnu | rnu | ru  |     |     | ZONCA    |
XOR      | rnu | rnu | rnu |     |     | ZONCA    |
XOR      | ru  | rnu | lu  |     |     | ZONCA    |
XOR      | ru  | ru  | lu  |     |     | ZONCA    |
XOR      | ru  | ru  | ru  |     |     | ZONCA    |
XOR      | ru  | ru  | rnu |     |     | ZONCA    |
XOR      | ru  | rnu | ru  |     |     | ZONCA    |
XOR      | ru  | rnu | rnu |     |     | ZONCA    |

------------
| NOT      |
------------

Perform a logical NOT of Op1 and store into Op0.

Operation:
  op0 <- NOT op1
  If Op0 is zero then Z <- 1 else Z <- 0
  If Op0 is negative then N <- 1 else N <- 0
  O <- 0
  C <- 0
  A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
NOT      | ru  | ru  |     |     |     | ZONCA    |
NOT      | ru  | rnu |     |     |     | ZONCA    |
NOT      | rnu | ru  |     |     |     | ZONCA    |
NOT      | rnu | rnu |     |     |     | ZONCA    |

------------
| UCAST    |
------------

Perform a signed integer cast of the double in Op1 and store into Op0.
This means that the representable number is from -Long to Long.

Operation:
  op0 <- Integer Cast of Op1
  If Op0 is zero then Z <- 1 else Z <- 0
  If Op0 is negative then N <- 1 else N <- 0
  O <- 0
  C <- 0
  A <- Set if NaN

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
UCAST    | ru  | ld  |     |     |     | ZONCA    |
UCAST    | ru  | rd  |     |     |     | ZONCA    |
UCAST    | ru  | rnd |     |     |     | ZONCA    |
UCAST    | rnu | ld  |     |     |     | ZONCA    |
UCAST    | rnu | rd  |     |     |     | ZONCA    |
UCAST    | rnu | rnd |     |     |     | ZONCA    |

------------
| DCAST    |
------------

Perform a double cast of the ULong (treated as a signed long) in 
Op1 and store into Op0.

Operation:
  op0 <- Double Cast of Op1
  If Op0 is zero then Z <- 1 else Z <- 0
  If Op0 is negative then N <- 1 else N <- 0
  O <- 0
  C <- 0
  A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
DCAST    | rd  | lu  |     |     |     | ZONCA    |
DCAST    | rd  | ru  |     |     |     | ZONCA    |
DCAST    | rd  | rnu |     |     |     | ZONCA    |
DCAST    | rnd | lu  |     |     |     | ZONCA    |
DCAST    | rnd | ru  |     |     |     | ZONCA    |
DCAST    | rnd | rnu |     |     |     | ZONCA    |

------------
| SQRT     |
------------

Perform a square root of the double in Op1 and store into Op0.
If Op1 is a negative number, this will result in a NaN.

Operation:
  op0 <- sqrt Op1
  If Op0 is zero then Z <- 1 else Z <- 0
  If Op0 is negative then N <- 1 else N <- 0
  O <- 0
  C <- 0
  If Op1 is negative then A <- 1 else A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
SQRT     | rd  | ld  |     |     |     | ZONCA    |
SQRT     | rd  | rd  |     |     |     | ZONCA    |
SQRT     | rd  | rnd |     |     |     | ZONCA    |
SQRT     | rnd | ld  |     |     |     | ZONCA    |
SQRT     | rnd | rd  |     |     |     | ZONCA    |
SQRT     | rnd | rnd |     |     |     | ZONCA    |

------------
| SIN      |
------------

Perform a sine of the double in Op1 and store into Op0.

Operation:
  op0 <- sin Op1
  If Op0 is zero then Z <- 1 else Z <- 0
  If Op0 is negative then N <- 1 else N <- 0
  O <- 0
  C <- 0
  A <- 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
SIN      | rd  | ld  |     |     |     | ZONCA    |
SIN      | rd  | rd  |     |     |     | ZONCA    |
SIN      | rd  | rnd |     |     |     | ZONCA    |
SIN      | rnd | ld  |     |     |     | ZONCA    |
SIN      | rnd | rd  |     |     |     | ZONCA    |
SIN      | rnd | rnd |     |     |     | ZONCA    |

------------
| ASIN     |
------------

Perform an arcsine of the in Op1 and store into Op0.
If Op1 is out of the range of [-1, 1], then the result is a NaN.

Operation:
  op0 <- arcsin Op1
  If Op0 is zero then Z <- 1 else Z <- 0
  If Op0 is negative then N <- 1 else N <- 0
  O <- 0
  C <- 0
  If Op1 is in [-1, 1] then A <- 0 else A <- 1

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
ASIN     | rd  | ld  |     |     |     |          | # Perform ARCSIN
ASIN     | rd  | rd  |     |     |     |          |
ASIN     | rd  | rnd |     |     |     |          |
ASIN     | rnd | ld  |     |     |     |          |
ASIN     | rnd | rd  |     |     |     |          |
ASIN     | rnd | rnd |     |     |     |          |

KEEP GOING

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
CSC      | rd  | ld  |     |     |     |          | # Perform CSC
CSC      | rd  | rd  |     |     |     |          |
CSC      | rd  | rnd |     |     |     |          |
CSC      | rnd | ld  |     |     |     |          |
CSC      | rnd | rd  |     |     |     |          |
CSC      | rnd | rnd |     |     |     |          |

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
ACSC     | rd  | ld  |     |     |     |          | # Perform ARCCSC
ACSC     | rd  | rd  |     |     |     |          |
ACSC     | rd  | rnd |     |     |     |          |
ACSC     | rnd | ld  |     |     |     |          |
ACSC     | rnd | rd  |     |     |     |          |
ACSC     | rnd | rnd |     |     |     |          |

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
COS      | rd  | ld  |     |     |     |          | # Perform COS
COS      | rd  | rd  |     |     |     |          |
COS      | rd  | rnd |     |     |     |          |
COS      | rnd | ld  |     |     |     |          |
COS      | rnd | rd  |     |     |     |          |
COS      | rnd | rnd |     |     |     |          |

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
ACOS     | rd  | ld  |     |     |     |          | # Perform ARCCOS
ACOS     | rd  | rd  |     |     |     |          |
ACOS     | rd  | rnd |     |     |     |          |
ACOS     | rnd | ld  |     |     |     |          |
ACOS     | rnd | rd  |     |     |     |          |
ACOS     | rnd | rnd |     |     |     |          |

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
SEC      | rd  | ld  |     |     |     |          | # Perform SEC
SEC      | rd  | rd  |     |     |     |          |
SEC      | rd  | rnd |     |     |     |          |
SEC      | rnd | ld  |     |     |     |          |
SEC      | rnd | rd  |     |     |     |          |
SEC      | rnd | rnd |     |     |     |          |

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
ASEC     | rd  | ld  |     |     |     |          | # Perform ARCSEC
ASEC     | rd  | rd  |     |     |     |          |
ASEC     | rd  | rnd |     |     |     |          |
ASEC     | rnd | ld  |     |     |     |          |
ASEC     | rnd | rd  |     |     |     |          |
ASEC     | rnd | rnd |     |     |     |          |

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
TAN      | rd  | ld  |     |     |     |          | # Perform TAN
TAN      | rd  | rd  |     |     |     |          |
TAN      | rd  | rnd |     |     |     |          |
TAN      | rnd | ld  |     |     |     |          |
TAN      | rnd | rd  |     |     |     |          |
TAN      | rnd | rnd |     |     |     |          |

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
ATAN     | rd  | ld  |     |     |     |          | # Perform ARCTAN
ATAN     | rd  | rd  |     |     |     |          |
ATAN     | rd  | rnd |     |     |     |          |
ATAN     | rnd | ld  |     |     |     |          |
ATAN     | rnd | rd  |     |     |     |          |
ATAN     | rnd | rnd |     |     |     |          |

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
COT      | rd  | ld  |     |     |     |          | # Perform COT
COT      | rd  | rd  |     |     |     |          |
COT      | rd  | rnd |     |     |     |          |
COT      | rnd | ld  |     |     |     |          |
COT      | rnd | rd  |     |     |     |          |
COT      | rnd | rnd |     |     |     |          |

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
ACOT     | rd  | ld  |     |     |     |          | # Perform ARCCOT
ACOT     | rd  | rd  |     |     |     |          |
ACOT     | rd  | rnd |     |     |     |          |
ACOT     | rnd | ld  |     |     |     |          |
ACOT     | rnd | rd  |     |     |     |          |
ACOT     | rnd | rnd |     |     |     |          |

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
LOG10    | rd  | ld  |     |     |     |          | # Perform LOG base 10
LOG10    | rd  | rd  |     |     |     |          |
LOG10    | rd  | rnd |     |     |     |          |
LOG10    | rnd | ld  |     |     |     |          |
LOG10    | rnd | rd  |     |     |     |          |
LOG10    | rnd | rnd |     |     |     |          |

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
LN       | rd  | ld  |     |     |     |          | # Perform LOG base e
LN       | rd  | rd  |     |     |     |          |
LN       | rd  | rnd |     |     |     |          |
LN       | rnd | ld  |     |     |     |          |
LN       | rnd | rd  |     |     |     |          |
LN       | rnd | rnd |     |     |     |          |

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
EXP      | rd  | ld  |     |     |     |          | # Perform EXP: op0 <- e ^ op1
EXP      | rd  | rd  |     |     |     |          |
EXP      | rd  | rnd |     |     |     |          |
EXP      | rnd | ld  |     |     |     |          |
EXP      | rnd | rd  |     |     |     |          |
EXP      | rnd | rnd |     |     |     |          |

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
POW      | rnd | rnd | ld  |     |     |          | # Perform POW: op0 < op1 ^ op2
POW      | rnd | rd  | ld  |     |     |          |
POW      | rnd | rd  | rd  |     |     |          |
POW      | rnd | rd  | rnd |     |     |          |
POW      | rnd | rnd | rd  |     |     |          |
POW      | rnd | rnd | rnd |     |     |          |
POW      | rd  | rnd | ld  |     |     |          |
POW      | rd  | rd  | ld  |     |     |          |
POW      | rd  | rd  | rd  |     |     |          |
POW      | rd  | rd  | rnd |     |     |          |
POW      | rd  | rnd | rd  |     |     |          |
POW      | rd  | rnd | rnd |     |     |          |


# [Part I]

# Traditional CMP instructions: (op0 - op1) then set flags

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
CMP      | ru  | lu  |     |     |     |          | # CMP U regs (set ZONC flags)
CMP      | ru  | ru  |     |     |     |          |
CMP      | ru  | rnu |     |     |     |          |
CMP      | rnu | lu  |     |     |     |          |
CMP      | rnu | ru  |     |     |     |          |
CMP      | rnu | rnu |     |     |     |          |
CMP      | rd  | ld  |     |     |     |          | # CMP D regs TODO Tol schema?
CMP      | rd  | rd  |     |     |     |          |
CMP      | rd  | rnd |     |     |     |          |
CMP      | rnd | ld  |     |     |     |          |
CMP      | rnd | rd  |     |     |     |          |
CMP      | rnd | rnd |     |     |     |          |

# Traditional JUMP instructions that check ZONC flags
# the 'ea' operand in these instructions are direct IMEM defaults.

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
JUMP     | ea  |     |     |     |     |          | # unconditional
JUMP     | dmem|     |     |     |     |          | # unconditional
JUMP     | smem|     |     |     |     |          | # unconditional

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
JZERO    | ea  |     |     |     |     |          | # Z = 0
JZERO    | dmem|     |     |     |     |          | # Z = 0
JZERO    | smem|     |     |     |     |          | # Z = 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
JNOTZERO | ea  |     |     |     |     |          | # Z = 1
JNOTZERO | dmem|     |     |     |     |          | # Z = 1
JNOTZERO | smem|     |     |     |     |          | # Z = 1

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
JNEG     | ea  |     |     |     |     |          | # N = 1
JNEG     | dmem|     |     |     |     |          | # N = 1
JNEG     | smem|     |     |     |     |          | # N = 1

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
JNOTNEG  | ea  |     |     |     |     |          | # N = 0
JNOTNEG  | dmem|     |     |     |     |          | # N = 0
JNOTNEG  | smem|     |     |     |     |          | # N = 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
JCARRY   | eam |     |     |     |     |          | # C = 1 (unsigned) (dup JBELOW)
JCARRY   | dmem|     |     |     |     |          | # C = 1 (unsigned) (dup JBELOW)
JCARRY   | smem|     |     |     |     |          | # C = 1 (unsigned) (dup JBELOW)

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
JNOTCARRY| eam |     |     |     |     |          | # C = 0
JNOTCARRY| dmem|     |     |     |     |          | # C = 0
JNOTCARRY| smem|     |     |     |     |          | # C = 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
JOVERF   | ea  |     |     |     |     |          | # O = 1
JOVERF   | dmem|     |     |     |     |          | # O = 1
JOVERF   | smem|     |     |     |     |          | # O = 1

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
JNOTOVERF| ea  |     |     |     |     |          | # O = 0
JNOTOVERF| dmem|     |     |     |     |          | # O = 0
JNOTOVERF| smem|     |     |     |     |          | # O = 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
JGREAT   | eam |     |     |     |     |          | # N = O and Z = 0
JGREAT   | dmem|     |     |     |     |          | # N = O and Z = 0
JGREAT   | smem|     |     |     |     |          | # N = O and Z = 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
JGREATEQ | ea  |     |     |     |     |          | # N = O or Z = 1
JGREATEQ | dmem|     |     |     |     |          | # N = O or Z = 1
JGREATEQ | smem|     |     |     |     |          | # N = O or Z = 1

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
JABOVE   | ea  |     |     |     |     |          | # C = 0 and Z = 0 (unsigned)
JABOVE   | dmem|     |     |     |     |          | # C = 0 and Z = 0 (unsigned)
JABOVE   | smem|     |     |     |     |          | # C = 0 and Z = 0 (unsigned)

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
JABOVEEQ | ea  |     |     |     |     |          | # C = 0 or Z = 1 (unsigned)
JABOVEEQ | dmem|     |     |     |     |          | # C = 0 or Z = 1 (unsigned)
JABOVEEQ | smem|     |     |     |     |          | # C = 0 or Z = 1 (unsigned)

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
JLESS    | ea  |     |     |     |     |          | # N != O
JLESS    | dmem|     |     |     |     |          | # N != O
JLESS    | smem|     |     |     |     |          | # N != O

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
JLESSEQ  | ea  |     |     |     |     |          | # N != O or Z = 1
JLESSEQ  | dmem|     |     |     |     |          | # N != O or Z = 1
JLESSEQ  | smem|     |     |     |     |          | # N != O or Z = 1

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
JBELOW   | ea  |     |     |     |     |          | # C = 1 (unsigned)
JBELOW   | dmem|     |     |     |     |          | # C = 1 (unsigned)
JBELOW   | smem|     |     |     |     |          | # C = 1 (unsigned)

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
JBELOWEQ | ea  |     |     |     |     |          | # C = 1 or Z = 1 (unsigned)
JBELOWEQ | dmem|     |     |     |     |          | # C = 1 or Z = 1 (unsigned)
JBELOWEQ | smem|     |     |     |     |          | # C = 1 or Z = 1 (unsigned)

# CALL instructions and varients using flags
# the 'ea' operand in these instructions are direct IMEM defaults.

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
CALL     | ea  |     |     |     |     |          | # unconditional CALL
CALL     | dmem|     |     |     |     |          | # unconditional CALL
CALL     | smem|     |     |     |     |          | # unconditional CALL

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
CZERO    | ea  |     |     |     |     |          | # Z = 0
CZERO    | dmem|     |     |     |     |          | # Z = 0
CZERO    | smem|     |     |     |     |          | # Z = 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
CNOTZERO | ea  |     |     |     |     |          | # Z = 1
CNOTZERO | dmem|     |     |     |     |          | # Z = 1
CNOTZERO | smem|     |     |     |     |          | # Z = 1

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
CNEG     | ea  |     |     |     |     |          | # N = 1
CNEG     | dmem|     |     |     |     |          | # N = 1
CNEG     | smem|     |     |     |     |          | # N = 1

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
CNOTNEG  | ea  |     |     |     |     |          | # N = 0
CNOTNEG  | dmem|     |     |     |     |          | # N = 0
CNOTNEG  | smem|     |     |     |     |          | # N = 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
CCARRY   | ea  |     |     |     |     |          | # C = 1 (unsigned) (dup JBELOW)
CCARRY   | dmem|     |     |     |     |          | # C = 1 (unsigned) (dup JBELOW)
CCARRY   | smem|     |     |     |     |          | # C = 1 (unsigned) (dup JBELOW)

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
CNOTCARRY| ea  |     |     |     |     |          | # C = 0
CNOTCARRY| dmem|     |     |     |     |          | # C = 0
CNOTCARRY| smem|     |     |     |     |          | # C = 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
COVERF   | ea  |     |     |     |     |          | # O = 1
COVERF   | dmem|     |     |     |     |          | # O = 1
COVERF   | smem|     |     |     |     |          | # O = 1

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
CNOTOVERF| ea  |     |     |     |     |          | # O = 0
CNOTOVERF| dmem|     |     |     |     |          | # O = 0
CNOTOVERF| smem|     |     |     |     |          | # O = 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
CGREAT   | ea  |     |     |     |     |          | # N = O and Z = 0
CGREAT   | dmem|     |     |     |     |          | # N = O and Z = 0
CGREAT   | smem|     |     |     |     |          | # N = O and Z = 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
CGREATEQ | ea  |     |     |     |     |          | # N = O or Z = 1
CGREATEQ | dmem|     |     |     |     |          | # N = O or Z = 1
CGREATEQ | smem|     |     |     |     |          | # N = O or Z = 1

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
CABOVE   | ea  |     |     |     |     |          | # C = 0 and Z = 0 (unsigned)
CABOVE   | dmem|     |     |     |     |          | # C = 0 and Z = 0 (unsigned)
CABOVE   | smem|     |     |     |     |          | # C = 0 and Z = 0 (unsigned)

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
CABOVEEQ | ea  |     |     |     |     |          | # C = 0 or Z = 1 (unsigned)
CABOVEEQ | dmem|     |     |     |     |          | # C = 0 or Z = 1 (unsigned)
CABOVEEQ | smem|     |     |     |     |          | # C = 0 or Z = 1 (unsigned)

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
CLESS    | ea  |     |     |     |     |          | # N != O
CLESS    | dmem|     |     |     |     |          | # N != O
CLESS    | smem|     |     |     |     |          | # N != O

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
CLESSEQ  | ea  |     |     |     |     |          | # N != O or Z = 1
CLESSEQ  | dmem|     |     |     |     |          | # N != O or Z = 1
CLESSEQ  | smem|     |     |     |     |          | # N != O or Z = 1

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
CBELOW   | ea  |     |     |     |     |          | # C = 1 (unsigned)
CBELOW   | dmem|     |     |     |     |          | # C = 1 (unsigned)
CBELOW   | smem|     |     |     |     |          | # C = 1 (unsigned)

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
CBELOWEQ | ea  |     |     |     |     |          | # C = 1 or Z = 1 (unsigned)
CBELOWEQ | dmem|     |     |     |     |          | # C = 1 or Z = 1 (unsigned)
CBELOWEQ | smem|     |     |     |     |          | # C = 1 or Z = 1 (unsigned)

# [Part II]

# Evauate COND-ition, sets all flags including the Bool T/F flag

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
COND     | ru  | irel| lu  |     |     |          | # set BZONC flags
COND     | ru  | irel| ru  |     |     |          |
COND     | ru  | irel| rnu |     |     |          |
COND     | rnu | irel| lu  |     |     |          |
COND     | rnu | irel| ru  |     |     |          |
COND     | rnu | irel| rnu |     |     |          |
COND     | rd  | drel| ld  |     |     |          |
COND     | rd  | drel| rd  |     |     |          |
COND     | rd  | drel| rnd |     |     |          |
COND     | rnd | drel| ld  |     |     |          |
COND     | rnd | drel| rd  |     |     |          |
COND     | rnd | drel| rnd |     |     |          |

# New control instructions to handle B flag.
# the 'ea' operand in these instructions are direct IMEM defaults.

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
JUMPT    | ea  |     |     |     |     |          | # B = 1
JUMPT    | dmem|     |     |     |     |          | # B = 1
JUMPT    | smem|     |     |     |     |          | # B = 1

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
JUMPF    | ea  |     |     |     |     |          | # B = 0
JUMPF    | dmem|     |     |     |     |          | # B = 0
JUMPF    | smem|     |     |     |     |          | # B = 0

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
CALLT    | ea  |     |     |     |     |          | # B = 1
CALLT    | dmem|     |     |     |     |          | # B = 1
CALLT    | smem|     |     |     |     |          | # B = 1

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
CALLF    | ea  |     |     |     |     |          | # B = 0
CALLF    | dmem|     |     |     |     |          | # B = 0
CALLF    | smem|     |     |     |     |          | # B = 0

# [PART III]
# convenience control flow API (think about D comparisons and tolerace, etc).

# These set the flags as if COND then JUMP if possible in one instruction.
# the 'ea' operand in these instructions are direct IMEM defaults.

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
JUMPIF   | ru  | irel| lu  | ea  |     |          |
JUMPIF   | ru  | irel| lu  | dmem|     |          |
JUMPIF   | ru  | irel| lu  | smem|     |          |

JUMPIF   | ru  | irel| ru  | ea  |     |          |
JUMPIF   | ru  | irel| ru  | dmem|     |          |
JUMPIF   | ru  | irel| ru  | smem|     |          |

JUMPIF   | ru  | irel| rnu | ea  |     |          |
JUMPIF   | ru  | irel| rnu | dmem|     |          |
JUMPIF   | ru  | irel| rnu | smem|     |          |

JUMPIF   | rnu | irel| lu  | ea  |     |          |
JUMPIF   | rnu | irel| lu  | dmem|     |          |
JUMPIF   | rnu | irel| lu  | smem|     |          |

JUMPIF   | rnu | irel| ru  | ea  |     |          |
JUMPIF   | rnu | irel| ru  | dmem|     |          |
JUMPIF   | rnu | irel| ru  | smem|     |          |

JUMPIF   | rnu | irel| rnu | ea  |     |          |
JUMPIF   | rnu | irel| rnu | dmem|     |          |
JUMPIF   | rnu | irel| rnu | smem|     |          |

JUMPIF   | rd  | drel| ld  | ea  |     |          |
JUMPIF   | rd  | drel| ld  | dmem|     |          |
JUMPIF   | rd  | drel| ld  | smem|     |          |

JUMPIF   | rd  | drel| rd  | ea  |     |          |
JUMPIF   | rd  | drel| rd  | dmem|     |          |
JUMPIF   | rd  | drel| rd  | smem|     |          |

JUMPIF   | rd  | drel| rnd | ea  |     |          |
JUMPIF   | rd  | drel| rnd | dmem|     |          |
JUMPIF   | rd  | drel| rnd | smem|     |          |

JUMPIF   | rnd | drel| ld  | eam |     |          |
JUMPIF   | rnd | drel| ld  | dmem|     |          |
JUMPIF   | rnd | drel| ld  | smem|     |          |

JUMPIF   | rnd | drel| rd  | ea  |     |          |
JUMPIF   | rnd | drel| rd  | dmem|     |          |
JUMPIF   | rnd | drel| rd  | smem|     |          |

JUMPIF   | rnd | drel| rnd | ea  |     |          |
JUMPIF   | rnd | drel| rnd | dmem|     |          |
JUMPIF   | rnd | drel| rnd | smem|     |          |

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
JUMPIFNAN| rd  | ea  |     |     |     |          |
JUMPIFNAN| rd  | dmem|     |     |     |          |
JUMPIFNAN| rd  | smem|     |     |     |          |

JUMPIFNAN| rnd | ea  |     |     |     |          |
JUMPIFNAN| rnd | dmem|     |     |     |          |
JUMPIFNAN| rnd | smem|     |     |     |          |

# These set the flags as if COND then CALL if possible in one instruction.
# the 'ea' operand in these instructions are direct IMEM defaults.

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
CALLIF   | ru  | irel| lu  | ea  |     |          |
CALLIF   | ru  | irel| lu  | dmem|     |          |
CALLIF   | ru  | irel| lu  | smem|     |          |

CALLIF   | ru  | irel| ru  | ea  |     |          |
CALLIF   | ru  | irel| ru  | dmem|     |          |
CALLIF   | ru  | irel| ru  | smem|     |          |

CALLIF   | ru  | irel| rnu | ea  |     |          |
CALLIF   | ru  | irel| rnu | dmem|     |          |
CALLIF   | ru  | irel| rnu | smem|     |          |

CALLIF   | rnu | irel| lu  | ea  |     |          |
CALLIF   | rnu | irel| lu  | dmem|     |          |
CALLIF   | rnu | irel| lu  | smem|     |          |

CALLIF   | rnu | irel| ru  | ea  |     |          |
CALLIF   | rnu | irel| ru  | dmem|     |          |
CALLIF   | rnu | irel| ru  | smem|     |          |

CALLIF   | rnu | irel| rnu | ea  |     |          |
CALLIF   | rnu | irel| rnu | dmem|     |          |
CALLIF   | rnu | irel| rnu | smem|     |          |

CALLIF   | rd  | drel| ld  | ea  |     |          |
CALLIF   | rd  | drel| ld  | dmem|     |          |
CALLIF   | rd  | drel| ld  | smem|     |          |

CALLIF   | rd  | drel| rd  | ea  |     |          |
CALLIF   | rd  | drel| rd  | dmem|     |          |
CALLIF   | rd  | drel| rd  | smem|     |          |

CALLIF   | rd  | drel| rnd | ea  |     |          |
CALLIF   | rd  | drel| rnd | dmem|     |          |
CALLIF   | rd  | drel| rnd | smem|     |          |

CALLIF   | rnd | drel| ld  | ea  |     |          |
CALLIF   | rnd | drel| ld  | dmem|     |          |
CALLIF   | rnd | drel| ld  | smem|     |          |

CALLIF   | rnd | drel| rd  | ea  |     |          |
CALLIF   | rnd | drel| rd  | dmem|     |          |
CALLIF   | rnd | drel| rd  | smem|     |          |

CALLIF   | rnd | drel| rnd | ea  |     |          |
CALLIF   | rnd | drel| rnd | dmem|     |          |
CALLIF   | rnd | drel| rnd | smem|     |          |

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
CALLIFNAN| rd  | ea  |     |     |     |          |
CALLIFNAN| rd  | dmem|     |     |     |          |
CALLIFNAN| rd  | smem|     |     |     |          |

CALLIFNAN| rnd | ea  |     |     |     |          |
CALLIFNAN| rnd | dmem|     |     |     |          |
CALLIFNAN| rnd | smem|     |     |     |          |

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
RETURN   |     |     |     |     |     |          | # unconditional function return

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | FLAGS    |
---------------------------------------------------
FIRE     |     |     |     |     |     |          | # fire a bullet


NOTES
=====

Some examples:

# jump to instruction address 0x111 in instruction memory
# default is OpEffectiveAddress, interpreted to be undereferenced.
JUMP A(0x111)

# Jump 10 instructions forward, (the pc after the JUMP + 0)
JUMP BA(PC, 0x0)

# jump to instruction whose actual inst addr is located in data memory 0x111
# Operand is OpDataMemory(A(0x111))
JUMP DMEM A(0x111)

# jump to instruction whose actual inst addr is located at this effective
# address in data stack memory.
# Operand is OpDataStackMemory(BA(FP, 0x4))
JUMP SMEM BA(FP, 0x4)


