
---------- Begin Simulation Statistics ----------
final_tick                                 7040836000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 428836                       # Simulator instruction rate (inst/s)
host_mem_usage                                 671172                       # Number of bytes of host memory used
host_op_rate                                   504182                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    27.95                       # Real time elapsed on the host
host_tick_rate                              251870471                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11987731                       # Number of instructions simulated
sim_ops                                      14093988                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007041                       # Number of seconds simulated
sim_ticks                                  7040836000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.235887                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  778203                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1211477                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             60438                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1269683                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             221205                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          291307                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            70102                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2114021                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  276451                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7759                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    11987731                       # Number of instructions committed
system.cpu.committedOps                      14093988                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.174674                       # CPI: cycles per instruction
system.cpu.discardedOps                        152863                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            7083808                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1670860                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           891968                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          343816                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.851300                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         14081672                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 9459499     67.12%     67.12% # Class of committed instruction
system.cpu.op_class_0::IntMult                 142498      1.01%     68.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc              517      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::MemRead                2566381     18.21%     86.34% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1925093     13.66%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 14093988                       # Class of committed instruction
system.cpu.tickCycles                        13737856                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           36                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2372                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6097                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7040836000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1888                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1289                       # Transaction distribution
system.membus.trans_dist::WritebackClean          275                       # Transaction distribution
system.membus.trans_dist::CleanEvict              798                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1847                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1847                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            624                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1264                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         8309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        57536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       281600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  339136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3735                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.012316                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.110306                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3689     98.77%     98.77% # Request fanout histogram
system.membus.snoop_fanout::1                      46      1.23%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                3735                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13110500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3292000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           16515000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7040836000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          39936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         199104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             239040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        39936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        82496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           82496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1289                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1289                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5672054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          28278460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              33950514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5672054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5672054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       11716790                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11716790                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       11716790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5672054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         28278460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             45667304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006640061750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           78                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           78                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10151                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1236                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3735                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1560                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3735                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1560                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    268                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   216                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              198                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     42868750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               107875000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12364.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31114.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2625                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1145                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3735                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1560                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    302.487562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.466692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   321.765655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          419     41.69%     41.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          208     20.70%     62.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           67      6.67%     69.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           41      4.08%     73.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          109     10.85%     83.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           24      2.39%     86.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           24      2.39%     88.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.80%     89.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          105     10.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1005                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           78                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.141026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.057396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     92.876223                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             60     76.92%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            11     14.10%     91.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      3.85%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      1.28%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      1.28%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      1.28%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      1.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            78                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           78                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.846154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.815420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.032925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               46     58.97%     58.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               30     38.46%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      2.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            78                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 221888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   84096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  239040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                99840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        31.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        11.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     33.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7040827500                       # Total gap between requests
system.mem_ctrls.avgGap                    1329712.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        35328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       186560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        84096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5017585.979846711271                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 26496853.498647034168                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 11944036.191156845540                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          624                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3111                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14563000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     93312000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 154793873000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     23338.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29994.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  99226841.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5783400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3058770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            19513620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            5434020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     555634560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        971327310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1885721280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3446472960                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        489.497690                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4891983750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    235040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1913812250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1435140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               755205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             5240760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1425060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     555634560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        284726970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2463911040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3313128735                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        470.558998                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6402202250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    235040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    403593750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      7040836000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7040836000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3676474                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3676474                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3676474                       # number of overall hits
system.cpu.icache.overall_hits::total         3676474                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          624                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            624                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          624                       # number of overall misses
system.cpu.icache.overall_misses::total           624                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34505000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34505000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34505000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34505000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3677098                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3677098                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3677098                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3677098                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000170                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000170                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000170                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000170                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55296.474359                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55296.474359                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55296.474359                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55296.474359                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          275                       # number of writebacks
system.cpu.icache.writebacks::total               275                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          624                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          624                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          624                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          624                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33881000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33881000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33881000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33881000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000170                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000170                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000170                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000170                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 54296.474359                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54296.474359                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 54296.474359                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54296.474359                       # average overall mshr miss latency
system.cpu.icache.replacements                    275                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3676474                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3676474                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          624                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           624                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34505000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34505000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3677098                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3677098                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000170                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000170                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55296.474359                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55296.474359                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          624                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          624                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33881000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33881000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 54296.474359                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54296.474359                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7040836000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           288.207349                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3677098                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               624                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5892.785256                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   288.207349                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.562905                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.562905                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          349                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          288                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.681641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7354820                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7354820                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7040836000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7040836000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7040836000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4030176                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4030176                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4036315                       # number of overall hits
system.cpu.dcache.overall_hits::total         4036315                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3851                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3851                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4179                       # number of overall misses
system.cpu.dcache.overall_misses::total          4179                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    225520999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    225520999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    225520999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    225520999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4034027                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4034027                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4040494                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4040494                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000955                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000955                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001034                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001034                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58561.672033                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58561.672033                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53965.302465                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53965.302465                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2367                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    87.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1289                       # number of writebacks
system.cpu.dcache.writebacks::total              1289                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1069                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1069                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1069                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1069                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2782                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2782                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3108                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3108                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    165011000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    165011000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    189181000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    189181000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000690                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000690                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000769                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000769                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59313.803019                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59313.803019                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60869.047619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60869.047619                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2087                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2221524                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2221524                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          944                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           944                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     59748500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     59748500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2222468                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2222468                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000425                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000425                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63292.902542                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63292.902542                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          935                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          935                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     58000000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     58000000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000421                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000421                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62032.085561                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62032.085561                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1808652                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1808652                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2907                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2907                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    165772499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    165772499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1811559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1811559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001605                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001605                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57025.283454                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57025.283454                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1060                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1060                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1847                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1847                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    107011000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    107011000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001020                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001020                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57937.736871                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57937.736871                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6139                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6139                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          328                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          328                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         6467                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6467                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.050719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.050719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          326                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          326                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     24170000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     24170000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050410                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050410                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 74141.104294                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74141.104294                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        40019                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        40019                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       477000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       477000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        40022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        40022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000075                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000075                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       159000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       159000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       474000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       474000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000075                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       158000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       158000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        40022                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        40022                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        40022                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        40022                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7040836000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           924.831605                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4119467                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3111                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1324.161684                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   924.831605                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.903156                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.903156                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          965                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8244187                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8244187                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7040836000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7040836000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
