
PE2_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e4c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  08003fd4  08003fd4  00013fd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040c4  080040c4  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080040c4  080040c4  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080040c4  080040c4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040c4  080040c4  000140c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080040c8  080040c8  000140c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080040cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  20000070  0800413c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000270  0800413c  00020270  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e758  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e5d  00000000  00000000  0002e7f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c20  00000000  00000000  00030658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b58  00000000  00000000  00031278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015829  00000000  00000000  00031dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000100e3  00000000  00000000  000475f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083d8a  00000000  00000000  000576dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000db466  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003898  00000000  00000000  000db4b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000070 	.word	0x20000070
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003fbc 	.word	0x08003fbc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000074 	.word	0x20000074
 80001c4:	08003fbc 	.word	0x08003fbc

080001c8 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t key = 0;

int _write(int file, char *ptr, int len) {
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b086      	sub	sp, #24
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	60f8      	str	r0, [r7, #12]
 80001d0:	60b9      	str	r1, [r7, #8]
 80001d2:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef xStatus;
    switch (file) {
 80001d4:	68fb      	ldr	r3, [r7, #12]
 80001d6:	2b01      	cmp	r3, #1
 80001d8:	d003      	beq.n	80001e2 <_write+0x1a>
 80001da:	68fb      	ldr	r3, [r7, #12]
 80001dc:	2b02      	cmp	r3, #2
 80001de:	d015      	beq.n	800020c <_write+0x44>
 80001e0:	e029      	b.n	8000236 <_write+0x6e>
    case STDOUT_FILENO: /*stdout*/
		xStatus = HAL_UART_Transmit(&huart3, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	b29a      	uxth	r2, r3
 80001e6:	f04f 33ff 	mov.w	r3, #4294967295
 80001ea:	68b9      	ldr	r1, [r7, #8]
 80001ec:	481a      	ldr	r0, [pc, #104]	; (8000258 <_write+0x90>)
 80001ee:	f002 fdde 	bl	8002dae <HAL_UART_Transmit>
 80001f2:	4603      	mov	r3, r0
 80001f4:	75fb      	strb	r3, [r7, #23]
		if (xStatus != HAL_OK) {
 80001f6:	7dfb      	ldrb	r3, [r7, #23]
 80001f8:	2b00      	cmp	r3, #0
 80001fa:	d024      	beq.n	8000246 <_write+0x7e>
			errno = EIO;
 80001fc:	f003 f9ae 	bl	800355c <__errno>
 8000200:	4603      	mov	r3, r0
 8000202:	2205      	movs	r2, #5
 8000204:	601a      	str	r2, [r3, #0]
			return -1;
 8000206:	f04f 33ff 	mov.w	r3, #4294967295
 800020a:	e020      	b.n	800024e <_write+0x86>
		}
        break;
    case STDERR_FILENO: /* stderr */
		xStatus = HAL_UART_Transmit(&huart3, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	b29a      	uxth	r2, r3
 8000210:	f04f 33ff 	mov.w	r3, #4294967295
 8000214:	68b9      	ldr	r1, [r7, #8]
 8000216:	4810      	ldr	r0, [pc, #64]	; (8000258 <_write+0x90>)
 8000218:	f002 fdc9 	bl	8002dae <HAL_UART_Transmit>
 800021c:	4603      	mov	r3, r0
 800021e:	75fb      	strb	r3, [r7, #23]
		if (xStatus != HAL_OK) {
 8000220:	7dfb      	ldrb	r3, [r7, #23]
 8000222:	2b00      	cmp	r3, #0
 8000224:	d011      	beq.n	800024a <_write+0x82>
			errno = EIO;
 8000226:	f003 f999 	bl	800355c <__errno>
 800022a:	4603      	mov	r3, r0
 800022c:	2205      	movs	r2, #5
 800022e:	601a      	str	r2, [r3, #0]
			return -1;
 8000230:	f04f 33ff 	mov.w	r3, #4294967295
 8000234:	e00b      	b.n	800024e <_write+0x86>
		}
        break;
    default:
        errno = EBADF;
 8000236:	f003 f991 	bl	800355c <__errno>
 800023a:	4603      	mov	r3, r0
 800023c:	2209      	movs	r2, #9
 800023e:	601a      	str	r2, [r3, #0]
        return -1;
 8000240:	f04f 33ff 	mov.w	r3, #4294967295
 8000244:	e003      	b.n	800024e <_write+0x86>
        break;
 8000246:	bf00      	nop
 8000248:	e000      	b.n	800024c <_write+0x84>
        break;
 800024a:	bf00      	nop
    }
    return len;
 800024c:	687b      	ldr	r3, [r7, #4]
}
 800024e:	4618      	mov	r0, r3
 8000250:	3718      	adds	r7, #24
 8000252:	46bd      	mov	sp, r7
 8000254:	bd80      	pop	{r7, pc}
 8000256:	bf00      	nop
 8000258:	200001cc 	.word	0x200001cc

0800025c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000260:	f000 fc50 	bl	8000b04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000264:	f000 f814 	bl	8000290 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000268:	f000 f940 	bl	80004ec <MX_GPIO_Init>
  MX_I2C2_Init();
 800026c:	f000 f860 	bl	8000330 <MX_I2C2_Init>
  MX_SPI2_Init();
 8000270:	f000 f89e 	bl	80003b0 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8000274:	f000 f8da 	bl	800042c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000278:	f000 f908 	bl	800048c <MX_USART3_UART_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //key = loop(key);
	  HAL_Delay(1000);
 800027c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000280:	f000 fca6 	bl	8000bd0 <HAL_Delay>
	  printf("doing code\r\n");
 8000284:	4801      	ldr	r0, [pc, #4]	; (800028c <main+0x30>)
 8000286:	f003 fa09 	bl	800369c <puts>
  {
 800028a:	e7f7      	b.n	800027c <main+0x20>
 800028c:	08003fd4 	.word	0x08003fd4

08000290 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b09c      	sub	sp, #112	; 0x70
 8000294:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000296:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800029a:	2228      	movs	r2, #40	; 0x28
 800029c:	2100      	movs	r1, #0
 800029e:	4618      	mov	r0, r3
 80002a0:	f003 f986 	bl	80035b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002a4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80002a8:	2200      	movs	r2, #0
 80002aa:	601a      	str	r2, [r3, #0]
 80002ac:	605a      	str	r2, [r3, #4]
 80002ae:	609a      	str	r2, [r3, #8]
 80002b0:	60da      	str	r2, [r3, #12]
 80002b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002b4:	1d3b      	adds	r3, r7, #4
 80002b6:	2230      	movs	r2, #48	; 0x30
 80002b8:	2100      	movs	r1, #0
 80002ba:	4618      	mov	r0, r3
 80002bc:	f003 f978 	bl	80035b0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002c0:	2302      	movs	r3, #2
 80002c2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002c4:	2301      	movs	r3, #1
 80002c6:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002c8:	2310      	movs	r3, #16
 80002ca:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002cc:	2300      	movs	r3, #0
 80002ce:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002d0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80002d4:	4618      	mov	r0, r3
 80002d6:	f001 f879 	bl	80013cc <HAL_RCC_OscConfig>
 80002da:	4603      	mov	r3, r0
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d001      	beq.n	80002e4 <SystemClock_Config+0x54>
  {
    Error_Handler();
 80002e0:	f000 f9e4 	bl	80006ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002e4:	230f      	movs	r3, #15
 80002e6:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002e8:	2300      	movs	r3, #0
 80002ea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ec:	2300      	movs	r3, #0
 80002ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002f0:	2300      	movs	r3, #0
 80002f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002f4:	2300      	movs	r3, #0
 80002f6:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002f8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80002fc:	2100      	movs	r1, #0
 80002fe:	4618      	mov	r0, r3
 8000300:	f002 f8a2 	bl	8002448 <HAL_RCC_ClockConfig>
 8000304:	4603      	mov	r3, r0
 8000306:	2b00      	cmp	r3, #0
 8000308:	d001      	beq.n	800030e <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800030a:	f000 f9cf 	bl	80006ac <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800030e:	2340      	movs	r3, #64	; 0x40
 8000310:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_HSI;
 8000312:	2300      	movs	r3, #0
 8000314:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000316:	1d3b      	adds	r3, r7, #4
 8000318:	4618      	mov	r0, r3
 800031a:	f002 facb 	bl	80028b4 <HAL_RCCEx_PeriphCLKConfig>
 800031e:	4603      	mov	r3, r0
 8000320:	2b00      	cmp	r3, #0
 8000322:	d001      	beq.n	8000328 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000324:	f000 f9c2 	bl	80006ac <Error_Handler>
  }
}
 8000328:	bf00      	nop
 800032a:	3770      	adds	r7, #112	; 0x70
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}

08000330 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000334:	4b1b      	ldr	r3, [pc, #108]	; (80003a4 <MX_I2C2_Init+0x74>)
 8000336:	4a1c      	ldr	r2, [pc, #112]	; (80003a8 <MX_I2C2_Init+0x78>)
 8000338:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x2000090E;
 800033a:	4b1a      	ldr	r3, [pc, #104]	; (80003a4 <MX_I2C2_Init+0x74>)
 800033c:	4a1b      	ldr	r2, [pc, #108]	; (80003ac <MX_I2C2_Init+0x7c>)
 800033e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000340:	4b18      	ldr	r3, [pc, #96]	; (80003a4 <MX_I2C2_Init+0x74>)
 8000342:	2200      	movs	r2, #0
 8000344:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000346:	4b17      	ldr	r3, [pc, #92]	; (80003a4 <MX_I2C2_Init+0x74>)
 8000348:	2201      	movs	r2, #1
 800034a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800034c:	4b15      	ldr	r3, [pc, #84]	; (80003a4 <MX_I2C2_Init+0x74>)
 800034e:	2200      	movs	r2, #0
 8000350:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000352:	4b14      	ldr	r3, [pc, #80]	; (80003a4 <MX_I2C2_Init+0x74>)
 8000354:	2200      	movs	r2, #0
 8000356:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000358:	4b12      	ldr	r3, [pc, #72]	; (80003a4 <MX_I2C2_Init+0x74>)
 800035a:	2200      	movs	r2, #0
 800035c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800035e:	4b11      	ldr	r3, [pc, #68]	; (80003a4 <MX_I2C2_Init+0x74>)
 8000360:	2200      	movs	r2, #0
 8000362:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000364:	4b0f      	ldr	r3, [pc, #60]	; (80003a4 <MX_I2C2_Init+0x74>)
 8000366:	2200      	movs	r2, #0
 8000368:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800036a:	480e      	ldr	r0, [pc, #56]	; (80003a4 <MX_I2C2_Init+0x74>)
 800036c:	f000 ff08 	bl	8001180 <HAL_I2C_Init>
 8000370:	4603      	mov	r3, r0
 8000372:	2b00      	cmp	r3, #0
 8000374:	d001      	beq.n	800037a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000376:	f000 f999 	bl	80006ac <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800037a:	2100      	movs	r1, #0
 800037c:	4809      	ldr	r0, [pc, #36]	; (80003a4 <MX_I2C2_Init+0x74>)
 800037e:	f000 ff8e 	bl	800129e <HAL_I2CEx_ConfigAnalogFilter>
 8000382:	4603      	mov	r3, r0
 8000384:	2b00      	cmp	r3, #0
 8000386:	d001      	beq.n	800038c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000388:	f000 f990 	bl	80006ac <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800038c:	2100      	movs	r1, #0
 800038e:	4805      	ldr	r0, [pc, #20]	; (80003a4 <MX_I2C2_Init+0x74>)
 8000390:	f000 ffd0 	bl	8001334 <HAL_I2CEx_ConfigDigitalFilter>
 8000394:	4603      	mov	r3, r0
 8000396:	2b00      	cmp	r3, #0
 8000398:	d001      	beq.n	800039e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800039a:	f000 f987 	bl	80006ac <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800039e:	bf00      	nop
 80003a0:	bd80      	pop	{r7, pc}
 80003a2:	bf00      	nop
 80003a4:	2000008c 	.word	0x2000008c
 80003a8:	40005800 	.word	0x40005800
 80003ac:	2000090e 	.word	0x2000090e

080003b0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80003b4:	4b1b      	ldr	r3, [pc, #108]	; (8000424 <MX_SPI2_Init+0x74>)
 80003b6:	4a1c      	ldr	r2, [pc, #112]	; (8000428 <MX_SPI2_Init+0x78>)
 80003b8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80003ba:	4b1a      	ldr	r3, [pc, #104]	; (8000424 <MX_SPI2_Init+0x74>)
 80003bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80003c0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80003c2:	4b18      	ldr	r3, [pc, #96]	; (8000424 <MX_SPI2_Init+0x74>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80003c8:	4b16      	ldr	r3, [pc, #88]	; (8000424 <MX_SPI2_Init+0x74>)
 80003ca:	f44f 7240 	mov.w	r2, #768	; 0x300
 80003ce:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80003d0:	4b14      	ldr	r3, [pc, #80]	; (8000424 <MX_SPI2_Init+0x74>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80003d6:	4b13      	ldr	r3, [pc, #76]	; (8000424 <MX_SPI2_Init+0x74>)
 80003d8:	2200      	movs	r2, #0
 80003da:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80003dc:	4b11      	ldr	r3, [pc, #68]	; (8000424 <MX_SPI2_Init+0x74>)
 80003de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80003e2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80003e4:	4b0f      	ldr	r3, [pc, #60]	; (8000424 <MX_SPI2_Init+0x74>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80003ea:	4b0e      	ldr	r3, [pc, #56]	; (8000424 <MX_SPI2_Init+0x74>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80003f0:	4b0c      	ldr	r3, [pc, #48]	; (8000424 <MX_SPI2_Init+0x74>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80003f6:	4b0b      	ldr	r3, [pc, #44]	; (8000424 <MX_SPI2_Init+0x74>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80003fc:	4b09      	ldr	r3, [pc, #36]	; (8000424 <MX_SPI2_Init+0x74>)
 80003fe:	2207      	movs	r2, #7
 8000400:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000402:	4b08      	ldr	r3, [pc, #32]	; (8000424 <MX_SPI2_Init+0x74>)
 8000404:	2200      	movs	r2, #0
 8000406:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000408:	4b06      	ldr	r3, [pc, #24]	; (8000424 <MX_SPI2_Init+0x74>)
 800040a:	2208      	movs	r2, #8
 800040c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800040e:	4805      	ldr	r0, [pc, #20]	; (8000424 <MX_SPI2_Init+0x74>)
 8000410:	f002 fbd4 	bl	8002bbc <HAL_SPI_Init>
 8000414:	4603      	mov	r3, r0
 8000416:	2b00      	cmp	r3, #0
 8000418:	d001      	beq.n	800041e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800041a:	f000 f947 	bl	80006ac <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800041e:	bf00      	nop
 8000420:	bd80      	pop	{r7, pc}
 8000422:	bf00      	nop
 8000424:	200000e0 	.word	0x200000e0
 8000428:	40003800 	.word	0x40003800

0800042c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000430:	4b14      	ldr	r3, [pc, #80]	; (8000484 <MX_USART2_UART_Init+0x58>)
 8000432:	4a15      	ldr	r2, [pc, #84]	; (8000488 <MX_USART2_UART_Init+0x5c>)
 8000434:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000436:	4b13      	ldr	r3, [pc, #76]	; (8000484 <MX_USART2_UART_Init+0x58>)
 8000438:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800043c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800043e:	4b11      	ldr	r3, [pc, #68]	; (8000484 <MX_USART2_UART_Init+0x58>)
 8000440:	2200      	movs	r2, #0
 8000442:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000444:	4b0f      	ldr	r3, [pc, #60]	; (8000484 <MX_USART2_UART_Init+0x58>)
 8000446:	2200      	movs	r2, #0
 8000448:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800044a:	4b0e      	ldr	r3, [pc, #56]	; (8000484 <MX_USART2_UART_Init+0x58>)
 800044c:	2200      	movs	r2, #0
 800044e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000450:	4b0c      	ldr	r3, [pc, #48]	; (8000484 <MX_USART2_UART_Init+0x58>)
 8000452:	220c      	movs	r2, #12
 8000454:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000456:	4b0b      	ldr	r3, [pc, #44]	; (8000484 <MX_USART2_UART_Init+0x58>)
 8000458:	2200      	movs	r2, #0
 800045a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800045c:	4b09      	ldr	r3, [pc, #36]	; (8000484 <MX_USART2_UART_Init+0x58>)
 800045e:	2200      	movs	r2, #0
 8000460:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000462:	4b08      	ldr	r3, [pc, #32]	; (8000484 <MX_USART2_UART_Init+0x58>)
 8000464:	2200      	movs	r2, #0
 8000466:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000468:	4b06      	ldr	r3, [pc, #24]	; (8000484 <MX_USART2_UART_Init+0x58>)
 800046a:	2200      	movs	r2, #0
 800046c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800046e:	4805      	ldr	r0, [pc, #20]	; (8000484 <MX_USART2_UART_Init+0x58>)
 8000470:	f002 fc4f 	bl	8002d12 <HAL_UART_Init>
 8000474:	4603      	mov	r3, r0
 8000476:	2b00      	cmp	r3, #0
 8000478:	d001      	beq.n	800047e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800047a:	f000 f917 	bl	80006ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800047e:	bf00      	nop
 8000480:	bd80      	pop	{r7, pc}
 8000482:	bf00      	nop
 8000484:	20000144 	.word	0x20000144
 8000488:	40004400 	.word	0x40004400

0800048c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000490:	4b14      	ldr	r3, [pc, #80]	; (80004e4 <MX_USART3_UART_Init+0x58>)
 8000492:	4a15      	ldr	r2, [pc, #84]	; (80004e8 <MX_USART3_UART_Init+0x5c>)
 8000494:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 8000496:	4b13      	ldr	r3, [pc, #76]	; (80004e4 <MX_USART3_UART_Init+0x58>)
 8000498:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800049c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800049e:	4b11      	ldr	r3, [pc, #68]	; (80004e4 <MX_USART3_UART_Init+0x58>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80004a4:	4b0f      	ldr	r3, [pc, #60]	; (80004e4 <MX_USART3_UART_Init+0x58>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80004aa:	4b0e      	ldr	r3, [pc, #56]	; (80004e4 <MX_USART3_UART_Init+0x58>)
 80004ac:	2200      	movs	r2, #0
 80004ae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80004b0:	4b0c      	ldr	r3, [pc, #48]	; (80004e4 <MX_USART3_UART_Init+0x58>)
 80004b2:	220c      	movs	r2, #12
 80004b4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004b6:	4b0b      	ldr	r3, [pc, #44]	; (80004e4 <MX_USART3_UART_Init+0x58>)
 80004b8:	2200      	movs	r2, #0
 80004ba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80004bc:	4b09      	ldr	r3, [pc, #36]	; (80004e4 <MX_USART3_UART_Init+0x58>)
 80004be:	2200      	movs	r2, #0
 80004c0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80004c2:	4b08      	ldr	r3, [pc, #32]	; (80004e4 <MX_USART3_UART_Init+0x58>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80004c8:	4b06      	ldr	r3, [pc, #24]	; (80004e4 <MX_USART3_UART_Init+0x58>)
 80004ca:	2200      	movs	r2, #0
 80004cc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80004ce:	4805      	ldr	r0, [pc, #20]	; (80004e4 <MX_USART3_UART_Init+0x58>)
 80004d0:	f002 fc1f 	bl	8002d12 <HAL_UART_Init>
 80004d4:	4603      	mov	r3, r0
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d001      	beq.n	80004de <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80004da:	f000 f8e7 	bl	80006ac <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80004de:	bf00      	nop
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	bf00      	nop
 80004e4:	200001cc 	.word	0x200001cc
 80004e8:	40004800 	.word	0x40004800

080004ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b08a      	sub	sp, #40	; 0x28
 80004f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004f2:	f107 0314 	add.w	r3, r7, #20
 80004f6:	2200      	movs	r2, #0
 80004f8:	601a      	str	r2, [r3, #0]
 80004fa:	605a      	str	r2, [r3, #4]
 80004fc:	609a      	str	r2, [r3, #8]
 80004fe:	60da      	str	r2, [r3, #12]
 8000500:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000502:	4b46      	ldr	r3, [pc, #280]	; (800061c <MX_GPIO_Init+0x130>)
 8000504:	695b      	ldr	r3, [r3, #20]
 8000506:	4a45      	ldr	r2, [pc, #276]	; (800061c <MX_GPIO_Init+0x130>)
 8000508:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800050c:	6153      	str	r3, [r2, #20]
 800050e:	4b43      	ldr	r3, [pc, #268]	; (800061c <MX_GPIO_Init+0x130>)
 8000510:	695b      	ldr	r3, [r3, #20]
 8000512:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000516:	613b      	str	r3, [r7, #16]
 8000518:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800051a:	4b40      	ldr	r3, [pc, #256]	; (800061c <MX_GPIO_Init+0x130>)
 800051c:	695b      	ldr	r3, [r3, #20]
 800051e:	4a3f      	ldr	r2, [pc, #252]	; (800061c <MX_GPIO_Init+0x130>)
 8000520:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000524:	6153      	str	r3, [r2, #20]
 8000526:	4b3d      	ldr	r3, [pc, #244]	; (800061c <MX_GPIO_Init+0x130>)
 8000528:	695b      	ldr	r3, [r3, #20]
 800052a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800052e:	60fb      	str	r3, [r7, #12]
 8000530:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000532:	4b3a      	ldr	r3, [pc, #232]	; (800061c <MX_GPIO_Init+0x130>)
 8000534:	695b      	ldr	r3, [r3, #20]
 8000536:	4a39      	ldr	r2, [pc, #228]	; (800061c <MX_GPIO_Init+0x130>)
 8000538:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800053c:	6153      	str	r3, [r2, #20]
 800053e:	4b37      	ldr	r3, [pc, #220]	; (800061c <MX_GPIO_Init+0x130>)
 8000540:	695b      	ldr	r3, [r3, #20]
 8000542:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000546:	60bb      	str	r3, [r7, #8]
 8000548:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800054a:	4b34      	ldr	r3, [pc, #208]	; (800061c <MX_GPIO_Init+0x130>)
 800054c:	695b      	ldr	r3, [r3, #20]
 800054e:	4a33      	ldr	r2, [pc, #204]	; (800061c <MX_GPIO_Init+0x130>)
 8000550:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000554:	6153      	str	r3, [r2, #20]
 8000556:	4b31      	ldr	r3, [pc, #196]	; (800061c <MX_GPIO_Init+0x130>)
 8000558:	695b      	ldr	r3, [r3, #20]
 800055a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800055e:	607b      	str	r3, [r7, #4]
 8000560:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_T_CS_GPIO_Port, SPI2_T_CS_Pin, GPIO_PIN_RESET);
 8000562:	2200      	movs	r2, #0
 8000564:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000568:	482d      	ldr	r0, [pc, #180]	; (8000620 <MX_GPIO_Init+0x134>)
 800056a:	f000 fdd9 	bl	8001120 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI2_CS_Pin|SPI2_RESET_Pin|SPI2_DC_Pin, GPIO_PIN_RESET);
 800056e:	2200      	movs	r2, #0
 8000570:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8000574:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000578:	f000 fdd2 	bl	8001120 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : TOP_Pin RIGHT_Pin LEFT_Pin */
  GPIO_InitStruct.Pin = TOP_Pin|RIGHT_Pin|LEFT_Pin;
 800057c:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000580:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000582:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000586:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000588:	2301      	movs	r3, #1
 800058a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800058c:	f107 0314 	add.w	r3, r7, #20
 8000590:	4619      	mov	r1, r3
 8000592:	4824      	ldr	r0, [pc, #144]	; (8000624 <MX_GPIO_Init+0x138>)
 8000594:	f000 fc52 	bl	8000e3c <HAL_GPIO_Init>

  /*Configure GPIO pin : MIDDLE_Pin */
  GPIO_InitStruct.Pin = MIDDLE_Pin;
 8000598:	2301      	movs	r3, #1
 800059a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800059c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80005a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005a2:	2301      	movs	r3, #1
 80005a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MIDDLE_GPIO_Port, &GPIO_InitStruct);
 80005a6:	f107 0314 	add.w	r3, r7, #20
 80005aa:	4619      	mov	r1, r3
 80005ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005b0:	f000 fc44 	bl	8000e3c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_T_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_T_CS_Pin;
 80005b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005ba:	2301      	movs	r3, #1
 80005bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005be:	2300      	movs	r3, #0
 80005c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005c2:	2300      	movs	r3, #0
 80005c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_T_CS_GPIO_Port, &GPIO_InitStruct);
 80005c6:	f107 0314 	add.w	r3, r7, #20
 80005ca:	4619      	mov	r1, r3
 80005cc:	4814      	ldr	r0, [pc, #80]	; (8000620 <MX_GPIO_Init+0x134>)
 80005ce:	f000 fc35 	bl	8000e3c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_CS_Pin SPI2_RESET_Pin SPI2_DC_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin|SPI2_RESET_Pin|SPI2_DC_Pin;
 80005d2:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80005d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005d8:	2301      	movs	r3, #1
 80005da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005dc:	2300      	movs	r3, #0
 80005de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005e0:	2300      	movs	r3, #0
 80005e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005e4:	f107 0314 	add.w	r3, r7, #20
 80005e8:	4619      	mov	r1, r3
 80005ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005ee:	f000 fc25 	bl	8000e3c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80005f2:	2200      	movs	r2, #0
 80005f4:	2100      	movs	r1, #0
 80005f6:	2006      	movs	r0, #6
 80005f8:	f000 fbe9 	bl	8000dce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80005fc:	2006      	movs	r0, #6
 80005fe:	f000 fc02 	bl	8000e06 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000602:	2200      	movs	r2, #0
 8000604:	2100      	movs	r1, #0
 8000606:	2028      	movs	r0, #40	; 0x28
 8000608:	f000 fbe1 	bl	8000dce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800060c:	2028      	movs	r0, #40	; 0x28
 800060e:	f000 fbfa 	bl	8000e06 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000612:	bf00      	nop
 8000614:	3728      	adds	r7, #40	; 0x28
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	40021000 	.word	0x40021000
 8000620:	48000400 	.word	0x48000400
 8000624:	48000800 	.word	0x48000800

08000628 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0
 800062e:	4603      	mov	r3, r0
 8000630:	80fb      	strh	r3, [r7, #6]
	printf("interupt!\r\n");
 8000632:	4818      	ldr	r0, [pc, #96]	; (8000694 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000634:	f003 f832 	bl	800369c <puts>
	if(GPIO_Pin == LEFT_Pin){
 8000638:	88fb      	ldrh	r3, [r7, #6]
 800063a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800063e:	d106      	bne.n	800064e <HAL_GPIO_EXTI_Callback+0x26>
		key = left;
 8000640:	4b15      	ldr	r3, [pc, #84]	; (8000698 <HAL_GPIO_EXTI_Callback+0x70>)
 8000642:	2201      	movs	r2, #1
 8000644:	701a      	strb	r2, [r3, #0]
		printf("left clicked\r\n");
 8000646:	4815      	ldr	r0, [pc, #84]	; (800069c <HAL_GPIO_EXTI_Callback+0x74>)
 8000648:	f003 f828 	bl	800369c <puts>
	}
	else if(GPIO_Pin == MIDDLE_Pin){
		key = down;
		printf("down clicked\r\n");
	}
}
 800064c:	e01e      	b.n	800068c <HAL_GPIO_EXTI_Callback+0x64>
	else if(GPIO_Pin == TOP_Pin){
 800064e:	88fb      	ldrh	r3, [r7, #6]
 8000650:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000654:	d106      	bne.n	8000664 <HAL_GPIO_EXTI_Callback+0x3c>
		key = up;
 8000656:	4b10      	ldr	r3, [pc, #64]	; (8000698 <HAL_GPIO_EXTI_Callback+0x70>)
 8000658:	2202      	movs	r2, #2
 800065a:	701a      	strb	r2, [r3, #0]
		printf("up clicked\r\n");
 800065c:	4810      	ldr	r0, [pc, #64]	; (80006a0 <HAL_GPIO_EXTI_Callback+0x78>)
 800065e:	f003 f81d 	bl	800369c <puts>
}
 8000662:	e013      	b.n	800068c <HAL_GPIO_EXTI_Callback+0x64>
	else if(GPIO_Pin == RIGHT_Pin){
 8000664:	88fb      	ldrh	r3, [r7, #6]
 8000666:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800066a:	d106      	bne.n	800067a <HAL_GPIO_EXTI_Callback+0x52>
		key = right;
 800066c:	4b0a      	ldr	r3, [pc, #40]	; (8000698 <HAL_GPIO_EXTI_Callback+0x70>)
 800066e:	2203      	movs	r2, #3
 8000670:	701a      	strb	r2, [r3, #0]
		printf("right clicked\r\n");
 8000672:	480c      	ldr	r0, [pc, #48]	; (80006a4 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000674:	f003 f812 	bl	800369c <puts>
}
 8000678:	e008      	b.n	800068c <HAL_GPIO_EXTI_Callback+0x64>
	else if(GPIO_Pin == MIDDLE_Pin){
 800067a:	88fb      	ldrh	r3, [r7, #6]
 800067c:	2b01      	cmp	r3, #1
 800067e:	d105      	bne.n	800068c <HAL_GPIO_EXTI_Callback+0x64>
		key = down;
 8000680:	4b05      	ldr	r3, [pc, #20]	; (8000698 <HAL_GPIO_EXTI_Callback+0x70>)
 8000682:	2204      	movs	r2, #4
 8000684:	701a      	strb	r2, [r3, #0]
		printf("down clicked\r\n");
 8000686:	4808      	ldr	r0, [pc, #32]	; (80006a8 <HAL_GPIO_EXTI_Callback+0x80>)
 8000688:	f003 f808 	bl	800369c <puts>
}
 800068c:	bf00      	nop
 800068e:	3708      	adds	r7, #8
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	08003fe0 	.word	0x08003fe0
 8000698:	20000254 	.word	0x20000254
 800069c:	08003fec 	.word	0x08003fec
 80006a0:	08003ffc 	.word	0x08003ffc
 80006a4:	08004008 	.word	0x08004008
 80006a8:	08004018 	.word	0x08004018

080006ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006b0:	b672      	cpsid	i
}
 80006b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006b4:	e7fe      	b.n	80006b4 <Error_Handler+0x8>
	...

080006b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b083      	sub	sp, #12
 80006bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006be:	4b0f      	ldr	r3, [pc, #60]	; (80006fc <HAL_MspInit+0x44>)
 80006c0:	699b      	ldr	r3, [r3, #24]
 80006c2:	4a0e      	ldr	r2, [pc, #56]	; (80006fc <HAL_MspInit+0x44>)
 80006c4:	f043 0301 	orr.w	r3, r3, #1
 80006c8:	6193      	str	r3, [r2, #24]
 80006ca:	4b0c      	ldr	r3, [pc, #48]	; (80006fc <HAL_MspInit+0x44>)
 80006cc:	699b      	ldr	r3, [r3, #24]
 80006ce:	f003 0301 	and.w	r3, r3, #1
 80006d2:	607b      	str	r3, [r7, #4]
 80006d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d6:	4b09      	ldr	r3, [pc, #36]	; (80006fc <HAL_MspInit+0x44>)
 80006d8:	69db      	ldr	r3, [r3, #28]
 80006da:	4a08      	ldr	r2, [pc, #32]	; (80006fc <HAL_MspInit+0x44>)
 80006dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006e0:	61d3      	str	r3, [r2, #28]
 80006e2:	4b06      	ldr	r3, [pc, #24]	; (80006fc <HAL_MspInit+0x44>)
 80006e4:	69db      	ldr	r3, [r3, #28]
 80006e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006ea:	603b      	str	r3, [r7, #0]
 80006ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006ee:	bf00      	nop
 80006f0:	370c      	adds	r7, #12
 80006f2:	46bd      	mov	sp, r7
 80006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f8:	4770      	bx	lr
 80006fa:	bf00      	nop
 80006fc:	40021000 	.word	0x40021000

08000700 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b08a      	sub	sp, #40	; 0x28
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000708:	f107 0314 	add.w	r3, r7, #20
 800070c:	2200      	movs	r2, #0
 800070e:	601a      	str	r2, [r3, #0]
 8000710:	605a      	str	r2, [r3, #4]
 8000712:	609a      	str	r2, [r3, #8]
 8000714:	60da      	str	r2, [r3, #12]
 8000716:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a17      	ldr	r2, [pc, #92]	; (800077c <HAL_I2C_MspInit+0x7c>)
 800071e:	4293      	cmp	r3, r2
 8000720:	d127      	bne.n	8000772 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000722:	4b17      	ldr	r3, [pc, #92]	; (8000780 <HAL_I2C_MspInit+0x80>)
 8000724:	695b      	ldr	r3, [r3, #20]
 8000726:	4a16      	ldr	r2, [pc, #88]	; (8000780 <HAL_I2C_MspInit+0x80>)
 8000728:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800072c:	6153      	str	r3, [r2, #20]
 800072e:	4b14      	ldr	r3, [pc, #80]	; (8000780 <HAL_I2C_MspInit+0x80>)
 8000730:	695b      	ldr	r3, [r3, #20]
 8000732:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000736:	613b      	str	r3, [r7, #16]
 8000738:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0-OSC_IN     ------> I2C2_SDA
    PF1-OSC_OUT     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800073a:	2303      	movs	r3, #3
 800073c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800073e:	2312      	movs	r3, #18
 8000740:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000742:	2300      	movs	r3, #0
 8000744:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000746:	2303      	movs	r3, #3
 8000748:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800074a:	2304      	movs	r3, #4
 800074c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800074e:	f107 0314 	add.w	r3, r7, #20
 8000752:	4619      	mov	r1, r3
 8000754:	480b      	ldr	r0, [pc, #44]	; (8000784 <HAL_I2C_MspInit+0x84>)
 8000756:	f000 fb71 	bl	8000e3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800075a:	4b09      	ldr	r3, [pc, #36]	; (8000780 <HAL_I2C_MspInit+0x80>)
 800075c:	69db      	ldr	r3, [r3, #28]
 800075e:	4a08      	ldr	r2, [pc, #32]	; (8000780 <HAL_I2C_MspInit+0x80>)
 8000760:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000764:	61d3      	str	r3, [r2, #28]
 8000766:	4b06      	ldr	r3, [pc, #24]	; (8000780 <HAL_I2C_MspInit+0x80>)
 8000768:	69db      	ldr	r3, [r3, #28]
 800076a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800076e:	60fb      	str	r3, [r7, #12]
 8000770:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000772:	bf00      	nop
 8000774:	3728      	adds	r7, #40	; 0x28
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	40005800 	.word	0x40005800
 8000780:	40021000 	.word	0x40021000
 8000784:	48001400 	.word	0x48001400

08000788 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b08a      	sub	sp, #40	; 0x28
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000790:	f107 0314 	add.w	r3, r7, #20
 8000794:	2200      	movs	r2, #0
 8000796:	601a      	str	r2, [r3, #0]
 8000798:	605a      	str	r2, [r3, #4]
 800079a:	609a      	str	r2, [r3, #8]
 800079c:	60da      	str	r2, [r3, #12]
 800079e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	4a17      	ldr	r2, [pc, #92]	; (8000804 <HAL_SPI_MspInit+0x7c>)
 80007a6:	4293      	cmp	r3, r2
 80007a8:	d128      	bne.n	80007fc <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80007aa:	4b17      	ldr	r3, [pc, #92]	; (8000808 <HAL_SPI_MspInit+0x80>)
 80007ac:	69db      	ldr	r3, [r3, #28]
 80007ae:	4a16      	ldr	r2, [pc, #88]	; (8000808 <HAL_SPI_MspInit+0x80>)
 80007b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007b4:	61d3      	str	r3, [r2, #28]
 80007b6:	4b14      	ldr	r3, [pc, #80]	; (8000808 <HAL_SPI_MspInit+0x80>)
 80007b8:	69db      	ldr	r3, [r3, #28]
 80007ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007be:	613b      	str	r3, [r7, #16]
 80007c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007c2:	4b11      	ldr	r3, [pc, #68]	; (8000808 <HAL_SPI_MspInit+0x80>)
 80007c4:	695b      	ldr	r3, [r3, #20]
 80007c6:	4a10      	ldr	r2, [pc, #64]	; (8000808 <HAL_SPI_MspInit+0x80>)
 80007c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80007cc:	6153      	str	r3, [r2, #20]
 80007ce:	4b0e      	ldr	r3, [pc, #56]	; (8000808 <HAL_SPI_MspInit+0x80>)
 80007d0:	695b      	ldr	r3, [r3, #20]
 80007d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80007d6:	60fb      	str	r3, [r7, #12]
 80007d8:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80007da:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80007de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007e0:	2302      	movs	r3, #2
 80007e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e4:	2300      	movs	r3, #0
 80007e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007e8:	2303      	movs	r3, #3
 80007ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80007ec:	2305      	movs	r3, #5
 80007ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007f0:	f107 0314 	add.w	r3, r7, #20
 80007f4:	4619      	mov	r1, r3
 80007f6:	4805      	ldr	r0, [pc, #20]	; (800080c <HAL_SPI_MspInit+0x84>)
 80007f8:	f000 fb20 	bl	8000e3c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80007fc:	bf00      	nop
 80007fe:	3728      	adds	r7, #40	; 0x28
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	40003800 	.word	0x40003800
 8000808:	40021000 	.word	0x40021000
 800080c:	48000400 	.word	0x48000400

08000810 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b08c      	sub	sp, #48	; 0x30
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000818:	f107 031c 	add.w	r3, r7, #28
 800081c:	2200      	movs	r2, #0
 800081e:	601a      	str	r2, [r3, #0]
 8000820:	605a      	str	r2, [r3, #4]
 8000822:	609a      	str	r2, [r3, #8]
 8000824:	60da      	str	r2, [r3, #12]
 8000826:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4a2f      	ldr	r2, [pc, #188]	; (80008ec <HAL_UART_MspInit+0xdc>)
 800082e:	4293      	cmp	r3, r2
 8000830:	d129      	bne.n	8000886 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000832:	4b2f      	ldr	r3, [pc, #188]	; (80008f0 <HAL_UART_MspInit+0xe0>)
 8000834:	69db      	ldr	r3, [r3, #28]
 8000836:	4a2e      	ldr	r2, [pc, #184]	; (80008f0 <HAL_UART_MspInit+0xe0>)
 8000838:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800083c:	61d3      	str	r3, [r2, #28]
 800083e:	4b2c      	ldr	r3, [pc, #176]	; (80008f0 <HAL_UART_MspInit+0xe0>)
 8000840:	69db      	ldr	r3, [r3, #28]
 8000842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000846:	61bb      	str	r3, [r7, #24]
 8000848:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800084a:	4b29      	ldr	r3, [pc, #164]	; (80008f0 <HAL_UART_MspInit+0xe0>)
 800084c:	695b      	ldr	r3, [r3, #20]
 800084e:	4a28      	ldr	r2, [pc, #160]	; (80008f0 <HAL_UART_MspInit+0xe0>)
 8000850:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000854:	6153      	str	r3, [r2, #20]
 8000856:	4b26      	ldr	r3, [pc, #152]	; (80008f0 <HAL_UART_MspInit+0xe0>)
 8000858:	695b      	ldr	r3, [r3, #20]
 800085a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800085e:	617b      	str	r3, [r7, #20]
 8000860:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000862:	230c      	movs	r3, #12
 8000864:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000866:	2302      	movs	r3, #2
 8000868:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086a:	2300      	movs	r3, #0
 800086c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800086e:	2303      	movs	r3, #3
 8000870:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000872:	2307      	movs	r3, #7
 8000874:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000876:	f107 031c 	add.w	r3, r7, #28
 800087a:	4619      	mov	r1, r3
 800087c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000880:	f000 fadc 	bl	8000e3c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000884:	e02d      	b.n	80008e2 <HAL_UART_MspInit+0xd2>
  else if(huart->Instance==USART3)
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	4a1a      	ldr	r2, [pc, #104]	; (80008f4 <HAL_UART_MspInit+0xe4>)
 800088c:	4293      	cmp	r3, r2
 800088e:	d128      	bne.n	80008e2 <HAL_UART_MspInit+0xd2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000890:	4b17      	ldr	r3, [pc, #92]	; (80008f0 <HAL_UART_MspInit+0xe0>)
 8000892:	69db      	ldr	r3, [r3, #28]
 8000894:	4a16      	ldr	r2, [pc, #88]	; (80008f0 <HAL_UART_MspInit+0xe0>)
 8000896:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800089a:	61d3      	str	r3, [r2, #28]
 800089c:	4b14      	ldr	r3, [pc, #80]	; (80008f0 <HAL_UART_MspInit+0xe0>)
 800089e:	69db      	ldr	r3, [r3, #28]
 80008a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80008a4:	613b      	str	r3, [r7, #16]
 80008a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008a8:	4b11      	ldr	r3, [pc, #68]	; (80008f0 <HAL_UART_MspInit+0xe0>)
 80008aa:	695b      	ldr	r3, [r3, #20]
 80008ac:	4a10      	ldr	r2, [pc, #64]	; (80008f0 <HAL_UART_MspInit+0xe0>)
 80008ae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008b2:	6153      	str	r3, [r2, #20]
 80008b4:	4b0e      	ldr	r3, [pc, #56]	; (80008f0 <HAL_UART_MspInit+0xe0>)
 80008b6:	695b      	ldr	r3, [r3, #20]
 80008b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80008bc:	60fb      	str	r3, [r7, #12]
 80008be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80008c0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80008c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c6:	2302      	movs	r3, #2
 80008c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ca:	2300      	movs	r3, #0
 80008cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008ce:	2303      	movs	r3, #3
 80008d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80008d2:	2307      	movs	r3, #7
 80008d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008d6:	f107 031c 	add.w	r3, r7, #28
 80008da:	4619      	mov	r1, r3
 80008dc:	4806      	ldr	r0, [pc, #24]	; (80008f8 <HAL_UART_MspInit+0xe8>)
 80008de:	f000 faad 	bl	8000e3c <HAL_GPIO_Init>
}
 80008e2:	bf00      	nop
 80008e4:	3730      	adds	r7, #48	; 0x30
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	40004400 	.word	0x40004400
 80008f0:	40021000 	.word	0x40021000
 80008f4:	40004800 	.word	0x40004800
 80008f8:	48000400 	.word	0x48000400

080008fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000900:	e7fe      	b.n	8000900 <NMI_Handler+0x4>

08000902 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000902:	b480      	push	{r7}
 8000904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000906:	e7fe      	b.n	8000906 <HardFault_Handler+0x4>

08000908 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800090c:	e7fe      	b.n	800090c <MemManage_Handler+0x4>

0800090e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800090e:	b480      	push	{r7}
 8000910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000912:	e7fe      	b.n	8000912 <BusFault_Handler+0x4>

08000914 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000918:	e7fe      	b.n	8000918 <UsageFault_Handler+0x4>

0800091a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800091a:	b480      	push	{r7}
 800091c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800091e:	bf00      	nop
 8000920:	46bd      	mov	sp, r7
 8000922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000926:	4770      	bx	lr

08000928 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800092c:	bf00      	nop
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr

08000936 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000936:	b480      	push	{r7}
 8000938:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800093a:	bf00      	nop
 800093c:	46bd      	mov	sp, r7
 800093e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000942:	4770      	bx	lr

08000944 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000948:	f000 f922 	bl	8000b90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800094c:	bf00      	nop
 800094e:	bd80      	pop	{r7, pc}

08000950 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MIDDLE_Pin);
 8000954:	2001      	movs	r0, #1
 8000956:	f000 fbfb 	bl	8001150 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800095a:	bf00      	nop
 800095c:	bd80      	pop	{r7, pc}

0800095e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800095e:	b580      	push	{r7, lr}
 8000960:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TOP_Pin);
 8000962:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000966:	f000 fbf3 	bl	8001150 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RIGHT_Pin);
 800096a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800096e:	f000 fbef 	bl	8001150 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LEFT_Pin);
 8000972:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000976:	f000 fbeb 	bl	8001150 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800097a:	bf00      	nop
 800097c:	bd80      	pop	{r7, pc}

0800097e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800097e:	b580      	push	{r7, lr}
 8000980:	b086      	sub	sp, #24
 8000982:	af00      	add	r7, sp, #0
 8000984:	60f8      	str	r0, [r7, #12]
 8000986:	60b9      	str	r1, [r7, #8]
 8000988:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800098a:	2300      	movs	r3, #0
 800098c:	617b      	str	r3, [r7, #20]
 800098e:	e00a      	b.n	80009a6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000990:	f3af 8000 	nop.w
 8000994:	4601      	mov	r1, r0
 8000996:	68bb      	ldr	r3, [r7, #8]
 8000998:	1c5a      	adds	r2, r3, #1
 800099a:	60ba      	str	r2, [r7, #8]
 800099c:	b2ca      	uxtb	r2, r1
 800099e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	3301      	adds	r3, #1
 80009a4:	617b      	str	r3, [r7, #20]
 80009a6:	697a      	ldr	r2, [r7, #20]
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	429a      	cmp	r2, r3
 80009ac:	dbf0      	blt.n	8000990 <_read+0x12>
  }

  return len;
 80009ae:	687b      	ldr	r3, [r7, #4]
}
 80009b0:	4618      	mov	r0, r3
 80009b2:	3718      	adds	r7, #24
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}

080009b8 <_close>:
  }
  return len;
}

int _close(int file)
{
 80009b8:	b480      	push	{r7}
 80009ba:	b083      	sub	sp, #12
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80009c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009c4:	4618      	mov	r0, r3
 80009c6:	370c      	adds	r7, #12
 80009c8:	46bd      	mov	sp, r7
 80009ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ce:	4770      	bx	lr

080009d0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009d0:	b480      	push	{r7}
 80009d2:	b083      	sub	sp, #12
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
 80009d8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80009da:	683b      	ldr	r3, [r7, #0]
 80009dc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80009e0:	605a      	str	r2, [r3, #4]
  return 0;
 80009e2:	2300      	movs	r3, #0
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	370c      	adds	r7, #12
 80009e8:	46bd      	mov	sp, r7
 80009ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ee:	4770      	bx	lr

080009f0 <_isatty>:

int _isatty(int file)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b083      	sub	sp, #12
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80009f8:	2301      	movs	r3, #1
}
 80009fa:	4618      	mov	r0, r3
 80009fc:	370c      	adds	r7, #12
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr

08000a06 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a06:	b480      	push	{r7}
 8000a08:	b085      	sub	sp, #20
 8000a0a:	af00      	add	r7, sp, #0
 8000a0c:	60f8      	str	r0, [r7, #12]
 8000a0e:	60b9      	str	r1, [r7, #8]
 8000a10:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a12:	2300      	movs	r3, #0
}
 8000a14:	4618      	mov	r0, r3
 8000a16:	3714      	adds	r7, #20
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1e:	4770      	bx	lr

08000a20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b086      	sub	sp, #24
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a28:	4a14      	ldr	r2, [pc, #80]	; (8000a7c <_sbrk+0x5c>)
 8000a2a:	4b15      	ldr	r3, [pc, #84]	; (8000a80 <_sbrk+0x60>)
 8000a2c:	1ad3      	subs	r3, r2, r3
 8000a2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a30:	697b      	ldr	r3, [r7, #20]
 8000a32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a34:	4b13      	ldr	r3, [pc, #76]	; (8000a84 <_sbrk+0x64>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d102      	bne.n	8000a42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a3c:	4b11      	ldr	r3, [pc, #68]	; (8000a84 <_sbrk+0x64>)
 8000a3e:	4a12      	ldr	r2, [pc, #72]	; (8000a88 <_sbrk+0x68>)
 8000a40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a42:	4b10      	ldr	r3, [pc, #64]	; (8000a84 <_sbrk+0x64>)
 8000a44:	681a      	ldr	r2, [r3, #0]
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	4413      	add	r3, r2
 8000a4a:	693a      	ldr	r2, [r7, #16]
 8000a4c:	429a      	cmp	r2, r3
 8000a4e:	d207      	bcs.n	8000a60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a50:	f002 fd84 	bl	800355c <__errno>
 8000a54:	4603      	mov	r3, r0
 8000a56:	220c      	movs	r2, #12
 8000a58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a5e:	e009      	b.n	8000a74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a60:	4b08      	ldr	r3, [pc, #32]	; (8000a84 <_sbrk+0x64>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a66:	4b07      	ldr	r3, [pc, #28]	; (8000a84 <_sbrk+0x64>)
 8000a68:	681a      	ldr	r2, [r3, #0]
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	4413      	add	r3, r2
 8000a6e:	4a05      	ldr	r2, [pc, #20]	; (8000a84 <_sbrk+0x64>)
 8000a70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a72:	68fb      	ldr	r3, [r7, #12]
}
 8000a74:	4618      	mov	r0, r3
 8000a76:	3718      	adds	r7, #24
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	20004000 	.word	0x20004000
 8000a80:	00000400 	.word	0x00000400
 8000a84:	20000258 	.word	0x20000258
 8000a88:	20000270 	.word	0x20000270

08000a8c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a90:	4b06      	ldr	r3, [pc, #24]	; (8000aac <SystemInit+0x20>)
 8000a92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a96:	4a05      	ldr	r2, [pc, #20]	; (8000aac <SystemInit+0x20>)
 8000a98:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a9c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000aa0:	bf00      	nop
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	e000ed00 	.word	0xe000ed00

08000ab0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000ab0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ae8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ab4:	f7ff ffea 	bl	8000a8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ab8:	480c      	ldr	r0, [pc, #48]	; (8000aec <LoopForever+0x6>)
  ldr r1, =_edata
 8000aba:	490d      	ldr	r1, [pc, #52]	; (8000af0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000abc:	4a0d      	ldr	r2, [pc, #52]	; (8000af4 <LoopForever+0xe>)
  movs r3, #0
 8000abe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ac0:	e002      	b.n	8000ac8 <LoopCopyDataInit>

08000ac2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ac2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ac4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ac6:	3304      	adds	r3, #4

08000ac8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ac8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000acc:	d3f9      	bcc.n	8000ac2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ace:	4a0a      	ldr	r2, [pc, #40]	; (8000af8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ad0:	4c0a      	ldr	r4, [pc, #40]	; (8000afc <LoopForever+0x16>)
  movs r3, #0
 8000ad2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ad4:	e001      	b.n	8000ada <LoopFillZerobss>

08000ad6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ad6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ad8:	3204      	adds	r2, #4

08000ada <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ada:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000adc:	d3fb      	bcc.n	8000ad6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ade:	f002 fd43 	bl	8003568 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ae2:	f7ff fbbb 	bl	800025c <main>

08000ae6 <LoopForever>:

LoopForever:
    b LoopForever
 8000ae6:	e7fe      	b.n	8000ae6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000ae8:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000aec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000af0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000af4:	080040cc 	.word	0x080040cc
  ldr r2, =_sbss
 8000af8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000afc:	20000270 	.word	0x20000270

08000b00 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b00:	e7fe      	b.n	8000b00 <ADC1_IRQHandler>
	...

08000b04 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b08:	4b08      	ldr	r3, [pc, #32]	; (8000b2c <HAL_Init+0x28>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a07      	ldr	r2, [pc, #28]	; (8000b2c <HAL_Init+0x28>)
 8000b0e:	f043 0310 	orr.w	r3, r3, #16
 8000b12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b14:	2003      	movs	r0, #3
 8000b16:	f000 f94f 	bl	8000db8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b1a:	200f      	movs	r0, #15
 8000b1c:	f000 f808 	bl	8000b30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b20:	f7ff fdca 	bl	80006b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b24:	2300      	movs	r3, #0
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	40022000 	.word	0x40022000

08000b30 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b38:	4b12      	ldr	r3, [pc, #72]	; (8000b84 <HAL_InitTick+0x54>)
 8000b3a:	681a      	ldr	r2, [r3, #0]
 8000b3c:	4b12      	ldr	r3, [pc, #72]	; (8000b88 <HAL_InitTick+0x58>)
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	4619      	mov	r1, r3
 8000b42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b46:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f000 f967 	bl	8000e22 <HAL_SYSTICK_Config>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	e00e      	b.n	8000b7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2b0f      	cmp	r3, #15
 8000b62:	d80a      	bhi.n	8000b7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b64:	2200      	movs	r2, #0
 8000b66:	6879      	ldr	r1, [r7, #4]
 8000b68:	f04f 30ff 	mov.w	r0, #4294967295
 8000b6c:	f000 f92f 	bl	8000dce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b70:	4a06      	ldr	r2, [pc, #24]	; (8000b8c <HAL_InitTick+0x5c>)
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000b76:	2300      	movs	r3, #0
 8000b78:	e000      	b.n	8000b7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b7a:	2301      	movs	r3, #1
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	3708      	adds	r7, #8
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	20000000 	.word	0x20000000
 8000b88:	20000008 	.word	0x20000008
 8000b8c:	20000004 	.word	0x20000004

08000b90 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b94:	4b06      	ldr	r3, [pc, #24]	; (8000bb0 <HAL_IncTick+0x20>)
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	461a      	mov	r2, r3
 8000b9a:	4b06      	ldr	r3, [pc, #24]	; (8000bb4 <HAL_IncTick+0x24>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4413      	add	r3, r2
 8000ba0:	4a04      	ldr	r2, [pc, #16]	; (8000bb4 <HAL_IncTick+0x24>)
 8000ba2:	6013      	str	r3, [r2, #0]
}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	20000008 	.word	0x20000008
 8000bb4:	2000025c 	.word	0x2000025c

08000bb8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  return uwTick;  
 8000bbc:	4b03      	ldr	r3, [pc, #12]	; (8000bcc <HAL_GetTick+0x14>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	2000025c 	.word	0x2000025c

08000bd0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b084      	sub	sp, #16
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bd8:	f7ff ffee 	bl	8000bb8 <HAL_GetTick>
 8000bdc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000be8:	d005      	beq.n	8000bf6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bea:	4b0a      	ldr	r3, [pc, #40]	; (8000c14 <HAL_Delay+0x44>)
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	461a      	mov	r2, r3
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	4413      	add	r3, r2
 8000bf4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000bf6:	bf00      	nop
 8000bf8:	f7ff ffde 	bl	8000bb8 <HAL_GetTick>
 8000bfc:	4602      	mov	r2, r0
 8000bfe:	68bb      	ldr	r3, [r7, #8]
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	68fa      	ldr	r2, [r7, #12]
 8000c04:	429a      	cmp	r2, r3
 8000c06:	d8f7      	bhi.n	8000bf8 <HAL_Delay+0x28>
  {
  }
}
 8000c08:	bf00      	nop
 8000c0a:	bf00      	nop
 8000c0c:	3710      	adds	r7, #16
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	20000008 	.word	0x20000008

08000c18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b085      	sub	sp, #20
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	f003 0307 	and.w	r3, r3, #7
 8000c26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c28:	4b0c      	ldr	r3, [pc, #48]	; (8000c5c <__NVIC_SetPriorityGrouping+0x44>)
 8000c2a:	68db      	ldr	r3, [r3, #12]
 8000c2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c2e:	68ba      	ldr	r2, [r7, #8]
 8000c30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c34:	4013      	ands	r3, r2
 8000c36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c3c:	68bb      	ldr	r3, [r7, #8]
 8000c3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c4a:	4a04      	ldr	r2, [pc, #16]	; (8000c5c <__NVIC_SetPriorityGrouping+0x44>)
 8000c4c:	68bb      	ldr	r3, [r7, #8]
 8000c4e:	60d3      	str	r3, [r2, #12]
}
 8000c50:	bf00      	nop
 8000c52:	3714      	adds	r7, #20
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr
 8000c5c:	e000ed00 	.word	0xe000ed00

08000c60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c64:	4b04      	ldr	r3, [pc, #16]	; (8000c78 <__NVIC_GetPriorityGrouping+0x18>)
 8000c66:	68db      	ldr	r3, [r3, #12]
 8000c68:	0a1b      	lsrs	r3, r3, #8
 8000c6a:	f003 0307 	and.w	r3, r3, #7
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr
 8000c78:	e000ed00 	.word	0xe000ed00

08000c7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	4603      	mov	r3, r0
 8000c84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	db0b      	blt.n	8000ca6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c8e:	79fb      	ldrb	r3, [r7, #7]
 8000c90:	f003 021f 	and.w	r2, r3, #31
 8000c94:	4907      	ldr	r1, [pc, #28]	; (8000cb4 <__NVIC_EnableIRQ+0x38>)
 8000c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c9a:	095b      	lsrs	r3, r3, #5
 8000c9c:	2001      	movs	r0, #1
 8000c9e:	fa00 f202 	lsl.w	r2, r0, r2
 8000ca2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ca6:	bf00      	nop
 8000ca8:	370c      	adds	r7, #12
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	e000e100 	.word	0xe000e100

08000cb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	6039      	str	r1, [r7, #0]
 8000cc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	db0a      	blt.n	8000ce2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	b2da      	uxtb	r2, r3
 8000cd0:	490c      	ldr	r1, [pc, #48]	; (8000d04 <__NVIC_SetPriority+0x4c>)
 8000cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd6:	0112      	lsls	r2, r2, #4
 8000cd8:	b2d2      	uxtb	r2, r2
 8000cda:	440b      	add	r3, r1
 8000cdc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ce0:	e00a      	b.n	8000cf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	b2da      	uxtb	r2, r3
 8000ce6:	4908      	ldr	r1, [pc, #32]	; (8000d08 <__NVIC_SetPriority+0x50>)
 8000ce8:	79fb      	ldrb	r3, [r7, #7]
 8000cea:	f003 030f 	and.w	r3, r3, #15
 8000cee:	3b04      	subs	r3, #4
 8000cf0:	0112      	lsls	r2, r2, #4
 8000cf2:	b2d2      	uxtb	r2, r2
 8000cf4:	440b      	add	r3, r1
 8000cf6:	761a      	strb	r2, [r3, #24]
}
 8000cf8:	bf00      	nop
 8000cfa:	370c      	adds	r7, #12
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr
 8000d04:	e000e100 	.word	0xe000e100
 8000d08:	e000ed00 	.word	0xe000ed00

08000d0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b089      	sub	sp, #36	; 0x24
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	60f8      	str	r0, [r7, #12]
 8000d14:	60b9      	str	r1, [r7, #8]
 8000d16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	f003 0307 	and.w	r3, r3, #7
 8000d1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d20:	69fb      	ldr	r3, [r7, #28]
 8000d22:	f1c3 0307 	rsb	r3, r3, #7
 8000d26:	2b04      	cmp	r3, #4
 8000d28:	bf28      	it	cs
 8000d2a:	2304      	movcs	r3, #4
 8000d2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d2e:	69fb      	ldr	r3, [r7, #28]
 8000d30:	3304      	adds	r3, #4
 8000d32:	2b06      	cmp	r3, #6
 8000d34:	d902      	bls.n	8000d3c <NVIC_EncodePriority+0x30>
 8000d36:	69fb      	ldr	r3, [r7, #28]
 8000d38:	3b03      	subs	r3, #3
 8000d3a:	e000      	b.n	8000d3e <NVIC_EncodePriority+0x32>
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d40:	f04f 32ff 	mov.w	r2, #4294967295
 8000d44:	69bb      	ldr	r3, [r7, #24]
 8000d46:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4a:	43da      	mvns	r2, r3
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	401a      	ands	r2, r3
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d54:	f04f 31ff 	mov.w	r1, #4294967295
 8000d58:	697b      	ldr	r3, [r7, #20]
 8000d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d5e:	43d9      	mvns	r1, r3
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d64:	4313      	orrs	r3, r2
         );
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	3724      	adds	r7, #36	; 0x24
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr
	...

08000d74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	3b01      	subs	r3, #1
 8000d80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d84:	d301      	bcc.n	8000d8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d86:	2301      	movs	r3, #1
 8000d88:	e00f      	b.n	8000daa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d8a:	4a0a      	ldr	r2, [pc, #40]	; (8000db4 <SysTick_Config+0x40>)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	3b01      	subs	r3, #1
 8000d90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d92:	210f      	movs	r1, #15
 8000d94:	f04f 30ff 	mov.w	r0, #4294967295
 8000d98:	f7ff ff8e 	bl	8000cb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d9c:	4b05      	ldr	r3, [pc, #20]	; (8000db4 <SysTick_Config+0x40>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000da2:	4b04      	ldr	r3, [pc, #16]	; (8000db4 <SysTick_Config+0x40>)
 8000da4:	2207      	movs	r2, #7
 8000da6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000da8:	2300      	movs	r3, #0
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	3708      	adds	r7, #8
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	e000e010 	.word	0xe000e010

08000db8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dc0:	6878      	ldr	r0, [r7, #4]
 8000dc2:	f7ff ff29 	bl	8000c18 <__NVIC_SetPriorityGrouping>
}
 8000dc6:	bf00      	nop
 8000dc8:	3708      	adds	r7, #8
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}

08000dce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dce:	b580      	push	{r7, lr}
 8000dd0:	b086      	sub	sp, #24
 8000dd2:	af00      	add	r7, sp, #0
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	60b9      	str	r1, [r7, #8]
 8000dd8:	607a      	str	r2, [r7, #4]
 8000dda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000de0:	f7ff ff3e 	bl	8000c60 <__NVIC_GetPriorityGrouping>
 8000de4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000de6:	687a      	ldr	r2, [r7, #4]
 8000de8:	68b9      	ldr	r1, [r7, #8]
 8000dea:	6978      	ldr	r0, [r7, #20]
 8000dec:	f7ff ff8e 	bl	8000d0c <NVIC_EncodePriority>
 8000df0:	4602      	mov	r2, r0
 8000df2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000df6:	4611      	mov	r1, r2
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f7ff ff5d 	bl	8000cb8 <__NVIC_SetPriority>
}
 8000dfe:	bf00      	nop
 8000e00:	3718      	adds	r7, #24
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}

08000e06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e06:	b580      	push	{r7, lr}
 8000e08:	b082      	sub	sp, #8
 8000e0a:	af00      	add	r7, sp, #0
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e14:	4618      	mov	r0, r3
 8000e16:	f7ff ff31 	bl	8000c7c <__NVIC_EnableIRQ>
}
 8000e1a:	bf00      	nop
 8000e1c:	3708      	adds	r7, #8
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}

08000e22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e22:	b580      	push	{r7, lr}
 8000e24:	b082      	sub	sp, #8
 8000e26:	af00      	add	r7, sp, #0
 8000e28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e2a:	6878      	ldr	r0, [r7, #4]
 8000e2c:	f7ff ffa2 	bl	8000d74 <SysTick_Config>
 8000e30:	4603      	mov	r3, r0
}
 8000e32:	4618      	mov	r0, r3
 8000e34:	3708      	adds	r7, #8
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
	...

08000e3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b087      	sub	sp, #28
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
 8000e44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e46:	2300      	movs	r3, #0
 8000e48:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e4a:	e14e      	b.n	80010ea <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	2101      	movs	r1, #1
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	fa01 f303 	lsl.w	r3, r1, r3
 8000e58:	4013      	ands	r3, r2
 8000e5a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	f000 8140 	beq.w	80010e4 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	f003 0303 	and.w	r3, r3, #3
 8000e6c:	2b01      	cmp	r3, #1
 8000e6e:	d005      	beq.n	8000e7c <HAL_GPIO_Init+0x40>
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	f003 0303 	and.w	r3, r3, #3
 8000e78:	2b02      	cmp	r3, #2
 8000e7a:	d130      	bne.n	8000ede <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	689b      	ldr	r3, [r3, #8]
 8000e80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	005b      	lsls	r3, r3, #1
 8000e86:	2203      	movs	r2, #3
 8000e88:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8c:	43db      	mvns	r3, r3
 8000e8e:	693a      	ldr	r2, [r7, #16]
 8000e90:	4013      	ands	r3, r2
 8000e92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	68da      	ldr	r2, [r3, #12]
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	005b      	lsls	r3, r3, #1
 8000e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea0:	693a      	ldr	r2, [r7, #16]
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	693a      	ldr	r2, [r7, #16]
 8000eaa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eba:	43db      	mvns	r3, r3
 8000ebc:	693a      	ldr	r2, [r7, #16]
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	091b      	lsrs	r3, r3, #4
 8000ec8:	f003 0201 	and.w	r2, r3, #1
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed2:	693a      	ldr	r2, [r7, #16]
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	693a      	ldr	r2, [r7, #16]
 8000edc:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	685b      	ldr	r3, [r3, #4]
 8000ee2:	f003 0303 	and.w	r3, r3, #3
 8000ee6:	2b03      	cmp	r3, #3
 8000ee8:	d017      	beq.n	8000f1a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	68db      	ldr	r3, [r3, #12]
 8000eee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	005b      	lsls	r3, r3, #1
 8000ef4:	2203      	movs	r2, #3
 8000ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8000efa:	43db      	mvns	r3, r3
 8000efc:	693a      	ldr	r2, [r7, #16]
 8000efe:	4013      	ands	r3, r2
 8000f00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	689a      	ldr	r2, [r3, #8]
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	005b      	lsls	r3, r3, #1
 8000f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0e:	693a      	ldr	r2, [r7, #16]
 8000f10:	4313      	orrs	r3, r2
 8000f12:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	693a      	ldr	r2, [r7, #16]
 8000f18:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	f003 0303 	and.w	r3, r3, #3
 8000f22:	2b02      	cmp	r3, #2
 8000f24:	d123      	bne.n	8000f6e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	08da      	lsrs	r2, r3, #3
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	3208      	adds	r2, #8
 8000f2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f32:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	f003 0307 	and.w	r3, r3, #7
 8000f3a:	009b      	lsls	r3, r3, #2
 8000f3c:	220f      	movs	r2, #15
 8000f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f42:	43db      	mvns	r3, r3
 8000f44:	693a      	ldr	r2, [r7, #16]
 8000f46:	4013      	ands	r3, r2
 8000f48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	691a      	ldr	r2, [r3, #16]
 8000f4e:	697b      	ldr	r3, [r7, #20]
 8000f50:	f003 0307 	and.w	r3, r3, #7
 8000f54:	009b      	lsls	r3, r3, #2
 8000f56:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5a:	693a      	ldr	r2, [r7, #16]
 8000f5c:	4313      	orrs	r3, r2
 8000f5e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	08da      	lsrs	r2, r3, #3
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	3208      	adds	r2, #8
 8000f68:	6939      	ldr	r1, [r7, #16]
 8000f6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	005b      	lsls	r3, r3, #1
 8000f78:	2203      	movs	r2, #3
 8000f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7e:	43db      	mvns	r3, r3
 8000f80:	693a      	ldr	r2, [r7, #16]
 8000f82:	4013      	ands	r3, r2
 8000f84:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	f003 0203 	and.w	r2, r3, #3
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	005b      	lsls	r3, r3, #1
 8000f92:	fa02 f303 	lsl.w	r3, r2, r3
 8000f96:	693a      	ldr	r2, [r7, #16]
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	693a      	ldr	r2, [r7, #16]
 8000fa0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	f000 809a 	beq.w	80010e4 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fb0:	4b55      	ldr	r3, [pc, #340]	; (8001108 <HAL_GPIO_Init+0x2cc>)
 8000fb2:	699b      	ldr	r3, [r3, #24]
 8000fb4:	4a54      	ldr	r2, [pc, #336]	; (8001108 <HAL_GPIO_Init+0x2cc>)
 8000fb6:	f043 0301 	orr.w	r3, r3, #1
 8000fba:	6193      	str	r3, [r2, #24]
 8000fbc:	4b52      	ldr	r3, [pc, #328]	; (8001108 <HAL_GPIO_Init+0x2cc>)
 8000fbe:	699b      	ldr	r3, [r3, #24]
 8000fc0:	f003 0301 	and.w	r3, r3, #1
 8000fc4:	60bb      	str	r3, [r7, #8]
 8000fc6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000fc8:	4a50      	ldr	r2, [pc, #320]	; (800110c <HAL_GPIO_Init+0x2d0>)
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	089b      	lsrs	r3, r3, #2
 8000fce:	3302      	adds	r3, #2
 8000fd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fd4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	f003 0303 	and.w	r3, r3, #3
 8000fdc:	009b      	lsls	r3, r3, #2
 8000fde:	220f      	movs	r2, #15
 8000fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe4:	43db      	mvns	r3, r3
 8000fe6:	693a      	ldr	r2, [r7, #16]
 8000fe8:	4013      	ands	r3, r2
 8000fea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000ff2:	d013      	beq.n	800101c <HAL_GPIO_Init+0x1e0>
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	4a46      	ldr	r2, [pc, #280]	; (8001110 <HAL_GPIO_Init+0x2d4>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d00d      	beq.n	8001018 <HAL_GPIO_Init+0x1dc>
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	4a45      	ldr	r2, [pc, #276]	; (8001114 <HAL_GPIO_Init+0x2d8>)
 8001000:	4293      	cmp	r3, r2
 8001002:	d007      	beq.n	8001014 <HAL_GPIO_Init+0x1d8>
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	4a44      	ldr	r2, [pc, #272]	; (8001118 <HAL_GPIO_Init+0x2dc>)
 8001008:	4293      	cmp	r3, r2
 800100a:	d101      	bne.n	8001010 <HAL_GPIO_Init+0x1d4>
 800100c:	2303      	movs	r3, #3
 800100e:	e006      	b.n	800101e <HAL_GPIO_Init+0x1e2>
 8001010:	2305      	movs	r3, #5
 8001012:	e004      	b.n	800101e <HAL_GPIO_Init+0x1e2>
 8001014:	2302      	movs	r3, #2
 8001016:	e002      	b.n	800101e <HAL_GPIO_Init+0x1e2>
 8001018:	2301      	movs	r3, #1
 800101a:	e000      	b.n	800101e <HAL_GPIO_Init+0x1e2>
 800101c:	2300      	movs	r3, #0
 800101e:	697a      	ldr	r2, [r7, #20]
 8001020:	f002 0203 	and.w	r2, r2, #3
 8001024:	0092      	lsls	r2, r2, #2
 8001026:	4093      	lsls	r3, r2
 8001028:	693a      	ldr	r2, [r7, #16]
 800102a:	4313      	orrs	r3, r2
 800102c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800102e:	4937      	ldr	r1, [pc, #220]	; (800110c <HAL_GPIO_Init+0x2d0>)
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	089b      	lsrs	r3, r3, #2
 8001034:	3302      	adds	r3, #2
 8001036:	693a      	ldr	r2, [r7, #16]
 8001038:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800103c:	4b37      	ldr	r3, [pc, #220]	; (800111c <HAL_GPIO_Init+0x2e0>)
 800103e:	689b      	ldr	r3, [r3, #8]
 8001040:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	43db      	mvns	r3, r3
 8001046:	693a      	ldr	r2, [r7, #16]
 8001048:	4013      	ands	r3, r2
 800104a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001054:	2b00      	cmp	r3, #0
 8001056:	d003      	beq.n	8001060 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001058:	693a      	ldr	r2, [r7, #16]
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	4313      	orrs	r3, r2
 800105e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001060:	4a2e      	ldr	r2, [pc, #184]	; (800111c <HAL_GPIO_Init+0x2e0>)
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001066:	4b2d      	ldr	r3, [pc, #180]	; (800111c <HAL_GPIO_Init+0x2e0>)
 8001068:	68db      	ldr	r3, [r3, #12]
 800106a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	43db      	mvns	r3, r3
 8001070:	693a      	ldr	r2, [r7, #16]
 8001072:	4013      	ands	r3, r2
 8001074:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800107e:	2b00      	cmp	r3, #0
 8001080:	d003      	beq.n	800108a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001082:	693a      	ldr	r2, [r7, #16]
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	4313      	orrs	r3, r2
 8001088:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800108a:	4a24      	ldr	r2, [pc, #144]	; (800111c <HAL_GPIO_Init+0x2e0>)
 800108c:	693b      	ldr	r3, [r7, #16]
 800108e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001090:	4b22      	ldr	r3, [pc, #136]	; (800111c <HAL_GPIO_Init+0x2e0>)
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	43db      	mvns	r3, r3
 800109a:	693a      	ldr	r2, [r7, #16]
 800109c:	4013      	ands	r3, r2
 800109e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d003      	beq.n	80010b4 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80010ac:	693a      	ldr	r2, [r7, #16]
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80010b4:	4a19      	ldr	r2, [pc, #100]	; (800111c <HAL_GPIO_Init+0x2e0>)
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010ba:	4b18      	ldr	r3, [pc, #96]	; (800111c <HAL_GPIO_Init+0x2e0>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	43db      	mvns	r3, r3
 80010c4:	693a      	ldr	r2, [r7, #16]
 80010c6:	4013      	ands	r3, r2
 80010c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d003      	beq.n	80010de <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80010d6:	693a      	ldr	r2, [r7, #16]
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	4313      	orrs	r3, r2
 80010dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80010de:	4a0f      	ldr	r2, [pc, #60]	; (800111c <HAL_GPIO_Init+0x2e0>)
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80010e4:	697b      	ldr	r3, [r7, #20]
 80010e6:	3301      	adds	r3, #1
 80010e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	fa22 f303 	lsr.w	r3, r2, r3
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	f47f aea9 	bne.w	8000e4c <HAL_GPIO_Init+0x10>
  }
}
 80010fa:	bf00      	nop
 80010fc:	bf00      	nop
 80010fe:	371c      	adds	r7, #28
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr
 8001108:	40021000 	.word	0x40021000
 800110c:	40010000 	.word	0x40010000
 8001110:	48000400 	.word	0x48000400
 8001114:	48000800 	.word	0x48000800
 8001118:	48000c00 	.word	0x48000c00
 800111c:	40010400 	.word	0x40010400

08001120 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	460b      	mov	r3, r1
 800112a:	807b      	strh	r3, [r7, #2]
 800112c:	4613      	mov	r3, r2
 800112e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001130:	787b      	ldrb	r3, [r7, #1]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d003      	beq.n	800113e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001136:	887a      	ldrh	r2, [r7, #2]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800113c:	e002      	b.n	8001144 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800113e:	887a      	ldrh	r2, [r7, #2]
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001144:	bf00      	nop
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr

08001150 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800115a:	4b08      	ldr	r3, [pc, #32]	; (800117c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800115c:	695a      	ldr	r2, [r3, #20]
 800115e:	88fb      	ldrh	r3, [r7, #6]
 8001160:	4013      	ands	r3, r2
 8001162:	2b00      	cmp	r3, #0
 8001164:	d006      	beq.n	8001174 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001166:	4a05      	ldr	r2, [pc, #20]	; (800117c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001168:	88fb      	ldrh	r3, [r7, #6]
 800116a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800116c:	88fb      	ldrh	r3, [r7, #6]
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff fa5a 	bl	8000628 <HAL_GPIO_EXTI_Callback>
  }
}
 8001174:	bf00      	nop
 8001176:	3708      	adds	r7, #8
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	40010400 	.word	0x40010400

08001180 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d101      	bne.n	8001192 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800118e:	2301      	movs	r3, #1
 8001190:	e081      	b.n	8001296 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001198:	b2db      	uxtb	r3, r3
 800119a:	2b00      	cmp	r3, #0
 800119c:	d106      	bne.n	80011ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2200      	movs	r2, #0
 80011a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80011a6:	6878      	ldr	r0, [r7, #4]
 80011a8:	f7ff faaa 	bl	8000700 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2224      	movs	r2, #36	; 0x24
 80011b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	681a      	ldr	r2, [r3, #0]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f022 0201 	bic.w	r2, r2, #1
 80011c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	685a      	ldr	r2, [r3, #4]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80011d0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	689a      	ldr	r2, [r3, #8]
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80011e0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	68db      	ldr	r3, [r3, #12]
 80011e6:	2b01      	cmp	r3, #1
 80011e8:	d107      	bne.n	80011fa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	689a      	ldr	r2, [r3, #8]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80011f6:	609a      	str	r2, [r3, #8]
 80011f8:	e006      	b.n	8001208 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	689a      	ldr	r2, [r3, #8]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001206:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	2b02      	cmp	r3, #2
 800120e:	d104      	bne.n	800121a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001218:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	687a      	ldr	r2, [r7, #4]
 8001222:	6812      	ldr	r2, [r2, #0]
 8001224:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001228:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800122c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	68da      	ldr	r2, [r3, #12]
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800123c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	691a      	ldr	r2, [r3, #16]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	695b      	ldr	r3, [r3, #20]
 8001246:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	699b      	ldr	r3, [r3, #24]
 800124e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	430a      	orrs	r2, r1
 8001256:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	69d9      	ldr	r1, [r3, #28]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6a1a      	ldr	r2, [r3, #32]
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	430a      	orrs	r2, r1
 8001266:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f042 0201 	orr.w	r2, r2, #1
 8001276:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2200      	movs	r2, #0
 800127c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2220      	movs	r2, #32
 8001282:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2200      	movs	r2, #0
 800128a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2200      	movs	r2, #0
 8001290:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001294:	2300      	movs	r3, #0
}
 8001296:	4618      	mov	r0, r3
 8001298:	3708      	adds	r7, #8
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}

0800129e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800129e:	b480      	push	{r7}
 80012a0:	b083      	sub	sp, #12
 80012a2:	af00      	add	r7, sp, #0
 80012a4:	6078      	str	r0, [r7, #4]
 80012a6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	2b20      	cmp	r3, #32
 80012b2:	d138      	bne.n	8001326 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80012ba:	2b01      	cmp	r3, #1
 80012bc:	d101      	bne.n	80012c2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80012be:	2302      	movs	r3, #2
 80012c0:	e032      	b.n	8001328 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2201      	movs	r2, #1
 80012c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	2224      	movs	r2, #36	; 0x24
 80012ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f022 0201 	bic.w	r2, r2, #1
 80012e0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80012f0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	6819      	ldr	r1, [r3, #0]
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	683a      	ldr	r2, [r7, #0]
 80012fe:	430a      	orrs	r2, r1
 8001300:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f042 0201 	orr.w	r2, r2, #1
 8001310:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2220      	movs	r2, #32
 8001316:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2200      	movs	r2, #0
 800131e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001322:	2300      	movs	r3, #0
 8001324:	e000      	b.n	8001328 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001326:	2302      	movs	r3, #2
  }
}
 8001328:	4618      	mov	r0, r3
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr

08001334 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001334:	b480      	push	{r7}
 8001336:	b085      	sub	sp, #20
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001344:	b2db      	uxtb	r3, r3
 8001346:	2b20      	cmp	r3, #32
 8001348:	d139      	bne.n	80013be <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001350:	2b01      	cmp	r3, #1
 8001352:	d101      	bne.n	8001358 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001354:	2302      	movs	r3, #2
 8001356:	e033      	b.n	80013c0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2201      	movs	r2, #1
 800135c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2224      	movs	r2, #36	; 0x24
 8001364:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f022 0201 	bic.w	r2, r2, #1
 8001376:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001386:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	021b      	lsls	r3, r3, #8
 800138c:	68fa      	ldr	r2, [r7, #12]
 800138e:	4313      	orrs	r3, r2
 8001390:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	68fa      	ldr	r2, [r7, #12]
 8001398:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f042 0201 	orr.w	r2, r2, #1
 80013a8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2220      	movs	r2, #32
 80013ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	2200      	movs	r2, #0
 80013b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80013ba:	2300      	movs	r3, #0
 80013bc:	e000      	b.n	80013c0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80013be:	2302      	movs	r3, #2
  }
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	3714      	adds	r7, #20
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr

080013cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013d8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80013dc:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013e2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d102      	bne.n	80013f2 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80013ec:	2301      	movs	r3, #1
 80013ee:	f001 b823 	b.w	8002438 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013f6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 0301 	and.w	r3, r3, #1
 8001402:	2b00      	cmp	r3, #0
 8001404:	f000 817d 	beq.w	8001702 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001408:	4bbc      	ldr	r3, [pc, #752]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	f003 030c 	and.w	r3, r3, #12
 8001410:	2b04      	cmp	r3, #4
 8001412:	d00c      	beq.n	800142e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001414:	4bb9      	ldr	r3, [pc, #740]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	f003 030c 	and.w	r3, r3, #12
 800141c:	2b08      	cmp	r3, #8
 800141e:	d15c      	bne.n	80014da <HAL_RCC_OscConfig+0x10e>
 8001420:	4bb6      	ldr	r3, [pc, #728]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001428:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800142c:	d155      	bne.n	80014da <HAL_RCC_OscConfig+0x10e>
 800142e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001432:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001436:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800143a:	fa93 f3a3 	rbit	r3, r3
 800143e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001442:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001446:	fab3 f383 	clz	r3, r3
 800144a:	b2db      	uxtb	r3, r3
 800144c:	095b      	lsrs	r3, r3, #5
 800144e:	b2db      	uxtb	r3, r3
 8001450:	f043 0301 	orr.w	r3, r3, #1
 8001454:	b2db      	uxtb	r3, r3
 8001456:	2b01      	cmp	r3, #1
 8001458:	d102      	bne.n	8001460 <HAL_RCC_OscConfig+0x94>
 800145a:	4ba8      	ldr	r3, [pc, #672]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	e015      	b.n	800148c <HAL_RCC_OscConfig+0xc0>
 8001460:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001464:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001468:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800146c:	fa93 f3a3 	rbit	r3, r3
 8001470:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001474:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001478:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800147c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001480:	fa93 f3a3 	rbit	r3, r3
 8001484:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8001488:	4b9c      	ldr	r3, [pc, #624]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 800148a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800148c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001490:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8001494:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001498:	fa92 f2a2 	rbit	r2, r2
 800149c:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80014a0:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80014a4:	fab2 f282 	clz	r2, r2
 80014a8:	b2d2      	uxtb	r2, r2
 80014aa:	f042 0220 	orr.w	r2, r2, #32
 80014ae:	b2d2      	uxtb	r2, r2
 80014b0:	f002 021f 	and.w	r2, r2, #31
 80014b4:	2101      	movs	r1, #1
 80014b6:	fa01 f202 	lsl.w	r2, r1, r2
 80014ba:	4013      	ands	r3, r2
 80014bc:	2b00      	cmp	r3, #0
 80014be:	f000 811f 	beq.w	8001700 <HAL_RCC_OscConfig+0x334>
 80014c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014c6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	f040 8116 	bne.w	8001700 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80014d4:	2301      	movs	r3, #1
 80014d6:	f000 bfaf 	b.w	8002438 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014de:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014ea:	d106      	bne.n	80014fa <HAL_RCC_OscConfig+0x12e>
 80014ec:	4b83      	ldr	r3, [pc, #524]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a82      	ldr	r2, [pc, #520]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 80014f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014f6:	6013      	str	r3, [r2, #0]
 80014f8:	e036      	b.n	8001568 <HAL_RCC_OscConfig+0x19c>
 80014fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014fe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d10c      	bne.n	8001524 <HAL_RCC_OscConfig+0x158>
 800150a:	4b7c      	ldr	r3, [pc, #496]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4a7b      	ldr	r2, [pc, #492]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 8001510:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001514:	6013      	str	r3, [r2, #0]
 8001516:	4b79      	ldr	r3, [pc, #484]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a78      	ldr	r2, [pc, #480]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 800151c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001520:	6013      	str	r3, [r2, #0]
 8001522:	e021      	b.n	8001568 <HAL_RCC_OscConfig+0x19c>
 8001524:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001528:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001534:	d10c      	bne.n	8001550 <HAL_RCC_OscConfig+0x184>
 8001536:	4b71      	ldr	r3, [pc, #452]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4a70      	ldr	r2, [pc, #448]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 800153c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001540:	6013      	str	r3, [r2, #0]
 8001542:	4b6e      	ldr	r3, [pc, #440]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4a6d      	ldr	r2, [pc, #436]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 8001548:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800154c:	6013      	str	r3, [r2, #0]
 800154e:	e00b      	b.n	8001568 <HAL_RCC_OscConfig+0x19c>
 8001550:	4b6a      	ldr	r3, [pc, #424]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a69      	ldr	r2, [pc, #420]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 8001556:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800155a:	6013      	str	r3, [r2, #0]
 800155c:	4b67      	ldr	r3, [pc, #412]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a66      	ldr	r2, [pc, #408]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 8001562:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001566:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001568:	4b64      	ldr	r3, [pc, #400]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 800156a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800156c:	f023 020f 	bic.w	r2, r3, #15
 8001570:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001574:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	495f      	ldr	r1, [pc, #380]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 800157e:	4313      	orrs	r3, r2
 8001580:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001582:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001586:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d059      	beq.n	8001646 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001592:	f7ff fb11 	bl	8000bb8 <HAL_GetTick>
 8001596:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800159a:	e00a      	b.n	80015b2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800159c:	f7ff fb0c 	bl	8000bb8 <HAL_GetTick>
 80015a0:	4602      	mov	r2, r0
 80015a2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80015a6:	1ad3      	subs	r3, r2, r3
 80015a8:	2b64      	cmp	r3, #100	; 0x64
 80015aa:	d902      	bls.n	80015b2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80015ac:	2303      	movs	r3, #3
 80015ae:	f000 bf43 	b.w	8002438 <HAL_RCC_OscConfig+0x106c>
 80015b2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015b6:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ba:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80015be:	fa93 f3a3 	rbit	r3, r3
 80015c2:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80015c6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015ca:	fab3 f383 	clz	r3, r3
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	095b      	lsrs	r3, r3, #5
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	f043 0301 	orr.w	r3, r3, #1
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d102      	bne.n	80015e4 <HAL_RCC_OscConfig+0x218>
 80015de:	4b47      	ldr	r3, [pc, #284]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	e015      	b.n	8001610 <HAL_RCC_OscConfig+0x244>
 80015e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015e8:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ec:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80015f0:	fa93 f3a3 	rbit	r3, r3
 80015f4:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80015f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015fc:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001600:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8001604:	fa93 f3a3 	rbit	r3, r3
 8001608:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800160c:	4b3b      	ldr	r3, [pc, #236]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 800160e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001610:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001614:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8001618:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800161c:	fa92 f2a2 	rbit	r2, r2
 8001620:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8001624:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8001628:	fab2 f282 	clz	r2, r2
 800162c:	b2d2      	uxtb	r2, r2
 800162e:	f042 0220 	orr.w	r2, r2, #32
 8001632:	b2d2      	uxtb	r2, r2
 8001634:	f002 021f 	and.w	r2, r2, #31
 8001638:	2101      	movs	r1, #1
 800163a:	fa01 f202 	lsl.w	r2, r1, r2
 800163e:	4013      	ands	r3, r2
 8001640:	2b00      	cmp	r3, #0
 8001642:	d0ab      	beq.n	800159c <HAL_RCC_OscConfig+0x1d0>
 8001644:	e05d      	b.n	8001702 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001646:	f7ff fab7 	bl	8000bb8 <HAL_GetTick>
 800164a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800164e:	e00a      	b.n	8001666 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001650:	f7ff fab2 	bl	8000bb8 <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	2b64      	cmp	r3, #100	; 0x64
 800165e:	d902      	bls.n	8001666 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8001660:	2303      	movs	r3, #3
 8001662:	f000 bee9 	b.w	8002438 <HAL_RCC_OscConfig+0x106c>
 8001666:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800166a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800166e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001672:	fa93 f3a3 	rbit	r3, r3
 8001676:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800167a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800167e:	fab3 f383 	clz	r3, r3
 8001682:	b2db      	uxtb	r3, r3
 8001684:	095b      	lsrs	r3, r3, #5
 8001686:	b2db      	uxtb	r3, r3
 8001688:	f043 0301 	orr.w	r3, r3, #1
 800168c:	b2db      	uxtb	r3, r3
 800168e:	2b01      	cmp	r3, #1
 8001690:	d102      	bne.n	8001698 <HAL_RCC_OscConfig+0x2cc>
 8001692:	4b1a      	ldr	r3, [pc, #104]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	e015      	b.n	80016c4 <HAL_RCC_OscConfig+0x2f8>
 8001698:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800169c:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016a0:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80016a4:	fa93 f3a3 	rbit	r3, r3
 80016a8:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80016ac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016b0:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80016b4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80016b8:	fa93 f3a3 	rbit	r3, r3
 80016bc:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80016c0:	4b0e      	ldr	r3, [pc, #56]	; (80016fc <HAL_RCC_OscConfig+0x330>)
 80016c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80016c8:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80016cc:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80016d0:	fa92 f2a2 	rbit	r2, r2
 80016d4:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80016d8:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80016dc:	fab2 f282 	clz	r2, r2
 80016e0:	b2d2      	uxtb	r2, r2
 80016e2:	f042 0220 	orr.w	r2, r2, #32
 80016e6:	b2d2      	uxtb	r2, r2
 80016e8:	f002 021f 	and.w	r2, r2, #31
 80016ec:	2101      	movs	r1, #1
 80016ee:	fa01 f202 	lsl.w	r2, r1, r2
 80016f2:	4013      	ands	r3, r2
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d1ab      	bne.n	8001650 <HAL_RCC_OscConfig+0x284>
 80016f8:	e003      	b.n	8001702 <HAL_RCC_OscConfig+0x336>
 80016fa:	bf00      	nop
 80016fc:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001700:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001702:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001706:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 0302 	and.w	r3, r3, #2
 8001712:	2b00      	cmp	r3, #0
 8001714:	f000 817d 	beq.w	8001a12 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001718:	4ba6      	ldr	r3, [pc, #664]	; (80019b4 <HAL_RCC_OscConfig+0x5e8>)
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f003 030c 	and.w	r3, r3, #12
 8001720:	2b00      	cmp	r3, #0
 8001722:	d00b      	beq.n	800173c <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001724:	4ba3      	ldr	r3, [pc, #652]	; (80019b4 <HAL_RCC_OscConfig+0x5e8>)
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	f003 030c 	and.w	r3, r3, #12
 800172c:	2b08      	cmp	r3, #8
 800172e:	d172      	bne.n	8001816 <HAL_RCC_OscConfig+0x44a>
 8001730:	4ba0      	ldr	r3, [pc, #640]	; (80019b4 <HAL_RCC_OscConfig+0x5e8>)
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001738:	2b00      	cmp	r3, #0
 800173a:	d16c      	bne.n	8001816 <HAL_RCC_OscConfig+0x44a>
 800173c:	2302      	movs	r3, #2
 800173e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001742:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001746:	fa93 f3a3 	rbit	r3, r3
 800174a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800174e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001752:	fab3 f383 	clz	r3, r3
 8001756:	b2db      	uxtb	r3, r3
 8001758:	095b      	lsrs	r3, r3, #5
 800175a:	b2db      	uxtb	r3, r3
 800175c:	f043 0301 	orr.w	r3, r3, #1
 8001760:	b2db      	uxtb	r3, r3
 8001762:	2b01      	cmp	r3, #1
 8001764:	d102      	bne.n	800176c <HAL_RCC_OscConfig+0x3a0>
 8001766:	4b93      	ldr	r3, [pc, #588]	; (80019b4 <HAL_RCC_OscConfig+0x5e8>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	e013      	b.n	8001794 <HAL_RCC_OscConfig+0x3c8>
 800176c:	2302      	movs	r3, #2
 800176e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001772:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001776:	fa93 f3a3 	rbit	r3, r3
 800177a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800177e:	2302      	movs	r3, #2
 8001780:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001784:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001788:	fa93 f3a3 	rbit	r3, r3
 800178c:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8001790:	4b88      	ldr	r3, [pc, #544]	; (80019b4 <HAL_RCC_OscConfig+0x5e8>)
 8001792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001794:	2202      	movs	r2, #2
 8001796:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 800179a:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800179e:	fa92 f2a2 	rbit	r2, r2
 80017a2:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80017a6:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80017aa:	fab2 f282 	clz	r2, r2
 80017ae:	b2d2      	uxtb	r2, r2
 80017b0:	f042 0220 	orr.w	r2, r2, #32
 80017b4:	b2d2      	uxtb	r2, r2
 80017b6:	f002 021f 	and.w	r2, r2, #31
 80017ba:	2101      	movs	r1, #1
 80017bc:	fa01 f202 	lsl.w	r2, r1, r2
 80017c0:	4013      	ands	r3, r2
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d00a      	beq.n	80017dc <HAL_RCC_OscConfig+0x410>
 80017c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017ca:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	691b      	ldr	r3, [r3, #16]
 80017d2:	2b01      	cmp	r3, #1
 80017d4:	d002      	beq.n	80017dc <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	f000 be2e 	b.w	8002438 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017dc:	4b75      	ldr	r3, [pc, #468]	; (80019b4 <HAL_RCC_OscConfig+0x5e8>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017e8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	695b      	ldr	r3, [r3, #20]
 80017f0:	21f8      	movs	r1, #248	; 0xf8
 80017f2:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f6:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80017fa:	fa91 f1a1 	rbit	r1, r1
 80017fe:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8001802:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001806:	fab1 f181 	clz	r1, r1
 800180a:	b2c9      	uxtb	r1, r1
 800180c:	408b      	lsls	r3, r1
 800180e:	4969      	ldr	r1, [pc, #420]	; (80019b4 <HAL_RCC_OscConfig+0x5e8>)
 8001810:	4313      	orrs	r3, r2
 8001812:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001814:	e0fd      	b.n	8001a12 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001816:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800181a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	691b      	ldr	r3, [r3, #16]
 8001822:	2b00      	cmp	r3, #0
 8001824:	f000 8088 	beq.w	8001938 <HAL_RCC_OscConfig+0x56c>
 8001828:	2301      	movs	r3, #1
 800182a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800182e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001832:	fa93 f3a3 	rbit	r3, r3
 8001836:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800183a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800183e:	fab3 f383 	clz	r3, r3
 8001842:	b2db      	uxtb	r3, r3
 8001844:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001848:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800184c:	009b      	lsls	r3, r3, #2
 800184e:	461a      	mov	r2, r3
 8001850:	2301      	movs	r3, #1
 8001852:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001854:	f7ff f9b0 	bl	8000bb8 <HAL_GetTick>
 8001858:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800185c:	e00a      	b.n	8001874 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800185e:	f7ff f9ab 	bl	8000bb8 <HAL_GetTick>
 8001862:	4602      	mov	r2, r0
 8001864:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	2b02      	cmp	r3, #2
 800186c:	d902      	bls.n	8001874 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800186e:	2303      	movs	r3, #3
 8001870:	f000 bde2 	b.w	8002438 <HAL_RCC_OscConfig+0x106c>
 8001874:	2302      	movs	r3, #2
 8001876:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800187a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800187e:	fa93 f3a3 	rbit	r3, r3
 8001882:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8001886:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800188a:	fab3 f383 	clz	r3, r3
 800188e:	b2db      	uxtb	r3, r3
 8001890:	095b      	lsrs	r3, r3, #5
 8001892:	b2db      	uxtb	r3, r3
 8001894:	f043 0301 	orr.w	r3, r3, #1
 8001898:	b2db      	uxtb	r3, r3
 800189a:	2b01      	cmp	r3, #1
 800189c:	d102      	bne.n	80018a4 <HAL_RCC_OscConfig+0x4d8>
 800189e:	4b45      	ldr	r3, [pc, #276]	; (80019b4 <HAL_RCC_OscConfig+0x5e8>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	e013      	b.n	80018cc <HAL_RCC_OscConfig+0x500>
 80018a4:	2302      	movs	r3, #2
 80018a6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018aa:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80018ae:	fa93 f3a3 	rbit	r3, r3
 80018b2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80018b6:	2302      	movs	r3, #2
 80018b8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80018bc:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80018c0:	fa93 f3a3 	rbit	r3, r3
 80018c4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80018c8:	4b3a      	ldr	r3, [pc, #232]	; (80019b4 <HAL_RCC_OscConfig+0x5e8>)
 80018ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018cc:	2202      	movs	r2, #2
 80018ce:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80018d2:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80018d6:	fa92 f2a2 	rbit	r2, r2
 80018da:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80018de:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80018e2:	fab2 f282 	clz	r2, r2
 80018e6:	b2d2      	uxtb	r2, r2
 80018e8:	f042 0220 	orr.w	r2, r2, #32
 80018ec:	b2d2      	uxtb	r2, r2
 80018ee:	f002 021f 	and.w	r2, r2, #31
 80018f2:	2101      	movs	r1, #1
 80018f4:	fa01 f202 	lsl.w	r2, r1, r2
 80018f8:	4013      	ands	r3, r2
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d0af      	beq.n	800185e <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018fe:	4b2d      	ldr	r3, [pc, #180]	; (80019b4 <HAL_RCC_OscConfig+0x5e8>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001906:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800190a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	695b      	ldr	r3, [r3, #20]
 8001912:	21f8      	movs	r1, #248	; 0xf8
 8001914:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001918:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800191c:	fa91 f1a1 	rbit	r1, r1
 8001920:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8001924:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001928:	fab1 f181 	clz	r1, r1
 800192c:	b2c9      	uxtb	r1, r1
 800192e:	408b      	lsls	r3, r1
 8001930:	4920      	ldr	r1, [pc, #128]	; (80019b4 <HAL_RCC_OscConfig+0x5e8>)
 8001932:	4313      	orrs	r3, r2
 8001934:	600b      	str	r3, [r1, #0]
 8001936:	e06c      	b.n	8001a12 <HAL_RCC_OscConfig+0x646>
 8001938:	2301      	movs	r3, #1
 800193a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800193e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001942:	fa93 f3a3 	rbit	r3, r3
 8001946:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800194a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800194e:	fab3 f383 	clz	r3, r3
 8001952:	b2db      	uxtb	r3, r3
 8001954:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001958:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	461a      	mov	r2, r3
 8001960:	2300      	movs	r3, #0
 8001962:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001964:	f7ff f928 	bl	8000bb8 <HAL_GetTick>
 8001968:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800196c:	e00a      	b.n	8001984 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800196e:	f7ff f923 	bl	8000bb8 <HAL_GetTick>
 8001972:	4602      	mov	r2, r0
 8001974:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001978:	1ad3      	subs	r3, r2, r3
 800197a:	2b02      	cmp	r3, #2
 800197c:	d902      	bls.n	8001984 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800197e:	2303      	movs	r3, #3
 8001980:	f000 bd5a 	b.w	8002438 <HAL_RCC_OscConfig+0x106c>
 8001984:	2302      	movs	r3, #2
 8001986:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800198a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800198e:	fa93 f3a3 	rbit	r3, r3
 8001992:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8001996:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800199a:	fab3 f383 	clz	r3, r3
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	095b      	lsrs	r3, r3, #5
 80019a2:	b2db      	uxtb	r3, r3
 80019a4:	f043 0301 	orr.w	r3, r3, #1
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d104      	bne.n	80019b8 <HAL_RCC_OscConfig+0x5ec>
 80019ae:	4b01      	ldr	r3, [pc, #4]	; (80019b4 <HAL_RCC_OscConfig+0x5e8>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	e015      	b.n	80019e0 <HAL_RCC_OscConfig+0x614>
 80019b4:	40021000 	.word	0x40021000
 80019b8:	2302      	movs	r3, #2
 80019ba:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019be:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80019c2:	fa93 f3a3 	rbit	r3, r3
 80019c6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80019ca:	2302      	movs	r3, #2
 80019cc:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80019d0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80019d4:	fa93 f3a3 	rbit	r3, r3
 80019d8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80019dc:	4bc8      	ldr	r3, [pc, #800]	; (8001d00 <HAL_RCC_OscConfig+0x934>)
 80019de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019e0:	2202      	movs	r2, #2
 80019e2:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80019e6:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80019ea:	fa92 f2a2 	rbit	r2, r2
 80019ee:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80019f2:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80019f6:	fab2 f282 	clz	r2, r2
 80019fa:	b2d2      	uxtb	r2, r2
 80019fc:	f042 0220 	orr.w	r2, r2, #32
 8001a00:	b2d2      	uxtb	r2, r2
 8001a02:	f002 021f 	and.w	r2, r2, #31
 8001a06:	2101      	movs	r1, #1
 8001a08:	fa01 f202 	lsl.w	r2, r1, r2
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d1ad      	bne.n	800196e <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a16:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f003 0308 	and.w	r3, r3, #8
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	f000 8110 	beq.w	8001c48 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a2c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	699b      	ldr	r3, [r3, #24]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d079      	beq.n	8001b2c <HAL_RCC_OscConfig+0x760>
 8001a38:	2301      	movs	r3, #1
 8001a3a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a3e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001a42:	fa93 f3a3 	rbit	r3, r3
 8001a46:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8001a4a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a4e:	fab3 f383 	clz	r3, r3
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	461a      	mov	r2, r3
 8001a56:	4bab      	ldr	r3, [pc, #684]	; (8001d04 <HAL_RCC_OscConfig+0x938>)
 8001a58:	4413      	add	r3, r2
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	2301      	movs	r3, #1
 8001a60:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a62:	f7ff f8a9 	bl	8000bb8 <HAL_GetTick>
 8001a66:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a6a:	e00a      	b.n	8001a82 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a6c:	f7ff f8a4 	bl	8000bb8 <HAL_GetTick>
 8001a70:	4602      	mov	r2, r0
 8001a72:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a76:	1ad3      	subs	r3, r2, r3
 8001a78:	2b02      	cmp	r3, #2
 8001a7a:	d902      	bls.n	8001a82 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	f000 bcdb 	b.w	8002438 <HAL_RCC_OscConfig+0x106c>
 8001a82:	2302      	movs	r3, #2
 8001a84:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a88:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001a8c:	fa93 f3a3 	rbit	r3, r3
 8001a90:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001a94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a98:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001a9c:	2202      	movs	r2, #2
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001aa4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	fa93 f2a3 	rbit	r2, r3
 8001aae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ab2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001ab6:	601a      	str	r2, [r3, #0]
 8001ab8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001abc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001ac0:	2202      	movs	r2, #2
 8001ac2:	601a      	str	r2, [r3, #0]
 8001ac4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ac8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	fa93 f2a3 	rbit	r2, r3
 8001ad2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ad6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001ada:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001adc:	4b88      	ldr	r3, [pc, #544]	; (8001d00 <HAL_RCC_OscConfig+0x934>)
 8001ade:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ae0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ae4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001ae8:	2102      	movs	r1, #2
 8001aea:	6019      	str	r1, [r3, #0]
 8001aec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001af0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	fa93 f1a3 	rbit	r1, r3
 8001afa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001afe:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001b02:	6019      	str	r1, [r3, #0]
  return result;
 8001b04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b08:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	fab3 f383 	clz	r3, r3
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	f003 031f 	and.w	r3, r3, #31
 8001b1e:	2101      	movs	r1, #1
 8001b20:	fa01 f303 	lsl.w	r3, r1, r3
 8001b24:	4013      	ands	r3, r2
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d0a0      	beq.n	8001a6c <HAL_RCC_OscConfig+0x6a0>
 8001b2a:	e08d      	b.n	8001c48 <HAL_RCC_OscConfig+0x87c>
 8001b2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b30:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001b34:	2201      	movs	r2, #1
 8001b36:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b3c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	fa93 f2a3 	rbit	r2, r3
 8001b46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b4a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001b4e:	601a      	str	r2, [r3, #0]
  return result;
 8001b50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b54:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001b58:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b5a:	fab3 f383 	clz	r3, r3
 8001b5e:	b2db      	uxtb	r3, r3
 8001b60:	461a      	mov	r2, r3
 8001b62:	4b68      	ldr	r3, [pc, #416]	; (8001d04 <HAL_RCC_OscConfig+0x938>)
 8001b64:	4413      	add	r3, r2
 8001b66:	009b      	lsls	r3, r3, #2
 8001b68:	461a      	mov	r2, r3
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b6e:	f7ff f823 	bl	8000bb8 <HAL_GetTick>
 8001b72:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b76:	e00a      	b.n	8001b8e <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b78:	f7ff f81e 	bl	8000bb8 <HAL_GetTick>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b82:	1ad3      	subs	r3, r2, r3
 8001b84:	2b02      	cmp	r3, #2
 8001b86:	d902      	bls.n	8001b8e <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	f000 bc55 	b.w	8002438 <HAL_RCC_OscConfig+0x106c>
 8001b8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b92:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001b96:	2202      	movs	r2, #2
 8001b98:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b9e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	fa93 f2a3 	rbit	r2, r3
 8001ba8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bac:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001bb0:	601a      	str	r2, [r3, #0]
 8001bb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bb6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001bba:	2202      	movs	r2, #2
 8001bbc:	601a      	str	r2, [r3, #0]
 8001bbe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bc2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	fa93 f2a3 	rbit	r2, r3
 8001bcc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bd0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001bd4:	601a      	str	r2, [r3, #0]
 8001bd6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bda:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001bde:	2202      	movs	r2, #2
 8001be0:	601a      	str	r2, [r3, #0]
 8001be2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001be6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	fa93 f2a3 	rbit	r2, r3
 8001bf0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bf4:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001bf8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bfa:	4b41      	ldr	r3, [pc, #260]	; (8001d00 <HAL_RCC_OscConfig+0x934>)
 8001bfc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bfe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c02:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001c06:	2102      	movs	r1, #2
 8001c08:	6019      	str	r1, [r3, #0]
 8001c0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c0e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	fa93 f1a3 	rbit	r1, r3
 8001c18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c1c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001c20:	6019      	str	r1, [r3, #0]
  return result;
 8001c22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c26:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	fab3 f383 	clz	r3, r3
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	f003 031f 	and.w	r3, r3, #31
 8001c3c:	2101      	movs	r1, #1
 8001c3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c42:	4013      	ands	r3, r2
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d197      	bne.n	8001b78 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c4c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 0304 	and.w	r3, r3, #4
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	f000 81a1 	beq.w	8001fa0 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c64:	4b26      	ldr	r3, [pc, #152]	; (8001d00 <HAL_RCC_OscConfig+0x934>)
 8001c66:	69db      	ldr	r3, [r3, #28]
 8001c68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d116      	bne.n	8001c9e <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c70:	4b23      	ldr	r3, [pc, #140]	; (8001d00 <HAL_RCC_OscConfig+0x934>)
 8001c72:	69db      	ldr	r3, [r3, #28]
 8001c74:	4a22      	ldr	r2, [pc, #136]	; (8001d00 <HAL_RCC_OscConfig+0x934>)
 8001c76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c7a:	61d3      	str	r3, [r2, #28]
 8001c7c:	4b20      	ldr	r3, [pc, #128]	; (8001d00 <HAL_RCC_OscConfig+0x934>)
 8001c7e:	69db      	ldr	r3, [r3, #28]
 8001c80:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001c84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c88:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8001c8c:	601a      	str	r2, [r3, #0]
 8001c8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c92:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8001c96:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c9e:	4b1a      	ldr	r3, [pc, #104]	; (8001d08 <HAL_RCC_OscConfig+0x93c>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d11a      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001caa:	4b17      	ldr	r3, [pc, #92]	; (8001d08 <HAL_RCC_OscConfig+0x93c>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a16      	ldr	r2, [pc, #88]	; (8001d08 <HAL_RCC_OscConfig+0x93c>)
 8001cb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cb4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cb6:	f7fe ff7f 	bl	8000bb8 <HAL_GetTick>
 8001cba:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cbe:	e009      	b.n	8001cd4 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cc0:	f7fe ff7a 	bl	8000bb8 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001cca:	1ad3      	subs	r3, r2, r3
 8001ccc:	2b64      	cmp	r3, #100	; 0x64
 8001cce:	d901      	bls.n	8001cd4 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8001cd0:	2303      	movs	r3, #3
 8001cd2:	e3b1      	b.n	8002438 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cd4:	4b0c      	ldr	r3, [pc, #48]	; (8001d08 <HAL_RCC_OscConfig+0x93c>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d0ef      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ce0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ce4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d10d      	bne.n	8001d0c <HAL_RCC_OscConfig+0x940>
 8001cf0:	4b03      	ldr	r3, [pc, #12]	; (8001d00 <HAL_RCC_OscConfig+0x934>)
 8001cf2:	6a1b      	ldr	r3, [r3, #32]
 8001cf4:	4a02      	ldr	r2, [pc, #8]	; (8001d00 <HAL_RCC_OscConfig+0x934>)
 8001cf6:	f043 0301 	orr.w	r3, r3, #1
 8001cfa:	6213      	str	r3, [r2, #32]
 8001cfc:	e03c      	b.n	8001d78 <HAL_RCC_OscConfig+0x9ac>
 8001cfe:	bf00      	nop
 8001d00:	40021000 	.word	0x40021000
 8001d04:	10908120 	.word	0x10908120
 8001d08:	40007000 	.word	0x40007000
 8001d0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d10:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d10c      	bne.n	8001d36 <HAL_RCC_OscConfig+0x96a>
 8001d1c:	4bc1      	ldr	r3, [pc, #772]	; (8002024 <HAL_RCC_OscConfig+0xc58>)
 8001d1e:	6a1b      	ldr	r3, [r3, #32]
 8001d20:	4ac0      	ldr	r2, [pc, #768]	; (8002024 <HAL_RCC_OscConfig+0xc58>)
 8001d22:	f023 0301 	bic.w	r3, r3, #1
 8001d26:	6213      	str	r3, [r2, #32]
 8001d28:	4bbe      	ldr	r3, [pc, #760]	; (8002024 <HAL_RCC_OscConfig+0xc58>)
 8001d2a:	6a1b      	ldr	r3, [r3, #32]
 8001d2c:	4abd      	ldr	r2, [pc, #756]	; (8002024 <HAL_RCC_OscConfig+0xc58>)
 8001d2e:	f023 0304 	bic.w	r3, r3, #4
 8001d32:	6213      	str	r3, [r2, #32]
 8001d34:	e020      	b.n	8001d78 <HAL_RCC_OscConfig+0x9ac>
 8001d36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d3a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	68db      	ldr	r3, [r3, #12]
 8001d42:	2b05      	cmp	r3, #5
 8001d44:	d10c      	bne.n	8001d60 <HAL_RCC_OscConfig+0x994>
 8001d46:	4bb7      	ldr	r3, [pc, #732]	; (8002024 <HAL_RCC_OscConfig+0xc58>)
 8001d48:	6a1b      	ldr	r3, [r3, #32]
 8001d4a:	4ab6      	ldr	r2, [pc, #728]	; (8002024 <HAL_RCC_OscConfig+0xc58>)
 8001d4c:	f043 0304 	orr.w	r3, r3, #4
 8001d50:	6213      	str	r3, [r2, #32]
 8001d52:	4bb4      	ldr	r3, [pc, #720]	; (8002024 <HAL_RCC_OscConfig+0xc58>)
 8001d54:	6a1b      	ldr	r3, [r3, #32]
 8001d56:	4ab3      	ldr	r2, [pc, #716]	; (8002024 <HAL_RCC_OscConfig+0xc58>)
 8001d58:	f043 0301 	orr.w	r3, r3, #1
 8001d5c:	6213      	str	r3, [r2, #32]
 8001d5e:	e00b      	b.n	8001d78 <HAL_RCC_OscConfig+0x9ac>
 8001d60:	4bb0      	ldr	r3, [pc, #704]	; (8002024 <HAL_RCC_OscConfig+0xc58>)
 8001d62:	6a1b      	ldr	r3, [r3, #32]
 8001d64:	4aaf      	ldr	r2, [pc, #700]	; (8002024 <HAL_RCC_OscConfig+0xc58>)
 8001d66:	f023 0301 	bic.w	r3, r3, #1
 8001d6a:	6213      	str	r3, [r2, #32]
 8001d6c:	4bad      	ldr	r3, [pc, #692]	; (8002024 <HAL_RCC_OscConfig+0xc58>)
 8001d6e:	6a1b      	ldr	r3, [r3, #32]
 8001d70:	4aac      	ldr	r2, [pc, #688]	; (8002024 <HAL_RCC_OscConfig+0xc58>)
 8001d72:	f023 0304 	bic.w	r3, r3, #4
 8001d76:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d7c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	f000 8081 	beq.w	8001e8c <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d8a:	f7fe ff15 	bl	8000bb8 <HAL_GetTick>
 8001d8e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d92:	e00b      	b.n	8001dac <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d94:	f7fe ff10 	bl	8000bb8 <HAL_GetTick>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d901      	bls.n	8001dac <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8001da8:	2303      	movs	r3, #3
 8001daa:	e345      	b.n	8002438 <HAL_RCC_OscConfig+0x106c>
 8001dac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001db0:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001db4:	2202      	movs	r2, #2
 8001db6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001db8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dbc:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	fa93 f2a3 	rbit	r2, r3
 8001dc6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dca:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001dce:	601a      	str	r2, [r3, #0]
 8001dd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dd4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001dd8:	2202      	movs	r2, #2
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001de0:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	fa93 f2a3 	rbit	r2, r3
 8001dea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dee:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001df2:	601a      	str	r2, [r3, #0]
  return result;
 8001df4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001df8:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001dfc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dfe:	fab3 f383 	clz	r3, r3
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	095b      	lsrs	r3, r3, #5
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	f043 0302 	orr.w	r3, r3, #2
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d102      	bne.n	8001e18 <HAL_RCC_OscConfig+0xa4c>
 8001e12:	4b84      	ldr	r3, [pc, #528]	; (8002024 <HAL_RCC_OscConfig+0xc58>)
 8001e14:	6a1b      	ldr	r3, [r3, #32]
 8001e16:	e013      	b.n	8001e40 <HAL_RCC_OscConfig+0xa74>
 8001e18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e1c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001e20:	2202      	movs	r2, #2
 8001e22:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e28:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	fa93 f2a3 	rbit	r2, r3
 8001e32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e36:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	4b79      	ldr	r3, [pc, #484]	; (8002024 <HAL_RCC_OscConfig+0xc58>)
 8001e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e40:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001e44:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001e48:	2102      	movs	r1, #2
 8001e4a:	6011      	str	r1, [r2, #0]
 8001e4c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001e50:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001e54:	6812      	ldr	r2, [r2, #0]
 8001e56:	fa92 f1a2 	rbit	r1, r2
 8001e5a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001e5e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001e62:	6011      	str	r1, [r2, #0]
  return result;
 8001e64:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001e68:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001e6c:	6812      	ldr	r2, [r2, #0]
 8001e6e:	fab2 f282 	clz	r2, r2
 8001e72:	b2d2      	uxtb	r2, r2
 8001e74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001e78:	b2d2      	uxtb	r2, r2
 8001e7a:	f002 021f 	and.w	r2, r2, #31
 8001e7e:	2101      	movs	r1, #1
 8001e80:	fa01 f202 	lsl.w	r2, r1, r2
 8001e84:	4013      	ands	r3, r2
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d084      	beq.n	8001d94 <HAL_RCC_OscConfig+0x9c8>
 8001e8a:	e07f      	b.n	8001f8c <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e8c:	f7fe fe94 	bl	8000bb8 <HAL_GetTick>
 8001e90:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e94:	e00b      	b.n	8001eae <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e96:	f7fe fe8f 	bl	8000bb8 <HAL_GetTick>
 8001e9a:	4602      	mov	r2, r0
 8001e9c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e2c4      	b.n	8002438 <HAL_RCC_OscConfig+0x106c>
 8001eae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001eb2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8001eb6:	2202      	movs	r2, #2
 8001eb8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ebe:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	fa93 f2a3 	rbit	r2, r3
 8001ec8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ecc:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001ed0:	601a      	str	r2, [r3, #0]
 8001ed2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ed6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001eda:	2202      	movs	r2, #2
 8001edc:	601a      	str	r2, [r3, #0]
 8001ede:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ee2:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	fa93 f2a3 	rbit	r2, r3
 8001eec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ef0:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001ef4:	601a      	str	r2, [r3, #0]
  return result;
 8001ef6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001efa:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001efe:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f00:	fab3 f383 	clz	r3, r3
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	095b      	lsrs	r3, r3, #5
 8001f08:	b2db      	uxtb	r3, r3
 8001f0a:	f043 0302 	orr.w	r3, r3, #2
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	2b02      	cmp	r3, #2
 8001f12:	d102      	bne.n	8001f1a <HAL_RCC_OscConfig+0xb4e>
 8001f14:	4b43      	ldr	r3, [pc, #268]	; (8002024 <HAL_RCC_OscConfig+0xc58>)
 8001f16:	6a1b      	ldr	r3, [r3, #32]
 8001f18:	e013      	b.n	8001f42 <HAL_RCC_OscConfig+0xb76>
 8001f1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f1e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001f22:	2202      	movs	r2, #2
 8001f24:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f2a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	fa93 f2a3 	rbit	r2, r3
 8001f34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f38:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8001f3c:	601a      	str	r2, [r3, #0]
 8001f3e:	4b39      	ldr	r3, [pc, #228]	; (8002024 <HAL_RCC_OscConfig+0xc58>)
 8001f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f42:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001f46:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001f4a:	2102      	movs	r1, #2
 8001f4c:	6011      	str	r1, [r2, #0]
 8001f4e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001f52:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001f56:	6812      	ldr	r2, [r2, #0]
 8001f58:	fa92 f1a2 	rbit	r1, r2
 8001f5c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001f60:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001f64:	6011      	str	r1, [r2, #0]
  return result;
 8001f66:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001f6a:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001f6e:	6812      	ldr	r2, [r2, #0]
 8001f70:	fab2 f282 	clz	r2, r2
 8001f74:	b2d2      	uxtb	r2, r2
 8001f76:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f7a:	b2d2      	uxtb	r2, r2
 8001f7c:	f002 021f 	and.w	r2, r2, #31
 8001f80:	2101      	movs	r1, #1
 8001f82:	fa01 f202 	lsl.w	r2, r1, r2
 8001f86:	4013      	ands	r3, r2
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d184      	bne.n	8001e96 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f8c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d105      	bne.n	8001fa0 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f94:	4b23      	ldr	r3, [pc, #140]	; (8002024 <HAL_RCC_OscConfig+0xc58>)
 8001f96:	69db      	ldr	r3, [r3, #28]
 8001f98:	4a22      	ldr	r2, [pc, #136]	; (8002024 <HAL_RCC_OscConfig+0xc58>)
 8001f9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f9e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fa0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fa4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	69db      	ldr	r3, [r3, #28]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	f000 8242 	beq.w	8002436 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fb2:	4b1c      	ldr	r3, [pc, #112]	; (8002024 <HAL_RCC_OscConfig+0xc58>)
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	f003 030c 	and.w	r3, r3, #12
 8001fba:	2b08      	cmp	r3, #8
 8001fbc:	f000 8213 	beq.w	80023e6 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fc4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	69db      	ldr	r3, [r3, #28]
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	f040 8162 	bne.w	8002296 <HAL_RCC_OscConfig+0xeca>
 8001fd2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fd6:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001fda:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001fde:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fe0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fe4:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	fa93 f2a3 	rbit	r2, r3
 8001fee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ff2:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001ff6:	601a      	str	r2, [r3, #0]
  return result;
 8001ff8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ffc:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002000:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002002:	fab3 f383 	clz	r3, r3
 8002006:	b2db      	uxtb	r3, r3
 8002008:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800200c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	461a      	mov	r2, r3
 8002014:	2300      	movs	r3, #0
 8002016:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002018:	f7fe fdce 	bl	8000bb8 <HAL_GetTick>
 800201c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002020:	e00c      	b.n	800203c <HAL_RCC_OscConfig+0xc70>
 8002022:	bf00      	nop
 8002024:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002028:	f7fe fdc6 	bl	8000bb8 <HAL_GetTick>
 800202c:	4602      	mov	r2, r0
 800202e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002032:	1ad3      	subs	r3, r2, r3
 8002034:	2b02      	cmp	r3, #2
 8002036:	d901      	bls.n	800203c <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8002038:	2303      	movs	r3, #3
 800203a:	e1fd      	b.n	8002438 <HAL_RCC_OscConfig+0x106c>
 800203c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002040:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002044:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002048:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800204a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800204e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	fa93 f2a3 	rbit	r2, r3
 8002058:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800205c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002060:	601a      	str	r2, [r3, #0]
  return result;
 8002062:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002066:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800206a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800206c:	fab3 f383 	clz	r3, r3
 8002070:	b2db      	uxtb	r3, r3
 8002072:	095b      	lsrs	r3, r3, #5
 8002074:	b2db      	uxtb	r3, r3
 8002076:	f043 0301 	orr.w	r3, r3, #1
 800207a:	b2db      	uxtb	r3, r3
 800207c:	2b01      	cmp	r3, #1
 800207e:	d102      	bne.n	8002086 <HAL_RCC_OscConfig+0xcba>
 8002080:	4bb0      	ldr	r3, [pc, #704]	; (8002344 <HAL_RCC_OscConfig+0xf78>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	e027      	b.n	80020d6 <HAL_RCC_OscConfig+0xd0a>
 8002086:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800208a:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800208e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002092:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002094:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002098:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	fa93 f2a3 	rbit	r2, r3
 80020a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020a6:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80020aa:	601a      	str	r2, [r3, #0]
 80020ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020b0:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80020b4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020b8:	601a      	str	r2, [r3, #0]
 80020ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020be:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	fa93 f2a3 	rbit	r2, r3
 80020c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020cc:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80020d0:	601a      	str	r2, [r3, #0]
 80020d2:	4b9c      	ldr	r3, [pc, #624]	; (8002344 <HAL_RCC_OscConfig+0xf78>)
 80020d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020d6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80020da:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80020de:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80020e2:	6011      	str	r1, [r2, #0]
 80020e4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80020e8:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80020ec:	6812      	ldr	r2, [r2, #0]
 80020ee:	fa92 f1a2 	rbit	r1, r2
 80020f2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80020f6:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80020fa:	6011      	str	r1, [r2, #0]
  return result;
 80020fc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002100:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002104:	6812      	ldr	r2, [r2, #0]
 8002106:	fab2 f282 	clz	r2, r2
 800210a:	b2d2      	uxtb	r2, r2
 800210c:	f042 0220 	orr.w	r2, r2, #32
 8002110:	b2d2      	uxtb	r2, r2
 8002112:	f002 021f 	and.w	r2, r2, #31
 8002116:	2101      	movs	r1, #1
 8002118:	fa01 f202 	lsl.w	r2, r1, r2
 800211c:	4013      	ands	r3, r2
 800211e:	2b00      	cmp	r3, #0
 8002120:	d182      	bne.n	8002028 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002122:	4b88      	ldr	r3, [pc, #544]	; (8002344 <HAL_RCC_OscConfig+0xf78>)
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800212a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800212e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002136:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800213a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	6a1b      	ldr	r3, [r3, #32]
 8002142:	430b      	orrs	r3, r1
 8002144:	497f      	ldr	r1, [pc, #508]	; (8002344 <HAL_RCC_OscConfig+0xf78>)
 8002146:	4313      	orrs	r3, r2
 8002148:	604b      	str	r3, [r1, #4]
 800214a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800214e:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002152:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002156:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002158:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800215c:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	fa93 f2a3 	rbit	r2, r3
 8002166:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800216a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800216e:	601a      	str	r2, [r3, #0]
  return result;
 8002170:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002174:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002178:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800217a:	fab3 f383 	clz	r3, r3
 800217e:	b2db      	uxtb	r3, r3
 8002180:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002184:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	461a      	mov	r2, r3
 800218c:	2301      	movs	r3, #1
 800218e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002190:	f7fe fd12 	bl	8000bb8 <HAL_GetTick>
 8002194:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002198:	e009      	b.n	80021ae <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800219a:	f7fe fd0d 	bl	8000bb8 <HAL_GetTick>
 800219e:	4602      	mov	r2, r0
 80021a0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	2b02      	cmp	r3, #2
 80021a8:	d901      	bls.n	80021ae <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80021aa:	2303      	movs	r3, #3
 80021ac:	e144      	b.n	8002438 <HAL_RCC_OscConfig+0x106c>
 80021ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021b2:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80021b6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80021ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021c0:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	fa93 f2a3 	rbit	r2, r3
 80021ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021ce:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80021d2:	601a      	str	r2, [r3, #0]
  return result;
 80021d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021d8:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80021dc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021de:	fab3 f383 	clz	r3, r3
 80021e2:	b2db      	uxtb	r3, r3
 80021e4:	095b      	lsrs	r3, r3, #5
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	f043 0301 	orr.w	r3, r3, #1
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d102      	bne.n	80021f8 <HAL_RCC_OscConfig+0xe2c>
 80021f2:	4b54      	ldr	r3, [pc, #336]	; (8002344 <HAL_RCC_OscConfig+0xf78>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	e027      	b.n	8002248 <HAL_RCC_OscConfig+0xe7c>
 80021f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021fc:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002200:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002204:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002206:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800220a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	fa93 f2a3 	rbit	r2, r3
 8002214:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002218:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800221c:	601a      	str	r2, [r3, #0]
 800221e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002222:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8002226:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800222a:	601a      	str	r2, [r3, #0]
 800222c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002230:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	fa93 f2a3 	rbit	r2, r3
 800223a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800223e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8002242:	601a      	str	r2, [r3, #0]
 8002244:	4b3f      	ldr	r3, [pc, #252]	; (8002344 <HAL_RCC_OscConfig+0xf78>)
 8002246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002248:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800224c:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8002250:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002254:	6011      	str	r1, [r2, #0]
 8002256:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800225a:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800225e:	6812      	ldr	r2, [r2, #0]
 8002260:	fa92 f1a2 	rbit	r1, r2
 8002264:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002268:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800226c:	6011      	str	r1, [r2, #0]
  return result;
 800226e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002272:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002276:	6812      	ldr	r2, [r2, #0]
 8002278:	fab2 f282 	clz	r2, r2
 800227c:	b2d2      	uxtb	r2, r2
 800227e:	f042 0220 	orr.w	r2, r2, #32
 8002282:	b2d2      	uxtb	r2, r2
 8002284:	f002 021f 	and.w	r2, r2, #31
 8002288:	2101      	movs	r1, #1
 800228a:	fa01 f202 	lsl.w	r2, r1, r2
 800228e:	4013      	ands	r3, r2
 8002290:	2b00      	cmp	r3, #0
 8002292:	d082      	beq.n	800219a <HAL_RCC_OscConfig+0xdce>
 8002294:	e0cf      	b.n	8002436 <HAL_RCC_OscConfig+0x106a>
 8002296:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800229a:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800229e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80022a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022a8:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	fa93 f2a3 	rbit	r2, r3
 80022b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022b6:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80022ba:	601a      	str	r2, [r3, #0]
  return result;
 80022bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022c0:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80022c4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022c6:	fab3 f383 	clz	r3, r3
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80022d0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	461a      	mov	r2, r3
 80022d8:	2300      	movs	r3, #0
 80022da:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022dc:	f7fe fc6c 	bl	8000bb8 <HAL_GetTick>
 80022e0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022e4:	e009      	b.n	80022fa <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022e6:	f7fe fc67 	bl	8000bb8 <HAL_GetTick>
 80022ea:	4602      	mov	r2, r0
 80022ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d901      	bls.n	80022fa <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80022f6:	2303      	movs	r3, #3
 80022f8:	e09e      	b.n	8002438 <HAL_RCC_OscConfig+0x106c>
 80022fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022fe:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002302:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002306:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002308:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800230c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	fa93 f2a3 	rbit	r2, r3
 8002316:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800231a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800231e:	601a      	str	r2, [r3, #0]
  return result;
 8002320:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002324:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002328:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800232a:	fab3 f383 	clz	r3, r3
 800232e:	b2db      	uxtb	r3, r3
 8002330:	095b      	lsrs	r3, r3, #5
 8002332:	b2db      	uxtb	r3, r3
 8002334:	f043 0301 	orr.w	r3, r3, #1
 8002338:	b2db      	uxtb	r3, r3
 800233a:	2b01      	cmp	r3, #1
 800233c:	d104      	bne.n	8002348 <HAL_RCC_OscConfig+0xf7c>
 800233e:	4b01      	ldr	r3, [pc, #4]	; (8002344 <HAL_RCC_OscConfig+0xf78>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	e029      	b.n	8002398 <HAL_RCC_OscConfig+0xfcc>
 8002344:	40021000 	.word	0x40021000
 8002348:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800234c:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002350:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002354:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002356:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800235a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	fa93 f2a3 	rbit	r2, r3
 8002364:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002368:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 800236c:	601a      	str	r2, [r3, #0]
 800236e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002372:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002376:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800237a:	601a      	str	r2, [r3, #0]
 800237c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002380:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	fa93 f2a3 	rbit	r2, r3
 800238a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800238e:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	4b2b      	ldr	r3, [pc, #172]	; (8002444 <HAL_RCC_OscConfig+0x1078>)
 8002396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002398:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800239c:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80023a0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80023a4:	6011      	str	r1, [r2, #0]
 80023a6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80023aa:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80023ae:	6812      	ldr	r2, [r2, #0]
 80023b0:	fa92 f1a2 	rbit	r1, r2
 80023b4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80023b8:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80023bc:	6011      	str	r1, [r2, #0]
  return result;
 80023be:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80023c2:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80023c6:	6812      	ldr	r2, [r2, #0]
 80023c8:	fab2 f282 	clz	r2, r2
 80023cc:	b2d2      	uxtb	r2, r2
 80023ce:	f042 0220 	orr.w	r2, r2, #32
 80023d2:	b2d2      	uxtb	r2, r2
 80023d4:	f002 021f 	and.w	r2, r2, #31
 80023d8:	2101      	movs	r1, #1
 80023da:	fa01 f202 	lsl.w	r2, r1, r2
 80023de:	4013      	ands	r3, r2
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d180      	bne.n	80022e6 <HAL_RCC_OscConfig+0xf1a>
 80023e4:	e027      	b.n	8002436 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023ea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	69db      	ldr	r3, [r3, #28]
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d101      	bne.n	80023fa <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e01e      	b.n	8002438 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80023fa:	4b12      	ldr	r3, [pc, #72]	; (8002444 <HAL_RCC_OscConfig+0x1078>)
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002402:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002406:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800240a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800240e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	6a1b      	ldr	r3, [r3, #32]
 8002416:	429a      	cmp	r2, r3
 8002418:	d10b      	bne.n	8002432 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800241a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800241e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002422:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002426:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800242e:	429a      	cmp	r2, r3
 8002430:	d001      	beq.n	8002436 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e000      	b.n	8002438 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8002436:	2300      	movs	r3, #0
}
 8002438:	4618      	mov	r0, r3
 800243a:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	40021000 	.word	0x40021000

08002448 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b09e      	sub	sp, #120	; 0x78
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002452:	2300      	movs	r3, #0
 8002454:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d101      	bne.n	8002460 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	e162      	b.n	8002726 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002460:	4b90      	ldr	r3, [pc, #576]	; (80026a4 <HAL_RCC_ClockConfig+0x25c>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 0307 	and.w	r3, r3, #7
 8002468:	683a      	ldr	r2, [r7, #0]
 800246a:	429a      	cmp	r2, r3
 800246c:	d910      	bls.n	8002490 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800246e:	4b8d      	ldr	r3, [pc, #564]	; (80026a4 <HAL_RCC_ClockConfig+0x25c>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f023 0207 	bic.w	r2, r3, #7
 8002476:	498b      	ldr	r1, [pc, #556]	; (80026a4 <HAL_RCC_ClockConfig+0x25c>)
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	4313      	orrs	r3, r2
 800247c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800247e:	4b89      	ldr	r3, [pc, #548]	; (80026a4 <HAL_RCC_ClockConfig+0x25c>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f003 0307 	and.w	r3, r3, #7
 8002486:	683a      	ldr	r2, [r7, #0]
 8002488:	429a      	cmp	r2, r3
 800248a:	d001      	beq.n	8002490 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800248c:	2301      	movs	r3, #1
 800248e:	e14a      	b.n	8002726 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 0302 	and.w	r3, r3, #2
 8002498:	2b00      	cmp	r3, #0
 800249a:	d008      	beq.n	80024ae <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800249c:	4b82      	ldr	r3, [pc, #520]	; (80026a8 <HAL_RCC_ClockConfig+0x260>)
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	497f      	ldr	r1, [pc, #508]	; (80026a8 <HAL_RCC_ClockConfig+0x260>)
 80024aa:	4313      	orrs	r3, r2
 80024ac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 0301 	and.w	r3, r3, #1
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	f000 80dc 	beq.w	8002674 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d13c      	bne.n	800253e <HAL_RCC_ClockConfig+0xf6>
 80024c4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80024c8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80024cc:	fa93 f3a3 	rbit	r3, r3
 80024d0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80024d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024d4:	fab3 f383 	clz	r3, r3
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	095b      	lsrs	r3, r3, #5
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	f043 0301 	orr.w	r3, r3, #1
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	2b01      	cmp	r3, #1
 80024e6:	d102      	bne.n	80024ee <HAL_RCC_ClockConfig+0xa6>
 80024e8:	4b6f      	ldr	r3, [pc, #444]	; (80026a8 <HAL_RCC_ClockConfig+0x260>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	e00f      	b.n	800250e <HAL_RCC_ClockConfig+0xc6>
 80024ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80024f2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024f4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80024f6:	fa93 f3a3 	rbit	r3, r3
 80024fa:	667b      	str	r3, [r7, #100]	; 0x64
 80024fc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002500:	663b      	str	r3, [r7, #96]	; 0x60
 8002502:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002504:	fa93 f3a3 	rbit	r3, r3
 8002508:	65fb      	str	r3, [r7, #92]	; 0x5c
 800250a:	4b67      	ldr	r3, [pc, #412]	; (80026a8 <HAL_RCC_ClockConfig+0x260>)
 800250c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800250e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002512:	65ba      	str	r2, [r7, #88]	; 0x58
 8002514:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002516:	fa92 f2a2 	rbit	r2, r2
 800251a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800251c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800251e:	fab2 f282 	clz	r2, r2
 8002522:	b2d2      	uxtb	r2, r2
 8002524:	f042 0220 	orr.w	r2, r2, #32
 8002528:	b2d2      	uxtb	r2, r2
 800252a:	f002 021f 	and.w	r2, r2, #31
 800252e:	2101      	movs	r1, #1
 8002530:	fa01 f202 	lsl.w	r2, r1, r2
 8002534:	4013      	ands	r3, r2
 8002536:	2b00      	cmp	r3, #0
 8002538:	d17b      	bne.n	8002632 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e0f3      	b.n	8002726 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	2b02      	cmp	r3, #2
 8002544:	d13c      	bne.n	80025c0 <HAL_RCC_ClockConfig+0x178>
 8002546:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800254a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800254c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800254e:	fa93 f3a3 	rbit	r3, r3
 8002552:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002554:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002556:	fab3 f383 	clz	r3, r3
 800255a:	b2db      	uxtb	r3, r3
 800255c:	095b      	lsrs	r3, r3, #5
 800255e:	b2db      	uxtb	r3, r3
 8002560:	f043 0301 	orr.w	r3, r3, #1
 8002564:	b2db      	uxtb	r3, r3
 8002566:	2b01      	cmp	r3, #1
 8002568:	d102      	bne.n	8002570 <HAL_RCC_ClockConfig+0x128>
 800256a:	4b4f      	ldr	r3, [pc, #316]	; (80026a8 <HAL_RCC_ClockConfig+0x260>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	e00f      	b.n	8002590 <HAL_RCC_ClockConfig+0x148>
 8002570:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002574:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002576:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002578:	fa93 f3a3 	rbit	r3, r3
 800257c:	647b      	str	r3, [r7, #68]	; 0x44
 800257e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002582:	643b      	str	r3, [r7, #64]	; 0x40
 8002584:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002586:	fa93 f3a3 	rbit	r3, r3
 800258a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800258c:	4b46      	ldr	r3, [pc, #280]	; (80026a8 <HAL_RCC_ClockConfig+0x260>)
 800258e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002590:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002594:	63ba      	str	r2, [r7, #56]	; 0x38
 8002596:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002598:	fa92 f2a2 	rbit	r2, r2
 800259c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800259e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80025a0:	fab2 f282 	clz	r2, r2
 80025a4:	b2d2      	uxtb	r2, r2
 80025a6:	f042 0220 	orr.w	r2, r2, #32
 80025aa:	b2d2      	uxtb	r2, r2
 80025ac:	f002 021f 	and.w	r2, r2, #31
 80025b0:	2101      	movs	r1, #1
 80025b2:	fa01 f202 	lsl.w	r2, r1, r2
 80025b6:	4013      	ands	r3, r2
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d13a      	bne.n	8002632 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	e0b2      	b.n	8002726 <HAL_RCC_ClockConfig+0x2de>
 80025c0:	2302      	movs	r3, #2
 80025c2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025c6:	fa93 f3a3 	rbit	r3, r3
 80025ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80025cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025ce:	fab3 f383 	clz	r3, r3
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	095b      	lsrs	r3, r3, #5
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	f043 0301 	orr.w	r3, r3, #1
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d102      	bne.n	80025e8 <HAL_RCC_ClockConfig+0x1a0>
 80025e2:	4b31      	ldr	r3, [pc, #196]	; (80026a8 <HAL_RCC_ClockConfig+0x260>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	e00d      	b.n	8002604 <HAL_RCC_ClockConfig+0x1bc>
 80025e8:	2302      	movs	r3, #2
 80025ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025ee:	fa93 f3a3 	rbit	r3, r3
 80025f2:	627b      	str	r3, [r7, #36]	; 0x24
 80025f4:	2302      	movs	r3, #2
 80025f6:	623b      	str	r3, [r7, #32]
 80025f8:	6a3b      	ldr	r3, [r7, #32]
 80025fa:	fa93 f3a3 	rbit	r3, r3
 80025fe:	61fb      	str	r3, [r7, #28]
 8002600:	4b29      	ldr	r3, [pc, #164]	; (80026a8 <HAL_RCC_ClockConfig+0x260>)
 8002602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002604:	2202      	movs	r2, #2
 8002606:	61ba      	str	r2, [r7, #24]
 8002608:	69ba      	ldr	r2, [r7, #24]
 800260a:	fa92 f2a2 	rbit	r2, r2
 800260e:	617a      	str	r2, [r7, #20]
  return result;
 8002610:	697a      	ldr	r2, [r7, #20]
 8002612:	fab2 f282 	clz	r2, r2
 8002616:	b2d2      	uxtb	r2, r2
 8002618:	f042 0220 	orr.w	r2, r2, #32
 800261c:	b2d2      	uxtb	r2, r2
 800261e:	f002 021f 	and.w	r2, r2, #31
 8002622:	2101      	movs	r1, #1
 8002624:	fa01 f202 	lsl.w	r2, r1, r2
 8002628:	4013      	ands	r3, r2
 800262a:	2b00      	cmp	r3, #0
 800262c:	d101      	bne.n	8002632 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e079      	b.n	8002726 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002632:	4b1d      	ldr	r3, [pc, #116]	; (80026a8 <HAL_RCC_ClockConfig+0x260>)
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	f023 0203 	bic.w	r2, r3, #3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	491a      	ldr	r1, [pc, #104]	; (80026a8 <HAL_RCC_ClockConfig+0x260>)
 8002640:	4313      	orrs	r3, r2
 8002642:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002644:	f7fe fab8 	bl	8000bb8 <HAL_GetTick>
 8002648:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800264a:	e00a      	b.n	8002662 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800264c:	f7fe fab4 	bl	8000bb8 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	f241 3288 	movw	r2, #5000	; 0x1388
 800265a:	4293      	cmp	r3, r2
 800265c:	d901      	bls.n	8002662 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e061      	b.n	8002726 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002662:	4b11      	ldr	r3, [pc, #68]	; (80026a8 <HAL_RCC_ClockConfig+0x260>)
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	f003 020c 	and.w	r2, r3, #12
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	429a      	cmp	r2, r3
 8002672:	d1eb      	bne.n	800264c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002674:	4b0b      	ldr	r3, [pc, #44]	; (80026a4 <HAL_RCC_ClockConfig+0x25c>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 0307 	and.w	r3, r3, #7
 800267c:	683a      	ldr	r2, [r7, #0]
 800267e:	429a      	cmp	r2, r3
 8002680:	d214      	bcs.n	80026ac <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002682:	4b08      	ldr	r3, [pc, #32]	; (80026a4 <HAL_RCC_ClockConfig+0x25c>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f023 0207 	bic.w	r2, r3, #7
 800268a:	4906      	ldr	r1, [pc, #24]	; (80026a4 <HAL_RCC_ClockConfig+0x25c>)
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	4313      	orrs	r3, r2
 8002690:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002692:	4b04      	ldr	r3, [pc, #16]	; (80026a4 <HAL_RCC_ClockConfig+0x25c>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0307 	and.w	r3, r3, #7
 800269a:	683a      	ldr	r2, [r7, #0]
 800269c:	429a      	cmp	r2, r3
 800269e:	d005      	beq.n	80026ac <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e040      	b.n	8002726 <HAL_RCC_ClockConfig+0x2de>
 80026a4:	40022000 	.word	0x40022000
 80026a8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 0304 	and.w	r3, r3, #4
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d008      	beq.n	80026ca <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026b8:	4b1d      	ldr	r3, [pc, #116]	; (8002730 <HAL_RCC_ClockConfig+0x2e8>)
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	491a      	ldr	r1, [pc, #104]	; (8002730 <HAL_RCC_ClockConfig+0x2e8>)
 80026c6:	4313      	orrs	r3, r2
 80026c8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0308 	and.w	r3, r3, #8
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d009      	beq.n	80026ea <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026d6:	4b16      	ldr	r3, [pc, #88]	; (8002730 <HAL_RCC_ClockConfig+0x2e8>)
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	691b      	ldr	r3, [r3, #16]
 80026e2:	00db      	lsls	r3, r3, #3
 80026e4:	4912      	ldr	r1, [pc, #72]	; (8002730 <HAL_RCC_ClockConfig+0x2e8>)
 80026e6:	4313      	orrs	r3, r2
 80026e8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80026ea:	f000 f829 	bl	8002740 <HAL_RCC_GetSysClockFreq>
 80026ee:	4601      	mov	r1, r0
 80026f0:	4b0f      	ldr	r3, [pc, #60]	; (8002730 <HAL_RCC_ClockConfig+0x2e8>)
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80026f8:	22f0      	movs	r2, #240	; 0xf0
 80026fa:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026fc:	693a      	ldr	r2, [r7, #16]
 80026fe:	fa92 f2a2 	rbit	r2, r2
 8002702:	60fa      	str	r2, [r7, #12]
  return result;
 8002704:	68fa      	ldr	r2, [r7, #12]
 8002706:	fab2 f282 	clz	r2, r2
 800270a:	b2d2      	uxtb	r2, r2
 800270c:	40d3      	lsrs	r3, r2
 800270e:	4a09      	ldr	r2, [pc, #36]	; (8002734 <HAL_RCC_ClockConfig+0x2ec>)
 8002710:	5cd3      	ldrb	r3, [r2, r3]
 8002712:	fa21 f303 	lsr.w	r3, r1, r3
 8002716:	4a08      	ldr	r2, [pc, #32]	; (8002738 <HAL_RCC_ClockConfig+0x2f0>)
 8002718:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800271a:	4b08      	ldr	r3, [pc, #32]	; (800273c <HAL_RCC_ClockConfig+0x2f4>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4618      	mov	r0, r3
 8002720:	f7fe fa06 	bl	8000b30 <HAL_InitTick>
  
  return HAL_OK;
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	3778      	adds	r7, #120	; 0x78
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	40021000 	.word	0x40021000
 8002734:	08004028 	.word	0x08004028
 8002738:	20000000 	.word	0x20000000
 800273c:	20000004 	.word	0x20000004

08002740 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002740:	b480      	push	{r7}
 8002742:	b08b      	sub	sp, #44	; 0x2c
 8002744:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002746:	2300      	movs	r3, #0
 8002748:	61fb      	str	r3, [r7, #28]
 800274a:	2300      	movs	r3, #0
 800274c:	61bb      	str	r3, [r7, #24]
 800274e:	2300      	movs	r3, #0
 8002750:	627b      	str	r3, [r7, #36]	; 0x24
 8002752:	2300      	movs	r3, #0
 8002754:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002756:	2300      	movs	r3, #0
 8002758:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800275a:	4b29      	ldr	r3, [pc, #164]	; (8002800 <HAL_RCC_GetSysClockFreq+0xc0>)
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	f003 030c 	and.w	r3, r3, #12
 8002766:	2b04      	cmp	r3, #4
 8002768:	d002      	beq.n	8002770 <HAL_RCC_GetSysClockFreq+0x30>
 800276a:	2b08      	cmp	r3, #8
 800276c:	d003      	beq.n	8002776 <HAL_RCC_GetSysClockFreq+0x36>
 800276e:	e03c      	b.n	80027ea <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002770:	4b24      	ldr	r3, [pc, #144]	; (8002804 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002772:	623b      	str	r3, [r7, #32]
      break;
 8002774:	e03c      	b.n	80027f0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800277c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002780:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002782:	68ba      	ldr	r2, [r7, #8]
 8002784:	fa92 f2a2 	rbit	r2, r2
 8002788:	607a      	str	r2, [r7, #4]
  return result;
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	fab2 f282 	clz	r2, r2
 8002790:	b2d2      	uxtb	r2, r2
 8002792:	40d3      	lsrs	r3, r2
 8002794:	4a1c      	ldr	r2, [pc, #112]	; (8002808 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002796:	5cd3      	ldrb	r3, [r2, r3]
 8002798:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800279a:	4b19      	ldr	r3, [pc, #100]	; (8002800 <HAL_RCC_GetSysClockFreq+0xc0>)
 800279c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800279e:	f003 030f 	and.w	r3, r3, #15
 80027a2:	220f      	movs	r2, #15
 80027a4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027a6:	693a      	ldr	r2, [r7, #16]
 80027a8:	fa92 f2a2 	rbit	r2, r2
 80027ac:	60fa      	str	r2, [r7, #12]
  return result;
 80027ae:	68fa      	ldr	r2, [r7, #12]
 80027b0:	fab2 f282 	clz	r2, r2
 80027b4:	b2d2      	uxtb	r2, r2
 80027b6:	40d3      	lsrs	r3, r2
 80027b8:	4a14      	ldr	r2, [pc, #80]	; (800280c <HAL_RCC_GetSysClockFreq+0xcc>)
 80027ba:	5cd3      	ldrb	r3, [r2, r3]
 80027bc:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80027be:	69fb      	ldr	r3, [r7, #28]
 80027c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d008      	beq.n	80027da <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80027c8:	4a0e      	ldr	r2, [pc, #56]	; (8002804 <HAL_RCC_GetSysClockFreq+0xc4>)
 80027ca:	69bb      	ldr	r3, [r7, #24]
 80027cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	fb02 f303 	mul.w	r3, r2, r3
 80027d6:	627b      	str	r3, [r7, #36]	; 0x24
 80027d8:	e004      	b.n	80027e4 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	4a0c      	ldr	r2, [pc, #48]	; (8002810 <HAL_RCC_GetSysClockFreq+0xd0>)
 80027de:	fb02 f303 	mul.w	r3, r2, r3
 80027e2:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80027e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e6:	623b      	str	r3, [r7, #32]
      break;
 80027e8:	e002      	b.n	80027f0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80027ea:	4b06      	ldr	r3, [pc, #24]	; (8002804 <HAL_RCC_GetSysClockFreq+0xc4>)
 80027ec:	623b      	str	r3, [r7, #32]
      break;
 80027ee:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027f0:	6a3b      	ldr	r3, [r7, #32]
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	372c      	adds	r7, #44	; 0x2c
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	40021000 	.word	0x40021000
 8002804:	007a1200 	.word	0x007a1200
 8002808:	08004040 	.word	0x08004040
 800280c:	08004050 	.word	0x08004050
 8002810:	003d0900 	.word	0x003d0900

08002814 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002814:	b480      	push	{r7}
 8002816:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002818:	4b03      	ldr	r3, [pc, #12]	; (8002828 <HAL_RCC_GetHCLKFreq+0x14>)
 800281a:	681b      	ldr	r3, [r3, #0]
}
 800281c:	4618      	mov	r0, r3
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	20000000 	.word	0x20000000

0800282c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002832:	f7ff ffef 	bl	8002814 <HAL_RCC_GetHCLKFreq>
 8002836:	4601      	mov	r1, r0
 8002838:	4b0b      	ldr	r3, [pc, #44]	; (8002868 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002840:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002844:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	fa92 f2a2 	rbit	r2, r2
 800284c:	603a      	str	r2, [r7, #0]
  return result;
 800284e:	683a      	ldr	r2, [r7, #0]
 8002850:	fab2 f282 	clz	r2, r2
 8002854:	b2d2      	uxtb	r2, r2
 8002856:	40d3      	lsrs	r3, r2
 8002858:	4a04      	ldr	r2, [pc, #16]	; (800286c <HAL_RCC_GetPCLK1Freq+0x40>)
 800285a:	5cd3      	ldrb	r3, [r2, r3]
 800285c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002860:	4618      	mov	r0, r3
 8002862:	3708      	adds	r7, #8
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	40021000 	.word	0x40021000
 800286c:	08004038 	.word	0x08004038

08002870 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002876:	f7ff ffcd 	bl	8002814 <HAL_RCC_GetHCLKFreq>
 800287a:	4601      	mov	r1, r0
 800287c:	4b0b      	ldr	r3, [pc, #44]	; (80028ac <HAL_RCC_GetPCLK2Freq+0x3c>)
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002884:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002888:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	fa92 f2a2 	rbit	r2, r2
 8002890:	603a      	str	r2, [r7, #0]
  return result;
 8002892:	683a      	ldr	r2, [r7, #0]
 8002894:	fab2 f282 	clz	r2, r2
 8002898:	b2d2      	uxtb	r2, r2
 800289a:	40d3      	lsrs	r3, r2
 800289c:	4a04      	ldr	r2, [pc, #16]	; (80028b0 <HAL_RCC_GetPCLK2Freq+0x40>)
 800289e:	5cd3      	ldrb	r3, [r2, r3]
 80028a0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80028a4:	4618      	mov	r0, r3
 80028a6:	3708      	adds	r7, #8
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	40021000 	.word	0x40021000
 80028b0:	08004038 	.word	0x08004038

080028b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b092      	sub	sp, #72	; 0x48
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80028bc:	2300      	movs	r3, #0
 80028be:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80028c0:	2300      	movs	r3, #0
 80028c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80028c4:	2300      	movs	r3, #0
 80028c6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	f000 80d4 	beq.w	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028d8:	4b4e      	ldr	r3, [pc, #312]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028da:	69db      	ldr	r3, [r3, #28]
 80028dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d10e      	bne.n	8002902 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028e4:	4b4b      	ldr	r3, [pc, #300]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028e6:	69db      	ldr	r3, [r3, #28]
 80028e8:	4a4a      	ldr	r2, [pc, #296]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028ee:	61d3      	str	r3, [r2, #28]
 80028f0:	4b48      	ldr	r3, [pc, #288]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028f2:	69db      	ldr	r3, [r3, #28]
 80028f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028f8:	60bb      	str	r3, [r7, #8]
 80028fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028fc:	2301      	movs	r3, #1
 80028fe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002902:	4b45      	ldr	r3, [pc, #276]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800290a:	2b00      	cmp	r3, #0
 800290c:	d118      	bne.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800290e:	4b42      	ldr	r3, [pc, #264]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a41      	ldr	r2, [pc, #260]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002914:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002918:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800291a:	f7fe f94d 	bl	8000bb8 <HAL_GetTick>
 800291e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002920:	e008      	b.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002922:	f7fe f949 	bl	8000bb8 <HAL_GetTick>
 8002926:	4602      	mov	r2, r0
 8002928:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800292a:	1ad3      	subs	r3, r2, r3
 800292c:	2b64      	cmp	r3, #100	; 0x64
 800292e:	d901      	bls.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002930:	2303      	movs	r3, #3
 8002932:	e13c      	b.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002934:	4b38      	ldr	r3, [pc, #224]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800293c:	2b00      	cmp	r3, #0
 800293e:	d0f0      	beq.n	8002922 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002940:	4b34      	ldr	r3, [pc, #208]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002942:	6a1b      	ldr	r3, [r3, #32]
 8002944:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002948:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800294a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800294c:	2b00      	cmp	r3, #0
 800294e:	f000 8084 	beq.w	8002a5a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800295a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800295c:	429a      	cmp	r2, r3
 800295e:	d07c      	beq.n	8002a5a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002960:	4b2c      	ldr	r3, [pc, #176]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002962:	6a1b      	ldr	r3, [r3, #32]
 8002964:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002968:	63fb      	str	r3, [r7, #60]	; 0x3c
 800296a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800296e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002972:	fa93 f3a3 	rbit	r3, r3
 8002976:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002978:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800297a:	fab3 f383 	clz	r3, r3
 800297e:	b2db      	uxtb	r3, r3
 8002980:	461a      	mov	r2, r3
 8002982:	4b26      	ldr	r3, [pc, #152]	; (8002a1c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002984:	4413      	add	r3, r2
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	461a      	mov	r2, r3
 800298a:	2301      	movs	r3, #1
 800298c:	6013      	str	r3, [r2, #0]
 800298e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002992:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002996:	fa93 f3a3 	rbit	r3, r3
 800299a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800299c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800299e:	fab3 f383 	clz	r3, r3
 80029a2:	b2db      	uxtb	r3, r3
 80029a4:	461a      	mov	r2, r3
 80029a6:	4b1d      	ldr	r3, [pc, #116]	; (8002a1c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80029a8:	4413      	add	r3, r2
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	461a      	mov	r2, r3
 80029ae:	2300      	movs	r3, #0
 80029b0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80029b2:	4a18      	ldr	r2, [pc, #96]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029b6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80029b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029ba:	f003 0301 	and.w	r3, r3, #1
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d04b      	beq.n	8002a5a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c2:	f7fe f8f9 	bl	8000bb8 <HAL_GetTick>
 80029c6:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029c8:	e00a      	b.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029ca:	f7fe f8f5 	bl	8000bb8 <HAL_GetTick>
 80029ce:	4602      	mov	r2, r0
 80029d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80029d8:	4293      	cmp	r3, r2
 80029da:	d901      	bls.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80029dc:	2303      	movs	r3, #3
 80029de:	e0e6      	b.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 80029e0:	2302      	movs	r3, #2
 80029e2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029e6:	fa93 f3a3 	rbit	r3, r3
 80029ea:	627b      	str	r3, [r7, #36]	; 0x24
 80029ec:	2302      	movs	r3, #2
 80029ee:	623b      	str	r3, [r7, #32]
 80029f0:	6a3b      	ldr	r3, [r7, #32]
 80029f2:	fa93 f3a3 	rbit	r3, r3
 80029f6:	61fb      	str	r3, [r7, #28]
  return result;
 80029f8:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029fa:	fab3 f383 	clz	r3, r3
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	095b      	lsrs	r3, r3, #5
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	f043 0302 	orr.w	r3, r3, #2
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d108      	bne.n	8002a20 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002a0e:	4b01      	ldr	r3, [pc, #4]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a10:	6a1b      	ldr	r3, [r3, #32]
 8002a12:	e00d      	b.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002a14:	40021000 	.word	0x40021000
 8002a18:	40007000 	.word	0x40007000
 8002a1c:	10908100 	.word	0x10908100
 8002a20:	2302      	movs	r3, #2
 8002a22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	fa93 f3a3 	rbit	r3, r3
 8002a2a:	617b      	str	r3, [r7, #20]
 8002a2c:	4b62      	ldr	r3, [pc, #392]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a30:	2202      	movs	r2, #2
 8002a32:	613a      	str	r2, [r7, #16]
 8002a34:	693a      	ldr	r2, [r7, #16]
 8002a36:	fa92 f2a2 	rbit	r2, r2
 8002a3a:	60fa      	str	r2, [r7, #12]
  return result;
 8002a3c:	68fa      	ldr	r2, [r7, #12]
 8002a3e:	fab2 f282 	clz	r2, r2
 8002a42:	b2d2      	uxtb	r2, r2
 8002a44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a48:	b2d2      	uxtb	r2, r2
 8002a4a:	f002 021f 	and.w	r2, r2, #31
 8002a4e:	2101      	movs	r1, #1
 8002a50:	fa01 f202 	lsl.w	r2, r1, r2
 8002a54:	4013      	ands	r3, r2
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d0b7      	beq.n	80029ca <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002a5a:	4b57      	ldr	r3, [pc, #348]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002a5c:	6a1b      	ldr	r3, [r3, #32]
 8002a5e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	4954      	ldr	r1, [pc, #336]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a6c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002a70:	2b01      	cmp	r3, #1
 8002a72:	d105      	bne.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a74:	4b50      	ldr	r3, [pc, #320]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002a76:	69db      	ldr	r3, [r3, #28]
 8002a78:	4a4f      	ldr	r2, [pc, #316]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002a7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a7e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0301 	and.w	r3, r3, #1
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d008      	beq.n	8002a9e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002a8c:	4b4a      	ldr	r3, [pc, #296]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002a8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a90:	f023 0203 	bic.w	r2, r3, #3
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	4947      	ldr	r1, [pc, #284]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0320 	and.w	r3, r3, #32
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d008      	beq.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002aaa:	4b43      	ldr	r3, [pc, #268]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aae:	f023 0210 	bic.w	r2, r3, #16
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	68db      	ldr	r3, [r3, #12]
 8002ab6:	4940      	ldr	r1, [pc, #256]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	630b      	str	r3, [r1, #48]	; 0x30
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d008      	beq.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002ac8:	4b3b      	ldr	r3, [pc, #236]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002acc:	f023 0220 	bic.w	r2, r3, #32
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	691b      	ldr	r3, [r3, #16]
 8002ad4:	4938      	ldr	r1, [pc, #224]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d008      	beq.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002ae6:	4b34      	ldr	r3, [pc, #208]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aea:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	695b      	ldr	r3, [r3, #20]
 8002af2:	4931      	ldr	r1, [pc, #196]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002af4:	4313      	orrs	r3, r2
 8002af6:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d008      	beq.n	8002b16 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002b04:	4b2c      	ldr	r3, [pc, #176]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	69db      	ldr	r3, [r3, #28]
 8002b10:	4929      	ldr	r1, [pc, #164]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002b12:	4313      	orrs	r3, r2
 8002b14:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d008      	beq.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8002b22:	4b25      	ldr	r3, [pc, #148]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002b24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b26:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	699b      	ldr	r3, [r3, #24]
 8002b2e:	4922      	ldr	r1, [pc, #136]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002b30:	4313      	orrs	r3, r2
 8002b32:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d008      	beq.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002b40:	4b1d      	ldr	r3, [pc, #116]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b44:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6a1b      	ldr	r3, [r3, #32]
 8002b4c:	491a      	ldr	r1, [pc, #104]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	630b      	str	r3, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d008      	beq.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002b5e:	4b16      	ldr	r3, [pc, #88]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b62:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b6a:	4913      	ldr	r1, [pc, #76]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d008      	beq.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002b7c:	4b0e      	ldr	r3, [pc, #56]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b80:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b88:	490b      	ldr	r1, [pc, #44]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d008      	beq.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002b9a:	4b07      	ldr	r3, [pc, #28]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9e:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ba6:	4904      	ldr	r1, [pc, #16]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002bac:	2300      	movs	r3, #0
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	3748      	adds	r7, #72	; 0x48
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	40021000 	.word	0x40021000

08002bbc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b084      	sub	sp, #16
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d101      	bne.n	8002bce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e09d      	b.n	8002d0a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d108      	bne.n	8002be8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002bde:	d009      	beq.n	8002bf4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2200      	movs	r2, #0
 8002be4:	61da      	str	r2, [r3, #28]
 8002be6:	e005      	b.n	8002bf4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d106      	bne.n	8002c14 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f7fd fdba 	bl	8000788 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2202      	movs	r2, #2
 8002c18:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c2a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002c34:	d902      	bls.n	8002c3c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002c36:	2300      	movs	r3, #0
 8002c38:	60fb      	str	r3, [r7, #12]
 8002c3a:	e002      	b.n	8002c42 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002c3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c40:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	68db      	ldr	r3, [r3, #12]
 8002c46:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002c4a:	d007      	beq.n	8002c5c <HAL_SPI_Init+0xa0>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002c54:	d002      	beq.n	8002c5c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002c6c:	431a      	orrs	r2, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	691b      	ldr	r3, [r3, #16]
 8002c72:	f003 0302 	and.w	r3, r3, #2
 8002c76:	431a      	orrs	r2, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	695b      	ldr	r3, [r3, #20]
 8002c7c:	f003 0301 	and.w	r3, r3, #1
 8002c80:	431a      	orrs	r2, r3
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	699b      	ldr	r3, [r3, #24]
 8002c86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c8a:	431a      	orrs	r2, r3
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	69db      	ldr	r3, [r3, #28]
 8002c90:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002c94:	431a      	orrs	r2, r3
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6a1b      	ldr	r3, [r3, #32]
 8002c9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c9e:	ea42 0103 	orr.w	r1, r2, r3
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ca6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	430a      	orrs	r2, r1
 8002cb0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	0c1b      	lsrs	r3, r3, #16
 8002cb8:	f003 0204 	and.w	r2, r3, #4
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc0:	f003 0310 	and.w	r3, r3, #16
 8002cc4:	431a      	orrs	r2, r3
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cca:	f003 0308 	and.w	r3, r3, #8
 8002cce:	431a      	orrs	r2, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002cd8:	ea42 0103 	orr.w	r1, r2, r3
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	430a      	orrs	r2, r1
 8002ce8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	69da      	ldr	r2, [r3, #28]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002cf8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2201      	movs	r2, #1
 8002d04:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002d08:	2300      	movs	r3, #0
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3710      	adds	r7, #16
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}

08002d12 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d12:	b580      	push	{r7, lr}
 8002d14:	b082      	sub	sp, #8
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d101      	bne.n	8002d24 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e040      	b.n	8002da6 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d106      	bne.n	8002d3a <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f7fd fd6b 	bl	8000810 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2224      	movs	r2, #36	; 0x24
 8002d3e:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f022 0201 	bic.w	r2, r2, #1
 8002d4e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	f000 f8b7 	bl	8002ec4 <UART_SetConfig>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d101      	bne.n	8002d60 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	e022      	b.n	8002da6 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d002      	beq.n	8002d6e <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f000 f9e1 	bl	8003130 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	685a      	ldr	r2, [r3, #4]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d7c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	689a      	ldr	r2, [r3, #8]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002d8c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f042 0201 	orr.w	r2, r2, #1
 8002d9c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f000 fa68 	bl	8003274 <UART_CheckIdleState>
 8002da4:	4603      	mov	r3, r0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3708      	adds	r7, #8
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}

08002dae <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002dae:	b580      	push	{r7, lr}
 8002db0:	b08a      	sub	sp, #40	; 0x28
 8002db2:	af02      	add	r7, sp, #8
 8002db4:	60f8      	str	r0, [r7, #12]
 8002db6:	60b9      	str	r1, [r7, #8]
 8002db8:	603b      	str	r3, [r7, #0]
 8002dba:	4613      	mov	r3, r2
 8002dbc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002dc2:	2b20      	cmp	r3, #32
 8002dc4:	d178      	bne.n	8002eb8 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d002      	beq.n	8002dd2 <HAL_UART_Transmit+0x24>
 8002dcc:	88fb      	ldrh	r3, [r7, #6]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d101      	bne.n	8002dd6 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e071      	b.n	8002eba <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2221      	movs	r2, #33	; 0x21
 8002de2:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002de4:	f7fd fee8 	bl	8000bb8 <HAL_GetTick>
 8002de8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	88fa      	ldrh	r2, [r7, #6]
 8002dee:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	88fa      	ldrh	r2, [r7, #6]
 8002df6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e02:	d108      	bne.n	8002e16 <HAL_UART_Transmit+0x68>
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	691b      	ldr	r3, [r3, #16]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d104      	bne.n	8002e16 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	61bb      	str	r3, [r7, #24]
 8002e14:	e003      	b.n	8002e1e <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002e1e:	e030      	b.n	8002e82 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	9300      	str	r3, [sp, #0]
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	2200      	movs	r2, #0
 8002e28:	2180      	movs	r1, #128	; 0x80
 8002e2a:	68f8      	ldr	r0, [r7, #12]
 8002e2c:	f000 faca 	bl	80033c4 <UART_WaitOnFlagUntilTimeout>
 8002e30:	4603      	mov	r3, r0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d004      	beq.n	8002e40 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2220      	movs	r2, #32
 8002e3a:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e03c      	b.n	8002eba <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8002e40:	69fb      	ldr	r3, [r7, #28]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d10b      	bne.n	8002e5e <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	881a      	ldrh	r2, [r3, #0]
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e52:	b292      	uxth	r2, r2
 8002e54:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002e56:	69bb      	ldr	r3, [r7, #24]
 8002e58:	3302      	adds	r3, #2
 8002e5a:	61bb      	str	r3, [r7, #24]
 8002e5c:	e008      	b.n	8002e70 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	781a      	ldrb	r2, [r3, #0]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	b292      	uxth	r2, r2
 8002e68:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002e6a:	69fb      	ldr	r3, [r7, #28]
 8002e6c:	3301      	adds	r3, #1
 8002e6e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002e76:	b29b      	uxth	r3, r3
 8002e78:	3b01      	subs	r3, #1
 8002e7a:	b29a      	uxth	r2, r3
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002e88:	b29b      	uxth	r3, r3
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d1c8      	bne.n	8002e20 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	9300      	str	r3, [sp, #0]
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	2200      	movs	r2, #0
 8002e96:	2140      	movs	r1, #64	; 0x40
 8002e98:	68f8      	ldr	r0, [r7, #12]
 8002e9a:	f000 fa93 	bl	80033c4 <UART_WaitOnFlagUntilTimeout>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d004      	beq.n	8002eae <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2220      	movs	r2, #32
 8002ea8:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8002eaa:	2303      	movs	r3, #3
 8002eac:	e005      	b.n	8002eba <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2220      	movs	r2, #32
 8002eb2:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	e000      	b.n	8002eba <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8002eb8:	2302      	movs	r3, #2
  }
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3720      	adds	r7, #32
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
	...

08002ec4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b088      	sub	sp, #32
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	689a      	ldr	r2, [r3, #8]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	691b      	ldr	r3, [r3, #16]
 8002ed8:	431a      	orrs	r2, r3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	695b      	ldr	r3, [r3, #20]
 8002ede:	431a      	orrs	r2, r3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	69db      	ldr	r3, [r3, #28]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	4b8a      	ldr	r3, [pc, #552]	; (8003118 <UART_SetConfig+0x254>)
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	6812      	ldr	r2, [r2, #0]
 8002ef6:	6979      	ldr	r1, [r7, #20]
 8002ef8:	430b      	orrs	r3, r1
 8002efa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	68da      	ldr	r2, [r3, #12]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	699b      	ldr	r3, [r3, #24]
 8002f16:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6a1b      	ldr	r3, [r3, #32]
 8002f1c:	697a      	ldr	r2, [r7, #20]
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	697a      	ldr	r2, [r7, #20]
 8002f32:	430a      	orrs	r2, r1
 8002f34:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a78      	ldr	r2, [pc, #480]	; (800311c <UART_SetConfig+0x258>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d120      	bne.n	8002f82 <UART_SetConfig+0xbe>
 8002f40:	4b77      	ldr	r3, [pc, #476]	; (8003120 <UART_SetConfig+0x25c>)
 8002f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f44:	f003 0303 	and.w	r3, r3, #3
 8002f48:	2b03      	cmp	r3, #3
 8002f4a:	d817      	bhi.n	8002f7c <UART_SetConfig+0xb8>
 8002f4c:	a201      	add	r2, pc, #4	; (adr r2, 8002f54 <UART_SetConfig+0x90>)
 8002f4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f52:	bf00      	nop
 8002f54:	08002f65 	.word	0x08002f65
 8002f58:	08002f71 	.word	0x08002f71
 8002f5c:	08002f77 	.word	0x08002f77
 8002f60:	08002f6b 	.word	0x08002f6b
 8002f64:	2300      	movs	r3, #0
 8002f66:	77fb      	strb	r3, [r7, #31]
 8002f68:	e01d      	b.n	8002fa6 <UART_SetConfig+0xe2>
 8002f6a:	2302      	movs	r3, #2
 8002f6c:	77fb      	strb	r3, [r7, #31]
 8002f6e:	e01a      	b.n	8002fa6 <UART_SetConfig+0xe2>
 8002f70:	2304      	movs	r3, #4
 8002f72:	77fb      	strb	r3, [r7, #31]
 8002f74:	e017      	b.n	8002fa6 <UART_SetConfig+0xe2>
 8002f76:	2308      	movs	r3, #8
 8002f78:	77fb      	strb	r3, [r7, #31]
 8002f7a:	e014      	b.n	8002fa6 <UART_SetConfig+0xe2>
 8002f7c:	2310      	movs	r3, #16
 8002f7e:	77fb      	strb	r3, [r7, #31]
 8002f80:	e011      	b.n	8002fa6 <UART_SetConfig+0xe2>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a67      	ldr	r2, [pc, #412]	; (8003124 <UART_SetConfig+0x260>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d102      	bne.n	8002f92 <UART_SetConfig+0xce>
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	77fb      	strb	r3, [r7, #31]
 8002f90:	e009      	b.n	8002fa6 <UART_SetConfig+0xe2>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a64      	ldr	r2, [pc, #400]	; (8003128 <UART_SetConfig+0x264>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d102      	bne.n	8002fa2 <UART_SetConfig+0xde>
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	77fb      	strb	r3, [r7, #31]
 8002fa0:	e001      	b.n	8002fa6 <UART_SetConfig+0xe2>
 8002fa2:	2310      	movs	r3, #16
 8002fa4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	69db      	ldr	r3, [r3, #28]
 8002faa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002fae:	d15a      	bne.n	8003066 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8002fb0:	7ffb      	ldrb	r3, [r7, #31]
 8002fb2:	2b08      	cmp	r3, #8
 8002fb4:	d827      	bhi.n	8003006 <UART_SetConfig+0x142>
 8002fb6:	a201      	add	r2, pc, #4	; (adr r2, 8002fbc <UART_SetConfig+0xf8>)
 8002fb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fbc:	08002fe1 	.word	0x08002fe1
 8002fc0:	08002fe9 	.word	0x08002fe9
 8002fc4:	08002ff1 	.word	0x08002ff1
 8002fc8:	08003007 	.word	0x08003007
 8002fcc:	08002ff7 	.word	0x08002ff7
 8002fd0:	08003007 	.word	0x08003007
 8002fd4:	08003007 	.word	0x08003007
 8002fd8:	08003007 	.word	0x08003007
 8002fdc:	08002fff 	.word	0x08002fff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002fe0:	f7ff fc24 	bl	800282c <HAL_RCC_GetPCLK1Freq>
 8002fe4:	61b8      	str	r0, [r7, #24]
        break;
 8002fe6:	e013      	b.n	8003010 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002fe8:	f7ff fc42 	bl	8002870 <HAL_RCC_GetPCLK2Freq>
 8002fec:	61b8      	str	r0, [r7, #24]
        break;
 8002fee:	e00f      	b.n	8003010 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002ff0:	4b4e      	ldr	r3, [pc, #312]	; (800312c <UART_SetConfig+0x268>)
 8002ff2:	61bb      	str	r3, [r7, #24]
        break;
 8002ff4:	e00c      	b.n	8003010 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002ff6:	f7ff fba3 	bl	8002740 <HAL_RCC_GetSysClockFreq>
 8002ffa:	61b8      	str	r0, [r7, #24]
        break;
 8002ffc:	e008      	b.n	8003010 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ffe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003002:	61bb      	str	r3, [r7, #24]
        break;
 8003004:	e004      	b.n	8003010 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8003006:	2300      	movs	r3, #0
 8003008:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	77bb      	strb	r3, [r7, #30]
        break;
 800300e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003010:	69bb      	ldr	r3, [r7, #24]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d074      	beq.n	8003100 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003016:	69bb      	ldr	r3, [r7, #24]
 8003018:	005a      	lsls	r2, r3, #1
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	085b      	lsrs	r3, r3, #1
 8003020:	441a      	add	r2, r3
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	fbb2 f3f3 	udiv	r3, r2, r3
 800302a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	2b0f      	cmp	r3, #15
 8003030:	d916      	bls.n	8003060 <UART_SetConfig+0x19c>
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003038:	d212      	bcs.n	8003060 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	b29b      	uxth	r3, r3
 800303e:	f023 030f 	bic.w	r3, r3, #15
 8003042:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	085b      	lsrs	r3, r3, #1
 8003048:	b29b      	uxth	r3, r3
 800304a:	f003 0307 	and.w	r3, r3, #7
 800304e:	b29a      	uxth	r2, r3
 8003050:	89fb      	ldrh	r3, [r7, #14]
 8003052:	4313      	orrs	r3, r2
 8003054:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	89fa      	ldrh	r2, [r7, #14]
 800305c:	60da      	str	r2, [r3, #12]
 800305e:	e04f      	b.n	8003100 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	77bb      	strb	r3, [r7, #30]
 8003064:	e04c      	b.n	8003100 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003066:	7ffb      	ldrb	r3, [r7, #31]
 8003068:	2b08      	cmp	r3, #8
 800306a:	d828      	bhi.n	80030be <UART_SetConfig+0x1fa>
 800306c:	a201      	add	r2, pc, #4	; (adr r2, 8003074 <UART_SetConfig+0x1b0>)
 800306e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003072:	bf00      	nop
 8003074:	08003099 	.word	0x08003099
 8003078:	080030a1 	.word	0x080030a1
 800307c:	080030a9 	.word	0x080030a9
 8003080:	080030bf 	.word	0x080030bf
 8003084:	080030af 	.word	0x080030af
 8003088:	080030bf 	.word	0x080030bf
 800308c:	080030bf 	.word	0x080030bf
 8003090:	080030bf 	.word	0x080030bf
 8003094:	080030b7 	.word	0x080030b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003098:	f7ff fbc8 	bl	800282c <HAL_RCC_GetPCLK1Freq>
 800309c:	61b8      	str	r0, [r7, #24]
        break;
 800309e:	e013      	b.n	80030c8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80030a0:	f7ff fbe6 	bl	8002870 <HAL_RCC_GetPCLK2Freq>
 80030a4:	61b8      	str	r0, [r7, #24]
        break;
 80030a6:	e00f      	b.n	80030c8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80030a8:	4b20      	ldr	r3, [pc, #128]	; (800312c <UART_SetConfig+0x268>)
 80030aa:	61bb      	str	r3, [r7, #24]
        break;
 80030ac:	e00c      	b.n	80030c8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80030ae:	f7ff fb47 	bl	8002740 <HAL_RCC_GetSysClockFreq>
 80030b2:	61b8      	str	r0, [r7, #24]
        break;
 80030b4:	e008      	b.n	80030c8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80030b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80030ba:	61bb      	str	r3, [r7, #24]
        break;
 80030bc:	e004      	b.n	80030c8 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80030be:	2300      	movs	r3, #0
 80030c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	77bb      	strb	r3, [r7, #30]
        break;
 80030c6:	bf00      	nop
    }

    if (pclk != 0U)
 80030c8:	69bb      	ldr	r3, [r7, #24]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d018      	beq.n	8003100 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	085a      	lsrs	r2, r3, #1
 80030d4:	69bb      	ldr	r3, [r7, #24]
 80030d6:	441a      	add	r2, r3
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80030e0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	2b0f      	cmp	r3, #15
 80030e6:	d909      	bls.n	80030fc <UART_SetConfig+0x238>
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030ee:	d205      	bcs.n	80030fc <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	b29a      	uxth	r2, r3
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	60da      	str	r2, [r3, #12]
 80030fa:	e001      	b.n	8003100 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800310c:	7fbb      	ldrb	r3, [r7, #30]
}
 800310e:	4618      	mov	r0, r3
 8003110:	3720      	adds	r7, #32
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	efff69f3 	.word	0xefff69f3
 800311c:	40013800 	.word	0x40013800
 8003120:	40021000 	.word	0x40021000
 8003124:	40004400 	.word	0x40004400
 8003128:	40004800 	.word	0x40004800
 800312c:	007a1200 	.word	0x007a1200

08003130 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003130:	b480      	push	{r7}
 8003132:	b083      	sub	sp, #12
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800313c:	f003 0301 	and.w	r3, r3, #1
 8003140:	2b00      	cmp	r3, #0
 8003142:	d00a      	beq.n	800315a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	430a      	orrs	r2, r1
 8003158:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800315e:	f003 0302 	and.w	r3, r3, #2
 8003162:	2b00      	cmp	r3, #0
 8003164:	d00a      	beq.n	800317c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	430a      	orrs	r2, r1
 800317a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003180:	f003 0304 	and.w	r3, r3, #4
 8003184:	2b00      	cmp	r3, #0
 8003186:	d00a      	beq.n	800319e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	430a      	orrs	r2, r1
 800319c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a2:	f003 0308 	and.w	r3, r3, #8
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d00a      	beq.n	80031c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	430a      	orrs	r2, r1
 80031be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c4:	f003 0310 	and.w	r3, r3, #16
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d00a      	beq.n	80031e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	430a      	orrs	r2, r1
 80031e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e6:	f003 0320 	and.w	r3, r3, #32
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d00a      	beq.n	8003204 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	430a      	orrs	r2, r1
 8003202:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003208:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800320c:	2b00      	cmp	r3, #0
 800320e:	d01a      	beq.n	8003246 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	430a      	orrs	r2, r1
 8003224:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800322e:	d10a      	bne.n	8003246 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	430a      	orrs	r2, r1
 8003244:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800324e:	2b00      	cmp	r3, #0
 8003250:	d00a      	beq.n	8003268 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	430a      	orrs	r2, r1
 8003266:	605a      	str	r2, [r3, #4]
  }
}
 8003268:	bf00      	nop
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b098      	sub	sp, #96	; 0x60
 8003278:	af02      	add	r7, sp, #8
 800327a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2200      	movs	r2, #0
 8003280:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003284:	f7fd fc98 	bl	8000bb8 <HAL_GetTick>
 8003288:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0308 	and.w	r3, r3, #8
 8003294:	2b08      	cmp	r3, #8
 8003296:	d12e      	bne.n	80032f6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003298:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800329c:	9300      	str	r3, [sp, #0]
 800329e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80032a0:	2200      	movs	r2, #0
 80032a2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f000 f88c 	bl	80033c4 <UART_WaitOnFlagUntilTimeout>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d021      	beq.n	80032f6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032ba:	e853 3f00 	ldrex	r3, [r3]
 80032be:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80032c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80032c6:	653b      	str	r3, [r7, #80]	; 0x50
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	461a      	mov	r2, r3
 80032ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80032d0:	647b      	str	r3, [r7, #68]	; 0x44
 80032d2:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032d4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80032d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80032d8:	e841 2300 	strex	r3, r2, [r1]
 80032dc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80032de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d1e6      	bne.n	80032b2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2220      	movs	r2, #32
 80032e8:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2200      	movs	r2, #0
 80032ee:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e062      	b.n	80033bc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 0304 	and.w	r3, r3, #4
 8003300:	2b04      	cmp	r3, #4
 8003302:	d149      	bne.n	8003398 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003304:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003308:	9300      	str	r3, [sp, #0]
 800330a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800330c:	2200      	movs	r2, #0
 800330e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f000 f856 	bl	80033c4 <UART_WaitOnFlagUntilTimeout>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d03c      	beq.n	8003398 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003326:	e853 3f00 	ldrex	r3, [r3]
 800332a:	623b      	str	r3, [r7, #32]
   return(result);
 800332c:	6a3b      	ldr	r3, [r7, #32]
 800332e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003332:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	461a      	mov	r2, r3
 800333a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800333c:	633b      	str	r3, [r7, #48]	; 0x30
 800333e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003340:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003342:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003344:	e841 2300 	strex	r3, r2, [r1]
 8003348:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800334a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800334c:	2b00      	cmp	r3, #0
 800334e:	d1e6      	bne.n	800331e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	3308      	adds	r3, #8
 8003356:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	e853 3f00 	ldrex	r3, [r3]
 800335e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	f023 0301 	bic.w	r3, r3, #1
 8003366:	64bb      	str	r3, [r7, #72]	; 0x48
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	3308      	adds	r3, #8
 800336e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003370:	61fa      	str	r2, [r7, #28]
 8003372:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003374:	69b9      	ldr	r1, [r7, #24]
 8003376:	69fa      	ldr	r2, [r7, #28]
 8003378:	e841 2300 	strex	r3, r2, [r1]
 800337c:	617b      	str	r3, [r7, #20]
   return(result);
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d1e5      	bne.n	8003350 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2220      	movs	r2, #32
 8003388:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003394:	2303      	movs	r3, #3
 8003396:	e011      	b.n	80033bc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2220      	movs	r2, #32
 800339c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2220      	movs	r2, #32
 80033a2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2200      	movs	r2, #0
 80033b0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2200      	movs	r2, #0
 80033b6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80033ba:	2300      	movs	r3, #0
}
 80033bc:	4618      	mov	r0, r3
 80033be:	3758      	adds	r7, #88	; 0x58
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	60f8      	str	r0, [r7, #12]
 80033cc:	60b9      	str	r1, [r7, #8]
 80033ce:	603b      	str	r3, [r7, #0]
 80033d0:	4613      	mov	r3, r2
 80033d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033d4:	e049      	b.n	800346a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033dc:	d045      	beq.n	800346a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033de:	f7fd fbeb 	bl	8000bb8 <HAL_GetTick>
 80033e2:	4602      	mov	r2, r0
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	1ad3      	subs	r3, r2, r3
 80033e8:	69ba      	ldr	r2, [r7, #24]
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d302      	bcc.n	80033f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d101      	bne.n	80033f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80033f4:	2303      	movs	r3, #3
 80033f6:	e048      	b.n	800348a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 0304 	and.w	r3, r3, #4
 8003402:	2b00      	cmp	r3, #0
 8003404:	d031      	beq.n	800346a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	69db      	ldr	r3, [r3, #28]
 800340c:	f003 0308 	and.w	r3, r3, #8
 8003410:	2b08      	cmp	r3, #8
 8003412:	d110      	bne.n	8003436 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	2208      	movs	r2, #8
 800341a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800341c:	68f8      	ldr	r0, [r7, #12]
 800341e:	f000 f838 	bl	8003492 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2208      	movs	r2, #8
 8003426:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2200      	movs	r2, #0
 800342e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e029      	b.n	800348a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	69db      	ldr	r3, [r3, #28]
 800343c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003440:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003444:	d111      	bne.n	800346a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800344e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003450:	68f8      	ldr	r0, [r7, #12]
 8003452:	f000 f81e 	bl	8003492 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2220      	movs	r2, #32
 800345a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2200      	movs	r2, #0
 8003462:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8003466:	2303      	movs	r3, #3
 8003468:	e00f      	b.n	800348a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	69da      	ldr	r2, [r3, #28]
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	4013      	ands	r3, r2
 8003474:	68ba      	ldr	r2, [r7, #8]
 8003476:	429a      	cmp	r2, r3
 8003478:	bf0c      	ite	eq
 800347a:	2301      	moveq	r3, #1
 800347c:	2300      	movne	r3, #0
 800347e:	b2db      	uxtb	r3, r3
 8003480:	461a      	mov	r2, r3
 8003482:	79fb      	ldrb	r3, [r7, #7]
 8003484:	429a      	cmp	r2, r3
 8003486:	d0a6      	beq.n	80033d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003488:	2300      	movs	r3, #0
}
 800348a:	4618      	mov	r0, r3
 800348c:	3710      	adds	r7, #16
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}

08003492 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003492:	b480      	push	{r7}
 8003494:	b095      	sub	sp, #84	; 0x54
 8003496:	af00      	add	r7, sp, #0
 8003498:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034a2:	e853 3f00 	ldrex	r3, [r3]
 80034a6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80034a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034aa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80034ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	461a      	mov	r2, r3
 80034b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80034b8:	643b      	str	r3, [r7, #64]	; 0x40
 80034ba:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034bc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80034be:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80034c0:	e841 2300 	strex	r3, r2, [r1]
 80034c4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80034c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d1e6      	bne.n	800349a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	3308      	adds	r3, #8
 80034d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034d4:	6a3b      	ldr	r3, [r7, #32]
 80034d6:	e853 3f00 	ldrex	r3, [r3]
 80034da:	61fb      	str	r3, [r7, #28]
   return(result);
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	f023 0301 	bic.w	r3, r3, #1
 80034e2:	64bb      	str	r3, [r7, #72]	; 0x48
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	3308      	adds	r3, #8
 80034ea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80034ec:	62fa      	str	r2, [r7, #44]	; 0x2c
 80034ee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80034f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034f4:	e841 2300 	strex	r3, r2, [r1]
 80034f8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80034fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d1e5      	bne.n	80034cc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003504:	2b01      	cmp	r3, #1
 8003506:	d118      	bne.n	800353a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	e853 3f00 	ldrex	r3, [r3]
 8003514:	60bb      	str	r3, [r7, #8]
   return(result);
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	f023 0310 	bic.w	r3, r3, #16
 800351c:	647b      	str	r3, [r7, #68]	; 0x44
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	461a      	mov	r2, r3
 8003524:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003526:	61bb      	str	r3, [r7, #24]
 8003528:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800352a:	6979      	ldr	r1, [r7, #20]
 800352c:	69ba      	ldr	r2, [r7, #24]
 800352e:	e841 2300 	strex	r3, r2, [r1]
 8003532:	613b      	str	r3, [r7, #16]
   return(result);
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d1e6      	bne.n	8003508 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2220      	movs	r2, #32
 800353e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2200      	movs	r2, #0
 8003546:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2200      	movs	r2, #0
 800354c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800354e:	bf00      	nop
 8003550:	3754      	adds	r7, #84	; 0x54
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr
	...

0800355c <__errno>:
 800355c:	4b01      	ldr	r3, [pc, #4]	; (8003564 <__errno+0x8>)
 800355e:	6818      	ldr	r0, [r3, #0]
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	2000000c 	.word	0x2000000c

08003568 <__libc_init_array>:
 8003568:	b570      	push	{r4, r5, r6, lr}
 800356a:	4d0d      	ldr	r5, [pc, #52]	; (80035a0 <__libc_init_array+0x38>)
 800356c:	4c0d      	ldr	r4, [pc, #52]	; (80035a4 <__libc_init_array+0x3c>)
 800356e:	1b64      	subs	r4, r4, r5
 8003570:	10a4      	asrs	r4, r4, #2
 8003572:	2600      	movs	r6, #0
 8003574:	42a6      	cmp	r6, r4
 8003576:	d109      	bne.n	800358c <__libc_init_array+0x24>
 8003578:	4d0b      	ldr	r5, [pc, #44]	; (80035a8 <__libc_init_array+0x40>)
 800357a:	4c0c      	ldr	r4, [pc, #48]	; (80035ac <__libc_init_array+0x44>)
 800357c:	f000 fd1e 	bl	8003fbc <_init>
 8003580:	1b64      	subs	r4, r4, r5
 8003582:	10a4      	asrs	r4, r4, #2
 8003584:	2600      	movs	r6, #0
 8003586:	42a6      	cmp	r6, r4
 8003588:	d105      	bne.n	8003596 <__libc_init_array+0x2e>
 800358a:	bd70      	pop	{r4, r5, r6, pc}
 800358c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003590:	4798      	blx	r3
 8003592:	3601      	adds	r6, #1
 8003594:	e7ee      	b.n	8003574 <__libc_init_array+0xc>
 8003596:	f855 3b04 	ldr.w	r3, [r5], #4
 800359a:	4798      	blx	r3
 800359c:	3601      	adds	r6, #1
 800359e:	e7f2      	b.n	8003586 <__libc_init_array+0x1e>
 80035a0:	080040c4 	.word	0x080040c4
 80035a4:	080040c4 	.word	0x080040c4
 80035a8:	080040c4 	.word	0x080040c4
 80035ac:	080040c8 	.word	0x080040c8

080035b0 <memset>:
 80035b0:	4402      	add	r2, r0
 80035b2:	4603      	mov	r3, r0
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d100      	bne.n	80035ba <memset+0xa>
 80035b8:	4770      	bx	lr
 80035ba:	f803 1b01 	strb.w	r1, [r3], #1
 80035be:	e7f9      	b.n	80035b4 <memset+0x4>

080035c0 <_puts_r>:
 80035c0:	b570      	push	{r4, r5, r6, lr}
 80035c2:	460e      	mov	r6, r1
 80035c4:	4605      	mov	r5, r0
 80035c6:	b118      	cbz	r0, 80035d0 <_puts_r+0x10>
 80035c8:	6983      	ldr	r3, [r0, #24]
 80035ca:	b90b      	cbnz	r3, 80035d0 <_puts_r+0x10>
 80035cc:	f000 fa48 	bl	8003a60 <__sinit>
 80035d0:	69ab      	ldr	r3, [r5, #24]
 80035d2:	68ac      	ldr	r4, [r5, #8]
 80035d4:	b913      	cbnz	r3, 80035dc <_puts_r+0x1c>
 80035d6:	4628      	mov	r0, r5
 80035d8:	f000 fa42 	bl	8003a60 <__sinit>
 80035dc:	4b2c      	ldr	r3, [pc, #176]	; (8003690 <_puts_r+0xd0>)
 80035de:	429c      	cmp	r4, r3
 80035e0:	d120      	bne.n	8003624 <_puts_r+0x64>
 80035e2:	686c      	ldr	r4, [r5, #4]
 80035e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80035e6:	07db      	lsls	r3, r3, #31
 80035e8:	d405      	bmi.n	80035f6 <_puts_r+0x36>
 80035ea:	89a3      	ldrh	r3, [r4, #12]
 80035ec:	0598      	lsls	r0, r3, #22
 80035ee:	d402      	bmi.n	80035f6 <_puts_r+0x36>
 80035f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80035f2:	f000 fad3 	bl	8003b9c <__retarget_lock_acquire_recursive>
 80035f6:	89a3      	ldrh	r3, [r4, #12]
 80035f8:	0719      	lsls	r1, r3, #28
 80035fa:	d51d      	bpl.n	8003638 <_puts_r+0x78>
 80035fc:	6923      	ldr	r3, [r4, #16]
 80035fe:	b1db      	cbz	r3, 8003638 <_puts_r+0x78>
 8003600:	3e01      	subs	r6, #1
 8003602:	68a3      	ldr	r3, [r4, #8]
 8003604:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003608:	3b01      	subs	r3, #1
 800360a:	60a3      	str	r3, [r4, #8]
 800360c:	bb39      	cbnz	r1, 800365e <_puts_r+0x9e>
 800360e:	2b00      	cmp	r3, #0
 8003610:	da38      	bge.n	8003684 <_puts_r+0xc4>
 8003612:	4622      	mov	r2, r4
 8003614:	210a      	movs	r1, #10
 8003616:	4628      	mov	r0, r5
 8003618:	f000 f848 	bl	80036ac <__swbuf_r>
 800361c:	3001      	adds	r0, #1
 800361e:	d011      	beq.n	8003644 <_puts_r+0x84>
 8003620:	250a      	movs	r5, #10
 8003622:	e011      	b.n	8003648 <_puts_r+0x88>
 8003624:	4b1b      	ldr	r3, [pc, #108]	; (8003694 <_puts_r+0xd4>)
 8003626:	429c      	cmp	r4, r3
 8003628:	d101      	bne.n	800362e <_puts_r+0x6e>
 800362a:	68ac      	ldr	r4, [r5, #8]
 800362c:	e7da      	b.n	80035e4 <_puts_r+0x24>
 800362e:	4b1a      	ldr	r3, [pc, #104]	; (8003698 <_puts_r+0xd8>)
 8003630:	429c      	cmp	r4, r3
 8003632:	bf08      	it	eq
 8003634:	68ec      	ldreq	r4, [r5, #12]
 8003636:	e7d5      	b.n	80035e4 <_puts_r+0x24>
 8003638:	4621      	mov	r1, r4
 800363a:	4628      	mov	r0, r5
 800363c:	f000 f888 	bl	8003750 <__swsetup_r>
 8003640:	2800      	cmp	r0, #0
 8003642:	d0dd      	beq.n	8003600 <_puts_r+0x40>
 8003644:	f04f 35ff 	mov.w	r5, #4294967295
 8003648:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800364a:	07da      	lsls	r2, r3, #31
 800364c:	d405      	bmi.n	800365a <_puts_r+0x9a>
 800364e:	89a3      	ldrh	r3, [r4, #12]
 8003650:	059b      	lsls	r3, r3, #22
 8003652:	d402      	bmi.n	800365a <_puts_r+0x9a>
 8003654:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003656:	f000 faa2 	bl	8003b9e <__retarget_lock_release_recursive>
 800365a:	4628      	mov	r0, r5
 800365c:	bd70      	pop	{r4, r5, r6, pc}
 800365e:	2b00      	cmp	r3, #0
 8003660:	da04      	bge.n	800366c <_puts_r+0xac>
 8003662:	69a2      	ldr	r2, [r4, #24]
 8003664:	429a      	cmp	r2, r3
 8003666:	dc06      	bgt.n	8003676 <_puts_r+0xb6>
 8003668:	290a      	cmp	r1, #10
 800366a:	d004      	beq.n	8003676 <_puts_r+0xb6>
 800366c:	6823      	ldr	r3, [r4, #0]
 800366e:	1c5a      	adds	r2, r3, #1
 8003670:	6022      	str	r2, [r4, #0]
 8003672:	7019      	strb	r1, [r3, #0]
 8003674:	e7c5      	b.n	8003602 <_puts_r+0x42>
 8003676:	4622      	mov	r2, r4
 8003678:	4628      	mov	r0, r5
 800367a:	f000 f817 	bl	80036ac <__swbuf_r>
 800367e:	3001      	adds	r0, #1
 8003680:	d1bf      	bne.n	8003602 <_puts_r+0x42>
 8003682:	e7df      	b.n	8003644 <_puts_r+0x84>
 8003684:	6823      	ldr	r3, [r4, #0]
 8003686:	250a      	movs	r5, #10
 8003688:	1c5a      	adds	r2, r3, #1
 800368a:	6022      	str	r2, [r4, #0]
 800368c:	701d      	strb	r5, [r3, #0]
 800368e:	e7db      	b.n	8003648 <_puts_r+0x88>
 8003690:	08004084 	.word	0x08004084
 8003694:	080040a4 	.word	0x080040a4
 8003698:	08004064 	.word	0x08004064

0800369c <puts>:
 800369c:	4b02      	ldr	r3, [pc, #8]	; (80036a8 <puts+0xc>)
 800369e:	4601      	mov	r1, r0
 80036a0:	6818      	ldr	r0, [r3, #0]
 80036a2:	f7ff bf8d 	b.w	80035c0 <_puts_r>
 80036a6:	bf00      	nop
 80036a8:	2000000c 	.word	0x2000000c

080036ac <__swbuf_r>:
 80036ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036ae:	460e      	mov	r6, r1
 80036b0:	4614      	mov	r4, r2
 80036b2:	4605      	mov	r5, r0
 80036b4:	b118      	cbz	r0, 80036be <__swbuf_r+0x12>
 80036b6:	6983      	ldr	r3, [r0, #24]
 80036b8:	b90b      	cbnz	r3, 80036be <__swbuf_r+0x12>
 80036ba:	f000 f9d1 	bl	8003a60 <__sinit>
 80036be:	4b21      	ldr	r3, [pc, #132]	; (8003744 <__swbuf_r+0x98>)
 80036c0:	429c      	cmp	r4, r3
 80036c2:	d12b      	bne.n	800371c <__swbuf_r+0x70>
 80036c4:	686c      	ldr	r4, [r5, #4]
 80036c6:	69a3      	ldr	r3, [r4, #24]
 80036c8:	60a3      	str	r3, [r4, #8]
 80036ca:	89a3      	ldrh	r3, [r4, #12]
 80036cc:	071a      	lsls	r2, r3, #28
 80036ce:	d52f      	bpl.n	8003730 <__swbuf_r+0x84>
 80036d0:	6923      	ldr	r3, [r4, #16]
 80036d2:	b36b      	cbz	r3, 8003730 <__swbuf_r+0x84>
 80036d4:	6923      	ldr	r3, [r4, #16]
 80036d6:	6820      	ldr	r0, [r4, #0]
 80036d8:	1ac0      	subs	r0, r0, r3
 80036da:	6963      	ldr	r3, [r4, #20]
 80036dc:	b2f6      	uxtb	r6, r6
 80036de:	4283      	cmp	r3, r0
 80036e0:	4637      	mov	r7, r6
 80036e2:	dc04      	bgt.n	80036ee <__swbuf_r+0x42>
 80036e4:	4621      	mov	r1, r4
 80036e6:	4628      	mov	r0, r5
 80036e8:	f000 f926 	bl	8003938 <_fflush_r>
 80036ec:	bb30      	cbnz	r0, 800373c <__swbuf_r+0x90>
 80036ee:	68a3      	ldr	r3, [r4, #8]
 80036f0:	3b01      	subs	r3, #1
 80036f2:	60a3      	str	r3, [r4, #8]
 80036f4:	6823      	ldr	r3, [r4, #0]
 80036f6:	1c5a      	adds	r2, r3, #1
 80036f8:	6022      	str	r2, [r4, #0]
 80036fa:	701e      	strb	r6, [r3, #0]
 80036fc:	6963      	ldr	r3, [r4, #20]
 80036fe:	3001      	adds	r0, #1
 8003700:	4283      	cmp	r3, r0
 8003702:	d004      	beq.n	800370e <__swbuf_r+0x62>
 8003704:	89a3      	ldrh	r3, [r4, #12]
 8003706:	07db      	lsls	r3, r3, #31
 8003708:	d506      	bpl.n	8003718 <__swbuf_r+0x6c>
 800370a:	2e0a      	cmp	r6, #10
 800370c:	d104      	bne.n	8003718 <__swbuf_r+0x6c>
 800370e:	4621      	mov	r1, r4
 8003710:	4628      	mov	r0, r5
 8003712:	f000 f911 	bl	8003938 <_fflush_r>
 8003716:	b988      	cbnz	r0, 800373c <__swbuf_r+0x90>
 8003718:	4638      	mov	r0, r7
 800371a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800371c:	4b0a      	ldr	r3, [pc, #40]	; (8003748 <__swbuf_r+0x9c>)
 800371e:	429c      	cmp	r4, r3
 8003720:	d101      	bne.n	8003726 <__swbuf_r+0x7a>
 8003722:	68ac      	ldr	r4, [r5, #8]
 8003724:	e7cf      	b.n	80036c6 <__swbuf_r+0x1a>
 8003726:	4b09      	ldr	r3, [pc, #36]	; (800374c <__swbuf_r+0xa0>)
 8003728:	429c      	cmp	r4, r3
 800372a:	bf08      	it	eq
 800372c:	68ec      	ldreq	r4, [r5, #12]
 800372e:	e7ca      	b.n	80036c6 <__swbuf_r+0x1a>
 8003730:	4621      	mov	r1, r4
 8003732:	4628      	mov	r0, r5
 8003734:	f000 f80c 	bl	8003750 <__swsetup_r>
 8003738:	2800      	cmp	r0, #0
 800373a:	d0cb      	beq.n	80036d4 <__swbuf_r+0x28>
 800373c:	f04f 37ff 	mov.w	r7, #4294967295
 8003740:	e7ea      	b.n	8003718 <__swbuf_r+0x6c>
 8003742:	bf00      	nop
 8003744:	08004084 	.word	0x08004084
 8003748:	080040a4 	.word	0x080040a4
 800374c:	08004064 	.word	0x08004064

08003750 <__swsetup_r>:
 8003750:	4b32      	ldr	r3, [pc, #200]	; (800381c <__swsetup_r+0xcc>)
 8003752:	b570      	push	{r4, r5, r6, lr}
 8003754:	681d      	ldr	r5, [r3, #0]
 8003756:	4606      	mov	r6, r0
 8003758:	460c      	mov	r4, r1
 800375a:	b125      	cbz	r5, 8003766 <__swsetup_r+0x16>
 800375c:	69ab      	ldr	r3, [r5, #24]
 800375e:	b913      	cbnz	r3, 8003766 <__swsetup_r+0x16>
 8003760:	4628      	mov	r0, r5
 8003762:	f000 f97d 	bl	8003a60 <__sinit>
 8003766:	4b2e      	ldr	r3, [pc, #184]	; (8003820 <__swsetup_r+0xd0>)
 8003768:	429c      	cmp	r4, r3
 800376a:	d10f      	bne.n	800378c <__swsetup_r+0x3c>
 800376c:	686c      	ldr	r4, [r5, #4]
 800376e:	89a3      	ldrh	r3, [r4, #12]
 8003770:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003774:	0719      	lsls	r1, r3, #28
 8003776:	d42c      	bmi.n	80037d2 <__swsetup_r+0x82>
 8003778:	06dd      	lsls	r5, r3, #27
 800377a:	d411      	bmi.n	80037a0 <__swsetup_r+0x50>
 800377c:	2309      	movs	r3, #9
 800377e:	6033      	str	r3, [r6, #0]
 8003780:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003784:	81a3      	strh	r3, [r4, #12]
 8003786:	f04f 30ff 	mov.w	r0, #4294967295
 800378a:	e03e      	b.n	800380a <__swsetup_r+0xba>
 800378c:	4b25      	ldr	r3, [pc, #148]	; (8003824 <__swsetup_r+0xd4>)
 800378e:	429c      	cmp	r4, r3
 8003790:	d101      	bne.n	8003796 <__swsetup_r+0x46>
 8003792:	68ac      	ldr	r4, [r5, #8]
 8003794:	e7eb      	b.n	800376e <__swsetup_r+0x1e>
 8003796:	4b24      	ldr	r3, [pc, #144]	; (8003828 <__swsetup_r+0xd8>)
 8003798:	429c      	cmp	r4, r3
 800379a:	bf08      	it	eq
 800379c:	68ec      	ldreq	r4, [r5, #12]
 800379e:	e7e6      	b.n	800376e <__swsetup_r+0x1e>
 80037a0:	0758      	lsls	r0, r3, #29
 80037a2:	d512      	bpl.n	80037ca <__swsetup_r+0x7a>
 80037a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80037a6:	b141      	cbz	r1, 80037ba <__swsetup_r+0x6a>
 80037a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80037ac:	4299      	cmp	r1, r3
 80037ae:	d002      	beq.n	80037b6 <__swsetup_r+0x66>
 80037b0:	4630      	mov	r0, r6
 80037b2:	f000 fa5b 	bl	8003c6c <_free_r>
 80037b6:	2300      	movs	r3, #0
 80037b8:	6363      	str	r3, [r4, #52]	; 0x34
 80037ba:	89a3      	ldrh	r3, [r4, #12]
 80037bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80037c0:	81a3      	strh	r3, [r4, #12]
 80037c2:	2300      	movs	r3, #0
 80037c4:	6063      	str	r3, [r4, #4]
 80037c6:	6923      	ldr	r3, [r4, #16]
 80037c8:	6023      	str	r3, [r4, #0]
 80037ca:	89a3      	ldrh	r3, [r4, #12]
 80037cc:	f043 0308 	orr.w	r3, r3, #8
 80037d0:	81a3      	strh	r3, [r4, #12]
 80037d2:	6923      	ldr	r3, [r4, #16]
 80037d4:	b94b      	cbnz	r3, 80037ea <__swsetup_r+0x9a>
 80037d6:	89a3      	ldrh	r3, [r4, #12]
 80037d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80037dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037e0:	d003      	beq.n	80037ea <__swsetup_r+0x9a>
 80037e2:	4621      	mov	r1, r4
 80037e4:	4630      	mov	r0, r6
 80037e6:	f000 fa01 	bl	8003bec <__smakebuf_r>
 80037ea:	89a0      	ldrh	r0, [r4, #12]
 80037ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80037f0:	f010 0301 	ands.w	r3, r0, #1
 80037f4:	d00a      	beq.n	800380c <__swsetup_r+0xbc>
 80037f6:	2300      	movs	r3, #0
 80037f8:	60a3      	str	r3, [r4, #8]
 80037fa:	6963      	ldr	r3, [r4, #20]
 80037fc:	425b      	negs	r3, r3
 80037fe:	61a3      	str	r3, [r4, #24]
 8003800:	6923      	ldr	r3, [r4, #16]
 8003802:	b943      	cbnz	r3, 8003816 <__swsetup_r+0xc6>
 8003804:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003808:	d1ba      	bne.n	8003780 <__swsetup_r+0x30>
 800380a:	bd70      	pop	{r4, r5, r6, pc}
 800380c:	0781      	lsls	r1, r0, #30
 800380e:	bf58      	it	pl
 8003810:	6963      	ldrpl	r3, [r4, #20]
 8003812:	60a3      	str	r3, [r4, #8]
 8003814:	e7f4      	b.n	8003800 <__swsetup_r+0xb0>
 8003816:	2000      	movs	r0, #0
 8003818:	e7f7      	b.n	800380a <__swsetup_r+0xba>
 800381a:	bf00      	nop
 800381c:	2000000c 	.word	0x2000000c
 8003820:	08004084 	.word	0x08004084
 8003824:	080040a4 	.word	0x080040a4
 8003828:	08004064 	.word	0x08004064

0800382c <__sflush_r>:
 800382c:	898a      	ldrh	r2, [r1, #12]
 800382e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003832:	4605      	mov	r5, r0
 8003834:	0710      	lsls	r0, r2, #28
 8003836:	460c      	mov	r4, r1
 8003838:	d458      	bmi.n	80038ec <__sflush_r+0xc0>
 800383a:	684b      	ldr	r3, [r1, #4]
 800383c:	2b00      	cmp	r3, #0
 800383e:	dc05      	bgt.n	800384c <__sflush_r+0x20>
 8003840:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003842:	2b00      	cmp	r3, #0
 8003844:	dc02      	bgt.n	800384c <__sflush_r+0x20>
 8003846:	2000      	movs	r0, #0
 8003848:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800384c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800384e:	2e00      	cmp	r6, #0
 8003850:	d0f9      	beq.n	8003846 <__sflush_r+0x1a>
 8003852:	2300      	movs	r3, #0
 8003854:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003858:	682f      	ldr	r7, [r5, #0]
 800385a:	602b      	str	r3, [r5, #0]
 800385c:	d032      	beq.n	80038c4 <__sflush_r+0x98>
 800385e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003860:	89a3      	ldrh	r3, [r4, #12]
 8003862:	075a      	lsls	r2, r3, #29
 8003864:	d505      	bpl.n	8003872 <__sflush_r+0x46>
 8003866:	6863      	ldr	r3, [r4, #4]
 8003868:	1ac0      	subs	r0, r0, r3
 800386a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800386c:	b10b      	cbz	r3, 8003872 <__sflush_r+0x46>
 800386e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003870:	1ac0      	subs	r0, r0, r3
 8003872:	2300      	movs	r3, #0
 8003874:	4602      	mov	r2, r0
 8003876:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003878:	6a21      	ldr	r1, [r4, #32]
 800387a:	4628      	mov	r0, r5
 800387c:	47b0      	blx	r6
 800387e:	1c43      	adds	r3, r0, #1
 8003880:	89a3      	ldrh	r3, [r4, #12]
 8003882:	d106      	bne.n	8003892 <__sflush_r+0x66>
 8003884:	6829      	ldr	r1, [r5, #0]
 8003886:	291d      	cmp	r1, #29
 8003888:	d82c      	bhi.n	80038e4 <__sflush_r+0xb8>
 800388a:	4a2a      	ldr	r2, [pc, #168]	; (8003934 <__sflush_r+0x108>)
 800388c:	40ca      	lsrs	r2, r1
 800388e:	07d6      	lsls	r6, r2, #31
 8003890:	d528      	bpl.n	80038e4 <__sflush_r+0xb8>
 8003892:	2200      	movs	r2, #0
 8003894:	6062      	str	r2, [r4, #4]
 8003896:	04d9      	lsls	r1, r3, #19
 8003898:	6922      	ldr	r2, [r4, #16]
 800389a:	6022      	str	r2, [r4, #0]
 800389c:	d504      	bpl.n	80038a8 <__sflush_r+0x7c>
 800389e:	1c42      	adds	r2, r0, #1
 80038a0:	d101      	bne.n	80038a6 <__sflush_r+0x7a>
 80038a2:	682b      	ldr	r3, [r5, #0]
 80038a4:	b903      	cbnz	r3, 80038a8 <__sflush_r+0x7c>
 80038a6:	6560      	str	r0, [r4, #84]	; 0x54
 80038a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80038aa:	602f      	str	r7, [r5, #0]
 80038ac:	2900      	cmp	r1, #0
 80038ae:	d0ca      	beq.n	8003846 <__sflush_r+0x1a>
 80038b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80038b4:	4299      	cmp	r1, r3
 80038b6:	d002      	beq.n	80038be <__sflush_r+0x92>
 80038b8:	4628      	mov	r0, r5
 80038ba:	f000 f9d7 	bl	8003c6c <_free_r>
 80038be:	2000      	movs	r0, #0
 80038c0:	6360      	str	r0, [r4, #52]	; 0x34
 80038c2:	e7c1      	b.n	8003848 <__sflush_r+0x1c>
 80038c4:	6a21      	ldr	r1, [r4, #32]
 80038c6:	2301      	movs	r3, #1
 80038c8:	4628      	mov	r0, r5
 80038ca:	47b0      	blx	r6
 80038cc:	1c41      	adds	r1, r0, #1
 80038ce:	d1c7      	bne.n	8003860 <__sflush_r+0x34>
 80038d0:	682b      	ldr	r3, [r5, #0]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d0c4      	beq.n	8003860 <__sflush_r+0x34>
 80038d6:	2b1d      	cmp	r3, #29
 80038d8:	d001      	beq.n	80038de <__sflush_r+0xb2>
 80038da:	2b16      	cmp	r3, #22
 80038dc:	d101      	bne.n	80038e2 <__sflush_r+0xb6>
 80038de:	602f      	str	r7, [r5, #0]
 80038e0:	e7b1      	b.n	8003846 <__sflush_r+0x1a>
 80038e2:	89a3      	ldrh	r3, [r4, #12]
 80038e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038e8:	81a3      	strh	r3, [r4, #12]
 80038ea:	e7ad      	b.n	8003848 <__sflush_r+0x1c>
 80038ec:	690f      	ldr	r7, [r1, #16]
 80038ee:	2f00      	cmp	r7, #0
 80038f0:	d0a9      	beq.n	8003846 <__sflush_r+0x1a>
 80038f2:	0793      	lsls	r3, r2, #30
 80038f4:	680e      	ldr	r6, [r1, #0]
 80038f6:	bf08      	it	eq
 80038f8:	694b      	ldreq	r3, [r1, #20]
 80038fa:	600f      	str	r7, [r1, #0]
 80038fc:	bf18      	it	ne
 80038fe:	2300      	movne	r3, #0
 8003900:	eba6 0807 	sub.w	r8, r6, r7
 8003904:	608b      	str	r3, [r1, #8]
 8003906:	f1b8 0f00 	cmp.w	r8, #0
 800390a:	dd9c      	ble.n	8003846 <__sflush_r+0x1a>
 800390c:	6a21      	ldr	r1, [r4, #32]
 800390e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003910:	4643      	mov	r3, r8
 8003912:	463a      	mov	r2, r7
 8003914:	4628      	mov	r0, r5
 8003916:	47b0      	blx	r6
 8003918:	2800      	cmp	r0, #0
 800391a:	dc06      	bgt.n	800392a <__sflush_r+0xfe>
 800391c:	89a3      	ldrh	r3, [r4, #12]
 800391e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003922:	81a3      	strh	r3, [r4, #12]
 8003924:	f04f 30ff 	mov.w	r0, #4294967295
 8003928:	e78e      	b.n	8003848 <__sflush_r+0x1c>
 800392a:	4407      	add	r7, r0
 800392c:	eba8 0800 	sub.w	r8, r8, r0
 8003930:	e7e9      	b.n	8003906 <__sflush_r+0xda>
 8003932:	bf00      	nop
 8003934:	20400001 	.word	0x20400001

08003938 <_fflush_r>:
 8003938:	b538      	push	{r3, r4, r5, lr}
 800393a:	690b      	ldr	r3, [r1, #16]
 800393c:	4605      	mov	r5, r0
 800393e:	460c      	mov	r4, r1
 8003940:	b913      	cbnz	r3, 8003948 <_fflush_r+0x10>
 8003942:	2500      	movs	r5, #0
 8003944:	4628      	mov	r0, r5
 8003946:	bd38      	pop	{r3, r4, r5, pc}
 8003948:	b118      	cbz	r0, 8003952 <_fflush_r+0x1a>
 800394a:	6983      	ldr	r3, [r0, #24]
 800394c:	b90b      	cbnz	r3, 8003952 <_fflush_r+0x1a>
 800394e:	f000 f887 	bl	8003a60 <__sinit>
 8003952:	4b14      	ldr	r3, [pc, #80]	; (80039a4 <_fflush_r+0x6c>)
 8003954:	429c      	cmp	r4, r3
 8003956:	d11b      	bne.n	8003990 <_fflush_r+0x58>
 8003958:	686c      	ldr	r4, [r5, #4]
 800395a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d0ef      	beq.n	8003942 <_fflush_r+0xa>
 8003962:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003964:	07d0      	lsls	r0, r2, #31
 8003966:	d404      	bmi.n	8003972 <_fflush_r+0x3a>
 8003968:	0599      	lsls	r1, r3, #22
 800396a:	d402      	bmi.n	8003972 <_fflush_r+0x3a>
 800396c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800396e:	f000 f915 	bl	8003b9c <__retarget_lock_acquire_recursive>
 8003972:	4628      	mov	r0, r5
 8003974:	4621      	mov	r1, r4
 8003976:	f7ff ff59 	bl	800382c <__sflush_r>
 800397a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800397c:	07da      	lsls	r2, r3, #31
 800397e:	4605      	mov	r5, r0
 8003980:	d4e0      	bmi.n	8003944 <_fflush_r+0xc>
 8003982:	89a3      	ldrh	r3, [r4, #12]
 8003984:	059b      	lsls	r3, r3, #22
 8003986:	d4dd      	bmi.n	8003944 <_fflush_r+0xc>
 8003988:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800398a:	f000 f908 	bl	8003b9e <__retarget_lock_release_recursive>
 800398e:	e7d9      	b.n	8003944 <_fflush_r+0xc>
 8003990:	4b05      	ldr	r3, [pc, #20]	; (80039a8 <_fflush_r+0x70>)
 8003992:	429c      	cmp	r4, r3
 8003994:	d101      	bne.n	800399a <_fflush_r+0x62>
 8003996:	68ac      	ldr	r4, [r5, #8]
 8003998:	e7df      	b.n	800395a <_fflush_r+0x22>
 800399a:	4b04      	ldr	r3, [pc, #16]	; (80039ac <_fflush_r+0x74>)
 800399c:	429c      	cmp	r4, r3
 800399e:	bf08      	it	eq
 80039a0:	68ec      	ldreq	r4, [r5, #12]
 80039a2:	e7da      	b.n	800395a <_fflush_r+0x22>
 80039a4:	08004084 	.word	0x08004084
 80039a8:	080040a4 	.word	0x080040a4
 80039ac:	08004064 	.word	0x08004064

080039b0 <std>:
 80039b0:	2300      	movs	r3, #0
 80039b2:	b510      	push	{r4, lr}
 80039b4:	4604      	mov	r4, r0
 80039b6:	e9c0 3300 	strd	r3, r3, [r0]
 80039ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80039be:	6083      	str	r3, [r0, #8]
 80039c0:	8181      	strh	r1, [r0, #12]
 80039c2:	6643      	str	r3, [r0, #100]	; 0x64
 80039c4:	81c2      	strh	r2, [r0, #14]
 80039c6:	6183      	str	r3, [r0, #24]
 80039c8:	4619      	mov	r1, r3
 80039ca:	2208      	movs	r2, #8
 80039cc:	305c      	adds	r0, #92	; 0x5c
 80039ce:	f7ff fdef 	bl	80035b0 <memset>
 80039d2:	4b05      	ldr	r3, [pc, #20]	; (80039e8 <std+0x38>)
 80039d4:	6263      	str	r3, [r4, #36]	; 0x24
 80039d6:	4b05      	ldr	r3, [pc, #20]	; (80039ec <std+0x3c>)
 80039d8:	62a3      	str	r3, [r4, #40]	; 0x28
 80039da:	4b05      	ldr	r3, [pc, #20]	; (80039f0 <std+0x40>)
 80039dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80039de:	4b05      	ldr	r3, [pc, #20]	; (80039f4 <std+0x44>)
 80039e0:	6224      	str	r4, [r4, #32]
 80039e2:	6323      	str	r3, [r4, #48]	; 0x30
 80039e4:	bd10      	pop	{r4, pc}
 80039e6:	bf00      	nop
 80039e8:	08003e4d 	.word	0x08003e4d
 80039ec:	08003e6f 	.word	0x08003e6f
 80039f0:	08003ea7 	.word	0x08003ea7
 80039f4:	08003ecb 	.word	0x08003ecb

080039f8 <_cleanup_r>:
 80039f8:	4901      	ldr	r1, [pc, #4]	; (8003a00 <_cleanup_r+0x8>)
 80039fa:	f000 b8af 	b.w	8003b5c <_fwalk_reent>
 80039fe:	bf00      	nop
 8003a00:	08003939 	.word	0x08003939

08003a04 <__sfmoreglue>:
 8003a04:	b570      	push	{r4, r5, r6, lr}
 8003a06:	2268      	movs	r2, #104	; 0x68
 8003a08:	1e4d      	subs	r5, r1, #1
 8003a0a:	4355      	muls	r5, r2
 8003a0c:	460e      	mov	r6, r1
 8003a0e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003a12:	f000 f997 	bl	8003d44 <_malloc_r>
 8003a16:	4604      	mov	r4, r0
 8003a18:	b140      	cbz	r0, 8003a2c <__sfmoreglue+0x28>
 8003a1a:	2100      	movs	r1, #0
 8003a1c:	e9c0 1600 	strd	r1, r6, [r0]
 8003a20:	300c      	adds	r0, #12
 8003a22:	60a0      	str	r0, [r4, #8]
 8003a24:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003a28:	f7ff fdc2 	bl	80035b0 <memset>
 8003a2c:	4620      	mov	r0, r4
 8003a2e:	bd70      	pop	{r4, r5, r6, pc}

08003a30 <__sfp_lock_acquire>:
 8003a30:	4801      	ldr	r0, [pc, #4]	; (8003a38 <__sfp_lock_acquire+0x8>)
 8003a32:	f000 b8b3 	b.w	8003b9c <__retarget_lock_acquire_recursive>
 8003a36:	bf00      	nop
 8003a38:	20000261 	.word	0x20000261

08003a3c <__sfp_lock_release>:
 8003a3c:	4801      	ldr	r0, [pc, #4]	; (8003a44 <__sfp_lock_release+0x8>)
 8003a3e:	f000 b8ae 	b.w	8003b9e <__retarget_lock_release_recursive>
 8003a42:	bf00      	nop
 8003a44:	20000261 	.word	0x20000261

08003a48 <__sinit_lock_acquire>:
 8003a48:	4801      	ldr	r0, [pc, #4]	; (8003a50 <__sinit_lock_acquire+0x8>)
 8003a4a:	f000 b8a7 	b.w	8003b9c <__retarget_lock_acquire_recursive>
 8003a4e:	bf00      	nop
 8003a50:	20000262 	.word	0x20000262

08003a54 <__sinit_lock_release>:
 8003a54:	4801      	ldr	r0, [pc, #4]	; (8003a5c <__sinit_lock_release+0x8>)
 8003a56:	f000 b8a2 	b.w	8003b9e <__retarget_lock_release_recursive>
 8003a5a:	bf00      	nop
 8003a5c:	20000262 	.word	0x20000262

08003a60 <__sinit>:
 8003a60:	b510      	push	{r4, lr}
 8003a62:	4604      	mov	r4, r0
 8003a64:	f7ff fff0 	bl	8003a48 <__sinit_lock_acquire>
 8003a68:	69a3      	ldr	r3, [r4, #24]
 8003a6a:	b11b      	cbz	r3, 8003a74 <__sinit+0x14>
 8003a6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a70:	f7ff bff0 	b.w	8003a54 <__sinit_lock_release>
 8003a74:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003a78:	6523      	str	r3, [r4, #80]	; 0x50
 8003a7a:	4b13      	ldr	r3, [pc, #76]	; (8003ac8 <__sinit+0x68>)
 8003a7c:	4a13      	ldr	r2, [pc, #76]	; (8003acc <__sinit+0x6c>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	62a2      	str	r2, [r4, #40]	; 0x28
 8003a82:	42a3      	cmp	r3, r4
 8003a84:	bf04      	itt	eq
 8003a86:	2301      	moveq	r3, #1
 8003a88:	61a3      	streq	r3, [r4, #24]
 8003a8a:	4620      	mov	r0, r4
 8003a8c:	f000 f820 	bl	8003ad0 <__sfp>
 8003a90:	6060      	str	r0, [r4, #4]
 8003a92:	4620      	mov	r0, r4
 8003a94:	f000 f81c 	bl	8003ad0 <__sfp>
 8003a98:	60a0      	str	r0, [r4, #8]
 8003a9a:	4620      	mov	r0, r4
 8003a9c:	f000 f818 	bl	8003ad0 <__sfp>
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	60e0      	str	r0, [r4, #12]
 8003aa4:	2104      	movs	r1, #4
 8003aa6:	6860      	ldr	r0, [r4, #4]
 8003aa8:	f7ff ff82 	bl	80039b0 <std>
 8003aac:	68a0      	ldr	r0, [r4, #8]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	2109      	movs	r1, #9
 8003ab2:	f7ff ff7d 	bl	80039b0 <std>
 8003ab6:	68e0      	ldr	r0, [r4, #12]
 8003ab8:	2202      	movs	r2, #2
 8003aba:	2112      	movs	r1, #18
 8003abc:	f7ff ff78 	bl	80039b0 <std>
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	61a3      	str	r3, [r4, #24]
 8003ac4:	e7d2      	b.n	8003a6c <__sinit+0xc>
 8003ac6:	bf00      	nop
 8003ac8:	08004060 	.word	0x08004060
 8003acc:	080039f9 	.word	0x080039f9

08003ad0 <__sfp>:
 8003ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ad2:	4607      	mov	r7, r0
 8003ad4:	f7ff ffac 	bl	8003a30 <__sfp_lock_acquire>
 8003ad8:	4b1e      	ldr	r3, [pc, #120]	; (8003b54 <__sfp+0x84>)
 8003ada:	681e      	ldr	r6, [r3, #0]
 8003adc:	69b3      	ldr	r3, [r6, #24]
 8003ade:	b913      	cbnz	r3, 8003ae6 <__sfp+0x16>
 8003ae0:	4630      	mov	r0, r6
 8003ae2:	f7ff ffbd 	bl	8003a60 <__sinit>
 8003ae6:	3648      	adds	r6, #72	; 0x48
 8003ae8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003aec:	3b01      	subs	r3, #1
 8003aee:	d503      	bpl.n	8003af8 <__sfp+0x28>
 8003af0:	6833      	ldr	r3, [r6, #0]
 8003af2:	b30b      	cbz	r3, 8003b38 <__sfp+0x68>
 8003af4:	6836      	ldr	r6, [r6, #0]
 8003af6:	e7f7      	b.n	8003ae8 <__sfp+0x18>
 8003af8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003afc:	b9d5      	cbnz	r5, 8003b34 <__sfp+0x64>
 8003afe:	4b16      	ldr	r3, [pc, #88]	; (8003b58 <__sfp+0x88>)
 8003b00:	60e3      	str	r3, [r4, #12]
 8003b02:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003b06:	6665      	str	r5, [r4, #100]	; 0x64
 8003b08:	f000 f847 	bl	8003b9a <__retarget_lock_init_recursive>
 8003b0c:	f7ff ff96 	bl	8003a3c <__sfp_lock_release>
 8003b10:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003b14:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003b18:	6025      	str	r5, [r4, #0]
 8003b1a:	61a5      	str	r5, [r4, #24]
 8003b1c:	2208      	movs	r2, #8
 8003b1e:	4629      	mov	r1, r5
 8003b20:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003b24:	f7ff fd44 	bl	80035b0 <memset>
 8003b28:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003b2c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003b30:	4620      	mov	r0, r4
 8003b32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b34:	3468      	adds	r4, #104	; 0x68
 8003b36:	e7d9      	b.n	8003aec <__sfp+0x1c>
 8003b38:	2104      	movs	r1, #4
 8003b3a:	4638      	mov	r0, r7
 8003b3c:	f7ff ff62 	bl	8003a04 <__sfmoreglue>
 8003b40:	4604      	mov	r4, r0
 8003b42:	6030      	str	r0, [r6, #0]
 8003b44:	2800      	cmp	r0, #0
 8003b46:	d1d5      	bne.n	8003af4 <__sfp+0x24>
 8003b48:	f7ff ff78 	bl	8003a3c <__sfp_lock_release>
 8003b4c:	230c      	movs	r3, #12
 8003b4e:	603b      	str	r3, [r7, #0]
 8003b50:	e7ee      	b.n	8003b30 <__sfp+0x60>
 8003b52:	bf00      	nop
 8003b54:	08004060 	.word	0x08004060
 8003b58:	ffff0001 	.word	0xffff0001

08003b5c <_fwalk_reent>:
 8003b5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b60:	4606      	mov	r6, r0
 8003b62:	4688      	mov	r8, r1
 8003b64:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003b68:	2700      	movs	r7, #0
 8003b6a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003b6e:	f1b9 0901 	subs.w	r9, r9, #1
 8003b72:	d505      	bpl.n	8003b80 <_fwalk_reent+0x24>
 8003b74:	6824      	ldr	r4, [r4, #0]
 8003b76:	2c00      	cmp	r4, #0
 8003b78:	d1f7      	bne.n	8003b6a <_fwalk_reent+0xe>
 8003b7a:	4638      	mov	r0, r7
 8003b7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b80:	89ab      	ldrh	r3, [r5, #12]
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d907      	bls.n	8003b96 <_fwalk_reent+0x3a>
 8003b86:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003b8a:	3301      	adds	r3, #1
 8003b8c:	d003      	beq.n	8003b96 <_fwalk_reent+0x3a>
 8003b8e:	4629      	mov	r1, r5
 8003b90:	4630      	mov	r0, r6
 8003b92:	47c0      	blx	r8
 8003b94:	4307      	orrs	r7, r0
 8003b96:	3568      	adds	r5, #104	; 0x68
 8003b98:	e7e9      	b.n	8003b6e <_fwalk_reent+0x12>

08003b9a <__retarget_lock_init_recursive>:
 8003b9a:	4770      	bx	lr

08003b9c <__retarget_lock_acquire_recursive>:
 8003b9c:	4770      	bx	lr

08003b9e <__retarget_lock_release_recursive>:
 8003b9e:	4770      	bx	lr

08003ba0 <__swhatbuf_r>:
 8003ba0:	b570      	push	{r4, r5, r6, lr}
 8003ba2:	460e      	mov	r6, r1
 8003ba4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ba8:	2900      	cmp	r1, #0
 8003baa:	b096      	sub	sp, #88	; 0x58
 8003bac:	4614      	mov	r4, r2
 8003bae:	461d      	mov	r5, r3
 8003bb0:	da08      	bge.n	8003bc4 <__swhatbuf_r+0x24>
 8003bb2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	602a      	str	r2, [r5, #0]
 8003bba:	061a      	lsls	r2, r3, #24
 8003bbc:	d410      	bmi.n	8003be0 <__swhatbuf_r+0x40>
 8003bbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003bc2:	e00e      	b.n	8003be2 <__swhatbuf_r+0x42>
 8003bc4:	466a      	mov	r2, sp
 8003bc6:	f000 f9a7 	bl	8003f18 <_fstat_r>
 8003bca:	2800      	cmp	r0, #0
 8003bcc:	dbf1      	blt.n	8003bb2 <__swhatbuf_r+0x12>
 8003bce:	9a01      	ldr	r2, [sp, #4]
 8003bd0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003bd4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003bd8:	425a      	negs	r2, r3
 8003bda:	415a      	adcs	r2, r3
 8003bdc:	602a      	str	r2, [r5, #0]
 8003bde:	e7ee      	b.n	8003bbe <__swhatbuf_r+0x1e>
 8003be0:	2340      	movs	r3, #64	; 0x40
 8003be2:	2000      	movs	r0, #0
 8003be4:	6023      	str	r3, [r4, #0]
 8003be6:	b016      	add	sp, #88	; 0x58
 8003be8:	bd70      	pop	{r4, r5, r6, pc}
	...

08003bec <__smakebuf_r>:
 8003bec:	898b      	ldrh	r3, [r1, #12]
 8003bee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003bf0:	079d      	lsls	r5, r3, #30
 8003bf2:	4606      	mov	r6, r0
 8003bf4:	460c      	mov	r4, r1
 8003bf6:	d507      	bpl.n	8003c08 <__smakebuf_r+0x1c>
 8003bf8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003bfc:	6023      	str	r3, [r4, #0]
 8003bfe:	6123      	str	r3, [r4, #16]
 8003c00:	2301      	movs	r3, #1
 8003c02:	6163      	str	r3, [r4, #20]
 8003c04:	b002      	add	sp, #8
 8003c06:	bd70      	pop	{r4, r5, r6, pc}
 8003c08:	ab01      	add	r3, sp, #4
 8003c0a:	466a      	mov	r2, sp
 8003c0c:	f7ff ffc8 	bl	8003ba0 <__swhatbuf_r>
 8003c10:	9900      	ldr	r1, [sp, #0]
 8003c12:	4605      	mov	r5, r0
 8003c14:	4630      	mov	r0, r6
 8003c16:	f000 f895 	bl	8003d44 <_malloc_r>
 8003c1a:	b948      	cbnz	r0, 8003c30 <__smakebuf_r+0x44>
 8003c1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c20:	059a      	lsls	r2, r3, #22
 8003c22:	d4ef      	bmi.n	8003c04 <__smakebuf_r+0x18>
 8003c24:	f023 0303 	bic.w	r3, r3, #3
 8003c28:	f043 0302 	orr.w	r3, r3, #2
 8003c2c:	81a3      	strh	r3, [r4, #12]
 8003c2e:	e7e3      	b.n	8003bf8 <__smakebuf_r+0xc>
 8003c30:	4b0d      	ldr	r3, [pc, #52]	; (8003c68 <__smakebuf_r+0x7c>)
 8003c32:	62b3      	str	r3, [r6, #40]	; 0x28
 8003c34:	89a3      	ldrh	r3, [r4, #12]
 8003c36:	6020      	str	r0, [r4, #0]
 8003c38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c3c:	81a3      	strh	r3, [r4, #12]
 8003c3e:	9b00      	ldr	r3, [sp, #0]
 8003c40:	6163      	str	r3, [r4, #20]
 8003c42:	9b01      	ldr	r3, [sp, #4]
 8003c44:	6120      	str	r0, [r4, #16]
 8003c46:	b15b      	cbz	r3, 8003c60 <__smakebuf_r+0x74>
 8003c48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c4c:	4630      	mov	r0, r6
 8003c4e:	f000 f975 	bl	8003f3c <_isatty_r>
 8003c52:	b128      	cbz	r0, 8003c60 <__smakebuf_r+0x74>
 8003c54:	89a3      	ldrh	r3, [r4, #12]
 8003c56:	f023 0303 	bic.w	r3, r3, #3
 8003c5a:	f043 0301 	orr.w	r3, r3, #1
 8003c5e:	81a3      	strh	r3, [r4, #12]
 8003c60:	89a0      	ldrh	r0, [r4, #12]
 8003c62:	4305      	orrs	r5, r0
 8003c64:	81a5      	strh	r5, [r4, #12]
 8003c66:	e7cd      	b.n	8003c04 <__smakebuf_r+0x18>
 8003c68:	080039f9 	.word	0x080039f9

08003c6c <_free_r>:
 8003c6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003c6e:	2900      	cmp	r1, #0
 8003c70:	d044      	beq.n	8003cfc <_free_r+0x90>
 8003c72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c76:	9001      	str	r0, [sp, #4]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	f1a1 0404 	sub.w	r4, r1, #4
 8003c7e:	bfb8      	it	lt
 8003c80:	18e4      	addlt	r4, r4, r3
 8003c82:	f000 f97d 	bl	8003f80 <__malloc_lock>
 8003c86:	4a1e      	ldr	r2, [pc, #120]	; (8003d00 <_free_r+0x94>)
 8003c88:	9801      	ldr	r0, [sp, #4]
 8003c8a:	6813      	ldr	r3, [r2, #0]
 8003c8c:	b933      	cbnz	r3, 8003c9c <_free_r+0x30>
 8003c8e:	6063      	str	r3, [r4, #4]
 8003c90:	6014      	str	r4, [r2, #0]
 8003c92:	b003      	add	sp, #12
 8003c94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003c98:	f000 b978 	b.w	8003f8c <__malloc_unlock>
 8003c9c:	42a3      	cmp	r3, r4
 8003c9e:	d908      	bls.n	8003cb2 <_free_r+0x46>
 8003ca0:	6825      	ldr	r5, [r4, #0]
 8003ca2:	1961      	adds	r1, r4, r5
 8003ca4:	428b      	cmp	r3, r1
 8003ca6:	bf01      	itttt	eq
 8003ca8:	6819      	ldreq	r1, [r3, #0]
 8003caa:	685b      	ldreq	r3, [r3, #4]
 8003cac:	1949      	addeq	r1, r1, r5
 8003cae:	6021      	streq	r1, [r4, #0]
 8003cb0:	e7ed      	b.n	8003c8e <_free_r+0x22>
 8003cb2:	461a      	mov	r2, r3
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	b10b      	cbz	r3, 8003cbc <_free_r+0x50>
 8003cb8:	42a3      	cmp	r3, r4
 8003cba:	d9fa      	bls.n	8003cb2 <_free_r+0x46>
 8003cbc:	6811      	ldr	r1, [r2, #0]
 8003cbe:	1855      	adds	r5, r2, r1
 8003cc0:	42a5      	cmp	r5, r4
 8003cc2:	d10b      	bne.n	8003cdc <_free_r+0x70>
 8003cc4:	6824      	ldr	r4, [r4, #0]
 8003cc6:	4421      	add	r1, r4
 8003cc8:	1854      	adds	r4, r2, r1
 8003cca:	42a3      	cmp	r3, r4
 8003ccc:	6011      	str	r1, [r2, #0]
 8003cce:	d1e0      	bne.n	8003c92 <_free_r+0x26>
 8003cd0:	681c      	ldr	r4, [r3, #0]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	6053      	str	r3, [r2, #4]
 8003cd6:	4421      	add	r1, r4
 8003cd8:	6011      	str	r1, [r2, #0]
 8003cda:	e7da      	b.n	8003c92 <_free_r+0x26>
 8003cdc:	d902      	bls.n	8003ce4 <_free_r+0x78>
 8003cde:	230c      	movs	r3, #12
 8003ce0:	6003      	str	r3, [r0, #0]
 8003ce2:	e7d6      	b.n	8003c92 <_free_r+0x26>
 8003ce4:	6825      	ldr	r5, [r4, #0]
 8003ce6:	1961      	adds	r1, r4, r5
 8003ce8:	428b      	cmp	r3, r1
 8003cea:	bf04      	itt	eq
 8003cec:	6819      	ldreq	r1, [r3, #0]
 8003cee:	685b      	ldreq	r3, [r3, #4]
 8003cf0:	6063      	str	r3, [r4, #4]
 8003cf2:	bf04      	itt	eq
 8003cf4:	1949      	addeq	r1, r1, r5
 8003cf6:	6021      	streq	r1, [r4, #0]
 8003cf8:	6054      	str	r4, [r2, #4]
 8003cfa:	e7ca      	b.n	8003c92 <_free_r+0x26>
 8003cfc:	b003      	add	sp, #12
 8003cfe:	bd30      	pop	{r4, r5, pc}
 8003d00:	20000264 	.word	0x20000264

08003d04 <sbrk_aligned>:
 8003d04:	b570      	push	{r4, r5, r6, lr}
 8003d06:	4e0e      	ldr	r6, [pc, #56]	; (8003d40 <sbrk_aligned+0x3c>)
 8003d08:	460c      	mov	r4, r1
 8003d0a:	6831      	ldr	r1, [r6, #0]
 8003d0c:	4605      	mov	r5, r0
 8003d0e:	b911      	cbnz	r1, 8003d16 <sbrk_aligned+0x12>
 8003d10:	f000 f88c 	bl	8003e2c <_sbrk_r>
 8003d14:	6030      	str	r0, [r6, #0]
 8003d16:	4621      	mov	r1, r4
 8003d18:	4628      	mov	r0, r5
 8003d1a:	f000 f887 	bl	8003e2c <_sbrk_r>
 8003d1e:	1c43      	adds	r3, r0, #1
 8003d20:	d00a      	beq.n	8003d38 <sbrk_aligned+0x34>
 8003d22:	1cc4      	adds	r4, r0, #3
 8003d24:	f024 0403 	bic.w	r4, r4, #3
 8003d28:	42a0      	cmp	r0, r4
 8003d2a:	d007      	beq.n	8003d3c <sbrk_aligned+0x38>
 8003d2c:	1a21      	subs	r1, r4, r0
 8003d2e:	4628      	mov	r0, r5
 8003d30:	f000 f87c 	bl	8003e2c <_sbrk_r>
 8003d34:	3001      	adds	r0, #1
 8003d36:	d101      	bne.n	8003d3c <sbrk_aligned+0x38>
 8003d38:	f04f 34ff 	mov.w	r4, #4294967295
 8003d3c:	4620      	mov	r0, r4
 8003d3e:	bd70      	pop	{r4, r5, r6, pc}
 8003d40:	20000268 	.word	0x20000268

08003d44 <_malloc_r>:
 8003d44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d48:	1ccd      	adds	r5, r1, #3
 8003d4a:	f025 0503 	bic.w	r5, r5, #3
 8003d4e:	3508      	adds	r5, #8
 8003d50:	2d0c      	cmp	r5, #12
 8003d52:	bf38      	it	cc
 8003d54:	250c      	movcc	r5, #12
 8003d56:	2d00      	cmp	r5, #0
 8003d58:	4607      	mov	r7, r0
 8003d5a:	db01      	blt.n	8003d60 <_malloc_r+0x1c>
 8003d5c:	42a9      	cmp	r1, r5
 8003d5e:	d905      	bls.n	8003d6c <_malloc_r+0x28>
 8003d60:	230c      	movs	r3, #12
 8003d62:	603b      	str	r3, [r7, #0]
 8003d64:	2600      	movs	r6, #0
 8003d66:	4630      	mov	r0, r6
 8003d68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d6c:	4e2e      	ldr	r6, [pc, #184]	; (8003e28 <_malloc_r+0xe4>)
 8003d6e:	f000 f907 	bl	8003f80 <__malloc_lock>
 8003d72:	6833      	ldr	r3, [r6, #0]
 8003d74:	461c      	mov	r4, r3
 8003d76:	bb34      	cbnz	r4, 8003dc6 <_malloc_r+0x82>
 8003d78:	4629      	mov	r1, r5
 8003d7a:	4638      	mov	r0, r7
 8003d7c:	f7ff ffc2 	bl	8003d04 <sbrk_aligned>
 8003d80:	1c43      	adds	r3, r0, #1
 8003d82:	4604      	mov	r4, r0
 8003d84:	d14d      	bne.n	8003e22 <_malloc_r+0xde>
 8003d86:	6834      	ldr	r4, [r6, #0]
 8003d88:	4626      	mov	r6, r4
 8003d8a:	2e00      	cmp	r6, #0
 8003d8c:	d140      	bne.n	8003e10 <_malloc_r+0xcc>
 8003d8e:	6823      	ldr	r3, [r4, #0]
 8003d90:	4631      	mov	r1, r6
 8003d92:	4638      	mov	r0, r7
 8003d94:	eb04 0803 	add.w	r8, r4, r3
 8003d98:	f000 f848 	bl	8003e2c <_sbrk_r>
 8003d9c:	4580      	cmp	r8, r0
 8003d9e:	d13a      	bne.n	8003e16 <_malloc_r+0xd2>
 8003da0:	6821      	ldr	r1, [r4, #0]
 8003da2:	3503      	adds	r5, #3
 8003da4:	1a6d      	subs	r5, r5, r1
 8003da6:	f025 0503 	bic.w	r5, r5, #3
 8003daa:	3508      	adds	r5, #8
 8003dac:	2d0c      	cmp	r5, #12
 8003dae:	bf38      	it	cc
 8003db0:	250c      	movcc	r5, #12
 8003db2:	4629      	mov	r1, r5
 8003db4:	4638      	mov	r0, r7
 8003db6:	f7ff ffa5 	bl	8003d04 <sbrk_aligned>
 8003dba:	3001      	adds	r0, #1
 8003dbc:	d02b      	beq.n	8003e16 <_malloc_r+0xd2>
 8003dbe:	6823      	ldr	r3, [r4, #0]
 8003dc0:	442b      	add	r3, r5
 8003dc2:	6023      	str	r3, [r4, #0]
 8003dc4:	e00e      	b.n	8003de4 <_malloc_r+0xa0>
 8003dc6:	6822      	ldr	r2, [r4, #0]
 8003dc8:	1b52      	subs	r2, r2, r5
 8003dca:	d41e      	bmi.n	8003e0a <_malloc_r+0xc6>
 8003dcc:	2a0b      	cmp	r2, #11
 8003dce:	d916      	bls.n	8003dfe <_malloc_r+0xba>
 8003dd0:	1961      	adds	r1, r4, r5
 8003dd2:	42a3      	cmp	r3, r4
 8003dd4:	6025      	str	r5, [r4, #0]
 8003dd6:	bf18      	it	ne
 8003dd8:	6059      	strne	r1, [r3, #4]
 8003dda:	6863      	ldr	r3, [r4, #4]
 8003ddc:	bf08      	it	eq
 8003dde:	6031      	streq	r1, [r6, #0]
 8003de0:	5162      	str	r2, [r4, r5]
 8003de2:	604b      	str	r3, [r1, #4]
 8003de4:	4638      	mov	r0, r7
 8003de6:	f104 060b 	add.w	r6, r4, #11
 8003dea:	f000 f8cf 	bl	8003f8c <__malloc_unlock>
 8003dee:	f026 0607 	bic.w	r6, r6, #7
 8003df2:	1d23      	adds	r3, r4, #4
 8003df4:	1af2      	subs	r2, r6, r3
 8003df6:	d0b6      	beq.n	8003d66 <_malloc_r+0x22>
 8003df8:	1b9b      	subs	r3, r3, r6
 8003dfa:	50a3      	str	r3, [r4, r2]
 8003dfc:	e7b3      	b.n	8003d66 <_malloc_r+0x22>
 8003dfe:	6862      	ldr	r2, [r4, #4]
 8003e00:	42a3      	cmp	r3, r4
 8003e02:	bf0c      	ite	eq
 8003e04:	6032      	streq	r2, [r6, #0]
 8003e06:	605a      	strne	r2, [r3, #4]
 8003e08:	e7ec      	b.n	8003de4 <_malloc_r+0xa0>
 8003e0a:	4623      	mov	r3, r4
 8003e0c:	6864      	ldr	r4, [r4, #4]
 8003e0e:	e7b2      	b.n	8003d76 <_malloc_r+0x32>
 8003e10:	4634      	mov	r4, r6
 8003e12:	6876      	ldr	r6, [r6, #4]
 8003e14:	e7b9      	b.n	8003d8a <_malloc_r+0x46>
 8003e16:	230c      	movs	r3, #12
 8003e18:	603b      	str	r3, [r7, #0]
 8003e1a:	4638      	mov	r0, r7
 8003e1c:	f000 f8b6 	bl	8003f8c <__malloc_unlock>
 8003e20:	e7a1      	b.n	8003d66 <_malloc_r+0x22>
 8003e22:	6025      	str	r5, [r4, #0]
 8003e24:	e7de      	b.n	8003de4 <_malloc_r+0xa0>
 8003e26:	bf00      	nop
 8003e28:	20000264 	.word	0x20000264

08003e2c <_sbrk_r>:
 8003e2c:	b538      	push	{r3, r4, r5, lr}
 8003e2e:	4d06      	ldr	r5, [pc, #24]	; (8003e48 <_sbrk_r+0x1c>)
 8003e30:	2300      	movs	r3, #0
 8003e32:	4604      	mov	r4, r0
 8003e34:	4608      	mov	r0, r1
 8003e36:	602b      	str	r3, [r5, #0]
 8003e38:	f7fc fdf2 	bl	8000a20 <_sbrk>
 8003e3c:	1c43      	adds	r3, r0, #1
 8003e3e:	d102      	bne.n	8003e46 <_sbrk_r+0x1a>
 8003e40:	682b      	ldr	r3, [r5, #0]
 8003e42:	b103      	cbz	r3, 8003e46 <_sbrk_r+0x1a>
 8003e44:	6023      	str	r3, [r4, #0]
 8003e46:	bd38      	pop	{r3, r4, r5, pc}
 8003e48:	2000026c 	.word	0x2000026c

08003e4c <__sread>:
 8003e4c:	b510      	push	{r4, lr}
 8003e4e:	460c      	mov	r4, r1
 8003e50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e54:	f000 f8a0 	bl	8003f98 <_read_r>
 8003e58:	2800      	cmp	r0, #0
 8003e5a:	bfab      	itete	ge
 8003e5c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003e5e:	89a3      	ldrhlt	r3, [r4, #12]
 8003e60:	181b      	addge	r3, r3, r0
 8003e62:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003e66:	bfac      	ite	ge
 8003e68:	6563      	strge	r3, [r4, #84]	; 0x54
 8003e6a:	81a3      	strhlt	r3, [r4, #12]
 8003e6c:	bd10      	pop	{r4, pc}

08003e6e <__swrite>:
 8003e6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e72:	461f      	mov	r7, r3
 8003e74:	898b      	ldrh	r3, [r1, #12]
 8003e76:	05db      	lsls	r3, r3, #23
 8003e78:	4605      	mov	r5, r0
 8003e7a:	460c      	mov	r4, r1
 8003e7c:	4616      	mov	r6, r2
 8003e7e:	d505      	bpl.n	8003e8c <__swrite+0x1e>
 8003e80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e84:	2302      	movs	r3, #2
 8003e86:	2200      	movs	r2, #0
 8003e88:	f000 f868 	bl	8003f5c <_lseek_r>
 8003e8c:	89a3      	ldrh	r3, [r4, #12]
 8003e8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003e92:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003e96:	81a3      	strh	r3, [r4, #12]
 8003e98:	4632      	mov	r2, r6
 8003e9a:	463b      	mov	r3, r7
 8003e9c:	4628      	mov	r0, r5
 8003e9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003ea2:	f000 b817 	b.w	8003ed4 <_write_r>

08003ea6 <__sseek>:
 8003ea6:	b510      	push	{r4, lr}
 8003ea8:	460c      	mov	r4, r1
 8003eaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003eae:	f000 f855 	bl	8003f5c <_lseek_r>
 8003eb2:	1c43      	adds	r3, r0, #1
 8003eb4:	89a3      	ldrh	r3, [r4, #12]
 8003eb6:	bf15      	itete	ne
 8003eb8:	6560      	strne	r0, [r4, #84]	; 0x54
 8003eba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003ebe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003ec2:	81a3      	strheq	r3, [r4, #12]
 8003ec4:	bf18      	it	ne
 8003ec6:	81a3      	strhne	r3, [r4, #12]
 8003ec8:	bd10      	pop	{r4, pc}

08003eca <__sclose>:
 8003eca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ece:	f000 b813 	b.w	8003ef8 <_close_r>
	...

08003ed4 <_write_r>:
 8003ed4:	b538      	push	{r3, r4, r5, lr}
 8003ed6:	4d07      	ldr	r5, [pc, #28]	; (8003ef4 <_write_r+0x20>)
 8003ed8:	4604      	mov	r4, r0
 8003eda:	4608      	mov	r0, r1
 8003edc:	4611      	mov	r1, r2
 8003ede:	2200      	movs	r2, #0
 8003ee0:	602a      	str	r2, [r5, #0]
 8003ee2:	461a      	mov	r2, r3
 8003ee4:	f7fc f970 	bl	80001c8 <_write>
 8003ee8:	1c43      	adds	r3, r0, #1
 8003eea:	d102      	bne.n	8003ef2 <_write_r+0x1e>
 8003eec:	682b      	ldr	r3, [r5, #0]
 8003eee:	b103      	cbz	r3, 8003ef2 <_write_r+0x1e>
 8003ef0:	6023      	str	r3, [r4, #0]
 8003ef2:	bd38      	pop	{r3, r4, r5, pc}
 8003ef4:	2000026c 	.word	0x2000026c

08003ef8 <_close_r>:
 8003ef8:	b538      	push	{r3, r4, r5, lr}
 8003efa:	4d06      	ldr	r5, [pc, #24]	; (8003f14 <_close_r+0x1c>)
 8003efc:	2300      	movs	r3, #0
 8003efe:	4604      	mov	r4, r0
 8003f00:	4608      	mov	r0, r1
 8003f02:	602b      	str	r3, [r5, #0]
 8003f04:	f7fc fd58 	bl	80009b8 <_close>
 8003f08:	1c43      	adds	r3, r0, #1
 8003f0a:	d102      	bne.n	8003f12 <_close_r+0x1a>
 8003f0c:	682b      	ldr	r3, [r5, #0]
 8003f0e:	b103      	cbz	r3, 8003f12 <_close_r+0x1a>
 8003f10:	6023      	str	r3, [r4, #0]
 8003f12:	bd38      	pop	{r3, r4, r5, pc}
 8003f14:	2000026c 	.word	0x2000026c

08003f18 <_fstat_r>:
 8003f18:	b538      	push	{r3, r4, r5, lr}
 8003f1a:	4d07      	ldr	r5, [pc, #28]	; (8003f38 <_fstat_r+0x20>)
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	4604      	mov	r4, r0
 8003f20:	4608      	mov	r0, r1
 8003f22:	4611      	mov	r1, r2
 8003f24:	602b      	str	r3, [r5, #0]
 8003f26:	f7fc fd53 	bl	80009d0 <_fstat>
 8003f2a:	1c43      	adds	r3, r0, #1
 8003f2c:	d102      	bne.n	8003f34 <_fstat_r+0x1c>
 8003f2e:	682b      	ldr	r3, [r5, #0]
 8003f30:	b103      	cbz	r3, 8003f34 <_fstat_r+0x1c>
 8003f32:	6023      	str	r3, [r4, #0]
 8003f34:	bd38      	pop	{r3, r4, r5, pc}
 8003f36:	bf00      	nop
 8003f38:	2000026c 	.word	0x2000026c

08003f3c <_isatty_r>:
 8003f3c:	b538      	push	{r3, r4, r5, lr}
 8003f3e:	4d06      	ldr	r5, [pc, #24]	; (8003f58 <_isatty_r+0x1c>)
 8003f40:	2300      	movs	r3, #0
 8003f42:	4604      	mov	r4, r0
 8003f44:	4608      	mov	r0, r1
 8003f46:	602b      	str	r3, [r5, #0]
 8003f48:	f7fc fd52 	bl	80009f0 <_isatty>
 8003f4c:	1c43      	adds	r3, r0, #1
 8003f4e:	d102      	bne.n	8003f56 <_isatty_r+0x1a>
 8003f50:	682b      	ldr	r3, [r5, #0]
 8003f52:	b103      	cbz	r3, 8003f56 <_isatty_r+0x1a>
 8003f54:	6023      	str	r3, [r4, #0]
 8003f56:	bd38      	pop	{r3, r4, r5, pc}
 8003f58:	2000026c 	.word	0x2000026c

08003f5c <_lseek_r>:
 8003f5c:	b538      	push	{r3, r4, r5, lr}
 8003f5e:	4d07      	ldr	r5, [pc, #28]	; (8003f7c <_lseek_r+0x20>)
 8003f60:	4604      	mov	r4, r0
 8003f62:	4608      	mov	r0, r1
 8003f64:	4611      	mov	r1, r2
 8003f66:	2200      	movs	r2, #0
 8003f68:	602a      	str	r2, [r5, #0]
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	f7fc fd4b 	bl	8000a06 <_lseek>
 8003f70:	1c43      	adds	r3, r0, #1
 8003f72:	d102      	bne.n	8003f7a <_lseek_r+0x1e>
 8003f74:	682b      	ldr	r3, [r5, #0]
 8003f76:	b103      	cbz	r3, 8003f7a <_lseek_r+0x1e>
 8003f78:	6023      	str	r3, [r4, #0]
 8003f7a:	bd38      	pop	{r3, r4, r5, pc}
 8003f7c:	2000026c 	.word	0x2000026c

08003f80 <__malloc_lock>:
 8003f80:	4801      	ldr	r0, [pc, #4]	; (8003f88 <__malloc_lock+0x8>)
 8003f82:	f7ff be0b 	b.w	8003b9c <__retarget_lock_acquire_recursive>
 8003f86:	bf00      	nop
 8003f88:	20000260 	.word	0x20000260

08003f8c <__malloc_unlock>:
 8003f8c:	4801      	ldr	r0, [pc, #4]	; (8003f94 <__malloc_unlock+0x8>)
 8003f8e:	f7ff be06 	b.w	8003b9e <__retarget_lock_release_recursive>
 8003f92:	bf00      	nop
 8003f94:	20000260 	.word	0x20000260

08003f98 <_read_r>:
 8003f98:	b538      	push	{r3, r4, r5, lr}
 8003f9a:	4d07      	ldr	r5, [pc, #28]	; (8003fb8 <_read_r+0x20>)
 8003f9c:	4604      	mov	r4, r0
 8003f9e:	4608      	mov	r0, r1
 8003fa0:	4611      	mov	r1, r2
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	602a      	str	r2, [r5, #0]
 8003fa6:	461a      	mov	r2, r3
 8003fa8:	f7fc fce9 	bl	800097e <_read>
 8003fac:	1c43      	adds	r3, r0, #1
 8003fae:	d102      	bne.n	8003fb6 <_read_r+0x1e>
 8003fb0:	682b      	ldr	r3, [r5, #0]
 8003fb2:	b103      	cbz	r3, 8003fb6 <_read_r+0x1e>
 8003fb4:	6023      	str	r3, [r4, #0]
 8003fb6:	bd38      	pop	{r3, r4, r5, pc}
 8003fb8:	2000026c 	.word	0x2000026c

08003fbc <_init>:
 8003fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fbe:	bf00      	nop
 8003fc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fc2:	bc08      	pop	{r3}
 8003fc4:	469e      	mov	lr, r3
 8003fc6:	4770      	bx	lr

08003fc8 <_fini>:
 8003fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fca:	bf00      	nop
 8003fcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fce:	bc08      	pop	{r3}
 8003fd0:	469e      	mov	lr, r3
 8003fd2:	4770      	bx	lr
