$version Generated by VerilatedVcd $end
$date Wed Jan  5 22:44:13 2022
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  8 w axil4Ctrl_araddr [7:0] $end
  $var wire  3 x axil4Ctrl_arprot [2:0] $end
  $var wire  1 v axil4Ctrl_arready $end
  $var wire  1 u axil4Ctrl_arvalid $end
  $var wire  8 l axil4Ctrl_awaddr [7:0] $end
  $var wire  3 m axil4Ctrl_awprot [2:0] $end
  $var wire  1 k axil4Ctrl_awready $end
  $var wire  1 j axil4Ctrl_awvalid $end
  $var wire  1 s axil4Ctrl_bready $end
  $var wire  2 t axil4Ctrl_bresp [1:0] $end
  $var wire  1 r axil4Ctrl_bvalid $end
  $var wire 32 { axil4Ctrl_rdata [31:0] $end
  $var wire  1 z axil4Ctrl_rready $end
  $var wire  2 | axil4Ctrl_rresp [1:0] $end
  $var wire  1 y axil4Ctrl_rvalid $end
  $var wire 32 p axil4Ctrl_wdata [31:0] $end
  $var wire  1 o axil4Ctrl_wready $end
  $var wire  4 q axil4Ctrl_wstrb [3:0] $end
  $var wire  1 n axil4Ctrl_wvalid $end
  $var wire  1 "# clk $end
  $var wire 16 } gpio_0 [15:0] $end
  $var wire 16 ~ gpio_1 [15:0] $end
  $var wire  1 "! interrupt_0 $end
  $var wire  1 "" interrupt_1 $end
  $var wire  1 "$ reset $end
  $scope module AxiLite4Gpios $end
   $var wire  8 R axil4Ctrl_ar_rData_addr [7:0] $end
   $var wire  3 S axil4Ctrl_ar_rData_prot [2:0] $end
   $var wire  1 \ axil4Ctrl_ar_rValid $end
   $var wire  8 R axil4Ctrl_ar_readDataStage_payload_addr [7:0] $end
   $var wire  3 S axil4Ctrl_ar_readDataStage_payload_prot [2:0] $end
   $var wire  1 z axil4Ctrl_ar_readDataStage_ready $end
   $var wire  1 \ axil4Ctrl_ar_readDataStage_valid $end
   $var wire  8 w axil4Ctrl_araddr [7:0] $end
   $var wire  3 x axil4Ctrl_arprot [2:0] $end
   $var wire  1 v axil4Ctrl_arready $end
   $var wire  1 u axil4Ctrl_arvalid $end
   $var wire  8 l axil4Ctrl_awaddr [7:0] $end
   $var wire  3 m axil4Ctrl_awprot [2:0] $end
   $var wire  1 k axil4Ctrl_awready $end
   $var wire  1 j axil4Ctrl_awvalid $end
   $var wire  1 s axil4Ctrl_bready $end
   $var wire  2 t axil4Ctrl_bresp [1:0] $end
   $var wire  1 r axil4Ctrl_bvalid $end
   $var wire 32 { axil4Ctrl_rdata [31:0] $end
   $var wire  1 z axil4Ctrl_rready $end
   $var wire  2 | axil4Ctrl_rresp [1:0] $end
   $var wire  1 y axil4Ctrl_rvalid $end
   $var wire 32 p axil4Ctrl_wdata [31:0] $end
   $var wire  1 o axil4Ctrl_wready $end
   $var wire  4 q axil4Ctrl_wstrb [3:0] $end
   $var wire  1 n axil4Ctrl_wvalid $end
   $var wire  1 "# clk $end
   $var wire 16 } gpio_0 [15:0] $end
   $var wire 16 ~ gpio_1 [15:0] $end
   $var wire 16 K gpios_2_gpios_read [15:0] $end
   $var wire 16 $ gpios_2_gpios_read_1 [15:0] $end
   $var wire 16 & gpios_2_gpios_write [15:0] $end
   $var wire 16 ' gpios_2_gpios_writeEnable [15:0] $end
   $var wire 16 ^ gpios_2_gpios_writeEnable_1_driver [15:0] $end
   $var wire 16 _ gpios_2_gpios_write_1_driver [15:0] $end
   $var wire 16 P gpios_2_interrupt [15:0] $end
   $var wire 16 c gpios_2_ir_fall_driver [15:0] $end
   $var wire 16 ` gpios_2_ir_high_driver [15:0] $end
   $var wire 16 a gpios_2_ir_low_driver [15:0] $end
   $var wire 16 b gpios_2_ir_rise_driver [15:0] $end
   $var wire 16 L gpios_3_gpios_read [15:0] $end
   $var wire 16 % gpios_3_gpios_read_1 [15:0] $end
   $var wire 16 ( gpios_3_gpios_write [15:0] $end
   $var wire 16 ) gpios_3_gpios_writeEnable [15:0] $end
   $var wire 16 d gpios_3_gpios_writeEnable_1_driver [15:0] $end
   $var wire 16 e gpios_3_gpios_write_1_driver [15:0] $end
   $var wire 16 # gpios_3_interrupt [15:0] $end
   $var wire 16 i gpios_3_ir_fall_driver [15:0] $end
   $var wire 16 f gpios_3_ir_high_driver [15:0] $end
   $var wire 16 g gpios_3_ir_low_driver [15:0] $end
   $var wire 16 h gpios_3_ir_rise_driver [15:0] $end
   $var wire  1 "! interrupt_0 $end
   $var wire  1 "" interrupt_1 $end
   $var wire  1 "& readHaltRequest $end
   $var wire  1 "% readOccur $end
   $var wire 32 Q readRsp_data [31:0] $end
   $var wire  2 "' readRsp_resp [1:0] $end
   $var wire  1 "$ reset $end
   $var wire  1 * when_AxiLite4Gpios_l37 $end
   $var wire  1 + when_AxiLite4Gpios_l37_1 $end
   $var wire  1 4 when_AxiLite4Gpios_l37_10 $end
   $var wire  1 5 when_AxiLite4Gpios_l37_11 $end
   $var wire  1 6 when_AxiLite4Gpios_l37_12 $end
   $var wire  1 7 when_AxiLite4Gpios_l37_13 $end
   $var wire  1 8 when_AxiLite4Gpios_l37_14 $end
   $var wire  1 9 when_AxiLite4Gpios_l37_15 $end
   $var wire  1 : when_AxiLite4Gpios_l37_16 $end
   $var wire  1 ; when_AxiLite4Gpios_l37_17 $end
   $var wire  1 < when_AxiLite4Gpios_l37_18 $end
   $var wire  1 = when_AxiLite4Gpios_l37_19 $end
   $var wire  1 , when_AxiLite4Gpios_l37_2 $end
   $var wire  1 > when_AxiLite4Gpios_l37_20 $end
   $var wire  1 ? when_AxiLite4Gpios_l37_21 $end
   $var wire  1 @ when_AxiLite4Gpios_l37_22 $end
   $var wire  1 A when_AxiLite4Gpios_l37_23 $end
   $var wire  1 B when_AxiLite4Gpios_l37_24 $end
   $var wire  1 C when_AxiLite4Gpios_l37_25 $end
   $var wire  1 D when_AxiLite4Gpios_l37_26 $end
   $var wire  1 E when_AxiLite4Gpios_l37_27 $end
   $var wire  1 F when_AxiLite4Gpios_l37_28 $end
   $var wire  1 G when_AxiLite4Gpios_l37_29 $end
   $var wire  1 - when_AxiLite4Gpios_l37_3 $end
   $var wire  1 H when_AxiLite4Gpios_l37_30 $end
   $var wire  1 I when_AxiLite4Gpios_l37_31 $end
   $var wire  1 . when_AxiLite4Gpios_l37_4 $end
   $var wire  1 / when_AxiLite4Gpios_l37_5 $end
   $var wire  1 0 when_AxiLite4Gpios_l37_6 $end
   $var wire  1 1 when_AxiLite4Gpios_l37_7 $end
   $var wire  1 2 when_AxiLite4Gpios_l37_8 $end
   $var wire  1 3 when_AxiLite4Gpios_l37_9 $end
   $var wire  1 [ when_Stream_l342 $end
   $var wire  1 ] when_Stream_l342_1 $end
   $var wire  1 "& writeHaltRequest $end
   $var wire  1 O writeJoinEvent_fire $end
   $var wire  1 N writeJoinEvent_ready $end
   $var wire  2 "' writeJoinEvent_translated_payload_resp [1:0] $end
   $var wire  1 N writeJoinEvent_translated_ready $end
   $var wire  1 M writeJoinEvent_translated_valid $end
   $var wire  1 M writeJoinEvent_valid $end
   $var wire  1 O writeOccur $end
   $var wire  2 "' writeRsp_resp [1:0] $end
   $scope module gpios_2 $end
    $var wire  1 "# clk $end
    $var wire 16 K gpios_read [15:0] $end
    $var wire 16 $ gpios_read_1 [15:0] $end
    $var wire 16 T gpios_read_buffercc_io_dataOut [15:0] $end
    $var wire 16 & gpios_write [15:0] $end
    $var wire 16 ' gpios_writeEnable [15:0] $end
    $var wire 16 ^ gpios_writeEnable_1 [15:0] $end
    $var wire 16 _ gpios_write_1 [15:0] $end
    $var wire 16 P interrupt [15:0] $end
    $var wire 16 J interrupt_valid [15:0] $end
    $var wire 16 c ir_fall [15:0] $end
    $var wire 16 ` ir_high [15:0] $end
    $var wire 16 a ir_low [15:0] $end
    $var wire 16 b ir_rise [15:0] $end
    $var wire 16 U last [15:0] $end
    $var wire  1 "$ reset $end
    $var wire 16 T syncronized [15:0] $end
    $scope module gpios_read_buffercc $end
     $var wire 16 V buffers_0 [15:0] $end
     $var wire 16 T buffers_1 [15:0] $end
     $var wire  1 "# clk $end
     $var wire 16 K io_dataIn [15:0] $end
     $var wire 16 T io_dataOut [15:0] $end
     $var wire  1 "$ reset $end
    $upscope $end
   $upscope $end
   $scope module gpios_3 $end
    $var wire  1 "# clk $end
    $var wire 16 L gpios_read [15:0] $end
    $var wire 16 % gpios_read_1 [15:0] $end
    $var wire 16 W gpios_read_buffercc_io_dataOut [15:0] $end
    $var wire 16 ( gpios_write [15:0] $end
    $var wire 16 ) gpios_writeEnable [15:0] $end
    $var wire 16 d gpios_writeEnable_1 [15:0] $end
    $var wire 16 e gpios_write_1 [15:0] $end
    $var wire 16 # interrupt [15:0] $end
    $var wire 16 Z interrupt_valid [15:0] $end
    $var wire 16 i ir_fall [15:0] $end
    $var wire 16 f ir_high [15:0] $end
    $var wire 16 g ir_low [15:0] $end
    $var wire 16 h ir_rise [15:0] $end
    $var wire 16 X last [15:0] $end
    $var wire  1 "$ reset $end
    $var wire 16 W syncronized [15:0] $end
    $scope module gpios_read_buffercc $end
     $var wire 16 Y buffers_0 [15:0] $end
     $var wire 16 W buffers_1 [15:0] $end
     $var wire  1 "# clk $end
     $var wire 16 L io_dataIn [15:0] $end
     $var wire 16 W io_dataOut [15:0] $end
     $var wire  1 "$ reset $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000000000000000 #
b1000010001001100 $
b1101010100101010 %
b0000000000000000 &
b0000000000000000 '
b0000000000000000 (
b0000000000000000 )
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
b0000000000000000 J
b0000000000000000 K
b0000000000000000 L
0M
1N
0O
b0000000000000000 P
b00000000000000000000000000000000 Q
b01011001 R
b111 S
b1000010001001100 T
b0010101000010001 U
b0101011110000000 V
b1101010100101010 W
b0001010111101001 X
b1011011100000110 Y
b0000000000000000 Z
1[
0\
1]
b0000000000000000 ^
b0000000000000000 _
b0000000000000000 `
b0000000000000000 a
b0000000000000000 b
b0000000000000000 c
b0000000000000000 d
b0000000000000000 e
b0000000000000000 f
b0000000000000000 g
b0000000000000000 h
b0000000000000000 i
0j
0k
b01001110 l
b110 m
0n
0o
b10111111111001110111100010100111 p
b1101 q
0r
1s
b11 t
0u
1v
b00110100 w
b101 x
0y
1z
b00000000000000000000000000000000 {
b00 |
b0000000000000000 }
b0000000000000000 ~
0"!
0""
0"#
1"$
0"%
0"&
b00 "'
#80
0"$
#85
b0101011110000000 $
b1011011100000110 %
b00110100 R
b101 S
b0101011110000000 T
b1000010001001100 U
b0000000000000000 V
b1011011100000110 W
b1101010100101010 X
b0000000000000000 Y
b00 t
1"#
#87
0"#
#89
b0000000000000000 $
b0000000000000000 %
b0000000000000000 T
b0101011110000000 U
b0000000000000000 W
b1011011100000110 X
1"#
#91
0"#
#93
b0000000000000000 U
b0000000000000000 X
1"#
#95
0"#
#97
1"#
#99
0"#
#101
1"#
#103
0"#
#105
1"#
#107
0"#
#109
1"#
#111
0"#
#113
1"#
#115
0"#
#117
1"#
#119
0"#
#121
1M
1O
1j
1k
b00000000 l
1n
1o
b00000000000000000000000000001111 p
b1111 q
1"#
#123
0"#
#125
b0000000000001111 '
1*
1+
1,
1-
0[
b0000000000001111 ^
b00000100 l
b00000000000000000000000011111010 p
1r
1"#
#127
0"#
#129
b0000000011111010 &
b0000000000001010 K
0M
0O
b0000000011111010 _
0j
0k
0n
0o
b0000000000001010 }
1"#
#131
0"#
#133
b0000000000001010 V
1[
0r
1"#
#135
0"#
#137
b0000000000001010 $
b0000000000001010 T
1"#
#139
0"#
#141
b0000000000001010 U
1"#
#143
0"#
#145
1"#
#147
0"#
#149
1"#
#151
0"#
#153
1"#
#155
0"#
#157
1"#
#159
0"#
#161
1"#
#163
0"#
#165
1"#
#167
0"#
#169
1u
b00001000 w
b110 x
1"#
#171
0"#
#173
b00000000000000000000000000001010 Q
b00001000 R
b110 S
1\
0]
0u
1y
b00000000000000000000000000001010 {
1"#
1"%
#175
0"#
#177
0\
1]
0y
0z
1"#
0"%
#179
0"#
#181
1"#
#183
0"#
#185
1"#
#187
0"#
#189
1"#
#191
0"#
#193
1"#
#195
0"#
#197
1"#
#199
0"#
#201
1"#
#203
0"#
#205
1"#
#207
0"#
#209
1"#
#211
0"#
#213
1"#
#215
0"#
#217
1M
1O
1j
1k
1n
1o
b00000000000000000000000000000001 p
1"#
#219
0"#
#221
b0000000000000001 &
b0000000000000001 K
0M
0O
0[
b0000000000000001 _
0j
0k
0n
0o
1r
b0000000000000001 }
1"#
#223
0"#
#225
b0000000000000001 V
1[
0r
1"#
#227
0"#
#229
b0000000000000001 $
b00000000000000000000000000000001 Q
b0000000000000001 T
b00000000000000000000000000000001 {
1"#
#231
0"#
#233
b0000000000000001 U
1"#
#235
0"#
#237
1"#
#239
0"#
#241
1u
1z
1"#
#243
0"#
#245
1\
0]
0u
1y
1"#
1"%
#247
0"#
#249
0\
1]
0y
0z
1"#
0"%
#251
0"#
#253
1"#
#255
0"#
#257
1"#
#259
0"#
#261
1"#
#263
0"#
#265
1"#
#267
0"#
#269
1"#
#271
0"#
#273
1"#
#275
0"#
#277
1"#
#279
0"#
#281
1"#
#283
0"#
#285
1"#
#287
0"#
#289
