CAPI=2:
# Copyright lowRISC contributors.
# Licensed under the Apache License, Version 2.0, see LICENSE for details.
# SPDX-License-Identifier: Apache-2.0
name: "lowrisc:ibex:fpga_xilinx_shared"
description: "Collection of useful RTL for Xilinx based examples"
filesets:
  files_sv:
    files:
      - rtl/fpga/xilinx/prim_clock_gating.sv
      - rtl/fpga/xilinx/clkgen_xil7series.sv
      - rtl/ram_1p.sv
    file_type: systemVerilogSource

targets:
  default:
    filesets:
      - files_sv
