 Timing Path to regB/Q_reg[5]/D 
  
 Path Start Point : inputB[5] 
 Path End Point   : regB/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[5]                        Rise  0.2000 0.0000 0.7070 0.298504 0.894119 1.19262           1       79.4643  c             | 
|    regB/D[5]                        Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_7/A2          AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_7/ZN          AND2_X1   Rise  0.2640 0.0640 0.0100 0.288356 0.699202 0.987558          1       79.4643                | 
|    regB/CLOCK_slh__c107/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c107/Z CLKBUF_X1 Rise  0.2910 0.0270 0.0070 0.269658 0.699202 0.968861          1       79.4643                | 
|    regB/CLOCK_slh__c108/A CLKBUF_X1 Rise  0.2910 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c108/Z CLKBUF_X1 Rise  0.3160 0.0250 0.0060 0.12935  0.699202 0.828552          1       79.4643                | 
|    regB/CLOCK_slh__c109/A CLKBUF_X1 Rise  0.3160 0.0000 0.0060          0.77983                                                   | 
|    regB/CLOCK_slh__c109/Z CLKBUF_X1 Rise  0.3430 0.0270 0.0070 0.367335 1.06234  1.42968           1       79.4643                | 
|    regB/Q_reg[5]/D        DFF_X1    Rise  0.3430 0.0000 0.0070          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[5]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       66.0714  c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1490 0.1490 0.0470 15.314   13.7693  29.0833           5       57.3884  F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1490 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1500 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2950 0.1450 0.1130 16.9895  30.3889  47.3784           32      58.4821  FA   K        | 
|    regB/Q_reg[5]/CK           DFF_X1        Rise  0.2970 0.0020 0.1130          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2970 0.2970 | 
| library hold check                       |  0.0200 0.3170 | 
| data required time                       |  0.3170        | 
|                                          |                | 
| data arrival time                        |  0.3430        | 
| data required time                       | -0.3170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0260        | 
-------------------------------------------------------------


 Timing Path to regA/Q_reg[27]/D 
  
 Path Start Point : inputA[27] 
 Path End Point   : regA/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[27]                       Rise  0.2000 0.0000 0.7070 0.736766 0.894119 1.63089           1       78.2366  c             | 
|    regA/D[27]                       Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_29/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regA/i_0_29/ZN         AND2_X1   Rise  0.2650 0.0650 0.0100 0.424464 0.699202 1.12367           1       78.2366                | 
|    regA/CLOCK_slh__c175/A CLKBUF_X1 Rise  0.2650 0.0000 0.0100          0.77983                                                   | 
|    regA/CLOCK_slh__c175/Z CLKBUF_X1 Rise  0.2930 0.0280 0.0070 0.461936 0.699202 1.16114           1       78.2366                | 
|    regA/CLOCK_slh__c176/A CLKBUF_X1 Rise  0.2930 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c176/Z CLKBUF_X1 Rise  0.3190 0.0260 0.0070 0.252075 0.699202 0.951277          1       78.2366                | 
|    regA/CLOCK_slh__c177/A CLKBUF_X1 Rise  0.3190 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c177/Z CLKBUF_X1 Rise  0.3480 0.0290 0.0080 0.834138 1.06234  1.89648           1       81.317                 | 
|    regA/Q_reg[27]/D       DFF_X1    Rise  0.3480 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/Q_reg[27]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       66.0714  c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1490 0.1490 0.0470 15.314   13.7693  29.0833           5       57.3884  F    K        | 
|    regA/clk_CTS_0_PP_10                     Rise  0.1490 0.0000                                                                           | 
|    regA/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1500 0.0010 0.0470          1.8122                                      FA            | 
|    regA/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2970 0.1470 0.1190 18.3349  30.3889  48.7238           32      78.2366  FA   K        | 
|    regA/Q_reg[27]/CK          DFF_X1        Rise  0.3010 0.0040 0.1190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3010 0.3010 | 
| library hold check                       |  0.0210 0.3220 | 
| data required time                       |  0.3220        | 
|                                          |                | 
| data arrival time                        |  0.3480        | 
| data required time                       | -0.3220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0260        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[21]/D 
  
 Path Start Point : inputB[21] 
 Path End Point   : regB/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[21]                       Rise  0.2000 0.0000 0.7070 0.799967 0.894119 1.69409           1       79.4643  c             | 
|    regB/D[21]                       Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_23/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_23/ZN         AND2_X1   Rise  0.2640 0.0640 0.0100 0.205498 0.699202 0.9047            1       58.4821                | 
|    regB/CLOCK_slh__c158/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c158/Z CLKBUF_X1 Rise  0.2910 0.0270 0.0070 0.350044 0.699202 1.04925           1       58.4821                | 
|    regB/CLOCK_slh__c159/A CLKBUF_X1 Rise  0.2910 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c159/Z CLKBUF_X1 Rise  0.3160 0.0250 0.0060 0.137099 0.699202 0.836301          1       58.4821                | 
|    regB/CLOCK_slh__c160/A CLKBUF_X1 Rise  0.3160 0.0000 0.0060          0.77983                                                   | 
|    regB/CLOCK_slh__c160/Z CLKBUF_X1 Rise  0.3430 0.0270 0.0080 0.451021 1.06234  1.51336           1       58.4821                | 
|    regB/Q_reg[21]/D       DFF_X1    Rise  0.3430 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[21]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       66.0714  c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1490 0.1490 0.0470 15.314   13.7693  29.0833           5       57.3884  F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1490 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1500 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2950 0.1450 0.1130 16.9895  30.3889  47.3784           32      58.4821  FA   K        | 
|    regB/Q_reg[21]/CK          DFF_X1        Rise  0.2960 0.0010 0.1130          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2960 0.2960 | 
| library hold check                       |  0.0200 0.3160 | 
| data required time                       |  0.3160        | 
|                                          |                | 
| data arrival time                        |  0.3430        | 
| data required time                       | -0.3160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0270        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[13]/D 
  
 Path Start Point : inputB[13] 
 Path End Point   : regB/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[13]                       Rise  0.2000 0.0000 0.7070 0.435793 0.894119 1.32991           1       75.2009  c             | 
|    regB/D[13]                       Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_15/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_15/ZN         AND2_X1   Rise  0.2630 0.0630 0.0100 0.161983 0.699202 0.861185          1       75.2009                | 
|    regB/CLOCK_slh__c155/A CLKBUF_X1 Rise  0.2630 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c155/Z CLKBUF_X1 Rise  0.2900 0.0270 0.0070 0.317352 0.699202 1.01655           1       75.2009                | 
|    regB/CLOCK_slh__c156/A CLKBUF_X1 Rise  0.2900 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c156/Z CLKBUF_X1 Rise  0.3160 0.0260 0.0070 0.226485 0.699202 0.925687          1       75.2009                | 
|    regB/CLOCK_slh__c157/A CLKBUF_X1 Rise  0.3160 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c157/Z CLKBUF_X1 Rise  0.3440 0.0280 0.0080 0.501645 1.06234  1.56399           1       75.2009                | 
|    regB/Q_reg[13]/D       DFF_X1    Rise  0.3440 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[13]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       66.0714  c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1490 0.1490 0.0470 15.314   13.7693  29.0833           5       57.3884  F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1490 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1500 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2950 0.1450 0.1130 16.9895  30.3889  47.3784           32      58.4821  FA   K        | 
|    regB/Q_reg[13]/CK          DFF_X1        Rise  0.2970 0.0020 0.1130          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2970 0.2970 | 
| library hold check                       |  0.0200 0.3170 | 
| data required time                       |  0.3170        | 
|                                          |                | 
| data arrival time                        |  0.3440        | 
| data required time                       | -0.3170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0270        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[19]/D 
  
 Path Start Point : inputB[19] 
 Path End Point   : regB/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[19]                      Rise  0.2000 0.0000 0.7070 0.160406 0.894119 1.05453           1       79.4643  c             | 
|    regB/D[19]                      Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_21/A2        AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_21/ZN        AND2_X1   Rise  0.2630 0.0630 0.0100 0.128209 0.699202 0.827411          1       79.4643                | 
|    regB/CLOCK_slh__c95/A CLKBUF_X1 Rise  0.2630 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c95/Z CLKBUF_X1 Rise  0.2910 0.0280 0.0070 0.412342 0.699202 1.11154           1       79.4643                | 
|    regB/CLOCK_slh__c96/A CLKBUF_X1 Rise  0.2910 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c96/Z CLKBUF_X1 Rise  0.3170 0.0260 0.0070 0.437632 0.699202 1.13683           1       79.4643                | 
|    regB/CLOCK_slh__c97/A CLKBUF_X1 Rise  0.3170 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c97/Z CLKBUF_X1 Rise  0.3440 0.0270 0.0070 0.356205 1.06234  1.41855           1       79.4643                | 
|    regB/Q_reg[19]/D      DFF_X1    Rise  0.3440 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[19]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       66.0714  c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1490 0.1490 0.0470 15.314   13.7693  29.0833           5       57.3884  F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1490 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1500 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2950 0.1450 0.1130 16.9895  30.3889  47.3784           32      58.4821  FA   K        | 
|    regB/Q_reg[19]/CK          DFF_X1        Rise  0.2970 0.0020 0.1130          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2970 0.2970 | 
| library hold check                       |  0.0200 0.3170 | 
| data required time                       |  0.3170        | 
|                                          |                | 
| data arrival time                        |  0.3440        | 
| data required time                       | -0.3170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0270        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[2]/D 
  
 Path Start Point : inputB[2] 
 Path End Point   : regB/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[2]                        Rise  0.2000 0.0000 0.7070 0.366718 0.894119 1.26084           1       78.2366  c             | 
|    regB/D[2]                        Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_4/A2          AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_4/ZN          AND2_X1   Rise  0.2640 0.0640 0.0100 0.187262 0.699202 0.886464          1       78.2366                | 
|    regB/CLOCK_slh__c173/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c173/Z CLKBUF_X1 Rise  0.2920 0.0280 0.0070 0.418638 0.699202 1.11784           1       78.2366                | 
|    regB/CLOCK_slh__c174/A CLKBUF_X1 Rise  0.2920 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c174/Z CLKBUF_X1 Rise  0.3180 0.0260 0.0060 0.205798 0.699202 0.905             1       78.2366                | 
|    regB/CLOCK_slh__c175/A CLKBUF_X1 Rise  0.3180 0.0000 0.0060          0.77983                                                   | 
|    regB/CLOCK_slh__c175/Z CLKBUF_X1 Rise  0.3460 0.0280 0.0080 0.672162 1.06234  1.7345            1       78.2366                | 
|    regB/Q_reg[2]/D        DFF_X1    Rise  0.3460 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[2]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       66.0714  c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1490 0.1490 0.0470 15.314   13.7693  29.0833           5       57.3884  F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1490 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1500 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2950 0.1450 0.1130 16.9895  30.3889  47.3784           32      58.4821  FA   K        | 
|    regB/Q_reg[2]/CK           DFF_X1        Rise  0.2980 0.0030 0.1130          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2980 0.2980 | 
| library hold check                       |  0.0200 0.3180 | 
| data required time                       |  0.3180        | 
|                                          |                | 
| data arrival time                        |  0.3460        | 
| data required time                       | -0.3180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0280        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[30]/D 
  
 Path Start Point : inputB[30] 
 Path End Point   : regB/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[30]                       Rise  0.2000 0.0000 0.7070 0.546011 0.894119 1.44013           1       75.2009  c             | 
|    regB/D[30]                       Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_32/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_32/ZN         AND2_X1   Rise  0.2640 0.0640 0.0100 0.304713 0.699202 1.00391           1       79.4643                | 
|    regB/CLOCK_slh__c161/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c161/Z CLKBUF_X1 Rise  0.2920 0.0280 0.0070 0.478252 0.699202 1.17745           1       79.4643                | 
|    regB/CLOCK_slh__c162/A CLKBUF_X1 Rise  0.2920 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c162/Z CLKBUF_X1 Rise  0.3180 0.0260 0.0070 0.301521 0.699202 1.00072           1       75.2009                | 
|    regB/CLOCK_slh__c163/A CLKBUF_X1 Rise  0.3180 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c163/Z CLKBUF_X1 Rise  0.3470 0.0290 0.0090 0.976956 1.06234  2.0393            1       79.4643                | 
|    regB/Q_reg[30]/D       DFF_X1    Rise  0.3470 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[30]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       66.0714  c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1490 0.1490 0.0470 15.314   13.7693  29.0833           5       57.3884  F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1490 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1500 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2950 0.1450 0.1130 16.9895  30.3889  47.3784           32      58.4821  FA   K        | 
|    regB/Q_reg[30]/CK          DFF_X1        Rise  0.2990 0.0040 0.1130          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2990 0.2990 | 
| library hold check                       |  0.0200 0.3190 | 
| data required time                       |  0.3190        | 
|                                          |                | 
| data arrival time                        |  0.3470        | 
| data required time                       | -0.3190        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0280        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[1]/D 
  
 Path Start Point : inputB[1] 
 Path End Point   : regB/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[1]                        Rise  0.2000 0.0000 0.7070 0.338702 0.894119 1.23282           1       58.4821  c             | 
|    regB/D[1]                        Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_3/A2          AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_3/ZN          AND2_X1   Rise  0.2640 0.0640 0.0100 0.314868 0.699202 1.01407           1       79.4643                | 
|    regB/CLOCK_slh__c137/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c137/Z CLKBUF_X1 Rise  0.2910 0.0270 0.0070 0.229738 0.699202 0.92894           1       79.4643                | 
|    regB/CLOCK_slh__c138/A CLKBUF_X1 Rise  0.2910 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c138/Z CLKBUF_X1 Rise  0.3180 0.0270 0.0070 0.561735 0.699202 1.26094           1       79.4643                | 
|    regB/CLOCK_slh__c139/A CLKBUF_X1 Rise  0.3180 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c139/Z CLKBUF_X1 Rise  0.3480 0.0300 0.0090 1.26632  1.06234  2.32866           1       79.4643                | 
|    regB/Q_reg[1]/D        DFF_X1    Rise  0.3480 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[1]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       66.0714  c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1490 0.1490 0.0470 15.314   13.7693  29.0833           5       57.3884  F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1490 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1500 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2950 0.1450 0.1130 16.9895  30.3889  47.3784           32      58.4821  FA   K        | 
|    regB/Q_reg[1]/CK           DFF_X1        Rise  0.3000 0.0050 0.1130          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3000 0.3000 | 
| library hold check                       |  0.0200 0.3200 | 
| data required time                       |  0.3200        | 
|                                          |                | 
| data arrival time                        |  0.3480        | 
| data required time                       | -0.3200        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0280        | 
-------------------------------------------------------------


 Timing Path to regA/Q_reg[13]/D 
  
 Path Start Point : inputA[13] 
 Path End Point   : regA/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[13]                       Rise  0.2000 0.0000 0.7070 0.364121 0.894119 1.25824           1       73.2589  c             | 
|    regA/D[13]                       Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_15/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regA/i_0_15/ZN         AND2_X1   Rise  0.2650 0.0650 0.0100 0.382658 0.699202 1.08186           1       81.317                 | 
|    regA/CLOCK_slh__c187/A CLKBUF_X1 Rise  0.2650 0.0000 0.0100          0.77983                                                   | 
|    regA/CLOCK_slh__c187/Z CLKBUF_X1 Rise  0.2930 0.0280 0.0070 0.676878 0.699202 1.37608           1       81.317                 | 
|    regA/CLOCK_slh__c188/A CLKBUF_X1 Rise  0.2930 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c188/Z CLKBUF_X1 Rise  0.3210 0.0280 0.0080 1.10373  0.699202 1.80293           1       81.317                 | 
|    regA/CLOCK_slh__c189/A CLKBUF_X1 Rise  0.3210 0.0000 0.0080          0.77983                                                   | 
|    regA/CLOCK_slh__c189/Z CLKBUF_X1 Rise  0.3500 0.0290 0.0090 0.879431 1.06234  1.94177           1       81.317                 | 
|    regA/Q_reg[13]/D       DFF_X1    Rise  0.3500 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/Q_reg[13]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       66.0714  c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1490 0.1490 0.0470 15.314   13.7693  29.0833           5       57.3884  F    K        | 
|    regA/clk_CTS_0_PP_10                     Rise  0.1490 0.0000                                                                           | 
|    regA/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1500 0.0010 0.0470          1.8122                                      FA            | 
|    regA/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2970 0.1470 0.1190 18.3349  30.3889  48.7238           32      78.2366  FA   K        | 
|    regA/Q_reg[13]/CK          DFF_X1        Rise  0.3010 0.0040 0.1190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3010 0.3010 | 
| library hold check                       |  0.0210 0.3220 | 
| data required time                       |  0.3220        | 
|                                          |                | 
| data arrival time                        |  0.3500        | 
| data required time                       | -0.3220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0280        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[17]/D 
  
 Path Start Point : inputB[17] 
 Path End Point   : regB/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[17]                       Rise  0.2000 0.0000 0.7070 0.265702 0.894119 1.15982           1       79.4643  c             | 
|    regB/D[17]                       Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_19/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_19/ZN         AND2_X1   Rise  0.2630 0.0630 0.0100 0.174801 0.699202 0.874003          1       79.4643                | 
|    regB/CLOCK_slh__c179/A CLKBUF_X1 Rise  0.2630 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c179/Z CLKBUF_X1 Rise  0.2900 0.0270 0.0070 0.266528 0.699202 0.96573           1       79.4643                | 
|    regB/CLOCK_slh__c180/A CLKBUF_X1 Rise  0.2900 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c180/Z CLKBUF_X1 Rise  0.3150 0.0250 0.0060 0.17282  0.699202 0.872023          1       79.4643                | 
|    regB/CLOCK_slh__c181/A CLKBUF_X1 Rise  0.3150 0.0000 0.0060          0.77983                                                   | 
|    regB/CLOCK_slh__c181/Z CLKBUF_X1 Rise  0.3440 0.0290 0.0090 1.09061  1.06234  2.15295           1       79.4643                | 
|    regB/Q_reg[17]/D       DFF_X1    Rise  0.3440 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[17]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       66.0714  c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1490 0.1490 0.0470 15.314   13.7693  29.0833           5       57.3884  F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1490 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1500 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2950 0.1450 0.1130 16.9895  30.3889  47.3784           32      58.4821  FA   K        | 
|    regB/Q_reg[17]/CK          DFF_X1        Rise  0.2950 0.0000 0.1130          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2950 0.2950 | 
| library hold check                       |  0.0200 0.3150 | 
| data required time                       |  0.3150        | 
|                                          |                | 
| data arrival time                        |  0.3440        | 
| data required time                       | -0.3150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 434M, CVMEM - 1788M, PVMEM - 2637M)
