INFO:sim:172 - Generating IP...
Resolving generics for 'Inv_Kplus'...
Applying external generics to 'Inv_Kplus'...
Delivering associated files for 'Inv_Kplus'...
Delivering EJava files for 'Inv_Kplus'...
Generating implementation netlist for 'Inv_Kplus'...
INFO:sim - Pre-processing HDL files for 'Inv_Kplus'...
Running synthesis for 'Inv_Kplus'
Running ngcbuild...
Writing VHO instantiation template for 'Inv_Kplus'...
Writing VHDL behavioral simulation model for 'Inv_Kplus'...
WARNING:sim - Overwriting existing file
   /home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/IpCores/tmp/_cg/I
   nv_Kplus/doc/dist_mem_gen_v7_2_vinfo.html with file from view
   xilinx_documentation
Delivered 2 files into directory
/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/IpCores/tmp/_cg/Inv_
Kplus
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'Inv_Kplus'...
Generating metadata file...
Generating ISE project file for 'Inv_Kplus'...
Generating ISE project...
XCO file found: Inv_Kplus.xco
XMDF file found: Inv_Kplus_xmdf.tcl
Adding
/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/IpCores/tmp/_cg/Inv_
Kplus.asy -view all -origin_type imported
Adding
/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/IpCores/tmp/_cg/Inv_
Kplus.ngc -view all -origin_type created
Checking file
"/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/IpCores/tmp/_cg/Inv
_Kplus.ngc" for project device match ...
File
"/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/IpCores/tmp/_cg/Inv
_Kplus.ngc" device information matches project device.
Adding
/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/IpCores/tmp/_cg/Inv_
Kplus.sym -view all -origin_type imported
Adding
/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/IpCores/tmp/_cg/Inv_
Kplus.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/IpCores/tmp/_cg/
   Inv_Kplus.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/IpCores/tmp/_cg/Inv_
Kplus.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Inv_Kplus"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Inv_Kplus'.
