PPA Report for configurable_parity.v (Module: configurable_parity)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 1
IO Count: 19
Cell Count: 65

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 389.50 MHz
Reg-to-Reg Critical Path Delay: 2.188 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
