strict digraph "" {
	node [label="\N"];
	"77:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbfca5ec650>",
		fillcolor=firebrick,
		label="77:NS
rdata <= { WIDTH{ 1'b1 } };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbfca5ec650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_75:AL"	 [def_var="['rdata']",
		label="Leaf_75:AL"];
	"77:NS" -> "Leaf_75:AL"	 [cond="[]",
		lineno=None];
	"76:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbfca5ec190>",
		fillcolor=firebrick,
		label="76:NS
rdata <= mem[{ raddr[ADDR-1:0] }];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbfca5ec190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"76:NS" -> "Leaf_75:AL"	 [cond="[]",
		lineno=None];
	"75:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbfca5ec9d0>",
		clk_sens=True,
		fillcolor=gold,
		label="75:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rd', 'cs', 'raddr', 'mem']"];
	"76:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbfca5ec850>",
		fillcolor=springgreen,
		label="76:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"75:AL" -> "76:IF"	 [cond="[]",
		lineno=None];
	"76:IF" -> "77:NS"	 [cond="['rd', 'cs']",
		label="!((rd && cs))",
		lineno=76];
	"76:IF" -> "76:NS"	 [cond="['rd', 'cs']",
		label="(rd && cs)",
		lineno=76];
}
