
20250311_meka4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b00  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e8  08008cd0  08008cd0  00009cd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080092b8  080092b8  0000b1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080092b8  080092b8  0000a2b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080092c0  080092c0  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080092c0  080092c0  0000a2c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080092c4  080092c4  0000a2c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080092c8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000234  200001d4  0800949c  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000408  0800949c  0000b408  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ae9c  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000207e  00000000  00000000  000160a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008d8  00000000  00000000  00018120  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006ab  00000000  00000000  000189f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022a34  00000000  00000000  000190a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c657  00000000  00000000  0003bad7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cb5ef  00000000  00000000  0004812e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011371d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000037b4  00000000  00000000  00113760  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000097  00000000  00000000  00116f14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008cb8 	.word	0x08008cb8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08008cb8 	.word	0x08008cb8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_uldivmod>:
 8000c28:	b953      	cbnz	r3, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2a:	b94a      	cbnz	r2, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2c:	2900      	cmp	r1, #0
 8000c2e:	bf08      	it	eq
 8000c30:	2800      	cmpeq	r0, #0
 8000c32:	bf1c      	itt	ne
 8000c34:	f04f 31ff 	movne.w	r1, #4294967295
 8000c38:	f04f 30ff 	movne.w	r0, #4294967295
 8000c3c:	f000 b988 	b.w	8000f50 <__aeabi_idiv0>
 8000c40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c48:	f000 f806 	bl	8000c58 <__udivmoddi4>
 8000c4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c54:	b004      	add	sp, #16
 8000c56:	4770      	bx	lr

08000c58 <__udivmoddi4>:
 8000c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c5c:	9d08      	ldr	r5, [sp, #32]
 8000c5e:	468e      	mov	lr, r1
 8000c60:	4604      	mov	r4, r0
 8000c62:	4688      	mov	r8, r1
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d14a      	bne.n	8000cfe <__udivmoddi4+0xa6>
 8000c68:	428a      	cmp	r2, r1
 8000c6a:	4617      	mov	r7, r2
 8000c6c:	d962      	bls.n	8000d34 <__udivmoddi4+0xdc>
 8000c6e:	fab2 f682 	clz	r6, r2
 8000c72:	b14e      	cbz	r6, 8000c88 <__udivmoddi4+0x30>
 8000c74:	f1c6 0320 	rsb	r3, r6, #32
 8000c78:	fa01 f806 	lsl.w	r8, r1, r6
 8000c7c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c80:	40b7      	lsls	r7, r6
 8000c82:	ea43 0808 	orr.w	r8, r3, r8
 8000c86:	40b4      	lsls	r4, r6
 8000c88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c8c:	fa1f fc87 	uxth.w	ip, r7
 8000c90:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c94:	0c23      	lsrs	r3, r4, #16
 8000c96:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c9a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c9e:	fb01 f20c 	mul.w	r2, r1, ip
 8000ca2:	429a      	cmp	r2, r3
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0x62>
 8000ca6:	18fb      	adds	r3, r7, r3
 8000ca8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cac:	f080 80ea 	bcs.w	8000e84 <__udivmoddi4+0x22c>
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	f240 80e7 	bls.w	8000e84 <__udivmoddi4+0x22c>
 8000cb6:	3902      	subs	r1, #2
 8000cb8:	443b      	add	r3, r7
 8000cba:	1a9a      	subs	r2, r3, r2
 8000cbc:	b2a3      	uxth	r3, r4
 8000cbe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cc2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cca:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cce:	459c      	cmp	ip, r3
 8000cd0:	d909      	bls.n	8000ce6 <__udivmoddi4+0x8e>
 8000cd2:	18fb      	adds	r3, r7, r3
 8000cd4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cd8:	f080 80d6 	bcs.w	8000e88 <__udivmoddi4+0x230>
 8000cdc:	459c      	cmp	ip, r3
 8000cde:	f240 80d3 	bls.w	8000e88 <__udivmoddi4+0x230>
 8000ce2:	443b      	add	r3, r7
 8000ce4:	3802      	subs	r0, #2
 8000ce6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cea:	eba3 030c 	sub.w	r3, r3, ip
 8000cee:	2100      	movs	r1, #0
 8000cf0:	b11d      	cbz	r5, 8000cfa <__udivmoddi4+0xa2>
 8000cf2:	40f3      	lsrs	r3, r6
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d905      	bls.n	8000d0e <__udivmoddi4+0xb6>
 8000d02:	b10d      	cbz	r5, 8000d08 <__udivmoddi4+0xb0>
 8000d04:	e9c5 0100 	strd	r0, r1, [r5]
 8000d08:	2100      	movs	r1, #0
 8000d0a:	4608      	mov	r0, r1
 8000d0c:	e7f5      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d0e:	fab3 f183 	clz	r1, r3
 8000d12:	2900      	cmp	r1, #0
 8000d14:	d146      	bne.n	8000da4 <__udivmoddi4+0x14c>
 8000d16:	4573      	cmp	r3, lr
 8000d18:	d302      	bcc.n	8000d20 <__udivmoddi4+0xc8>
 8000d1a:	4282      	cmp	r2, r0
 8000d1c:	f200 8105 	bhi.w	8000f2a <__udivmoddi4+0x2d2>
 8000d20:	1a84      	subs	r4, r0, r2
 8000d22:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d26:	2001      	movs	r0, #1
 8000d28:	4690      	mov	r8, r2
 8000d2a:	2d00      	cmp	r5, #0
 8000d2c:	d0e5      	beq.n	8000cfa <__udivmoddi4+0xa2>
 8000d2e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d32:	e7e2      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d34:	2a00      	cmp	r2, #0
 8000d36:	f000 8090 	beq.w	8000e5a <__udivmoddi4+0x202>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	f040 80a4 	bne.w	8000e8c <__udivmoddi4+0x234>
 8000d44:	1a8a      	subs	r2, r1, r2
 8000d46:	0c03      	lsrs	r3, r0, #16
 8000d48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4c:	b280      	uxth	r0, r0
 8000d4e:	b2bc      	uxth	r4, r7
 8000d50:	2101      	movs	r1, #1
 8000d52:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d56:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d5e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d62:	429a      	cmp	r2, r3
 8000d64:	d907      	bls.n	8000d76 <__udivmoddi4+0x11e>
 8000d66:	18fb      	adds	r3, r7, r3
 8000d68:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d6c:	d202      	bcs.n	8000d74 <__udivmoddi4+0x11c>
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	f200 80e0 	bhi.w	8000f34 <__udivmoddi4+0x2dc>
 8000d74:	46c4      	mov	ip, r8
 8000d76:	1a9b      	subs	r3, r3, r2
 8000d78:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d7c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d80:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d84:	fb02 f404 	mul.w	r4, r2, r4
 8000d88:	429c      	cmp	r4, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x144>
 8000d8c:	18fb      	adds	r3, r7, r3
 8000d8e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x142>
 8000d94:	429c      	cmp	r4, r3
 8000d96:	f200 80ca 	bhi.w	8000f2e <__udivmoddi4+0x2d6>
 8000d9a:	4602      	mov	r2, r0
 8000d9c:	1b1b      	subs	r3, r3, r4
 8000d9e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000da2:	e7a5      	b.n	8000cf0 <__udivmoddi4+0x98>
 8000da4:	f1c1 0620 	rsb	r6, r1, #32
 8000da8:	408b      	lsls	r3, r1
 8000daa:	fa22 f706 	lsr.w	r7, r2, r6
 8000dae:	431f      	orrs	r7, r3
 8000db0:	fa0e f401 	lsl.w	r4, lr, r1
 8000db4:	fa20 f306 	lsr.w	r3, r0, r6
 8000db8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dbc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000dc0:	4323      	orrs	r3, r4
 8000dc2:	fa00 f801 	lsl.w	r8, r0, r1
 8000dc6:	fa1f fc87 	uxth.w	ip, r7
 8000dca:	fbbe f0f9 	udiv	r0, lr, r9
 8000dce:	0c1c      	lsrs	r4, r3, #16
 8000dd0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dd4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dd8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	fa02 f201 	lsl.w	r2, r2, r1
 8000de2:	d909      	bls.n	8000df8 <__udivmoddi4+0x1a0>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dea:	f080 809c 	bcs.w	8000f26 <__udivmoddi4+0x2ce>
 8000dee:	45a6      	cmp	lr, r4
 8000df0:	f240 8099 	bls.w	8000f26 <__udivmoddi4+0x2ce>
 8000df4:	3802      	subs	r0, #2
 8000df6:	443c      	add	r4, r7
 8000df8:	eba4 040e 	sub.w	r4, r4, lr
 8000dfc:	fa1f fe83 	uxth.w	lr, r3
 8000e00:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e04:	fb09 4413 	mls	r4, r9, r3, r4
 8000e08:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e0c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e10:	45a4      	cmp	ip, r4
 8000e12:	d908      	bls.n	8000e26 <__udivmoddi4+0x1ce>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e1a:	f080 8082 	bcs.w	8000f22 <__udivmoddi4+0x2ca>
 8000e1e:	45a4      	cmp	ip, r4
 8000e20:	d97f      	bls.n	8000f22 <__udivmoddi4+0x2ca>
 8000e22:	3b02      	subs	r3, #2
 8000e24:	443c      	add	r4, r7
 8000e26:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e2a:	eba4 040c 	sub.w	r4, r4, ip
 8000e2e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e32:	4564      	cmp	r4, ip
 8000e34:	4673      	mov	r3, lr
 8000e36:	46e1      	mov	r9, ip
 8000e38:	d362      	bcc.n	8000f00 <__udivmoddi4+0x2a8>
 8000e3a:	d05f      	beq.n	8000efc <__udivmoddi4+0x2a4>
 8000e3c:	b15d      	cbz	r5, 8000e56 <__udivmoddi4+0x1fe>
 8000e3e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e42:	eb64 0409 	sbc.w	r4, r4, r9
 8000e46:	fa04 f606 	lsl.w	r6, r4, r6
 8000e4a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e4e:	431e      	orrs	r6, r3
 8000e50:	40cc      	lsrs	r4, r1
 8000e52:	e9c5 6400 	strd	r6, r4, [r5]
 8000e56:	2100      	movs	r1, #0
 8000e58:	e74f      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000e5a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e5e:	0c01      	lsrs	r1, r0, #16
 8000e60:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e64:	b280      	uxth	r0, r0
 8000e66:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e6a:	463b      	mov	r3, r7
 8000e6c:	4638      	mov	r0, r7
 8000e6e:	463c      	mov	r4, r7
 8000e70:	46b8      	mov	r8, r7
 8000e72:	46be      	mov	lr, r7
 8000e74:	2620      	movs	r6, #32
 8000e76:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e7a:	eba2 0208 	sub.w	r2, r2, r8
 8000e7e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e82:	e766      	b.n	8000d52 <__udivmoddi4+0xfa>
 8000e84:	4601      	mov	r1, r0
 8000e86:	e718      	b.n	8000cba <__udivmoddi4+0x62>
 8000e88:	4610      	mov	r0, r2
 8000e8a:	e72c      	b.n	8000ce6 <__udivmoddi4+0x8e>
 8000e8c:	f1c6 0220 	rsb	r2, r6, #32
 8000e90:	fa2e f302 	lsr.w	r3, lr, r2
 8000e94:	40b7      	lsls	r7, r6
 8000e96:	40b1      	lsls	r1, r6
 8000e98:	fa20 f202 	lsr.w	r2, r0, r2
 8000e9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ea0:	430a      	orrs	r2, r1
 8000ea2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ea6:	b2bc      	uxth	r4, r7
 8000ea8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb08 f904 	mul.w	r9, r8, r4
 8000eb6:	40b0      	lsls	r0, r6
 8000eb8:	4589      	cmp	r9, r1
 8000eba:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ebe:	b280      	uxth	r0, r0
 8000ec0:	d93e      	bls.n	8000f40 <__udivmoddi4+0x2e8>
 8000ec2:	1879      	adds	r1, r7, r1
 8000ec4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ec8:	d201      	bcs.n	8000ece <__udivmoddi4+0x276>
 8000eca:	4589      	cmp	r9, r1
 8000ecc:	d81f      	bhi.n	8000f0e <__udivmoddi4+0x2b6>
 8000ece:	eba1 0109 	sub.w	r1, r1, r9
 8000ed2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ed6:	fb09 f804 	mul.w	r8, r9, r4
 8000eda:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ede:	b292      	uxth	r2, r2
 8000ee0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee4:	4542      	cmp	r2, r8
 8000ee6:	d229      	bcs.n	8000f3c <__udivmoddi4+0x2e4>
 8000ee8:	18ba      	adds	r2, r7, r2
 8000eea:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eee:	d2c4      	bcs.n	8000e7a <__udivmoddi4+0x222>
 8000ef0:	4542      	cmp	r2, r8
 8000ef2:	d2c2      	bcs.n	8000e7a <__udivmoddi4+0x222>
 8000ef4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ef8:	443a      	add	r2, r7
 8000efa:	e7be      	b.n	8000e7a <__udivmoddi4+0x222>
 8000efc:	45f0      	cmp	r8, lr
 8000efe:	d29d      	bcs.n	8000e3c <__udivmoddi4+0x1e4>
 8000f00:	ebbe 0302 	subs.w	r3, lr, r2
 8000f04:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f08:	3801      	subs	r0, #1
 8000f0a:	46e1      	mov	r9, ip
 8000f0c:	e796      	b.n	8000e3c <__udivmoddi4+0x1e4>
 8000f0e:	eba7 0909 	sub.w	r9, r7, r9
 8000f12:	4449      	add	r1, r9
 8000f14:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f18:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1c:	fb09 f804 	mul.w	r8, r9, r4
 8000f20:	e7db      	b.n	8000eda <__udivmoddi4+0x282>
 8000f22:	4673      	mov	r3, lr
 8000f24:	e77f      	b.n	8000e26 <__udivmoddi4+0x1ce>
 8000f26:	4650      	mov	r0, sl
 8000f28:	e766      	b.n	8000df8 <__udivmoddi4+0x1a0>
 8000f2a:	4608      	mov	r0, r1
 8000f2c:	e6fd      	b.n	8000d2a <__udivmoddi4+0xd2>
 8000f2e:	443b      	add	r3, r7
 8000f30:	3a02      	subs	r2, #2
 8000f32:	e733      	b.n	8000d9c <__udivmoddi4+0x144>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	443b      	add	r3, r7
 8000f3a:	e71c      	b.n	8000d76 <__udivmoddi4+0x11e>
 8000f3c:	4649      	mov	r1, r9
 8000f3e:	e79c      	b.n	8000e7a <__udivmoddi4+0x222>
 8000f40:	eba1 0109 	sub.w	r1, r1, r9
 8000f44:	46c4      	mov	ip, r8
 8000f46:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4a:	fb09 f804 	mul.w	r8, r9, r4
 8000f4e:	e7c4      	b.n	8000eda <__udivmoddi4+0x282>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <STprintf>:
#include <stdio.h>
#include "STprintf.h"

static UART_HandleTypeDef* Huart;

void STprintf(UART_HandleTypeDef* huart){
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
	setbuf(stdout,NULL);
 8000f5c:	4b06      	ldr	r3, [pc, #24]	@ (8000f78 <STprintf+0x24>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	689b      	ldr	r3, [r3, #8]
 8000f62:	2100      	movs	r1, #0
 8000f64:	4618      	mov	r0, r3
 8000f66:	f003 fd67 	bl	8004a38 <setbuf>
	Huart = huart;
 8000f6a:	4a04      	ldr	r2, [pc, #16]	@ (8000f7c <STprintf+0x28>)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	6013      	str	r3, [r2, #0]
}
 8000f70:	bf00      	nop
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	20000018 	.word	0x20000018
 8000f7c:	200001f0 	.word	0x200001f0

08000f80 <_write>:

int _write(int file,char *ptr,int len){
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	60f8      	str	r0, [r7, #12]
 8000f88:	60b9      	str	r1, [r7, #8]
 8000f8a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(Huart, (uint8_t*)ptr, len, 10);
 8000f8c:	4b06      	ldr	r3, [pc, #24]	@ (8000fa8 <_write+0x28>)
 8000f8e:	6818      	ldr	r0, [r3, #0]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	b29a      	uxth	r2, r3
 8000f94:	230a      	movs	r3, #10
 8000f96:	68b9      	ldr	r1, [r7, #8]
 8000f98:	f002 f830 	bl	8002ffc <HAL_UART_Transmit>
	return len;
 8000f9c:	687b      	ldr	r3, [r7, #4]
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3710      	adds	r7, #16
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	200001f0 	.word	0x200001f0

08000fac <getDataIT>:
	}
	return;
}

// IT Function
void getDataIT(UART_HandleTypeDef* huart){
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
	FAF = 0;
 8000fb4:	4b05      	ldr	r3, [pc, #20]	@ (8000fcc <getDataIT+0x20>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(huart, &GIdata, 1);
 8000fba:	2201      	movs	r2, #1
 8000fbc:	4904      	ldr	r1, [pc, #16]	@ (8000fd0 <getDataIT+0x24>)
 8000fbe:	6878      	ldr	r0, [r7, #4]
 8000fc0:	f002 f8a7 	bl	8003112 <HAL_UART_Receive_IT>
}
 8000fc4:	bf00      	nop
 8000fc6:	3708      	adds	r7, #8
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	20000201 	.word	0x20000201
 8000fd0:	200001ff 	.word	0x200001ff

08000fd4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart){
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
	FAF = 1;
 8000fdc:	4b22      	ldr	r3, [pc, #136]	@ (8001068 <HAL_UART_RxCpltCallback+0x94>)
 8000fde:	2201      	movs	r2, #1
 8000fe0:	701a      	strb	r2, [r3, #0]
	static int GIcount;
	static int Itimeout;
	if(GIdata == 0xaf){
 8000fe2:	4b22      	ldr	r3, [pc, #136]	@ (800106c <HAL_UART_RxCpltCallback+0x98>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	2baf      	cmp	r3, #175	@ 0xaf
 8000fe8:	d106      	bne.n	8000ff8 <HAL_UART_RxCpltCallback+0x24>
		AFF = true;
 8000fea:	4b21      	ldr	r3, [pc, #132]	@ (8001070 <HAL_UART_RxCpltCallback+0x9c>)
 8000fec:	2201      	movs	r2, #1
 8000fee:	701a      	strb	r2, [r3, #0]
		GIcount = 0;
 8000ff0:	4b20      	ldr	r3, [pc, #128]	@ (8001074 <HAL_UART_RxCpltCallback+0xa0>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	601a      	str	r2, [r3, #0]
 8000ff6:	e00b      	b.n	8001010 <HAL_UART_RxCpltCallback+0x3c>
	}else{
		Itimeout++;
 8000ff8:	4b1f      	ldr	r3, [pc, #124]	@ (8001078 <HAL_UART_RxCpltCallback+0xa4>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	4a1e      	ldr	r2, [pc, #120]	@ (8001078 <HAL_UART_RxCpltCallback+0xa4>)
 8001000:	6013      	str	r3, [r2, #0]
		if(Itimeout >= TIMEOUT_MAX){
 8001002:	4b1d      	ldr	r3, [pc, #116]	@ (8001078 <HAL_UART_RxCpltCallback+0xa4>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	2b09      	cmp	r3, #9
 8001008:	dd02      	ble.n	8001010 <HAL_UART_RxCpltCallback+0x3c>
			Itimeout = 0;
 800100a:	4b1b      	ldr	r3, [pc, #108]	@ (8001078 <HAL_UART_RxCpltCallback+0xa4>)
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
		}
	}
	if(AFF == true){
 8001010:	4b17      	ldr	r3, [pc, #92]	@ (8001070 <HAL_UART_RxCpltCallback+0x9c>)
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d01e      	beq.n	8001056 <HAL_UART_RxCpltCallback+0x82>
		AIdata[GIcount] = GIdata;
 8001018:	4b16      	ldr	r3, [pc, #88]	@ (8001074 <HAL_UART_RxCpltCallback+0xa0>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a13      	ldr	r2, [pc, #76]	@ (800106c <HAL_UART_RxCpltCallback+0x98>)
 800101e:	7811      	ldrb	r1, [r2, #0]
 8001020:	4a16      	ldr	r2, [pc, #88]	@ (800107c <HAL_UART_RxCpltCallback+0xa8>)
 8001022:	54d1      	strb	r1, [r2, r3]
		GIcount++;
 8001024:	4b13      	ldr	r3, [pc, #76]	@ (8001074 <HAL_UART_RxCpltCallback+0xa0>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	3301      	adds	r3, #1
 800102a:	4a12      	ldr	r2, [pc, #72]	@ (8001074 <HAL_UART_RxCpltCallback+0xa0>)
 800102c:	6013      	str	r3, [r2, #0]
		if(GIcount == REV_SIZE){
 800102e:	4b11      	ldr	r3, [pc, #68]	@ (8001074 <HAL_UART_RxCpltCallback+0xa0>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2b0b      	cmp	r3, #11
 8001034:	d10f      	bne.n	8001056 <HAL_UART_RxCpltCallback+0x82>
			AFF = false;
 8001036:	4b0e      	ldr	r3, [pc, #56]	@ (8001070 <HAL_UART_RxCpltCallback+0x9c>)
 8001038:	2200      	movs	r2, #0
 800103a:	701a      	strb	r2, [r3, #0]
			if(ChSUM(AIdata) == 0xed){
 800103c:	480f      	ldr	r0, [pc, #60]	@ (800107c <HAL_UART_RxCpltCallback+0xa8>)
 800103e:	f000 f821 	bl	8001084 <ChSUM>
 8001042:	4603      	mov	r3, r0
 8001044:	2bed      	cmp	r3, #237	@ 0xed
 8001046:	d103      	bne.n	8001050 <HAL_UART_RxCpltCallback+0x7c>
				AddStruct(&data,AIdata);
 8001048:	490c      	ldr	r1, [pc, #48]	@ (800107c <HAL_UART_RxCpltCallback+0xa8>)
 800104a:	480d      	ldr	r0, [pc, #52]	@ (8001080 <HAL_UART_RxCpltCallback+0xac>)
 800104c:	f000 f846 	bl	80010dc <AddStruct>
			}
			GIcount = 0;
 8001050:	4b08      	ldr	r3, [pc, #32]	@ (8001074 <HAL_UART_RxCpltCallback+0xa0>)
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
		}
	}
	HAL_UART_Receive_IT(huart, &GIdata, 1);
 8001056:	2201      	movs	r2, #1
 8001058:	4904      	ldr	r1, [pc, #16]	@ (800106c <HAL_UART_RxCpltCallback+0x98>)
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f002 f859 	bl	8003112 <HAL_UART_Receive_IT>
}
 8001060:	bf00      	nop
 8001062:	3708      	adds	r7, #8
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20000201 	.word	0x20000201
 800106c:	200001ff 	.word	0x200001ff
 8001070:	20000200 	.word	0x20000200
 8001074:	2000021c 	.word	0x2000021c
 8001078:	20000220 	.word	0x20000220
 800107c:	200001f4 	.word	0x200001f4
 8001080:	20000204 	.word	0x20000204

08001084 <ChSUM>:

// All Function
uint8_t ChSUM(uint8_t* Adata){
 8001084:	b480      	push	{r7}
 8001086:	b085      	sub	sp, #20
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
	if(Adata[10] == 0xed){
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	330a      	adds	r3, #10
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	2bed      	cmp	r3, #237	@ 0xed
 8001094:	d11b      	bne.n	80010ce <ChSUM+0x4a>
		uint8_t revsum = 0;
 8001096:	2300      	movs	r3, #0
 8001098:	73fb      	strb	r3, [r7, #15]
		for(int i = 1;i < REV_SIZE - 2;i++){
 800109a:	2301      	movs	r3, #1
 800109c:	60bb      	str	r3, [r7, #8]
 800109e:	e009      	b.n	80010b4 <ChSUM+0x30>
			revsum += (int)Adata[i];
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	687a      	ldr	r2, [r7, #4]
 80010a4:	4413      	add	r3, r2
 80010a6:	781a      	ldrb	r2, [r3, #0]
 80010a8:	7bfb      	ldrb	r3, [r7, #15]
 80010aa:	4413      	add	r3, r2
 80010ac:	73fb      	strb	r3, [r7, #15]
		for(int i = 1;i < REV_SIZE - 2;i++){
 80010ae:	68bb      	ldr	r3, [r7, #8]
 80010b0:	3301      	adds	r3, #1
 80010b2:	60bb      	str	r3, [r7, #8]
 80010b4:	68bb      	ldr	r3, [r7, #8]
 80010b6:	2b08      	cmp	r3, #8
 80010b8:	ddf2      	ble.n	80010a0 <ChSUM+0x1c>
		}
		if(revsum == Adata[9]){
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	3309      	adds	r3, #9
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	7bfa      	ldrb	r2, [r7, #15]
 80010c2:	429a      	cmp	r2, r3
 80010c4:	d101      	bne.n	80010ca <ChSUM+0x46>
			return 0xed;
 80010c6:	23ed      	movs	r3, #237	@ 0xed
 80010c8:	e002      	b.n	80010d0 <ChSUM+0x4c>
		}else{
			return 0x00;
 80010ca:	2300      	movs	r3, #0
 80010cc:	e000      	b.n	80010d0 <ChSUM+0x4c>
		}
	}else{
		return 0xff;
 80010ce:	23ff      	movs	r3, #255	@ 0xff
	}
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3714      	adds	r7, #20
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr

080010dc <AddStruct>:

void AddStruct(getdata* Udata,uint8_t* Adata){
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	6039      	str	r1, [r7, #0]
	StructInit(Udata);
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	f000 f8bb 	bl	8001262 <StructInit>
	Udata->LX = Adata[1];
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	785a      	ldrb	r2, [r3, #1]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	701a      	strb	r2, [r3, #0]
	Udata->LY = Adata[2];
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	789a      	ldrb	r2, [r3, #2]
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	705a      	strb	r2, [r3, #1]
	Udata->L2 = Adata[5];
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	795a      	ldrb	r2, [r3, #5]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	709a      	strb	r2, [r3, #2]
	Udata->RX = Adata[3];
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	78da      	ldrb	r2, [r3, #3]
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	70da      	strb	r2, [r3, #3]
	Udata->RY = Adata[4];
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	791a      	ldrb	r2, [r3, #4]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	711a      	strb	r2, [r3, #4]
	Udata->R2 = Adata[6];
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	799a      	ldrb	r2, [r3, #6]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	715a      	strb	r2, [r3, #5]

	if(Adata[7] & 0x01)	Udata->TRIANGLE = 1;
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	3307      	adds	r3, #7
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	f003 0301 	and.w	r3, r3, #1
 8001126:	2b00      	cmp	r3, #0
 8001128:	d002      	beq.n	8001130 <AddStruct+0x54>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2201      	movs	r2, #1
 800112e:	719a      	strb	r2, [r3, #6]
	if(Adata[7] & 0x02)	Udata->CIRCLE 	= 1;
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	3307      	adds	r3, #7
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	f003 0302 	and.w	r3, r3, #2
 800113a:	2b00      	cmp	r3, #0
 800113c:	d002      	beq.n	8001144 <AddStruct+0x68>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2201      	movs	r2, #1
 8001142:	71da      	strb	r2, [r3, #7]
	if(Adata[7] & 0x04)	Udata->CROSS 	= 1;
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	3307      	adds	r3, #7
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	f003 0304 	and.w	r3, r3, #4
 800114e:	2b00      	cmp	r3, #0
 8001150:	d002      	beq.n	8001158 <AddStruct+0x7c>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2201      	movs	r2, #1
 8001156:	721a      	strb	r2, [r3, #8]
	if(Adata[7] & 0x08)	Udata->SQUARE 	= 1;
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	3307      	adds	r3, #7
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	f003 0308 	and.w	r3, r3, #8
 8001162:	2b00      	cmp	r3, #0
 8001164:	d002      	beq.n	800116c <AddStruct+0x90>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	2201      	movs	r2, #1
 800116a:	725a      	strb	r2, [r3, #9]
	if(Adata[7] & 0x10)	Udata->UP 		= 1;
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	3307      	adds	r3, #7
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	f003 0310 	and.w	r3, r3, #16
 8001176:	2b00      	cmp	r3, #0
 8001178:	d002      	beq.n	8001180 <AddStruct+0xa4>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2201      	movs	r2, #1
 800117e:	729a      	strb	r2, [r3, #10]
	if(Adata[7] & 0x20)	Udata->RIGHT 	= 1;
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	3307      	adds	r3, #7
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	f003 0320 	and.w	r3, r3, #32
 800118a:	2b00      	cmp	r3, #0
 800118c:	d002      	beq.n	8001194 <AddStruct+0xb8>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2201      	movs	r2, #1
 8001192:	72da      	strb	r2, [r3, #11]
	if(Adata[7] & 0x40)	Udata->DOWN 	= 1;
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	3307      	adds	r3, #7
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d002      	beq.n	80011a8 <AddStruct+0xcc>
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2201      	movs	r2, #1
 80011a6:	731a      	strb	r2, [r3, #12]
	if(Adata[7] & 0x80)	Udata->LEFT		= 1;
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	3307      	adds	r3, #7
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	b25b      	sxtb	r3, r3
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	da02      	bge.n	80011ba <AddStruct+0xde>
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2201      	movs	r2, #1
 80011b8:	735a      	strb	r2, [r3, #13]

	if(Adata[8] & 0x01)	Udata->L1 		= 1;
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	3308      	adds	r3, #8
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	f003 0301 	and.w	r3, r3, #1
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d002      	beq.n	80011ce <AddStruct+0xf2>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2201      	movs	r2, #1
 80011cc:	739a      	strb	r2, [r3, #14]
	if(Adata[8] & 0x02)	Udata->L3		= 1;
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	3308      	adds	r3, #8
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	f003 0302 	and.w	r3, r3, #2
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d002      	beq.n	80011e2 <AddStruct+0x106>
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2201      	movs	r2, #1
 80011e0:	73da      	strb	r2, [r3, #15]
	if(Adata[8] & 0x04)	Udata->R1		= 1;
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	3308      	adds	r3, #8
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	f003 0304 	and.w	r3, r3, #4
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d002      	beq.n	80011f6 <AddStruct+0x11a>
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2201      	movs	r2, #1
 80011f4:	741a      	strb	r2, [r3, #16]
	if(Adata[8] & 0x08)	Udata->R3		= 1;
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	3308      	adds	r3, #8
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	f003 0308 	and.w	r3, r3, #8
 8001200:	2b00      	cmp	r3, #0
 8001202:	d002      	beq.n	800120a <AddStruct+0x12e>
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2201      	movs	r2, #1
 8001208:	745a      	strb	r2, [r3, #17]
	if(Adata[8] & 0x10)	Udata->SHARE 	= 1;
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	3308      	adds	r3, #8
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	f003 0310 	and.w	r3, r3, #16
 8001214:	2b00      	cmp	r3, #0
 8001216:	d002      	beq.n	800121e <AddStruct+0x142>
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2201      	movs	r2, #1
 800121c:	749a      	strb	r2, [r3, #18]
	if(Adata[8] & 0x20)	Udata->OPTIONS 	= 1;
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	3308      	adds	r3, #8
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	f003 0320 	and.w	r3, r3, #32
 8001228:	2b00      	cmp	r3, #0
 800122a:	d002      	beq.n	8001232 <AddStruct+0x156>
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2201      	movs	r2, #1
 8001230:	74da      	strb	r2, [r3, #19]
	if(Adata[8] & 0x40)	Udata->PS 		= 1;
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	3308      	adds	r3, #8
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800123c:	2b00      	cmp	r3, #0
 800123e:	d002      	beq.n	8001246 <AddStruct+0x16a>
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2201      	movs	r2, #1
 8001244:	751a      	strb	r2, [r3, #20]
	if(Adata[8] & 0x80)	Udata->TOUCHPAD = 1;
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	3308      	adds	r3, #8
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	b25b      	sxtb	r3, r3
 800124e:	2b00      	cmp	r3, #0
 8001250:	da03      	bge.n	800125a <AddStruct+0x17e>
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2201      	movs	r2, #1
 8001256:	755a      	strb	r2, [r3, #21]

	return;
 8001258:	bf00      	nop
 800125a:	bf00      	nop
}
 800125c:	3708      	adds	r7, #8
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <StructInit>:

void StructInit(getdata* Udata){
 8001262:	b480      	push	{r7}
 8001264:	b083      	sub	sp, #12
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
	Udata->LX = 0x80;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2280      	movs	r2, #128	@ 0x80
 800126e:	701a      	strb	r2, [r3, #0]
	Udata->LY = 0x80;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2280      	movs	r2, #128	@ 0x80
 8001274:	705a      	strb	r2, [r3, #1]
	Udata->L2 = 0x00;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2200      	movs	r2, #0
 800127a:	709a      	strb	r2, [r3, #2]
	Udata->RX = 0x80;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2280      	movs	r2, #128	@ 0x80
 8001280:	70da      	strb	r2, [r3, #3]
	Udata->RY = 0x80;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2280      	movs	r2, #128	@ 0x80
 8001286:	711a      	strb	r2, [r3, #4]
	Udata->R2 = 0x00;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2200      	movs	r2, #0
 800128c:	715a      	strb	r2, [r3, #5]

	Udata->TRIANGLE = 0;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2200      	movs	r2, #0
 8001292:	719a      	strb	r2, [r3, #6]
	Udata->CIRCLE = 0;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2200      	movs	r2, #0
 8001298:	71da      	strb	r2, [r3, #7]
	Udata->CROSS = 0;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	2200      	movs	r2, #0
 800129e:	721a      	strb	r2, [r3, #8]
	Udata->SQUARE = 0;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2200      	movs	r2, #0
 80012a4:	725a      	strb	r2, [r3, #9]
	Udata->UP = 0;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2200      	movs	r2, #0
 80012aa:	729a      	strb	r2, [r3, #10]
	Udata->RIGHT = 0;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2200      	movs	r2, #0
 80012b0:	72da      	strb	r2, [r3, #11]
	Udata->DOWN = 0;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2200      	movs	r2, #0
 80012b6:	731a      	strb	r2, [r3, #12]
	Udata->LEFT = 0;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2200      	movs	r2, #0
 80012bc:	735a      	strb	r2, [r3, #13]
	Udata->L1 = 0;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2200      	movs	r2, #0
 80012c2:	739a      	strb	r2, [r3, #14]
	Udata->L3 = 0;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2200      	movs	r2, #0
 80012c8:	73da      	strb	r2, [r3, #15]
	Udata->R1 = 0;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	2200      	movs	r2, #0
 80012ce:	741a      	strb	r2, [r3, #16]
	Udata->R3 = 0;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2200      	movs	r2, #0
 80012d4:	745a      	strb	r2, [r3, #17]
	Udata->SHARE = 0;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2200      	movs	r2, #0
 80012da:	749a      	strb	r2, [r3, #18]
	Udata->OPTIONS = 0;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	2200      	movs	r2, #0
 80012e0:	74da      	strb	r2, [r3, #19]
	Udata->PS = 0;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2200      	movs	r2, #0
 80012e6:	751a      	strb	r2, [r3, #20]
	Udata->TOUCHPAD = 0;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2200      	movs	r2, #0
 80012ec:	755a      	strb	r2, [r3, #21]

	return;
 80012ee:	bf00      	nop
}
 80012f0:	370c      	adds	r7, #12
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
	...

080012fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001302:	f000 fd1f 	bl	8001d44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001306:	f000 f821 	bl	800134c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800130a:	f000 f8d3 	bl	80014b4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800130e:	f000 f87d 	bl	800140c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001312:	f000 f8a5 	bl	8001460 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  STprintf(&huart2);
 8001316:	480a      	ldr	r0, [pc, #40]	@ (8001340 <main+0x44>)
 8001318:	f7ff fe1c 	bl	8000f54 <STprintf>
  uint8_t Out[8] = {0};
 800131c:	463b      	mov	r3, r7
 800131e:	2200      	movs	r2, #0
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	605a      	str	r2, [r3, #4]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  getDataIT(&huart1);
 8001324:	4807      	ldr	r0, [pc, #28]	@ (8001344 <main+0x48>)
 8001326:	f7ff fe41 	bl	8000fac <getDataIT>
//		  AllShowP(data);
//	  }
//	  printf("%d ",FAF);
//	  printf("LX:%+4d LY:%+4d RX:%+4d RY:%+4d \r\n",halfX(data.LX),halfY(data.LY),halfX(data.RX),halfY(data.RY));
//	  HAL_Delay(250);
	  MoveST(Out,data.LX,data.LY,data.RY);
 800132a:	4b07      	ldr	r3, [pc, #28]	@ (8001348 <main+0x4c>)
 800132c:	7819      	ldrb	r1, [r3, #0]
 800132e:	4b06      	ldr	r3, [pc, #24]	@ (8001348 <main+0x4c>)
 8001330:	785a      	ldrb	r2, [r3, #1]
 8001332:	4b05      	ldr	r3, [pc, #20]	@ (8001348 <main+0x4c>)
 8001334:	791b      	ldrb	r3, [r3, #4]
 8001336:	4638      	mov	r0, r7
 8001338:	f000 f91a 	bl	8001570 <MoveST>
	  getDataIT(&huart1);
 800133c:	bf00      	nop
 800133e:	e7f1      	b.n	8001324 <main+0x28>
 8001340:	2000026c 	.word	0x2000026c
 8001344:	20000224 	.word	0x20000224
 8001348:	20000204 	.word	0x20000204

0800134c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b094      	sub	sp, #80	@ 0x50
 8001350:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001352:	f107 031c 	add.w	r3, r7, #28
 8001356:	2234      	movs	r2, #52	@ 0x34
 8001358:	2100      	movs	r1, #0
 800135a:	4618      	mov	r0, r3
 800135c:	f003 fd00 	bl	8004d60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001360:	f107 0308 	add.w	r3, r7, #8
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	605a      	str	r2, [r3, #4]
 800136a:	609a      	str	r2, [r3, #8]
 800136c:	60da      	str	r2, [r3, #12]
 800136e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001370:	2300      	movs	r3, #0
 8001372:	607b      	str	r3, [r7, #4]
 8001374:	4b23      	ldr	r3, [pc, #140]	@ (8001404 <SystemClock_Config+0xb8>)
 8001376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001378:	4a22      	ldr	r2, [pc, #136]	@ (8001404 <SystemClock_Config+0xb8>)
 800137a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800137e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001380:	4b20      	ldr	r3, [pc, #128]	@ (8001404 <SystemClock_Config+0xb8>)
 8001382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001384:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001388:	607b      	str	r3, [r7, #4]
 800138a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800138c:	2300      	movs	r3, #0
 800138e:	603b      	str	r3, [r7, #0]
 8001390:	4b1d      	ldr	r3, [pc, #116]	@ (8001408 <SystemClock_Config+0xbc>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001398:	4a1b      	ldr	r2, [pc, #108]	@ (8001408 <SystemClock_Config+0xbc>)
 800139a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800139e:	6013      	str	r3, [r2, #0]
 80013a0:	4b19      	ldr	r3, [pc, #100]	@ (8001408 <SystemClock_Config+0xbc>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80013a8:	603b      	str	r3, [r7, #0]
 80013aa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013ac:	2302      	movs	r3, #2
 80013ae:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013b0:	2301      	movs	r3, #1
 80013b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013b4:	2310      	movs	r3, #16
 80013b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80013b8:	2300      	movs	r3, #0
 80013ba:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013bc:	f107 031c 	add.w	r3, r7, #28
 80013c0:	4618      	mov	r0, r3
 80013c2:	f001 fb2d 	bl	8002a20 <HAL_RCC_OscConfig>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80013cc:	f000 f88c 	bl	80014e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013d0:	230f      	movs	r3, #15
 80013d2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80013d4:	2300      	movs	r3, #0
 80013d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013d8:	2300      	movs	r3, #0
 80013da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013dc:	2300      	movs	r3, #0
 80013de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013e0:	2300      	movs	r3, #0
 80013e2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013e4:	f107 0308 	add.w	r3, r7, #8
 80013e8:	2100      	movs	r1, #0
 80013ea:	4618      	mov	r0, r3
 80013ec:	f001 f854 	bl	8002498 <HAL_RCC_ClockConfig>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <SystemClock_Config+0xae>
  {
    Error_Handler();
 80013f6:	f000 f877 	bl	80014e8 <Error_Handler>
  }
}
 80013fa:	bf00      	nop
 80013fc:	3750      	adds	r7, #80	@ 0x50
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	40023800 	.word	0x40023800
 8001408:	40007000 	.word	0x40007000

0800140c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001410:	4b11      	ldr	r3, [pc, #68]	@ (8001458 <MX_USART1_UART_Init+0x4c>)
 8001412:	4a12      	ldr	r2, [pc, #72]	@ (800145c <MX_USART1_UART_Init+0x50>)
 8001414:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8001416:	4b10      	ldr	r3, [pc, #64]	@ (8001458 <MX_USART1_UART_Init+0x4c>)
 8001418:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 800141c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800141e:	4b0e      	ldr	r3, [pc, #56]	@ (8001458 <MX_USART1_UART_Init+0x4c>)
 8001420:	2200      	movs	r2, #0
 8001422:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001424:	4b0c      	ldr	r3, [pc, #48]	@ (8001458 <MX_USART1_UART_Init+0x4c>)
 8001426:	2200      	movs	r2, #0
 8001428:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800142a:	4b0b      	ldr	r3, [pc, #44]	@ (8001458 <MX_USART1_UART_Init+0x4c>)
 800142c:	2200      	movs	r2, #0
 800142e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001430:	4b09      	ldr	r3, [pc, #36]	@ (8001458 <MX_USART1_UART_Init+0x4c>)
 8001432:	220c      	movs	r2, #12
 8001434:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001436:	4b08      	ldr	r3, [pc, #32]	@ (8001458 <MX_USART1_UART_Init+0x4c>)
 8001438:	2200      	movs	r2, #0
 800143a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800143c:	4b06      	ldr	r3, [pc, #24]	@ (8001458 <MX_USART1_UART_Init+0x4c>)
 800143e:	2200      	movs	r2, #0
 8001440:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001442:	4805      	ldr	r0, [pc, #20]	@ (8001458 <MX_USART1_UART_Init+0x4c>)
 8001444:	f001 fd8a 	bl	8002f5c <HAL_UART_Init>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800144e:	f000 f84b 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	20000224 	.word	0x20000224
 800145c:	40011000 	.word	0x40011000

08001460 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001464:	4b11      	ldr	r3, [pc, #68]	@ (80014ac <MX_USART2_UART_Init+0x4c>)
 8001466:	4a12      	ldr	r2, [pc, #72]	@ (80014b0 <MX_USART2_UART_Init+0x50>)
 8001468:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800146a:	4b10      	ldr	r3, [pc, #64]	@ (80014ac <MX_USART2_UART_Init+0x4c>)
 800146c:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001470:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001472:	4b0e      	ldr	r3, [pc, #56]	@ (80014ac <MX_USART2_UART_Init+0x4c>)
 8001474:	2200      	movs	r2, #0
 8001476:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001478:	4b0c      	ldr	r3, [pc, #48]	@ (80014ac <MX_USART2_UART_Init+0x4c>)
 800147a:	2200      	movs	r2, #0
 800147c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800147e:	4b0b      	ldr	r3, [pc, #44]	@ (80014ac <MX_USART2_UART_Init+0x4c>)
 8001480:	2200      	movs	r2, #0
 8001482:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001484:	4b09      	ldr	r3, [pc, #36]	@ (80014ac <MX_USART2_UART_Init+0x4c>)
 8001486:	220c      	movs	r2, #12
 8001488:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800148a:	4b08      	ldr	r3, [pc, #32]	@ (80014ac <MX_USART2_UART_Init+0x4c>)
 800148c:	2200      	movs	r2, #0
 800148e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001490:	4b06      	ldr	r3, [pc, #24]	@ (80014ac <MX_USART2_UART_Init+0x4c>)
 8001492:	2200      	movs	r2, #0
 8001494:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001496:	4805      	ldr	r0, [pc, #20]	@ (80014ac <MX_USART2_UART_Init+0x4c>)
 8001498:	f001 fd60 	bl	8002f5c <HAL_UART_Init>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014a2:	f000 f821 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014a6:	bf00      	nop
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	2000026c 	.word	0x2000026c
 80014b0:	40004400 	.word	0x40004400

080014b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	607b      	str	r3, [r7, #4]
 80014be:	4b09      	ldr	r3, [pc, #36]	@ (80014e4 <MX_GPIO_Init+0x30>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c2:	4a08      	ldr	r2, [pc, #32]	@ (80014e4 <MX_GPIO_Init+0x30>)
 80014c4:	f043 0301 	orr.w	r3, r3, #1
 80014c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ca:	4b06      	ldr	r3, [pc, #24]	@ (80014e4 <MX_GPIO_Init+0x30>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	607b      	str	r3, [r7, #4]
 80014d4:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80014d6:	bf00      	nop
 80014d8:	370c      	adds	r7, #12
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	40023800 	.word	0x40023800

080014e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014ec:	b672      	cpsid	i
}
 80014ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014f0:	bf00      	nop
 80014f2:	e7fd      	b.n	80014f0 <Error_Handler+0x8>

080014f4 <halfX>:
#include <stdio.h>

// L / R , UP / DOWN , DIGITAL / PWM
enum {LUD,RUD,LDD,RDD,LUP,RUP,LDP,RDP};

signed char halfX(uint8_t X){
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	71fb      	strb	r3, [r7, #7]
	if(X > 0x7f - TOLE_VALUE && X < 0x7f + TOLE_VALUE){
 80014fe:	79fb      	ldrb	r3, [r7, #7]
 8001500:	2b75      	cmp	r3, #117	@ 0x75
 8001502:	d904      	bls.n	800150e <halfX+0x1a>
 8001504:	79fb      	ldrb	r3, [r7, #7]
 8001506:	2b88      	cmp	r3, #136	@ 0x88
 8001508:	d801      	bhi.n	800150e <halfX+0x1a>
		return 0;
 800150a:	2300      	movs	r3, #0
 800150c:	e008      	b.n	8001520 <halfX+0x2c>
	}else {
		if(X - 0x7f < -0x7f){
			return -0x7f;
		}else if(X - 0x7f > 0x7f){
 800150e:	79fb      	ldrb	r3, [r7, #7]
 8001510:	2bff      	cmp	r3, #255	@ 0xff
 8001512:	d101      	bne.n	8001518 <halfX+0x24>
			return 0x7f;
 8001514:	237f      	movs	r3, #127	@ 0x7f
 8001516:	e003      	b.n	8001520 <halfX+0x2c>
		}else {
			return X - 0x7f;
 8001518:	79fb      	ldrb	r3, [r7, #7]
 800151a:	3b7f      	subs	r3, #127	@ 0x7f
 800151c:	b2db      	uxtb	r3, r3
 800151e:	b25b      	sxtb	r3, r3
		}
	}
}
 8001520:	4618      	mov	r0, r3
 8001522:	370c      	adds	r7, #12
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr

0800152c <halfY>:

signed char halfY(uint8_t Y){
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
 8001532:	4603      	mov	r3, r0
 8001534:	71fb      	strb	r3, [r7, #7]
	if(Y > 0x7f - TOLE_VALUE && Y < 0x7f + TOLE_VALUE){
 8001536:	79fb      	ldrb	r3, [r7, #7]
 8001538:	2b75      	cmp	r3, #117	@ 0x75
 800153a:	d904      	bls.n	8001546 <halfY+0x1a>
 800153c:	79fb      	ldrb	r3, [r7, #7]
 800153e:	2b88      	cmp	r3, #136	@ 0x88
 8001540:	d801      	bhi.n	8001546 <halfY+0x1a>
		return 0;
 8001542:	2300      	movs	r3, #0
 8001544:	e00d      	b.n	8001562 <halfY+0x36>
	}else {
		if(0x7f - Y < -0x7f){
 8001546:	79fb      	ldrb	r3, [r7, #7]
 8001548:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 800154c:	f113 0f7f 	cmn.w	r3, #127	@ 0x7f
 8001550:	da02      	bge.n	8001558 <halfY+0x2c>
			return -0x7f;
 8001552:	f06f 037e 	mvn.w	r3, #126	@ 0x7e
 8001556:	e004      	b.n	8001562 <halfY+0x36>
		}else if(0x7f - Y > 0x7f){
			return 0x7f;
		}else {
			return 0x7f - Y;
 8001558:	79fb      	ldrb	r3, [r7, #7]
 800155a:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 800155e:	b2db      	uxtb	r3, r3
 8001560:	b25b      	sxtb	r3, r3
		}
	}
}
 8001562:	4618      	mov	r0, r3
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
	...

08001570 <MoveST>:

void MoveST(uint8_t *Udata,uint8_t stX,uint8_t stY,uint8_t stV){ // Udata[0]  Udata[1]  Udata[2]  Udata[3] 
 8001570:	b5b0      	push	{r4, r5, r7, lr}
 8001572:	b0a0      	sub	sp, #128	@ 0x80
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	4608      	mov	r0, r1
 800157a:	4611      	mov	r1, r2
 800157c:	461a      	mov	r2, r3
 800157e:	4603      	mov	r3, r0
 8001580:	70fb      	strb	r3, [r7, #3]
 8001582:	460b      	mov	r3, r1
 8001584:	70bb      	strb	r3, [r7, #2]
 8001586:	4613      	mov	r3, r2
 8001588:	707b      	strb	r3, [r7, #1]
#define PLUS 45
	signed char PosX;
	signed char PosY;
	double Adata[8] = {0};
 800158a:	f107 0308 	add.w	r3, r7, #8
 800158e:	2240      	movs	r2, #64	@ 0x40
 8001590:	2100      	movs	r1, #0
 8001592:	4618      	mov	r0, r3
 8001594:	f003 fbe4 	bl	8004d60 <memset>
	double theta;
	double theta_plus;
	double COS;
	double SIN;

	PosX = halfX(stX);
 8001598:	78fb      	ldrb	r3, [r7, #3]
 800159a:	4618      	mov	r0, r3
 800159c:	f7ff ffaa 	bl	80014f4 <halfX>
 80015a0:	4603      	mov	r3, r0
 80015a2:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
	PosY = halfY(stY);
 80015a6:	78bb      	ldrb	r3, [r7, #2]
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7ff ffbf 	bl	800152c <halfY>
 80015ae:	4603      	mov	r3, r0
 80015b0:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
	if(PosX == 0 && PosY == 0){
 80015b4:	f997 3063 	ldrsb.w	r3, [r7, #99]	@ 0x63
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d110      	bne.n	80015de <MoveST+0x6e>
 80015bc:	f997 3062 	ldrsb.w	r3, [r7, #98]	@ 0x62
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d10c      	bne.n	80015de <MoveST+0x6e>
		COS = 0;
 80015c4:	f04f 0200 	mov.w	r2, #0
 80015c8:	f04f 0300 	mov.w	r3, #0
 80015cc:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
		SIN = 0;
 80015d0:	f04f 0200 	mov.w	r2, #0
 80015d4:	f04f 0300 	mov.w	r3, #0
 80015d8:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
 80015dc:	e09a      	b.n	8001714 <MoveST+0x1a4>
	}else {
		Z = sqrt(pow(PosX,2) + pow(PosY,2));
 80015de:	f997 3063 	ldrsb.w	r3, [r7, #99]	@ 0x63
 80015e2:	4618      	mov	r0, r3
 80015e4:	f7fe ffbe 	bl	8000564 <__aeabi_i2d>
 80015e8:	4602      	mov	r2, r0
 80015ea:	460b      	mov	r3, r1
 80015ec:	ed9f 1bae 	vldr	d1, [pc, #696]	@ 80018a8 <MoveST+0x338>
 80015f0:	ec43 2b10 	vmov	d0, r2, r3
 80015f4:	f005 fa46 	bl	8006a84 <pow>
 80015f8:	ec55 4b10 	vmov	r4, r5, d0
 80015fc:	f997 3062 	ldrsb.w	r3, [r7, #98]	@ 0x62
 8001600:	4618      	mov	r0, r3
 8001602:	f7fe ffaf 	bl	8000564 <__aeabi_i2d>
 8001606:	4602      	mov	r2, r0
 8001608:	460b      	mov	r3, r1
 800160a:	ed9f 1ba7 	vldr	d1, [pc, #668]	@ 80018a8 <MoveST+0x338>
 800160e:	ec43 2b10 	vmov	d0, r2, r3
 8001612:	f005 fa37 	bl	8006a84 <pow>
 8001616:	ec53 2b10 	vmov	r2, r3, d0
 800161a:	4620      	mov	r0, r4
 800161c:	4629      	mov	r1, r5
 800161e:	f7fe fe55 	bl	80002cc <__adddf3>
 8001622:	4602      	mov	r2, r0
 8001624:	460b      	mov	r3, r1
 8001626:	ec43 2b17 	vmov	d7, r2, r3
 800162a:	eeb0 0a47 	vmov.f32	s0, s14
 800162e:	eef0 0a67 	vmov.f32	s1, s15
 8001632:	f005 fa97 	bl	8006b64 <sqrt>
 8001636:	ed87 0b16 	vstr	d0, [r7, #88]	@ 0x58
		theta = atan((double)PosY / (double)PosX);
 800163a:	f997 3062 	ldrsb.w	r3, [r7, #98]	@ 0x62
 800163e:	4618      	mov	r0, r3
 8001640:	f7fe ff90 	bl	8000564 <__aeabi_i2d>
 8001644:	4604      	mov	r4, r0
 8001646:	460d      	mov	r5, r1
 8001648:	f997 3063 	ldrsb.w	r3, [r7, #99]	@ 0x63
 800164c:	4618      	mov	r0, r3
 800164e:	f7fe ff89 	bl	8000564 <__aeabi_i2d>
 8001652:	4602      	mov	r2, r0
 8001654:	460b      	mov	r3, r1
 8001656:	4620      	mov	r0, r4
 8001658:	4629      	mov	r1, r5
 800165a:	f7ff f917 	bl	800088c <__aeabi_ddiv>
 800165e:	4602      	mov	r2, r0
 8001660:	460b      	mov	r3, r1
 8001662:	ec43 2b17 	vmov	d7, r2, r3
 8001666:	eeb0 0a47 	vmov.f32	s0, s14
 800166a:	eef0 0a67 	vmov.f32	s1, s15
 800166e:	f005 faa7 	bl	8006bc0 <atan>
 8001672:	ed87 0b1e 	vstr	d0, [r7, #120]	@ 0x78
		if(PosX < 0){
 8001676:	f997 3063 	ldrsb.w	r3, [r7, #99]	@ 0x63
 800167a:	2b00      	cmp	r3, #0
 800167c:	da0a      	bge.n	8001694 <MoveST+0x124>
			theta += M_PI;
 800167e:	a391      	add	r3, pc, #580	@ (adr r3, 80018c4 <MoveST+0x354>)
 8001680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001684:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001688:	f7fe fe20 	bl	80002cc <__adddf3>
 800168c:	4602      	mov	r2, r0
 800168e:	460b      	mov	r3, r1
 8001690:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
		}
		if(theta < 0){
 8001694:	f04f 0200 	mov.w	r2, #0
 8001698:	f04f 0300 	mov.w	r3, #0
 800169c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80016a0:	f7ff fa3c 	bl	8000b1c <__aeabi_dcmplt>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d00a      	beq.n	80016c0 <MoveST+0x150>
			theta += 2 * M_PI;
 80016aa:	a388      	add	r3, pc, #544	@ (adr r3, 80018cc <MoveST+0x35c>)
 80016ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b0:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80016b4:	f7fe fe0a 	bl	80002cc <__adddf3>
 80016b8:	4602      	mov	r2, r0
 80016ba:	460b      	mov	r3, r1
 80016bc:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
		}
		theta_plus = theta - rad(PLUS);
 80016c0:	ed9f 0b7b 	vldr	d0, [pc, #492]	@ 80018b0 <MoveST+0x340>
 80016c4:	f000 f94c 	bl	8001960 <rad>
 80016c8:	ec53 2b10 	vmov	r2, r3, d0
 80016cc:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80016d0:	f7fe fdfa 	bl	80002c8 <__aeabi_dsub>
 80016d4:	4602      	mov	r2, r0
 80016d6:	460b      	mov	r3, r1
 80016d8:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
		COS = Z * cos(theta_plus);
 80016dc:	ed97 0b14 	vldr	d0, [r7, #80]	@ 0x50
 80016e0:	f005 fc06 	bl	8006ef0 <cos>
 80016e4:	ec53 2b10 	vmov	r2, r3, d0
 80016e8:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 80016ec:	f7fe ffa4 	bl	8000638 <__aeabi_dmul>
 80016f0:	4602      	mov	r2, r0
 80016f2:	460b      	mov	r3, r1
 80016f4:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
		SIN = Z * sin(theta_plus);
 80016f8:	ed97 0b14 	vldr	d0, [r7, #80]	@ 0x50
 80016fc:	f005 fc54 	bl	8006fa8 <sin>
 8001700:	ec53 2b10 	vmov	r2, r3, d0
 8001704:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8001708:	f7fe ff96 	bl	8000638 <__aeabi_dmul>
 800170c:	4602      	mov	r2, r0
 800170e:	460b      	mov	r3, r1
 8001710:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
	}

	Adata[LUP] = COS;
 8001714:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001718:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
	Adata[RDP] = COS;
 800171c:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001720:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
//	}else {
//		Udata[LUP] = (uint8_t)COS;
//		Udata[LUD] = 0;
//	}

	Adata[RUP] = SIN;
 8001724:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8001728:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	Adata[LDP] = SIN;
 800172c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8001730:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
//	Udata[RDD] = Udata[LUD];
//	Adata[RDP] = Adata[LUP];
//	Adata[LDP] = Adata[RUP];

	double Vroll;
	Vroll = (double)halfY(stV);
 8001734:	787b      	ldrb	r3, [r7, #1]
 8001736:	4618      	mov	r0, r3
 8001738:	f7ff fef8 	bl	800152c <halfY>
 800173c:	4603      	mov	r3, r0
 800173e:	4618      	mov	r0, r3
 8001740:	f7fe ff10 	bl	8000564 <__aeabi_i2d>
 8001744:	4602      	mov	r2, r0
 8001746:	460b      	mov	r3, r1
 8001748:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
	if(Vroll < 0){ //left
 800174c:	f04f 0200 	mov.w	r2, #0
 8001750:	f04f 0300 	mov.w	r3, #0
 8001754:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8001758:	f7ff f9e0 	bl	8000b1c <__aeabi_dcmplt>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d028      	beq.n	80017b4 <MoveST+0x244>
		Adata[LUP] += Vroll;
 8001762:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001766:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800176a:	f7fe fdaf 	bl	80002cc <__adddf3>
 800176e:	4602      	mov	r2, r0
 8001770:	460b      	mov	r3, r1
 8001772:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		Adata[LDP] += Vroll;
 8001776:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 800177a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800177e:	f7fe fda5 	bl	80002cc <__adddf3>
 8001782:	4602      	mov	r2, r0
 8001784:	460b      	mov	r3, r1
 8001786:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		Adata[RUP] -= Vroll;
 800178a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800178e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001792:	f7fe fd99 	bl	80002c8 <__aeabi_dsub>
 8001796:	4602      	mov	r2, r0
 8001798:	460b      	mov	r3, r1
 800179a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
		Adata[RDP] -= Vroll;
 800179e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 80017a2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80017a6:	f7fe fd8f 	bl	80002c8 <__aeabi_dsub>
 80017aa:	4602      	mov	r2, r0
 80017ac:	460b      	mov	r3, r1
 80017ae:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 80017b2:	e027      	b.n	8001804 <MoveST+0x294>
//		printf("left  ");
	}else{ // right
		Adata[LUP] -= Vroll;
 80017b4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80017b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80017bc:	f7fe fd84 	bl	80002c8 <__aeabi_dsub>
 80017c0:	4602      	mov	r2, r0
 80017c2:	460b      	mov	r3, r1
 80017c4:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		Adata[LDP] -= Vroll;
 80017c8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80017cc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80017d0:	f7fe fd7a 	bl	80002c8 <__aeabi_dsub>
 80017d4:	4602      	mov	r2, r0
 80017d6:	460b      	mov	r3, r1
 80017d8:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		Adata[RUP] += Vroll;
 80017dc:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80017e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80017e4:	f7fe fd72 	bl	80002cc <__adddf3>
 80017e8:	4602      	mov	r2, r0
 80017ea:	460b      	mov	r3, r1
 80017ec:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
		Adata[RDP] += Vroll;
 80017f0:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 80017f4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80017f8:	f7fe fd68 	bl	80002cc <__adddf3>
 80017fc:	4602      	mov	r2, r0
 80017fe:	460b      	mov	r3, r1
 8001800:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
//		printf("right ");
	}

	for(int i = 0;i < 4;i++){
 8001804:	2300      	movs	r3, #0
 8001806:	667b      	str	r3, [r7, #100]	@ 0x64
 8001808:	e09d      	b.n	8001946 <MoveST+0x3d6>
		if(Adata[i+4] < 0){
 800180a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800180c:	3304      	adds	r3, #4
 800180e:	00db      	lsls	r3, r3, #3
 8001810:	3380      	adds	r3, #128	@ 0x80
 8001812:	443b      	add	r3, r7
 8001814:	3b78      	subs	r3, #120	@ 0x78
 8001816:	e9d3 0100 	ldrd	r0, r1, [r3]
 800181a:	f04f 0200 	mov.w	r2, #0
 800181e:	f04f 0300 	mov.w	r3, #0
 8001822:	f7ff f97b 	bl	8000b1c <__aeabi_dcmplt>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d053      	beq.n	80018d4 <MoveST+0x364>
			if(Adata[i+4] < -0x7f){
 800182c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800182e:	3304      	adds	r3, #4
 8001830:	00db      	lsls	r3, r3, #3
 8001832:	3380      	adds	r3, #128	@ 0x80
 8001834:	443b      	add	r3, r7
 8001836:	3b78      	subs	r3, #120	@ 0x78
 8001838:	e9d3 0100 	ldrd	r0, r1, [r3]
 800183c:	f04f 0200 	mov.w	r2, #0
 8001840:	4b1f      	ldr	r3, [pc, #124]	@ (80018c0 <MoveST+0x350>)
 8001842:	f7ff f96b 	bl	8000b1c <__aeabi_dcmplt>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d00b      	beq.n	8001864 <MoveST+0x2f4>
				Adata[i+4] = -0x7f;
 800184c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800184e:	3304      	adds	r3, #4
 8001850:	00db      	lsls	r3, r3, #3
 8001852:	3380      	adds	r3, #128	@ 0x80
 8001854:	443b      	add	r3, r7
 8001856:	f1a3 0178 	sub.w	r1, r3, #120	@ 0x78
 800185a:	f04f 0200 	mov.w	r2, #0
 800185e:	4b18      	ldr	r3, [pc, #96]	@ (80018c0 <MoveST+0x350>)
 8001860:	e9c1 2300 	strd	r2, r3, [r1]
			}
			Udata[i] = 1;
 8001864:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	4413      	add	r3, r2
 800186a:	2201      	movs	r2, #1
 800186c:	701a      	strb	r2, [r3, #0]
			Udata[i+4] = (uint8_t)(0x7f + Adata[i+4]) * 2;
 800186e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001870:	3304      	adds	r3, #4
 8001872:	00db      	lsls	r3, r3, #3
 8001874:	3380      	adds	r3, #128	@ 0x80
 8001876:	443b      	add	r3, r7
 8001878:	3b78      	subs	r3, #120	@ 0x78
 800187a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800187e:	a30e      	add	r3, pc, #56	@ (adr r3, 80018b8 <MoveST+0x348>)
 8001880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001884:	f7fe fd22 	bl	80002cc <__adddf3>
 8001888:	4602      	mov	r2, r0
 800188a:	460b      	mov	r3, r1
 800188c:	4610      	mov	r0, r2
 800188e:	4619      	mov	r1, r3
 8001890:	f7ff f9aa 	bl	8000be8 <__aeabi_d2uiz>
 8001894:	4603      	mov	r3, r0
 8001896:	b2da      	uxtb	r2, r3
 8001898:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800189a:	3304      	adds	r3, #4
 800189c:	6879      	ldr	r1, [r7, #4]
 800189e:	440b      	add	r3, r1
 80018a0:	0052      	lsls	r2, r2, #1
 80018a2:	b2d2      	uxtb	r2, r2
 80018a4:	701a      	strb	r2, [r3, #0]
 80018a6:	e04b      	b.n	8001940 <MoveST+0x3d0>
 80018a8:	00000000 	.word	0x00000000
 80018ac:	40000000 	.word	0x40000000
 80018b0:	00000000 	.word	0x00000000
 80018b4:	40468000 	.word	0x40468000
 80018b8:	00000000 	.word	0x00000000
 80018bc:	405fc000 	.word	0x405fc000
 80018c0:	c05fc000 	.word	0xc05fc000
 80018c4:	54442d18 	.word	0x54442d18
 80018c8:	400921fb 	.word	0x400921fb
 80018cc:	54442d18 	.word	0x54442d18
 80018d0:	401921fb 	.word	0x401921fb
//			printf("nega ");
		}else{
			if(Adata[i+4] > 0x7f){
 80018d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80018d6:	3304      	adds	r3, #4
 80018d8:	00db      	lsls	r3, r3, #3
 80018da:	3380      	adds	r3, #128	@ 0x80
 80018dc:	443b      	add	r3, r7
 80018de:	3b78      	subs	r3, #120	@ 0x78
 80018e0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80018e4:	a31c      	add	r3, pc, #112	@ (adr r3, 8001958 <MoveST+0x3e8>)
 80018e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ea:	f7ff f935 	bl	8000b58 <__aeabi_dcmpgt>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d00b      	beq.n	800190c <MoveST+0x39c>
				Adata[i+4] = 0x7f;
 80018f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80018f6:	3304      	adds	r3, #4
 80018f8:	00db      	lsls	r3, r3, #3
 80018fa:	3380      	adds	r3, #128	@ 0x80
 80018fc:	443b      	add	r3, r7
 80018fe:	f1a3 0178 	sub.w	r1, r3, #120	@ 0x78
 8001902:	a315      	add	r3, pc, #84	@ (adr r3, 8001958 <MoveST+0x3e8>)
 8001904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001908:	e9c1 2300 	strd	r2, r3, [r1]
			}
			Udata[i] = 0;
 800190c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800190e:	687a      	ldr	r2, [r7, #4]
 8001910:	4413      	add	r3, r2
 8001912:	2200      	movs	r2, #0
 8001914:	701a      	strb	r2, [r3, #0]
			Udata[i+4] = (uint8_t)Adata[i+4] * 2;
 8001916:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001918:	3304      	adds	r3, #4
 800191a:	00db      	lsls	r3, r3, #3
 800191c:	3380      	adds	r3, #128	@ 0x80
 800191e:	443b      	add	r3, r7
 8001920:	3b78      	subs	r3, #120	@ 0x78
 8001922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001926:	4610      	mov	r0, r2
 8001928:	4619      	mov	r1, r3
 800192a:	f7ff f95d 	bl	8000be8 <__aeabi_d2uiz>
 800192e:	4603      	mov	r3, r0
 8001930:	b2da      	uxtb	r2, r3
 8001932:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001934:	3304      	adds	r3, #4
 8001936:	6879      	ldr	r1, [r7, #4]
 8001938:	440b      	add	r3, r1
 800193a:	0052      	lsls	r2, r2, #1
 800193c:	b2d2      	uxtb	r2, r2
 800193e:	701a      	strb	r2, [r3, #0]
	for(int i = 0;i < 4;i++){
 8001940:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001942:	3301      	adds	r3, #1
 8001944:	667b      	str	r3, [r7, #100]	@ 0x64
 8001946:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001948:	2b03      	cmp	r3, #3
 800194a:	f77f af5e 	ble.w	800180a <MoveST+0x29a>
	}

//	printf(" %d %2X  %d %2X  %d %2X  %d %2X %f\r\n",Udata[LUD],Udata[LUP],Udata[RUD],Udata[RUP],Udata[LDD],Udata[LDP],Udata[RDD],Udata[RDP],Vroll);
//	printf(" %d %+4f  %d %+4f  %d %+4f  %d %+4f %f\r\n",Udata[LUD],Adata[LUP],Udata[RUD],Adata[RUP],Udata[LDD],Adata[LDP],Udata[RDD],Adata[RDP],Vroll);
//	printf("%f %f %f %f\r\n",COS,SIN,theta,deg(theta));
}
 800194e:	bf00      	nop
 8001950:	bf00      	nop
 8001952:	3780      	adds	r7, #128	@ 0x80
 8001954:	46bd      	mov	sp, r7
 8001956:	bdb0      	pop	{r4, r5, r7, pc}
 8001958:	00000000 	.word	0x00000000
 800195c:	405fc000 	.word	0x405fc000

08001960 <rad>:

double deg(double rad){
	return (rad * 180) / M_PI;
}

double rad(double deg){
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	ed87 0b00 	vstr	d0, [r7]
	return (deg * M_PI) / 180;
 800196a:	a30e      	add	r3, pc, #56	@ (adr r3, 80019a4 <rad+0x44>)
 800196c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001970:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001974:	f7fe fe60 	bl	8000638 <__aeabi_dmul>
 8001978:	4602      	mov	r2, r0
 800197a:	460b      	mov	r3, r1
 800197c:	4610      	mov	r0, r2
 800197e:	4619      	mov	r1, r3
 8001980:	f04f 0200 	mov.w	r2, #0
 8001984:	4b06      	ldr	r3, [pc, #24]	@ (80019a0 <rad+0x40>)
 8001986:	f7fe ff81 	bl	800088c <__aeabi_ddiv>
 800198a:	4602      	mov	r2, r0
 800198c:	460b      	mov	r3, r1
 800198e:	ec43 2b17 	vmov	d7, r2, r3
}
 8001992:	eeb0 0a47 	vmov.f32	s0, s14
 8001996:	eef0 0a67 	vmov.f32	s1, s15
 800199a:	3708      	adds	r7, #8
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	40668000 	.word	0x40668000
 80019a4:	54442d18 	.word	0x54442d18
 80019a8:	400921fb 	.word	0x400921fb

080019ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	607b      	str	r3, [r7, #4]
 80019b6:	4b10      	ldr	r3, [pc, #64]	@ (80019f8 <HAL_MspInit+0x4c>)
 80019b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ba:	4a0f      	ldr	r2, [pc, #60]	@ (80019f8 <HAL_MspInit+0x4c>)
 80019bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80019c2:	4b0d      	ldr	r3, [pc, #52]	@ (80019f8 <HAL_MspInit+0x4c>)
 80019c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019ca:	607b      	str	r3, [r7, #4]
 80019cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	603b      	str	r3, [r7, #0]
 80019d2:	4b09      	ldr	r3, [pc, #36]	@ (80019f8 <HAL_MspInit+0x4c>)
 80019d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d6:	4a08      	ldr	r2, [pc, #32]	@ (80019f8 <HAL_MspInit+0x4c>)
 80019d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80019de:	4b06      	ldr	r3, [pc, #24]	@ (80019f8 <HAL_MspInit+0x4c>)
 80019e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019e6:	603b      	str	r3, [r7, #0]
 80019e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ea:	bf00      	nop
 80019ec:	370c      	adds	r7, #12
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	40023800 	.word	0x40023800

080019fc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b08c      	sub	sp, #48	@ 0x30
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a04:	f107 031c 	add.w	r3, r7, #28
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	605a      	str	r2, [r3, #4]
 8001a0e:	609a      	str	r2, [r3, #8]
 8001a10:	60da      	str	r2, [r3, #12]
 8001a12:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a36      	ldr	r2, [pc, #216]	@ (8001af4 <HAL_UART_MspInit+0xf8>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d135      	bne.n	8001a8a <HAL_UART_MspInit+0x8e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a1e:	2300      	movs	r3, #0
 8001a20:	61bb      	str	r3, [r7, #24]
 8001a22:	4b35      	ldr	r3, [pc, #212]	@ (8001af8 <HAL_UART_MspInit+0xfc>)
 8001a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a26:	4a34      	ldr	r2, [pc, #208]	@ (8001af8 <HAL_UART_MspInit+0xfc>)
 8001a28:	f043 0310 	orr.w	r3, r3, #16
 8001a2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a2e:	4b32      	ldr	r3, [pc, #200]	@ (8001af8 <HAL_UART_MspInit+0xfc>)
 8001a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a32:	f003 0310 	and.w	r3, r3, #16
 8001a36:	61bb      	str	r3, [r7, #24]
 8001a38:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	617b      	str	r3, [r7, #20]
 8001a3e:	4b2e      	ldr	r3, [pc, #184]	@ (8001af8 <HAL_UART_MspInit+0xfc>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a42:	4a2d      	ldr	r2, [pc, #180]	@ (8001af8 <HAL_UART_MspInit+0xfc>)
 8001a44:	f043 0301 	orr.w	r3, r3, #1
 8001a48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a4a:	4b2b      	ldr	r3, [pc, #172]	@ (8001af8 <HAL_UART_MspInit+0xfc>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4e:	f003 0301 	and.w	r3, r3, #1
 8001a52:	617b      	str	r3, [r7, #20]
 8001a54:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001a56:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001a5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a60:	2300      	movs	r3, #0
 8001a62:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a64:	2303      	movs	r3, #3
 8001a66:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a68:	2307      	movs	r3, #7
 8001a6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a6c:	f107 031c 	add.w	r3, r7, #28
 8001a70:	4619      	mov	r1, r3
 8001a72:	4822      	ldr	r0, [pc, #136]	@ (8001afc <HAL_UART_MspInit+0x100>)
 8001a74:	f000 fb7c 	bl	8002170 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001a78:	2200      	movs	r2, #0
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	2025      	movs	r0, #37	@ 0x25
 8001a7e:	f000 faae 	bl	8001fde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001a82:	2025      	movs	r0, #37	@ 0x25
 8001a84:	f000 fac7 	bl	8002016 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a88:	e030      	b.n	8001aec <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a1c      	ldr	r2, [pc, #112]	@ (8001b00 <HAL_UART_MspInit+0x104>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d12b      	bne.n	8001aec <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a94:	2300      	movs	r3, #0
 8001a96:	613b      	str	r3, [r7, #16]
 8001a98:	4b17      	ldr	r3, [pc, #92]	@ (8001af8 <HAL_UART_MspInit+0xfc>)
 8001a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a9c:	4a16      	ldr	r2, [pc, #88]	@ (8001af8 <HAL_UART_MspInit+0xfc>)
 8001a9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001aa2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001aa4:	4b14      	ldr	r3, [pc, #80]	@ (8001af8 <HAL_UART_MspInit+0xfc>)
 8001aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aac:	613b      	str	r3, [r7, #16]
 8001aae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	60fb      	str	r3, [r7, #12]
 8001ab4:	4b10      	ldr	r3, [pc, #64]	@ (8001af8 <HAL_UART_MspInit+0xfc>)
 8001ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab8:	4a0f      	ldr	r2, [pc, #60]	@ (8001af8 <HAL_UART_MspInit+0xfc>)
 8001aba:	f043 0301 	orr.w	r3, r3, #1
 8001abe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ac0:	4b0d      	ldr	r3, [pc, #52]	@ (8001af8 <HAL_UART_MspInit+0xfc>)
 8001ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac4:	f003 0301 	and.w	r3, r3, #1
 8001ac8:	60fb      	str	r3, [r7, #12]
 8001aca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001acc:	230c      	movs	r3, #12
 8001ace:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001adc:	2307      	movs	r3, #7
 8001ade:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae0:	f107 031c 	add.w	r3, r7, #28
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4805      	ldr	r0, [pc, #20]	@ (8001afc <HAL_UART_MspInit+0x100>)
 8001ae8:	f000 fb42 	bl	8002170 <HAL_GPIO_Init>
}
 8001aec:	bf00      	nop
 8001aee:	3730      	adds	r7, #48	@ 0x30
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	40011000 	.word	0x40011000
 8001af8:	40023800 	.word	0x40023800
 8001afc:	40020000 	.word	0x40020000
 8001b00:	40004400 	.word	0x40004400

08001b04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b08:	bf00      	nop
 8001b0a:	e7fd      	b.n	8001b08 <NMI_Handler+0x4>

08001b0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b10:	bf00      	nop
 8001b12:	e7fd      	b.n	8001b10 <HardFault_Handler+0x4>

08001b14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b18:	bf00      	nop
 8001b1a:	e7fd      	b.n	8001b18 <MemManage_Handler+0x4>

08001b1c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b20:	bf00      	nop
 8001b22:	e7fd      	b.n	8001b20 <BusFault_Handler+0x4>

08001b24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b28:	bf00      	nop
 8001b2a:	e7fd      	b.n	8001b28 <UsageFault_Handler+0x4>

08001b2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b30:	bf00      	nop
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr

08001b3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b3a:	b480      	push	{r7}
 8001b3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b3e:	bf00      	nop
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b4c:	bf00      	nop
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr

08001b56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b56:	b580      	push	{r7, lr}
 8001b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b5a:	f000 f945 	bl	8001de8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b5e:	bf00      	nop
 8001b60:	bd80      	pop	{r7, pc}
	...

08001b64 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001b68:	4802      	ldr	r0, [pc, #8]	@ (8001b74 <USART1_IRQHandler+0x10>)
 8001b6a:	f001 faf7 	bl	800315c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001b6e:	bf00      	nop
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	20000224 	.word	0x20000224

08001b78 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  return 1;
 8001b7c:	2301      	movs	r3, #1
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr

08001b88 <_kill>:

int _kill(int pid, int sig)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b92:	f003 f937 	bl	8004e04 <__errno>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2216      	movs	r2, #22
 8001b9a:	601a      	str	r2, [r3, #0]
  return -1;
 8001b9c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	3708      	adds	r7, #8
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <_exit>:

void _exit (int status)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001bb0:	f04f 31ff 	mov.w	r1, #4294967295
 8001bb4:	6878      	ldr	r0, [r7, #4]
 8001bb6:	f7ff ffe7 	bl	8001b88 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001bba:	bf00      	nop
 8001bbc:	e7fd      	b.n	8001bba <_exit+0x12>

08001bbe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bbe:	b580      	push	{r7, lr}
 8001bc0:	b086      	sub	sp, #24
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	60f8      	str	r0, [r7, #12]
 8001bc6:	60b9      	str	r1, [r7, #8]
 8001bc8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bca:	2300      	movs	r3, #0
 8001bcc:	617b      	str	r3, [r7, #20]
 8001bce:	e00a      	b.n	8001be6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001bd0:	f3af 8000 	nop.w
 8001bd4:	4601      	mov	r1, r0
 8001bd6:	68bb      	ldr	r3, [r7, #8]
 8001bd8:	1c5a      	adds	r2, r3, #1
 8001bda:	60ba      	str	r2, [r7, #8]
 8001bdc:	b2ca      	uxtb	r2, r1
 8001bde:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	3301      	adds	r3, #1
 8001be4:	617b      	str	r3, [r7, #20]
 8001be6:	697a      	ldr	r2, [r7, #20]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	429a      	cmp	r2, r3
 8001bec:	dbf0      	blt.n	8001bd0 <_read+0x12>
  }

  return len;
 8001bee:	687b      	ldr	r3, [r7, #4]
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3718      	adds	r7, #24
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}

08001bf8 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr

08001c10 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c20:	605a      	str	r2, [r3, #4]
  return 0;
 8001c22:	2300      	movs	r3, #0
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	370c      	adds	r7, #12
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr

08001c30 <_isatty>:

int _isatty(int file)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c38:	2301      	movs	r3, #1
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	370c      	adds	r7, #12
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr

08001c46 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c46:	b480      	push	{r7}
 8001c48:	b085      	sub	sp, #20
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	60f8      	str	r0, [r7, #12]
 8001c4e:	60b9      	str	r1, [r7, #8]
 8001c50:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c52:	2300      	movs	r3, #0
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3714      	adds	r7, #20
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr

08001c60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b086      	sub	sp, #24
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c68:	4a14      	ldr	r2, [pc, #80]	@ (8001cbc <_sbrk+0x5c>)
 8001c6a:	4b15      	ldr	r3, [pc, #84]	@ (8001cc0 <_sbrk+0x60>)
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c74:	4b13      	ldr	r3, [pc, #76]	@ (8001cc4 <_sbrk+0x64>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d102      	bne.n	8001c82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c7c:	4b11      	ldr	r3, [pc, #68]	@ (8001cc4 <_sbrk+0x64>)
 8001c7e:	4a12      	ldr	r2, [pc, #72]	@ (8001cc8 <_sbrk+0x68>)
 8001c80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c82:	4b10      	ldr	r3, [pc, #64]	@ (8001cc4 <_sbrk+0x64>)
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4413      	add	r3, r2
 8001c8a:	693a      	ldr	r2, [r7, #16]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d207      	bcs.n	8001ca0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c90:	f003 f8b8 	bl	8004e04 <__errno>
 8001c94:	4603      	mov	r3, r0
 8001c96:	220c      	movs	r2, #12
 8001c98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c9e:	e009      	b.n	8001cb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ca0:	4b08      	ldr	r3, [pc, #32]	@ (8001cc4 <_sbrk+0x64>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ca6:	4b07      	ldr	r3, [pc, #28]	@ (8001cc4 <_sbrk+0x64>)
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4413      	add	r3, r2
 8001cae:	4a05      	ldr	r2, [pc, #20]	@ (8001cc4 <_sbrk+0x64>)
 8001cb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3718      	adds	r7, #24
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	20020000 	.word	0x20020000
 8001cc0:	00000400 	.word	0x00000400
 8001cc4:	200002b4 	.word	0x200002b4
 8001cc8:	20000408 	.word	0x20000408

08001ccc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cd0:	4b06      	ldr	r3, [pc, #24]	@ (8001cec <SystemInit+0x20>)
 8001cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cd6:	4a05      	ldr	r2, [pc, #20]	@ (8001cec <SystemInit+0x20>)
 8001cd8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001cdc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ce0:	bf00      	nop
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	e000ed00 	.word	0xe000ed00

08001cf0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001cf0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d28 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001cf4:	f7ff ffea 	bl	8001ccc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001cf8:	480c      	ldr	r0, [pc, #48]	@ (8001d2c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001cfa:	490d      	ldr	r1, [pc, #52]	@ (8001d30 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001cfc:	4a0d      	ldr	r2, [pc, #52]	@ (8001d34 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001cfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d00:	e002      	b.n	8001d08 <LoopCopyDataInit>

08001d02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d06:	3304      	adds	r3, #4

08001d08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d0c:	d3f9      	bcc.n	8001d02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d0e:	4a0a      	ldr	r2, [pc, #40]	@ (8001d38 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d10:	4c0a      	ldr	r4, [pc, #40]	@ (8001d3c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d14:	e001      	b.n	8001d1a <LoopFillZerobss>

08001d16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d18:	3204      	adds	r2, #4

08001d1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d1c:	d3fb      	bcc.n	8001d16 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001d1e:	f003 f877 	bl	8004e10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d22:	f7ff faeb 	bl	80012fc <main>
  bx  lr    
 8001d26:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d28:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d30:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001d34:	080092c8 	.word	0x080092c8
  ldr r2, =_sbss
 8001d38:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001d3c:	20000408 	.word	0x20000408

08001d40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d40:	e7fe      	b.n	8001d40 <ADC_IRQHandler>
	...

08001d44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d48:	4b0e      	ldr	r3, [pc, #56]	@ (8001d84 <HAL_Init+0x40>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001d84 <HAL_Init+0x40>)
 8001d4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d52:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d54:	4b0b      	ldr	r3, [pc, #44]	@ (8001d84 <HAL_Init+0x40>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a0a      	ldr	r2, [pc, #40]	@ (8001d84 <HAL_Init+0x40>)
 8001d5a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d5e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d60:	4b08      	ldr	r3, [pc, #32]	@ (8001d84 <HAL_Init+0x40>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a07      	ldr	r2, [pc, #28]	@ (8001d84 <HAL_Init+0x40>)
 8001d66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d6a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d6c:	2003      	movs	r0, #3
 8001d6e:	f000 f92b 	bl	8001fc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d72:	200f      	movs	r0, #15
 8001d74:	f000 f808 	bl	8001d88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d78:	f7ff fe18 	bl	80019ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d7c:	2300      	movs	r3, #0
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	40023c00 	.word	0x40023c00

08001d88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d90:	4b12      	ldr	r3, [pc, #72]	@ (8001ddc <HAL_InitTick+0x54>)
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	4b12      	ldr	r3, [pc, #72]	@ (8001de0 <HAL_InitTick+0x58>)
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	4619      	mov	r1, r3
 8001d9a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001da6:	4618      	mov	r0, r3
 8001da8:	f000 f943 	bl	8002032 <HAL_SYSTICK_Config>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e00e      	b.n	8001dd4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2b0f      	cmp	r3, #15
 8001dba:	d80a      	bhi.n	8001dd2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	6879      	ldr	r1, [r7, #4]
 8001dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8001dc4:	f000 f90b 	bl	8001fde <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001dc8:	4a06      	ldr	r2, [pc, #24]	@ (8001de4 <HAL_InitTick+0x5c>)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	e000      	b.n	8001dd4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3708      	adds	r7, #8
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	20000000 	.word	0x20000000
 8001de0:	20000008 	.word	0x20000008
 8001de4:	20000004 	.word	0x20000004

08001de8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dec:	4b06      	ldr	r3, [pc, #24]	@ (8001e08 <HAL_IncTick+0x20>)
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	461a      	mov	r2, r3
 8001df2:	4b06      	ldr	r3, [pc, #24]	@ (8001e0c <HAL_IncTick+0x24>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4413      	add	r3, r2
 8001df8:	4a04      	ldr	r2, [pc, #16]	@ (8001e0c <HAL_IncTick+0x24>)
 8001dfa:	6013      	str	r3, [r2, #0]
}
 8001dfc:	bf00      	nop
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	20000008 	.word	0x20000008
 8001e0c:	200002b8 	.word	0x200002b8

08001e10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
  return uwTick;
 8001e14:	4b03      	ldr	r3, [pc, #12]	@ (8001e24 <HAL_GetTick+0x14>)
 8001e16:	681b      	ldr	r3, [r3, #0]
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	200002b8 	.word	0x200002b8

08001e28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b085      	sub	sp, #20
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	f003 0307 	and.w	r3, r3, #7
 8001e36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e38:	4b0c      	ldr	r3, [pc, #48]	@ (8001e6c <__NVIC_SetPriorityGrouping+0x44>)
 8001e3a:	68db      	ldr	r3, [r3, #12]
 8001e3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e3e:	68ba      	ldr	r2, [r7, #8]
 8001e40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e44:	4013      	ands	r3, r2
 8001e46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e5a:	4a04      	ldr	r2, [pc, #16]	@ (8001e6c <__NVIC_SetPriorityGrouping+0x44>)
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	60d3      	str	r3, [r2, #12]
}
 8001e60:	bf00      	nop
 8001e62:	3714      	adds	r7, #20
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr
 8001e6c:	e000ed00 	.word	0xe000ed00

08001e70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e74:	4b04      	ldr	r3, [pc, #16]	@ (8001e88 <__NVIC_GetPriorityGrouping+0x18>)
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	0a1b      	lsrs	r3, r3, #8
 8001e7a:	f003 0307 	and.w	r3, r3, #7
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr
 8001e88:	e000ed00 	.word	0xe000ed00

08001e8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	4603      	mov	r3, r0
 8001e94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	db0b      	blt.n	8001eb6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e9e:	79fb      	ldrb	r3, [r7, #7]
 8001ea0:	f003 021f 	and.w	r2, r3, #31
 8001ea4:	4907      	ldr	r1, [pc, #28]	@ (8001ec4 <__NVIC_EnableIRQ+0x38>)
 8001ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eaa:	095b      	lsrs	r3, r3, #5
 8001eac:	2001      	movs	r0, #1
 8001eae:	fa00 f202 	lsl.w	r2, r0, r2
 8001eb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001eb6:	bf00      	nop
 8001eb8:	370c      	adds	r7, #12
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	e000e100 	.word	0xe000e100

08001ec8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b083      	sub	sp, #12
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	4603      	mov	r3, r0
 8001ed0:	6039      	str	r1, [r7, #0]
 8001ed2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ed4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	db0a      	blt.n	8001ef2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	b2da      	uxtb	r2, r3
 8001ee0:	490c      	ldr	r1, [pc, #48]	@ (8001f14 <__NVIC_SetPriority+0x4c>)
 8001ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee6:	0112      	lsls	r2, r2, #4
 8001ee8:	b2d2      	uxtb	r2, r2
 8001eea:	440b      	add	r3, r1
 8001eec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ef0:	e00a      	b.n	8001f08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	b2da      	uxtb	r2, r3
 8001ef6:	4908      	ldr	r1, [pc, #32]	@ (8001f18 <__NVIC_SetPriority+0x50>)
 8001ef8:	79fb      	ldrb	r3, [r7, #7]
 8001efa:	f003 030f 	and.w	r3, r3, #15
 8001efe:	3b04      	subs	r3, #4
 8001f00:	0112      	lsls	r2, r2, #4
 8001f02:	b2d2      	uxtb	r2, r2
 8001f04:	440b      	add	r3, r1
 8001f06:	761a      	strb	r2, [r3, #24]
}
 8001f08:	bf00      	nop
 8001f0a:	370c      	adds	r7, #12
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr
 8001f14:	e000e100 	.word	0xe000e100
 8001f18:	e000ed00 	.word	0xe000ed00

08001f1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b089      	sub	sp, #36	@ 0x24
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	60f8      	str	r0, [r7, #12]
 8001f24:	60b9      	str	r1, [r7, #8]
 8001f26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	f003 0307 	and.w	r3, r3, #7
 8001f2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	f1c3 0307 	rsb	r3, r3, #7
 8001f36:	2b04      	cmp	r3, #4
 8001f38:	bf28      	it	cs
 8001f3a:	2304      	movcs	r3, #4
 8001f3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f3e:	69fb      	ldr	r3, [r7, #28]
 8001f40:	3304      	adds	r3, #4
 8001f42:	2b06      	cmp	r3, #6
 8001f44:	d902      	bls.n	8001f4c <NVIC_EncodePriority+0x30>
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	3b03      	subs	r3, #3
 8001f4a:	e000      	b.n	8001f4e <NVIC_EncodePriority+0x32>
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f50:	f04f 32ff 	mov.w	r2, #4294967295
 8001f54:	69bb      	ldr	r3, [r7, #24]
 8001f56:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5a:	43da      	mvns	r2, r3
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	401a      	ands	r2, r3
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f64:	f04f 31ff 	mov.w	r1, #4294967295
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f6e:	43d9      	mvns	r1, r3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f74:	4313      	orrs	r3, r2
         );
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3724      	adds	r7, #36	@ 0x24
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
	...

08001f84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	3b01      	subs	r3, #1
 8001f90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f94:	d301      	bcc.n	8001f9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f96:	2301      	movs	r3, #1
 8001f98:	e00f      	b.n	8001fba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001fc4 <SysTick_Config+0x40>)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	3b01      	subs	r3, #1
 8001fa0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fa2:	210f      	movs	r1, #15
 8001fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fa8:	f7ff ff8e 	bl	8001ec8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fac:	4b05      	ldr	r3, [pc, #20]	@ (8001fc4 <SysTick_Config+0x40>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fb2:	4b04      	ldr	r3, [pc, #16]	@ (8001fc4 <SysTick_Config+0x40>)
 8001fb4:	2207      	movs	r2, #7
 8001fb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fb8:	2300      	movs	r3, #0
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3708      	adds	r7, #8
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	e000e010 	.word	0xe000e010

08001fc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	f7ff ff29 	bl	8001e28 <__NVIC_SetPriorityGrouping>
}
 8001fd6:	bf00      	nop
 8001fd8:	3708      	adds	r7, #8
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}

08001fde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fde:	b580      	push	{r7, lr}
 8001fe0:	b086      	sub	sp, #24
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	60b9      	str	r1, [r7, #8]
 8001fe8:	607a      	str	r2, [r7, #4]
 8001fea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fec:	2300      	movs	r3, #0
 8001fee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ff0:	f7ff ff3e 	bl	8001e70 <__NVIC_GetPriorityGrouping>
 8001ff4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	68b9      	ldr	r1, [r7, #8]
 8001ffa:	6978      	ldr	r0, [r7, #20]
 8001ffc:	f7ff ff8e 	bl	8001f1c <NVIC_EncodePriority>
 8002000:	4602      	mov	r2, r0
 8002002:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002006:	4611      	mov	r1, r2
 8002008:	4618      	mov	r0, r3
 800200a:	f7ff ff5d 	bl	8001ec8 <__NVIC_SetPriority>
}
 800200e:	bf00      	nop
 8002010:	3718      	adds	r7, #24
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}

08002016 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002016:	b580      	push	{r7, lr}
 8002018:	b082      	sub	sp, #8
 800201a:	af00      	add	r7, sp, #0
 800201c:	4603      	mov	r3, r0
 800201e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002020:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002024:	4618      	mov	r0, r3
 8002026:	f7ff ff31 	bl	8001e8c <__NVIC_EnableIRQ>
}
 800202a:	bf00      	nop
 800202c:	3708      	adds	r7, #8
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}

08002032 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002032:	b580      	push	{r7, lr}
 8002034:	b082      	sub	sp, #8
 8002036:	af00      	add	r7, sp, #0
 8002038:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f7ff ffa2 	bl	8001f84 <SysTick_Config>
 8002040:	4603      	mov	r3, r0
}
 8002042:	4618      	mov	r0, r3
 8002044:	3708      	adds	r7, #8
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}

0800204a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b084      	sub	sp, #16
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002056:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002058:	f7ff feda 	bl	8001e10 <HAL_GetTick>
 800205c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002064:	b2db      	uxtb	r3, r3
 8002066:	2b02      	cmp	r3, #2
 8002068:	d008      	beq.n	800207c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2280      	movs	r2, #128	@ 0x80
 800206e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2200      	movs	r2, #0
 8002074:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	e052      	b.n	8002122 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f022 0216 	bic.w	r2, r2, #22
 800208a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	695a      	ldr	r2, [r3, #20]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800209a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d103      	bne.n	80020ac <HAL_DMA_Abort+0x62>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d007      	beq.n	80020bc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f022 0208 	bic.w	r2, r2, #8
 80020ba:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f022 0201 	bic.w	r2, r2, #1
 80020ca:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020cc:	e013      	b.n	80020f6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80020ce:	f7ff fe9f 	bl	8001e10 <HAL_GetTick>
 80020d2:	4602      	mov	r2, r0
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	1ad3      	subs	r3, r2, r3
 80020d8:	2b05      	cmp	r3, #5
 80020da:	d90c      	bls.n	80020f6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2220      	movs	r2, #32
 80020e0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2203      	movs	r2, #3
 80020e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2200      	movs	r2, #0
 80020ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80020f2:	2303      	movs	r3, #3
 80020f4:	e015      	b.n	8002122 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f003 0301 	and.w	r3, r3, #1
 8002100:	2b00      	cmp	r3, #0
 8002102:	d1e4      	bne.n	80020ce <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002108:	223f      	movs	r2, #63	@ 0x3f
 800210a:	409a      	lsls	r2, r3
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2201      	movs	r2, #1
 8002114:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002120:	2300      	movs	r3, #0
}
 8002122:	4618      	mov	r0, r3
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}

0800212a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800212a:	b480      	push	{r7}
 800212c:	b083      	sub	sp, #12
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002138:	b2db      	uxtb	r3, r3
 800213a:	2b02      	cmp	r3, #2
 800213c:	d004      	beq.n	8002148 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2280      	movs	r2, #128	@ 0x80
 8002142:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002144:	2301      	movs	r3, #1
 8002146:	e00c      	b.n	8002162 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2205      	movs	r2, #5
 800214c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f022 0201 	bic.w	r2, r2, #1
 800215e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002160:	2300      	movs	r3, #0
}
 8002162:	4618      	mov	r0, r3
 8002164:	370c      	adds	r7, #12
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
	...

08002170 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002170:	b480      	push	{r7}
 8002172:	b089      	sub	sp, #36	@ 0x24
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
 8002178:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800217a:	2300      	movs	r3, #0
 800217c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800217e:	2300      	movs	r3, #0
 8002180:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002182:	2300      	movs	r3, #0
 8002184:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002186:	2300      	movs	r3, #0
 8002188:	61fb      	str	r3, [r7, #28]
 800218a:	e165      	b.n	8002458 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800218c:	2201      	movs	r2, #1
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	fa02 f303 	lsl.w	r3, r2, r3
 8002194:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	697a      	ldr	r2, [r7, #20]
 800219c:	4013      	ands	r3, r2
 800219e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80021a0:	693a      	ldr	r2, [r7, #16]
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	f040 8154 	bne.w	8002452 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f003 0303 	and.w	r3, r3, #3
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d005      	beq.n	80021c2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021be:	2b02      	cmp	r3, #2
 80021c0:	d130      	bne.n	8002224 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	689b      	ldr	r3, [r3, #8]
 80021c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80021c8:	69fb      	ldr	r3, [r7, #28]
 80021ca:	005b      	lsls	r3, r3, #1
 80021cc:	2203      	movs	r2, #3
 80021ce:	fa02 f303 	lsl.w	r3, r2, r3
 80021d2:	43db      	mvns	r3, r3
 80021d4:	69ba      	ldr	r2, [r7, #24]
 80021d6:	4013      	ands	r3, r2
 80021d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	68da      	ldr	r2, [r3, #12]
 80021de:	69fb      	ldr	r3, [r7, #28]
 80021e0:	005b      	lsls	r3, r3, #1
 80021e2:	fa02 f303 	lsl.w	r3, r2, r3
 80021e6:	69ba      	ldr	r2, [r7, #24]
 80021e8:	4313      	orrs	r3, r2
 80021ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	69ba      	ldr	r2, [r7, #24]
 80021f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021f8:	2201      	movs	r2, #1
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	43db      	mvns	r3, r3
 8002202:	69ba      	ldr	r2, [r7, #24]
 8002204:	4013      	ands	r3, r2
 8002206:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	091b      	lsrs	r3, r3, #4
 800220e:	f003 0201 	and.w	r2, r3, #1
 8002212:	69fb      	ldr	r3, [r7, #28]
 8002214:	fa02 f303 	lsl.w	r3, r2, r3
 8002218:	69ba      	ldr	r2, [r7, #24]
 800221a:	4313      	orrs	r3, r2
 800221c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	69ba      	ldr	r2, [r7, #24]
 8002222:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f003 0303 	and.w	r3, r3, #3
 800222c:	2b03      	cmp	r3, #3
 800222e:	d017      	beq.n	8002260 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	68db      	ldr	r3, [r3, #12]
 8002234:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002236:	69fb      	ldr	r3, [r7, #28]
 8002238:	005b      	lsls	r3, r3, #1
 800223a:	2203      	movs	r2, #3
 800223c:	fa02 f303 	lsl.w	r3, r2, r3
 8002240:	43db      	mvns	r3, r3
 8002242:	69ba      	ldr	r2, [r7, #24]
 8002244:	4013      	ands	r3, r2
 8002246:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	689a      	ldr	r2, [r3, #8]
 800224c:	69fb      	ldr	r3, [r7, #28]
 800224e:	005b      	lsls	r3, r3, #1
 8002250:	fa02 f303 	lsl.w	r3, r2, r3
 8002254:	69ba      	ldr	r2, [r7, #24]
 8002256:	4313      	orrs	r3, r2
 8002258:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	69ba      	ldr	r2, [r7, #24]
 800225e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f003 0303 	and.w	r3, r3, #3
 8002268:	2b02      	cmp	r3, #2
 800226a:	d123      	bne.n	80022b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	08da      	lsrs	r2, r3, #3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	3208      	adds	r2, #8
 8002274:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002278:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	f003 0307 	and.w	r3, r3, #7
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	220f      	movs	r2, #15
 8002284:	fa02 f303 	lsl.w	r3, r2, r3
 8002288:	43db      	mvns	r3, r3
 800228a:	69ba      	ldr	r2, [r7, #24]
 800228c:	4013      	ands	r3, r2
 800228e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	691a      	ldr	r2, [r3, #16]
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	f003 0307 	and.w	r3, r3, #7
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	fa02 f303 	lsl.w	r3, r2, r3
 80022a0:	69ba      	ldr	r2, [r7, #24]
 80022a2:	4313      	orrs	r3, r2
 80022a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	08da      	lsrs	r2, r3, #3
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	3208      	adds	r2, #8
 80022ae:	69b9      	ldr	r1, [r7, #24]
 80022b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	005b      	lsls	r3, r3, #1
 80022be:	2203      	movs	r2, #3
 80022c0:	fa02 f303 	lsl.w	r3, r2, r3
 80022c4:	43db      	mvns	r3, r3
 80022c6:	69ba      	ldr	r2, [r7, #24]
 80022c8:	4013      	ands	r3, r2
 80022ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	f003 0203 	and.w	r2, r3, #3
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	005b      	lsls	r3, r3, #1
 80022d8:	fa02 f303 	lsl.w	r3, r2, r3
 80022dc:	69ba      	ldr	r2, [r7, #24]
 80022de:	4313      	orrs	r3, r2
 80022e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	69ba      	ldr	r2, [r7, #24]
 80022e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	f000 80ae 	beq.w	8002452 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022f6:	2300      	movs	r3, #0
 80022f8:	60fb      	str	r3, [r7, #12]
 80022fa:	4b5d      	ldr	r3, [pc, #372]	@ (8002470 <HAL_GPIO_Init+0x300>)
 80022fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022fe:	4a5c      	ldr	r2, [pc, #368]	@ (8002470 <HAL_GPIO_Init+0x300>)
 8002300:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002304:	6453      	str	r3, [r2, #68]	@ 0x44
 8002306:	4b5a      	ldr	r3, [pc, #360]	@ (8002470 <HAL_GPIO_Init+0x300>)
 8002308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800230a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800230e:	60fb      	str	r3, [r7, #12]
 8002310:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002312:	4a58      	ldr	r2, [pc, #352]	@ (8002474 <HAL_GPIO_Init+0x304>)
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	089b      	lsrs	r3, r3, #2
 8002318:	3302      	adds	r3, #2
 800231a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800231e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002320:	69fb      	ldr	r3, [r7, #28]
 8002322:	f003 0303 	and.w	r3, r3, #3
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	220f      	movs	r2, #15
 800232a:	fa02 f303 	lsl.w	r3, r2, r3
 800232e:	43db      	mvns	r3, r3
 8002330:	69ba      	ldr	r2, [r7, #24]
 8002332:	4013      	ands	r3, r2
 8002334:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	4a4f      	ldr	r2, [pc, #316]	@ (8002478 <HAL_GPIO_Init+0x308>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d025      	beq.n	800238a <HAL_GPIO_Init+0x21a>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	4a4e      	ldr	r2, [pc, #312]	@ (800247c <HAL_GPIO_Init+0x30c>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d01f      	beq.n	8002386 <HAL_GPIO_Init+0x216>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4a4d      	ldr	r2, [pc, #308]	@ (8002480 <HAL_GPIO_Init+0x310>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d019      	beq.n	8002382 <HAL_GPIO_Init+0x212>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4a4c      	ldr	r2, [pc, #304]	@ (8002484 <HAL_GPIO_Init+0x314>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d013      	beq.n	800237e <HAL_GPIO_Init+0x20e>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4a4b      	ldr	r2, [pc, #300]	@ (8002488 <HAL_GPIO_Init+0x318>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d00d      	beq.n	800237a <HAL_GPIO_Init+0x20a>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a4a      	ldr	r2, [pc, #296]	@ (800248c <HAL_GPIO_Init+0x31c>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d007      	beq.n	8002376 <HAL_GPIO_Init+0x206>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a49      	ldr	r2, [pc, #292]	@ (8002490 <HAL_GPIO_Init+0x320>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d101      	bne.n	8002372 <HAL_GPIO_Init+0x202>
 800236e:	2306      	movs	r3, #6
 8002370:	e00c      	b.n	800238c <HAL_GPIO_Init+0x21c>
 8002372:	2307      	movs	r3, #7
 8002374:	e00a      	b.n	800238c <HAL_GPIO_Init+0x21c>
 8002376:	2305      	movs	r3, #5
 8002378:	e008      	b.n	800238c <HAL_GPIO_Init+0x21c>
 800237a:	2304      	movs	r3, #4
 800237c:	e006      	b.n	800238c <HAL_GPIO_Init+0x21c>
 800237e:	2303      	movs	r3, #3
 8002380:	e004      	b.n	800238c <HAL_GPIO_Init+0x21c>
 8002382:	2302      	movs	r3, #2
 8002384:	e002      	b.n	800238c <HAL_GPIO_Init+0x21c>
 8002386:	2301      	movs	r3, #1
 8002388:	e000      	b.n	800238c <HAL_GPIO_Init+0x21c>
 800238a:	2300      	movs	r3, #0
 800238c:	69fa      	ldr	r2, [r7, #28]
 800238e:	f002 0203 	and.w	r2, r2, #3
 8002392:	0092      	lsls	r2, r2, #2
 8002394:	4093      	lsls	r3, r2
 8002396:	69ba      	ldr	r2, [r7, #24]
 8002398:	4313      	orrs	r3, r2
 800239a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800239c:	4935      	ldr	r1, [pc, #212]	@ (8002474 <HAL_GPIO_Init+0x304>)
 800239e:	69fb      	ldr	r3, [r7, #28]
 80023a0:	089b      	lsrs	r3, r3, #2
 80023a2:	3302      	adds	r3, #2
 80023a4:	69ba      	ldr	r2, [r7, #24]
 80023a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023aa:	4b3a      	ldr	r3, [pc, #232]	@ (8002494 <HAL_GPIO_Init+0x324>)
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	43db      	mvns	r3, r3
 80023b4:	69ba      	ldr	r2, [r7, #24]
 80023b6:	4013      	ands	r3, r2
 80023b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d003      	beq.n	80023ce <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80023c6:	69ba      	ldr	r2, [r7, #24]
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	4313      	orrs	r3, r2
 80023cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80023ce:	4a31      	ldr	r2, [pc, #196]	@ (8002494 <HAL_GPIO_Init+0x324>)
 80023d0:	69bb      	ldr	r3, [r7, #24]
 80023d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023d4:	4b2f      	ldr	r3, [pc, #188]	@ (8002494 <HAL_GPIO_Init+0x324>)
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	43db      	mvns	r3, r3
 80023de:	69ba      	ldr	r2, [r7, #24]
 80023e0:	4013      	ands	r3, r2
 80023e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d003      	beq.n	80023f8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80023f0:	69ba      	ldr	r2, [r7, #24]
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	4313      	orrs	r3, r2
 80023f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023f8:	4a26      	ldr	r2, [pc, #152]	@ (8002494 <HAL_GPIO_Init+0x324>)
 80023fa:	69bb      	ldr	r3, [r7, #24]
 80023fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80023fe:	4b25      	ldr	r3, [pc, #148]	@ (8002494 <HAL_GPIO_Init+0x324>)
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	43db      	mvns	r3, r3
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	4013      	ands	r3, r2
 800240c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d003      	beq.n	8002422 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800241a:	69ba      	ldr	r2, [r7, #24]
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	4313      	orrs	r3, r2
 8002420:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002422:	4a1c      	ldr	r2, [pc, #112]	@ (8002494 <HAL_GPIO_Init+0x324>)
 8002424:	69bb      	ldr	r3, [r7, #24]
 8002426:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002428:	4b1a      	ldr	r3, [pc, #104]	@ (8002494 <HAL_GPIO_Init+0x324>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	43db      	mvns	r3, r3
 8002432:	69ba      	ldr	r2, [r7, #24]
 8002434:	4013      	ands	r3, r2
 8002436:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002440:	2b00      	cmp	r3, #0
 8002442:	d003      	beq.n	800244c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002444:	69ba      	ldr	r2, [r7, #24]
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	4313      	orrs	r3, r2
 800244a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800244c:	4a11      	ldr	r2, [pc, #68]	@ (8002494 <HAL_GPIO_Init+0x324>)
 800244e:	69bb      	ldr	r3, [r7, #24]
 8002450:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	3301      	adds	r3, #1
 8002456:	61fb      	str	r3, [r7, #28]
 8002458:	69fb      	ldr	r3, [r7, #28]
 800245a:	2b0f      	cmp	r3, #15
 800245c:	f67f ae96 	bls.w	800218c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002460:	bf00      	nop
 8002462:	bf00      	nop
 8002464:	3724      	adds	r7, #36	@ 0x24
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	40023800 	.word	0x40023800
 8002474:	40013800 	.word	0x40013800
 8002478:	40020000 	.word	0x40020000
 800247c:	40020400 	.word	0x40020400
 8002480:	40020800 	.word	0x40020800
 8002484:	40020c00 	.word	0x40020c00
 8002488:	40021000 	.word	0x40021000
 800248c:	40021400 	.word	0x40021400
 8002490:	40021800 	.word	0x40021800
 8002494:	40013c00 	.word	0x40013c00

08002498 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d101      	bne.n	80024ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e0cc      	b.n	8002646 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024ac:	4b68      	ldr	r3, [pc, #416]	@ (8002650 <HAL_RCC_ClockConfig+0x1b8>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 030f 	and.w	r3, r3, #15
 80024b4:	683a      	ldr	r2, [r7, #0]
 80024b6:	429a      	cmp	r2, r3
 80024b8:	d90c      	bls.n	80024d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024ba:	4b65      	ldr	r3, [pc, #404]	@ (8002650 <HAL_RCC_ClockConfig+0x1b8>)
 80024bc:	683a      	ldr	r2, [r7, #0]
 80024be:	b2d2      	uxtb	r2, r2
 80024c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024c2:	4b63      	ldr	r3, [pc, #396]	@ (8002650 <HAL_RCC_ClockConfig+0x1b8>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 030f 	and.w	r3, r3, #15
 80024ca:	683a      	ldr	r2, [r7, #0]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d001      	beq.n	80024d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e0b8      	b.n	8002646 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 0302 	and.w	r3, r3, #2
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d020      	beq.n	8002522 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f003 0304 	and.w	r3, r3, #4
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d005      	beq.n	80024f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80024ec:	4b59      	ldr	r3, [pc, #356]	@ (8002654 <HAL_RCC_ClockConfig+0x1bc>)
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	4a58      	ldr	r2, [pc, #352]	@ (8002654 <HAL_RCC_ClockConfig+0x1bc>)
 80024f2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80024f6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0308 	and.w	r3, r3, #8
 8002500:	2b00      	cmp	r3, #0
 8002502:	d005      	beq.n	8002510 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002504:	4b53      	ldr	r3, [pc, #332]	@ (8002654 <HAL_RCC_ClockConfig+0x1bc>)
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	4a52      	ldr	r2, [pc, #328]	@ (8002654 <HAL_RCC_ClockConfig+0x1bc>)
 800250a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800250e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002510:	4b50      	ldr	r3, [pc, #320]	@ (8002654 <HAL_RCC_ClockConfig+0x1bc>)
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	494d      	ldr	r1, [pc, #308]	@ (8002654 <HAL_RCC_ClockConfig+0x1bc>)
 800251e:	4313      	orrs	r3, r2
 8002520:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 0301 	and.w	r3, r3, #1
 800252a:	2b00      	cmp	r3, #0
 800252c:	d044      	beq.n	80025b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	2b01      	cmp	r3, #1
 8002534:	d107      	bne.n	8002546 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002536:	4b47      	ldr	r3, [pc, #284]	@ (8002654 <HAL_RCC_ClockConfig+0x1bc>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d119      	bne.n	8002576 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e07f      	b.n	8002646 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	2b02      	cmp	r3, #2
 800254c:	d003      	beq.n	8002556 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002552:	2b03      	cmp	r3, #3
 8002554:	d107      	bne.n	8002566 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002556:	4b3f      	ldr	r3, [pc, #252]	@ (8002654 <HAL_RCC_ClockConfig+0x1bc>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d109      	bne.n	8002576 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e06f      	b.n	8002646 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002566:	4b3b      	ldr	r3, [pc, #236]	@ (8002654 <HAL_RCC_ClockConfig+0x1bc>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 0302 	and.w	r3, r3, #2
 800256e:	2b00      	cmp	r3, #0
 8002570:	d101      	bne.n	8002576 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e067      	b.n	8002646 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002576:	4b37      	ldr	r3, [pc, #220]	@ (8002654 <HAL_RCC_ClockConfig+0x1bc>)
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	f023 0203 	bic.w	r2, r3, #3
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	4934      	ldr	r1, [pc, #208]	@ (8002654 <HAL_RCC_ClockConfig+0x1bc>)
 8002584:	4313      	orrs	r3, r2
 8002586:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002588:	f7ff fc42 	bl	8001e10 <HAL_GetTick>
 800258c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800258e:	e00a      	b.n	80025a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002590:	f7ff fc3e 	bl	8001e10 <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800259e:	4293      	cmp	r3, r2
 80025a0:	d901      	bls.n	80025a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80025a2:	2303      	movs	r3, #3
 80025a4:	e04f      	b.n	8002646 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025a6:	4b2b      	ldr	r3, [pc, #172]	@ (8002654 <HAL_RCC_ClockConfig+0x1bc>)
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	f003 020c 	and.w	r2, r3, #12
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d1eb      	bne.n	8002590 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025b8:	4b25      	ldr	r3, [pc, #148]	@ (8002650 <HAL_RCC_ClockConfig+0x1b8>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 030f 	and.w	r3, r3, #15
 80025c0:	683a      	ldr	r2, [r7, #0]
 80025c2:	429a      	cmp	r2, r3
 80025c4:	d20c      	bcs.n	80025e0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025c6:	4b22      	ldr	r3, [pc, #136]	@ (8002650 <HAL_RCC_ClockConfig+0x1b8>)
 80025c8:	683a      	ldr	r2, [r7, #0]
 80025ca:	b2d2      	uxtb	r2, r2
 80025cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ce:	4b20      	ldr	r3, [pc, #128]	@ (8002650 <HAL_RCC_ClockConfig+0x1b8>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 030f 	and.w	r3, r3, #15
 80025d6:	683a      	ldr	r2, [r7, #0]
 80025d8:	429a      	cmp	r2, r3
 80025da:	d001      	beq.n	80025e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e032      	b.n	8002646 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f003 0304 	and.w	r3, r3, #4
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d008      	beq.n	80025fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025ec:	4b19      	ldr	r3, [pc, #100]	@ (8002654 <HAL_RCC_ClockConfig+0x1bc>)
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	4916      	ldr	r1, [pc, #88]	@ (8002654 <HAL_RCC_ClockConfig+0x1bc>)
 80025fa:	4313      	orrs	r3, r2
 80025fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0308 	and.w	r3, r3, #8
 8002606:	2b00      	cmp	r3, #0
 8002608:	d009      	beq.n	800261e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800260a:	4b12      	ldr	r3, [pc, #72]	@ (8002654 <HAL_RCC_ClockConfig+0x1bc>)
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	691b      	ldr	r3, [r3, #16]
 8002616:	00db      	lsls	r3, r3, #3
 8002618:	490e      	ldr	r1, [pc, #56]	@ (8002654 <HAL_RCC_ClockConfig+0x1bc>)
 800261a:	4313      	orrs	r3, r2
 800261c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800261e:	f000 f855 	bl	80026cc <HAL_RCC_GetSysClockFreq>
 8002622:	4602      	mov	r2, r0
 8002624:	4b0b      	ldr	r3, [pc, #44]	@ (8002654 <HAL_RCC_ClockConfig+0x1bc>)
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	091b      	lsrs	r3, r3, #4
 800262a:	f003 030f 	and.w	r3, r3, #15
 800262e:	490a      	ldr	r1, [pc, #40]	@ (8002658 <HAL_RCC_ClockConfig+0x1c0>)
 8002630:	5ccb      	ldrb	r3, [r1, r3]
 8002632:	fa22 f303 	lsr.w	r3, r2, r3
 8002636:	4a09      	ldr	r2, [pc, #36]	@ (800265c <HAL_RCC_ClockConfig+0x1c4>)
 8002638:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800263a:	4b09      	ldr	r3, [pc, #36]	@ (8002660 <HAL_RCC_ClockConfig+0x1c8>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4618      	mov	r0, r3
 8002640:	f7ff fba2 	bl	8001d88 <HAL_InitTick>

  return HAL_OK;
 8002644:	2300      	movs	r3, #0
}
 8002646:	4618      	mov	r0, r3
 8002648:	3710      	adds	r7, #16
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	40023c00 	.word	0x40023c00
 8002654:	40023800 	.word	0x40023800
 8002658:	08008cd0 	.word	0x08008cd0
 800265c:	20000000 	.word	0x20000000
 8002660:	20000004 	.word	0x20000004

08002664 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002668:	4b03      	ldr	r3, [pc, #12]	@ (8002678 <HAL_RCC_GetHCLKFreq+0x14>)
 800266a:	681b      	ldr	r3, [r3, #0]
}
 800266c:	4618      	mov	r0, r3
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	20000000 	.word	0x20000000

0800267c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002680:	f7ff fff0 	bl	8002664 <HAL_RCC_GetHCLKFreq>
 8002684:	4602      	mov	r2, r0
 8002686:	4b05      	ldr	r3, [pc, #20]	@ (800269c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	0a9b      	lsrs	r3, r3, #10
 800268c:	f003 0307 	and.w	r3, r3, #7
 8002690:	4903      	ldr	r1, [pc, #12]	@ (80026a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002692:	5ccb      	ldrb	r3, [r1, r3]
 8002694:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002698:	4618      	mov	r0, r3
 800269a:	bd80      	pop	{r7, pc}
 800269c:	40023800 	.word	0x40023800
 80026a0:	08008ce0 	.word	0x08008ce0

080026a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80026a8:	f7ff ffdc 	bl	8002664 <HAL_RCC_GetHCLKFreq>
 80026ac:	4602      	mov	r2, r0
 80026ae:	4b05      	ldr	r3, [pc, #20]	@ (80026c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	0b5b      	lsrs	r3, r3, #13
 80026b4:	f003 0307 	and.w	r3, r3, #7
 80026b8:	4903      	ldr	r1, [pc, #12]	@ (80026c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80026ba:	5ccb      	ldrb	r3, [r1, r3]
 80026bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	40023800 	.word	0x40023800
 80026c8:	08008ce0 	.word	0x08008ce0

080026cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80026d0:	b0a6      	sub	sp, #152	@ 0x98
 80026d2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80026d4:	2300      	movs	r3, #0
 80026d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80026da:	2300      	movs	r3, #0
 80026dc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80026e0:	2300      	movs	r3, #0
 80026e2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80026e6:	2300      	movs	r3, #0
 80026e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 80026ec:	2300      	movs	r3, #0
 80026ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80026f2:	4bc8      	ldr	r3, [pc, #800]	@ (8002a14 <HAL_RCC_GetSysClockFreq+0x348>)
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	f003 030c 	and.w	r3, r3, #12
 80026fa:	2b0c      	cmp	r3, #12
 80026fc:	f200 817e 	bhi.w	80029fc <HAL_RCC_GetSysClockFreq+0x330>
 8002700:	a201      	add	r2, pc, #4	@ (adr r2, 8002708 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002706:	bf00      	nop
 8002708:	0800273d 	.word	0x0800273d
 800270c:	080029fd 	.word	0x080029fd
 8002710:	080029fd 	.word	0x080029fd
 8002714:	080029fd 	.word	0x080029fd
 8002718:	08002745 	.word	0x08002745
 800271c:	080029fd 	.word	0x080029fd
 8002720:	080029fd 	.word	0x080029fd
 8002724:	080029fd 	.word	0x080029fd
 8002728:	0800274d 	.word	0x0800274d
 800272c:	080029fd 	.word	0x080029fd
 8002730:	080029fd 	.word	0x080029fd
 8002734:	080029fd 	.word	0x080029fd
 8002738:	080028b7 	.word	0x080028b7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800273c:	4bb6      	ldr	r3, [pc, #728]	@ (8002a18 <HAL_RCC_GetSysClockFreq+0x34c>)
 800273e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002742:	e15f      	b.n	8002a04 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002744:	4bb5      	ldr	r3, [pc, #724]	@ (8002a1c <HAL_RCC_GetSysClockFreq+0x350>)
 8002746:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800274a:	e15b      	b.n	8002a04 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800274c:	4bb1      	ldr	r3, [pc, #708]	@ (8002a14 <HAL_RCC_GetSysClockFreq+0x348>)
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002754:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002758:	4bae      	ldr	r3, [pc, #696]	@ (8002a14 <HAL_RCC_GetSysClockFreq+0x348>)
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002760:	2b00      	cmp	r3, #0
 8002762:	d031      	beq.n	80027c8 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002764:	4bab      	ldr	r3, [pc, #684]	@ (8002a14 <HAL_RCC_GetSysClockFreq+0x348>)
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	099b      	lsrs	r3, r3, #6
 800276a:	2200      	movs	r2, #0
 800276c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800276e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002770:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002772:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002776:	663b      	str	r3, [r7, #96]	@ 0x60
 8002778:	2300      	movs	r3, #0
 800277a:	667b      	str	r3, [r7, #100]	@ 0x64
 800277c:	4ba7      	ldr	r3, [pc, #668]	@ (8002a1c <HAL_RCC_GetSysClockFreq+0x350>)
 800277e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002782:	462a      	mov	r2, r5
 8002784:	fb03 f202 	mul.w	r2, r3, r2
 8002788:	2300      	movs	r3, #0
 800278a:	4621      	mov	r1, r4
 800278c:	fb01 f303 	mul.w	r3, r1, r3
 8002790:	4413      	add	r3, r2
 8002792:	4aa2      	ldr	r2, [pc, #648]	@ (8002a1c <HAL_RCC_GetSysClockFreq+0x350>)
 8002794:	4621      	mov	r1, r4
 8002796:	fba1 1202 	umull	r1, r2, r1, r2
 800279a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800279c:	460a      	mov	r2, r1
 800279e:	67ba      	str	r2, [r7, #120]	@ 0x78
 80027a0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80027a2:	4413      	add	r3, r2
 80027a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80027a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80027aa:	2200      	movs	r2, #0
 80027ac:	65bb      	str	r3, [r7, #88]	@ 0x58
 80027ae:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80027b0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80027b4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80027b8:	f7fe fa36 	bl	8000c28 <__aeabi_uldivmod>
 80027bc:	4602      	mov	r2, r0
 80027be:	460b      	mov	r3, r1
 80027c0:	4613      	mov	r3, r2
 80027c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80027c6:	e064      	b.n	8002892 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027c8:	4b92      	ldr	r3, [pc, #584]	@ (8002a14 <HAL_RCC_GetSysClockFreq+0x348>)
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	099b      	lsrs	r3, r3, #6
 80027ce:	2200      	movs	r2, #0
 80027d0:	653b      	str	r3, [r7, #80]	@ 0x50
 80027d2:	657a      	str	r2, [r7, #84]	@ 0x54
 80027d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80027d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80027dc:	2300      	movs	r3, #0
 80027de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80027e0:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80027e4:	4622      	mov	r2, r4
 80027e6:	462b      	mov	r3, r5
 80027e8:	f04f 0000 	mov.w	r0, #0
 80027ec:	f04f 0100 	mov.w	r1, #0
 80027f0:	0159      	lsls	r1, r3, #5
 80027f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027f6:	0150      	lsls	r0, r2, #5
 80027f8:	4602      	mov	r2, r0
 80027fa:	460b      	mov	r3, r1
 80027fc:	4621      	mov	r1, r4
 80027fe:	1a51      	subs	r1, r2, r1
 8002800:	6139      	str	r1, [r7, #16]
 8002802:	4629      	mov	r1, r5
 8002804:	eb63 0301 	sbc.w	r3, r3, r1
 8002808:	617b      	str	r3, [r7, #20]
 800280a:	f04f 0200 	mov.w	r2, #0
 800280e:	f04f 0300 	mov.w	r3, #0
 8002812:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002816:	4659      	mov	r1, fp
 8002818:	018b      	lsls	r3, r1, #6
 800281a:	4651      	mov	r1, sl
 800281c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002820:	4651      	mov	r1, sl
 8002822:	018a      	lsls	r2, r1, #6
 8002824:	4651      	mov	r1, sl
 8002826:	ebb2 0801 	subs.w	r8, r2, r1
 800282a:	4659      	mov	r1, fp
 800282c:	eb63 0901 	sbc.w	r9, r3, r1
 8002830:	f04f 0200 	mov.w	r2, #0
 8002834:	f04f 0300 	mov.w	r3, #0
 8002838:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800283c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002840:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002844:	4690      	mov	r8, r2
 8002846:	4699      	mov	r9, r3
 8002848:	4623      	mov	r3, r4
 800284a:	eb18 0303 	adds.w	r3, r8, r3
 800284e:	60bb      	str	r3, [r7, #8]
 8002850:	462b      	mov	r3, r5
 8002852:	eb49 0303 	adc.w	r3, r9, r3
 8002856:	60fb      	str	r3, [r7, #12]
 8002858:	f04f 0200 	mov.w	r2, #0
 800285c:	f04f 0300 	mov.w	r3, #0
 8002860:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002864:	4629      	mov	r1, r5
 8002866:	028b      	lsls	r3, r1, #10
 8002868:	4621      	mov	r1, r4
 800286a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800286e:	4621      	mov	r1, r4
 8002870:	028a      	lsls	r2, r1, #10
 8002872:	4610      	mov	r0, r2
 8002874:	4619      	mov	r1, r3
 8002876:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800287a:	2200      	movs	r2, #0
 800287c:	643b      	str	r3, [r7, #64]	@ 0x40
 800287e:	647a      	str	r2, [r7, #68]	@ 0x44
 8002880:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002884:	f7fe f9d0 	bl	8000c28 <__aeabi_uldivmod>
 8002888:	4602      	mov	r2, r0
 800288a:	460b      	mov	r3, r1
 800288c:	4613      	mov	r3, r2
 800288e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002892:	4b60      	ldr	r3, [pc, #384]	@ (8002a14 <HAL_RCC_GetSysClockFreq+0x348>)
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	0c1b      	lsrs	r3, r3, #16
 8002898:	f003 0303 	and.w	r3, r3, #3
 800289c:	3301      	adds	r3, #1
 800289e:	005b      	lsls	r3, r3, #1
 80028a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 80028a4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80028a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80028ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80028b0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80028b4:	e0a6      	b.n	8002a04 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80028b6:	4b57      	ldr	r3, [pc, #348]	@ (8002a14 <HAL_RCC_GetSysClockFreq+0x348>)
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80028be:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80028c2:	4b54      	ldr	r3, [pc, #336]	@ (8002a14 <HAL_RCC_GetSysClockFreq+0x348>)
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d02a      	beq.n	8002924 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028ce:	4b51      	ldr	r3, [pc, #324]	@ (8002a14 <HAL_RCC_GetSysClockFreq+0x348>)
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	099b      	lsrs	r3, r3, #6
 80028d4:	2200      	movs	r2, #0
 80028d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80028d8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80028da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028dc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80028e0:	2100      	movs	r1, #0
 80028e2:	4b4e      	ldr	r3, [pc, #312]	@ (8002a1c <HAL_RCC_GetSysClockFreq+0x350>)
 80028e4:	fb03 f201 	mul.w	r2, r3, r1
 80028e8:	2300      	movs	r3, #0
 80028ea:	fb00 f303 	mul.w	r3, r0, r3
 80028ee:	4413      	add	r3, r2
 80028f0:	4a4a      	ldr	r2, [pc, #296]	@ (8002a1c <HAL_RCC_GetSysClockFreq+0x350>)
 80028f2:	fba0 1202 	umull	r1, r2, r0, r2
 80028f6:	677a      	str	r2, [r7, #116]	@ 0x74
 80028f8:	460a      	mov	r2, r1
 80028fa:	673a      	str	r2, [r7, #112]	@ 0x70
 80028fc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80028fe:	4413      	add	r3, r2
 8002900:	677b      	str	r3, [r7, #116]	@ 0x74
 8002902:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002906:	2200      	movs	r2, #0
 8002908:	633b      	str	r3, [r7, #48]	@ 0x30
 800290a:	637a      	str	r2, [r7, #52]	@ 0x34
 800290c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002910:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002914:	f7fe f988 	bl	8000c28 <__aeabi_uldivmod>
 8002918:	4602      	mov	r2, r0
 800291a:	460b      	mov	r3, r1
 800291c:	4613      	mov	r3, r2
 800291e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002922:	e05b      	b.n	80029dc <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002924:	4b3b      	ldr	r3, [pc, #236]	@ (8002a14 <HAL_RCC_GetSysClockFreq+0x348>)
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	099b      	lsrs	r3, r3, #6
 800292a:	2200      	movs	r2, #0
 800292c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800292e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002932:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002936:	623b      	str	r3, [r7, #32]
 8002938:	2300      	movs	r3, #0
 800293a:	627b      	str	r3, [r7, #36]	@ 0x24
 800293c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002940:	4642      	mov	r2, r8
 8002942:	464b      	mov	r3, r9
 8002944:	f04f 0000 	mov.w	r0, #0
 8002948:	f04f 0100 	mov.w	r1, #0
 800294c:	0159      	lsls	r1, r3, #5
 800294e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002952:	0150      	lsls	r0, r2, #5
 8002954:	4602      	mov	r2, r0
 8002956:	460b      	mov	r3, r1
 8002958:	4641      	mov	r1, r8
 800295a:	ebb2 0a01 	subs.w	sl, r2, r1
 800295e:	4649      	mov	r1, r9
 8002960:	eb63 0b01 	sbc.w	fp, r3, r1
 8002964:	f04f 0200 	mov.w	r2, #0
 8002968:	f04f 0300 	mov.w	r3, #0
 800296c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002970:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002974:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002978:	ebb2 040a 	subs.w	r4, r2, sl
 800297c:	eb63 050b 	sbc.w	r5, r3, fp
 8002980:	f04f 0200 	mov.w	r2, #0
 8002984:	f04f 0300 	mov.w	r3, #0
 8002988:	00eb      	lsls	r3, r5, #3
 800298a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800298e:	00e2      	lsls	r2, r4, #3
 8002990:	4614      	mov	r4, r2
 8002992:	461d      	mov	r5, r3
 8002994:	4643      	mov	r3, r8
 8002996:	18e3      	adds	r3, r4, r3
 8002998:	603b      	str	r3, [r7, #0]
 800299a:	464b      	mov	r3, r9
 800299c:	eb45 0303 	adc.w	r3, r5, r3
 80029a0:	607b      	str	r3, [r7, #4]
 80029a2:	f04f 0200 	mov.w	r2, #0
 80029a6:	f04f 0300 	mov.w	r3, #0
 80029aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80029ae:	4629      	mov	r1, r5
 80029b0:	028b      	lsls	r3, r1, #10
 80029b2:	4621      	mov	r1, r4
 80029b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80029b8:	4621      	mov	r1, r4
 80029ba:	028a      	lsls	r2, r1, #10
 80029bc:	4610      	mov	r0, r2
 80029be:	4619      	mov	r1, r3
 80029c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029c4:	2200      	movs	r2, #0
 80029c6:	61bb      	str	r3, [r7, #24]
 80029c8:	61fa      	str	r2, [r7, #28]
 80029ca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80029ce:	f7fe f92b 	bl	8000c28 <__aeabi_uldivmod>
 80029d2:	4602      	mov	r2, r0
 80029d4:	460b      	mov	r3, r1
 80029d6:	4613      	mov	r3, r2
 80029d8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80029dc:	4b0d      	ldr	r3, [pc, #52]	@ (8002a14 <HAL_RCC_GetSysClockFreq+0x348>)
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	0f1b      	lsrs	r3, r3, #28
 80029e2:	f003 0307 	and.w	r3, r3, #7
 80029e6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 80029ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80029ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80029f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80029f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80029fa:	e003      	b.n	8002a04 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80029fc:	4b06      	ldr	r3, [pc, #24]	@ (8002a18 <HAL_RCC_GetSysClockFreq+0x34c>)
 80029fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002a02:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a04:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3798      	adds	r7, #152	@ 0x98
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a12:	bf00      	nop
 8002a14:	40023800 	.word	0x40023800
 8002a18:	00f42400 	.word	0x00f42400
 8002a1c:	017d7840 	.word	0x017d7840

08002a20 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b086      	sub	sp, #24
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d101      	bne.n	8002a32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e28d      	b.n	8002f4e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0301 	and.w	r3, r3, #1
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	f000 8083 	beq.w	8002b46 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002a40:	4b94      	ldr	r3, [pc, #592]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	f003 030c 	and.w	r3, r3, #12
 8002a48:	2b04      	cmp	r3, #4
 8002a4a:	d019      	beq.n	8002a80 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002a4c:	4b91      	ldr	r3, [pc, #580]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	f003 030c 	and.w	r3, r3, #12
        || \
 8002a54:	2b08      	cmp	r3, #8
 8002a56:	d106      	bne.n	8002a66 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002a58:	4b8e      	ldr	r3, [pc, #568]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a60:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a64:	d00c      	beq.n	8002a80 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a66:	4b8b      	ldr	r3, [pc, #556]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002a6e:	2b0c      	cmp	r3, #12
 8002a70:	d112      	bne.n	8002a98 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a72:	4b88      	ldr	r3, [pc, #544]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a7a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a7e:	d10b      	bne.n	8002a98 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a80:	4b84      	ldr	r3, [pc, #528]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d05b      	beq.n	8002b44 <HAL_RCC_OscConfig+0x124>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d157      	bne.n	8002b44 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002a94:	2301      	movs	r3, #1
 8002a96:	e25a      	b.n	8002f4e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002aa0:	d106      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x90>
 8002aa2:	4b7c      	ldr	r3, [pc, #496]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a7b      	ldr	r2, [pc, #492]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002aa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002aac:	6013      	str	r3, [r2, #0]
 8002aae:	e01d      	b.n	8002aec <HAL_RCC_OscConfig+0xcc>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ab8:	d10c      	bne.n	8002ad4 <HAL_RCC_OscConfig+0xb4>
 8002aba:	4b76      	ldr	r3, [pc, #472]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a75      	ldr	r2, [pc, #468]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002ac0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ac4:	6013      	str	r3, [r2, #0]
 8002ac6:	4b73      	ldr	r3, [pc, #460]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a72      	ldr	r2, [pc, #456]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002acc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ad0:	6013      	str	r3, [r2, #0]
 8002ad2:	e00b      	b.n	8002aec <HAL_RCC_OscConfig+0xcc>
 8002ad4:	4b6f      	ldr	r3, [pc, #444]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a6e      	ldr	r2, [pc, #440]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002ada:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ade:	6013      	str	r3, [r2, #0]
 8002ae0:	4b6c      	ldr	r3, [pc, #432]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a6b      	ldr	r2, [pc, #428]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002ae6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002aea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d013      	beq.n	8002b1c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af4:	f7ff f98c 	bl	8001e10 <HAL_GetTick>
 8002af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002afa:	e008      	b.n	8002b0e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002afc:	f7ff f988 	bl	8001e10 <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	2b64      	cmp	r3, #100	@ 0x64
 8002b08:	d901      	bls.n	8002b0e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e21f      	b.n	8002f4e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b0e:	4b61      	ldr	r3, [pc, #388]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d0f0      	beq.n	8002afc <HAL_RCC_OscConfig+0xdc>
 8002b1a:	e014      	b.n	8002b46 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b1c:	f7ff f978 	bl	8001e10 <HAL_GetTick>
 8002b20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b22:	e008      	b.n	8002b36 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b24:	f7ff f974 	bl	8001e10 <HAL_GetTick>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	2b64      	cmp	r3, #100	@ 0x64
 8002b30:	d901      	bls.n	8002b36 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002b32:	2303      	movs	r3, #3
 8002b34:	e20b      	b.n	8002f4e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b36:	4b57      	ldr	r3, [pc, #348]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d1f0      	bne.n	8002b24 <HAL_RCC_OscConfig+0x104>
 8002b42:	e000      	b.n	8002b46 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0302 	and.w	r3, r3, #2
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d06f      	beq.n	8002c32 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002b52:	4b50      	ldr	r3, [pc, #320]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	f003 030c 	and.w	r3, r3, #12
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d017      	beq.n	8002b8e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002b5e:	4b4d      	ldr	r3, [pc, #308]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	f003 030c 	and.w	r3, r3, #12
        || \
 8002b66:	2b08      	cmp	r3, #8
 8002b68:	d105      	bne.n	8002b76 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002b6a:	4b4a      	ldr	r3, [pc, #296]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d00b      	beq.n	8002b8e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b76:	4b47      	ldr	r3, [pc, #284]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002b7e:	2b0c      	cmp	r3, #12
 8002b80:	d11c      	bne.n	8002bbc <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b82:	4b44      	ldr	r3, [pc, #272]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d116      	bne.n	8002bbc <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b8e:	4b41      	ldr	r3, [pc, #260]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 0302 	and.w	r3, r3, #2
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d005      	beq.n	8002ba6 <HAL_RCC_OscConfig+0x186>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	68db      	ldr	r3, [r3, #12]
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d001      	beq.n	8002ba6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e1d3      	b.n	8002f4e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ba6:	4b3b      	ldr	r3, [pc, #236]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	691b      	ldr	r3, [r3, #16]
 8002bb2:	00db      	lsls	r3, r3, #3
 8002bb4:	4937      	ldr	r1, [pc, #220]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bba:	e03a      	b.n	8002c32 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d020      	beq.n	8002c06 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bc4:	4b34      	ldr	r3, [pc, #208]	@ (8002c98 <HAL_RCC_OscConfig+0x278>)
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bca:	f7ff f921 	bl	8001e10 <HAL_GetTick>
 8002bce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bd0:	e008      	b.n	8002be4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bd2:	f7ff f91d 	bl	8001e10 <HAL_GetTick>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	2b02      	cmp	r3, #2
 8002bde:	d901      	bls.n	8002be4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002be0:	2303      	movs	r3, #3
 8002be2:	e1b4      	b.n	8002f4e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002be4:	4b2b      	ldr	r3, [pc, #172]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0302 	and.w	r3, r3, #2
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d0f0      	beq.n	8002bd2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bf0:	4b28      	ldr	r3, [pc, #160]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	691b      	ldr	r3, [r3, #16]
 8002bfc:	00db      	lsls	r3, r3, #3
 8002bfe:	4925      	ldr	r1, [pc, #148]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002c00:	4313      	orrs	r3, r2
 8002c02:	600b      	str	r3, [r1, #0]
 8002c04:	e015      	b.n	8002c32 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c06:	4b24      	ldr	r3, [pc, #144]	@ (8002c98 <HAL_RCC_OscConfig+0x278>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c0c:	f7ff f900 	bl	8001e10 <HAL_GetTick>
 8002c10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c12:	e008      	b.n	8002c26 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c14:	f7ff f8fc 	bl	8001e10 <HAL_GetTick>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d901      	bls.n	8002c26 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002c22:	2303      	movs	r3, #3
 8002c24:	e193      	b.n	8002f4e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c26:	4b1b      	ldr	r3, [pc, #108]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0302 	and.w	r3, r3, #2
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d1f0      	bne.n	8002c14 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0308 	and.w	r3, r3, #8
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d036      	beq.n	8002cac <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	695b      	ldr	r3, [r3, #20]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d016      	beq.n	8002c74 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c46:	4b15      	ldr	r3, [pc, #84]	@ (8002c9c <HAL_RCC_OscConfig+0x27c>)
 8002c48:	2201      	movs	r2, #1
 8002c4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c4c:	f7ff f8e0 	bl	8001e10 <HAL_GetTick>
 8002c50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c52:	e008      	b.n	8002c66 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c54:	f7ff f8dc 	bl	8001e10 <HAL_GetTick>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	2b02      	cmp	r3, #2
 8002c60:	d901      	bls.n	8002c66 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002c62:	2303      	movs	r3, #3
 8002c64:	e173      	b.n	8002f4e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c66:	4b0b      	ldr	r3, [pc, #44]	@ (8002c94 <HAL_RCC_OscConfig+0x274>)
 8002c68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c6a:	f003 0302 	and.w	r3, r3, #2
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d0f0      	beq.n	8002c54 <HAL_RCC_OscConfig+0x234>
 8002c72:	e01b      	b.n	8002cac <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c74:	4b09      	ldr	r3, [pc, #36]	@ (8002c9c <HAL_RCC_OscConfig+0x27c>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c7a:	f7ff f8c9 	bl	8001e10 <HAL_GetTick>
 8002c7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c80:	e00e      	b.n	8002ca0 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c82:	f7ff f8c5 	bl	8001e10 <HAL_GetTick>
 8002c86:	4602      	mov	r2, r0
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d907      	bls.n	8002ca0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002c90:	2303      	movs	r3, #3
 8002c92:	e15c      	b.n	8002f4e <HAL_RCC_OscConfig+0x52e>
 8002c94:	40023800 	.word	0x40023800
 8002c98:	42470000 	.word	0x42470000
 8002c9c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ca0:	4b8a      	ldr	r3, [pc, #552]	@ (8002ecc <HAL_RCC_OscConfig+0x4ac>)
 8002ca2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ca4:	f003 0302 	and.w	r3, r3, #2
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d1ea      	bne.n	8002c82 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 0304 	and.w	r3, r3, #4
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	f000 8097 	beq.w	8002de8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cbe:	4b83      	ldr	r3, [pc, #524]	@ (8002ecc <HAL_RCC_OscConfig+0x4ac>)
 8002cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d10f      	bne.n	8002cea <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cca:	2300      	movs	r3, #0
 8002ccc:	60bb      	str	r3, [r7, #8]
 8002cce:	4b7f      	ldr	r3, [pc, #508]	@ (8002ecc <HAL_RCC_OscConfig+0x4ac>)
 8002cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd2:	4a7e      	ldr	r2, [pc, #504]	@ (8002ecc <HAL_RCC_OscConfig+0x4ac>)
 8002cd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cda:	4b7c      	ldr	r3, [pc, #496]	@ (8002ecc <HAL_RCC_OscConfig+0x4ac>)
 8002cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ce2:	60bb      	str	r3, [r7, #8]
 8002ce4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cea:	4b79      	ldr	r3, [pc, #484]	@ (8002ed0 <HAL_RCC_OscConfig+0x4b0>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d118      	bne.n	8002d28 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cf6:	4b76      	ldr	r3, [pc, #472]	@ (8002ed0 <HAL_RCC_OscConfig+0x4b0>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a75      	ldr	r2, [pc, #468]	@ (8002ed0 <HAL_RCC_OscConfig+0x4b0>)
 8002cfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d02:	f7ff f885 	bl	8001e10 <HAL_GetTick>
 8002d06:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d08:	e008      	b.n	8002d1c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d0a:	f7ff f881 	bl	8001e10 <HAL_GetTick>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	1ad3      	subs	r3, r2, r3
 8002d14:	2b02      	cmp	r3, #2
 8002d16:	d901      	bls.n	8002d1c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002d18:	2303      	movs	r3, #3
 8002d1a:	e118      	b.n	8002f4e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d1c:	4b6c      	ldr	r3, [pc, #432]	@ (8002ed0 <HAL_RCC_OscConfig+0x4b0>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d0f0      	beq.n	8002d0a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d106      	bne.n	8002d3e <HAL_RCC_OscConfig+0x31e>
 8002d30:	4b66      	ldr	r3, [pc, #408]	@ (8002ecc <HAL_RCC_OscConfig+0x4ac>)
 8002d32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d34:	4a65      	ldr	r2, [pc, #404]	@ (8002ecc <HAL_RCC_OscConfig+0x4ac>)
 8002d36:	f043 0301 	orr.w	r3, r3, #1
 8002d3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d3c:	e01c      	b.n	8002d78 <HAL_RCC_OscConfig+0x358>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	2b05      	cmp	r3, #5
 8002d44:	d10c      	bne.n	8002d60 <HAL_RCC_OscConfig+0x340>
 8002d46:	4b61      	ldr	r3, [pc, #388]	@ (8002ecc <HAL_RCC_OscConfig+0x4ac>)
 8002d48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d4a:	4a60      	ldr	r2, [pc, #384]	@ (8002ecc <HAL_RCC_OscConfig+0x4ac>)
 8002d4c:	f043 0304 	orr.w	r3, r3, #4
 8002d50:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d52:	4b5e      	ldr	r3, [pc, #376]	@ (8002ecc <HAL_RCC_OscConfig+0x4ac>)
 8002d54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d56:	4a5d      	ldr	r2, [pc, #372]	@ (8002ecc <HAL_RCC_OscConfig+0x4ac>)
 8002d58:	f043 0301 	orr.w	r3, r3, #1
 8002d5c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d5e:	e00b      	b.n	8002d78 <HAL_RCC_OscConfig+0x358>
 8002d60:	4b5a      	ldr	r3, [pc, #360]	@ (8002ecc <HAL_RCC_OscConfig+0x4ac>)
 8002d62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d64:	4a59      	ldr	r2, [pc, #356]	@ (8002ecc <HAL_RCC_OscConfig+0x4ac>)
 8002d66:	f023 0301 	bic.w	r3, r3, #1
 8002d6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d6c:	4b57      	ldr	r3, [pc, #348]	@ (8002ecc <HAL_RCC_OscConfig+0x4ac>)
 8002d6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d70:	4a56      	ldr	r2, [pc, #344]	@ (8002ecc <HAL_RCC_OscConfig+0x4ac>)
 8002d72:	f023 0304 	bic.w	r3, r3, #4
 8002d76:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d015      	beq.n	8002dac <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d80:	f7ff f846 	bl	8001e10 <HAL_GetTick>
 8002d84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d86:	e00a      	b.n	8002d9e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d88:	f7ff f842 	bl	8001e10 <HAL_GetTick>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d901      	bls.n	8002d9e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	e0d7      	b.n	8002f4e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d9e:	4b4b      	ldr	r3, [pc, #300]	@ (8002ecc <HAL_RCC_OscConfig+0x4ac>)
 8002da0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002da2:	f003 0302 	and.w	r3, r3, #2
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d0ee      	beq.n	8002d88 <HAL_RCC_OscConfig+0x368>
 8002daa:	e014      	b.n	8002dd6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dac:	f7ff f830 	bl	8001e10 <HAL_GetTick>
 8002db0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002db2:	e00a      	b.n	8002dca <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002db4:	f7ff f82c 	bl	8001e10 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d901      	bls.n	8002dca <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	e0c1      	b.n	8002f4e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dca:	4b40      	ldr	r3, [pc, #256]	@ (8002ecc <HAL_RCC_OscConfig+0x4ac>)
 8002dcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dce:	f003 0302 	and.w	r3, r3, #2
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d1ee      	bne.n	8002db4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002dd6:	7dfb      	ldrb	r3, [r7, #23]
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d105      	bne.n	8002de8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ddc:	4b3b      	ldr	r3, [pc, #236]	@ (8002ecc <HAL_RCC_OscConfig+0x4ac>)
 8002dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de0:	4a3a      	ldr	r2, [pc, #232]	@ (8002ecc <HAL_RCC_OscConfig+0x4ac>)
 8002de2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002de6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	699b      	ldr	r3, [r3, #24]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	f000 80ad 	beq.w	8002f4c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002df2:	4b36      	ldr	r3, [pc, #216]	@ (8002ecc <HAL_RCC_OscConfig+0x4ac>)
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	f003 030c 	and.w	r3, r3, #12
 8002dfa:	2b08      	cmp	r3, #8
 8002dfc:	d060      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	699b      	ldr	r3, [r3, #24]
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d145      	bne.n	8002e92 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e06:	4b33      	ldr	r3, [pc, #204]	@ (8002ed4 <HAL_RCC_OscConfig+0x4b4>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e0c:	f7ff f800 	bl	8001e10 <HAL_GetTick>
 8002e10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e12:	e008      	b.n	8002e26 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e14:	f7fe fffc 	bl	8001e10 <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	2b02      	cmp	r3, #2
 8002e20:	d901      	bls.n	8002e26 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002e22:	2303      	movs	r3, #3
 8002e24:	e093      	b.n	8002f4e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e26:	4b29      	ldr	r3, [pc, #164]	@ (8002ecc <HAL_RCC_OscConfig+0x4ac>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d1f0      	bne.n	8002e14 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	69da      	ldr	r2, [r3, #28]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6a1b      	ldr	r3, [r3, #32]
 8002e3a:	431a      	orrs	r2, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e40:	019b      	lsls	r3, r3, #6
 8002e42:	431a      	orrs	r2, r3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e48:	085b      	lsrs	r3, r3, #1
 8002e4a:	3b01      	subs	r3, #1
 8002e4c:	041b      	lsls	r3, r3, #16
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e54:	061b      	lsls	r3, r3, #24
 8002e56:	431a      	orrs	r2, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e5c:	071b      	lsls	r3, r3, #28
 8002e5e:	491b      	ldr	r1, [pc, #108]	@ (8002ecc <HAL_RCC_OscConfig+0x4ac>)
 8002e60:	4313      	orrs	r3, r2
 8002e62:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e64:	4b1b      	ldr	r3, [pc, #108]	@ (8002ed4 <HAL_RCC_OscConfig+0x4b4>)
 8002e66:	2201      	movs	r2, #1
 8002e68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e6a:	f7fe ffd1 	bl	8001e10 <HAL_GetTick>
 8002e6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e70:	e008      	b.n	8002e84 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e72:	f7fe ffcd 	bl	8001e10 <HAL_GetTick>
 8002e76:	4602      	mov	r2, r0
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	1ad3      	subs	r3, r2, r3
 8002e7c:	2b02      	cmp	r3, #2
 8002e7e:	d901      	bls.n	8002e84 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002e80:	2303      	movs	r3, #3
 8002e82:	e064      	b.n	8002f4e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e84:	4b11      	ldr	r3, [pc, #68]	@ (8002ecc <HAL_RCC_OscConfig+0x4ac>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d0f0      	beq.n	8002e72 <HAL_RCC_OscConfig+0x452>
 8002e90:	e05c      	b.n	8002f4c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e92:	4b10      	ldr	r3, [pc, #64]	@ (8002ed4 <HAL_RCC_OscConfig+0x4b4>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e98:	f7fe ffba 	bl	8001e10 <HAL_GetTick>
 8002e9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e9e:	e008      	b.n	8002eb2 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ea0:	f7fe ffb6 	bl	8001e10 <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d901      	bls.n	8002eb2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e04d      	b.n	8002f4e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eb2:	4b06      	ldr	r3, [pc, #24]	@ (8002ecc <HAL_RCC_OscConfig+0x4ac>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d1f0      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x480>
 8002ebe:	e045      	b.n	8002f4c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d107      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e040      	b.n	8002f4e <HAL_RCC_OscConfig+0x52e>
 8002ecc:	40023800 	.word	0x40023800
 8002ed0:	40007000 	.word	0x40007000
 8002ed4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002ed8:	4b1f      	ldr	r3, [pc, #124]	@ (8002f58 <HAL_RCC_OscConfig+0x538>)
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	699b      	ldr	r3, [r3, #24]
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d030      	beq.n	8002f48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d129      	bne.n	8002f48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d122      	bne.n	8002f48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f02:	68fa      	ldr	r2, [r7, #12]
 8002f04:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002f08:	4013      	ands	r3, r2
 8002f0a:	687a      	ldr	r2, [r7, #4]
 8002f0c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002f0e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d119      	bne.n	8002f48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f1e:	085b      	lsrs	r3, r3, #1
 8002f20:	3b01      	subs	r3, #1
 8002f22:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d10f      	bne.n	8002f48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f32:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d107      	bne.n	8002f48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f42:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d001      	beq.n	8002f4c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	e000      	b.n	8002f4e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002f4c:	2300      	movs	r3, #0
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3718      	adds	r7, #24
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	40023800 	.word	0x40023800

08002f5c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d101      	bne.n	8002f6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e042      	b.n	8002ff4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d106      	bne.n	8002f88 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f7fe fd3a 	bl	80019fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2224      	movs	r2, #36	@ 0x24
 8002f8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68da      	ldr	r2, [r3, #12]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002f9e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f000 fdbd 	bl	8003b20 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	691a      	ldr	r2, [r3, #16]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002fb4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	695a      	ldr	r2, [r3, #20]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002fc4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	68da      	ldr	r2, [r3, #12]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002fd4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2220      	movs	r2, #32
 8002fe0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2220      	movs	r2, #32
 8002fe8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002ff2:	2300      	movs	r3, #0
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3708      	adds	r7, #8
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b08a      	sub	sp, #40	@ 0x28
 8003000:	af02      	add	r7, sp, #8
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	60b9      	str	r1, [r7, #8]
 8003006:	603b      	str	r3, [r7, #0]
 8003008:	4613      	mov	r3, r2
 800300a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800300c:	2300      	movs	r3, #0
 800300e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003016:	b2db      	uxtb	r3, r3
 8003018:	2b20      	cmp	r3, #32
 800301a:	d175      	bne.n	8003108 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d002      	beq.n	8003028 <HAL_UART_Transmit+0x2c>
 8003022:	88fb      	ldrh	r3, [r7, #6]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d101      	bne.n	800302c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003028:	2301      	movs	r3, #1
 800302a:	e06e      	b.n	800310a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2200      	movs	r2, #0
 8003030:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2221      	movs	r2, #33	@ 0x21
 8003036:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800303a:	f7fe fee9 	bl	8001e10 <HAL_GetTick>
 800303e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	88fa      	ldrh	r2, [r7, #6]
 8003044:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	88fa      	ldrh	r2, [r7, #6]
 800304a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003054:	d108      	bne.n	8003068 <HAL_UART_Transmit+0x6c>
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	691b      	ldr	r3, [r3, #16]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d104      	bne.n	8003068 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800305e:	2300      	movs	r3, #0
 8003060:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	61bb      	str	r3, [r7, #24]
 8003066:	e003      	b.n	8003070 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800306c:	2300      	movs	r3, #0
 800306e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003070:	e02e      	b.n	80030d0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	9300      	str	r3, [sp, #0]
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	2200      	movs	r2, #0
 800307a:	2180      	movs	r1, #128	@ 0x80
 800307c:	68f8      	ldr	r0, [r7, #12]
 800307e:	f000 fb1f 	bl	80036c0 <UART_WaitOnFlagUntilTimeout>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d005      	beq.n	8003094 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2220      	movs	r2, #32
 800308c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	e03a      	b.n	800310a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d10b      	bne.n	80030b2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800309a:	69bb      	ldr	r3, [r7, #24]
 800309c:	881b      	ldrh	r3, [r3, #0]
 800309e:	461a      	mov	r2, r3
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80030aa:	69bb      	ldr	r3, [r7, #24]
 80030ac:	3302      	adds	r3, #2
 80030ae:	61bb      	str	r3, [r7, #24]
 80030b0:	e007      	b.n	80030c2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	781a      	ldrb	r2, [r3, #0]
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80030bc:	69fb      	ldr	r3, [r7, #28]
 80030be:	3301      	adds	r3, #1
 80030c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	3b01      	subs	r3, #1
 80030ca:	b29a      	uxth	r2, r3
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80030d4:	b29b      	uxth	r3, r3
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d1cb      	bne.n	8003072 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	9300      	str	r3, [sp, #0]
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	2200      	movs	r2, #0
 80030e2:	2140      	movs	r1, #64	@ 0x40
 80030e4:	68f8      	ldr	r0, [r7, #12]
 80030e6:	f000 faeb 	bl	80036c0 <UART_WaitOnFlagUntilTimeout>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d005      	beq.n	80030fc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2220      	movs	r2, #32
 80030f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80030f8:	2303      	movs	r3, #3
 80030fa:	e006      	b.n	800310a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2220      	movs	r2, #32
 8003100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003104:	2300      	movs	r3, #0
 8003106:	e000      	b.n	800310a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003108:	2302      	movs	r3, #2
  }
}
 800310a:	4618      	mov	r0, r3
 800310c:	3720      	adds	r7, #32
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}

08003112 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003112:	b580      	push	{r7, lr}
 8003114:	b084      	sub	sp, #16
 8003116:	af00      	add	r7, sp, #0
 8003118:	60f8      	str	r0, [r7, #12]
 800311a:	60b9      	str	r1, [r7, #8]
 800311c:	4613      	mov	r3, r2
 800311e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003126:	b2db      	uxtb	r3, r3
 8003128:	2b20      	cmp	r3, #32
 800312a:	d112      	bne.n	8003152 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d002      	beq.n	8003138 <HAL_UART_Receive_IT+0x26>
 8003132:	88fb      	ldrh	r3, [r7, #6]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d101      	bne.n	800313c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e00b      	b.n	8003154 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2200      	movs	r2, #0
 8003140:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003142:	88fb      	ldrh	r3, [r7, #6]
 8003144:	461a      	mov	r2, r3
 8003146:	68b9      	ldr	r1, [r7, #8]
 8003148:	68f8      	ldr	r0, [r7, #12]
 800314a:	f000 fb12 	bl	8003772 <UART_Start_Receive_IT>
 800314e:	4603      	mov	r3, r0
 8003150:	e000      	b.n	8003154 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003152:	2302      	movs	r3, #2
  }
}
 8003154:	4618      	mov	r0, r3
 8003156:	3710      	adds	r7, #16
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}

0800315c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b0ba      	sub	sp, #232	@ 0xe8
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	695b      	ldr	r3, [r3, #20]
 800317e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003182:	2300      	movs	r3, #0
 8003184:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003188:	2300      	movs	r3, #0
 800318a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800318e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003192:	f003 030f 	and.w	r3, r3, #15
 8003196:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800319a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d10f      	bne.n	80031c2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80031a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031a6:	f003 0320 	and.w	r3, r3, #32
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d009      	beq.n	80031c2 <HAL_UART_IRQHandler+0x66>
 80031ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031b2:	f003 0320 	and.w	r3, r3, #32
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d003      	beq.n	80031c2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f000 fbf2 	bl	80039a4 <UART_Receive_IT>
      return;
 80031c0:	e25b      	b.n	800367a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80031c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	f000 80de 	beq.w	8003388 <HAL_UART_IRQHandler+0x22c>
 80031cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80031d0:	f003 0301 	and.w	r3, r3, #1
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d106      	bne.n	80031e6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80031d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031dc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	f000 80d1 	beq.w	8003388 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80031e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031ea:	f003 0301 	and.w	r3, r3, #1
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d00b      	beq.n	800320a <HAL_UART_IRQHandler+0xae>
 80031f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d005      	beq.n	800320a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003202:	f043 0201 	orr.w	r2, r3, #1
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800320a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800320e:	f003 0304 	and.w	r3, r3, #4
 8003212:	2b00      	cmp	r3, #0
 8003214:	d00b      	beq.n	800322e <HAL_UART_IRQHandler+0xd2>
 8003216:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800321a:	f003 0301 	and.w	r3, r3, #1
 800321e:	2b00      	cmp	r3, #0
 8003220:	d005      	beq.n	800322e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003226:	f043 0202 	orr.w	r2, r3, #2
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800322e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003232:	f003 0302 	and.w	r3, r3, #2
 8003236:	2b00      	cmp	r3, #0
 8003238:	d00b      	beq.n	8003252 <HAL_UART_IRQHandler+0xf6>
 800323a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800323e:	f003 0301 	and.w	r3, r3, #1
 8003242:	2b00      	cmp	r3, #0
 8003244:	d005      	beq.n	8003252 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800324a:	f043 0204 	orr.w	r2, r3, #4
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003252:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003256:	f003 0308 	and.w	r3, r3, #8
 800325a:	2b00      	cmp	r3, #0
 800325c:	d011      	beq.n	8003282 <HAL_UART_IRQHandler+0x126>
 800325e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003262:	f003 0320 	and.w	r3, r3, #32
 8003266:	2b00      	cmp	r3, #0
 8003268:	d105      	bne.n	8003276 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800326a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800326e:	f003 0301 	and.w	r3, r3, #1
 8003272:	2b00      	cmp	r3, #0
 8003274:	d005      	beq.n	8003282 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800327a:	f043 0208 	orr.w	r2, r3, #8
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003286:	2b00      	cmp	r3, #0
 8003288:	f000 81f2 	beq.w	8003670 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800328c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003290:	f003 0320 	and.w	r3, r3, #32
 8003294:	2b00      	cmp	r3, #0
 8003296:	d008      	beq.n	80032aa <HAL_UART_IRQHandler+0x14e>
 8003298:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800329c:	f003 0320 	and.w	r3, r3, #32
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d002      	beq.n	80032aa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f000 fb7d 	bl	80039a4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	695b      	ldr	r3, [r3, #20]
 80032b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032b4:	2b40      	cmp	r3, #64	@ 0x40
 80032b6:	bf0c      	ite	eq
 80032b8:	2301      	moveq	r3, #1
 80032ba:	2300      	movne	r3, #0
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032c6:	f003 0308 	and.w	r3, r3, #8
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d103      	bne.n	80032d6 <HAL_UART_IRQHandler+0x17a>
 80032ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d04f      	beq.n	8003376 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f000 fa85 	bl	80037e6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	695b      	ldr	r3, [r3, #20]
 80032e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032e6:	2b40      	cmp	r3, #64	@ 0x40
 80032e8:	d141      	bne.n	800336e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	3314      	adds	r3, #20
 80032f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80032f8:	e853 3f00 	ldrex	r3, [r3]
 80032fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003300:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003304:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003308:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	3314      	adds	r3, #20
 8003312:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003316:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800331a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800331e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003322:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003326:	e841 2300 	strex	r3, r2, [r1]
 800332a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800332e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003332:	2b00      	cmp	r3, #0
 8003334:	d1d9      	bne.n	80032ea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800333a:	2b00      	cmp	r3, #0
 800333c:	d013      	beq.n	8003366 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003342:	4a7e      	ldr	r2, [pc, #504]	@ (800353c <HAL_UART_IRQHandler+0x3e0>)
 8003344:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800334a:	4618      	mov	r0, r3
 800334c:	f7fe feed 	bl	800212a <HAL_DMA_Abort_IT>
 8003350:	4603      	mov	r3, r0
 8003352:	2b00      	cmp	r3, #0
 8003354:	d016      	beq.n	8003384 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800335a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800335c:	687a      	ldr	r2, [r7, #4]
 800335e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003360:	4610      	mov	r0, r2
 8003362:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003364:	e00e      	b.n	8003384 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f000 f994 	bl	8003694 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800336c:	e00a      	b.n	8003384 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f000 f990 	bl	8003694 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003374:	e006      	b.n	8003384 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	f000 f98c 	bl	8003694 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2200      	movs	r2, #0
 8003380:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003382:	e175      	b.n	8003670 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003384:	bf00      	nop
    return;
 8003386:	e173      	b.n	8003670 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800338c:	2b01      	cmp	r3, #1
 800338e:	f040 814f 	bne.w	8003630 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003392:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003396:	f003 0310 	and.w	r3, r3, #16
 800339a:	2b00      	cmp	r3, #0
 800339c:	f000 8148 	beq.w	8003630 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80033a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80033a4:	f003 0310 	and.w	r3, r3, #16
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	f000 8141 	beq.w	8003630 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80033ae:	2300      	movs	r3, #0
 80033b0:	60bb      	str	r3, [r7, #8]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	60bb      	str	r3, [r7, #8]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	60bb      	str	r3, [r7, #8]
 80033c2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	695b      	ldr	r3, [r3, #20]
 80033ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033ce:	2b40      	cmp	r3, #64	@ 0x40
 80033d0:	f040 80b6 	bne.w	8003540 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80033e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	f000 8145 	beq.w	8003674 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80033ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80033f2:	429a      	cmp	r2, r3
 80033f4:	f080 813e 	bcs.w	8003674 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80033fe:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003404:	69db      	ldr	r3, [r3, #28]
 8003406:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800340a:	f000 8088 	beq.w	800351e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	330c      	adds	r3, #12
 8003414:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003418:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800341c:	e853 3f00 	ldrex	r3, [r3]
 8003420:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003424:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003428:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800342c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	330c      	adds	r3, #12
 8003436:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800343a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800343e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003442:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003446:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800344a:	e841 2300 	strex	r3, r2, [r1]
 800344e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003452:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003456:	2b00      	cmp	r3, #0
 8003458:	d1d9      	bne.n	800340e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	3314      	adds	r3, #20
 8003460:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003462:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003464:	e853 3f00 	ldrex	r3, [r3]
 8003468:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800346a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800346c:	f023 0301 	bic.w	r3, r3, #1
 8003470:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	3314      	adds	r3, #20
 800347a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800347e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003482:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003484:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003486:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800348a:	e841 2300 	strex	r3, r2, [r1]
 800348e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003490:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003492:	2b00      	cmp	r3, #0
 8003494:	d1e1      	bne.n	800345a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	3314      	adds	r3, #20
 800349c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800349e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80034a0:	e853 3f00 	ldrex	r3, [r3]
 80034a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80034a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80034a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80034ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	3314      	adds	r3, #20
 80034b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80034ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80034bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034be:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80034c0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80034c2:	e841 2300 	strex	r3, r2, [r1]
 80034c6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80034c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d1e3      	bne.n	8003496 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2220      	movs	r2, #32
 80034d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2200      	movs	r2, #0
 80034da:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	330c      	adds	r3, #12
 80034e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80034e6:	e853 3f00 	ldrex	r3, [r3]
 80034ea:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80034ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80034ee:	f023 0310 	bic.w	r3, r3, #16
 80034f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	330c      	adds	r3, #12
 80034fc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003500:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003502:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003504:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003506:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003508:	e841 2300 	strex	r3, r2, [r1]
 800350c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800350e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003510:	2b00      	cmp	r3, #0
 8003512:	d1e3      	bne.n	80034dc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003518:	4618      	mov	r0, r3
 800351a:	f7fe fd96 	bl	800204a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2202      	movs	r2, #2
 8003522:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800352c:	b29b      	uxth	r3, r3
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	b29b      	uxth	r3, r3
 8003532:	4619      	mov	r1, r3
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	f000 f8b7 	bl	80036a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800353a:	e09b      	b.n	8003674 <HAL_UART_IRQHandler+0x518>
 800353c:	080038ad 	.word	0x080038ad
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003548:	b29b      	uxth	r3, r3
 800354a:	1ad3      	subs	r3, r2, r3
 800354c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003554:	b29b      	uxth	r3, r3
 8003556:	2b00      	cmp	r3, #0
 8003558:	f000 808e 	beq.w	8003678 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800355c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003560:	2b00      	cmp	r3, #0
 8003562:	f000 8089 	beq.w	8003678 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	330c      	adds	r3, #12
 800356c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800356e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003570:	e853 3f00 	ldrex	r3, [r3]
 8003574:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003576:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003578:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800357c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	330c      	adds	r3, #12
 8003586:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800358a:	647a      	str	r2, [r7, #68]	@ 0x44
 800358c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800358e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003590:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003592:	e841 2300 	strex	r3, r2, [r1]
 8003596:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003598:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800359a:	2b00      	cmp	r3, #0
 800359c:	d1e3      	bne.n	8003566 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	3314      	adds	r3, #20
 80035a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035a8:	e853 3f00 	ldrex	r3, [r3]
 80035ac:	623b      	str	r3, [r7, #32]
   return(result);
 80035ae:	6a3b      	ldr	r3, [r7, #32]
 80035b0:	f023 0301 	bic.w	r3, r3, #1
 80035b4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	3314      	adds	r3, #20
 80035be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80035c2:	633a      	str	r2, [r7, #48]	@ 0x30
 80035c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80035c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035ca:	e841 2300 	strex	r3, r2, [r1]
 80035ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80035d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d1e3      	bne.n	800359e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2220      	movs	r2, #32
 80035da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2200      	movs	r2, #0
 80035e2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	330c      	adds	r3, #12
 80035ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	e853 3f00 	ldrex	r3, [r3]
 80035f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	f023 0310 	bic.w	r3, r3, #16
 80035fa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	330c      	adds	r3, #12
 8003604:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003608:	61fa      	str	r2, [r7, #28]
 800360a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800360c:	69b9      	ldr	r1, [r7, #24]
 800360e:	69fa      	ldr	r2, [r7, #28]
 8003610:	e841 2300 	strex	r3, r2, [r1]
 8003614:	617b      	str	r3, [r7, #20]
   return(result);
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d1e3      	bne.n	80035e4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2202      	movs	r2, #2
 8003620:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003622:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003626:	4619      	mov	r1, r3
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	f000 f83d 	bl	80036a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800362e:	e023      	b.n	8003678 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003630:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003634:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003638:	2b00      	cmp	r3, #0
 800363a:	d009      	beq.n	8003650 <HAL_UART_IRQHandler+0x4f4>
 800363c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003640:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003644:	2b00      	cmp	r3, #0
 8003646:	d003      	beq.n	8003650 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003648:	6878      	ldr	r0, [r7, #4]
 800364a:	f000 f943 	bl	80038d4 <UART_Transmit_IT>
    return;
 800364e:	e014      	b.n	800367a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003650:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003654:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003658:	2b00      	cmp	r3, #0
 800365a:	d00e      	beq.n	800367a <HAL_UART_IRQHandler+0x51e>
 800365c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003660:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003664:	2b00      	cmp	r3, #0
 8003666:	d008      	beq.n	800367a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003668:	6878      	ldr	r0, [r7, #4]
 800366a:	f000 f983 	bl	8003974 <UART_EndTransmit_IT>
    return;
 800366e:	e004      	b.n	800367a <HAL_UART_IRQHandler+0x51e>
    return;
 8003670:	bf00      	nop
 8003672:	e002      	b.n	800367a <HAL_UART_IRQHandler+0x51e>
      return;
 8003674:	bf00      	nop
 8003676:	e000      	b.n	800367a <HAL_UART_IRQHandler+0x51e>
      return;
 8003678:	bf00      	nop
  }
}
 800367a:	37e8      	adds	r7, #232	@ 0xe8
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}

08003680 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003688:	bf00      	nop
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800369c:	bf00      	nop
 800369e:	370c      	adds	r7, #12
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr

080036a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	460b      	mov	r3, r1
 80036b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80036b4:	bf00      	nop
 80036b6:	370c      	adds	r7, #12
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr

080036c0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b086      	sub	sp, #24
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	603b      	str	r3, [r7, #0]
 80036cc:	4613      	mov	r3, r2
 80036ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036d0:	e03b      	b.n	800374a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036d2:	6a3b      	ldr	r3, [r7, #32]
 80036d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036d8:	d037      	beq.n	800374a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036da:	f7fe fb99 	bl	8001e10 <HAL_GetTick>
 80036de:	4602      	mov	r2, r0
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	6a3a      	ldr	r2, [r7, #32]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d302      	bcc.n	80036f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80036ea:	6a3b      	ldr	r3, [r7, #32]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d101      	bne.n	80036f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80036f0:	2303      	movs	r3, #3
 80036f2:	e03a      	b.n	800376a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	f003 0304 	and.w	r3, r3, #4
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d023      	beq.n	800374a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	2b80      	cmp	r3, #128	@ 0x80
 8003706:	d020      	beq.n	800374a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	2b40      	cmp	r3, #64	@ 0x40
 800370c:	d01d      	beq.n	800374a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0308 	and.w	r3, r3, #8
 8003718:	2b08      	cmp	r3, #8
 800371a:	d116      	bne.n	800374a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800371c:	2300      	movs	r3, #0
 800371e:	617b      	str	r3, [r7, #20]
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	617b      	str	r3, [r7, #20]
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	617b      	str	r3, [r7, #20]
 8003730:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003732:	68f8      	ldr	r0, [r7, #12]
 8003734:	f000 f857 	bl	80037e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2208      	movs	r2, #8
 800373c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2200      	movs	r2, #0
 8003742:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e00f      	b.n	800376a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	4013      	ands	r3, r2
 8003754:	68ba      	ldr	r2, [r7, #8]
 8003756:	429a      	cmp	r2, r3
 8003758:	bf0c      	ite	eq
 800375a:	2301      	moveq	r3, #1
 800375c:	2300      	movne	r3, #0
 800375e:	b2db      	uxtb	r3, r3
 8003760:	461a      	mov	r2, r3
 8003762:	79fb      	ldrb	r3, [r7, #7]
 8003764:	429a      	cmp	r2, r3
 8003766:	d0b4      	beq.n	80036d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	3718      	adds	r7, #24
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}

08003772 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003772:	b480      	push	{r7}
 8003774:	b085      	sub	sp, #20
 8003776:	af00      	add	r7, sp, #0
 8003778:	60f8      	str	r0, [r7, #12]
 800377a:	60b9      	str	r1, [r7, #8]
 800377c:	4613      	mov	r3, r2
 800377e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	68ba      	ldr	r2, [r7, #8]
 8003784:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	88fa      	ldrh	r2, [r7, #6]
 800378a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	88fa      	ldrh	r2, [r7, #6]
 8003790:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2200      	movs	r2, #0
 8003796:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2222      	movs	r2, #34	@ 0x22
 800379c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	691b      	ldr	r3, [r3, #16]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d007      	beq.n	80037b8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	68da      	ldr	r2, [r3, #12]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037b6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	695a      	ldr	r2, [r3, #20]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f042 0201 	orr.w	r2, r2, #1
 80037c6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	68da      	ldr	r2, [r3, #12]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f042 0220 	orr.w	r2, r2, #32
 80037d6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80037d8:	2300      	movs	r3, #0
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3714      	adds	r7, #20
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr

080037e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80037e6:	b480      	push	{r7}
 80037e8:	b095      	sub	sp, #84	@ 0x54
 80037ea:	af00      	add	r7, sp, #0
 80037ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	330c      	adds	r3, #12
 80037f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037f8:	e853 3f00 	ldrex	r3, [r3]
 80037fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80037fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003800:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003804:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	330c      	adds	r3, #12
 800380c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800380e:	643a      	str	r2, [r7, #64]	@ 0x40
 8003810:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003812:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003814:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003816:	e841 2300 	strex	r3, r2, [r1]
 800381a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800381c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800381e:	2b00      	cmp	r3, #0
 8003820:	d1e5      	bne.n	80037ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	3314      	adds	r3, #20
 8003828:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800382a:	6a3b      	ldr	r3, [r7, #32]
 800382c:	e853 3f00 	ldrex	r3, [r3]
 8003830:	61fb      	str	r3, [r7, #28]
   return(result);
 8003832:	69fb      	ldr	r3, [r7, #28]
 8003834:	f023 0301 	bic.w	r3, r3, #1
 8003838:	64bb      	str	r3, [r7, #72]	@ 0x48
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	3314      	adds	r3, #20
 8003840:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003842:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003844:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003846:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003848:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800384a:	e841 2300 	strex	r3, r2, [r1]
 800384e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003852:	2b00      	cmp	r3, #0
 8003854:	d1e5      	bne.n	8003822 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800385a:	2b01      	cmp	r3, #1
 800385c:	d119      	bne.n	8003892 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	330c      	adds	r3, #12
 8003864:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	e853 3f00 	ldrex	r3, [r3]
 800386c:	60bb      	str	r3, [r7, #8]
   return(result);
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	f023 0310 	bic.w	r3, r3, #16
 8003874:	647b      	str	r3, [r7, #68]	@ 0x44
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	330c      	adds	r3, #12
 800387c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800387e:	61ba      	str	r2, [r7, #24]
 8003880:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003882:	6979      	ldr	r1, [r7, #20]
 8003884:	69ba      	ldr	r2, [r7, #24]
 8003886:	e841 2300 	strex	r3, r2, [r1]
 800388a:	613b      	str	r3, [r7, #16]
   return(result);
 800388c:	693b      	ldr	r3, [r7, #16]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d1e5      	bne.n	800385e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2220      	movs	r2, #32
 8003896:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80038a0:	bf00      	nop
 80038a2:	3754      	adds	r7, #84	@ 0x54
 80038a4:	46bd      	mov	sp, r7
 80038a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038aa:	4770      	bx	lr

080038ac <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2200      	movs	r2, #0
 80038be:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2200      	movs	r2, #0
 80038c4:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80038c6:	68f8      	ldr	r0, [r7, #12]
 80038c8:	f7ff fee4 	bl	8003694 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80038cc:	bf00      	nop
 80038ce:	3710      	adds	r7, #16
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}

080038d4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b085      	sub	sp, #20
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038e2:	b2db      	uxtb	r3, r3
 80038e4:	2b21      	cmp	r3, #33	@ 0x21
 80038e6:	d13e      	bne.n	8003966 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038f0:	d114      	bne.n	800391c <UART_Transmit_IT+0x48>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	691b      	ldr	r3, [r3, #16]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d110      	bne.n	800391c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6a1b      	ldr	r3, [r3, #32]
 80038fe:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	881b      	ldrh	r3, [r3, #0]
 8003904:	461a      	mov	r2, r3
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800390e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6a1b      	ldr	r3, [r3, #32]
 8003914:	1c9a      	adds	r2, r3, #2
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	621a      	str	r2, [r3, #32]
 800391a:	e008      	b.n	800392e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6a1b      	ldr	r3, [r3, #32]
 8003920:	1c59      	adds	r1, r3, #1
 8003922:	687a      	ldr	r2, [r7, #4]
 8003924:	6211      	str	r1, [r2, #32]
 8003926:	781a      	ldrb	r2, [r3, #0]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003932:	b29b      	uxth	r3, r3
 8003934:	3b01      	subs	r3, #1
 8003936:	b29b      	uxth	r3, r3
 8003938:	687a      	ldr	r2, [r7, #4]
 800393a:	4619      	mov	r1, r3
 800393c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800393e:	2b00      	cmp	r3, #0
 8003940:	d10f      	bne.n	8003962 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	68da      	ldr	r2, [r3, #12]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003950:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	68da      	ldr	r2, [r3, #12]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003960:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003962:	2300      	movs	r3, #0
 8003964:	e000      	b.n	8003968 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003966:	2302      	movs	r3, #2
  }
}
 8003968:	4618      	mov	r0, r3
 800396a:	3714      	adds	r7, #20
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr

08003974 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b082      	sub	sp, #8
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	68da      	ldr	r2, [r3, #12]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800398a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2220      	movs	r2, #32
 8003990:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003994:	6878      	ldr	r0, [r7, #4]
 8003996:	f7ff fe73 	bl	8003680 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800399a:	2300      	movs	r3, #0
}
 800399c:	4618      	mov	r0, r3
 800399e:	3708      	adds	r7, #8
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b08c      	sub	sp, #48	@ 0x30
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	2b22      	cmp	r3, #34	@ 0x22
 80039b6:	f040 80ae 	bne.w	8003b16 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039c2:	d117      	bne.n	80039f4 <UART_Receive_IT+0x50>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	691b      	ldr	r3, [r3, #16]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d113      	bne.n	80039f4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80039cc:	2300      	movs	r3, #0
 80039ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039d4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	b29b      	uxth	r3, r3
 80039de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039e2:	b29a      	uxth	r2, r3
 80039e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039e6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ec:	1c9a      	adds	r2, r3, #2
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	629a      	str	r2, [r3, #40]	@ 0x28
 80039f2:	e026      	b.n	8003a42 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80039fa:	2300      	movs	r3, #0
 80039fc:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a06:	d007      	beq.n	8003a18 <UART_Receive_IT+0x74>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d10a      	bne.n	8003a26 <UART_Receive_IT+0x82>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	691b      	ldr	r3, [r3, #16]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d106      	bne.n	8003a26 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	b2da      	uxtb	r2, r3
 8003a20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a22:	701a      	strb	r2, [r3, #0]
 8003a24:	e008      	b.n	8003a38 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003a32:	b2da      	uxtb	r2, r3
 8003a34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a36:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a3c:	1c5a      	adds	r2, r3, #1
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003a46:	b29b      	uxth	r3, r3
 8003a48:	3b01      	subs	r3, #1
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	687a      	ldr	r2, [r7, #4]
 8003a4e:	4619      	mov	r1, r3
 8003a50:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d15d      	bne.n	8003b12 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	68da      	ldr	r2, [r3, #12]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f022 0220 	bic.w	r2, r2, #32
 8003a64:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	68da      	ldr	r2, [r3, #12]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003a74:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	695a      	ldr	r2, [r3, #20]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f022 0201 	bic.w	r2, r2, #1
 8003a84:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2220      	movs	r2, #32
 8003a8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2200      	movs	r2, #0
 8003a92:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d135      	bne.n	8003b08 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	330c      	adds	r3, #12
 8003aa8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	e853 3f00 	ldrex	r3, [r3]
 8003ab0:	613b      	str	r3, [r7, #16]
   return(result);
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	f023 0310 	bic.w	r3, r3, #16
 8003ab8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	330c      	adds	r3, #12
 8003ac0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ac2:	623a      	str	r2, [r7, #32]
 8003ac4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ac6:	69f9      	ldr	r1, [r7, #28]
 8003ac8:	6a3a      	ldr	r2, [r7, #32]
 8003aca:	e841 2300 	strex	r3, r2, [r1]
 8003ace:	61bb      	str	r3, [r7, #24]
   return(result);
 8003ad0:	69bb      	ldr	r3, [r7, #24]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d1e5      	bne.n	8003aa2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0310 	and.w	r3, r3, #16
 8003ae0:	2b10      	cmp	r3, #16
 8003ae2:	d10a      	bne.n	8003afa <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	60fb      	str	r3, [r7, #12]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	60fb      	str	r3, [r7, #12]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	60fb      	str	r3, [r7, #12]
 8003af8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003afe:	4619      	mov	r1, r3
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	f7ff fdd1 	bl	80036a8 <HAL_UARTEx_RxEventCallback>
 8003b06:	e002      	b.n	8003b0e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f7fd fa63 	bl	8000fd4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	e002      	b.n	8003b18 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003b12:	2300      	movs	r3, #0
 8003b14:	e000      	b.n	8003b18 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003b16:	2302      	movs	r3, #2
  }
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3730      	adds	r7, #48	@ 0x30
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}

08003b20 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b24:	b0c0      	sub	sp, #256	@ 0x100
 8003b26:	af00      	add	r7, sp, #0
 8003b28:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	691b      	ldr	r3, [r3, #16]
 8003b34:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b3c:	68d9      	ldr	r1, [r3, #12]
 8003b3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	ea40 0301 	orr.w	r3, r0, r1
 8003b48:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003b4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b4e:	689a      	ldr	r2, [r3, #8]
 8003b50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b54:	691b      	ldr	r3, [r3, #16]
 8003b56:	431a      	orrs	r2, r3
 8003b58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b5c:	695b      	ldr	r3, [r3, #20]
 8003b5e:	431a      	orrs	r2, r3
 8003b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b64:	69db      	ldr	r3, [r3, #28]
 8003b66:	4313      	orrs	r3, r2
 8003b68:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003b6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003b78:	f021 010c 	bic.w	r1, r1, #12
 8003b7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003b86:	430b      	orrs	r3, r1
 8003b88:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003b8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	695b      	ldr	r3, [r3, #20]
 8003b92:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003b96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b9a:	6999      	ldr	r1, [r3, #24]
 8003b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	ea40 0301 	orr.w	r3, r0, r1
 8003ba6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	4b8f      	ldr	r3, [pc, #572]	@ (8003dec <UART_SetConfig+0x2cc>)
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d005      	beq.n	8003bc0 <UART_SetConfig+0xa0>
 8003bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	4b8d      	ldr	r3, [pc, #564]	@ (8003df0 <UART_SetConfig+0x2d0>)
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d104      	bne.n	8003bca <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003bc0:	f7fe fd70 	bl	80026a4 <HAL_RCC_GetPCLK2Freq>
 8003bc4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003bc8:	e003      	b.n	8003bd2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003bca:	f7fe fd57 	bl	800267c <HAL_RCC_GetPCLK1Freq>
 8003bce:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003bd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bd6:	69db      	ldr	r3, [r3, #28]
 8003bd8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003bdc:	f040 810c 	bne.w	8003df8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003be0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003be4:	2200      	movs	r2, #0
 8003be6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003bea:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003bee:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003bf2:	4622      	mov	r2, r4
 8003bf4:	462b      	mov	r3, r5
 8003bf6:	1891      	adds	r1, r2, r2
 8003bf8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003bfa:	415b      	adcs	r3, r3
 8003bfc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003bfe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003c02:	4621      	mov	r1, r4
 8003c04:	eb12 0801 	adds.w	r8, r2, r1
 8003c08:	4629      	mov	r1, r5
 8003c0a:	eb43 0901 	adc.w	r9, r3, r1
 8003c0e:	f04f 0200 	mov.w	r2, #0
 8003c12:	f04f 0300 	mov.w	r3, #0
 8003c16:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c1e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c22:	4690      	mov	r8, r2
 8003c24:	4699      	mov	r9, r3
 8003c26:	4623      	mov	r3, r4
 8003c28:	eb18 0303 	adds.w	r3, r8, r3
 8003c2c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003c30:	462b      	mov	r3, r5
 8003c32:	eb49 0303 	adc.w	r3, r9, r3
 8003c36:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003c3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	2200      	movs	r2, #0
 8003c42:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003c46:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003c4a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003c4e:	460b      	mov	r3, r1
 8003c50:	18db      	adds	r3, r3, r3
 8003c52:	653b      	str	r3, [r7, #80]	@ 0x50
 8003c54:	4613      	mov	r3, r2
 8003c56:	eb42 0303 	adc.w	r3, r2, r3
 8003c5a:	657b      	str	r3, [r7, #84]	@ 0x54
 8003c5c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003c60:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003c64:	f7fc ffe0 	bl	8000c28 <__aeabi_uldivmod>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	460b      	mov	r3, r1
 8003c6c:	4b61      	ldr	r3, [pc, #388]	@ (8003df4 <UART_SetConfig+0x2d4>)
 8003c6e:	fba3 2302 	umull	r2, r3, r3, r2
 8003c72:	095b      	lsrs	r3, r3, #5
 8003c74:	011c      	lsls	r4, r3, #4
 8003c76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003c80:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003c84:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003c88:	4642      	mov	r2, r8
 8003c8a:	464b      	mov	r3, r9
 8003c8c:	1891      	adds	r1, r2, r2
 8003c8e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003c90:	415b      	adcs	r3, r3
 8003c92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c94:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003c98:	4641      	mov	r1, r8
 8003c9a:	eb12 0a01 	adds.w	sl, r2, r1
 8003c9e:	4649      	mov	r1, r9
 8003ca0:	eb43 0b01 	adc.w	fp, r3, r1
 8003ca4:	f04f 0200 	mov.w	r2, #0
 8003ca8:	f04f 0300 	mov.w	r3, #0
 8003cac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003cb0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003cb4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003cb8:	4692      	mov	sl, r2
 8003cba:	469b      	mov	fp, r3
 8003cbc:	4643      	mov	r3, r8
 8003cbe:	eb1a 0303 	adds.w	r3, sl, r3
 8003cc2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003cc6:	464b      	mov	r3, r9
 8003cc8:	eb4b 0303 	adc.w	r3, fp, r3
 8003ccc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003cdc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003ce0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003ce4:	460b      	mov	r3, r1
 8003ce6:	18db      	adds	r3, r3, r3
 8003ce8:	643b      	str	r3, [r7, #64]	@ 0x40
 8003cea:	4613      	mov	r3, r2
 8003cec:	eb42 0303 	adc.w	r3, r2, r3
 8003cf0:	647b      	str	r3, [r7, #68]	@ 0x44
 8003cf2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003cf6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003cfa:	f7fc ff95 	bl	8000c28 <__aeabi_uldivmod>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	460b      	mov	r3, r1
 8003d02:	4611      	mov	r1, r2
 8003d04:	4b3b      	ldr	r3, [pc, #236]	@ (8003df4 <UART_SetConfig+0x2d4>)
 8003d06:	fba3 2301 	umull	r2, r3, r3, r1
 8003d0a:	095b      	lsrs	r3, r3, #5
 8003d0c:	2264      	movs	r2, #100	@ 0x64
 8003d0e:	fb02 f303 	mul.w	r3, r2, r3
 8003d12:	1acb      	subs	r3, r1, r3
 8003d14:	00db      	lsls	r3, r3, #3
 8003d16:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003d1a:	4b36      	ldr	r3, [pc, #216]	@ (8003df4 <UART_SetConfig+0x2d4>)
 8003d1c:	fba3 2302 	umull	r2, r3, r3, r2
 8003d20:	095b      	lsrs	r3, r3, #5
 8003d22:	005b      	lsls	r3, r3, #1
 8003d24:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003d28:	441c      	add	r4, r3
 8003d2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003d34:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003d38:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003d3c:	4642      	mov	r2, r8
 8003d3e:	464b      	mov	r3, r9
 8003d40:	1891      	adds	r1, r2, r2
 8003d42:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003d44:	415b      	adcs	r3, r3
 8003d46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d48:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003d4c:	4641      	mov	r1, r8
 8003d4e:	1851      	adds	r1, r2, r1
 8003d50:	6339      	str	r1, [r7, #48]	@ 0x30
 8003d52:	4649      	mov	r1, r9
 8003d54:	414b      	adcs	r3, r1
 8003d56:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d58:	f04f 0200 	mov.w	r2, #0
 8003d5c:	f04f 0300 	mov.w	r3, #0
 8003d60:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003d64:	4659      	mov	r1, fp
 8003d66:	00cb      	lsls	r3, r1, #3
 8003d68:	4651      	mov	r1, sl
 8003d6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d6e:	4651      	mov	r1, sl
 8003d70:	00ca      	lsls	r2, r1, #3
 8003d72:	4610      	mov	r0, r2
 8003d74:	4619      	mov	r1, r3
 8003d76:	4603      	mov	r3, r0
 8003d78:	4642      	mov	r2, r8
 8003d7a:	189b      	adds	r3, r3, r2
 8003d7c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003d80:	464b      	mov	r3, r9
 8003d82:	460a      	mov	r2, r1
 8003d84:	eb42 0303 	adc.w	r3, r2, r3
 8003d88:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	2200      	movs	r2, #0
 8003d94:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003d98:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003d9c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003da0:	460b      	mov	r3, r1
 8003da2:	18db      	adds	r3, r3, r3
 8003da4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003da6:	4613      	mov	r3, r2
 8003da8:	eb42 0303 	adc.w	r3, r2, r3
 8003dac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003dae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003db2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003db6:	f7fc ff37 	bl	8000c28 <__aeabi_uldivmod>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	460b      	mov	r3, r1
 8003dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8003df4 <UART_SetConfig+0x2d4>)
 8003dc0:	fba3 1302 	umull	r1, r3, r3, r2
 8003dc4:	095b      	lsrs	r3, r3, #5
 8003dc6:	2164      	movs	r1, #100	@ 0x64
 8003dc8:	fb01 f303 	mul.w	r3, r1, r3
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	00db      	lsls	r3, r3, #3
 8003dd0:	3332      	adds	r3, #50	@ 0x32
 8003dd2:	4a08      	ldr	r2, [pc, #32]	@ (8003df4 <UART_SetConfig+0x2d4>)
 8003dd4:	fba2 2303 	umull	r2, r3, r2, r3
 8003dd8:	095b      	lsrs	r3, r3, #5
 8003dda:	f003 0207 	and.w	r2, r3, #7
 8003dde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4422      	add	r2, r4
 8003de6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003de8:	e106      	b.n	8003ff8 <UART_SetConfig+0x4d8>
 8003dea:	bf00      	nop
 8003dec:	40011000 	.word	0x40011000
 8003df0:	40011400 	.word	0x40011400
 8003df4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003df8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003e02:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003e06:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003e0a:	4642      	mov	r2, r8
 8003e0c:	464b      	mov	r3, r9
 8003e0e:	1891      	adds	r1, r2, r2
 8003e10:	6239      	str	r1, [r7, #32]
 8003e12:	415b      	adcs	r3, r3
 8003e14:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e16:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003e1a:	4641      	mov	r1, r8
 8003e1c:	1854      	adds	r4, r2, r1
 8003e1e:	4649      	mov	r1, r9
 8003e20:	eb43 0501 	adc.w	r5, r3, r1
 8003e24:	f04f 0200 	mov.w	r2, #0
 8003e28:	f04f 0300 	mov.w	r3, #0
 8003e2c:	00eb      	lsls	r3, r5, #3
 8003e2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e32:	00e2      	lsls	r2, r4, #3
 8003e34:	4614      	mov	r4, r2
 8003e36:	461d      	mov	r5, r3
 8003e38:	4643      	mov	r3, r8
 8003e3a:	18e3      	adds	r3, r4, r3
 8003e3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003e40:	464b      	mov	r3, r9
 8003e42:	eb45 0303 	adc.w	r3, r5, r3
 8003e46:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003e4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003e56:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003e5a:	f04f 0200 	mov.w	r2, #0
 8003e5e:	f04f 0300 	mov.w	r3, #0
 8003e62:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003e66:	4629      	mov	r1, r5
 8003e68:	008b      	lsls	r3, r1, #2
 8003e6a:	4621      	mov	r1, r4
 8003e6c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e70:	4621      	mov	r1, r4
 8003e72:	008a      	lsls	r2, r1, #2
 8003e74:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003e78:	f7fc fed6 	bl	8000c28 <__aeabi_uldivmod>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	460b      	mov	r3, r1
 8003e80:	4b60      	ldr	r3, [pc, #384]	@ (8004004 <UART_SetConfig+0x4e4>)
 8003e82:	fba3 2302 	umull	r2, r3, r3, r2
 8003e86:	095b      	lsrs	r3, r3, #5
 8003e88:	011c      	lsls	r4, r3, #4
 8003e8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003e94:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003e98:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003e9c:	4642      	mov	r2, r8
 8003e9e:	464b      	mov	r3, r9
 8003ea0:	1891      	adds	r1, r2, r2
 8003ea2:	61b9      	str	r1, [r7, #24]
 8003ea4:	415b      	adcs	r3, r3
 8003ea6:	61fb      	str	r3, [r7, #28]
 8003ea8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003eac:	4641      	mov	r1, r8
 8003eae:	1851      	adds	r1, r2, r1
 8003eb0:	6139      	str	r1, [r7, #16]
 8003eb2:	4649      	mov	r1, r9
 8003eb4:	414b      	adcs	r3, r1
 8003eb6:	617b      	str	r3, [r7, #20]
 8003eb8:	f04f 0200 	mov.w	r2, #0
 8003ebc:	f04f 0300 	mov.w	r3, #0
 8003ec0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ec4:	4659      	mov	r1, fp
 8003ec6:	00cb      	lsls	r3, r1, #3
 8003ec8:	4651      	mov	r1, sl
 8003eca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ece:	4651      	mov	r1, sl
 8003ed0:	00ca      	lsls	r2, r1, #3
 8003ed2:	4610      	mov	r0, r2
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	4642      	mov	r2, r8
 8003eda:	189b      	adds	r3, r3, r2
 8003edc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003ee0:	464b      	mov	r3, r9
 8003ee2:	460a      	mov	r2, r1
 8003ee4:	eb42 0303 	adc.w	r3, r2, r3
 8003ee8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003ef6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003ef8:	f04f 0200 	mov.w	r2, #0
 8003efc:	f04f 0300 	mov.w	r3, #0
 8003f00:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003f04:	4649      	mov	r1, r9
 8003f06:	008b      	lsls	r3, r1, #2
 8003f08:	4641      	mov	r1, r8
 8003f0a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f0e:	4641      	mov	r1, r8
 8003f10:	008a      	lsls	r2, r1, #2
 8003f12:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003f16:	f7fc fe87 	bl	8000c28 <__aeabi_uldivmod>
 8003f1a:	4602      	mov	r2, r0
 8003f1c:	460b      	mov	r3, r1
 8003f1e:	4611      	mov	r1, r2
 8003f20:	4b38      	ldr	r3, [pc, #224]	@ (8004004 <UART_SetConfig+0x4e4>)
 8003f22:	fba3 2301 	umull	r2, r3, r3, r1
 8003f26:	095b      	lsrs	r3, r3, #5
 8003f28:	2264      	movs	r2, #100	@ 0x64
 8003f2a:	fb02 f303 	mul.w	r3, r2, r3
 8003f2e:	1acb      	subs	r3, r1, r3
 8003f30:	011b      	lsls	r3, r3, #4
 8003f32:	3332      	adds	r3, #50	@ 0x32
 8003f34:	4a33      	ldr	r2, [pc, #204]	@ (8004004 <UART_SetConfig+0x4e4>)
 8003f36:	fba2 2303 	umull	r2, r3, r2, r3
 8003f3a:	095b      	lsrs	r3, r3, #5
 8003f3c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f40:	441c      	add	r4, r3
 8003f42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f46:	2200      	movs	r2, #0
 8003f48:	673b      	str	r3, [r7, #112]	@ 0x70
 8003f4a:	677a      	str	r2, [r7, #116]	@ 0x74
 8003f4c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003f50:	4642      	mov	r2, r8
 8003f52:	464b      	mov	r3, r9
 8003f54:	1891      	adds	r1, r2, r2
 8003f56:	60b9      	str	r1, [r7, #8]
 8003f58:	415b      	adcs	r3, r3
 8003f5a:	60fb      	str	r3, [r7, #12]
 8003f5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003f60:	4641      	mov	r1, r8
 8003f62:	1851      	adds	r1, r2, r1
 8003f64:	6039      	str	r1, [r7, #0]
 8003f66:	4649      	mov	r1, r9
 8003f68:	414b      	adcs	r3, r1
 8003f6a:	607b      	str	r3, [r7, #4]
 8003f6c:	f04f 0200 	mov.w	r2, #0
 8003f70:	f04f 0300 	mov.w	r3, #0
 8003f74:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003f78:	4659      	mov	r1, fp
 8003f7a:	00cb      	lsls	r3, r1, #3
 8003f7c:	4651      	mov	r1, sl
 8003f7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f82:	4651      	mov	r1, sl
 8003f84:	00ca      	lsls	r2, r1, #3
 8003f86:	4610      	mov	r0, r2
 8003f88:	4619      	mov	r1, r3
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	4642      	mov	r2, r8
 8003f8e:	189b      	adds	r3, r3, r2
 8003f90:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003f92:	464b      	mov	r3, r9
 8003f94:	460a      	mov	r2, r1
 8003f96:	eb42 0303 	adc.w	r3, r2, r3
 8003f9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	663b      	str	r3, [r7, #96]	@ 0x60
 8003fa6:	667a      	str	r2, [r7, #100]	@ 0x64
 8003fa8:	f04f 0200 	mov.w	r2, #0
 8003fac:	f04f 0300 	mov.w	r3, #0
 8003fb0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003fb4:	4649      	mov	r1, r9
 8003fb6:	008b      	lsls	r3, r1, #2
 8003fb8:	4641      	mov	r1, r8
 8003fba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003fbe:	4641      	mov	r1, r8
 8003fc0:	008a      	lsls	r2, r1, #2
 8003fc2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003fc6:	f7fc fe2f 	bl	8000c28 <__aeabi_uldivmod>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	460b      	mov	r3, r1
 8003fce:	4b0d      	ldr	r3, [pc, #52]	@ (8004004 <UART_SetConfig+0x4e4>)
 8003fd0:	fba3 1302 	umull	r1, r3, r3, r2
 8003fd4:	095b      	lsrs	r3, r3, #5
 8003fd6:	2164      	movs	r1, #100	@ 0x64
 8003fd8:	fb01 f303 	mul.w	r3, r1, r3
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	011b      	lsls	r3, r3, #4
 8003fe0:	3332      	adds	r3, #50	@ 0x32
 8003fe2:	4a08      	ldr	r2, [pc, #32]	@ (8004004 <UART_SetConfig+0x4e4>)
 8003fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8003fe8:	095b      	lsrs	r3, r3, #5
 8003fea:	f003 020f 	and.w	r2, r3, #15
 8003fee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4422      	add	r2, r4
 8003ff6:	609a      	str	r2, [r3, #8]
}
 8003ff8:	bf00      	nop
 8003ffa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003ffe:	46bd      	mov	sp, r7
 8004000:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004004:	51eb851f 	.word	0x51eb851f

08004008 <__cvt>:
 8004008:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800400c:	ec57 6b10 	vmov	r6, r7, d0
 8004010:	2f00      	cmp	r7, #0
 8004012:	460c      	mov	r4, r1
 8004014:	4619      	mov	r1, r3
 8004016:	463b      	mov	r3, r7
 8004018:	bfbb      	ittet	lt
 800401a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800401e:	461f      	movlt	r7, r3
 8004020:	2300      	movge	r3, #0
 8004022:	232d      	movlt	r3, #45	@ 0x2d
 8004024:	700b      	strb	r3, [r1, #0]
 8004026:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004028:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800402c:	4691      	mov	r9, r2
 800402e:	f023 0820 	bic.w	r8, r3, #32
 8004032:	bfbc      	itt	lt
 8004034:	4632      	movlt	r2, r6
 8004036:	4616      	movlt	r6, r2
 8004038:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800403c:	d005      	beq.n	800404a <__cvt+0x42>
 800403e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004042:	d100      	bne.n	8004046 <__cvt+0x3e>
 8004044:	3401      	adds	r4, #1
 8004046:	2102      	movs	r1, #2
 8004048:	e000      	b.n	800404c <__cvt+0x44>
 800404a:	2103      	movs	r1, #3
 800404c:	ab03      	add	r3, sp, #12
 800404e:	9301      	str	r3, [sp, #4]
 8004050:	ab02      	add	r3, sp, #8
 8004052:	9300      	str	r3, [sp, #0]
 8004054:	ec47 6b10 	vmov	d0, r6, r7
 8004058:	4653      	mov	r3, sl
 800405a:	4622      	mov	r2, r4
 800405c:	f000 ff88 	bl	8004f70 <_dtoa_r>
 8004060:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004064:	4605      	mov	r5, r0
 8004066:	d119      	bne.n	800409c <__cvt+0x94>
 8004068:	f019 0f01 	tst.w	r9, #1
 800406c:	d00e      	beq.n	800408c <__cvt+0x84>
 800406e:	eb00 0904 	add.w	r9, r0, r4
 8004072:	2200      	movs	r2, #0
 8004074:	2300      	movs	r3, #0
 8004076:	4630      	mov	r0, r6
 8004078:	4639      	mov	r1, r7
 800407a:	f7fc fd45 	bl	8000b08 <__aeabi_dcmpeq>
 800407e:	b108      	cbz	r0, 8004084 <__cvt+0x7c>
 8004080:	f8cd 900c 	str.w	r9, [sp, #12]
 8004084:	2230      	movs	r2, #48	@ 0x30
 8004086:	9b03      	ldr	r3, [sp, #12]
 8004088:	454b      	cmp	r3, r9
 800408a:	d31e      	bcc.n	80040ca <__cvt+0xc2>
 800408c:	9b03      	ldr	r3, [sp, #12]
 800408e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004090:	1b5b      	subs	r3, r3, r5
 8004092:	4628      	mov	r0, r5
 8004094:	6013      	str	r3, [r2, #0]
 8004096:	b004      	add	sp, #16
 8004098:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800409c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80040a0:	eb00 0904 	add.w	r9, r0, r4
 80040a4:	d1e5      	bne.n	8004072 <__cvt+0x6a>
 80040a6:	7803      	ldrb	r3, [r0, #0]
 80040a8:	2b30      	cmp	r3, #48	@ 0x30
 80040aa:	d10a      	bne.n	80040c2 <__cvt+0xba>
 80040ac:	2200      	movs	r2, #0
 80040ae:	2300      	movs	r3, #0
 80040b0:	4630      	mov	r0, r6
 80040b2:	4639      	mov	r1, r7
 80040b4:	f7fc fd28 	bl	8000b08 <__aeabi_dcmpeq>
 80040b8:	b918      	cbnz	r0, 80040c2 <__cvt+0xba>
 80040ba:	f1c4 0401 	rsb	r4, r4, #1
 80040be:	f8ca 4000 	str.w	r4, [sl]
 80040c2:	f8da 3000 	ldr.w	r3, [sl]
 80040c6:	4499      	add	r9, r3
 80040c8:	e7d3      	b.n	8004072 <__cvt+0x6a>
 80040ca:	1c59      	adds	r1, r3, #1
 80040cc:	9103      	str	r1, [sp, #12]
 80040ce:	701a      	strb	r2, [r3, #0]
 80040d0:	e7d9      	b.n	8004086 <__cvt+0x7e>

080040d2 <__exponent>:
 80040d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80040d4:	2900      	cmp	r1, #0
 80040d6:	bfba      	itte	lt
 80040d8:	4249      	neglt	r1, r1
 80040da:	232d      	movlt	r3, #45	@ 0x2d
 80040dc:	232b      	movge	r3, #43	@ 0x2b
 80040de:	2909      	cmp	r1, #9
 80040e0:	7002      	strb	r2, [r0, #0]
 80040e2:	7043      	strb	r3, [r0, #1]
 80040e4:	dd29      	ble.n	800413a <__exponent+0x68>
 80040e6:	f10d 0307 	add.w	r3, sp, #7
 80040ea:	461d      	mov	r5, r3
 80040ec:	270a      	movs	r7, #10
 80040ee:	461a      	mov	r2, r3
 80040f0:	fbb1 f6f7 	udiv	r6, r1, r7
 80040f4:	fb07 1416 	mls	r4, r7, r6, r1
 80040f8:	3430      	adds	r4, #48	@ 0x30
 80040fa:	f802 4c01 	strb.w	r4, [r2, #-1]
 80040fe:	460c      	mov	r4, r1
 8004100:	2c63      	cmp	r4, #99	@ 0x63
 8004102:	f103 33ff 	add.w	r3, r3, #4294967295
 8004106:	4631      	mov	r1, r6
 8004108:	dcf1      	bgt.n	80040ee <__exponent+0x1c>
 800410a:	3130      	adds	r1, #48	@ 0x30
 800410c:	1e94      	subs	r4, r2, #2
 800410e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004112:	1c41      	adds	r1, r0, #1
 8004114:	4623      	mov	r3, r4
 8004116:	42ab      	cmp	r3, r5
 8004118:	d30a      	bcc.n	8004130 <__exponent+0x5e>
 800411a:	f10d 0309 	add.w	r3, sp, #9
 800411e:	1a9b      	subs	r3, r3, r2
 8004120:	42ac      	cmp	r4, r5
 8004122:	bf88      	it	hi
 8004124:	2300      	movhi	r3, #0
 8004126:	3302      	adds	r3, #2
 8004128:	4403      	add	r3, r0
 800412a:	1a18      	subs	r0, r3, r0
 800412c:	b003      	add	sp, #12
 800412e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004130:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004134:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004138:	e7ed      	b.n	8004116 <__exponent+0x44>
 800413a:	2330      	movs	r3, #48	@ 0x30
 800413c:	3130      	adds	r1, #48	@ 0x30
 800413e:	7083      	strb	r3, [r0, #2]
 8004140:	70c1      	strb	r1, [r0, #3]
 8004142:	1d03      	adds	r3, r0, #4
 8004144:	e7f1      	b.n	800412a <__exponent+0x58>
	...

08004148 <_printf_float>:
 8004148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800414c:	b08d      	sub	sp, #52	@ 0x34
 800414e:	460c      	mov	r4, r1
 8004150:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004154:	4616      	mov	r6, r2
 8004156:	461f      	mov	r7, r3
 8004158:	4605      	mov	r5, r0
 800415a:	f000 fe09 	bl	8004d70 <_localeconv_r>
 800415e:	6803      	ldr	r3, [r0, #0]
 8004160:	9304      	str	r3, [sp, #16]
 8004162:	4618      	mov	r0, r3
 8004164:	f7fc f8a4 	bl	80002b0 <strlen>
 8004168:	2300      	movs	r3, #0
 800416a:	930a      	str	r3, [sp, #40]	@ 0x28
 800416c:	f8d8 3000 	ldr.w	r3, [r8]
 8004170:	9005      	str	r0, [sp, #20]
 8004172:	3307      	adds	r3, #7
 8004174:	f023 0307 	bic.w	r3, r3, #7
 8004178:	f103 0208 	add.w	r2, r3, #8
 800417c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004180:	f8d4 b000 	ldr.w	fp, [r4]
 8004184:	f8c8 2000 	str.w	r2, [r8]
 8004188:	e9d3 8900 	ldrd	r8, r9, [r3]
 800418c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004190:	9307      	str	r3, [sp, #28]
 8004192:	f8cd 8018 	str.w	r8, [sp, #24]
 8004196:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800419a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800419e:	4b9c      	ldr	r3, [pc, #624]	@ (8004410 <_printf_float+0x2c8>)
 80041a0:	f04f 32ff 	mov.w	r2, #4294967295
 80041a4:	f7fc fce2 	bl	8000b6c <__aeabi_dcmpun>
 80041a8:	bb70      	cbnz	r0, 8004208 <_printf_float+0xc0>
 80041aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80041ae:	4b98      	ldr	r3, [pc, #608]	@ (8004410 <_printf_float+0x2c8>)
 80041b0:	f04f 32ff 	mov.w	r2, #4294967295
 80041b4:	f7fc fcbc 	bl	8000b30 <__aeabi_dcmple>
 80041b8:	bb30      	cbnz	r0, 8004208 <_printf_float+0xc0>
 80041ba:	2200      	movs	r2, #0
 80041bc:	2300      	movs	r3, #0
 80041be:	4640      	mov	r0, r8
 80041c0:	4649      	mov	r1, r9
 80041c2:	f7fc fcab 	bl	8000b1c <__aeabi_dcmplt>
 80041c6:	b110      	cbz	r0, 80041ce <_printf_float+0x86>
 80041c8:	232d      	movs	r3, #45	@ 0x2d
 80041ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80041ce:	4a91      	ldr	r2, [pc, #580]	@ (8004414 <_printf_float+0x2cc>)
 80041d0:	4b91      	ldr	r3, [pc, #580]	@ (8004418 <_printf_float+0x2d0>)
 80041d2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80041d6:	bf8c      	ite	hi
 80041d8:	4690      	movhi	r8, r2
 80041da:	4698      	movls	r8, r3
 80041dc:	2303      	movs	r3, #3
 80041de:	6123      	str	r3, [r4, #16]
 80041e0:	f02b 0304 	bic.w	r3, fp, #4
 80041e4:	6023      	str	r3, [r4, #0]
 80041e6:	f04f 0900 	mov.w	r9, #0
 80041ea:	9700      	str	r7, [sp, #0]
 80041ec:	4633      	mov	r3, r6
 80041ee:	aa0b      	add	r2, sp, #44	@ 0x2c
 80041f0:	4621      	mov	r1, r4
 80041f2:	4628      	mov	r0, r5
 80041f4:	f000 f9d2 	bl	800459c <_printf_common>
 80041f8:	3001      	adds	r0, #1
 80041fa:	f040 808d 	bne.w	8004318 <_printf_float+0x1d0>
 80041fe:	f04f 30ff 	mov.w	r0, #4294967295
 8004202:	b00d      	add	sp, #52	@ 0x34
 8004204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004208:	4642      	mov	r2, r8
 800420a:	464b      	mov	r3, r9
 800420c:	4640      	mov	r0, r8
 800420e:	4649      	mov	r1, r9
 8004210:	f7fc fcac 	bl	8000b6c <__aeabi_dcmpun>
 8004214:	b140      	cbz	r0, 8004228 <_printf_float+0xe0>
 8004216:	464b      	mov	r3, r9
 8004218:	2b00      	cmp	r3, #0
 800421a:	bfbc      	itt	lt
 800421c:	232d      	movlt	r3, #45	@ 0x2d
 800421e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004222:	4a7e      	ldr	r2, [pc, #504]	@ (800441c <_printf_float+0x2d4>)
 8004224:	4b7e      	ldr	r3, [pc, #504]	@ (8004420 <_printf_float+0x2d8>)
 8004226:	e7d4      	b.n	80041d2 <_printf_float+0x8a>
 8004228:	6863      	ldr	r3, [r4, #4]
 800422a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800422e:	9206      	str	r2, [sp, #24]
 8004230:	1c5a      	adds	r2, r3, #1
 8004232:	d13b      	bne.n	80042ac <_printf_float+0x164>
 8004234:	2306      	movs	r3, #6
 8004236:	6063      	str	r3, [r4, #4]
 8004238:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800423c:	2300      	movs	r3, #0
 800423e:	6022      	str	r2, [r4, #0]
 8004240:	9303      	str	r3, [sp, #12]
 8004242:	ab0a      	add	r3, sp, #40	@ 0x28
 8004244:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004248:	ab09      	add	r3, sp, #36	@ 0x24
 800424a:	9300      	str	r3, [sp, #0]
 800424c:	6861      	ldr	r1, [r4, #4]
 800424e:	ec49 8b10 	vmov	d0, r8, r9
 8004252:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004256:	4628      	mov	r0, r5
 8004258:	f7ff fed6 	bl	8004008 <__cvt>
 800425c:	9b06      	ldr	r3, [sp, #24]
 800425e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004260:	2b47      	cmp	r3, #71	@ 0x47
 8004262:	4680      	mov	r8, r0
 8004264:	d129      	bne.n	80042ba <_printf_float+0x172>
 8004266:	1cc8      	adds	r0, r1, #3
 8004268:	db02      	blt.n	8004270 <_printf_float+0x128>
 800426a:	6863      	ldr	r3, [r4, #4]
 800426c:	4299      	cmp	r1, r3
 800426e:	dd41      	ble.n	80042f4 <_printf_float+0x1ac>
 8004270:	f1aa 0a02 	sub.w	sl, sl, #2
 8004274:	fa5f fa8a 	uxtb.w	sl, sl
 8004278:	3901      	subs	r1, #1
 800427a:	4652      	mov	r2, sl
 800427c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004280:	9109      	str	r1, [sp, #36]	@ 0x24
 8004282:	f7ff ff26 	bl	80040d2 <__exponent>
 8004286:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004288:	1813      	adds	r3, r2, r0
 800428a:	2a01      	cmp	r2, #1
 800428c:	4681      	mov	r9, r0
 800428e:	6123      	str	r3, [r4, #16]
 8004290:	dc02      	bgt.n	8004298 <_printf_float+0x150>
 8004292:	6822      	ldr	r2, [r4, #0]
 8004294:	07d2      	lsls	r2, r2, #31
 8004296:	d501      	bpl.n	800429c <_printf_float+0x154>
 8004298:	3301      	adds	r3, #1
 800429a:	6123      	str	r3, [r4, #16]
 800429c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d0a2      	beq.n	80041ea <_printf_float+0xa2>
 80042a4:	232d      	movs	r3, #45	@ 0x2d
 80042a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80042aa:	e79e      	b.n	80041ea <_printf_float+0xa2>
 80042ac:	9a06      	ldr	r2, [sp, #24]
 80042ae:	2a47      	cmp	r2, #71	@ 0x47
 80042b0:	d1c2      	bne.n	8004238 <_printf_float+0xf0>
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d1c0      	bne.n	8004238 <_printf_float+0xf0>
 80042b6:	2301      	movs	r3, #1
 80042b8:	e7bd      	b.n	8004236 <_printf_float+0xee>
 80042ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80042be:	d9db      	bls.n	8004278 <_printf_float+0x130>
 80042c0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80042c4:	d118      	bne.n	80042f8 <_printf_float+0x1b0>
 80042c6:	2900      	cmp	r1, #0
 80042c8:	6863      	ldr	r3, [r4, #4]
 80042ca:	dd0b      	ble.n	80042e4 <_printf_float+0x19c>
 80042cc:	6121      	str	r1, [r4, #16]
 80042ce:	b913      	cbnz	r3, 80042d6 <_printf_float+0x18e>
 80042d0:	6822      	ldr	r2, [r4, #0]
 80042d2:	07d0      	lsls	r0, r2, #31
 80042d4:	d502      	bpl.n	80042dc <_printf_float+0x194>
 80042d6:	3301      	adds	r3, #1
 80042d8:	440b      	add	r3, r1
 80042da:	6123      	str	r3, [r4, #16]
 80042dc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80042de:	f04f 0900 	mov.w	r9, #0
 80042e2:	e7db      	b.n	800429c <_printf_float+0x154>
 80042e4:	b913      	cbnz	r3, 80042ec <_printf_float+0x1a4>
 80042e6:	6822      	ldr	r2, [r4, #0]
 80042e8:	07d2      	lsls	r2, r2, #31
 80042ea:	d501      	bpl.n	80042f0 <_printf_float+0x1a8>
 80042ec:	3302      	adds	r3, #2
 80042ee:	e7f4      	b.n	80042da <_printf_float+0x192>
 80042f0:	2301      	movs	r3, #1
 80042f2:	e7f2      	b.n	80042da <_printf_float+0x192>
 80042f4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80042f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80042fa:	4299      	cmp	r1, r3
 80042fc:	db05      	blt.n	800430a <_printf_float+0x1c2>
 80042fe:	6823      	ldr	r3, [r4, #0]
 8004300:	6121      	str	r1, [r4, #16]
 8004302:	07d8      	lsls	r0, r3, #31
 8004304:	d5ea      	bpl.n	80042dc <_printf_float+0x194>
 8004306:	1c4b      	adds	r3, r1, #1
 8004308:	e7e7      	b.n	80042da <_printf_float+0x192>
 800430a:	2900      	cmp	r1, #0
 800430c:	bfd4      	ite	le
 800430e:	f1c1 0202 	rsble	r2, r1, #2
 8004312:	2201      	movgt	r2, #1
 8004314:	4413      	add	r3, r2
 8004316:	e7e0      	b.n	80042da <_printf_float+0x192>
 8004318:	6823      	ldr	r3, [r4, #0]
 800431a:	055a      	lsls	r2, r3, #21
 800431c:	d407      	bmi.n	800432e <_printf_float+0x1e6>
 800431e:	6923      	ldr	r3, [r4, #16]
 8004320:	4642      	mov	r2, r8
 8004322:	4631      	mov	r1, r6
 8004324:	4628      	mov	r0, r5
 8004326:	47b8      	blx	r7
 8004328:	3001      	adds	r0, #1
 800432a:	d12b      	bne.n	8004384 <_printf_float+0x23c>
 800432c:	e767      	b.n	80041fe <_printf_float+0xb6>
 800432e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004332:	f240 80dd 	bls.w	80044f0 <_printf_float+0x3a8>
 8004336:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800433a:	2200      	movs	r2, #0
 800433c:	2300      	movs	r3, #0
 800433e:	f7fc fbe3 	bl	8000b08 <__aeabi_dcmpeq>
 8004342:	2800      	cmp	r0, #0
 8004344:	d033      	beq.n	80043ae <_printf_float+0x266>
 8004346:	4a37      	ldr	r2, [pc, #220]	@ (8004424 <_printf_float+0x2dc>)
 8004348:	2301      	movs	r3, #1
 800434a:	4631      	mov	r1, r6
 800434c:	4628      	mov	r0, r5
 800434e:	47b8      	blx	r7
 8004350:	3001      	adds	r0, #1
 8004352:	f43f af54 	beq.w	80041fe <_printf_float+0xb6>
 8004356:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800435a:	4543      	cmp	r3, r8
 800435c:	db02      	blt.n	8004364 <_printf_float+0x21c>
 800435e:	6823      	ldr	r3, [r4, #0]
 8004360:	07d8      	lsls	r0, r3, #31
 8004362:	d50f      	bpl.n	8004384 <_printf_float+0x23c>
 8004364:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004368:	4631      	mov	r1, r6
 800436a:	4628      	mov	r0, r5
 800436c:	47b8      	blx	r7
 800436e:	3001      	adds	r0, #1
 8004370:	f43f af45 	beq.w	80041fe <_printf_float+0xb6>
 8004374:	f04f 0900 	mov.w	r9, #0
 8004378:	f108 38ff 	add.w	r8, r8, #4294967295
 800437c:	f104 0a1a 	add.w	sl, r4, #26
 8004380:	45c8      	cmp	r8, r9
 8004382:	dc09      	bgt.n	8004398 <_printf_float+0x250>
 8004384:	6823      	ldr	r3, [r4, #0]
 8004386:	079b      	lsls	r3, r3, #30
 8004388:	f100 8103 	bmi.w	8004592 <_printf_float+0x44a>
 800438c:	68e0      	ldr	r0, [r4, #12]
 800438e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004390:	4298      	cmp	r0, r3
 8004392:	bfb8      	it	lt
 8004394:	4618      	movlt	r0, r3
 8004396:	e734      	b.n	8004202 <_printf_float+0xba>
 8004398:	2301      	movs	r3, #1
 800439a:	4652      	mov	r2, sl
 800439c:	4631      	mov	r1, r6
 800439e:	4628      	mov	r0, r5
 80043a0:	47b8      	blx	r7
 80043a2:	3001      	adds	r0, #1
 80043a4:	f43f af2b 	beq.w	80041fe <_printf_float+0xb6>
 80043a8:	f109 0901 	add.w	r9, r9, #1
 80043ac:	e7e8      	b.n	8004380 <_printf_float+0x238>
 80043ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	dc39      	bgt.n	8004428 <_printf_float+0x2e0>
 80043b4:	4a1b      	ldr	r2, [pc, #108]	@ (8004424 <_printf_float+0x2dc>)
 80043b6:	2301      	movs	r3, #1
 80043b8:	4631      	mov	r1, r6
 80043ba:	4628      	mov	r0, r5
 80043bc:	47b8      	blx	r7
 80043be:	3001      	adds	r0, #1
 80043c0:	f43f af1d 	beq.w	80041fe <_printf_float+0xb6>
 80043c4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80043c8:	ea59 0303 	orrs.w	r3, r9, r3
 80043cc:	d102      	bne.n	80043d4 <_printf_float+0x28c>
 80043ce:	6823      	ldr	r3, [r4, #0]
 80043d0:	07d9      	lsls	r1, r3, #31
 80043d2:	d5d7      	bpl.n	8004384 <_printf_float+0x23c>
 80043d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80043d8:	4631      	mov	r1, r6
 80043da:	4628      	mov	r0, r5
 80043dc:	47b8      	blx	r7
 80043de:	3001      	adds	r0, #1
 80043e0:	f43f af0d 	beq.w	80041fe <_printf_float+0xb6>
 80043e4:	f04f 0a00 	mov.w	sl, #0
 80043e8:	f104 0b1a 	add.w	fp, r4, #26
 80043ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043ee:	425b      	negs	r3, r3
 80043f0:	4553      	cmp	r3, sl
 80043f2:	dc01      	bgt.n	80043f8 <_printf_float+0x2b0>
 80043f4:	464b      	mov	r3, r9
 80043f6:	e793      	b.n	8004320 <_printf_float+0x1d8>
 80043f8:	2301      	movs	r3, #1
 80043fa:	465a      	mov	r2, fp
 80043fc:	4631      	mov	r1, r6
 80043fe:	4628      	mov	r0, r5
 8004400:	47b8      	blx	r7
 8004402:	3001      	adds	r0, #1
 8004404:	f43f aefb 	beq.w	80041fe <_printf_float+0xb6>
 8004408:	f10a 0a01 	add.w	sl, sl, #1
 800440c:	e7ee      	b.n	80043ec <_printf_float+0x2a4>
 800440e:	bf00      	nop
 8004410:	7fefffff 	.word	0x7fefffff
 8004414:	08008cec 	.word	0x08008cec
 8004418:	08008ce8 	.word	0x08008ce8
 800441c:	08008cf4 	.word	0x08008cf4
 8004420:	08008cf0 	.word	0x08008cf0
 8004424:	08008cf8 	.word	0x08008cf8
 8004428:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800442a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800442e:	4553      	cmp	r3, sl
 8004430:	bfa8      	it	ge
 8004432:	4653      	movge	r3, sl
 8004434:	2b00      	cmp	r3, #0
 8004436:	4699      	mov	r9, r3
 8004438:	dc36      	bgt.n	80044a8 <_printf_float+0x360>
 800443a:	f04f 0b00 	mov.w	fp, #0
 800443e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004442:	f104 021a 	add.w	r2, r4, #26
 8004446:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004448:	9306      	str	r3, [sp, #24]
 800444a:	eba3 0309 	sub.w	r3, r3, r9
 800444e:	455b      	cmp	r3, fp
 8004450:	dc31      	bgt.n	80044b6 <_printf_float+0x36e>
 8004452:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004454:	459a      	cmp	sl, r3
 8004456:	dc3a      	bgt.n	80044ce <_printf_float+0x386>
 8004458:	6823      	ldr	r3, [r4, #0]
 800445a:	07da      	lsls	r2, r3, #31
 800445c:	d437      	bmi.n	80044ce <_printf_float+0x386>
 800445e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004460:	ebaa 0903 	sub.w	r9, sl, r3
 8004464:	9b06      	ldr	r3, [sp, #24]
 8004466:	ebaa 0303 	sub.w	r3, sl, r3
 800446a:	4599      	cmp	r9, r3
 800446c:	bfa8      	it	ge
 800446e:	4699      	movge	r9, r3
 8004470:	f1b9 0f00 	cmp.w	r9, #0
 8004474:	dc33      	bgt.n	80044de <_printf_float+0x396>
 8004476:	f04f 0800 	mov.w	r8, #0
 800447a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800447e:	f104 0b1a 	add.w	fp, r4, #26
 8004482:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004484:	ebaa 0303 	sub.w	r3, sl, r3
 8004488:	eba3 0309 	sub.w	r3, r3, r9
 800448c:	4543      	cmp	r3, r8
 800448e:	f77f af79 	ble.w	8004384 <_printf_float+0x23c>
 8004492:	2301      	movs	r3, #1
 8004494:	465a      	mov	r2, fp
 8004496:	4631      	mov	r1, r6
 8004498:	4628      	mov	r0, r5
 800449a:	47b8      	blx	r7
 800449c:	3001      	adds	r0, #1
 800449e:	f43f aeae 	beq.w	80041fe <_printf_float+0xb6>
 80044a2:	f108 0801 	add.w	r8, r8, #1
 80044a6:	e7ec      	b.n	8004482 <_printf_float+0x33a>
 80044a8:	4642      	mov	r2, r8
 80044aa:	4631      	mov	r1, r6
 80044ac:	4628      	mov	r0, r5
 80044ae:	47b8      	blx	r7
 80044b0:	3001      	adds	r0, #1
 80044b2:	d1c2      	bne.n	800443a <_printf_float+0x2f2>
 80044b4:	e6a3      	b.n	80041fe <_printf_float+0xb6>
 80044b6:	2301      	movs	r3, #1
 80044b8:	4631      	mov	r1, r6
 80044ba:	4628      	mov	r0, r5
 80044bc:	9206      	str	r2, [sp, #24]
 80044be:	47b8      	blx	r7
 80044c0:	3001      	adds	r0, #1
 80044c2:	f43f ae9c 	beq.w	80041fe <_printf_float+0xb6>
 80044c6:	9a06      	ldr	r2, [sp, #24]
 80044c8:	f10b 0b01 	add.w	fp, fp, #1
 80044cc:	e7bb      	b.n	8004446 <_printf_float+0x2fe>
 80044ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80044d2:	4631      	mov	r1, r6
 80044d4:	4628      	mov	r0, r5
 80044d6:	47b8      	blx	r7
 80044d8:	3001      	adds	r0, #1
 80044da:	d1c0      	bne.n	800445e <_printf_float+0x316>
 80044dc:	e68f      	b.n	80041fe <_printf_float+0xb6>
 80044de:	9a06      	ldr	r2, [sp, #24]
 80044e0:	464b      	mov	r3, r9
 80044e2:	4442      	add	r2, r8
 80044e4:	4631      	mov	r1, r6
 80044e6:	4628      	mov	r0, r5
 80044e8:	47b8      	blx	r7
 80044ea:	3001      	adds	r0, #1
 80044ec:	d1c3      	bne.n	8004476 <_printf_float+0x32e>
 80044ee:	e686      	b.n	80041fe <_printf_float+0xb6>
 80044f0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80044f4:	f1ba 0f01 	cmp.w	sl, #1
 80044f8:	dc01      	bgt.n	80044fe <_printf_float+0x3b6>
 80044fa:	07db      	lsls	r3, r3, #31
 80044fc:	d536      	bpl.n	800456c <_printf_float+0x424>
 80044fe:	2301      	movs	r3, #1
 8004500:	4642      	mov	r2, r8
 8004502:	4631      	mov	r1, r6
 8004504:	4628      	mov	r0, r5
 8004506:	47b8      	blx	r7
 8004508:	3001      	adds	r0, #1
 800450a:	f43f ae78 	beq.w	80041fe <_printf_float+0xb6>
 800450e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004512:	4631      	mov	r1, r6
 8004514:	4628      	mov	r0, r5
 8004516:	47b8      	blx	r7
 8004518:	3001      	adds	r0, #1
 800451a:	f43f ae70 	beq.w	80041fe <_printf_float+0xb6>
 800451e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004522:	2200      	movs	r2, #0
 8004524:	2300      	movs	r3, #0
 8004526:	f10a 3aff 	add.w	sl, sl, #4294967295
 800452a:	f7fc faed 	bl	8000b08 <__aeabi_dcmpeq>
 800452e:	b9c0      	cbnz	r0, 8004562 <_printf_float+0x41a>
 8004530:	4653      	mov	r3, sl
 8004532:	f108 0201 	add.w	r2, r8, #1
 8004536:	4631      	mov	r1, r6
 8004538:	4628      	mov	r0, r5
 800453a:	47b8      	blx	r7
 800453c:	3001      	adds	r0, #1
 800453e:	d10c      	bne.n	800455a <_printf_float+0x412>
 8004540:	e65d      	b.n	80041fe <_printf_float+0xb6>
 8004542:	2301      	movs	r3, #1
 8004544:	465a      	mov	r2, fp
 8004546:	4631      	mov	r1, r6
 8004548:	4628      	mov	r0, r5
 800454a:	47b8      	blx	r7
 800454c:	3001      	adds	r0, #1
 800454e:	f43f ae56 	beq.w	80041fe <_printf_float+0xb6>
 8004552:	f108 0801 	add.w	r8, r8, #1
 8004556:	45d0      	cmp	r8, sl
 8004558:	dbf3      	blt.n	8004542 <_printf_float+0x3fa>
 800455a:	464b      	mov	r3, r9
 800455c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004560:	e6df      	b.n	8004322 <_printf_float+0x1da>
 8004562:	f04f 0800 	mov.w	r8, #0
 8004566:	f104 0b1a 	add.w	fp, r4, #26
 800456a:	e7f4      	b.n	8004556 <_printf_float+0x40e>
 800456c:	2301      	movs	r3, #1
 800456e:	4642      	mov	r2, r8
 8004570:	e7e1      	b.n	8004536 <_printf_float+0x3ee>
 8004572:	2301      	movs	r3, #1
 8004574:	464a      	mov	r2, r9
 8004576:	4631      	mov	r1, r6
 8004578:	4628      	mov	r0, r5
 800457a:	47b8      	blx	r7
 800457c:	3001      	adds	r0, #1
 800457e:	f43f ae3e 	beq.w	80041fe <_printf_float+0xb6>
 8004582:	f108 0801 	add.w	r8, r8, #1
 8004586:	68e3      	ldr	r3, [r4, #12]
 8004588:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800458a:	1a5b      	subs	r3, r3, r1
 800458c:	4543      	cmp	r3, r8
 800458e:	dcf0      	bgt.n	8004572 <_printf_float+0x42a>
 8004590:	e6fc      	b.n	800438c <_printf_float+0x244>
 8004592:	f04f 0800 	mov.w	r8, #0
 8004596:	f104 0919 	add.w	r9, r4, #25
 800459a:	e7f4      	b.n	8004586 <_printf_float+0x43e>

0800459c <_printf_common>:
 800459c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045a0:	4616      	mov	r6, r2
 80045a2:	4698      	mov	r8, r3
 80045a4:	688a      	ldr	r2, [r1, #8]
 80045a6:	690b      	ldr	r3, [r1, #16]
 80045a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80045ac:	4293      	cmp	r3, r2
 80045ae:	bfb8      	it	lt
 80045b0:	4613      	movlt	r3, r2
 80045b2:	6033      	str	r3, [r6, #0]
 80045b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80045b8:	4607      	mov	r7, r0
 80045ba:	460c      	mov	r4, r1
 80045bc:	b10a      	cbz	r2, 80045c2 <_printf_common+0x26>
 80045be:	3301      	adds	r3, #1
 80045c0:	6033      	str	r3, [r6, #0]
 80045c2:	6823      	ldr	r3, [r4, #0]
 80045c4:	0699      	lsls	r1, r3, #26
 80045c6:	bf42      	ittt	mi
 80045c8:	6833      	ldrmi	r3, [r6, #0]
 80045ca:	3302      	addmi	r3, #2
 80045cc:	6033      	strmi	r3, [r6, #0]
 80045ce:	6825      	ldr	r5, [r4, #0]
 80045d0:	f015 0506 	ands.w	r5, r5, #6
 80045d4:	d106      	bne.n	80045e4 <_printf_common+0x48>
 80045d6:	f104 0a19 	add.w	sl, r4, #25
 80045da:	68e3      	ldr	r3, [r4, #12]
 80045dc:	6832      	ldr	r2, [r6, #0]
 80045de:	1a9b      	subs	r3, r3, r2
 80045e0:	42ab      	cmp	r3, r5
 80045e2:	dc26      	bgt.n	8004632 <_printf_common+0x96>
 80045e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80045e8:	6822      	ldr	r2, [r4, #0]
 80045ea:	3b00      	subs	r3, #0
 80045ec:	bf18      	it	ne
 80045ee:	2301      	movne	r3, #1
 80045f0:	0692      	lsls	r2, r2, #26
 80045f2:	d42b      	bmi.n	800464c <_printf_common+0xb0>
 80045f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80045f8:	4641      	mov	r1, r8
 80045fa:	4638      	mov	r0, r7
 80045fc:	47c8      	blx	r9
 80045fe:	3001      	adds	r0, #1
 8004600:	d01e      	beq.n	8004640 <_printf_common+0xa4>
 8004602:	6823      	ldr	r3, [r4, #0]
 8004604:	6922      	ldr	r2, [r4, #16]
 8004606:	f003 0306 	and.w	r3, r3, #6
 800460a:	2b04      	cmp	r3, #4
 800460c:	bf02      	ittt	eq
 800460e:	68e5      	ldreq	r5, [r4, #12]
 8004610:	6833      	ldreq	r3, [r6, #0]
 8004612:	1aed      	subeq	r5, r5, r3
 8004614:	68a3      	ldr	r3, [r4, #8]
 8004616:	bf0c      	ite	eq
 8004618:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800461c:	2500      	movne	r5, #0
 800461e:	4293      	cmp	r3, r2
 8004620:	bfc4      	itt	gt
 8004622:	1a9b      	subgt	r3, r3, r2
 8004624:	18ed      	addgt	r5, r5, r3
 8004626:	2600      	movs	r6, #0
 8004628:	341a      	adds	r4, #26
 800462a:	42b5      	cmp	r5, r6
 800462c:	d11a      	bne.n	8004664 <_printf_common+0xc8>
 800462e:	2000      	movs	r0, #0
 8004630:	e008      	b.n	8004644 <_printf_common+0xa8>
 8004632:	2301      	movs	r3, #1
 8004634:	4652      	mov	r2, sl
 8004636:	4641      	mov	r1, r8
 8004638:	4638      	mov	r0, r7
 800463a:	47c8      	blx	r9
 800463c:	3001      	adds	r0, #1
 800463e:	d103      	bne.n	8004648 <_printf_common+0xac>
 8004640:	f04f 30ff 	mov.w	r0, #4294967295
 8004644:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004648:	3501      	adds	r5, #1
 800464a:	e7c6      	b.n	80045da <_printf_common+0x3e>
 800464c:	18e1      	adds	r1, r4, r3
 800464e:	1c5a      	adds	r2, r3, #1
 8004650:	2030      	movs	r0, #48	@ 0x30
 8004652:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004656:	4422      	add	r2, r4
 8004658:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800465c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004660:	3302      	adds	r3, #2
 8004662:	e7c7      	b.n	80045f4 <_printf_common+0x58>
 8004664:	2301      	movs	r3, #1
 8004666:	4622      	mov	r2, r4
 8004668:	4641      	mov	r1, r8
 800466a:	4638      	mov	r0, r7
 800466c:	47c8      	blx	r9
 800466e:	3001      	adds	r0, #1
 8004670:	d0e6      	beq.n	8004640 <_printf_common+0xa4>
 8004672:	3601      	adds	r6, #1
 8004674:	e7d9      	b.n	800462a <_printf_common+0x8e>
	...

08004678 <_printf_i>:
 8004678:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800467c:	7e0f      	ldrb	r7, [r1, #24]
 800467e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004680:	2f78      	cmp	r7, #120	@ 0x78
 8004682:	4691      	mov	r9, r2
 8004684:	4680      	mov	r8, r0
 8004686:	460c      	mov	r4, r1
 8004688:	469a      	mov	sl, r3
 800468a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800468e:	d807      	bhi.n	80046a0 <_printf_i+0x28>
 8004690:	2f62      	cmp	r7, #98	@ 0x62
 8004692:	d80a      	bhi.n	80046aa <_printf_i+0x32>
 8004694:	2f00      	cmp	r7, #0
 8004696:	f000 80d1 	beq.w	800483c <_printf_i+0x1c4>
 800469a:	2f58      	cmp	r7, #88	@ 0x58
 800469c:	f000 80b8 	beq.w	8004810 <_printf_i+0x198>
 80046a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80046a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80046a8:	e03a      	b.n	8004720 <_printf_i+0xa8>
 80046aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80046ae:	2b15      	cmp	r3, #21
 80046b0:	d8f6      	bhi.n	80046a0 <_printf_i+0x28>
 80046b2:	a101      	add	r1, pc, #4	@ (adr r1, 80046b8 <_printf_i+0x40>)
 80046b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80046b8:	08004711 	.word	0x08004711
 80046bc:	08004725 	.word	0x08004725
 80046c0:	080046a1 	.word	0x080046a1
 80046c4:	080046a1 	.word	0x080046a1
 80046c8:	080046a1 	.word	0x080046a1
 80046cc:	080046a1 	.word	0x080046a1
 80046d0:	08004725 	.word	0x08004725
 80046d4:	080046a1 	.word	0x080046a1
 80046d8:	080046a1 	.word	0x080046a1
 80046dc:	080046a1 	.word	0x080046a1
 80046e0:	080046a1 	.word	0x080046a1
 80046e4:	08004823 	.word	0x08004823
 80046e8:	0800474f 	.word	0x0800474f
 80046ec:	080047dd 	.word	0x080047dd
 80046f0:	080046a1 	.word	0x080046a1
 80046f4:	080046a1 	.word	0x080046a1
 80046f8:	08004845 	.word	0x08004845
 80046fc:	080046a1 	.word	0x080046a1
 8004700:	0800474f 	.word	0x0800474f
 8004704:	080046a1 	.word	0x080046a1
 8004708:	080046a1 	.word	0x080046a1
 800470c:	080047e5 	.word	0x080047e5
 8004710:	6833      	ldr	r3, [r6, #0]
 8004712:	1d1a      	adds	r2, r3, #4
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	6032      	str	r2, [r6, #0]
 8004718:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800471c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004720:	2301      	movs	r3, #1
 8004722:	e09c      	b.n	800485e <_printf_i+0x1e6>
 8004724:	6833      	ldr	r3, [r6, #0]
 8004726:	6820      	ldr	r0, [r4, #0]
 8004728:	1d19      	adds	r1, r3, #4
 800472a:	6031      	str	r1, [r6, #0]
 800472c:	0606      	lsls	r6, r0, #24
 800472e:	d501      	bpl.n	8004734 <_printf_i+0xbc>
 8004730:	681d      	ldr	r5, [r3, #0]
 8004732:	e003      	b.n	800473c <_printf_i+0xc4>
 8004734:	0645      	lsls	r5, r0, #25
 8004736:	d5fb      	bpl.n	8004730 <_printf_i+0xb8>
 8004738:	f9b3 5000 	ldrsh.w	r5, [r3]
 800473c:	2d00      	cmp	r5, #0
 800473e:	da03      	bge.n	8004748 <_printf_i+0xd0>
 8004740:	232d      	movs	r3, #45	@ 0x2d
 8004742:	426d      	negs	r5, r5
 8004744:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004748:	4858      	ldr	r0, [pc, #352]	@ (80048ac <_printf_i+0x234>)
 800474a:	230a      	movs	r3, #10
 800474c:	e011      	b.n	8004772 <_printf_i+0xfa>
 800474e:	6821      	ldr	r1, [r4, #0]
 8004750:	6833      	ldr	r3, [r6, #0]
 8004752:	0608      	lsls	r0, r1, #24
 8004754:	f853 5b04 	ldr.w	r5, [r3], #4
 8004758:	d402      	bmi.n	8004760 <_printf_i+0xe8>
 800475a:	0649      	lsls	r1, r1, #25
 800475c:	bf48      	it	mi
 800475e:	b2ad      	uxthmi	r5, r5
 8004760:	2f6f      	cmp	r7, #111	@ 0x6f
 8004762:	4852      	ldr	r0, [pc, #328]	@ (80048ac <_printf_i+0x234>)
 8004764:	6033      	str	r3, [r6, #0]
 8004766:	bf14      	ite	ne
 8004768:	230a      	movne	r3, #10
 800476a:	2308      	moveq	r3, #8
 800476c:	2100      	movs	r1, #0
 800476e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004772:	6866      	ldr	r6, [r4, #4]
 8004774:	60a6      	str	r6, [r4, #8]
 8004776:	2e00      	cmp	r6, #0
 8004778:	db05      	blt.n	8004786 <_printf_i+0x10e>
 800477a:	6821      	ldr	r1, [r4, #0]
 800477c:	432e      	orrs	r6, r5
 800477e:	f021 0104 	bic.w	r1, r1, #4
 8004782:	6021      	str	r1, [r4, #0]
 8004784:	d04b      	beq.n	800481e <_printf_i+0x1a6>
 8004786:	4616      	mov	r6, r2
 8004788:	fbb5 f1f3 	udiv	r1, r5, r3
 800478c:	fb03 5711 	mls	r7, r3, r1, r5
 8004790:	5dc7      	ldrb	r7, [r0, r7]
 8004792:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004796:	462f      	mov	r7, r5
 8004798:	42bb      	cmp	r3, r7
 800479a:	460d      	mov	r5, r1
 800479c:	d9f4      	bls.n	8004788 <_printf_i+0x110>
 800479e:	2b08      	cmp	r3, #8
 80047a0:	d10b      	bne.n	80047ba <_printf_i+0x142>
 80047a2:	6823      	ldr	r3, [r4, #0]
 80047a4:	07df      	lsls	r7, r3, #31
 80047a6:	d508      	bpl.n	80047ba <_printf_i+0x142>
 80047a8:	6923      	ldr	r3, [r4, #16]
 80047aa:	6861      	ldr	r1, [r4, #4]
 80047ac:	4299      	cmp	r1, r3
 80047ae:	bfde      	ittt	le
 80047b0:	2330      	movle	r3, #48	@ 0x30
 80047b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80047b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80047ba:	1b92      	subs	r2, r2, r6
 80047bc:	6122      	str	r2, [r4, #16]
 80047be:	f8cd a000 	str.w	sl, [sp]
 80047c2:	464b      	mov	r3, r9
 80047c4:	aa03      	add	r2, sp, #12
 80047c6:	4621      	mov	r1, r4
 80047c8:	4640      	mov	r0, r8
 80047ca:	f7ff fee7 	bl	800459c <_printf_common>
 80047ce:	3001      	adds	r0, #1
 80047d0:	d14a      	bne.n	8004868 <_printf_i+0x1f0>
 80047d2:	f04f 30ff 	mov.w	r0, #4294967295
 80047d6:	b004      	add	sp, #16
 80047d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047dc:	6823      	ldr	r3, [r4, #0]
 80047de:	f043 0320 	orr.w	r3, r3, #32
 80047e2:	6023      	str	r3, [r4, #0]
 80047e4:	4832      	ldr	r0, [pc, #200]	@ (80048b0 <_printf_i+0x238>)
 80047e6:	2778      	movs	r7, #120	@ 0x78
 80047e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80047ec:	6823      	ldr	r3, [r4, #0]
 80047ee:	6831      	ldr	r1, [r6, #0]
 80047f0:	061f      	lsls	r7, r3, #24
 80047f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80047f6:	d402      	bmi.n	80047fe <_printf_i+0x186>
 80047f8:	065f      	lsls	r7, r3, #25
 80047fa:	bf48      	it	mi
 80047fc:	b2ad      	uxthmi	r5, r5
 80047fe:	6031      	str	r1, [r6, #0]
 8004800:	07d9      	lsls	r1, r3, #31
 8004802:	bf44      	itt	mi
 8004804:	f043 0320 	orrmi.w	r3, r3, #32
 8004808:	6023      	strmi	r3, [r4, #0]
 800480a:	b11d      	cbz	r5, 8004814 <_printf_i+0x19c>
 800480c:	2310      	movs	r3, #16
 800480e:	e7ad      	b.n	800476c <_printf_i+0xf4>
 8004810:	4826      	ldr	r0, [pc, #152]	@ (80048ac <_printf_i+0x234>)
 8004812:	e7e9      	b.n	80047e8 <_printf_i+0x170>
 8004814:	6823      	ldr	r3, [r4, #0]
 8004816:	f023 0320 	bic.w	r3, r3, #32
 800481a:	6023      	str	r3, [r4, #0]
 800481c:	e7f6      	b.n	800480c <_printf_i+0x194>
 800481e:	4616      	mov	r6, r2
 8004820:	e7bd      	b.n	800479e <_printf_i+0x126>
 8004822:	6833      	ldr	r3, [r6, #0]
 8004824:	6825      	ldr	r5, [r4, #0]
 8004826:	6961      	ldr	r1, [r4, #20]
 8004828:	1d18      	adds	r0, r3, #4
 800482a:	6030      	str	r0, [r6, #0]
 800482c:	062e      	lsls	r6, r5, #24
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	d501      	bpl.n	8004836 <_printf_i+0x1be>
 8004832:	6019      	str	r1, [r3, #0]
 8004834:	e002      	b.n	800483c <_printf_i+0x1c4>
 8004836:	0668      	lsls	r0, r5, #25
 8004838:	d5fb      	bpl.n	8004832 <_printf_i+0x1ba>
 800483a:	8019      	strh	r1, [r3, #0]
 800483c:	2300      	movs	r3, #0
 800483e:	6123      	str	r3, [r4, #16]
 8004840:	4616      	mov	r6, r2
 8004842:	e7bc      	b.n	80047be <_printf_i+0x146>
 8004844:	6833      	ldr	r3, [r6, #0]
 8004846:	1d1a      	adds	r2, r3, #4
 8004848:	6032      	str	r2, [r6, #0]
 800484a:	681e      	ldr	r6, [r3, #0]
 800484c:	6862      	ldr	r2, [r4, #4]
 800484e:	2100      	movs	r1, #0
 8004850:	4630      	mov	r0, r6
 8004852:	f7fb fcdd 	bl	8000210 <memchr>
 8004856:	b108      	cbz	r0, 800485c <_printf_i+0x1e4>
 8004858:	1b80      	subs	r0, r0, r6
 800485a:	6060      	str	r0, [r4, #4]
 800485c:	6863      	ldr	r3, [r4, #4]
 800485e:	6123      	str	r3, [r4, #16]
 8004860:	2300      	movs	r3, #0
 8004862:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004866:	e7aa      	b.n	80047be <_printf_i+0x146>
 8004868:	6923      	ldr	r3, [r4, #16]
 800486a:	4632      	mov	r2, r6
 800486c:	4649      	mov	r1, r9
 800486e:	4640      	mov	r0, r8
 8004870:	47d0      	blx	sl
 8004872:	3001      	adds	r0, #1
 8004874:	d0ad      	beq.n	80047d2 <_printf_i+0x15a>
 8004876:	6823      	ldr	r3, [r4, #0]
 8004878:	079b      	lsls	r3, r3, #30
 800487a:	d413      	bmi.n	80048a4 <_printf_i+0x22c>
 800487c:	68e0      	ldr	r0, [r4, #12]
 800487e:	9b03      	ldr	r3, [sp, #12]
 8004880:	4298      	cmp	r0, r3
 8004882:	bfb8      	it	lt
 8004884:	4618      	movlt	r0, r3
 8004886:	e7a6      	b.n	80047d6 <_printf_i+0x15e>
 8004888:	2301      	movs	r3, #1
 800488a:	4632      	mov	r2, r6
 800488c:	4649      	mov	r1, r9
 800488e:	4640      	mov	r0, r8
 8004890:	47d0      	blx	sl
 8004892:	3001      	adds	r0, #1
 8004894:	d09d      	beq.n	80047d2 <_printf_i+0x15a>
 8004896:	3501      	adds	r5, #1
 8004898:	68e3      	ldr	r3, [r4, #12]
 800489a:	9903      	ldr	r1, [sp, #12]
 800489c:	1a5b      	subs	r3, r3, r1
 800489e:	42ab      	cmp	r3, r5
 80048a0:	dcf2      	bgt.n	8004888 <_printf_i+0x210>
 80048a2:	e7eb      	b.n	800487c <_printf_i+0x204>
 80048a4:	2500      	movs	r5, #0
 80048a6:	f104 0619 	add.w	r6, r4, #25
 80048aa:	e7f5      	b.n	8004898 <_printf_i+0x220>
 80048ac:	08008cfa 	.word	0x08008cfa
 80048b0:	08008d0b 	.word	0x08008d0b

080048b4 <std>:
 80048b4:	2300      	movs	r3, #0
 80048b6:	b510      	push	{r4, lr}
 80048b8:	4604      	mov	r4, r0
 80048ba:	e9c0 3300 	strd	r3, r3, [r0]
 80048be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80048c2:	6083      	str	r3, [r0, #8]
 80048c4:	8181      	strh	r1, [r0, #12]
 80048c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80048c8:	81c2      	strh	r2, [r0, #14]
 80048ca:	6183      	str	r3, [r0, #24]
 80048cc:	4619      	mov	r1, r3
 80048ce:	2208      	movs	r2, #8
 80048d0:	305c      	adds	r0, #92	@ 0x5c
 80048d2:	f000 fa45 	bl	8004d60 <memset>
 80048d6:	4b0d      	ldr	r3, [pc, #52]	@ (800490c <std+0x58>)
 80048d8:	6263      	str	r3, [r4, #36]	@ 0x24
 80048da:	4b0d      	ldr	r3, [pc, #52]	@ (8004910 <std+0x5c>)
 80048dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80048de:	4b0d      	ldr	r3, [pc, #52]	@ (8004914 <std+0x60>)
 80048e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80048e2:	4b0d      	ldr	r3, [pc, #52]	@ (8004918 <std+0x64>)
 80048e4:	6323      	str	r3, [r4, #48]	@ 0x30
 80048e6:	4b0d      	ldr	r3, [pc, #52]	@ (800491c <std+0x68>)
 80048e8:	6224      	str	r4, [r4, #32]
 80048ea:	429c      	cmp	r4, r3
 80048ec:	d006      	beq.n	80048fc <std+0x48>
 80048ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80048f2:	4294      	cmp	r4, r2
 80048f4:	d002      	beq.n	80048fc <std+0x48>
 80048f6:	33d0      	adds	r3, #208	@ 0xd0
 80048f8:	429c      	cmp	r4, r3
 80048fa:	d105      	bne.n	8004908 <std+0x54>
 80048fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004900:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004904:	f000 baa8 	b.w	8004e58 <__retarget_lock_init_recursive>
 8004908:	bd10      	pop	{r4, pc}
 800490a:	bf00      	nop
 800490c:	08004bb1 	.word	0x08004bb1
 8004910:	08004bd3 	.word	0x08004bd3
 8004914:	08004c0b 	.word	0x08004c0b
 8004918:	08004c2f 	.word	0x08004c2f
 800491c:	200002bc 	.word	0x200002bc

08004920 <stdio_exit_handler>:
 8004920:	4a02      	ldr	r2, [pc, #8]	@ (800492c <stdio_exit_handler+0xc>)
 8004922:	4903      	ldr	r1, [pc, #12]	@ (8004930 <stdio_exit_handler+0x10>)
 8004924:	4803      	ldr	r0, [pc, #12]	@ (8004934 <stdio_exit_handler+0x14>)
 8004926:	f000 b869 	b.w	80049fc <_fwalk_sglue>
 800492a:	bf00      	nop
 800492c:	2000000c 	.word	0x2000000c
 8004930:	08006791 	.word	0x08006791
 8004934:	2000001c 	.word	0x2000001c

08004938 <cleanup_stdio>:
 8004938:	6841      	ldr	r1, [r0, #4]
 800493a:	4b0c      	ldr	r3, [pc, #48]	@ (800496c <cleanup_stdio+0x34>)
 800493c:	4299      	cmp	r1, r3
 800493e:	b510      	push	{r4, lr}
 8004940:	4604      	mov	r4, r0
 8004942:	d001      	beq.n	8004948 <cleanup_stdio+0x10>
 8004944:	f001 ff24 	bl	8006790 <_fflush_r>
 8004948:	68a1      	ldr	r1, [r4, #8]
 800494a:	4b09      	ldr	r3, [pc, #36]	@ (8004970 <cleanup_stdio+0x38>)
 800494c:	4299      	cmp	r1, r3
 800494e:	d002      	beq.n	8004956 <cleanup_stdio+0x1e>
 8004950:	4620      	mov	r0, r4
 8004952:	f001 ff1d 	bl	8006790 <_fflush_r>
 8004956:	68e1      	ldr	r1, [r4, #12]
 8004958:	4b06      	ldr	r3, [pc, #24]	@ (8004974 <cleanup_stdio+0x3c>)
 800495a:	4299      	cmp	r1, r3
 800495c:	d004      	beq.n	8004968 <cleanup_stdio+0x30>
 800495e:	4620      	mov	r0, r4
 8004960:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004964:	f001 bf14 	b.w	8006790 <_fflush_r>
 8004968:	bd10      	pop	{r4, pc}
 800496a:	bf00      	nop
 800496c:	200002bc 	.word	0x200002bc
 8004970:	20000324 	.word	0x20000324
 8004974:	2000038c 	.word	0x2000038c

08004978 <global_stdio_init.part.0>:
 8004978:	b510      	push	{r4, lr}
 800497a:	4b0b      	ldr	r3, [pc, #44]	@ (80049a8 <global_stdio_init.part.0+0x30>)
 800497c:	4c0b      	ldr	r4, [pc, #44]	@ (80049ac <global_stdio_init.part.0+0x34>)
 800497e:	4a0c      	ldr	r2, [pc, #48]	@ (80049b0 <global_stdio_init.part.0+0x38>)
 8004980:	601a      	str	r2, [r3, #0]
 8004982:	4620      	mov	r0, r4
 8004984:	2200      	movs	r2, #0
 8004986:	2104      	movs	r1, #4
 8004988:	f7ff ff94 	bl	80048b4 <std>
 800498c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004990:	2201      	movs	r2, #1
 8004992:	2109      	movs	r1, #9
 8004994:	f7ff ff8e 	bl	80048b4 <std>
 8004998:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800499c:	2202      	movs	r2, #2
 800499e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049a2:	2112      	movs	r1, #18
 80049a4:	f7ff bf86 	b.w	80048b4 <std>
 80049a8:	200003f4 	.word	0x200003f4
 80049ac:	200002bc 	.word	0x200002bc
 80049b0:	08004921 	.word	0x08004921

080049b4 <__sfp_lock_acquire>:
 80049b4:	4801      	ldr	r0, [pc, #4]	@ (80049bc <__sfp_lock_acquire+0x8>)
 80049b6:	f000 ba50 	b.w	8004e5a <__retarget_lock_acquire_recursive>
 80049ba:	bf00      	nop
 80049bc:	200003fd 	.word	0x200003fd

080049c0 <__sfp_lock_release>:
 80049c0:	4801      	ldr	r0, [pc, #4]	@ (80049c8 <__sfp_lock_release+0x8>)
 80049c2:	f000 ba4b 	b.w	8004e5c <__retarget_lock_release_recursive>
 80049c6:	bf00      	nop
 80049c8:	200003fd 	.word	0x200003fd

080049cc <__sinit>:
 80049cc:	b510      	push	{r4, lr}
 80049ce:	4604      	mov	r4, r0
 80049d0:	f7ff fff0 	bl	80049b4 <__sfp_lock_acquire>
 80049d4:	6a23      	ldr	r3, [r4, #32]
 80049d6:	b11b      	cbz	r3, 80049e0 <__sinit+0x14>
 80049d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049dc:	f7ff bff0 	b.w	80049c0 <__sfp_lock_release>
 80049e0:	4b04      	ldr	r3, [pc, #16]	@ (80049f4 <__sinit+0x28>)
 80049e2:	6223      	str	r3, [r4, #32]
 80049e4:	4b04      	ldr	r3, [pc, #16]	@ (80049f8 <__sinit+0x2c>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d1f5      	bne.n	80049d8 <__sinit+0xc>
 80049ec:	f7ff ffc4 	bl	8004978 <global_stdio_init.part.0>
 80049f0:	e7f2      	b.n	80049d8 <__sinit+0xc>
 80049f2:	bf00      	nop
 80049f4:	08004939 	.word	0x08004939
 80049f8:	200003f4 	.word	0x200003f4

080049fc <_fwalk_sglue>:
 80049fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a00:	4607      	mov	r7, r0
 8004a02:	4688      	mov	r8, r1
 8004a04:	4614      	mov	r4, r2
 8004a06:	2600      	movs	r6, #0
 8004a08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004a0c:	f1b9 0901 	subs.w	r9, r9, #1
 8004a10:	d505      	bpl.n	8004a1e <_fwalk_sglue+0x22>
 8004a12:	6824      	ldr	r4, [r4, #0]
 8004a14:	2c00      	cmp	r4, #0
 8004a16:	d1f7      	bne.n	8004a08 <_fwalk_sglue+0xc>
 8004a18:	4630      	mov	r0, r6
 8004a1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a1e:	89ab      	ldrh	r3, [r5, #12]
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d907      	bls.n	8004a34 <_fwalk_sglue+0x38>
 8004a24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004a28:	3301      	adds	r3, #1
 8004a2a:	d003      	beq.n	8004a34 <_fwalk_sglue+0x38>
 8004a2c:	4629      	mov	r1, r5
 8004a2e:	4638      	mov	r0, r7
 8004a30:	47c0      	blx	r8
 8004a32:	4306      	orrs	r6, r0
 8004a34:	3568      	adds	r5, #104	@ 0x68
 8004a36:	e7e9      	b.n	8004a0c <_fwalk_sglue+0x10>

08004a38 <setbuf>:
 8004a38:	fab1 f281 	clz	r2, r1
 8004a3c:	0952      	lsrs	r2, r2, #5
 8004a3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a42:	0052      	lsls	r2, r2, #1
 8004a44:	f000 b800 	b.w	8004a48 <setvbuf>

08004a48 <setvbuf>:
 8004a48:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004a4c:	461d      	mov	r5, r3
 8004a4e:	4b57      	ldr	r3, [pc, #348]	@ (8004bac <setvbuf+0x164>)
 8004a50:	681f      	ldr	r7, [r3, #0]
 8004a52:	4604      	mov	r4, r0
 8004a54:	460e      	mov	r6, r1
 8004a56:	4690      	mov	r8, r2
 8004a58:	b127      	cbz	r7, 8004a64 <setvbuf+0x1c>
 8004a5a:	6a3b      	ldr	r3, [r7, #32]
 8004a5c:	b913      	cbnz	r3, 8004a64 <setvbuf+0x1c>
 8004a5e:	4638      	mov	r0, r7
 8004a60:	f7ff ffb4 	bl	80049cc <__sinit>
 8004a64:	f1b8 0f02 	cmp.w	r8, #2
 8004a68:	d006      	beq.n	8004a78 <setvbuf+0x30>
 8004a6a:	f1b8 0f01 	cmp.w	r8, #1
 8004a6e:	f200 809a 	bhi.w	8004ba6 <setvbuf+0x15e>
 8004a72:	2d00      	cmp	r5, #0
 8004a74:	f2c0 8097 	blt.w	8004ba6 <setvbuf+0x15e>
 8004a78:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004a7a:	07d9      	lsls	r1, r3, #31
 8004a7c:	d405      	bmi.n	8004a8a <setvbuf+0x42>
 8004a7e:	89a3      	ldrh	r3, [r4, #12]
 8004a80:	059a      	lsls	r2, r3, #22
 8004a82:	d402      	bmi.n	8004a8a <setvbuf+0x42>
 8004a84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a86:	f000 f9e8 	bl	8004e5a <__retarget_lock_acquire_recursive>
 8004a8a:	4621      	mov	r1, r4
 8004a8c:	4638      	mov	r0, r7
 8004a8e:	f001 fe7f 	bl	8006790 <_fflush_r>
 8004a92:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004a94:	b141      	cbz	r1, 8004aa8 <setvbuf+0x60>
 8004a96:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004a9a:	4299      	cmp	r1, r3
 8004a9c:	d002      	beq.n	8004aa4 <setvbuf+0x5c>
 8004a9e:	4638      	mov	r0, r7
 8004aa0:	f001 f836 	bl	8005b10 <_free_r>
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	6363      	str	r3, [r4, #52]	@ 0x34
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	61a3      	str	r3, [r4, #24]
 8004aac:	6063      	str	r3, [r4, #4]
 8004aae:	89a3      	ldrh	r3, [r4, #12]
 8004ab0:	061b      	lsls	r3, r3, #24
 8004ab2:	d503      	bpl.n	8004abc <setvbuf+0x74>
 8004ab4:	6921      	ldr	r1, [r4, #16]
 8004ab6:	4638      	mov	r0, r7
 8004ab8:	f001 f82a 	bl	8005b10 <_free_r>
 8004abc:	89a3      	ldrh	r3, [r4, #12]
 8004abe:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8004ac2:	f023 0303 	bic.w	r3, r3, #3
 8004ac6:	f1b8 0f02 	cmp.w	r8, #2
 8004aca:	81a3      	strh	r3, [r4, #12]
 8004acc:	d061      	beq.n	8004b92 <setvbuf+0x14a>
 8004ace:	ab01      	add	r3, sp, #4
 8004ad0:	466a      	mov	r2, sp
 8004ad2:	4621      	mov	r1, r4
 8004ad4:	4638      	mov	r0, r7
 8004ad6:	f001 fe83 	bl	80067e0 <__swhatbuf_r>
 8004ada:	89a3      	ldrh	r3, [r4, #12]
 8004adc:	4318      	orrs	r0, r3
 8004ade:	81a0      	strh	r0, [r4, #12]
 8004ae0:	bb2d      	cbnz	r5, 8004b2e <setvbuf+0xe6>
 8004ae2:	9d00      	ldr	r5, [sp, #0]
 8004ae4:	4628      	mov	r0, r5
 8004ae6:	f001 f85d 	bl	8005ba4 <malloc>
 8004aea:	4606      	mov	r6, r0
 8004aec:	2800      	cmp	r0, #0
 8004aee:	d152      	bne.n	8004b96 <setvbuf+0x14e>
 8004af0:	f8dd 9000 	ldr.w	r9, [sp]
 8004af4:	45a9      	cmp	r9, r5
 8004af6:	d140      	bne.n	8004b7a <setvbuf+0x132>
 8004af8:	f04f 35ff 	mov.w	r5, #4294967295
 8004afc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b00:	f043 0202 	orr.w	r2, r3, #2
 8004b04:	81a2      	strh	r2, [r4, #12]
 8004b06:	2200      	movs	r2, #0
 8004b08:	60a2      	str	r2, [r4, #8]
 8004b0a:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8004b0e:	6022      	str	r2, [r4, #0]
 8004b10:	6122      	str	r2, [r4, #16]
 8004b12:	2201      	movs	r2, #1
 8004b14:	6162      	str	r2, [r4, #20]
 8004b16:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004b18:	07d6      	lsls	r6, r2, #31
 8004b1a:	d404      	bmi.n	8004b26 <setvbuf+0xde>
 8004b1c:	0598      	lsls	r0, r3, #22
 8004b1e:	d402      	bmi.n	8004b26 <setvbuf+0xde>
 8004b20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004b22:	f000 f99b 	bl	8004e5c <__retarget_lock_release_recursive>
 8004b26:	4628      	mov	r0, r5
 8004b28:	b003      	add	sp, #12
 8004b2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004b2e:	2e00      	cmp	r6, #0
 8004b30:	d0d8      	beq.n	8004ae4 <setvbuf+0x9c>
 8004b32:	6a3b      	ldr	r3, [r7, #32]
 8004b34:	b913      	cbnz	r3, 8004b3c <setvbuf+0xf4>
 8004b36:	4638      	mov	r0, r7
 8004b38:	f7ff ff48 	bl	80049cc <__sinit>
 8004b3c:	f1b8 0f01 	cmp.w	r8, #1
 8004b40:	bf08      	it	eq
 8004b42:	89a3      	ldrheq	r3, [r4, #12]
 8004b44:	6026      	str	r6, [r4, #0]
 8004b46:	bf04      	itt	eq
 8004b48:	f043 0301 	orreq.w	r3, r3, #1
 8004b4c:	81a3      	strheq	r3, [r4, #12]
 8004b4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b52:	f013 0208 	ands.w	r2, r3, #8
 8004b56:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8004b5a:	d01e      	beq.n	8004b9a <setvbuf+0x152>
 8004b5c:	07d9      	lsls	r1, r3, #31
 8004b5e:	bf41      	itttt	mi
 8004b60:	2200      	movmi	r2, #0
 8004b62:	426d      	negmi	r5, r5
 8004b64:	60a2      	strmi	r2, [r4, #8]
 8004b66:	61a5      	strmi	r5, [r4, #24]
 8004b68:	bf58      	it	pl
 8004b6a:	60a5      	strpl	r5, [r4, #8]
 8004b6c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004b6e:	07d2      	lsls	r2, r2, #31
 8004b70:	d401      	bmi.n	8004b76 <setvbuf+0x12e>
 8004b72:	059b      	lsls	r3, r3, #22
 8004b74:	d513      	bpl.n	8004b9e <setvbuf+0x156>
 8004b76:	2500      	movs	r5, #0
 8004b78:	e7d5      	b.n	8004b26 <setvbuf+0xde>
 8004b7a:	4648      	mov	r0, r9
 8004b7c:	f001 f812 	bl	8005ba4 <malloc>
 8004b80:	4606      	mov	r6, r0
 8004b82:	2800      	cmp	r0, #0
 8004b84:	d0b8      	beq.n	8004af8 <setvbuf+0xb0>
 8004b86:	89a3      	ldrh	r3, [r4, #12]
 8004b88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b8c:	81a3      	strh	r3, [r4, #12]
 8004b8e:	464d      	mov	r5, r9
 8004b90:	e7cf      	b.n	8004b32 <setvbuf+0xea>
 8004b92:	2500      	movs	r5, #0
 8004b94:	e7b2      	b.n	8004afc <setvbuf+0xb4>
 8004b96:	46a9      	mov	r9, r5
 8004b98:	e7f5      	b.n	8004b86 <setvbuf+0x13e>
 8004b9a:	60a2      	str	r2, [r4, #8]
 8004b9c:	e7e6      	b.n	8004b6c <setvbuf+0x124>
 8004b9e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004ba0:	f000 f95c 	bl	8004e5c <__retarget_lock_release_recursive>
 8004ba4:	e7e7      	b.n	8004b76 <setvbuf+0x12e>
 8004ba6:	f04f 35ff 	mov.w	r5, #4294967295
 8004baa:	e7bc      	b.n	8004b26 <setvbuf+0xde>
 8004bac:	20000018 	.word	0x20000018

08004bb0 <__sread>:
 8004bb0:	b510      	push	{r4, lr}
 8004bb2:	460c      	mov	r4, r1
 8004bb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bb8:	f000 f900 	bl	8004dbc <_read_r>
 8004bbc:	2800      	cmp	r0, #0
 8004bbe:	bfab      	itete	ge
 8004bc0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004bc2:	89a3      	ldrhlt	r3, [r4, #12]
 8004bc4:	181b      	addge	r3, r3, r0
 8004bc6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004bca:	bfac      	ite	ge
 8004bcc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004bce:	81a3      	strhlt	r3, [r4, #12]
 8004bd0:	bd10      	pop	{r4, pc}

08004bd2 <__swrite>:
 8004bd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bd6:	461f      	mov	r7, r3
 8004bd8:	898b      	ldrh	r3, [r1, #12]
 8004bda:	05db      	lsls	r3, r3, #23
 8004bdc:	4605      	mov	r5, r0
 8004bde:	460c      	mov	r4, r1
 8004be0:	4616      	mov	r6, r2
 8004be2:	d505      	bpl.n	8004bf0 <__swrite+0x1e>
 8004be4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004be8:	2302      	movs	r3, #2
 8004bea:	2200      	movs	r2, #0
 8004bec:	f000 f8d4 	bl	8004d98 <_lseek_r>
 8004bf0:	89a3      	ldrh	r3, [r4, #12]
 8004bf2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004bf6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004bfa:	81a3      	strh	r3, [r4, #12]
 8004bfc:	4632      	mov	r2, r6
 8004bfe:	463b      	mov	r3, r7
 8004c00:	4628      	mov	r0, r5
 8004c02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c06:	f000 b8eb 	b.w	8004de0 <_write_r>

08004c0a <__sseek>:
 8004c0a:	b510      	push	{r4, lr}
 8004c0c:	460c      	mov	r4, r1
 8004c0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c12:	f000 f8c1 	bl	8004d98 <_lseek_r>
 8004c16:	1c43      	adds	r3, r0, #1
 8004c18:	89a3      	ldrh	r3, [r4, #12]
 8004c1a:	bf15      	itete	ne
 8004c1c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004c1e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004c22:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004c26:	81a3      	strheq	r3, [r4, #12]
 8004c28:	bf18      	it	ne
 8004c2a:	81a3      	strhne	r3, [r4, #12]
 8004c2c:	bd10      	pop	{r4, pc}

08004c2e <__sclose>:
 8004c2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c32:	f000 b8a1 	b.w	8004d78 <_close_r>

08004c36 <__swbuf_r>:
 8004c36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c38:	460e      	mov	r6, r1
 8004c3a:	4614      	mov	r4, r2
 8004c3c:	4605      	mov	r5, r0
 8004c3e:	b118      	cbz	r0, 8004c48 <__swbuf_r+0x12>
 8004c40:	6a03      	ldr	r3, [r0, #32]
 8004c42:	b90b      	cbnz	r3, 8004c48 <__swbuf_r+0x12>
 8004c44:	f7ff fec2 	bl	80049cc <__sinit>
 8004c48:	69a3      	ldr	r3, [r4, #24]
 8004c4a:	60a3      	str	r3, [r4, #8]
 8004c4c:	89a3      	ldrh	r3, [r4, #12]
 8004c4e:	071a      	lsls	r2, r3, #28
 8004c50:	d501      	bpl.n	8004c56 <__swbuf_r+0x20>
 8004c52:	6923      	ldr	r3, [r4, #16]
 8004c54:	b943      	cbnz	r3, 8004c68 <__swbuf_r+0x32>
 8004c56:	4621      	mov	r1, r4
 8004c58:	4628      	mov	r0, r5
 8004c5a:	f000 f82b 	bl	8004cb4 <__swsetup_r>
 8004c5e:	b118      	cbz	r0, 8004c68 <__swbuf_r+0x32>
 8004c60:	f04f 37ff 	mov.w	r7, #4294967295
 8004c64:	4638      	mov	r0, r7
 8004c66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c68:	6823      	ldr	r3, [r4, #0]
 8004c6a:	6922      	ldr	r2, [r4, #16]
 8004c6c:	1a98      	subs	r0, r3, r2
 8004c6e:	6963      	ldr	r3, [r4, #20]
 8004c70:	b2f6      	uxtb	r6, r6
 8004c72:	4283      	cmp	r3, r0
 8004c74:	4637      	mov	r7, r6
 8004c76:	dc05      	bgt.n	8004c84 <__swbuf_r+0x4e>
 8004c78:	4621      	mov	r1, r4
 8004c7a:	4628      	mov	r0, r5
 8004c7c:	f001 fd88 	bl	8006790 <_fflush_r>
 8004c80:	2800      	cmp	r0, #0
 8004c82:	d1ed      	bne.n	8004c60 <__swbuf_r+0x2a>
 8004c84:	68a3      	ldr	r3, [r4, #8]
 8004c86:	3b01      	subs	r3, #1
 8004c88:	60a3      	str	r3, [r4, #8]
 8004c8a:	6823      	ldr	r3, [r4, #0]
 8004c8c:	1c5a      	adds	r2, r3, #1
 8004c8e:	6022      	str	r2, [r4, #0]
 8004c90:	701e      	strb	r6, [r3, #0]
 8004c92:	6962      	ldr	r2, [r4, #20]
 8004c94:	1c43      	adds	r3, r0, #1
 8004c96:	429a      	cmp	r2, r3
 8004c98:	d004      	beq.n	8004ca4 <__swbuf_r+0x6e>
 8004c9a:	89a3      	ldrh	r3, [r4, #12]
 8004c9c:	07db      	lsls	r3, r3, #31
 8004c9e:	d5e1      	bpl.n	8004c64 <__swbuf_r+0x2e>
 8004ca0:	2e0a      	cmp	r6, #10
 8004ca2:	d1df      	bne.n	8004c64 <__swbuf_r+0x2e>
 8004ca4:	4621      	mov	r1, r4
 8004ca6:	4628      	mov	r0, r5
 8004ca8:	f001 fd72 	bl	8006790 <_fflush_r>
 8004cac:	2800      	cmp	r0, #0
 8004cae:	d0d9      	beq.n	8004c64 <__swbuf_r+0x2e>
 8004cb0:	e7d6      	b.n	8004c60 <__swbuf_r+0x2a>
	...

08004cb4 <__swsetup_r>:
 8004cb4:	b538      	push	{r3, r4, r5, lr}
 8004cb6:	4b29      	ldr	r3, [pc, #164]	@ (8004d5c <__swsetup_r+0xa8>)
 8004cb8:	4605      	mov	r5, r0
 8004cba:	6818      	ldr	r0, [r3, #0]
 8004cbc:	460c      	mov	r4, r1
 8004cbe:	b118      	cbz	r0, 8004cc8 <__swsetup_r+0x14>
 8004cc0:	6a03      	ldr	r3, [r0, #32]
 8004cc2:	b90b      	cbnz	r3, 8004cc8 <__swsetup_r+0x14>
 8004cc4:	f7ff fe82 	bl	80049cc <__sinit>
 8004cc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ccc:	0719      	lsls	r1, r3, #28
 8004cce:	d422      	bmi.n	8004d16 <__swsetup_r+0x62>
 8004cd0:	06da      	lsls	r2, r3, #27
 8004cd2:	d407      	bmi.n	8004ce4 <__swsetup_r+0x30>
 8004cd4:	2209      	movs	r2, #9
 8004cd6:	602a      	str	r2, [r5, #0]
 8004cd8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004cdc:	81a3      	strh	r3, [r4, #12]
 8004cde:	f04f 30ff 	mov.w	r0, #4294967295
 8004ce2:	e033      	b.n	8004d4c <__swsetup_r+0x98>
 8004ce4:	0758      	lsls	r0, r3, #29
 8004ce6:	d512      	bpl.n	8004d0e <__swsetup_r+0x5a>
 8004ce8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004cea:	b141      	cbz	r1, 8004cfe <__swsetup_r+0x4a>
 8004cec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004cf0:	4299      	cmp	r1, r3
 8004cf2:	d002      	beq.n	8004cfa <__swsetup_r+0x46>
 8004cf4:	4628      	mov	r0, r5
 8004cf6:	f000 ff0b 	bl	8005b10 <_free_r>
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	6363      	str	r3, [r4, #52]	@ 0x34
 8004cfe:	89a3      	ldrh	r3, [r4, #12]
 8004d00:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004d04:	81a3      	strh	r3, [r4, #12]
 8004d06:	2300      	movs	r3, #0
 8004d08:	6063      	str	r3, [r4, #4]
 8004d0a:	6923      	ldr	r3, [r4, #16]
 8004d0c:	6023      	str	r3, [r4, #0]
 8004d0e:	89a3      	ldrh	r3, [r4, #12]
 8004d10:	f043 0308 	orr.w	r3, r3, #8
 8004d14:	81a3      	strh	r3, [r4, #12]
 8004d16:	6923      	ldr	r3, [r4, #16]
 8004d18:	b94b      	cbnz	r3, 8004d2e <__swsetup_r+0x7a>
 8004d1a:	89a3      	ldrh	r3, [r4, #12]
 8004d1c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004d20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d24:	d003      	beq.n	8004d2e <__swsetup_r+0x7a>
 8004d26:	4621      	mov	r1, r4
 8004d28:	4628      	mov	r0, r5
 8004d2a:	f001 fd7f 	bl	800682c <__smakebuf_r>
 8004d2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d32:	f013 0201 	ands.w	r2, r3, #1
 8004d36:	d00a      	beq.n	8004d4e <__swsetup_r+0x9a>
 8004d38:	2200      	movs	r2, #0
 8004d3a:	60a2      	str	r2, [r4, #8]
 8004d3c:	6962      	ldr	r2, [r4, #20]
 8004d3e:	4252      	negs	r2, r2
 8004d40:	61a2      	str	r2, [r4, #24]
 8004d42:	6922      	ldr	r2, [r4, #16]
 8004d44:	b942      	cbnz	r2, 8004d58 <__swsetup_r+0xa4>
 8004d46:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004d4a:	d1c5      	bne.n	8004cd8 <__swsetup_r+0x24>
 8004d4c:	bd38      	pop	{r3, r4, r5, pc}
 8004d4e:	0799      	lsls	r1, r3, #30
 8004d50:	bf58      	it	pl
 8004d52:	6962      	ldrpl	r2, [r4, #20]
 8004d54:	60a2      	str	r2, [r4, #8]
 8004d56:	e7f4      	b.n	8004d42 <__swsetup_r+0x8e>
 8004d58:	2000      	movs	r0, #0
 8004d5a:	e7f7      	b.n	8004d4c <__swsetup_r+0x98>
 8004d5c:	20000018 	.word	0x20000018

08004d60 <memset>:
 8004d60:	4402      	add	r2, r0
 8004d62:	4603      	mov	r3, r0
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d100      	bne.n	8004d6a <memset+0xa>
 8004d68:	4770      	bx	lr
 8004d6a:	f803 1b01 	strb.w	r1, [r3], #1
 8004d6e:	e7f9      	b.n	8004d64 <memset+0x4>

08004d70 <_localeconv_r>:
 8004d70:	4800      	ldr	r0, [pc, #0]	@ (8004d74 <_localeconv_r+0x4>)
 8004d72:	4770      	bx	lr
 8004d74:	20000158 	.word	0x20000158

08004d78 <_close_r>:
 8004d78:	b538      	push	{r3, r4, r5, lr}
 8004d7a:	4d06      	ldr	r5, [pc, #24]	@ (8004d94 <_close_r+0x1c>)
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	4604      	mov	r4, r0
 8004d80:	4608      	mov	r0, r1
 8004d82:	602b      	str	r3, [r5, #0]
 8004d84:	f7fc ff38 	bl	8001bf8 <_close>
 8004d88:	1c43      	adds	r3, r0, #1
 8004d8a:	d102      	bne.n	8004d92 <_close_r+0x1a>
 8004d8c:	682b      	ldr	r3, [r5, #0]
 8004d8e:	b103      	cbz	r3, 8004d92 <_close_r+0x1a>
 8004d90:	6023      	str	r3, [r4, #0]
 8004d92:	bd38      	pop	{r3, r4, r5, pc}
 8004d94:	200003f8 	.word	0x200003f8

08004d98 <_lseek_r>:
 8004d98:	b538      	push	{r3, r4, r5, lr}
 8004d9a:	4d07      	ldr	r5, [pc, #28]	@ (8004db8 <_lseek_r+0x20>)
 8004d9c:	4604      	mov	r4, r0
 8004d9e:	4608      	mov	r0, r1
 8004da0:	4611      	mov	r1, r2
 8004da2:	2200      	movs	r2, #0
 8004da4:	602a      	str	r2, [r5, #0]
 8004da6:	461a      	mov	r2, r3
 8004da8:	f7fc ff4d 	bl	8001c46 <_lseek>
 8004dac:	1c43      	adds	r3, r0, #1
 8004dae:	d102      	bne.n	8004db6 <_lseek_r+0x1e>
 8004db0:	682b      	ldr	r3, [r5, #0]
 8004db2:	b103      	cbz	r3, 8004db6 <_lseek_r+0x1e>
 8004db4:	6023      	str	r3, [r4, #0]
 8004db6:	bd38      	pop	{r3, r4, r5, pc}
 8004db8:	200003f8 	.word	0x200003f8

08004dbc <_read_r>:
 8004dbc:	b538      	push	{r3, r4, r5, lr}
 8004dbe:	4d07      	ldr	r5, [pc, #28]	@ (8004ddc <_read_r+0x20>)
 8004dc0:	4604      	mov	r4, r0
 8004dc2:	4608      	mov	r0, r1
 8004dc4:	4611      	mov	r1, r2
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	602a      	str	r2, [r5, #0]
 8004dca:	461a      	mov	r2, r3
 8004dcc:	f7fc fef7 	bl	8001bbe <_read>
 8004dd0:	1c43      	adds	r3, r0, #1
 8004dd2:	d102      	bne.n	8004dda <_read_r+0x1e>
 8004dd4:	682b      	ldr	r3, [r5, #0]
 8004dd6:	b103      	cbz	r3, 8004dda <_read_r+0x1e>
 8004dd8:	6023      	str	r3, [r4, #0]
 8004dda:	bd38      	pop	{r3, r4, r5, pc}
 8004ddc:	200003f8 	.word	0x200003f8

08004de0 <_write_r>:
 8004de0:	b538      	push	{r3, r4, r5, lr}
 8004de2:	4d07      	ldr	r5, [pc, #28]	@ (8004e00 <_write_r+0x20>)
 8004de4:	4604      	mov	r4, r0
 8004de6:	4608      	mov	r0, r1
 8004de8:	4611      	mov	r1, r2
 8004dea:	2200      	movs	r2, #0
 8004dec:	602a      	str	r2, [r5, #0]
 8004dee:	461a      	mov	r2, r3
 8004df0:	f7fc f8c6 	bl	8000f80 <_write>
 8004df4:	1c43      	adds	r3, r0, #1
 8004df6:	d102      	bne.n	8004dfe <_write_r+0x1e>
 8004df8:	682b      	ldr	r3, [r5, #0]
 8004dfa:	b103      	cbz	r3, 8004dfe <_write_r+0x1e>
 8004dfc:	6023      	str	r3, [r4, #0]
 8004dfe:	bd38      	pop	{r3, r4, r5, pc}
 8004e00:	200003f8 	.word	0x200003f8

08004e04 <__errno>:
 8004e04:	4b01      	ldr	r3, [pc, #4]	@ (8004e0c <__errno+0x8>)
 8004e06:	6818      	ldr	r0, [r3, #0]
 8004e08:	4770      	bx	lr
 8004e0a:	bf00      	nop
 8004e0c:	20000018 	.word	0x20000018

08004e10 <__libc_init_array>:
 8004e10:	b570      	push	{r4, r5, r6, lr}
 8004e12:	4d0d      	ldr	r5, [pc, #52]	@ (8004e48 <__libc_init_array+0x38>)
 8004e14:	4c0d      	ldr	r4, [pc, #52]	@ (8004e4c <__libc_init_array+0x3c>)
 8004e16:	1b64      	subs	r4, r4, r5
 8004e18:	10a4      	asrs	r4, r4, #2
 8004e1a:	2600      	movs	r6, #0
 8004e1c:	42a6      	cmp	r6, r4
 8004e1e:	d109      	bne.n	8004e34 <__libc_init_array+0x24>
 8004e20:	4d0b      	ldr	r5, [pc, #44]	@ (8004e50 <__libc_init_array+0x40>)
 8004e22:	4c0c      	ldr	r4, [pc, #48]	@ (8004e54 <__libc_init_array+0x44>)
 8004e24:	f003 ff48 	bl	8008cb8 <_init>
 8004e28:	1b64      	subs	r4, r4, r5
 8004e2a:	10a4      	asrs	r4, r4, #2
 8004e2c:	2600      	movs	r6, #0
 8004e2e:	42a6      	cmp	r6, r4
 8004e30:	d105      	bne.n	8004e3e <__libc_init_array+0x2e>
 8004e32:	bd70      	pop	{r4, r5, r6, pc}
 8004e34:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e38:	4798      	blx	r3
 8004e3a:	3601      	adds	r6, #1
 8004e3c:	e7ee      	b.n	8004e1c <__libc_init_array+0xc>
 8004e3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e42:	4798      	blx	r3
 8004e44:	3601      	adds	r6, #1
 8004e46:	e7f2      	b.n	8004e2e <__libc_init_array+0x1e>
 8004e48:	080092c0 	.word	0x080092c0
 8004e4c:	080092c0 	.word	0x080092c0
 8004e50:	080092c0 	.word	0x080092c0
 8004e54:	080092c4 	.word	0x080092c4

08004e58 <__retarget_lock_init_recursive>:
 8004e58:	4770      	bx	lr

08004e5a <__retarget_lock_acquire_recursive>:
 8004e5a:	4770      	bx	lr

08004e5c <__retarget_lock_release_recursive>:
 8004e5c:	4770      	bx	lr

08004e5e <quorem>:
 8004e5e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e62:	6903      	ldr	r3, [r0, #16]
 8004e64:	690c      	ldr	r4, [r1, #16]
 8004e66:	42a3      	cmp	r3, r4
 8004e68:	4607      	mov	r7, r0
 8004e6a:	db7e      	blt.n	8004f6a <quorem+0x10c>
 8004e6c:	3c01      	subs	r4, #1
 8004e6e:	f101 0814 	add.w	r8, r1, #20
 8004e72:	00a3      	lsls	r3, r4, #2
 8004e74:	f100 0514 	add.w	r5, r0, #20
 8004e78:	9300      	str	r3, [sp, #0]
 8004e7a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004e7e:	9301      	str	r3, [sp, #4]
 8004e80:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004e84:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004e88:	3301      	adds	r3, #1
 8004e8a:	429a      	cmp	r2, r3
 8004e8c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004e90:	fbb2 f6f3 	udiv	r6, r2, r3
 8004e94:	d32e      	bcc.n	8004ef4 <quorem+0x96>
 8004e96:	f04f 0a00 	mov.w	sl, #0
 8004e9a:	46c4      	mov	ip, r8
 8004e9c:	46ae      	mov	lr, r5
 8004e9e:	46d3      	mov	fp, sl
 8004ea0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004ea4:	b298      	uxth	r0, r3
 8004ea6:	fb06 a000 	mla	r0, r6, r0, sl
 8004eaa:	0c02      	lsrs	r2, r0, #16
 8004eac:	0c1b      	lsrs	r3, r3, #16
 8004eae:	fb06 2303 	mla	r3, r6, r3, r2
 8004eb2:	f8de 2000 	ldr.w	r2, [lr]
 8004eb6:	b280      	uxth	r0, r0
 8004eb8:	b292      	uxth	r2, r2
 8004eba:	1a12      	subs	r2, r2, r0
 8004ebc:	445a      	add	r2, fp
 8004ebe:	f8de 0000 	ldr.w	r0, [lr]
 8004ec2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004ec6:	b29b      	uxth	r3, r3
 8004ec8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004ecc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004ed0:	b292      	uxth	r2, r2
 8004ed2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004ed6:	45e1      	cmp	r9, ip
 8004ed8:	f84e 2b04 	str.w	r2, [lr], #4
 8004edc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004ee0:	d2de      	bcs.n	8004ea0 <quorem+0x42>
 8004ee2:	9b00      	ldr	r3, [sp, #0]
 8004ee4:	58eb      	ldr	r3, [r5, r3]
 8004ee6:	b92b      	cbnz	r3, 8004ef4 <quorem+0x96>
 8004ee8:	9b01      	ldr	r3, [sp, #4]
 8004eea:	3b04      	subs	r3, #4
 8004eec:	429d      	cmp	r5, r3
 8004eee:	461a      	mov	r2, r3
 8004ef0:	d32f      	bcc.n	8004f52 <quorem+0xf4>
 8004ef2:	613c      	str	r4, [r7, #16]
 8004ef4:	4638      	mov	r0, r7
 8004ef6:	f001 f97d 	bl	80061f4 <__mcmp>
 8004efa:	2800      	cmp	r0, #0
 8004efc:	db25      	blt.n	8004f4a <quorem+0xec>
 8004efe:	4629      	mov	r1, r5
 8004f00:	2000      	movs	r0, #0
 8004f02:	f858 2b04 	ldr.w	r2, [r8], #4
 8004f06:	f8d1 c000 	ldr.w	ip, [r1]
 8004f0a:	fa1f fe82 	uxth.w	lr, r2
 8004f0e:	fa1f f38c 	uxth.w	r3, ip
 8004f12:	eba3 030e 	sub.w	r3, r3, lr
 8004f16:	4403      	add	r3, r0
 8004f18:	0c12      	lsrs	r2, r2, #16
 8004f1a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004f1e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004f28:	45c1      	cmp	r9, r8
 8004f2a:	f841 3b04 	str.w	r3, [r1], #4
 8004f2e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004f32:	d2e6      	bcs.n	8004f02 <quorem+0xa4>
 8004f34:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004f38:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004f3c:	b922      	cbnz	r2, 8004f48 <quorem+0xea>
 8004f3e:	3b04      	subs	r3, #4
 8004f40:	429d      	cmp	r5, r3
 8004f42:	461a      	mov	r2, r3
 8004f44:	d30b      	bcc.n	8004f5e <quorem+0x100>
 8004f46:	613c      	str	r4, [r7, #16]
 8004f48:	3601      	adds	r6, #1
 8004f4a:	4630      	mov	r0, r6
 8004f4c:	b003      	add	sp, #12
 8004f4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f52:	6812      	ldr	r2, [r2, #0]
 8004f54:	3b04      	subs	r3, #4
 8004f56:	2a00      	cmp	r2, #0
 8004f58:	d1cb      	bne.n	8004ef2 <quorem+0x94>
 8004f5a:	3c01      	subs	r4, #1
 8004f5c:	e7c6      	b.n	8004eec <quorem+0x8e>
 8004f5e:	6812      	ldr	r2, [r2, #0]
 8004f60:	3b04      	subs	r3, #4
 8004f62:	2a00      	cmp	r2, #0
 8004f64:	d1ef      	bne.n	8004f46 <quorem+0xe8>
 8004f66:	3c01      	subs	r4, #1
 8004f68:	e7ea      	b.n	8004f40 <quorem+0xe2>
 8004f6a:	2000      	movs	r0, #0
 8004f6c:	e7ee      	b.n	8004f4c <quorem+0xee>
	...

08004f70 <_dtoa_r>:
 8004f70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f74:	69c7      	ldr	r7, [r0, #28]
 8004f76:	b097      	sub	sp, #92	@ 0x5c
 8004f78:	ed8d 0b04 	vstr	d0, [sp, #16]
 8004f7c:	ec55 4b10 	vmov	r4, r5, d0
 8004f80:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8004f82:	9107      	str	r1, [sp, #28]
 8004f84:	4681      	mov	r9, r0
 8004f86:	920c      	str	r2, [sp, #48]	@ 0x30
 8004f88:	9311      	str	r3, [sp, #68]	@ 0x44
 8004f8a:	b97f      	cbnz	r7, 8004fac <_dtoa_r+0x3c>
 8004f8c:	2010      	movs	r0, #16
 8004f8e:	f000 fe09 	bl	8005ba4 <malloc>
 8004f92:	4602      	mov	r2, r0
 8004f94:	f8c9 001c 	str.w	r0, [r9, #28]
 8004f98:	b920      	cbnz	r0, 8004fa4 <_dtoa_r+0x34>
 8004f9a:	4ba9      	ldr	r3, [pc, #676]	@ (8005240 <_dtoa_r+0x2d0>)
 8004f9c:	21ef      	movs	r1, #239	@ 0xef
 8004f9e:	48a9      	ldr	r0, [pc, #676]	@ (8005244 <_dtoa_r+0x2d4>)
 8004fa0:	f001 fcc0 	bl	8006924 <__assert_func>
 8004fa4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004fa8:	6007      	str	r7, [r0, #0]
 8004faa:	60c7      	str	r7, [r0, #12]
 8004fac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004fb0:	6819      	ldr	r1, [r3, #0]
 8004fb2:	b159      	cbz	r1, 8004fcc <_dtoa_r+0x5c>
 8004fb4:	685a      	ldr	r2, [r3, #4]
 8004fb6:	604a      	str	r2, [r1, #4]
 8004fb8:	2301      	movs	r3, #1
 8004fba:	4093      	lsls	r3, r2
 8004fbc:	608b      	str	r3, [r1, #8]
 8004fbe:	4648      	mov	r0, r9
 8004fc0:	f000 fee6 	bl	8005d90 <_Bfree>
 8004fc4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	601a      	str	r2, [r3, #0]
 8004fcc:	1e2b      	subs	r3, r5, #0
 8004fce:	bfb9      	ittee	lt
 8004fd0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004fd4:	9305      	strlt	r3, [sp, #20]
 8004fd6:	2300      	movge	r3, #0
 8004fd8:	6033      	strge	r3, [r6, #0]
 8004fda:	9f05      	ldr	r7, [sp, #20]
 8004fdc:	4b9a      	ldr	r3, [pc, #616]	@ (8005248 <_dtoa_r+0x2d8>)
 8004fde:	bfbc      	itt	lt
 8004fe0:	2201      	movlt	r2, #1
 8004fe2:	6032      	strlt	r2, [r6, #0]
 8004fe4:	43bb      	bics	r3, r7
 8004fe6:	d112      	bne.n	800500e <_dtoa_r+0x9e>
 8004fe8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004fea:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004fee:	6013      	str	r3, [r2, #0]
 8004ff0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004ff4:	4323      	orrs	r3, r4
 8004ff6:	f000 855a 	beq.w	8005aae <_dtoa_r+0xb3e>
 8004ffa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004ffc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800525c <_dtoa_r+0x2ec>
 8005000:	2b00      	cmp	r3, #0
 8005002:	f000 855c 	beq.w	8005abe <_dtoa_r+0xb4e>
 8005006:	f10a 0303 	add.w	r3, sl, #3
 800500a:	f000 bd56 	b.w	8005aba <_dtoa_r+0xb4a>
 800500e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005012:	2200      	movs	r2, #0
 8005014:	ec51 0b17 	vmov	r0, r1, d7
 8005018:	2300      	movs	r3, #0
 800501a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800501e:	f7fb fd73 	bl	8000b08 <__aeabi_dcmpeq>
 8005022:	4680      	mov	r8, r0
 8005024:	b158      	cbz	r0, 800503e <_dtoa_r+0xce>
 8005026:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005028:	2301      	movs	r3, #1
 800502a:	6013      	str	r3, [r2, #0]
 800502c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800502e:	b113      	cbz	r3, 8005036 <_dtoa_r+0xc6>
 8005030:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005032:	4b86      	ldr	r3, [pc, #536]	@ (800524c <_dtoa_r+0x2dc>)
 8005034:	6013      	str	r3, [r2, #0]
 8005036:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005260 <_dtoa_r+0x2f0>
 800503a:	f000 bd40 	b.w	8005abe <_dtoa_r+0xb4e>
 800503e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8005042:	aa14      	add	r2, sp, #80	@ 0x50
 8005044:	a915      	add	r1, sp, #84	@ 0x54
 8005046:	4648      	mov	r0, r9
 8005048:	f001 f984 	bl	8006354 <__d2b>
 800504c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005050:	9002      	str	r0, [sp, #8]
 8005052:	2e00      	cmp	r6, #0
 8005054:	d078      	beq.n	8005148 <_dtoa_r+0x1d8>
 8005056:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005058:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800505c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005060:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005064:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005068:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800506c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005070:	4619      	mov	r1, r3
 8005072:	2200      	movs	r2, #0
 8005074:	4b76      	ldr	r3, [pc, #472]	@ (8005250 <_dtoa_r+0x2e0>)
 8005076:	f7fb f927 	bl	80002c8 <__aeabi_dsub>
 800507a:	a36b      	add	r3, pc, #428	@ (adr r3, 8005228 <_dtoa_r+0x2b8>)
 800507c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005080:	f7fb fada 	bl	8000638 <__aeabi_dmul>
 8005084:	a36a      	add	r3, pc, #424	@ (adr r3, 8005230 <_dtoa_r+0x2c0>)
 8005086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800508a:	f7fb f91f 	bl	80002cc <__adddf3>
 800508e:	4604      	mov	r4, r0
 8005090:	4630      	mov	r0, r6
 8005092:	460d      	mov	r5, r1
 8005094:	f7fb fa66 	bl	8000564 <__aeabi_i2d>
 8005098:	a367      	add	r3, pc, #412	@ (adr r3, 8005238 <_dtoa_r+0x2c8>)
 800509a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800509e:	f7fb facb 	bl	8000638 <__aeabi_dmul>
 80050a2:	4602      	mov	r2, r0
 80050a4:	460b      	mov	r3, r1
 80050a6:	4620      	mov	r0, r4
 80050a8:	4629      	mov	r1, r5
 80050aa:	f7fb f90f 	bl	80002cc <__adddf3>
 80050ae:	4604      	mov	r4, r0
 80050b0:	460d      	mov	r5, r1
 80050b2:	f7fb fd71 	bl	8000b98 <__aeabi_d2iz>
 80050b6:	2200      	movs	r2, #0
 80050b8:	4607      	mov	r7, r0
 80050ba:	2300      	movs	r3, #0
 80050bc:	4620      	mov	r0, r4
 80050be:	4629      	mov	r1, r5
 80050c0:	f7fb fd2c 	bl	8000b1c <__aeabi_dcmplt>
 80050c4:	b140      	cbz	r0, 80050d8 <_dtoa_r+0x168>
 80050c6:	4638      	mov	r0, r7
 80050c8:	f7fb fa4c 	bl	8000564 <__aeabi_i2d>
 80050cc:	4622      	mov	r2, r4
 80050ce:	462b      	mov	r3, r5
 80050d0:	f7fb fd1a 	bl	8000b08 <__aeabi_dcmpeq>
 80050d4:	b900      	cbnz	r0, 80050d8 <_dtoa_r+0x168>
 80050d6:	3f01      	subs	r7, #1
 80050d8:	2f16      	cmp	r7, #22
 80050da:	d852      	bhi.n	8005182 <_dtoa_r+0x212>
 80050dc:	4b5d      	ldr	r3, [pc, #372]	@ (8005254 <_dtoa_r+0x2e4>)
 80050de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80050e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80050ea:	f7fb fd17 	bl	8000b1c <__aeabi_dcmplt>
 80050ee:	2800      	cmp	r0, #0
 80050f0:	d049      	beq.n	8005186 <_dtoa_r+0x216>
 80050f2:	3f01      	subs	r7, #1
 80050f4:	2300      	movs	r3, #0
 80050f6:	9310      	str	r3, [sp, #64]	@ 0x40
 80050f8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80050fa:	1b9b      	subs	r3, r3, r6
 80050fc:	1e5a      	subs	r2, r3, #1
 80050fe:	bf45      	ittet	mi
 8005100:	f1c3 0301 	rsbmi	r3, r3, #1
 8005104:	9300      	strmi	r3, [sp, #0]
 8005106:	2300      	movpl	r3, #0
 8005108:	2300      	movmi	r3, #0
 800510a:	9206      	str	r2, [sp, #24]
 800510c:	bf54      	ite	pl
 800510e:	9300      	strpl	r3, [sp, #0]
 8005110:	9306      	strmi	r3, [sp, #24]
 8005112:	2f00      	cmp	r7, #0
 8005114:	db39      	blt.n	800518a <_dtoa_r+0x21a>
 8005116:	9b06      	ldr	r3, [sp, #24]
 8005118:	970d      	str	r7, [sp, #52]	@ 0x34
 800511a:	443b      	add	r3, r7
 800511c:	9306      	str	r3, [sp, #24]
 800511e:	2300      	movs	r3, #0
 8005120:	9308      	str	r3, [sp, #32]
 8005122:	9b07      	ldr	r3, [sp, #28]
 8005124:	2b09      	cmp	r3, #9
 8005126:	d863      	bhi.n	80051f0 <_dtoa_r+0x280>
 8005128:	2b05      	cmp	r3, #5
 800512a:	bfc4      	itt	gt
 800512c:	3b04      	subgt	r3, #4
 800512e:	9307      	strgt	r3, [sp, #28]
 8005130:	9b07      	ldr	r3, [sp, #28]
 8005132:	f1a3 0302 	sub.w	r3, r3, #2
 8005136:	bfcc      	ite	gt
 8005138:	2400      	movgt	r4, #0
 800513a:	2401      	movle	r4, #1
 800513c:	2b03      	cmp	r3, #3
 800513e:	d863      	bhi.n	8005208 <_dtoa_r+0x298>
 8005140:	e8df f003 	tbb	[pc, r3]
 8005144:	2b375452 	.word	0x2b375452
 8005148:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800514c:	441e      	add	r6, r3
 800514e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005152:	2b20      	cmp	r3, #32
 8005154:	bfc1      	itttt	gt
 8005156:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800515a:	409f      	lslgt	r7, r3
 800515c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005160:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005164:	bfd6      	itet	le
 8005166:	f1c3 0320 	rsble	r3, r3, #32
 800516a:	ea47 0003 	orrgt.w	r0, r7, r3
 800516e:	fa04 f003 	lslle.w	r0, r4, r3
 8005172:	f7fb f9e7 	bl	8000544 <__aeabi_ui2d>
 8005176:	2201      	movs	r2, #1
 8005178:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800517c:	3e01      	subs	r6, #1
 800517e:	9212      	str	r2, [sp, #72]	@ 0x48
 8005180:	e776      	b.n	8005070 <_dtoa_r+0x100>
 8005182:	2301      	movs	r3, #1
 8005184:	e7b7      	b.n	80050f6 <_dtoa_r+0x186>
 8005186:	9010      	str	r0, [sp, #64]	@ 0x40
 8005188:	e7b6      	b.n	80050f8 <_dtoa_r+0x188>
 800518a:	9b00      	ldr	r3, [sp, #0]
 800518c:	1bdb      	subs	r3, r3, r7
 800518e:	9300      	str	r3, [sp, #0]
 8005190:	427b      	negs	r3, r7
 8005192:	9308      	str	r3, [sp, #32]
 8005194:	2300      	movs	r3, #0
 8005196:	930d      	str	r3, [sp, #52]	@ 0x34
 8005198:	e7c3      	b.n	8005122 <_dtoa_r+0x1b2>
 800519a:	2301      	movs	r3, #1
 800519c:	9309      	str	r3, [sp, #36]	@ 0x24
 800519e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80051a0:	eb07 0b03 	add.w	fp, r7, r3
 80051a4:	f10b 0301 	add.w	r3, fp, #1
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	9303      	str	r3, [sp, #12]
 80051ac:	bfb8      	it	lt
 80051ae:	2301      	movlt	r3, #1
 80051b0:	e006      	b.n	80051c0 <_dtoa_r+0x250>
 80051b2:	2301      	movs	r3, #1
 80051b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80051b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	dd28      	ble.n	800520e <_dtoa_r+0x29e>
 80051bc:	469b      	mov	fp, r3
 80051be:	9303      	str	r3, [sp, #12]
 80051c0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80051c4:	2100      	movs	r1, #0
 80051c6:	2204      	movs	r2, #4
 80051c8:	f102 0514 	add.w	r5, r2, #20
 80051cc:	429d      	cmp	r5, r3
 80051ce:	d926      	bls.n	800521e <_dtoa_r+0x2ae>
 80051d0:	6041      	str	r1, [r0, #4]
 80051d2:	4648      	mov	r0, r9
 80051d4:	f000 fd9c 	bl	8005d10 <_Balloc>
 80051d8:	4682      	mov	sl, r0
 80051da:	2800      	cmp	r0, #0
 80051dc:	d142      	bne.n	8005264 <_dtoa_r+0x2f4>
 80051de:	4b1e      	ldr	r3, [pc, #120]	@ (8005258 <_dtoa_r+0x2e8>)
 80051e0:	4602      	mov	r2, r0
 80051e2:	f240 11af 	movw	r1, #431	@ 0x1af
 80051e6:	e6da      	b.n	8004f9e <_dtoa_r+0x2e>
 80051e8:	2300      	movs	r3, #0
 80051ea:	e7e3      	b.n	80051b4 <_dtoa_r+0x244>
 80051ec:	2300      	movs	r3, #0
 80051ee:	e7d5      	b.n	800519c <_dtoa_r+0x22c>
 80051f0:	2401      	movs	r4, #1
 80051f2:	2300      	movs	r3, #0
 80051f4:	9307      	str	r3, [sp, #28]
 80051f6:	9409      	str	r4, [sp, #36]	@ 0x24
 80051f8:	f04f 3bff 	mov.w	fp, #4294967295
 80051fc:	2200      	movs	r2, #0
 80051fe:	f8cd b00c 	str.w	fp, [sp, #12]
 8005202:	2312      	movs	r3, #18
 8005204:	920c      	str	r2, [sp, #48]	@ 0x30
 8005206:	e7db      	b.n	80051c0 <_dtoa_r+0x250>
 8005208:	2301      	movs	r3, #1
 800520a:	9309      	str	r3, [sp, #36]	@ 0x24
 800520c:	e7f4      	b.n	80051f8 <_dtoa_r+0x288>
 800520e:	f04f 0b01 	mov.w	fp, #1
 8005212:	f8cd b00c 	str.w	fp, [sp, #12]
 8005216:	465b      	mov	r3, fp
 8005218:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800521c:	e7d0      	b.n	80051c0 <_dtoa_r+0x250>
 800521e:	3101      	adds	r1, #1
 8005220:	0052      	lsls	r2, r2, #1
 8005222:	e7d1      	b.n	80051c8 <_dtoa_r+0x258>
 8005224:	f3af 8000 	nop.w
 8005228:	636f4361 	.word	0x636f4361
 800522c:	3fd287a7 	.word	0x3fd287a7
 8005230:	8b60c8b3 	.word	0x8b60c8b3
 8005234:	3fc68a28 	.word	0x3fc68a28
 8005238:	509f79fb 	.word	0x509f79fb
 800523c:	3fd34413 	.word	0x3fd34413
 8005240:	08008d29 	.word	0x08008d29
 8005244:	08008d40 	.word	0x08008d40
 8005248:	7ff00000 	.word	0x7ff00000
 800524c:	08008cf9 	.word	0x08008cf9
 8005250:	3ff80000 	.word	0x3ff80000
 8005254:	08008e90 	.word	0x08008e90
 8005258:	08008d98 	.word	0x08008d98
 800525c:	08008d25 	.word	0x08008d25
 8005260:	08008cf8 	.word	0x08008cf8
 8005264:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005268:	6018      	str	r0, [r3, #0]
 800526a:	9b03      	ldr	r3, [sp, #12]
 800526c:	2b0e      	cmp	r3, #14
 800526e:	f200 80a1 	bhi.w	80053b4 <_dtoa_r+0x444>
 8005272:	2c00      	cmp	r4, #0
 8005274:	f000 809e 	beq.w	80053b4 <_dtoa_r+0x444>
 8005278:	2f00      	cmp	r7, #0
 800527a:	dd33      	ble.n	80052e4 <_dtoa_r+0x374>
 800527c:	4b9c      	ldr	r3, [pc, #624]	@ (80054f0 <_dtoa_r+0x580>)
 800527e:	f007 020f 	and.w	r2, r7, #15
 8005282:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005286:	ed93 7b00 	vldr	d7, [r3]
 800528a:	05f8      	lsls	r0, r7, #23
 800528c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8005290:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005294:	d516      	bpl.n	80052c4 <_dtoa_r+0x354>
 8005296:	4b97      	ldr	r3, [pc, #604]	@ (80054f4 <_dtoa_r+0x584>)
 8005298:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800529c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80052a0:	f7fb faf4 	bl	800088c <__aeabi_ddiv>
 80052a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80052a8:	f004 040f 	and.w	r4, r4, #15
 80052ac:	2603      	movs	r6, #3
 80052ae:	4d91      	ldr	r5, [pc, #580]	@ (80054f4 <_dtoa_r+0x584>)
 80052b0:	b954      	cbnz	r4, 80052c8 <_dtoa_r+0x358>
 80052b2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80052b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80052ba:	f7fb fae7 	bl	800088c <__aeabi_ddiv>
 80052be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80052c2:	e028      	b.n	8005316 <_dtoa_r+0x3a6>
 80052c4:	2602      	movs	r6, #2
 80052c6:	e7f2      	b.n	80052ae <_dtoa_r+0x33e>
 80052c8:	07e1      	lsls	r1, r4, #31
 80052ca:	d508      	bpl.n	80052de <_dtoa_r+0x36e>
 80052cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80052d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80052d4:	f7fb f9b0 	bl	8000638 <__aeabi_dmul>
 80052d8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80052dc:	3601      	adds	r6, #1
 80052de:	1064      	asrs	r4, r4, #1
 80052e0:	3508      	adds	r5, #8
 80052e2:	e7e5      	b.n	80052b0 <_dtoa_r+0x340>
 80052e4:	f000 80af 	beq.w	8005446 <_dtoa_r+0x4d6>
 80052e8:	427c      	negs	r4, r7
 80052ea:	4b81      	ldr	r3, [pc, #516]	@ (80054f0 <_dtoa_r+0x580>)
 80052ec:	4d81      	ldr	r5, [pc, #516]	@ (80054f4 <_dtoa_r+0x584>)
 80052ee:	f004 020f 	and.w	r2, r4, #15
 80052f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80052f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80052fe:	f7fb f99b 	bl	8000638 <__aeabi_dmul>
 8005302:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005306:	1124      	asrs	r4, r4, #4
 8005308:	2300      	movs	r3, #0
 800530a:	2602      	movs	r6, #2
 800530c:	2c00      	cmp	r4, #0
 800530e:	f040 808f 	bne.w	8005430 <_dtoa_r+0x4c0>
 8005312:	2b00      	cmp	r3, #0
 8005314:	d1d3      	bne.n	80052be <_dtoa_r+0x34e>
 8005316:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005318:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800531c:	2b00      	cmp	r3, #0
 800531e:	f000 8094 	beq.w	800544a <_dtoa_r+0x4da>
 8005322:	4b75      	ldr	r3, [pc, #468]	@ (80054f8 <_dtoa_r+0x588>)
 8005324:	2200      	movs	r2, #0
 8005326:	4620      	mov	r0, r4
 8005328:	4629      	mov	r1, r5
 800532a:	f7fb fbf7 	bl	8000b1c <__aeabi_dcmplt>
 800532e:	2800      	cmp	r0, #0
 8005330:	f000 808b 	beq.w	800544a <_dtoa_r+0x4da>
 8005334:	9b03      	ldr	r3, [sp, #12]
 8005336:	2b00      	cmp	r3, #0
 8005338:	f000 8087 	beq.w	800544a <_dtoa_r+0x4da>
 800533c:	f1bb 0f00 	cmp.w	fp, #0
 8005340:	dd34      	ble.n	80053ac <_dtoa_r+0x43c>
 8005342:	4620      	mov	r0, r4
 8005344:	4b6d      	ldr	r3, [pc, #436]	@ (80054fc <_dtoa_r+0x58c>)
 8005346:	2200      	movs	r2, #0
 8005348:	4629      	mov	r1, r5
 800534a:	f7fb f975 	bl	8000638 <__aeabi_dmul>
 800534e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005352:	f107 38ff 	add.w	r8, r7, #4294967295
 8005356:	3601      	adds	r6, #1
 8005358:	465c      	mov	r4, fp
 800535a:	4630      	mov	r0, r6
 800535c:	f7fb f902 	bl	8000564 <__aeabi_i2d>
 8005360:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005364:	f7fb f968 	bl	8000638 <__aeabi_dmul>
 8005368:	4b65      	ldr	r3, [pc, #404]	@ (8005500 <_dtoa_r+0x590>)
 800536a:	2200      	movs	r2, #0
 800536c:	f7fa ffae 	bl	80002cc <__adddf3>
 8005370:	4605      	mov	r5, r0
 8005372:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005376:	2c00      	cmp	r4, #0
 8005378:	d16a      	bne.n	8005450 <_dtoa_r+0x4e0>
 800537a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800537e:	4b61      	ldr	r3, [pc, #388]	@ (8005504 <_dtoa_r+0x594>)
 8005380:	2200      	movs	r2, #0
 8005382:	f7fa ffa1 	bl	80002c8 <__aeabi_dsub>
 8005386:	4602      	mov	r2, r0
 8005388:	460b      	mov	r3, r1
 800538a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800538e:	462a      	mov	r2, r5
 8005390:	4633      	mov	r3, r6
 8005392:	f7fb fbe1 	bl	8000b58 <__aeabi_dcmpgt>
 8005396:	2800      	cmp	r0, #0
 8005398:	f040 8298 	bne.w	80058cc <_dtoa_r+0x95c>
 800539c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80053a0:	462a      	mov	r2, r5
 80053a2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80053a6:	f7fb fbb9 	bl	8000b1c <__aeabi_dcmplt>
 80053aa:	bb38      	cbnz	r0, 80053fc <_dtoa_r+0x48c>
 80053ac:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80053b0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80053b4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	f2c0 8157 	blt.w	800566a <_dtoa_r+0x6fa>
 80053bc:	2f0e      	cmp	r7, #14
 80053be:	f300 8154 	bgt.w	800566a <_dtoa_r+0x6fa>
 80053c2:	4b4b      	ldr	r3, [pc, #300]	@ (80054f0 <_dtoa_r+0x580>)
 80053c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80053c8:	ed93 7b00 	vldr	d7, [r3]
 80053cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	ed8d 7b00 	vstr	d7, [sp]
 80053d4:	f280 80e5 	bge.w	80055a2 <_dtoa_r+0x632>
 80053d8:	9b03      	ldr	r3, [sp, #12]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	f300 80e1 	bgt.w	80055a2 <_dtoa_r+0x632>
 80053e0:	d10c      	bne.n	80053fc <_dtoa_r+0x48c>
 80053e2:	4b48      	ldr	r3, [pc, #288]	@ (8005504 <_dtoa_r+0x594>)
 80053e4:	2200      	movs	r2, #0
 80053e6:	ec51 0b17 	vmov	r0, r1, d7
 80053ea:	f7fb f925 	bl	8000638 <__aeabi_dmul>
 80053ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80053f2:	f7fb fba7 	bl	8000b44 <__aeabi_dcmpge>
 80053f6:	2800      	cmp	r0, #0
 80053f8:	f000 8266 	beq.w	80058c8 <_dtoa_r+0x958>
 80053fc:	2400      	movs	r4, #0
 80053fe:	4625      	mov	r5, r4
 8005400:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005402:	4656      	mov	r6, sl
 8005404:	ea6f 0803 	mvn.w	r8, r3
 8005408:	2700      	movs	r7, #0
 800540a:	4621      	mov	r1, r4
 800540c:	4648      	mov	r0, r9
 800540e:	f000 fcbf 	bl	8005d90 <_Bfree>
 8005412:	2d00      	cmp	r5, #0
 8005414:	f000 80bd 	beq.w	8005592 <_dtoa_r+0x622>
 8005418:	b12f      	cbz	r7, 8005426 <_dtoa_r+0x4b6>
 800541a:	42af      	cmp	r7, r5
 800541c:	d003      	beq.n	8005426 <_dtoa_r+0x4b6>
 800541e:	4639      	mov	r1, r7
 8005420:	4648      	mov	r0, r9
 8005422:	f000 fcb5 	bl	8005d90 <_Bfree>
 8005426:	4629      	mov	r1, r5
 8005428:	4648      	mov	r0, r9
 800542a:	f000 fcb1 	bl	8005d90 <_Bfree>
 800542e:	e0b0      	b.n	8005592 <_dtoa_r+0x622>
 8005430:	07e2      	lsls	r2, r4, #31
 8005432:	d505      	bpl.n	8005440 <_dtoa_r+0x4d0>
 8005434:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005438:	f7fb f8fe 	bl	8000638 <__aeabi_dmul>
 800543c:	3601      	adds	r6, #1
 800543e:	2301      	movs	r3, #1
 8005440:	1064      	asrs	r4, r4, #1
 8005442:	3508      	adds	r5, #8
 8005444:	e762      	b.n	800530c <_dtoa_r+0x39c>
 8005446:	2602      	movs	r6, #2
 8005448:	e765      	b.n	8005316 <_dtoa_r+0x3a6>
 800544a:	9c03      	ldr	r4, [sp, #12]
 800544c:	46b8      	mov	r8, r7
 800544e:	e784      	b.n	800535a <_dtoa_r+0x3ea>
 8005450:	4b27      	ldr	r3, [pc, #156]	@ (80054f0 <_dtoa_r+0x580>)
 8005452:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005454:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005458:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800545c:	4454      	add	r4, sl
 800545e:	2900      	cmp	r1, #0
 8005460:	d054      	beq.n	800550c <_dtoa_r+0x59c>
 8005462:	4929      	ldr	r1, [pc, #164]	@ (8005508 <_dtoa_r+0x598>)
 8005464:	2000      	movs	r0, #0
 8005466:	f7fb fa11 	bl	800088c <__aeabi_ddiv>
 800546a:	4633      	mov	r3, r6
 800546c:	462a      	mov	r2, r5
 800546e:	f7fa ff2b 	bl	80002c8 <__aeabi_dsub>
 8005472:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005476:	4656      	mov	r6, sl
 8005478:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800547c:	f7fb fb8c 	bl	8000b98 <__aeabi_d2iz>
 8005480:	4605      	mov	r5, r0
 8005482:	f7fb f86f 	bl	8000564 <__aeabi_i2d>
 8005486:	4602      	mov	r2, r0
 8005488:	460b      	mov	r3, r1
 800548a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800548e:	f7fa ff1b 	bl	80002c8 <__aeabi_dsub>
 8005492:	3530      	adds	r5, #48	@ 0x30
 8005494:	4602      	mov	r2, r0
 8005496:	460b      	mov	r3, r1
 8005498:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800549c:	f806 5b01 	strb.w	r5, [r6], #1
 80054a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80054a4:	f7fb fb3a 	bl	8000b1c <__aeabi_dcmplt>
 80054a8:	2800      	cmp	r0, #0
 80054aa:	d172      	bne.n	8005592 <_dtoa_r+0x622>
 80054ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054b0:	4911      	ldr	r1, [pc, #68]	@ (80054f8 <_dtoa_r+0x588>)
 80054b2:	2000      	movs	r0, #0
 80054b4:	f7fa ff08 	bl	80002c8 <__aeabi_dsub>
 80054b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80054bc:	f7fb fb2e 	bl	8000b1c <__aeabi_dcmplt>
 80054c0:	2800      	cmp	r0, #0
 80054c2:	f040 80b4 	bne.w	800562e <_dtoa_r+0x6be>
 80054c6:	42a6      	cmp	r6, r4
 80054c8:	f43f af70 	beq.w	80053ac <_dtoa_r+0x43c>
 80054cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80054d0:	4b0a      	ldr	r3, [pc, #40]	@ (80054fc <_dtoa_r+0x58c>)
 80054d2:	2200      	movs	r2, #0
 80054d4:	f7fb f8b0 	bl	8000638 <__aeabi_dmul>
 80054d8:	4b08      	ldr	r3, [pc, #32]	@ (80054fc <_dtoa_r+0x58c>)
 80054da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80054de:	2200      	movs	r2, #0
 80054e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80054e4:	f7fb f8a8 	bl	8000638 <__aeabi_dmul>
 80054e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80054ec:	e7c4      	b.n	8005478 <_dtoa_r+0x508>
 80054ee:	bf00      	nop
 80054f0:	08008e90 	.word	0x08008e90
 80054f4:	08008e68 	.word	0x08008e68
 80054f8:	3ff00000 	.word	0x3ff00000
 80054fc:	40240000 	.word	0x40240000
 8005500:	401c0000 	.word	0x401c0000
 8005504:	40140000 	.word	0x40140000
 8005508:	3fe00000 	.word	0x3fe00000
 800550c:	4631      	mov	r1, r6
 800550e:	4628      	mov	r0, r5
 8005510:	f7fb f892 	bl	8000638 <__aeabi_dmul>
 8005514:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005518:	9413      	str	r4, [sp, #76]	@ 0x4c
 800551a:	4656      	mov	r6, sl
 800551c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005520:	f7fb fb3a 	bl	8000b98 <__aeabi_d2iz>
 8005524:	4605      	mov	r5, r0
 8005526:	f7fb f81d 	bl	8000564 <__aeabi_i2d>
 800552a:	4602      	mov	r2, r0
 800552c:	460b      	mov	r3, r1
 800552e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005532:	f7fa fec9 	bl	80002c8 <__aeabi_dsub>
 8005536:	3530      	adds	r5, #48	@ 0x30
 8005538:	f806 5b01 	strb.w	r5, [r6], #1
 800553c:	4602      	mov	r2, r0
 800553e:	460b      	mov	r3, r1
 8005540:	42a6      	cmp	r6, r4
 8005542:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005546:	f04f 0200 	mov.w	r2, #0
 800554a:	d124      	bne.n	8005596 <_dtoa_r+0x626>
 800554c:	4baf      	ldr	r3, [pc, #700]	@ (800580c <_dtoa_r+0x89c>)
 800554e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005552:	f7fa febb 	bl	80002cc <__adddf3>
 8005556:	4602      	mov	r2, r0
 8005558:	460b      	mov	r3, r1
 800555a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800555e:	f7fb fafb 	bl	8000b58 <__aeabi_dcmpgt>
 8005562:	2800      	cmp	r0, #0
 8005564:	d163      	bne.n	800562e <_dtoa_r+0x6be>
 8005566:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800556a:	49a8      	ldr	r1, [pc, #672]	@ (800580c <_dtoa_r+0x89c>)
 800556c:	2000      	movs	r0, #0
 800556e:	f7fa feab 	bl	80002c8 <__aeabi_dsub>
 8005572:	4602      	mov	r2, r0
 8005574:	460b      	mov	r3, r1
 8005576:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800557a:	f7fb facf 	bl	8000b1c <__aeabi_dcmplt>
 800557e:	2800      	cmp	r0, #0
 8005580:	f43f af14 	beq.w	80053ac <_dtoa_r+0x43c>
 8005584:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005586:	1e73      	subs	r3, r6, #1
 8005588:	9313      	str	r3, [sp, #76]	@ 0x4c
 800558a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800558e:	2b30      	cmp	r3, #48	@ 0x30
 8005590:	d0f8      	beq.n	8005584 <_dtoa_r+0x614>
 8005592:	4647      	mov	r7, r8
 8005594:	e03b      	b.n	800560e <_dtoa_r+0x69e>
 8005596:	4b9e      	ldr	r3, [pc, #632]	@ (8005810 <_dtoa_r+0x8a0>)
 8005598:	f7fb f84e 	bl	8000638 <__aeabi_dmul>
 800559c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80055a0:	e7bc      	b.n	800551c <_dtoa_r+0x5ac>
 80055a2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80055a6:	4656      	mov	r6, sl
 80055a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80055ac:	4620      	mov	r0, r4
 80055ae:	4629      	mov	r1, r5
 80055b0:	f7fb f96c 	bl	800088c <__aeabi_ddiv>
 80055b4:	f7fb faf0 	bl	8000b98 <__aeabi_d2iz>
 80055b8:	4680      	mov	r8, r0
 80055ba:	f7fa ffd3 	bl	8000564 <__aeabi_i2d>
 80055be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80055c2:	f7fb f839 	bl	8000638 <__aeabi_dmul>
 80055c6:	4602      	mov	r2, r0
 80055c8:	460b      	mov	r3, r1
 80055ca:	4620      	mov	r0, r4
 80055cc:	4629      	mov	r1, r5
 80055ce:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80055d2:	f7fa fe79 	bl	80002c8 <__aeabi_dsub>
 80055d6:	f806 4b01 	strb.w	r4, [r6], #1
 80055da:	9d03      	ldr	r5, [sp, #12]
 80055dc:	eba6 040a 	sub.w	r4, r6, sl
 80055e0:	42a5      	cmp	r5, r4
 80055e2:	4602      	mov	r2, r0
 80055e4:	460b      	mov	r3, r1
 80055e6:	d133      	bne.n	8005650 <_dtoa_r+0x6e0>
 80055e8:	f7fa fe70 	bl	80002cc <__adddf3>
 80055ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 80055f0:	4604      	mov	r4, r0
 80055f2:	460d      	mov	r5, r1
 80055f4:	f7fb fab0 	bl	8000b58 <__aeabi_dcmpgt>
 80055f8:	b9c0      	cbnz	r0, 800562c <_dtoa_r+0x6bc>
 80055fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80055fe:	4620      	mov	r0, r4
 8005600:	4629      	mov	r1, r5
 8005602:	f7fb fa81 	bl	8000b08 <__aeabi_dcmpeq>
 8005606:	b110      	cbz	r0, 800560e <_dtoa_r+0x69e>
 8005608:	f018 0f01 	tst.w	r8, #1
 800560c:	d10e      	bne.n	800562c <_dtoa_r+0x6bc>
 800560e:	9902      	ldr	r1, [sp, #8]
 8005610:	4648      	mov	r0, r9
 8005612:	f000 fbbd 	bl	8005d90 <_Bfree>
 8005616:	2300      	movs	r3, #0
 8005618:	7033      	strb	r3, [r6, #0]
 800561a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800561c:	3701      	adds	r7, #1
 800561e:	601f      	str	r7, [r3, #0]
 8005620:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005622:	2b00      	cmp	r3, #0
 8005624:	f000 824b 	beq.w	8005abe <_dtoa_r+0xb4e>
 8005628:	601e      	str	r6, [r3, #0]
 800562a:	e248      	b.n	8005abe <_dtoa_r+0xb4e>
 800562c:	46b8      	mov	r8, r7
 800562e:	4633      	mov	r3, r6
 8005630:	461e      	mov	r6, r3
 8005632:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005636:	2a39      	cmp	r2, #57	@ 0x39
 8005638:	d106      	bne.n	8005648 <_dtoa_r+0x6d8>
 800563a:	459a      	cmp	sl, r3
 800563c:	d1f8      	bne.n	8005630 <_dtoa_r+0x6c0>
 800563e:	2230      	movs	r2, #48	@ 0x30
 8005640:	f108 0801 	add.w	r8, r8, #1
 8005644:	f88a 2000 	strb.w	r2, [sl]
 8005648:	781a      	ldrb	r2, [r3, #0]
 800564a:	3201      	adds	r2, #1
 800564c:	701a      	strb	r2, [r3, #0]
 800564e:	e7a0      	b.n	8005592 <_dtoa_r+0x622>
 8005650:	4b6f      	ldr	r3, [pc, #444]	@ (8005810 <_dtoa_r+0x8a0>)
 8005652:	2200      	movs	r2, #0
 8005654:	f7fa fff0 	bl	8000638 <__aeabi_dmul>
 8005658:	2200      	movs	r2, #0
 800565a:	2300      	movs	r3, #0
 800565c:	4604      	mov	r4, r0
 800565e:	460d      	mov	r5, r1
 8005660:	f7fb fa52 	bl	8000b08 <__aeabi_dcmpeq>
 8005664:	2800      	cmp	r0, #0
 8005666:	d09f      	beq.n	80055a8 <_dtoa_r+0x638>
 8005668:	e7d1      	b.n	800560e <_dtoa_r+0x69e>
 800566a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800566c:	2a00      	cmp	r2, #0
 800566e:	f000 80ea 	beq.w	8005846 <_dtoa_r+0x8d6>
 8005672:	9a07      	ldr	r2, [sp, #28]
 8005674:	2a01      	cmp	r2, #1
 8005676:	f300 80cd 	bgt.w	8005814 <_dtoa_r+0x8a4>
 800567a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800567c:	2a00      	cmp	r2, #0
 800567e:	f000 80c1 	beq.w	8005804 <_dtoa_r+0x894>
 8005682:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005686:	9c08      	ldr	r4, [sp, #32]
 8005688:	9e00      	ldr	r6, [sp, #0]
 800568a:	9a00      	ldr	r2, [sp, #0]
 800568c:	441a      	add	r2, r3
 800568e:	9200      	str	r2, [sp, #0]
 8005690:	9a06      	ldr	r2, [sp, #24]
 8005692:	2101      	movs	r1, #1
 8005694:	441a      	add	r2, r3
 8005696:	4648      	mov	r0, r9
 8005698:	9206      	str	r2, [sp, #24]
 800569a:	f000 fc2d 	bl	8005ef8 <__i2b>
 800569e:	4605      	mov	r5, r0
 80056a0:	b166      	cbz	r6, 80056bc <_dtoa_r+0x74c>
 80056a2:	9b06      	ldr	r3, [sp, #24]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	dd09      	ble.n	80056bc <_dtoa_r+0x74c>
 80056a8:	42b3      	cmp	r3, r6
 80056aa:	9a00      	ldr	r2, [sp, #0]
 80056ac:	bfa8      	it	ge
 80056ae:	4633      	movge	r3, r6
 80056b0:	1ad2      	subs	r2, r2, r3
 80056b2:	9200      	str	r2, [sp, #0]
 80056b4:	9a06      	ldr	r2, [sp, #24]
 80056b6:	1af6      	subs	r6, r6, r3
 80056b8:	1ad3      	subs	r3, r2, r3
 80056ba:	9306      	str	r3, [sp, #24]
 80056bc:	9b08      	ldr	r3, [sp, #32]
 80056be:	b30b      	cbz	r3, 8005704 <_dtoa_r+0x794>
 80056c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	f000 80c6 	beq.w	8005854 <_dtoa_r+0x8e4>
 80056c8:	2c00      	cmp	r4, #0
 80056ca:	f000 80c0 	beq.w	800584e <_dtoa_r+0x8de>
 80056ce:	4629      	mov	r1, r5
 80056d0:	4622      	mov	r2, r4
 80056d2:	4648      	mov	r0, r9
 80056d4:	f000 fcc8 	bl	8006068 <__pow5mult>
 80056d8:	9a02      	ldr	r2, [sp, #8]
 80056da:	4601      	mov	r1, r0
 80056dc:	4605      	mov	r5, r0
 80056de:	4648      	mov	r0, r9
 80056e0:	f000 fc20 	bl	8005f24 <__multiply>
 80056e4:	9902      	ldr	r1, [sp, #8]
 80056e6:	4680      	mov	r8, r0
 80056e8:	4648      	mov	r0, r9
 80056ea:	f000 fb51 	bl	8005d90 <_Bfree>
 80056ee:	9b08      	ldr	r3, [sp, #32]
 80056f0:	1b1b      	subs	r3, r3, r4
 80056f2:	9308      	str	r3, [sp, #32]
 80056f4:	f000 80b1 	beq.w	800585a <_dtoa_r+0x8ea>
 80056f8:	9a08      	ldr	r2, [sp, #32]
 80056fa:	4641      	mov	r1, r8
 80056fc:	4648      	mov	r0, r9
 80056fe:	f000 fcb3 	bl	8006068 <__pow5mult>
 8005702:	9002      	str	r0, [sp, #8]
 8005704:	2101      	movs	r1, #1
 8005706:	4648      	mov	r0, r9
 8005708:	f000 fbf6 	bl	8005ef8 <__i2b>
 800570c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800570e:	4604      	mov	r4, r0
 8005710:	2b00      	cmp	r3, #0
 8005712:	f000 81d8 	beq.w	8005ac6 <_dtoa_r+0xb56>
 8005716:	461a      	mov	r2, r3
 8005718:	4601      	mov	r1, r0
 800571a:	4648      	mov	r0, r9
 800571c:	f000 fca4 	bl	8006068 <__pow5mult>
 8005720:	9b07      	ldr	r3, [sp, #28]
 8005722:	2b01      	cmp	r3, #1
 8005724:	4604      	mov	r4, r0
 8005726:	f300 809f 	bgt.w	8005868 <_dtoa_r+0x8f8>
 800572a:	9b04      	ldr	r3, [sp, #16]
 800572c:	2b00      	cmp	r3, #0
 800572e:	f040 8097 	bne.w	8005860 <_dtoa_r+0x8f0>
 8005732:	9b05      	ldr	r3, [sp, #20]
 8005734:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005738:	2b00      	cmp	r3, #0
 800573a:	f040 8093 	bne.w	8005864 <_dtoa_r+0x8f4>
 800573e:	9b05      	ldr	r3, [sp, #20]
 8005740:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005744:	0d1b      	lsrs	r3, r3, #20
 8005746:	051b      	lsls	r3, r3, #20
 8005748:	b133      	cbz	r3, 8005758 <_dtoa_r+0x7e8>
 800574a:	9b00      	ldr	r3, [sp, #0]
 800574c:	3301      	adds	r3, #1
 800574e:	9300      	str	r3, [sp, #0]
 8005750:	9b06      	ldr	r3, [sp, #24]
 8005752:	3301      	adds	r3, #1
 8005754:	9306      	str	r3, [sp, #24]
 8005756:	2301      	movs	r3, #1
 8005758:	9308      	str	r3, [sp, #32]
 800575a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800575c:	2b00      	cmp	r3, #0
 800575e:	f000 81b8 	beq.w	8005ad2 <_dtoa_r+0xb62>
 8005762:	6923      	ldr	r3, [r4, #16]
 8005764:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005768:	6918      	ldr	r0, [r3, #16]
 800576a:	f000 fb79 	bl	8005e60 <__hi0bits>
 800576e:	f1c0 0020 	rsb	r0, r0, #32
 8005772:	9b06      	ldr	r3, [sp, #24]
 8005774:	4418      	add	r0, r3
 8005776:	f010 001f 	ands.w	r0, r0, #31
 800577a:	f000 8082 	beq.w	8005882 <_dtoa_r+0x912>
 800577e:	f1c0 0320 	rsb	r3, r0, #32
 8005782:	2b04      	cmp	r3, #4
 8005784:	dd73      	ble.n	800586e <_dtoa_r+0x8fe>
 8005786:	9b00      	ldr	r3, [sp, #0]
 8005788:	f1c0 001c 	rsb	r0, r0, #28
 800578c:	4403      	add	r3, r0
 800578e:	9300      	str	r3, [sp, #0]
 8005790:	9b06      	ldr	r3, [sp, #24]
 8005792:	4403      	add	r3, r0
 8005794:	4406      	add	r6, r0
 8005796:	9306      	str	r3, [sp, #24]
 8005798:	9b00      	ldr	r3, [sp, #0]
 800579a:	2b00      	cmp	r3, #0
 800579c:	dd05      	ble.n	80057aa <_dtoa_r+0x83a>
 800579e:	9902      	ldr	r1, [sp, #8]
 80057a0:	461a      	mov	r2, r3
 80057a2:	4648      	mov	r0, r9
 80057a4:	f000 fcba 	bl	800611c <__lshift>
 80057a8:	9002      	str	r0, [sp, #8]
 80057aa:	9b06      	ldr	r3, [sp, #24]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	dd05      	ble.n	80057bc <_dtoa_r+0x84c>
 80057b0:	4621      	mov	r1, r4
 80057b2:	461a      	mov	r2, r3
 80057b4:	4648      	mov	r0, r9
 80057b6:	f000 fcb1 	bl	800611c <__lshift>
 80057ba:	4604      	mov	r4, r0
 80057bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d061      	beq.n	8005886 <_dtoa_r+0x916>
 80057c2:	9802      	ldr	r0, [sp, #8]
 80057c4:	4621      	mov	r1, r4
 80057c6:	f000 fd15 	bl	80061f4 <__mcmp>
 80057ca:	2800      	cmp	r0, #0
 80057cc:	da5b      	bge.n	8005886 <_dtoa_r+0x916>
 80057ce:	2300      	movs	r3, #0
 80057d0:	9902      	ldr	r1, [sp, #8]
 80057d2:	220a      	movs	r2, #10
 80057d4:	4648      	mov	r0, r9
 80057d6:	f000 fafd 	bl	8005dd4 <__multadd>
 80057da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057dc:	9002      	str	r0, [sp, #8]
 80057de:	f107 38ff 	add.w	r8, r7, #4294967295
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	f000 8177 	beq.w	8005ad6 <_dtoa_r+0xb66>
 80057e8:	4629      	mov	r1, r5
 80057ea:	2300      	movs	r3, #0
 80057ec:	220a      	movs	r2, #10
 80057ee:	4648      	mov	r0, r9
 80057f0:	f000 faf0 	bl	8005dd4 <__multadd>
 80057f4:	f1bb 0f00 	cmp.w	fp, #0
 80057f8:	4605      	mov	r5, r0
 80057fa:	dc6f      	bgt.n	80058dc <_dtoa_r+0x96c>
 80057fc:	9b07      	ldr	r3, [sp, #28]
 80057fe:	2b02      	cmp	r3, #2
 8005800:	dc49      	bgt.n	8005896 <_dtoa_r+0x926>
 8005802:	e06b      	b.n	80058dc <_dtoa_r+0x96c>
 8005804:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005806:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800580a:	e73c      	b.n	8005686 <_dtoa_r+0x716>
 800580c:	3fe00000 	.word	0x3fe00000
 8005810:	40240000 	.word	0x40240000
 8005814:	9b03      	ldr	r3, [sp, #12]
 8005816:	1e5c      	subs	r4, r3, #1
 8005818:	9b08      	ldr	r3, [sp, #32]
 800581a:	42a3      	cmp	r3, r4
 800581c:	db09      	blt.n	8005832 <_dtoa_r+0x8c2>
 800581e:	1b1c      	subs	r4, r3, r4
 8005820:	9b03      	ldr	r3, [sp, #12]
 8005822:	2b00      	cmp	r3, #0
 8005824:	f6bf af30 	bge.w	8005688 <_dtoa_r+0x718>
 8005828:	9b00      	ldr	r3, [sp, #0]
 800582a:	9a03      	ldr	r2, [sp, #12]
 800582c:	1a9e      	subs	r6, r3, r2
 800582e:	2300      	movs	r3, #0
 8005830:	e72b      	b.n	800568a <_dtoa_r+0x71a>
 8005832:	9b08      	ldr	r3, [sp, #32]
 8005834:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005836:	9408      	str	r4, [sp, #32]
 8005838:	1ae3      	subs	r3, r4, r3
 800583a:	441a      	add	r2, r3
 800583c:	9e00      	ldr	r6, [sp, #0]
 800583e:	9b03      	ldr	r3, [sp, #12]
 8005840:	920d      	str	r2, [sp, #52]	@ 0x34
 8005842:	2400      	movs	r4, #0
 8005844:	e721      	b.n	800568a <_dtoa_r+0x71a>
 8005846:	9c08      	ldr	r4, [sp, #32]
 8005848:	9e00      	ldr	r6, [sp, #0]
 800584a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800584c:	e728      	b.n	80056a0 <_dtoa_r+0x730>
 800584e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005852:	e751      	b.n	80056f8 <_dtoa_r+0x788>
 8005854:	9a08      	ldr	r2, [sp, #32]
 8005856:	9902      	ldr	r1, [sp, #8]
 8005858:	e750      	b.n	80056fc <_dtoa_r+0x78c>
 800585a:	f8cd 8008 	str.w	r8, [sp, #8]
 800585e:	e751      	b.n	8005704 <_dtoa_r+0x794>
 8005860:	2300      	movs	r3, #0
 8005862:	e779      	b.n	8005758 <_dtoa_r+0x7e8>
 8005864:	9b04      	ldr	r3, [sp, #16]
 8005866:	e777      	b.n	8005758 <_dtoa_r+0x7e8>
 8005868:	2300      	movs	r3, #0
 800586a:	9308      	str	r3, [sp, #32]
 800586c:	e779      	b.n	8005762 <_dtoa_r+0x7f2>
 800586e:	d093      	beq.n	8005798 <_dtoa_r+0x828>
 8005870:	9a00      	ldr	r2, [sp, #0]
 8005872:	331c      	adds	r3, #28
 8005874:	441a      	add	r2, r3
 8005876:	9200      	str	r2, [sp, #0]
 8005878:	9a06      	ldr	r2, [sp, #24]
 800587a:	441a      	add	r2, r3
 800587c:	441e      	add	r6, r3
 800587e:	9206      	str	r2, [sp, #24]
 8005880:	e78a      	b.n	8005798 <_dtoa_r+0x828>
 8005882:	4603      	mov	r3, r0
 8005884:	e7f4      	b.n	8005870 <_dtoa_r+0x900>
 8005886:	9b03      	ldr	r3, [sp, #12]
 8005888:	2b00      	cmp	r3, #0
 800588a:	46b8      	mov	r8, r7
 800588c:	dc20      	bgt.n	80058d0 <_dtoa_r+0x960>
 800588e:	469b      	mov	fp, r3
 8005890:	9b07      	ldr	r3, [sp, #28]
 8005892:	2b02      	cmp	r3, #2
 8005894:	dd1e      	ble.n	80058d4 <_dtoa_r+0x964>
 8005896:	f1bb 0f00 	cmp.w	fp, #0
 800589a:	f47f adb1 	bne.w	8005400 <_dtoa_r+0x490>
 800589e:	4621      	mov	r1, r4
 80058a0:	465b      	mov	r3, fp
 80058a2:	2205      	movs	r2, #5
 80058a4:	4648      	mov	r0, r9
 80058a6:	f000 fa95 	bl	8005dd4 <__multadd>
 80058aa:	4601      	mov	r1, r0
 80058ac:	4604      	mov	r4, r0
 80058ae:	9802      	ldr	r0, [sp, #8]
 80058b0:	f000 fca0 	bl	80061f4 <__mcmp>
 80058b4:	2800      	cmp	r0, #0
 80058b6:	f77f ada3 	ble.w	8005400 <_dtoa_r+0x490>
 80058ba:	4656      	mov	r6, sl
 80058bc:	2331      	movs	r3, #49	@ 0x31
 80058be:	f806 3b01 	strb.w	r3, [r6], #1
 80058c2:	f108 0801 	add.w	r8, r8, #1
 80058c6:	e59f      	b.n	8005408 <_dtoa_r+0x498>
 80058c8:	9c03      	ldr	r4, [sp, #12]
 80058ca:	46b8      	mov	r8, r7
 80058cc:	4625      	mov	r5, r4
 80058ce:	e7f4      	b.n	80058ba <_dtoa_r+0x94a>
 80058d0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80058d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	f000 8101 	beq.w	8005ade <_dtoa_r+0xb6e>
 80058dc:	2e00      	cmp	r6, #0
 80058de:	dd05      	ble.n	80058ec <_dtoa_r+0x97c>
 80058e0:	4629      	mov	r1, r5
 80058e2:	4632      	mov	r2, r6
 80058e4:	4648      	mov	r0, r9
 80058e6:	f000 fc19 	bl	800611c <__lshift>
 80058ea:	4605      	mov	r5, r0
 80058ec:	9b08      	ldr	r3, [sp, #32]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d05c      	beq.n	80059ac <_dtoa_r+0xa3c>
 80058f2:	6869      	ldr	r1, [r5, #4]
 80058f4:	4648      	mov	r0, r9
 80058f6:	f000 fa0b 	bl	8005d10 <_Balloc>
 80058fa:	4606      	mov	r6, r0
 80058fc:	b928      	cbnz	r0, 800590a <_dtoa_r+0x99a>
 80058fe:	4b82      	ldr	r3, [pc, #520]	@ (8005b08 <_dtoa_r+0xb98>)
 8005900:	4602      	mov	r2, r0
 8005902:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005906:	f7ff bb4a 	b.w	8004f9e <_dtoa_r+0x2e>
 800590a:	692a      	ldr	r2, [r5, #16]
 800590c:	3202      	adds	r2, #2
 800590e:	0092      	lsls	r2, r2, #2
 8005910:	f105 010c 	add.w	r1, r5, #12
 8005914:	300c      	adds	r0, #12
 8005916:	f000 fff7 	bl	8006908 <memcpy>
 800591a:	2201      	movs	r2, #1
 800591c:	4631      	mov	r1, r6
 800591e:	4648      	mov	r0, r9
 8005920:	f000 fbfc 	bl	800611c <__lshift>
 8005924:	f10a 0301 	add.w	r3, sl, #1
 8005928:	9300      	str	r3, [sp, #0]
 800592a:	eb0a 030b 	add.w	r3, sl, fp
 800592e:	9308      	str	r3, [sp, #32]
 8005930:	9b04      	ldr	r3, [sp, #16]
 8005932:	f003 0301 	and.w	r3, r3, #1
 8005936:	462f      	mov	r7, r5
 8005938:	9306      	str	r3, [sp, #24]
 800593a:	4605      	mov	r5, r0
 800593c:	9b00      	ldr	r3, [sp, #0]
 800593e:	9802      	ldr	r0, [sp, #8]
 8005940:	4621      	mov	r1, r4
 8005942:	f103 3bff 	add.w	fp, r3, #4294967295
 8005946:	f7ff fa8a 	bl	8004e5e <quorem>
 800594a:	4603      	mov	r3, r0
 800594c:	3330      	adds	r3, #48	@ 0x30
 800594e:	9003      	str	r0, [sp, #12]
 8005950:	4639      	mov	r1, r7
 8005952:	9802      	ldr	r0, [sp, #8]
 8005954:	9309      	str	r3, [sp, #36]	@ 0x24
 8005956:	f000 fc4d 	bl	80061f4 <__mcmp>
 800595a:	462a      	mov	r2, r5
 800595c:	9004      	str	r0, [sp, #16]
 800595e:	4621      	mov	r1, r4
 8005960:	4648      	mov	r0, r9
 8005962:	f000 fc63 	bl	800622c <__mdiff>
 8005966:	68c2      	ldr	r2, [r0, #12]
 8005968:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800596a:	4606      	mov	r6, r0
 800596c:	bb02      	cbnz	r2, 80059b0 <_dtoa_r+0xa40>
 800596e:	4601      	mov	r1, r0
 8005970:	9802      	ldr	r0, [sp, #8]
 8005972:	f000 fc3f 	bl	80061f4 <__mcmp>
 8005976:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005978:	4602      	mov	r2, r0
 800597a:	4631      	mov	r1, r6
 800597c:	4648      	mov	r0, r9
 800597e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005980:	9309      	str	r3, [sp, #36]	@ 0x24
 8005982:	f000 fa05 	bl	8005d90 <_Bfree>
 8005986:	9b07      	ldr	r3, [sp, #28]
 8005988:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800598a:	9e00      	ldr	r6, [sp, #0]
 800598c:	ea42 0103 	orr.w	r1, r2, r3
 8005990:	9b06      	ldr	r3, [sp, #24]
 8005992:	4319      	orrs	r1, r3
 8005994:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005996:	d10d      	bne.n	80059b4 <_dtoa_r+0xa44>
 8005998:	2b39      	cmp	r3, #57	@ 0x39
 800599a:	d027      	beq.n	80059ec <_dtoa_r+0xa7c>
 800599c:	9a04      	ldr	r2, [sp, #16]
 800599e:	2a00      	cmp	r2, #0
 80059a0:	dd01      	ble.n	80059a6 <_dtoa_r+0xa36>
 80059a2:	9b03      	ldr	r3, [sp, #12]
 80059a4:	3331      	adds	r3, #49	@ 0x31
 80059a6:	f88b 3000 	strb.w	r3, [fp]
 80059aa:	e52e      	b.n	800540a <_dtoa_r+0x49a>
 80059ac:	4628      	mov	r0, r5
 80059ae:	e7b9      	b.n	8005924 <_dtoa_r+0x9b4>
 80059b0:	2201      	movs	r2, #1
 80059b2:	e7e2      	b.n	800597a <_dtoa_r+0xa0a>
 80059b4:	9904      	ldr	r1, [sp, #16]
 80059b6:	2900      	cmp	r1, #0
 80059b8:	db04      	blt.n	80059c4 <_dtoa_r+0xa54>
 80059ba:	9807      	ldr	r0, [sp, #28]
 80059bc:	4301      	orrs	r1, r0
 80059be:	9806      	ldr	r0, [sp, #24]
 80059c0:	4301      	orrs	r1, r0
 80059c2:	d120      	bne.n	8005a06 <_dtoa_r+0xa96>
 80059c4:	2a00      	cmp	r2, #0
 80059c6:	ddee      	ble.n	80059a6 <_dtoa_r+0xa36>
 80059c8:	9902      	ldr	r1, [sp, #8]
 80059ca:	9300      	str	r3, [sp, #0]
 80059cc:	2201      	movs	r2, #1
 80059ce:	4648      	mov	r0, r9
 80059d0:	f000 fba4 	bl	800611c <__lshift>
 80059d4:	4621      	mov	r1, r4
 80059d6:	9002      	str	r0, [sp, #8]
 80059d8:	f000 fc0c 	bl	80061f4 <__mcmp>
 80059dc:	2800      	cmp	r0, #0
 80059de:	9b00      	ldr	r3, [sp, #0]
 80059e0:	dc02      	bgt.n	80059e8 <_dtoa_r+0xa78>
 80059e2:	d1e0      	bne.n	80059a6 <_dtoa_r+0xa36>
 80059e4:	07da      	lsls	r2, r3, #31
 80059e6:	d5de      	bpl.n	80059a6 <_dtoa_r+0xa36>
 80059e8:	2b39      	cmp	r3, #57	@ 0x39
 80059ea:	d1da      	bne.n	80059a2 <_dtoa_r+0xa32>
 80059ec:	2339      	movs	r3, #57	@ 0x39
 80059ee:	f88b 3000 	strb.w	r3, [fp]
 80059f2:	4633      	mov	r3, r6
 80059f4:	461e      	mov	r6, r3
 80059f6:	3b01      	subs	r3, #1
 80059f8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80059fc:	2a39      	cmp	r2, #57	@ 0x39
 80059fe:	d04e      	beq.n	8005a9e <_dtoa_r+0xb2e>
 8005a00:	3201      	adds	r2, #1
 8005a02:	701a      	strb	r2, [r3, #0]
 8005a04:	e501      	b.n	800540a <_dtoa_r+0x49a>
 8005a06:	2a00      	cmp	r2, #0
 8005a08:	dd03      	ble.n	8005a12 <_dtoa_r+0xaa2>
 8005a0a:	2b39      	cmp	r3, #57	@ 0x39
 8005a0c:	d0ee      	beq.n	80059ec <_dtoa_r+0xa7c>
 8005a0e:	3301      	adds	r3, #1
 8005a10:	e7c9      	b.n	80059a6 <_dtoa_r+0xa36>
 8005a12:	9a00      	ldr	r2, [sp, #0]
 8005a14:	9908      	ldr	r1, [sp, #32]
 8005a16:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005a1a:	428a      	cmp	r2, r1
 8005a1c:	d028      	beq.n	8005a70 <_dtoa_r+0xb00>
 8005a1e:	9902      	ldr	r1, [sp, #8]
 8005a20:	2300      	movs	r3, #0
 8005a22:	220a      	movs	r2, #10
 8005a24:	4648      	mov	r0, r9
 8005a26:	f000 f9d5 	bl	8005dd4 <__multadd>
 8005a2a:	42af      	cmp	r7, r5
 8005a2c:	9002      	str	r0, [sp, #8]
 8005a2e:	f04f 0300 	mov.w	r3, #0
 8005a32:	f04f 020a 	mov.w	r2, #10
 8005a36:	4639      	mov	r1, r7
 8005a38:	4648      	mov	r0, r9
 8005a3a:	d107      	bne.n	8005a4c <_dtoa_r+0xadc>
 8005a3c:	f000 f9ca 	bl	8005dd4 <__multadd>
 8005a40:	4607      	mov	r7, r0
 8005a42:	4605      	mov	r5, r0
 8005a44:	9b00      	ldr	r3, [sp, #0]
 8005a46:	3301      	adds	r3, #1
 8005a48:	9300      	str	r3, [sp, #0]
 8005a4a:	e777      	b.n	800593c <_dtoa_r+0x9cc>
 8005a4c:	f000 f9c2 	bl	8005dd4 <__multadd>
 8005a50:	4629      	mov	r1, r5
 8005a52:	4607      	mov	r7, r0
 8005a54:	2300      	movs	r3, #0
 8005a56:	220a      	movs	r2, #10
 8005a58:	4648      	mov	r0, r9
 8005a5a:	f000 f9bb 	bl	8005dd4 <__multadd>
 8005a5e:	4605      	mov	r5, r0
 8005a60:	e7f0      	b.n	8005a44 <_dtoa_r+0xad4>
 8005a62:	f1bb 0f00 	cmp.w	fp, #0
 8005a66:	bfcc      	ite	gt
 8005a68:	465e      	movgt	r6, fp
 8005a6a:	2601      	movle	r6, #1
 8005a6c:	4456      	add	r6, sl
 8005a6e:	2700      	movs	r7, #0
 8005a70:	9902      	ldr	r1, [sp, #8]
 8005a72:	9300      	str	r3, [sp, #0]
 8005a74:	2201      	movs	r2, #1
 8005a76:	4648      	mov	r0, r9
 8005a78:	f000 fb50 	bl	800611c <__lshift>
 8005a7c:	4621      	mov	r1, r4
 8005a7e:	9002      	str	r0, [sp, #8]
 8005a80:	f000 fbb8 	bl	80061f4 <__mcmp>
 8005a84:	2800      	cmp	r0, #0
 8005a86:	dcb4      	bgt.n	80059f2 <_dtoa_r+0xa82>
 8005a88:	d102      	bne.n	8005a90 <_dtoa_r+0xb20>
 8005a8a:	9b00      	ldr	r3, [sp, #0]
 8005a8c:	07db      	lsls	r3, r3, #31
 8005a8e:	d4b0      	bmi.n	80059f2 <_dtoa_r+0xa82>
 8005a90:	4633      	mov	r3, r6
 8005a92:	461e      	mov	r6, r3
 8005a94:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005a98:	2a30      	cmp	r2, #48	@ 0x30
 8005a9a:	d0fa      	beq.n	8005a92 <_dtoa_r+0xb22>
 8005a9c:	e4b5      	b.n	800540a <_dtoa_r+0x49a>
 8005a9e:	459a      	cmp	sl, r3
 8005aa0:	d1a8      	bne.n	80059f4 <_dtoa_r+0xa84>
 8005aa2:	2331      	movs	r3, #49	@ 0x31
 8005aa4:	f108 0801 	add.w	r8, r8, #1
 8005aa8:	f88a 3000 	strb.w	r3, [sl]
 8005aac:	e4ad      	b.n	800540a <_dtoa_r+0x49a>
 8005aae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005ab0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005b0c <_dtoa_r+0xb9c>
 8005ab4:	b11b      	cbz	r3, 8005abe <_dtoa_r+0xb4e>
 8005ab6:	f10a 0308 	add.w	r3, sl, #8
 8005aba:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005abc:	6013      	str	r3, [r2, #0]
 8005abe:	4650      	mov	r0, sl
 8005ac0:	b017      	add	sp, #92	@ 0x5c
 8005ac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ac6:	9b07      	ldr	r3, [sp, #28]
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	f77f ae2e 	ble.w	800572a <_dtoa_r+0x7ba>
 8005ace:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ad0:	9308      	str	r3, [sp, #32]
 8005ad2:	2001      	movs	r0, #1
 8005ad4:	e64d      	b.n	8005772 <_dtoa_r+0x802>
 8005ad6:	f1bb 0f00 	cmp.w	fp, #0
 8005ada:	f77f aed9 	ble.w	8005890 <_dtoa_r+0x920>
 8005ade:	4656      	mov	r6, sl
 8005ae0:	9802      	ldr	r0, [sp, #8]
 8005ae2:	4621      	mov	r1, r4
 8005ae4:	f7ff f9bb 	bl	8004e5e <quorem>
 8005ae8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005aec:	f806 3b01 	strb.w	r3, [r6], #1
 8005af0:	eba6 020a 	sub.w	r2, r6, sl
 8005af4:	4593      	cmp	fp, r2
 8005af6:	ddb4      	ble.n	8005a62 <_dtoa_r+0xaf2>
 8005af8:	9902      	ldr	r1, [sp, #8]
 8005afa:	2300      	movs	r3, #0
 8005afc:	220a      	movs	r2, #10
 8005afe:	4648      	mov	r0, r9
 8005b00:	f000 f968 	bl	8005dd4 <__multadd>
 8005b04:	9002      	str	r0, [sp, #8]
 8005b06:	e7eb      	b.n	8005ae0 <_dtoa_r+0xb70>
 8005b08:	08008d98 	.word	0x08008d98
 8005b0c:	08008d1c 	.word	0x08008d1c

08005b10 <_free_r>:
 8005b10:	b538      	push	{r3, r4, r5, lr}
 8005b12:	4605      	mov	r5, r0
 8005b14:	2900      	cmp	r1, #0
 8005b16:	d041      	beq.n	8005b9c <_free_r+0x8c>
 8005b18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b1c:	1f0c      	subs	r4, r1, #4
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	bfb8      	it	lt
 8005b22:	18e4      	addlt	r4, r4, r3
 8005b24:	f000 f8e8 	bl	8005cf8 <__malloc_lock>
 8005b28:	4a1d      	ldr	r2, [pc, #116]	@ (8005ba0 <_free_r+0x90>)
 8005b2a:	6813      	ldr	r3, [r2, #0]
 8005b2c:	b933      	cbnz	r3, 8005b3c <_free_r+0x2c>
 8005b2e:	6063      	str	r3, [r4, #4]
 8005b30:	6014      	str	r4, [r2, #0]
 8005b32:	4628      	mov	r0, r5
 8005b34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b38:	f000 b8e4 	b.w	8005d04 <__malloc_unlock>
 8005b3c:	42a3      	cmp	r3, r4
 8005b3e:	d908      	bls.n	8005b52 <_free_r+0x42>
 8005b40:	6820      	ldr	r0, [r4, #0]
 8005b42:	1821      	adds	r1, r4, r0
 8005b44:	428b      	cmp	r3, r1
 8005b46:	bf01      	itttt	eq
 8005b48:	6819      	ldreq	r1, [r3, #0]
 8005b4a:	685b      	ldreq	r3, [r3, #4]
 8005b4c:	1809      	addeq	r1, r1, r0
 8005b4e:	6021      	streq	r1, [r4, #0]
 8005b50:	e7ed      	b.n	8005b2e <_free_r+0x1e>
 8005b52:	461a      	mov	r2, r3
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	b10b      	cbz	r3, 8005b5c <_free_r+0x4c>
 8005b58:	42a3      	cmp	r3, r4
 8005b5a:	d9fa      	bls.n	8005b52 <_free_r+0x42>
 8005b5c:	6811      	ldr	r1, [r2, #0]
 8005b5e:	1850      	adds	r0, r2, r1
 8005b60:	42a0      	cmp	r0, r4
 8005b62:	d10b      	bne.n	8005b7c <_free_r+0x6c>
 8005b64:	6820      	ldr	r0, [r4, #0]
 8005b66:	4401      	add	r1, r0
 8005b68:	1850      	adds	r0, r2, r1
 8005b6a:	4283      	cmp	r3, r0
 8005b6c:	6011      	str	r1, [r2, #0]
 8005b6e:	d1e0      	bne.n	8005b32 <_free_r+0x22>
 8005b70:	6818      	ldr	r0, [r3, #0]
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	6053      	str	r3, [r2, #4]
 8005b76:	4408      	add	r0, r1
 8005b78:	6010      	str	r0, [r2, #0]
 8005b7a:	e7da      	b.n	8005b32 <_free_r+0x22>
 8005b7c:	d902      	bls.n	8005b84 <_free_r+0x74>
 8005b7e:	230c      	movs	r3, #12
 8005b80:	602b      	str	r3, [r5, #0]
 8005b82:	e7d6      	b.n	8005b32 <_free_r+0x22>
 8005b84:	6820      	ldr	r0, [r4, #0]
 8005b86:	1821      	adds	r1, r4, r0
 8005b88:	428b      	cmp	r3, r1
 8005b8a:	bf04      	itt	eq
 8005b8c:	6819      	ldreq	r1, [r3, #0]
 8005b8e:	685b      	ldreq	r3, [r3, #4]
 8005b90:	6063      	str	r3, [r4, #4]
 8005b92:	bf04      	itt	eq
 8005b94:	1809      	addeq	r1, r1, r0
 8005b96:	6021      	streq	r1, [r4, #0]
 8005b98:	6054      	str	r4, [r2, #4]
 8005b9a:	e7ca      	b.n	8005b32 <_free_r+0x22>
 8005b9c:	bd38      	pop	{r3, r4, r5, pc}
 8005b9e:	bf00      	nop
 8005ba0:	20000404 	.word	0x20000404

08005ba4 <malloc>:
 8005ba4:	4b02      	ldr	r3, [pc, #8]	@ (8005bb0 <malloc+0xc>)
 8005ba6:	4601      	mov	r1, r0
 8005ba8:	6818      	ldr	r0, [r3, #0]
 8005baa:	f000 b825 	b.w	8005bf8 <_malloc_r>
 8005bae:	bf00      	nop
 8005bb0:	20000018 	.word	0x20000018

08005bb4 <sbrk_aligned>:
 8005bb4:	b570      	push	{r4, r5, r6, lr}
 8005bb6:	4e0f      	ldr	r6, [pc, #60]	@ (8005bf4 <sbrk_aligned+0x40>)
 8005bb8:	460c      	mov	r4, r1
 8005bba:	6831      	ldr	r1, [r6, #0]
 8005bbc:	4605      	mov	r5, r0
 8005bbe:	b911      	cbnz	r1, 8005bc6 <sbrk_aligned+0x12>
 8005bc0:	f000 fe92 	bl	80068e8 <_sbrk_r>
 8005bc4:	6030      	str	r0, [r6, #0]
 8005bc6:	4621      	mov	r1, r4
 8005bc8:	4628      	mov	r0, r5
 8005bca:	f000 fe8d 	bl	80068e8 <_sbrk_r>
 8005bce:	1c43      	adds	r3, r0, #1
 8005bd0:	d103      	bne.n	8005bda <sbrk_aligned+0x26>
 8005bd2:	f04f 34ff 	mov.w	r4, #4294967295
 8005bd6:	4620      	mov	r0, r4
 8005bd8:	bd70      	pop	{r4, r5, r6, pc}
 8005bda:	1cc4      	adds	r4, r0, #3
 8005bdc:	f024 0403 	bic.w	r4, r4, #3
 8005be0:	42a0      	cmp	r0, r4
 8005be2:	d0f8      	beq.n	8005bd6 <sbrk_aligned+0x22>
 8005be4:	1a21      	subs	r1, r4, r0
 8005be6:	4628      	mov	r0, r5
 8005be8:	f000 fe7e 	bl	80068e8 <_sbrk_r>
 8005bec:	3001      	adds	r0, #1
 8005bee:	d1f2      	bne.n	8005bd6 <sbrk_aligned+0x22>
 8005bf0:	e7ef      	b.n	8005bd2 <sbrk_aligned+0x1e>
 8005bf2:	bf00      	nop
 8005bf4:	20000400 	.word	0x20000400

08005bf8 <_malloc_r>:
 8005bf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bfc:	1ccd      	adds	r5, r1, #3
 8005bfe:	f025 0503 	bic.w	r5, r5, #3
 8005c02:	3508      	adds	r5, #8
 8005c04:	2d0c      	cmp	r5, #12
 8005c06:	bf38      	it	cc
 8005c08:	250c      	movcc	r5, #12
 8005c0a:	2d00      	cmp	r5, #0
 8005c0c:	4606      	mov	r6, r0
 8005c0e:	db01      	blt.n	8005c14 <_malloc_r+0x1c>
 8005c10:	42a9      	cmp	r1, r5
 8005c12:	d904      	bls.n	8005c1e <_malloc_r+0x26>
 8005c14:	230c      	movs	r3, #12
 8005c16:	6033      	str	r3, [r6, #0]
 8005c18:	2000      	movs	r0, #0
 8005c1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c1e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005cf4 <_malloc_r+0xfc>
 8005c22:	f000 f869 	bl	8005cf8 <__malloc_lock>
 8005c26:	f8d8 3000 	ldr.w	r3, [r8]
 8005c2a:	461c      	mov	r4, r3
 8005c2c:	bb44      	cbnz	r4, 8005c80 <_malloc_r+0x88>
 8005c2e:	4629      	mov	r1, r5
 8005c30:	4630      	mov	r0, r6
 8005c32:	f7ff ffbf 	bl	8005bb4 <sbrk_aligned>
 8005c36:	1c43      	adds	r3, r0, #1
 8005c38:	4604      	mov	r4, r0
 8005c3a:	d158      	bne.n	8005cee <_malloc_r+0xf6>
 8005c3c:	f8d8 4000 	ldr.w	r4, [r8]
 8005c40:	4627      	mov	r7, r4
 8005c42:	2f00      	cmp	r7, #0
 8005c44:	d143      	bne.n	8005cce <_malloc_r+0xd6>
 8005c46:	2c00      	cmp	r4, #0
 8005c48:	d04b      	beq.n	8005ce2 <_malloc_r+0xea>
 8005c4a:	6823      	ldr	r3, [r4, #0]
 8005c4c:	4639      	mov	r1, r7
 8005c4e:	4630      	mov	r0, r6
 8005c50:	eb04 0903 	add.w	r9, r4, r3
 8005c54:	f000 fe48 	bl	80068e8 <_sbrk_r>
 8005c58:	4581      	cmp	r9, r0
 8005c5a:	d142      	bne.n	8005ce2 <_malloc_r+0xea>
 8005c5c:	6821      	ldr	r1, [r4, #0]
 8005c5e:	1a6d      	subs	r5, r5, r1
 8005c60:	4629      	mov	r1, r5
 8005c62:	4630      	mov	r0, r6
 8005c64:	f7ff ffa6 	bl	8005bb4 <sbrk_aligned>
 8005c68:	3001      	adds	r0, #1
 8005c6a:	d03a      	beq.n	8005ce2 <_malloc_r+0xea>
 8005c6c:	6823      	ldr	r3, [r4, #0]
 8005c6e:	442b      	add	r3, r5
 8005c70:	6023      	str	r3, [r4, #0]
 8005c72:	f8d8 3000 	ldr.w	r3, [r8]
 8005c76:	685a      	ldr	r2, [r3, #4]
 8005c78:	bb62      	cbnz	r2, 8005cd4 <_malloc_r+0xdc>
 8005c7a:	f8c8 7000 	str.w	r7, [r8]
 8005c7e:	e00f      	b.n	8005ca0 <_malloc_r+0xa8>
 8005c80:	6822      	ldr	r2, [r4, #0]
 8005c82:	1b52      	subs	r2, r2, r5
 8005c84:	d420      	bmi.n	8005cc8 <_malloc_r+0xd0>
 8005c86:	2a0b      	cmp	r2, #11
 8005c88:	d917      	bls.n	8005cba <_malloc_r+0xc2>
 8005c8a:	1961      	adds	r1, r4, r5
 8005c8c:	42a3      	cmp	r3, r4
 8005c8e:	6025      	str	r5, [r4, #0]
 8005c90:	bf18      	it	ne
 8005c92:	6059      	strne	r1, [r3, #4]
 8005c94:	6863      	ldr	r3, [r4, #4]
 8005c96:	bf08      	it	eq
 8005c98:	f8c8 1000 	streq.w	r1, [r8]
 8005c9c:	5162      	str	r2, [r4, r5]
 8005c9e:	604b      	str	r3, [r1, #4]
 8005ca0:	4630      	mov	r0, r6
 8005ca2:	f000 f82f 	bl	8005d04 <__malloc_unlock>
 8005ca6:	f104 000b 	add.w	r0, r4, #11
 8005caa:	1d23      	adds	r3, r4, #4
 8005cac:	f020 0007 	bic.w	r0, r0, #7
 8005cb0:	1ac2      	subs	r2, r0, r3
 8005cb2:	bf1c      	itt	ne
 8005cb4:	1a1b      	subne	r3, r3, r0
 8005cb6:	50a3      	strne	r3, [r4, r2]
 8005cb8:	e7af      	b.n	8005c1a <_malloc_r+0x22>
 8005cba:	6862      	ldr	r2, [r4, #4]
 8005cbc:	42a3      	cmp	r3, r4
 8005cbe:	bf0c      	ite	eq
 8005cc0:	f8c8 2000 	streq.w	r2, [r8]
 8005cc4:	605a      	strne	r2, [r3, #4]
 8005cc6:	e7eb      	b.n	8005ca0 <_malloc_r+0xa8>
 8005cc8:	4623      	mov	r3, r4
 8005cca:	6864      	ldr	r4, [r4, #4]
 8005ccc:	e7ae      	b.n	8005c2c <_malloc_r+0x34>
 8005cce:	463c      	mov	r4, r7
 8005cd0:	687f      	ldr	r7, [r7, #4]
 8005cd2:	e7b6      	b.n	8005c42 <_malloc_r+0x4a>
 8005cd4:	461a      	mov	r2, r3
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	42a3      	cmp	r3, r4
 8005cda:	d1fb      	bne.n	8005cd4 <_malloc_r+0xdc>
 8005cdc:	2300      	movs	r3, #0
 8005cde:	6053      	str	r3, [r2, #4]
 8005ce0:	e7de      	b.n	8005ca0 <_malloc_r+0xa8>
 8005ce2:	230c      	movs	r3, #12
 8005ce4:	6033      	str	r3, [r6, #0]
 8005ce6:	4630      	mov	r0, r6
 8005ce8:	f000 f80c 	bl	8005d04 <__malloc_unlock>
 8005cec:	e794      	b.n	8005c18 <_malloc_r+0x20>
 8005cee:	6005      	str	r5, [r0, #0]
 8005cf0:	e7d6      	b.n	8005ca0 <_malloc_r+0xa8>
 8005cf2:	bf00      	nop
 8005cf4:	20000404 	.word	0x20000404

08005cf8 <__malloc_lock>:
 8005cf8:	4801      	ldr	r0, [pc, #4]	@ (8005d00 <__malloc_lock+0x8>)
 8005cfa:	f7ff b8ae 	b.w	8004e5a <__retarget_lock_acquire_recursive>
 8005cfe:	bf00      	nop
 8005d00:	200003fc 	.word	0x200003fc

08005d04 <__malloc_unlock>:
 8005d04:	4801      	ldr	r0, [pc, #4]	@ (8005d0c <__malloc_unlock+0x8>)
 8005d06:	f7ff b8a9 	b.w	8004e5c <__retarget_lock_release_recursive>
 8005d0a:	bf00      	nop
 8005d0c:	200003fc 	.word	0x200003fc

08005d10 <_Balloc>:
 8005d10:	b570      	push	{r4, r5, r6, lr}
 8005d12:	69c6      	ldr	r6, [r0, #28]
 8005d14:	4604      	mov	r4, r0
 8005d16:	460d      	mov	r5, r1
 8005d18:	b976      	cbnz	r6, 8005d38 <_Balloc+0x28>
 8005d1a:	2010      	movs	r0, #16
 8005d1c:	f7ff ff42 	bl	8005ba4 <malloc>
 8005d20:	4602      	mov	r2, r0
 8005d22:	61e0      	str	r0, [r4, #28]
 8005d24:	b920      	cbnz	r0, 8005d30 <_Balloc+0x20>
 8005d26:	4b18      	ldr	r3, [pc, #96]	@ (8005d88 <_Balloc+0x78>)
 8005d28:	4818      	ldr	r0, [pc, #96]	@ (8005d8c <_Balloc+0x7c>)
 8005d2a:	216b      	movs	r1, #107	@ 0x6b
 8005d2c:	f000 fdfa 	bl	8006924 <__assert_func>
 8005d30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005d34:	6006      	str	r6, [r0, #0]
 8005d36:	60c6      	str	r6, [r0, #12]
 8005d38:	69e6      	ldr	r6, [r4, #28]
 8005d3a:	68f3      	ldr	r3, [r6, #12]
 8005d3c:	b183      	cbz	r3, 8005d60 <_Balloc+0x50>
 8005d3e:	69e3      	ldr	r3, [r4, #28]
 8005d40:	68db      	ldr	r3, [r3, #12]
 8005d42:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005d46:	b9b8      	cbnz	r0, 8005d78 <_Balloc+0x68>
 8005d48:	2101      	movs	r1, #1
 8005d4a:	fa01 f605 	lsl.w	r6, r1, r5
 8005d4e:	1d72      	adds	r2, r6, #5
 8005d50:	0092      	lsls	r2, r2, #2
 8005d52:	4620      	mov	r0, r4
 8005d54:	f000 fe04 	bl	8006960 <_calloc_r>
 8005d58:	b160      	cbz	r0, 8005d74 <_Balloc+0x64>
 8005d5a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005d5e:	e00e      	b.n	8005d7e <_Balloc+0x6e>
 8005d60:	2221      	movs	r2, #33	@ 0x21
 8005d62:	2104      	movs	r1, #4
 8005d64:	4620      	mov	r0, r4
 8005d66:	f000 fdfb 	bl	8006960 <_calloc_r>
 8005d6a:	69e3      	ldr	r3, [r4, #28]
 8005d6c:	60f0      	str	r0, [r6, #12]
 8005d6e:	68db      	ldr	r3, [r3, #12]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d1e4      	bne.n	8005d3e <_Balloc+0x2e>
 8005d74:	2000      	movs	r0, #0
 8005d76:	bd70      	pop	{r4, r5, r6, pc}
 8005d78:	6802      	ldr	r2, [r0, #0]
 8005d7a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005d7e:	2300      	movs	r3, #0
 8005d80:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005d84:	e7f7      	b.n	8005d76 <_Balloc+0x66>
 8005d86:	bf00      	nop
 8005d88:	08008d29 	.word	0x08008d29
 8005d8c:	08008da9 	.word	0x08008da9

08005d90 <_Bfree>:
 8005d90:	b570      	push	{r4, r5, r6, lr}
 8005d92:	69c6      	ldr	r6, [r0, #28]
 8005d94:	4605      	mov	r5, r0
 8005d96:	460c      	mov	r4, r1
 8005d98:	b976      	cbnz	r6, 8005db8 <_Bfree+0x28>
 8005d9a:	2010      	movs	r0, #16
 8005d9c:	f7ff ff02 	bl	8005ba4 <malloc>
 8005da0:	4602      	mov	r2, r0
 8005da2:	61e8      	str	r0, [r5, #28]
 8005da4:	b920      	cbnz	r0, 8005db0 <_Bfree+0x20>
 8005da6:	4b09      	ldr	r3, [pc, #36]	@ (8005dcc <_Bfree+0x3c>)
 8005da8:	4809      	ldr	r0, [pc, #36]	@ (8005dd0 <_Bfree+0x40>)
 8005daa:	218f      	movs	r1, #143	@ 0x8f
 8005dac:	f000 fdba 	bl	8006924 <__assert_func>
 8005db0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005db4:	6006      	str	r6, [r0, #0]
 8005db6:	60c6      	str	r6, [r0, #12]
 8005db8:	b13c      	cbz	r4, 8005dca <_Bfree+0x3a>
 8005dba:	69eb      	ldr	r3, [r5, #28]
 8005dbc:	6862      	ldr	r2, [r4, #4]
 8005dbe:	68db      	ldr	r3, [r3, #12]
 8005dc0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005dc4:	6021      	str	r1, [r4, #0]
 8005dc6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005dca:	bd70      	pop	{r4, r5, r6, pc}
 8005dcc:	08008d29 	.word	0x08008d29
 8005dd0:	08008da9 	.word	0x08008da9

08005dd4 <__multadd>:
 8005dd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dd8:	690d      	ldr	r5, [r1, #16]
 8005dda:	4607      	mov	r7, r0
 8005ddc:	460c      	mov	r4, r1
 8005dde:	461e      	mov	r6, r3
 8005de0:	f101 0c14 	add.w	ip, r1, #20
 8005de4:	2000      	movs	r0, #0
 8005de6:	f8dc 3000 	ldr.w	r3, [ip]
 8005dea:	b299      	uxth	r1, r3
 8005dec:	fb02 6101 	mla	r1, r2, r1, r6
 8005df0:	0c1e      	lsrs	r6, r3, #16
 8005df2:	0c0b      	lsrs	r3, r1, #16
 8005df4:	fb02 3306 	mla	r3, r2, r6, r3
 8005df8:	b289      	uxth	r1, r1
 8005dfa:	3001      	adds	r0, #1
 8005dfc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005e00:	4285      	cmp	r5, r0
 8005e02:	f84c 1b04 	str.w	r1, [ip], #4
 8005e06:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005e0a:	dcec      	bgt.n	8005de6 <__multadd+0x12>
 8005e0c:	b30e      	cbz	r6, 8005e52 <__multadd+0x7e>
 8005e0e:	68a3      	ldr	r3, [r4, #8]
 8005e10:	42ab      	cmp	r3, r5
 8005e12:	dc19      	bgt.n	8005e48 <__multadd+0x74>
 8005e14:	6861      	ldr	r1, [r4, #4]
 8005e16:	4638      	mov	r0, r7
 8005e18:	3101      	adds	r1, #1
 8005e1a:	f7ff ff79 	bl	8005d10 <_Balloc>
 8005e1e:	4680      	mov	r8, r0
 8005e20:	b928      	cbnz	r0, 8005e2e <__multadd+0x5a>
 8005e22:	4602      	mov	r2, r0
 8005e24:	4b0c      	ldr	r3, [pc, #48]	@ (8005e58 <__multadd+0x84>)
 8005e26:	480d      	ldr	r0, [pc, #52]	@ (8005e5c <__multadd+0x88>)
 8005e28:	21ba      	movs	r1, #186	@ 0xba
 8005e2a:	f000 fd7b 	bl	8006924 <__assert_func>
 8005e2e:	6922      	ldr	r2, [r4, #16]
 8005e30:	3202      	adds	r2, #2
 8005e32:	f104 010c 	add.w	r1, r4, #12
 8005e36:	0092      	lsls	r2, r2, #2
 8005e38:	300c      	adds	r0, #12
 8005e3a:	f000 fd65 	bl	8006908 <memcpy>
 8005e3e:	4621      	mov	r1, r4
 8005e40:	4638      	mov	r0, r7
 8005e42:	f7ff ffa5 	bl	8005d90 <_Bfree>
 8005e46:	4644      	mov	r4, r8
 8005e48:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005e4c:	3501      	adds	r5, #1
 8005e4e:	615e      	str	r6, [r3, #20]
 8005e50:	6125      	str	r5, [r4, #16]
 8005e52:	4620      	mov	r0, r4
 8005e54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e58:	08008d98 	.word	0x08008d98
 8005e5c:	08008da9 	.word	0x08008da9

08005e60 <__hi0bits>:
 8005e60:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005e64:	4603      	mov	r3, r0
 8005e66:	bf36      	itet	cc
 8005e68:	0403      	lslcc	r3, r0, #16
 8005e6a:	2000      	movcs	r0, #0
 8005e6c:	2010      	movcc	r0, #16
 8005e6e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005e72:	bf3c      	itt	cc
 8005e74:	021b      	lslcc	r3, r3, #8
 8005e76:	3008      	addcc	r0, #8
 8005e78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e7c:	bf3c      	itt	cc
 8005e7e:	011b      	lslcc	r3, r3, #4
 8005e80:	3004      	addcc	r0, #4
 8005e82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e86:	bf3c      	itt	cc
 8005e88:	009b      	lslcc	r3, r3, #2
 8005e8a:	3002      	addcc	r0, #2
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	db05      	blt.n	8005e9c <__hi0bits+0x3c>
 8005e90:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005e94:	f100 0001 	add.w	r0, r0, #1
 8005e98:	bf08      	it	eq
 8005e9a:	2020      	moveq	r0, #32
 8005e9c:	4770      	bx	lr

08005e9e <__lo0bits>:
 8005e9e:	6803      	ldr	r3, [r0, #0]
 8005ea0:	4602      	mov	r2, r0
 8005ea2:	f013 0007 	ands.w	r0, r3, #7
 8005ea6:	d00b      	beq.n	8005ec0 <__lo0bits+0x22>
 8005ea8:	07d9      	lsls	r1, r3, #31
 8005eaa:	d421      	bmi.n	8005ef0 <__lo0bits+0x52>
 8005eac:	0798      	lsls	r0, r3, #30
 8005eae:	bf49      	itett	mi
 8005eb0:	085b      	lsrmi	r3, r3, #1
 8005eb2:	089b      	lsrpl	r3, r3, #2
 8005eb4:	2001      	movmi	r0, #1
 8005eb6:	6013      	strmi	r3, [r2, #0]
 8005eb8:	bf5c      	itt	pl
 8005eba:	6013      	strpl	r3, [r2, #0]
 8005ebc:	2002      	movpl	r0, #2
 8005ebe:	4770      	bx	lr
 8005ec0:	b299      	uxth	r1, r3
 8005ec2:	b909      	cbnz	r1, 8005ec8 <__lo0bits+0x2a>
 8005ec4:	0c1b      	lsrs	r3, r3, #16
 8005ec6:	2010      	movs	r0, #16
 8005ec8:	b2d9      	uxtb	r1, r3
 8005eca:	b909      	cbnz	r1, 8005ed0 <__lo0bits+0x32>
 8005ecc:	3008      	adds	r0, #8
 8005ece:	0a1b      	lsrs	r3, r3, #8
 8005ed0:	0719      	lsls	r1, r3, #28
 8005ed2:	bf04      	itt	eq
 8005ed4:	091b      	lsreq	r3, r3, #4
 8005ed6:	3004      	addeq	r0, #4
 8005ed8:	0799      	lsls	r1, r3, #30
 8005eda:	bf04      	itt	eq
 8005edc:	089b      	lsreq	r3, r3, #2
 8005ede:	3002      	addeq	r0, #2
 8005ee0:	07d9      	lsls	r1, r3, #31
 8005ee2:	d403      	bmi.n	8005eec <__lo0bits+0x4e>
 8005ee4:	085b      	lsrs	r3, r3, #1
 8005ee6:	f100 0001 	add.w	r0, r0, #1
 8005eea:	d003      	beq.n	8005ef4 <__lo0bits+0x56>
 8005eec:	6013      	str	r3, [r2, #0]
 8005eee:	4770      	bx	lr
 8005ef0:	2000      	movs	r0, #0
 8005ef2:	4770      	bx	lr
 8005ef4:	2020      	movs	r0, #32
 8005ef6:	4770      	bx	lr

08005ef8 <__i2b>:
 8005ef8:	b510      	push	{r4, lr}
 8005efa:	460c      	mov	r4, r1
 8005efc:	2101      	movs	r1, #1
 8005efe:	f7ff ff07 	bl	8005d10 <_Balloc>
 8005f02:	4602      	mov	r2, r0
 8005f04:	b928      	cbnz	r0, 8005f12 <__i2b+0x1a>
 8005f06:	4b05      	ldr	r3, [pc, #20]	@ (8005f1c <__i2b+0x24>)
 8005f08:	4805      	ldr	r0, [pc, #20]	@ (8005f20 <__i2b+0x28>)
 8005f0a:	f240 1145 	movw	r1, #325	@ 0x145
 8005f0e:	f000 fd09 	bl	8006924 <__assert_func>
 8005f12:	2301      	movs	r3, #1
 8005f14:	6144      	str	r4, [r0, #20]
 8005f16:	6103      	str	r3, [r0, #16]
 8005f18:	bd10      	pop	{r4, pc}
 8005f1a:	bf00      	nop
 8005f1c:	08008d98 	.word	0x08008d98
 8005f20:	08008da9 	.word	0x08008da9

08005f24 <__multiply>:
 8005f24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f28:	4617      	mov	r7, r2
 8005f2a:	690a      	ldr	r2, [r1, #16]
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	429a      	cmp	r2, r3
 8005f30:	bfa8      	it	ge
 8005f32:	463b      	movge	r3, r7
 8005f34:	4689      	mov	r9, r1
 8005f36:	bfa4      	itt	ge
 8005f38:	460f      	movge	r7, r1
 8005f3a:	4699      	movge	r9, r3
 8005f3c:	693d      	ldr	r5, [r7, #16]
 8005f3e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	6879      	ldr	r1, [r7, #4]
 8005f46:	eb05 060a 	add.w	r6, r5, sl
 8005f4a:	42b3      	cmp	r3, r6
 8005f4c:	b085      	sub	sp, #20
 8005f4e:	bfb8      	it	lt
 8005f50:	3101      	addlt	r1, #1
 8005f52:	f7ff fedd 	bl	8005d10 <_Balloc>
 8005f56:	b930      	cbnz	r0, 8005f66 <__multiply+0x42>
 8005f58:	4602      	mov	r2, r0
 8005f5a:	4b41      	ldr	r3, [pc, #260]	@ (8006060 <__multiply+0x13c>)
 8005f5c:	4841      	ldr	r0, [pc, #260]	@ (8006064 <__multiply+0x140>)
 8005f5e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005f62:	f000 fcdf 	bl	8006924 <__assert_func>
 8005f66:	f100 0414 	add.w	r4, r0, #20
 8005f6a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8005f6e:	4623      	mov	r3, r4
 8005f70:	2200      	movs	r2, #0
 8005f72:	4573      	cmp	r3, lr
 8005f74:	d320      	bcc.n	8005fb8 <__multiply+0x94>
 8005f76:	f107 0814 	add.w	r8, r7, #20
 8005f7a:	f109 0114 	add.w	r1, r9, #20
 8005f7e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8005f82:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8005f86:	9302      	str	r3, [sp, #8]
 8005f88:	1beb      	subs	r3, r5, r7
 8005f8a:	3b15      	subs	r3, #21
 8005f8c:	f023 0303 	bic.w	r3, r3, #3
 8005f90:	3304      	adds	r3, #4
 8005f92:	3715      	adds	r7, #21
 8005f94:	42bd      	cmp	r5, r7
 8005f96:	bf38      	it	cc
 8005f98:	2304      	movcc	r3, #4
 8005f9a:	9301      	str	r3, [sp, #4]
 8005f9c:	9b02      	ldr	r3, [sp, #8]
 8005f9e:	9103      	str	r1, [sp, #12]
 8005fa0:	428b      	cmp	r3, r1
 8005fa2:	d80c      	bhi.n	8005fbe <__multiply+0x9a>
 8005fa4:	2e00      	cmp	r6, #0
 8005fa6:	dd03      	ble.n	8005fb0 <__multiply+0x8c>
 8005fa8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d055      	beq.n	800605c <__multiply+0x138>
 8005fb0:	6106      	str	r6, [r0, #16]
 8005fb2:	b005      	add	sp, #20
 8005fb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fb8:	f843 2b04 	str.w	r2, [r3], #4
 8005fbc:	e7d9      	b.n	8005f72 <__multiply+0x4e>
 8005fbe:	f8b1 a000 	ldrh.w	sl, [r1]
 8005fc2:	f1ba 0f00 	cmp.w	sl, #0
 8005fc6:	d01f      	beq.n	8006008 <__multiply+0xe4>
 8005fc8:	46c4      	mov	ip, r8
 8005fca:	46a1      	mov	r9, r4
 8005fcc:	2700      	movs	r7, #0
 8005fce:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005fd2:	f8d9 3000 	ldr.w	r3, [r9]
 8005fd6:	fa1f fb82 	uxth.w	fp, r2
 8005fda:	b29b      	uxth	r3, r3
 8005fdc:	fb0a 330b 	mla	r3, sl, fp, r3
 8005fe0:	443b      	add	r3, r7
 8005fe2:	f8d9 7000 	ldr.w	r7, [r9]
 8005fe6:	0c12      	lsrs	r2, r2, #16
 8005fe8:	0c3f      	lsrs	r7, r7, #16
 8005fea:	fb0a 7202 	mla	r2, sl, r2, r7
 8005fee:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8005ff2:	b29b      	uxth	r3, r3
 8005ff4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005ff8:	4565      	cmp	r5, ip
 8005ffa:	f849 3b04 	str.w	r3, [r9], #4
 8005ffe:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006002:	d8e4      	bhi.n	8005fce <__multiply+0xaa>
 8006004:	9b01      	ldr	r3, [sp, #4]
 8006006:	50e7      	str	r7, [r4, r3]
 8006008:	9b03      	ldr	r3, [sp, #12]
 800600a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800600e:	3104      	adds	r1, #4
 8006010:	f1b9 0f00 	cmp.w	r9, #0
 8006014:	d020      	beq.n	8006058 <__multiply+0x134>
 8006016:	6823      	ldr	r3, [r4, #0]
 8006018:	4647      	mov	r7, r8
 800601a:	46a4      	mov	ip, r4
 800601c:	f04f 0a00 	mov.w	sl, #0
 8006020:	f8b7 b000 	ldrh.w	fp, [r7]
 8006024:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006028:	fb09 220b 	mla	r2, r9, fp, r2
 800602c:	4452      	add	r2, sl
 800602e:	b29b      	uxth	r3, r3
 8006030:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006034:	f84c 3b04 	str.w	r3, [ip], #4
 8006038:	f857 3b04 	ldr.w	r3, [r7], #4
 800603c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006040:	f8bc 3000 	ldrh.w	r3, [ip]
 8006044:	fb09 330a 	mla	r3, r9, sl, r3
 8006048:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800604c:	42bd      	cmp	r5, r7
 800604e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006052:	d8e5      	bhi.n	8006020 <__multiply+0xfc>
 8006054:	9a01      	ldr	r2, [sp, #4]
 8006056:	50a3      	str	r3, [r4, r2]
 8006058:	3404      	adds	r4, #4
 800605a:	e79f      	b.n	8005f9c <__multiply+0x78>
 800605c:	3e01      	subs	r6, #1
 800605e:	e7a1      	b.n	8005fa4 <__multiply+0x80>
 8006060:	08008d98 	.word	0x08008d98
 8006064:	08008da9 	.word	0x08008da9

08006068 <__pow5mult>:
 8006068:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800606c:	4615      	mov	r5, r2
 800606e:	f012 0203 	ands.w	r2, r2, #3
 8006072:	4607      	mov	r7, r0
 8006074:	460e      	mov	r6, r1
 8006076:	d007      	beq.n	8006088 <__pow5mult+0x20>
 8006078:	4c25      	ldr	r4, [pc, #148]	@ (8006110 <__pow5mult+0xa8>)
 800607a:	3a01      	subs	r2, #1
 800607c:	2300      	movs	r3, #0
 800607e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006082:	f7ff fea7 	bl	8005dd4 <__multadd>
 8006086:	4606      	mov	r6, r0
 8006088:	10ad      	asrs	r5, r5, #2
 800608a:	d03d      	beq.n	8006108 <__pow5mult+0xa0>
 800608c:	69fc      	ldr	r4, [r7, #28]
 800608e:	b97c      	cbnz	r4, 80060b0 <__pow5mult+0x48>
 8006090:	2010      	movs	r0, #16
 8006092:	f7ff fd87 	bl	8005ba4 <malloc>
 8006096:	4602      	mov	r2, r0
 8006098:	61f8      	str	r0, [r7, #28]
 800609a:	b928      	cbnz	r0, 80060a8 <__pow5mult+0x40>
 800609c:	4b1d      	ldr	r3, [pc, #116]	@ (8006114 <__pow5mult+0xac>)
 800609e:	481e      	ldr	r0, [pc, #120]	@ (8006118 <__pow5mult+0xb0>)
 80060a0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80060a4:	f000 fc3e 	bl	8006924 <__assert_func>
 80060a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80060ac:	6004      	str	r4, [r0, #0]
 80060ae:	60c4      	str	r4, [r0, #12]
 80060b0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80060b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80060b8:	b94c      	cbnz	r4, 80060ce <__pow5mult+0x66>
 80060ba:	f240 2171 	movw	r1, #625	@ 0x271
 80060be:	4638      	mov	r0, r7
 80060c0:	f7ff ff1a 	bl	8005ef8 <__i2b>
 80060c4:	2300      	movs	r3, #0
 80060c6:	f8c8 0008 	str.w	r0, [r8, #8]
 80060ca:	4604      	mov	r4, r0
 80060cc:	6003      	str	r3, [r0, #0]
 80060ce:	f04f 0900 	mov.w	r9, #0
 80060d2:	07eb      	lsls	r3, r5, #31
 80060d4:	d50a      	bpl.n	80060ec <__pow5mult+0x84>
 80060d6:	4631      	mov	r1, r6
 80060d8:	4622      	mov	r2, r4
 80060da:	4638      	mov	r0, r7
 80060dc:	f7ff ff22 	bl	8005f24 <__multiply>
 80060e0:	4631      	mov	r1, r6
 80060e2:	4680      	mov	r8, r0
 80060e4:	4638      	mov	r0, r7
 80060e6:	f7ff fe53 	bl	8005d90 <_Bfree>
 80060ea:	4646      	mov	r6, r8
 80060ec:	106d      	asrs	r5, r5, #1
 80060ee:	d00b      	beq.n	8006108 <__pow5mult+0xa0>
 80060f0:	6820      	ldr	r0, [r4, #0]
 80060f2:	b938      	cbnz	r0, 8006104 <__pow5mult+0x9c>
 80060f4:	4622      	mov	r2, r4
 80060f6:	4621      	mov	r1, r4
 80060f8:	4638      	mov	r0, r7
 80060fa:	f7ff ff13 	bl	8005f24 <__multiply>
 80060fe:	6020      	str	r0, [r4, #0]
 8006100:	f8c0 9000 	str.w	r9, [r0]
 8006104:	4604      	mov	r4, r0
 8006106:	e7e4      	b.n	80060d2 <__pow5mult+0x6a>
 8006108:	4630      	mov	r0, r6
 800610a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800610e:	bf00      	nop
 8006110:	08008e5c 	.word	0x08008e5c
 8006114:	08008d29 	.word	0x08008d29
 8006118:	08008da9 	.word	0x08008da9

0800611c <__lshift>:
 800611c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006120:	460c      	mov	r4, r1
 8006122:	6849      	ldr	r1, [r1, #4]
 8006124:	6923      	ldr	r3, [r4, #16]
 8006126:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800612a:	68a3      	ldr	r3, [r4, #8]
 800612c:	4607      	mov	r7, r0
 800612e:	4691      	mov	r9, r2
 8006130:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006134:	f108 0601 	add.w	r6, r8, #1
 8006138:	42b3      	cmp	r3, r6
 800613a:	db0b      	blt.n	8006154 <__lshift+0x38>
 800613c:	4638      	mov	r0, r7
 800613e:	f7ff fde7 	bl	8005d10 <_Balloc>
 8006142:	4605      	mov	r5, r0
 8006144:	b948      	cbnz	r0, 800615a <__lshift+0x3e>
 8006146:	4602      	mov	r2, r0
 8006148:	4b28      	ldr	r3, [pc, #160]	@ (80061ec <__lshift+0xd0>)
 800614a:	4829      	ldr	r0, [pc, #164]	@ (80061f0 <__lshift+0xd4>)
 800614c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006150:	f000 fbe8 	bl	8006924 <__assert_func>
 8006154:	3101      	adds	r1, #1
 8006156:	005b      	lsls	r3, r3, #1
 8006158:	e7ee      	b.n	8006138 <__lshift+0x1c>
 800615a:	2300      	movs	r3, #0
 800615c:	f100 0114 	add.w	r1, r0, #20
 8006160:	f100 0210 	add.w	r2, r0, #16
 8006164:	4618      	mov	r0, r3
 8006166:	4553      	cmp	r3, sl
 8006168:	db33      	blt.n	80061d2 <__lshift+0xb6>
 800616a:	6920      	ldr	r0, [r4, #16]
 800616c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006170:	f104 0314 	add.w	r3, r4, #20
 8006174:	f019 091f 	ands.w	r9, r9, #31
 8006178:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800617c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006180:	d02b      	beq.n	80061da <__lshift+0xbe>
 8006182:	f1c9 0e20 	rsb	lr, r9, #32
 8006186:	468a      	mov	sl, r1
 8006188:	2200      	movs	r2, #0
 800618a:	6818      	ldr	r0, [r3, #0]
 800618c:	fa00 f009 	lsl.w	r0, r0, r9
 8006190:	4310      	orrs	r0, r2
 8006192:	f84a 0b04 	str.w	r0, [sl], #4
 8006196:	f853 2b04 	ldr.w	r2, [r3], #4
 800619a:	459c      	cmp	ip, r3
 800619c:	fa22 f20e 	lsr.w	r2, r2, lr
 80061a0:	d8f3      	bhi.n	800618a <__lshift+0x6e>
 80061a2:	ebac 0304 	sub.w	r3, ip, r4
 80061a6:	3b15      	subs	r3, #21
 80061a8:	f023 0303 	bic.w	r3, r3, #3
 80061ac:	3304      	adds	r3, #4
 80061ae:	f104 0015 	add.w	r0, r4, #21
 80061b2:	4560      	cmp	r0, ip
 80061b4:	bf88      	it	hi
 80061b6:	2304      	movhi	r3, #4
 80061b8:	50ca      	str	r2, [r1, r3]
 80061ba:	b10a      	cbz	r2, 80061c0 <__lshift+0xa4>
 80061bc:	f108 0602 	add.w	r6, r8, #2
 80061c0:	3e01      	subs	r6, #1
 80061c2:	4638      	mov	r0, r7
 80061c4:	612e      	str	r6, [r5, #16]
 80061c6:	4621      	mov	r1, r4
 80061c8:	f7ff fde2 	bl	8005d90 <_Bfree>
 80061cc:	4628      	mov	r0, r5
 80061ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061d2:	f842 0f04 	str.w	r0, [r2, #4]!
 80061d6:	3301      	adds	r3, #1
 80061d8:	e7c5      	b.n	8006166 <__lshift+0x4a>
 80061da:	3904      	subs	r1, #4
 80061dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80061e0:	f841 2f04 	str.w	r2, [r1, #4]!
 80061e4:	459c      	cmp	ip, r3
 80061e6:	d8f9      	bhi.n	80061dc <__lshift+0xc0>
 80061e8:	e7ea      	b.n	80061c0 <__lshift+0xa4>
 80061ea:	bf00      	nop
 80061ec:	08008d98 	.word	0x08008d98
 80061f0:	08008da9 	.word	0x08008da9

080061f4 <__mcmp>:
 80061f4:	690a      	ldr	r2, [r1, #16]
 80061f6:	4603      	mov	r3, r0
 80061f8:	6900      	ldr	r0, [r0, #16]
 80061fa:	1a80      	subs	r0, r0, r2
 80061fc:	b530      	push	{r4, r5, lr}
 80061fe:	d10e      	bne.n	800621e <__mcmp+0x2a>
 8006200:	3314      	adds	r3, #20
 8006202:	3114      	adds	r1, #20
 8006204:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006208:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800620c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006210:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006214:	4295      	cmp	r5, r2
 8006216:	d003      	beq.n	8006220 <__mcmp+0x2c>
 8006218:	d205      	bcs.n	8006226 <__mcmp+0x32>
 800621a:	f04f 30ff 	mov.w	r0, #4294967295
 800621e:	bd30      	pop	{r4, r5, pc}
 8006220:	42a3      	cmp	r3, r4
 8006222:	d3f3      	bcc.n	800620c <__mcmp+0x18>
 8006224:	e7fb      	b.n	800621e <__mcmp+0x2a>
 8006226:	2001      	movs	r0, #1
 8006228:	e7f9      	b.n	800621e <__mcmp+0x2a>
	...

0800622c <__mdiff>:
 800622c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006230:	4689      	mov	r9, r1
 8006232:	4606      	mov	r6, r0
 8006234:	4611      	mov	r1, r2
 8006236:	4648      	mov	r0, r9
 8006238:	4614      	mov	r4, r2
 800623a:	f7ff ffdb 	bl	80061f4 <__mcmp>
 800623e:	1e05      	subs	r5, r0, #0
 8006240:	d112      	bne.n	8006268 <__mdiff+0x3c>
 8006242:	4629      	mov	r1, r5
 8006244:	4630      	mov	r0, r6
 8006246:	f7ff fd63 	bl	8005d10 <_Balloc>
 800624a:	4602      	mov	r2, r0
 800624c:	b928      	cbnz	r0, 800625a <__mdiff+0x2e>
 800624e:	4b3f      	ldr	r3, [pc, #252]	@ (800634c <__mdiff+0x120>)
 8006250:	f240 2137 	movw	r1, #567	@ 0x237
 8006254:	483e      	ldr	r0, [pc, #248]	@ (8006350 <__mdiff+0x124>)
 8006256:	f000 fb65 	bl	8006924 <__assert_func>
 800625a:	2301      	movs	r3, #1
 800625c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006260:	4610      	mov	r0, r2
 8006262:	b003      	add	sp, #12
 8006264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006268:	bfbc      	itt	lt
 800626a:	464b      	movlt	r3, r9
 800626c:	46a1      	movlt	r9, r4
 800626e:	4630      	mov	r0, r6
 8006270:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006274:	bfba      	itte	lt
 8006276:	461c      	movlt	r4, r3
 8006278:	2501      	movlt	r5, #1
 800627a:	2500      	movge	r5, #0
 800627c:	f7ff fd48 	bl	8005d10 <_Balloc>
 8006280:	4602      	mov	r2, r0
 8006282:	b918      	cbnz	r0, 800628c <__mdiff+0x60>
 8006284:	4b31      	ldr	r3, [pc, #196]	@ (800634c <__mdiff+0x120>)
 8006286:	f240 2145 	movw	r1, #581	@ 0x245
 800628a:	e7e3      	b.n	8006254 <__mdiff+0x28>
 800628c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006290:	6926      	ldr	r6, [r4, #16]
 8006292:	60c5      	str	r5, [r0, #12]
 8006294:	f109 0310 	add.w	r3, r9, #16
 8006298:	f109 0514 	add.w	r5, r9, #20
 800629c:	f104 0e14 	add.w	lr, r4, #20
 80062a0:	f100 0b14 	add.w	fp, r0, #20
 80062a4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80062a8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80062ac:	9301      	str	r3, [sp, #4]
 80062ae:	46d9      	mov	r9, fp
 80062b0:	f04f 0c00 	mov.w	ip, #0
 80062b4:	9b01      	ldr	r3, [sp, #4]
 80062b6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80062ba:	f853 af04 	ldr.w	sl, [r3, #4]!
 80062be:	9301      	str	r3, [sp, #4]
 80062c0:	fa1f f38a 	uxth.w	r3, sl
 80062c4:	4619      	mov	r1, r3
 80062c6:	b283      	uxth	r3, r0
 80062c8:	1acb      	subs	r3, r1, r3
 80062ca:	0c00      	lsrs	r0, r0, #16
 80062cc:	4463      	add	r3, ip
 80062ce:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80062d2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80062d6:	b29b      	uxth	r3, r3
 80062d8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80062dc:	4576      	cmp	r6, lr
 80062de:	f849 3b04 	str.w	r3, [r9], #4
 80062e2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80062e6:	d8e5      	bhi.n	80062b4 <__mdiff+0x88>
 80062e8:	1b33      	subs	r3, r6, r4
 80062ea:	3b15      	subs	r3, #21
 80062ec:	f023 0303 	bic.w	r3, r3, #3
 80062f0:	3415      	adds	r4, #21
 80062f2:	3304      	adds	r3, #4
 80062f4:	42a6      	cmp	r6, r4
 80062f6:	bf38      	it	cc
 80062f8:	2304      	movcc	r3, #4
 80062fa:	441d      	add	r5, r3
 80062fc:	445b      	add	r3, fp
 80062fe:	461e      	mov	r6, r3
 8006300:	462c      	mov	r4, r5
 8006302:	4544      	cmp	r4, r8
 8006304:	d30e      	bcc.n	8006324 <__mdiff+0xf8>
 8006306:	f108 0103 	add.w	r1, r8, #3
 800630a:	1b49      	subs	r1, r1, r5
 800630c:	f021 0103 	bic.w	r1, r1, #3
 8006310:	3d03      	subs	r5, #3
 8006312:	45a8      	cmp	r8, r5
 8006314:	bf38      	it	cc
 8006316:	2100      	movcc	r1, #0
 8006318:	440b      	add	r3, r1
 800631a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800631e:	b191      	cbz	r1, 8006346 <__mdiff+0x11a>
 8006320:	6117      	str	r7, [r2, #16]
 8006322:	e79d      	b.n	8006260 <__mdiff+0x34>
 8006324:	f854 1b04 	ldr.w	r1, [r4], #4
 8006328:	46e6      	mov	lr, ip
 800632a:	0c08      	lsrs	r0, r1, #16
 800632c:	fa1c fc81 	uxtah	ip, ip, r1
 8006330:	4471      	add	r1, lr
 8006332:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006336:	b289      	uxth	r1, r1
 8006338:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800633c:	f846 1b04 	str.w	r1, [r6], #4
 8006340:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006344:	e7dd      	b.n	8006302 <__mdiff+0xd6>
 8006346:	3f01      	subs	r7, #1
 8006348:	e7e7      	b.n	800631a <__mdiff+0xee>
 800634a:	bf00      	nop
 800634c:	08008d98 	.word	0x08008d98
 8006350:	08008da9 	.word	0x08008da9

08006354 <__d2b>:
 8006354:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006358:	460f      	mov	r7, r1
 800635a:	2101      	movs	r1, #1
 800635c:	ec59 8b10 	vmov	r8, r9, d0
 8006360:	4616      	mov	r6, r2
 8006362:	f7ff fcd5 	bl	8005d10 <_Balloc>
 8006366:	4604      	mov	r4, r0
 8006368:	b930      	cbnz	r0, 8006378 <__d2b+0x24>
 800636a:	4602      	mov	r2, r0
 800636c:	4b23      	ldr	r3, [pc, #140]	@ (80063fc <__d2b+0xa8>)
 800636e:	4824      	ldr	r0, [pc, #144]	@ (8006400 <__d2b+0xac>)
 8006370:	f240 310f 	movw	r1, #783	@ 0x30f
 8006374:	f000 fad6 	bl	8006924 <__assert_func>
 8006378:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800637c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006380:	b10d      	cbz	r5, 8006386 <__d2b+0x32>
 8006382:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006386:	9301      	str	r3, [sp, #4]
 8006388:	f1b8 0300 	subs.w	r3, r8, #0
 800638c:	d023      	beq.n	80063d6 <__d2b+0x82>
 800638e:	4668      	mov	r0, sp
 8006390:	9300      	str	r3, [sp, #0]
 8006392:	f7ff fd84 	bl	8005e9e <__lo0bits>
 8006396:	e9dd 1200 	ldrd	r1, r2, [sp]
 800639a:	b1d0      	cbz	r0, 80063d2 <__d2b+0x7e>
 800639c:	f1c0 0320 	rsb	r3, r0, #32
 80063a0:	fa02 f303 	lsl.w	r3, r2, r3
 80063a4:	430b      	orrs	r3, r1
 80063a6:	40c2      	lsrs	r2, r0
 80063a8:	6163      	str	r3, [r4, #20]
 80063aa:	9201      	str	r2, [sp, #4]
 80063ac:	9b01      	ldr	r3, [sp, #4]
 80063ae:	61a3      	str	r3, [r4, #24]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	bf0c      	ite	eq
 80063b4:	2201      	moveq	r2, #1
 80063b6:	2202      	movne	r2, #2
 80063b8:	6122      	str	r2, [r4, #16]
 80063ba:	b1a5      	cbz	r5, 80063e6 <__d2b+0x92>
 80063bc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80063c0:	4405      	add	r5, r0
 80063c2:	603d      	str	r5, [r7, #0]
 80063c4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80063c8:	6030      	str	r0, [r6, #0]
 80063ca:	4620      	mov	r0, r4
 80063cc:	b003      	add	sp, #12
 80063ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80063d2:	6161      	str	r1, [r4, #20]
 80063d4:	e7ea      	b.n	80063ac <__d2b+0x58>
 80063d6:	a801      	add	r0, sp, #4
 80063d8:	f7ff fd61 	bl	8005e9e <__lo0bits>
 80063dc:	9b01      	ldr	r3, [sp, #4]
 80063de:	6163      	str	r3, [r4, #20]
 80063e0:	3020      	adds	r0, #32
 80063e2:	2201      	movs	r2, #1
 80063e4:	e7e8      	b.n	80063b8 <__d2b+0x64>
 80063e6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80063ea:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80063ee:	6038      	str	r0, [r7, #0]
 80063f0:	6918      	ldr	r0, [r3, #16]
 80063f2:	f7ff fd35 	bl	8005e60 <__hi0bits>
 80063f6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80063fa:	e7e5      	b.n	80063c8 <__d2b+0x74>
 80063fc:	08008d98 	.word	0x08008d98
 8006400:	08008da9 	.word	0x08008da9

08006404 <__sfputc_r>:
 8006404:	6893      	ldr	r3, [r2, #8]
 8006406:	3b01      	subs	r3, #1
 8006408:	2b00      	cmp	r3, #0
 800640a:	b410      	push	{r4}
 800640c:	6093      	str	r3, [r2, #8]
 800640e:	da08      	bge.n	8006422 <__sfputc_r+0x1e>
 8006410:	6994      	ldr	r4, [r2, #24]
 8006412:	42a3      	cmp	r3, r4
 8006414:	db01      	blt.n	800641a <__sfputc_r+0x16>
 8006416:	290a      	cmp	r1, #10
 8006418:	d103      	bne.n	8006422 <__sfputc_r+0x1e>
 800641a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800641e:	f7fe bc0a 	b.w	8004c36 <__swbuf_r>
 8006422:	6813      	ldr	r3, [r2, #0]
 8006424:	1c58      	adds	r0, r3, #1
 8006426:	6010      	str	r0, [r2, #0]
 8006428:	7019      	strb	r1, [r3, #0]
 800642a:	4608      	mov	r0, r1
 800642c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006430:	4770      	bx	lr

08006432 <__sfputs_r>:
 8006432:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006434:	4606      	mov	r6, r0
 8006436:	460f      	mov	r7, r1
 8006438:	4614      	mov	r4, r2
 800643a:	18d5      	adds	r5, r2, r3
 800643c:	42ac      	cmp	r4, r5
 800643e:	d101      	bne.n	8006444 <__sfputs_r+0x12>
 8006440:	2000      	movs	r0, #0
 8006442:	e007      	b.n	8006454 <__sfputs_r+0x22>
 8006444:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006448:	463a      	mov	r2, r7
 800644a:	4630      	mov	r0, r6
 800644c:	f7ff ffda 	bl	8006404 <__sfputc_r>
 8006450:	1c43      	adds	r3, r0, #1
 8006452:	d1f3      	bne.n	800643c <__sfputs_r+0xa>
 8006454:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006458 <_vfiprintf_r>:
 8006458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800645c:	460d      	mov	r5, r1
 800645e:	b09d      	sub	sp, #116	@ 0x74
 8006460:	4614      	mov	r4, r2
 8006462:	4698      	mov	r8, r3
 8006464:	4606      	mov	r6, r0
 8006466:	b118      	cbz	r0, 8006470 <_vfiprintf_r+0x18>
 8006468:	6a03      	ldr	r3, [r0, #32]
 800646a:	b90b      	cbnz	r3, 8006470 <_vfiprintf_r+0x18>
 800646c:	f7fe faae 	bl	80049cc <__sinit>
 8006470:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006472:	07d9      	lsls	r1, r3, #31
 8006474:	d405      	bmi.n	8006482 <_vfiprintf_r+0x2a>
 8006476:	89ab      	ldrh	r3, [r5, #12]
 8006478:	059a      	lsls	r2, r3, #22
 800647a:	d402      	bmi.n	8006482 <_vfiprintf_r+0x2a>
 800647c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800647e:	f7fe fcec 	bl	8004e5a <__retarget_lock_acquire_recursive>
 8006482:	89ab      	ldrh	r3, [r5, #12]
 8006484:	071b      	lsls	r3, r3, #28
 8006486:	d501      	bpl.n	800648c <_vfiprintf_r+0x34>
 8006488:	692b      	ldr	r3, [r5, #16]
 800648a:	b99b      	cbnz	r3, 80064b4 <_vfiprintf_r+0x5c>
 800648c:	4629      	mov	r1, r5
 800648e:	4630      	mov	r0, r6
 8006490:	f7fe fc10 	bl	8004cb4 <__swsetup_r>
 8006494:	b170      	cbz	r0, 80064b4 <_vfiprintf_r+0x5c>
 8006496:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006498:	07dc      	lsls	r4, r3, #31
 800649a:	d504      	bpl.n	80064a6 <_vfiprintf_r+0x4e>
 800649c:	f04f 30ff 	mov.w	r0, #4294967295
 80064a0:	b01d      	add	sp, #116	@ 0x74
 80064a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064a6:	89ab      	ldrh	r3, [r5, #12]
 80064a8:	0598      	lsls	r0, r3, #22
 80064aa:	d4f7      	bmi.n	800649c <_vfiprintf_r+0x44>
 80064ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80064ae:	f7fe fcd5 	bl	8004e5c <__retarget_lock_release_recursive>
 80064b2:	e7f3      	b.n	800649c <_vfiprintf_r+0x44>
 80064b4:	2300      	movs	r3, #0
 80064b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80064b8:	2320      	movs	r3, #32
 80064ba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80064be:	f8cd 800c 	str.w	r8, [sp, #12]
 80064c2:	2330      	movs	r3, #48	@ 0x30
 80064c4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006674 <_vfiprintf_r+0x21c>
 80064c8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80064cc:	f04f 0901 	mov.w	r9, #1
 80064d0:	4623      	mov	r3, r4
 80064d2:	469a      	mov	sl, r3
 80064d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80064d8:	b10a      	cbz	r2, 80064de <_vfiprintf_r+0x86>
 80064da:	2a25      	cmp	r2, #37	@ 0x25
 80064dc:	d1f9      	bne.n	80064d2 <_vfiprintf_r+0x7a>
 80064de:	ebba 0b04 	subs.w	fp, sl, r4
 80064e2:	d00b      	beq.n	80064fc <_vfiprintf_r+0xa4>
 80064e4:	465b      	mov	r3, fp
 80064e6:	4622      	mov	r2, r4
 80064e8:	4629      	mov	r1, r5
 80064ea:	4630      	mov	r0, r6
 80064ec:	f7ff ffa1 	bl	8006432 <__sfputs_r>
 80064f0:	3001      	adds	r0, #1
 80064f2:	f000 80a7 	beq.w	8006644 <_vfiprintf_r+0x1ec>
 80064f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80064f8:	445a      	add	r2, fp
 80064fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80064fc:	f89a 3000 	ldrb.w	r3, [sl]
 8006500:	2b00      	cmp	r3, #0
 8006502:	f000 809f 	beq.w	8006644 <_vfiprintf_r+0x1ec>
 8006506:	2300      	movs	r3, #0
 8006508:	f04f 32ff 	mov.w	r2, #4294967295
 800650c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006510:	f10a 0a01 	add.w	sl, sl, #1
 8006514:	9304      	str	r3, [sp, #16]
 8006516:	9307      	str	r3, [sp, #28]
 8006518:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800651c:	931a      	str	r3, [sp, #104]	@ 0x68
 800651e:	4654      	mov	r4, sl
 8006520:	2205      	movs	r2, #5
 8006522:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006526:	4853      	ldr	r0, [pc, #332]	@ (8006674 <_vfiprintf_r+0x21c>)
 8006528:	f7f9 fe72 	bl	8000210 <memchr>
 800652c:	9a04      	ldr	r2, [sp, #16]
 800652e:	b9d8      	cbnz	r0, 8006568 <_vfiprintf_r+0x110>
 8006530:	06d1      	lsls	r1, r2, #27
 8006532:	bf44      	itt	mi
 8006534:	2320      	movmi	r3, #32
 8006536:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800653a:	0713      	lsls	r3, r2, #28
 800653c:	bf44      	itt	mi
 800653e:	232b      	movmi	r3, #43	@ 0x2b
 8006540:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006544:	f89a 3000 	ldrb.w	r3, [sl]
 8006548:	2b2a      	cmp	r3, #42	@ 0x2a
 800654a:	d015      	beq.n	8006578 <_vfiprintf_r+0x120>
 800654c:	9a07      	ldr	r2, [sp, #28]
 800654e:	4654      	mov	r4, sl
 8006550:	2000      	movs	r0, #0
 8006552:	f04f 0c0a 	mov.w	ip, #10
 8006556:	4621      	mov	r1, r4
 8006558:	f811 3b01 	ldrb.w	r3, [r1], #1
 800655c:	3b30      	subs	r3, #48	@ 0x30
 800655e:	2b09      	cmp	r3, #9
 8006560:	d94b      	bls.n	80065fa <_vfiprintf_r+0x1a2>
 8006562:	b1b0      	cbz	r0, 8006592 <_vfiprintf_r+0x13a>
 8006564:	9207      	str	r2, [sp, #28]
 8006566:	e014      	b.n	8006592 <_vfiprintf_r+0x13a>
 8006568:	eba0 0308 	sub.w	r3, r0, r8
 800656c:	fa09 f303 	lsl.w	r3, r9, r3
 8006570:	4313      	orrs	r3, r2
 8006572:	9304      	str	r3, [sp, #16]
 8006574:	46a2      	mov	sl, r4
 8006576:	e7d2      	b.n	800651e <_vfiprintf_r+0xc6>
 8006578:	9b03      	ldr	r3, [sp, #12]
 800657a:	1d19      	adds	r1, r3, #4
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	9103      	str	r1, [sp, #12]
 8006580:	2b00      	cmp	r3, #0
 8006582:	bfbb      	ittet	lt
 8006584:	425b      	neglt	r3, r3
 8006586:	f042 0202 	orrlt.w	r2, r2, #2
 800658a:	9307      	strge	r3, [sp, #28]
 800658c:	9307      	strlt	r3, [sp, #28]
 800658e:	bfb8      	it	lt
 8006590:	9204      	strlt	r2, [sp, #16]
 8006592:	7823      	ldrb	r3, [r4, #0]
 8006594:	2b2e      	cmp	r3, #46	@ 0x2e
 8006596:	d10a      	bne.n	80065ae <_vfiprintf_r+0x156>
 8006598:	7863      	ldrb	r3, [r4, #1]
 800659a:	2b2a      	cmp	r3, #42	@ 0x2a
 800659c:	d132      	bne.n	8006604 <_vfiprintf_r+0x1ac>
 800659e:	9b03      	ldr	r3, [sp, #12]
 80065a0:	1d1a      	adds	r2, r3, #4
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	9203      	str	r2, [sp, #12]
 80065a6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80065aa:	3402      	adds	r4, #2
 80065ac:	9305      	str	r3, [sp, #20]
 80065ae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006684 <_vfiprintf_r+0x22c>
 80065b2:	7821      	ldrb	r1, [r4, #0]
 80065b4:	2203      	movs	r2, #3
 80065b6:	4650      	mov	r0, sl
 80065b8:	f7f9 fe2a 	bl	8000210 <memchr>
 80065bc:	b138      	cbz	r0, 80065ce <_vfiprintf_r+0x176>
 80065be:	9b04      	ldr	r3, [sp, #16]
 80065c0:	eba0 000a 	sub.w	r0, r0, sl
 80065c4:	2240      	movs	r2, #64	@ 0x40
 80065c6:	4082      	lsls	r2, r0
 80065c8:	4313      	orrs	r3, r2
 80065ca:	3401      	adds	r4, #1
 80065cc:	9304      	str	r3, [sp, #16]
 80065ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065d2:	4829      	ldr	r0, [pc, #164]	@ (8006678 <_vfiprintf_r+0x220>)
 80065d4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80065d8:	2206      	movs	r2, #6
 80065da:	f7f9 fe19 	bl	8000210 <memchr>
 80065de:	2800      	cmp	r0, #0
 80065e0:	d03f      	beq.n	8006662 <_vfiprintf_r+0x20a>
 80065e2:	4b26      	ldr	r3, [pc, #152]	@ (800667c <_vfiprintf_r+0x224>)
 80065e4:	bb1b      	cbnz	r3, 800662e <_vfiprintf_r+0x1d6>
 80065e6:	9b03      	ldr	r3, [sp, #12]
 80065e8:	3307      	adds	r3, #7
 80065ea:	f023 0307 	bic.w	r3, r3, #7
 80065ee:	3308      	adds	r3, #8
 80065f0:	9303      	str	r3, [sp, #12]
 80065f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065f4:	443b      	add	r3, r7
 80065f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80065f8:	e76a      	b.n	80064d0 <_vfiprintf_r+0x78>
 80065fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80065fe:	460c      	mov	r4, r1
 8006600:	2001      	movs	r0, #1
 8006602:	e7a8      	b.n	8006556 <_vfiprintf_r+0xfe>
 8006604:	2300      	movs	r3, #0
 8006606:	3401      	adds	r4, #1
 8006608:	9305      	str	r3, [sp, #20]
 800660a:	4619      	mov	r1, r3
 800660c:	f04f 0c0a 	mov.w	ip, #10
 8006610:	4620      	mov	r0, r4
 8006612:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006616:	3a30      	subs	r2, #48	@ 0x30
 8006618:	2a09      	cmp	r2, #9
 800661a:	d903      	bls.n	8006624 <_vfiprintf_r+0x1cc>
 800661c:	2b00      	cmp	r3, #0
 800661e:	d0c6      	beq.n	80065ae <_vfiprintf_r+0x156>
 8006620:	9105      	str	r1, [sp, #20]
 8006622:	e7c4      	b.n	80065ae <_vfiprintf_r+0x156>
 8006624:	fb0c 2101 	mla	r1, ip, r1, r2
 8006628:	4604      	mov	r4, r0
 800662a:	2301      	movs	r3, #1
 800662c:	e7f0      	b.n	8006610 <_vfiprintf_r+0x1b8>
 800662e:	ab03      	add	r3, sp, #12
 8006630:	9300      	str	r3, [sp, #0]
 8006632:	462a      	mov	r2, r5
 8006634:	4b12      	ldr	r3, [pc, #72]	@ (8006680 <_vfiprintf_r+0x228>)
 8006636:	a904      	add	r1, sp, #16
 8006638:	4630      	mov	r0, r6
 800663a:	f7fd fd85 	bl	8004148 <_printf_float>
 800663e:	4607      	mov	r7, r0
 8006640:	1c78      	adds	r0, r7, #1
 8006642:	d1d6      	bne.n	80065f2 <_vfiprintf_r+0x19a>
 8006644:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006646:	07d9      	lsls	r1, r3, #31
 8006648:	d405      	bmi.n	8006656 <_vfiprintf_r+0x1fe>
 800664a:	89ab      	ldrh	r3, [r5, #12]
 800664c:	059a      	lsls	r2, r3, #22
 800664e:	d402      	bmi.n	8006656 <_vfiprintf_r+0x1fe>
 8006650:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006652:	f7fe fc03 	bl	8004e5c <__retarget_lock_release_recursive>
 8006656:	89ab      	ldrh	r3, [r5, #12]
 8006658:	065b      	lsls	r3, r3, #25
 800665a:	f53f af1f 	bmi.w	800649c <_vfiprintf_r+0x44>
 800665e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006660:	e71e      	b.n	80064a0 <_vfiprintf_r+0x48>
 8006662:	ab03      	add	r3, sp, #12
 8006664:	9300      	str	r3, [sp, #0]
 8006666:	462a      	mov	r2, r5
 8006668:	4b05      	ldr	r3, [pc, #20]	@ (8006680 <_vfiprintf_r+0x228>)
 800666a:	a904      	add	r1, sp, #16
 800666c:	4630      	mov	r0, r6
 800666e:	f7fe f803 	bl	8004678 <_printf_i>
 8006672:	e7e4      	b.n	800663e <_vfiprintf_r+0x1e6>
 8006674:	08008e02 	.word	0x08008e02
 8006678:	08008e0c 	.word	0x08008e0c
 800667c:	08004149 	.word	0x08004149
 8006680:	08006433 	.word	0x08006433
 8006684:	08008e08 	.word	0x08008e08

08006688 <__sflush_r>:
 8006688:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800668c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006690:	0716      	lsls	r6, r2, #28
 8006692:	4605      	mov	r5, r0
 8006694:	460c      	mov	r4, r1
 8006696:	d454      	bmi.n	8006742 <__sflush_r+0xba>
 8006698:	684b      	ldr	r3, [r1, #4]
 800669a:	2b00      	cmp	r3, #0
 800669c:	dc02      	bgt.n	80066a4 <__sflush_r+0x1c>
 800669e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	dd48      	ble.n	8006736 <__sflush_r+0xae>
 80066a4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80066a6:	2e00      	cmp	r6, #0
 80066a8:	d045      	beq.n	8006736 <__sflush_r+0xae>
 80066aa:	2300      	movs	r3, #0
 80066ac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80066b0:	682f      	ldr	r7, [r5, #0]
 80066b2:	6a21      	ldr	r1, [r4, #32]
 80066b4:	602b      	str	r3, [r5, #0]
 80066b6:	d030      	beq.n	800671a <__sflush_r+0x92>
 80066b8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80066ba:	89a3      	ldrh	r3, [r4, #12]
 80066bc:	0759      	lsls	r1, r3, #29
 80066be:	d505      	bpl.n	80066cc <__sflush_r+0x44>
 80066c0:	6863      	ldr	r3, [r4, #4]
 80066c2:	1ad2      	subs	r2, r2, r3
 80066c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80066c6:	b10b      	cbz	r3, 80066cc <__sflush_r+0x44>
 80066c8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80066ca:	1ad2      	subs	r2, r2, r3
 80066cc:	2300      	movs	r3, #0
 80066ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80066d0:	6a21      	ldr	r1, [r4, #32]
 80066d2:	4628      	mov	r0, r5
 80066d4:	47b0      	blx	r6
 80066d6:	1c43      	adds	r3, r0, #1
 80066d8:	89a3      	ldrh	r3, [r4, #12]
 80066da:	d106      	bne.n	80066ea <__sflush_r+0x62>
 80066dc:	6829      	ldr	r1, [r5, #0]
 80066de:	291d      	cmp	r1, #29
 80066e0:	d82b      	bhi.n	800673a <__sflush_r+0xb2>
 80066e2:	4a2a      	ldr	r2, [pc, #168]	@ (800678c <__sflush_r+0x104>)
 80066e4:	40ca      	lsrs	r2, r1
 80066e6:	07d6      	lsls	r6, r2, #31
 80066e8:	d527      	bpl.n	800673a <__sflush_r+0xb2>
 80066ea:	2200      	movs	r2, #0
 80066ec:	6062      	str	r2, [r4, #4]
 80066ee:	04d9      	lsls	r1, r3, #19
 80066f0:	6922      	ldr	r2, [r4, #16]
 80066f2:	6022      	str	r2, [r4, #0]
 80066f4:	d504      	bpl.n	8006700 <__sflush_r+0x78>
 80066f6:	1c42      	adds	r2, r0, #1
 80066f8:	d101      	bne.n	80066fe <__sflush_r+0x76>
 80066fa:	682b      	ldr	r3, [r5, #0]
 80066fc:	b903      	cbnz	r3, 8006700 <__sflush_r+0x78>
 80066fe:	6560      	str	r0, [r4, #84]	@ 0x54
 8006700:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006702:	602f      	str	r7, [r5, #0]
 8006704:	b1b9      	cbz	r1, 8006736 <__sflush_r+0xae>
 8006706:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800670a:	4299      	cmp	r1, r3
 800670c:	d002      	beq.n	8006714 <__sflush_r+0x8c>
 800670e:	4628      	mov	r0, r5
 8006710:	f7ff f9fe 	bl	8005b10 <_free_r>
 8006714:	2300      	movs	r3, #0
 8006716:	6363      	str	r3, [r4, #52]	@ 0x34
 8006718:	e00d      	b.n	8006736 <__sflush_r+0xae>
 800671a:	2301      	movs	r3, #1
 800671c:	4628      	mov	r0, r5
 800671e:	47b0      	blx	r6
 8006720:	4602      	mov	r2, r0
 8006722:	1c50      	adds	r0, r2, #1
 8006724:	d1c9      	bne.n	80066ba <__sflush_r+0x32>
 8006726:	682b      	ldr	r3, [r5, #0]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d0c6      	beq.n	80066ba <__sflush_r+0x32>
 800672c:	2b1d      	cmp	r3, #29
 800672e:	d001      	beq.n	8006734 <__sflush_r+0xac>
 8006730:	2b16      	cmp	r3, #22
 8006732:	d11e      	bne.n	8006772 <__sflush_r+0xea>
 8006734:	602f      	str	r7, [r5, #0]
 8006736:	2000      	movs	r0, #0
 8006738:	e022      	b.n	8006780 <__sflush_r+0xf8>
 800673a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800673e:	b21b      	sxth	r3, r3
 8006740:	e01b      	b.n	800677a <__sflush_r+0xf2>
 8006742:	690f      	ldr	r7, [r1, #16]
 8006744:	2f00      	cmp	r7, #0
 8006746:	d0f6      	beq.n	8006736 <__sflush_r+0xae>
 8006748:	0793      	lsls	r3, r2, #30
 800674a:	680e      	ldr	r6, [r1, #0]
 800674c:	bf08      	it	eq
 800674e:	694b      	ldreq	r3, [r1, #20]
 8006750:	600f      	str	r7, [r1, #0]
 8006752:	bf18      	it	ne
 8006754:	2300      	movne	r3, #0
 8006756:	eba6 0807 	sub.w	r8, r6, r7
 800675a:	608b      	str	r3, [r1, #8]
 800675c:	f1b8 0f00 	cmp.w	r8, #0
 8006760:	dde9      	ble.n	8006736 <__sflush_r+0xae>
 8006762:	6a21      	ldr	r1, [r4, #32]
 8006764:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006766:	4643      	mov	r3, r8
 8006768:	463a      	mov	r2, r7
 800676a:	4628      	mov	r0, r5
 800676c:	47b0      	blx	r6
 800676e:	2800      	cmp	r0, #0
 8006770:	dc08      	bgt.n	8006784 <__sflush_r+0xfc>
 8006772:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006776:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800677a:	81a3      	strh	r3, [r4, #12]
 800677c:	f04f 30ff 	mov.w	r0, #4294967295
 8006780:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006784:	4407      	add	r7, r0
 8006786:	eba8 0800 	sub.w	r8, r8, r0
 800678a:	e7e7      	b.n	800675c <__sflush_r+0xd4>
 800678c:	20400001 	.word	0x20400001

08006790 <_fflush_r>:
 8006790:	b538      	push	{r3, r4, r5, lr}
 8006792:	690b      	ldr	r3, [r1, #16]
 8006794:	4605      	mov	r5, r0
 8006796:	460c      	mov	r4, r1
 8006798:	b913      	cbnz	r3, 80067a0 <_fflush_r+0x10>
 800679a:	2500      	movs	r5, #0
 800679c:	4628      	mov	r0, r5
 800679e:	bd38      	pop	{r3, r4, r5, pc}
 80067a0:	b118      	cbz	r0, 80067aa <_fflush_r+0x1a>
 80067a2:	6a03      	ldr	r3, [r0, #32]
 80067a4:	b90b      	cbnz	r3, 80067aa <_fflush_r+0x1a>
 80067a6:	f7fe f911 	bl	80049cc <__sinit>
 80067aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d0f3      	beq.n	800679a <_fflush_r+0xa>
 80067b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80067b4:	07d0      	lsls	r0, r2, #31
 80067b6:	d404      	bmi.n	80067c2 <_fflush_r+0x32>
 80067b8:	0599      	lsls	r1, r3, #22
 80067ba:	d402      	bmi.n	80067c2 <_fflush_r+0x32>
 80067bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80067be:	f7fe fb4c 	bl	8004e5a <__retarget_lock_acquire_recursive>
 80067c2:	4628      	mov	r0, r5
 80067c4:	4621      	mov	r1, r4
 80067c6:	f7ff ff5f 	bl	8006688 <__sflush_r>
 80067ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80067cc:	07da      	lsls	r2, r3, #31
 80067ce:	4605      	mov	r5, r0
 80067d0:	d4e4      	bmi.n	800679c <_fflush_r+0xc>
 80067d2:	89a3      	ldrh	r3, [r4, #12]
 80067d4:	059b      	lsls	r3, r3, #22
 80067d6:	d4e1      	bmi.n	800679c <_fflush_r+0xc>
 80067d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80067da:	f7fe fb3f 	bl	8004e5c <__retarget_lock_release_recursive>
 80067de:	e7dd      	b.n	800679c <_fflush_r+0xc>

080067e0 <__swhatbuf_r>:
 80067e0:	b570      	push	{r4, r5, r6, lr}
 80067e2:	460c      	mov	r4, r1
 80067e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067e8:	2900      	cmp	r1, #0
 80067ea:	b096      	sub	sp, #88	@ 0x58
 80067ec:	4615      	mov	r5, r2
 80067ee:	461e      	mov	r6, r3
 80067f0:	da0d      	bge.n	800680e <__swhatbuf_r+0x2e>
 80067f2:	89a3      	ldrh	r3, [r4, #12]
 80067f4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80067f8:	f04f 0100 	mov.w	r1, #0
 80067fc:	bf14      	ite	ne
 80067fe:	2340      	movne	r3, #64	@ 0x40
 8006800:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006804:	2000      	movs	r0, #0
 8006806:	6031      	str	r1, [r6, #0]
 8006808:	602b      	str	r3, [r5, #0]
 800680a:	b016      	add	sp, #88	@ 0x58
 800680c:	bd70      	pop	{r4, r5, r6, pc}
 800680e:	466a      	mov	r2, sp
 8006810:	f000 f848 	bl	80068a4 <_fstat_r>
 8006814:	2800      	cmp	r0, #0
 8006816:	dbec      	blt.n	80067f2 <__swhatbuf_r+0x12>
 8006818:	9901      	ldr	r1, [sp, #4]
 800681a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800681e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006822:	4259      	negs	r1, r3
 8006824:	4159      	adcs	r1, r3
 8006826:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800682a:	e7eb      	b.n	8006804 <__swhatbuf_r+0x24>

0800682c <__smakebuf_r>:
 800682c:	898b      	ldrh	r3, [r1, #12]
 800682e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006830:	079d      	lsls	r5, r3, #30
 8006832:	4606      	mov	r6, r0
 8006834:	460c      	mov	r4, r1
 8006836:	d507      	bpl.n	8006848 <__smakebuf_r+0x1c>
 8006838:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800683c:	6023      	str	r3, [r4, #0]
 800683e:	6123      	str	r3, [r4, #16]
 8006840:	2301      	movs	r3, #1
 8006842:	6163      	str	r3, [r4, #20]
 8006844:	b003      	add	sp, #12
 8006846:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006848:	ab01      	add	r3, sp, #4
 800684a:	466a      	mov	r2, sp
 800684c:	f7ff ffc8 	bl	80067e0 <__swhatbuf_r>
 8006850:	9f00      	ldr	r7, [sp, #0]
 8006852:	4605      	mov	r5, r0
 8006854:	4639      	mov	r1, r7
 8006856:	4630      	mov	r0, r6
 8006858:	f7ff f9ce 	bl	8005bf8 <_malloc_r>
 800685c:	b948      	cbnz	r0, 8006872 <__smakebuf_r+0x46>
 800685e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006862:	059a      	lsls	r2, r3, #22
 8006864:	d4ee      	bmi.n	8006844 <__smakebuf_r+0x18>
 8006866:	f023 0303 	bic.w	r3, r3, #3
 800686a:	f043 0302 	orr.w	r3, r3, #2
 800686e:	81a3      	strh	r3, [r4, #12]
 8006870:	e7e2      	b.n	8006838 <__smakebuf_r+0xc>
 8006872:	89a3      	ldrh	r3, [r4, #12]
 8006874:	6020      	str	r0, [r4, #0]
 8006876:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800687a:	81a3      	strh	r3, [r4, #12]
 800687c:	9b01      	ldr	r3, [sp, #4]
 800687e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006882:	b15b      	cbz	r3, 800689c <__smakebuf_r+0x70>
 8006884:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006888:	4630      	mov	r0, r6
 800688a:	f000 f81d 	bl	80068c8 <_isatty_r>
 800688e:	b128      	cbz	r0, 800689c <__smakebuf_r+0x70>
 8006890:	89a3      	ldrh	r3, [r4, #12]
 8006892:	f023 0303 	bic.w	r3, r3, #3
 8006896:	f043 0301 	orr.w	r3, r3, #1
 800689a:	81a3      	strh	r3, [r4, #12]
 800689c:	89a3      	ldrh	r3, [r4, #12]
 800689e:	431d      	orrs	r5, r3
 80068a0:	81a5      	strh	r5, [r4, #12]
 80068a2:	e7cf      	b.n	8006844 <__smakebuf_r+0x18>

080068a4 <_fstat_r>:
 80068a4:	b538      	push	{r3, r4, r5, lr}
 80068a6:	4d07      	ldr	r5, [pc, #28]	@ (80068c4 <_fstat_r+0x20>)
 80068a8:	2300      	movs	r3, #0
 80068aa:	4604      	mov	r4, r0
 80068ac:	4608      	mov	r0, r1
 80068ae:	4611      	mov	r1, r2
 80068b0:	602b      	str	r3, [r5, #0]
 80068b2:	f7fb f9ad 	bl	8001c10 <_fstat>
 80068b6:	1c43      	adds	r3, r0, #1
 80068b8:	d102      	bne.n	80068c0 <_fstat_r+0x1c>
 80068ba:	682b      	ldr	r3, [r5, #0]
 80068bc:	b103      	cbz	r3, 80068c0 <_fstat_r+0x1c>
 80068be:	6023      	str	r3, [r4, #0]
 80068c0:	bd38      	pop	{r3, r4, r5, pc}
 80068c2:	bf00      	nop
 80068c4:	200003f8 	.word	0x200003f8

080068c8 <_isatty_r>:
 80068c8:	b538      	push	{r3, r4, r5, lr}
 80068ca:	4d06      	ldr	r5, [pc, #24]	@ (80068e4 <_isatty_r+0x1c>)
 80068cc:	2300      	movs	r3, #0
 80068ce:	4604      	mov	r4, r0
 80068d0:	4608      	mov	r0, r1
 80068d2:	602b      	str	r3, [r5, #0]
 80068d4:	f7fb f9ac 	bl	8001c30 <_isatty>
 80068d8:	1c43      	adds	r3, r0, #1
 80068da:	d102      	bne.n	80068e2 <_isatty_r+0x1a>
 80068dc:	682b      	ldr	r3, [r5, #0]
 80068de:	b103      	cbz	r3, 80068e2 <_isatty_r+0x1a>
 80068e0:	6023      	str	r3, [r4, #0]
 80068e2:	bd38      	pop	{r3, r4, r5, pc}
 80068e4:	200003f8 	.word	0x200003f8

080068e8 <_sbrk_r>:
 80068e8:	b538      	push	{r3, r4, r5, lr}
 80068ea:	4d06      	ldr	r5, [pc, #24]	@ (8006904 <_sbrk_r+0x1c>)
 80068ec:	2300      	movs	r3, #0
 80068ee:	4604      	mov	r4, r0
 80068f0:	4608      	mov	r0, r1
 80068f2:	602b      	str	r3, [r5, #0]
 80068f4:	f7fb f9b4 	bl	8001c60 <_sbrk>
 80068f8:	1c43      	adds	r3, r0, #1
 80068fa:	d102      	bne.n	8006902 <_sbrk_r+0x1a>
 80068fc:	682b      	ldr	r3, [r5, #0]
 80068fe:	b103      	cbz	r3, 8006902 <_sbrk_r+0x1a>
 8006900:	6023      	str	r3, [r4, #0]
 8006902:	bd38      	pop	{r3, r4, r5, pc}
 8006904:	200003f8 	.word	0x200003f8

08006908 <memcpy>:
 8006908:	440a      	add	r2, r1
 800690a:	4291      	cmp	r1, r2
 800690c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006910:	d100      	bne.n	8006914 <memcpy+0xc>
 8006912:	4770      	bx	lr
 8006914:	b510      	push	{r4, lr}
 8006916:	f811 4b01 	ldrb.w	r4, [r1], #1
 800691a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800691e:	4291      	cmp	r1, r2
 8006920:	d1f9      	bne.n	8006916 <memcpy+0xe>
 8006922:	bd10      	pop	{r4, pc}

08006924 <__assert_func>:
 8006924:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006926:	4614      	mov	r4, r2
 8006928:	461a      	mov	r2, r3
 800692a:	4b09      	ldr	r3, [pc, #36]	@ (8006950 <__assert_func+0x2c>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4605      	mov	r5, r0
 8006930:	68d8      	ldr	r0, [r3, #12]
 8006932:	b14c      	cbz	r4, 8006948 <__assert_func+0x24>
 8006934:	4b07      	ldr	r3, [pc, #28]	@ (8006954 <__assert_func+0x30>)
 8006936:	9100      	str	r1, [sp, #0]
 8006938:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800693c:	4906      	ldr	r1, [pc, #24]	@ (8006958 <__assert_func+0x34>)
 800693e:	462b      	mov	r3, r5
 8006940:	f000 f842 	bl	80069c8 <fiprintf>
 8006944:	f000 f852 	bl	80069ec <abort>
 8006948:	4b04      	ldr	r3, [pc, #16]	@ (800695c <__assert_func+0x38>)
 800694a:	461c      	mov	r4, r3
 800694c:	e7f3      	b.n	8006936 <__assert_func+0x12>
 800694e:	bf00      	nop
 8006950:	20000018 	.word	0x20000018
 8006954:	08008e1d 	.word	0x08008e1d
 8006958:	08008e2a 	.word	0x08008e2a
 800695c:	08008e58 	.word	0x08008e58

08006960 <_calloc_r>:
 8006960:	b570      	push	{r4, r5, r6, lr}
 8006962:	fba1 5402 	umull	r5, r4, r1, r2
 8006966:	b934      	cbnz	r4, 8006976 <_calloc_r+0x16>
 8006968:	4629      	mov	r1, r5
 800696a:	f7ff f945 	bl	8005bf8 <_malloc_r>
 800696e:	4606      	mov	r6, r0
 8006970:	b928      	cbnz	r0, 800697e <_calloc_r+0x1e>
 8006972:	4630      	mov	r0, r6
 8006974:	bd70      	pop	{r4, r5, r6, pc}
 8006976:	220c      	movs	r2, #12
 8006978:	6002      	str	r2, [r0, #0]
 800697a:	2600      	movs	r6, #0
 800697c:	e7f9      	b.n	8006972 <_calloc_r+0x12>
 800697e:	462a      	mov	r2, r5
 8006980:	4621      	mov	r1, r4
 8006982:	f7fe f9ed 	bl	8004d60 <memset>
 8006986:	e7f4      	b.n	8006972 <_calloc_r+0x12>

08006988 <__ascii_mbtowc>:
 8006988:	b082      	sub	sp, #8
 800698a:	b901      	cbnz	r1, 800698e <__ascii_mbtowc+0x6>
 800698c:	a901      	add	r1, sp, #4
 800698e:	b142      	cbz	r2, 80069a2 <__ascii_mbtowc+0x1a>
 8006990:	b14b      	cbz	r3, 80069a6 <__ascii_mbtowc+0x1e>
 8006992:	7813      	ldrb	r3, [r2, #0]
 8006994:	600b      	str	r3, [r1, #0]
 8006996:	7812      	ldrb	r2, [r2, #0]
 8006998:	1e10      	subs	r0, r2, #0
 800699a:	bf18      	it	ne
 800699c:	2001      	movne	r0, #1
 800699e:	b002      	add	sp, #8
 80069a0:	4770      	bx	lr
 80069a2:	4610      	mov	r0, r2
 80069a4:	e7fb      	b.n	800699e <__ascii_mbtowc+0x16>
 80069a6:	f06f 0001 	mvn.w	r0, #1
 80069aa:	e7f8      	b.n	800699e <__ascii_mbtowc+0x16>

080069ac <__ascii_wctomb>:
 80069ac:	4603      	mov	r3, r0
 80069ae:	4608      	mov	r0, r1
 80069b0:	b141      	cbz	r1, 80069c4 <__ascii_wctomb+0x18>
 80069b2:	2aff      	cmp	r2, #255	@ 0xff
 80069b4:	d904      	bls.n	80069c0 <__ascii_wctomb+0x14>
 80069b6:	228a      	movs	r2, #138	@ 0x8a
 80069b8:	601a      	str	r2, [r3, #0]
 80069ba:	f04f 30ff 	mov.w	r0, #4294967295
 80069be:	4770      	bx	lr
 80069c0:	700a      	strb	r2, [r1, #0]
 80069c2:	2001      	movs	r0, #1
 80069c4:	4770      	bx	lr
	...

080069c8 <fiprintf>:
 80069c8:	b40e      	push	{r1, r2, r3}
 80069ca:	b503      	push	{r0, r1, lr}
 80069cc:	4601      	mov	r1, r0
 80069ce:	ab03      	add	r3, sp, #12
 80069d0:	4805      	ldr	r0, [pc, #20]	@ (80069e8 <fiprintf+0x20>)
 80069d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80069d6:	6800      	ldr	r0, [r0, #0]
 80069d8:	9301      	str	r3, [sp, #4]
 80069da:	f7ff fd3d 	bl	8006458 <_vfiprintf_r>
 80069de:	b002      	add	sp, #8
 80069e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80069e4:	b003      	add	sp, #12
 80069e6:	4770      	bx	lr
 80069e8:	20000018 	.word	0x20000018

080069ec <abort>:
 80069ec:	b508      	push	{r3, lr}
 80069ee:	2006      	movs	r0, #6
 80069f0:	f000 f82c 	bl	8006a4c <raise>
 80069f4:	2001      	movs	r0, #1
 80069f6:	f7fb f8d7 	bl	8001ba8 <_exit>

080069fa <_raise_r>:
 80069fa:	291f      	cmp	r1, #31
 80069fc:	b538      	push	{r3, r4, r5, lr}
 80069fe:	4605      	mov	r5, r0
 8006a00:	460c      	mov	r4, r1
 8006a02:	d904      	bls.n	8006a0e <_raise_r+0x14>
 8006a04:	2316      	movs	r3, #22
 8006a06:	6003      	str	r3, [r0, #0]
 8006a08:	f04f 30ff 	mov.w	r0, #4294967295
 8006a0c:	bd38      	pop	{r3, r4, r5, pc}
 8006a0e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006a10:	b112      	cbz	r2, 8006a18 <_raise_r+0x1e>
 8006a12:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006a16:	b94b      	cbnz	r3, 8006a2c <_raise_r+0x32>
 8006a18:	4628      	mov	r0, r5
 8006a1a:	f000 f831 	bl	8006a80 <_getpid_r>
 8006a1e:	4622      	mov	r2, r4
 8006a20:	4601      	mov	r1, r0
 8006a22:	4628      	mov	r0, r5
 8006a24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a28:	f000 b818 	b.w	8006a5c <_kill_r>
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d00a      	beq.n	8006a46 <_raise_r+0x4c>
 8006a30:	1c59      	adds	r1, r3, #1
 8006a32:	d103      	bne.n	8006a3c <_raise_r+0x42>
 8006a34:	2316      	movs	r3, #22
 8006a36:	6003      	str	r3, [r0, #0]
 8006a38:	2001      	movs	r0, #1
 8006a3a:	e7e7      	b.n	8006a0c <_raise_r+0x12>
 8006a3c:	2100      	movs	r1, #0
 8006a3e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006a42:	4620      	mov	r0, r4
 8006a44:	4798      	blx	r3
 8006a46:	2000      	movs	r0, #0
 8006a48:	e7e0      	b.n	8006a0c <_raise_r+0x12>
	...

08006a4c <raise>:
 8006a4c:	4b02      	ldr	r3, [pc, #8]	@ (8006a58 <raise+0xc>)
 8006a4e:	4601      	mov	r1, r0
 8006a50:	6818      	ldr	r0, [r3, #0]
 8006a52:	f7ff bfd2 	b.w	80069fa <_raise_r>
 8006a56:	bf00      	nop
 8006a58:	20000018 	.word	0x20000018

08006a5c <_kill_r>:
 8006a5c:	b538      	push	{r3, r4, r5, lr}
 8006a5e:	4d07      	ldr	r5, [pc, #28]	@ (8006a7c <_kill_r+0x20>)
 8006a60:	2300      	movs	r3, #0
 8006a62:	4604      	mov	r4, r0
 8006a64:	4608      	mov	r0, r1
 8006a66:	4611      	mov	r1, r2
 8006a68:	602b      	str	r3, [r5, #0]
 8006a6a:	f7fb f88d 	bl	8001b88 <_kill>
 8006a6e:	1c43      	adds	r3, r0, #1
 8006a70:	d102      	bne.n	8006a78 <_kill_r+0x1c>
 8006a72:	682b      	ldr	r3, [r5, #0]
 8006a74:	b103      	cbz	r3, 8006a78 <_kill_r+0x1c>
 8006a76:	6023      	str	r3, [r4, #0]
 8006a78:	bd38      	pop	{r3, r4, r5, pc}
 8006a7a:	bf00      	nop
 8006a7c:	200003f8 	.word	0x200003f8

08006a80 <_getpid_r>:
 8006a80:	f7fb b87a 	b.w	8001b78 <_getpid>

08006a84 <pow>:
 8006a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a86:	ed2d 8b02 	vpush	{d8}
 8006a8a:	eeb0 8a40 	vmov.f32	s16, s0
 8006a8e:	eef0 8a60 	vmov.f32	s17, s1
 8006a92:	ec55 4b11 	vmov	r4, r5, d1
 8006a96:	f000 fd43 	bl	8007520 <__ieee754_pow>
 8006a9a:	4622      	mov	r2, r4
 8006a9c:	462b      	mov	r3, r5
 8006a9e:	4620      	mov	r0, r4
 8006aa0:	4629      	mov	r1, r5
 8006aa2:	ec57 6b10 	vmov	r6, r7, d0
 8006aa6:	f7fa f861 	bl	8000b6c <__aeabi_dcmpun>
 8006aaa:	2800      	cmp	r0, #0
 8006aac:	d13b      	bne.n	8006b26 <pow+0xa2>
 8006aae:	ec51 0b18 	vmov	r0, r1, d8
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	f7fa f827 	bl	8000b08 <__aeabi_dcmpeq>
 8006aba:	b1b8      	cbz	r0, 8006aec <pow+0x68>
 8006abc:	2200      	movs	r2, #0
 8006abe:	2300      	movs	r3, #0
 8006ac0:	4620      	mov	r0, r4
 8006ac2:	4629      	mov	r1, r5
 8006ac4:	f7fa f820 	bl	8000b08 <__aeabi_dcmpeq>
 8006ac8:	2800      	cmp	r0, #0
 8006aca:	d146      	bne.n	8006b5a <pow+0xd6>
 8006acc:	ec45 4b10 	vmov	d0, r4, r5
 8006ad0:	f000 fabe 	bl	8007050 <finite>
 8006ad4:	b338      	cbz	r0, 8006b26 <pow+0xa2>
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	2300      	movs	r3, #0
 8006ada:	4620      	mov	r0, r4
 8006adc:	4629      	mov	r1, r5
 8006ade:	f7fa f81d 	bl	8000b1c <__aeabi_dcmplt>
 8006ae2:	b300      	cbz	r0, 8006b26 <pow+0xa2>
 8006ae4:	f7fe f98e 	bl	8004e04 <__errno>
 8006ae8:	2322      	movs	r3, #34	@ 0x22
 8006aea:	e01b      	b.n	8006b24 <pow+0xa0>
 8006aec:	ec47 6b10 	vmov	d0, r6, r7
 8006af0:	f000 faae 	bl	8007050 <finite>
 8006af4:	b9e0      	cbnz	r0, 8006b30 <pow+0xac>
 8006af6:	eeb0 0a48 	vmov.f32	s0, s16
 8006afa:	eef0 0a68 	vmov.f32	s1, s17
 8006afe:	f000 faa7 	bl	8007050 <finite>
 8006b02:	b1a8      	cbz	r0, 8006b30 <pow+0xac>
 8006b04:	ec45 4b10 	vmov	d0, r4, r5
 8006b08:	f000 faa2 	bl	8007050 <finite>
 8006b0c:	b180      	cbz	r0, 8006b30 <pow+0xac>
 8006b0e:	4632      	mov	r2, r6
 8006b10:	463b      	mov	r3, r7
 8006b12:	4630      	mov	r0, r6
 8006b14:	4639      	mov	r1, r7
 8006b16:	f7fa f829 	bl	8000b6c <__aeabi_dcmpun>
 8006b1a:	2800      	cmp	r0, #0
 8006b1c:	d0e2      	beq.n	8006ae4 <pow+0x60>
 8006b1e:	f7fe f971 	bl	8004e04 <__errno>
 8006b22:	2321      	movs	r3, #33	@ 0x21
 8006b24:	6003      	str	r3, [r0, #0]
 8006b26:	ecbd 8b02 	vpop	{d8}
 8006b2a:	ec47 6b10 	vmov	d0, r6, r7
 8006b2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b30:	2200      	movs	r2, #0
 8006b32:	2300      	movs	r3, #0
 8006b34:	4630      	mov	r0, r6
 8006b36:	4639      	mov	r1, r7
 8006b38:	f7f9 ffe6 	bl	8000b08 <__aeabi_dcmpeq>
 8006b3c:	2800      	cmp	r0, #0
 8006b3e:	d0f2      	beq.n	8006b26 <pow+0xa2>
 8006b40:	eeb0 0a48 	vmov.f32	s0, s16
 8006b44:	eef0 0a68 	vmov.f32	s1, s17
 8006b48:	f000 fa82 	bl	8007050 <finite>
 8006b4c:	2800      	cmp	r0, #0
 8006b4e:	d0ea      	beq.n	8006b26 <pow+0xa2>
 8006b50:	ec45 4b10 	vmov	d0, r4, r5
 8006b54:	f000 fa7c 	bl	8007050 <finite>
 8006b58:	e7c3      	b.n	8006ae2 <pow+0x5e>
 8006b5a:	4f01      	ldr	r7, [pc, #4]	@ (8006b60 <pow+0xdc>)
 8006b5c:	2600      	movs	r6, #0
 8006b5e:	e7e2      	b.n	8006b26 <pow+0xa2>
 8006b60:	3ff00000 	.word	0x3ff00000

08006b64 <sqrt>:
 8006b64:	b538      	push	{r3, r4, r5, lr}
 8006b66:	ed2d 8b02 	vpush	{d8}
 8006b6a:	ec55 4b10 	vmov	r4, r5, d0
 8006b6e:	f000 fa7b 	bl	8007068 <__ieee754_sqrt>
 8006b72:	4622      	mov	r2, r4
 8006b74:	462b      	mov	r3, r5
 8006b76:	4620      	mov	r0, r4
 8006b78:	4629      	mov	r1, r5
 8006b7a:	eeb0 8a40 	vmov.f32	s16, s0
 8006b7e:	eef0 8a60 	vmov.f32	s17, s1
 8006b82:	f7f9 fff3 	bl	8000b6c <__aeabi_dcmpun>
 8006b86:	b990      	cbnz	r0, 8006bae <sqrt+0x4a>
 8006b88:	2200      	movs	r2, #0
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	4620      	mov	r0, r4
 8006b8e:	4629      	mov	r1, r5
 8006b90:	f7f9 ffc4 	bl	8000b1c <__aeabi_dcmplt>
 8006b94:	b158      	cbz	r0, 8006bae <sqrt+0x4a>
 8006b96:	f7fe f935 	bl	8004e04 <__errno>
 8006b9a:	2321      	movs	r3, #33	@ 0x21
 8006b9c:	6003      	str	r3, [r0, #0]
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	4610      	mov	r0, r2
 8006ba4:	4619      	mov	r1, r3
 8006ba6:	f7f9 fe71 	bl	800088c <__aeabi_ddiv>
 8006baa:	ec41 0b18 	vmov	d8, r0, r1
 8006bae:	eeb0 0a48 	vmov.f32	s0, s16
 8006bb2:	eef0 0a68 	vmov.f32	s1, s17
 8006bb6:	ecbd 8b02 	vpop	{d8}
 8006bba:	bd38      	pop	{r3, r4, r5, pc}
 8006bbc:	0000      	movs	r0, r0
	...

08006bc0 <atan>:
 8006bc0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bc4:	ec55 4b10 	vmov	r4, r5, d0
 8006bc8:	4bbf      	ldr	r3, [pc, #764]	@ (8006ec8 <atan+0x308>)
 8006bca:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8006bce:	429e      	cmp	r6, r3
 8006bd0:	46ab      	mov	fp, r5
 8006bd2:	d918      	bls.n	8006c06 <atan+0x46>
 8006bd4:	4bbd      	ldr	r3, [pc, #756]	@ (8006ecc <atan+0x30c>)
 8006bd6:	429e      	cmp	r6, r3
 8006bd8:	d801      	bhi.n	8006bde <atan+0x1e>
 8006bda:	d109      	bne.n	8006bf0 <atan+0x30>
 8006bdc:	b144      	cbz	r4, 8006bf0 <atan+0x30>
 8006bde:	4622      	mov	r2, r4
 8006be0:	462b      	mov	r3, r5
 8006be2:	4620      	mov	r0, r4
 8006be4:	4629      	mov	r1, r5
 8006be6:	f7f9 fb71 	bl	80002cc <__adddf3>
 8006bea:	4604      	mov	r4, r0
 8006bec:	460d      	mov	r5, r1
 8006bee:	e006      	b.n	8006bfe <atan+0x3e>
 8006bf0:	f1bb 0f00 	cmp.w	fp, #0
 8006bf4:	f340 812b 	ble.w	8006e4e <atan+0x28e>
 8006bf8:	a597      	add	r5, pc, #604	@ (adr r5, 8006e58 <atan+0x298>)
 8006bfa:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006bfe:	ec45 4b10 	vmov	d0, r4, r5
 8006c02:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c06:	4bb2      	ldr	r3, [pc, #712]	@ (8006ed0 <atan+0x310>)
 8006c08:	429e      	cmp	r6, r3
 8006c0a:	d813      	bhi.n	8006c34 <atan+0x74>
 8006c0c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8006c10:	429e      	cmp	r6, r3
 8006c12:	d80c      	bhi.n	8006c2e <atan+0x6e>
 8006c14:	a392      	add	r3, pc, #584	@ (adr r3, 8006e60 <atan+0x2a0>)
 8006c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c1a:	4620      	mov	r0, r4
 8006c1c:	4629      	mov	r1, r5
 8006c1e:	f7f9 fb55 	bl	80002cc <__adddf3>
 8006c22:	4bac      	ldr	r3, [pc, #688]	@ (8006ed4 <atan+0x314>)
 8006c24:	2200      	movs	r2, #0
 8006c26:	f7f9 ff97 	bl	8000b58 <__aeabi_dcmpgt>
 8006c2a:	2800      	cmp	r0, #0
 8006c2c:	d1e7      	bne.n	8006bfe <atan+0x3e>
 8006c2e:	f04f 3aff 	mov.w	sl, #4294967295
 8006c32:	e029      	b.n	8006c88 <atan+0xc8>
 8006c34:	f000 f9b0 	bl	8006f98 <fabs>
 8006c38:	4ba7      	ldr	r3, [pc, #668]	@ (8006ed8 <atan+0x318>)
 8006c3a:	429e      	cmp	r6, r3
 8006c3c:	ec55 4b10 	vmov	r4, r5, d0
 8006c40:	f200 80bc 	bhi.w	8006dbc <atan+0x1fc>
 8006c44:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8006c48:	429e      	cmp	r6, r3
 8006c4a:	f200 809e 	bhi.w	8006d8a <atan+0x1ca>
 8006c4e:	4622      	mov	r2, r4
 8006c50:	462b      	mov	r3, r5
 8006c52:	4620      	mov	r0, r4
 8006c54:	4629      	mov	r1, r5
 8006c56:	f7f9 fb39 	bl	80002cc <__adddf3>
 8006c5a:	4b9e      	ldr	r3, [pc, #632]	@ (8006ed4 <atan+0x314>)
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	f7f9 fb33 	bl	80002c8 <__aeabi_dsub>
 8006c62:	2200      	movs	r2, #0
 8006c64:	4606      	mov	r6, r0
 8006c66:	460f      	mov	r7, r1
 8006c68:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006c6c:	4620      	mov	r0, r4
 8006c6e:	4629      	mov	r1, r5
 8006c70:	f7f9 fb2c 	bl	80002cc <__adddf3>
 8006c74:	4602      	mov	r2, r0
 8006c76:	460b      	mov	r3, r1
 8006c78:	4630      	mov	r0, r6
 8006c7a:	4639      	mov	r1, r7
 8006c7c:	f7f9 fe06 	bl	800088c <__aeabi_ddiv>
 8006c80:	f04f 0a00 	mov.w	sl, #0
 8006c84:	4604      	mov	r4, r0
 8006c86:	460d      	mov	r5, r1
 8006c88:	4622      	mov	r2, r4
 8006c8a:	462b      	mov	r3, r5
 8006c8c:	4620      	mov	r0, r4
 8006c8e:	4629      	mov	r1, r5
 8006c90:	f7f9 fcd2 	bl	8000638 <__aeabi_dmul>
 8006c94:	4602      	mov	r2, r0
 8006c96:	460b      	mov	r3, r1
 8006c98:	4680      	mov	r8, r0
 8006c9a:	4689      	mov	r9, r1
 8006c9c:	f7f9 fccc 	bl	8000638 <__aeabi_dmul>
 8006ca0:	a371      	add	r3, pc, #452	@ (adr r3, 8006e68 <atan+0x2a8>)
 8006ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ca6:	4606      	mov	r6, r0
 8006ca8:	460f      	mov	r7, r1
 8006caa:	f7f9 fcc5 	bl	8000638 <__aeabi_dmul>
 8006cae:	a370      	add	r3, pc, #448	@ (adr r3, 8006e70 <atan+0x2b0>)
 8006cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cb4:	f7f9 fb0a 	bl	80002cc <__adddf3>
 8006cb8:	4632      	mov	r2, r6
 8006cba:	463b      	mov	r3, r7
 8006cbc:	f7f9 fcbc 	bl	8000638 <__aeabi_dmul>
 8006cc0:	a36d      	add	r3, pc, #436	@ (adr r3, 8006e78 <atan+0x2b8>)
 8006cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cc6:	f7f9 fb01 	bl	80002cc <__adddf3>
 8006cca:	4632      	mov	r2, r6
 8006ccc:	463b      	mov	r3, r7
 8006cce:	f7f9 fcb3 	bl	8000638 <__aeabi_dmul>
 8006cd2:	a36b      	add	r3, pc, #428	@ (adr r3, 8006e80 <atan+0x2c0>)
 8006cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cd8:	f7f9 faf8 	bl	80002cc <__adddf3>
 8006cdc:	4632      	mov	r2, r6
 8006cde:	463b      	mov	r3, r7
 8006ce0:	f7f9 fcaa 	bl	8000638 <__aeabi_dmul>
 8006ce4:	a368      	add	r3, pc, #416	@ (adr r3, 8006e88 <atan+0x2c8>)
 8006ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cea:	f7f9 faef 	bl	80002cc <__adddf3>
 8006cee:	4632      	mov	r2, r6
 8006cf0:	463b      	mov	r3, r7
 8006cf2:	f7f9 fca1 	bl	8000638 <__aeabi_dmul>
 8006cf6:	a366      	add	r3, pc, #408	@ (adr r3, 8006e90 <atan+0x2d0>)
 8006cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cfc:	f7f9 fae6 	bl	80002cc <__adddf3>
 8006d00:	4642      	mov	r2, r8
 8006d02:	464b      	mov	r3, r9
 8006d04:	f7f9 fc98 	bl	8000638 <__aeabi_dmul>
 8006d08:	a363      	add	r3, pc, #396	@ (adr r3, 8006e98 <atan+0x2d8>)
 8006d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d0e:	4680      	mov	r8, r0
 8006d10:	4689      	mov	r9, r1
 8006d12:	4630      	mov	r0, r6
 8006d14:	4639      	mov	r1, r7
 8006d16:	f7f9 fc8f 	bl	8000638 <__aeabi_dmul>
 8006d1a:	a361      	add	r3, pc, #388	@ (adr r3, 8006ea0 <atan+0x2e0>)
 8006d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d20:	f7f9 fad2 	bl	80002c8 <__aeabi_dsub>
 8006d24:	4632      	mov	r2, r6
 8006d26:	463b      	mov	r3, r7
 8006d28:	f7f9 fc86 	bl	8000638 <__aeabi_dmul>
 8006d2c:	a35e      	add	r3, pc, #376	@ (adr r3, 8006ea8 <atan+0x2e8>)
 8006d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d32:	f7f9 fac9 	bl	80002c8 <__aeabi_dsub>
 8006d36:	4632      	mov	r2, r6
 8006d38:	463b      	mov	r3, r7
 8006d3a:	f7f9 fc7d 	bl	8000638 <__aeabi_dmul>
 8006d3e:	a35c      	add	r3, pc, #368	@ (adr r3, 8006eb0 <atan+0x2f0>)
 8006d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d44:	f7f9 fac0 	bl	80002c8 <__aeabi_dsub>
 8006d48:	4632      	mov	r2, r6
 8006d4a:	463b      	mov	r3, r7
 8006d4c:	f7f9 fc74 	bl	8000638 <__aeabi_dmul>
 8006d50:	a359      	add	r3, pc, #356	@ (adr r3, 8006eb8 <atan+0x2f8>)
 8006d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d56:	f7f9 fab7 	bl	80002c8 <__aeabi_dsub>
 8006d5a:	4632      	mov	r2, r6
 8006d5c:	463b      	mov	r3, r7
 8006d5e:	f7f9 fc6b 	bl	8000638 <__aeabi_dmul>
 8006d62:	4602      	mov	r2, r0
 8006d64:	460b      	mov	r3, r1
 8006d66:	4640      	mov	r0, r8
 8006d68:	4649      	mov	r1, r9
 8006d6a:	f7f9 faaf 	bl	80002cc <__adddf3>
 8006d6e:	4622      	mov	r2, r4
 8006d70:	462b      	mov	r3, r5
 8006d72:	f7f9 fc61 	bl	8000638 <__aeabi_dmul>
 8006d76:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006d7a:	4602      	mov	r2, r0
 8006d7c:	460b      	mov	r3, r1
 8006d7e:	d148      	bne.n	8006e12 <atan+0x252>
 8006d80:	4620      	mov	r0, r4
 8006d82:	4629      	mov	r1, r5
 8006d84:	f7f9 faa0 	bl	80002c8 <__aeabi_dsub>
 8006d88:	e72f      	b.n	8006bea <atan+0x2a>
 8006d8a:	4b52      	ldr	r3, [pc, #328]	@ (8006ed4 <atan+0x314>)
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	4620      	mov	r0, r4
 8006d90:	4629      	mov	r1, r5
 8006d92:	f7f9 fa99 	bl	80002c8 <__aeabi_dsub>
 8006d96:	4b4f      	ldr	r3, [pc, #316]	@ (8006ed4 <atan+0x314>)
 8006d98:	4606      	mov	r6, r0
 8006d9a:	460f      	mov	r7, r1
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	4620      	mov	r0, r4
 8006da0:	4629      	mov	r1, r5
 8006da2:	f7f9 fa93 	bl	80002cc <__adddf3>
 8006da6:	4602      	mov	r2, r0
 8006da8:	460b      	mov	r3, r1
 8006daa:	4630      	mov	r0, r6
 8006dac:	4639      	mov	r1, r7
 8006dae:	f7f9 fd6d 	bl	800088c <__aeabi_ddiv>
 8006db2:	f04f 0a01 	mov.w	sl, #1
 8006db6:	4604      	mov	r4, r0
 8006db8:	460d      	mov	r5, r1
 8006dba:	e765      	b.n	8006c88 <atan+0xc8>
 8006dbc:	4b47      	ldr	r3, [pc, #284]	@ (8006edc <atan+0x31c>)
 8006dbe:	429e      	cmp	r6, r3
 8006dc0:	d21c      	bcs.n	8006dfc <atan+0x23c>
 8006dc2:	4b47      	ldr	r3, [pc, #284]	@ (8006ee0 <atan+0x320>)
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	4620      	mov	r0, r4
 8006dc8:	4629      	mov	r1, r5
 8006dca:	f7f9 fa7d 	bl	80002c8 <__aeabi_dsub>
 8006dce:	4b44      	ldr	r3, [pc, #272]	@ (8006ee0 <atan+0x320>)
 8006dd0:	4606      	mov	r6, r0
 8006dd2:	460f      	mov	r7, r1
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	4620      	mov	r0, r4
 8006dd8:	4629      	mov	r1, r5
 8006dda:	f7f9 fc2d 	bl	8000638 <__aeabi_dmul>
 8006dde:	4b3d      	ldr	r3, [pc, #244]	@ (8006ed4 <atan+0x314>)
 8006de0:	2200      	movs	r2, #0
 8006de2:	f7f9 fa73 	bl	80002cc <__adddf3>
 8006de6:	4602      	mov	r2, r0
 8006de8:	460b      	mov	r3, r1
 8006dea:	4630      	mov	r0, r6
 8006dec:	4639      	mov	r1, r7
 8006dee:	f7f9 fd4d 	bl	800088c <__aeabi_ddiv>
 8006df2:	f04f 0a02 	mov.w	sl, #2
 8006df6:	4604      	mov	r4, r0
 8006df8:	460d      	mov	r5, r1
 8006dfa:	e745      	b.n	8006c88 <atan+0xc8>
 8006dfc:	4622      	mov	r2, r4
 8006dfe:	462b      	mov	r3, r5
 8006e00:	4938      	ldr	r1, [pc, #224]	@ (8006ee4 <atan+0x324>)
 8006e02:	2000      	movs	r0, #0
 8006e04:	f7f9 fd42 	bl	800088c <__aeabi_ddiv>
 8006e08:	f04f 0a03 	mov.w	sl, #3
 8006e0c:	4604      	mov	r4, r0
 8006e0e:	460d      	mov	r5, r1
 8006e10:	e73a      	b.n	8006c88 <atan+0xc8>
 8006e12:	4b35      	ldr	r3, [pc, #212]	@ (8006ee8 <atan+0x328>)
 8006e14:	4e35      	ldr	r6, [pc, #212]	@ (8006eec <atan+0x32c>)
 8006e16:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e1e:	f7f9 fa53 	bl	80002c8 <__aeabi_dsub>
 8006e22:	4622      	mov	r2, r4
 8006e24:	462b      	mov	r3, r5
 8006e26:	f7f9 fa4f 	bl	80002c8 <__aeabi_dsub>
 8006e2a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8006e2e:	4602      	mov	r2, r0
 8006e30:	460b      	mov	r3, r1
 8006e32:	e9d6 0100 	ldrd	r0, r1, [r6]
 8006e36:	f7f9 fa47 	bl	80002c8 <__aeabi_dsub>
 8006e3a:	f1bb 0f00 	cmp.w	fp, #0
 8006e3e:	4604      	mov	r4, r0
 8006e40:	460d      	mov	r5, r1
 8006e42:	f6bf aedc 	bge.w	8006bfe <atan+0x3e>
 8006e46:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006e4a:	461d      	mov	r5, r3
 8006e4c:	e6d7      	b.n	8006bfe <atan+0x3e>
 8006e4e:	a51c      	add	r5, pc, #112	@ (adr r5, 8006ec0 <atan+0x300>)
 8006e50:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006e54:	e6d3      	b.n	8006bfe <atan+0x3e>
 8006e56:	bf00      	nop
 8006e58:	54442d18 	.word	0x54442d18
 8006e5c:	3ff921fb 	.word	0x3ff921fb
 8006e60:	8800759c 	.word	0x8800759c
 8006e64:	7e37e43c 	.word	0x7e37e43c
 8006e68:	e322da11 	.word	0xe322da11
 8006e6c:	3f90ad3a 	.word	0x3f90ad3a
 8006e70:	24760deb 	.word	0x24760deb
 8006e74:	3fa97b4b 	.word	0x3fa97b4b
 8006e78:	a0d03d51 	.word	0xa0d03d51
 8006e7c:	3fb10d66 	.word	0x3fb10d66
 8006e80:	c54c206e 	.word	0xc54c206e
 8006e84:	3fb745cd 	.word	0x3fb745cd
 8006e88:	920083ff 	.word	0x920083ff
 8006e8c:	3fc24924 	.word	0x3fc24924
 8006e90:	5555550d 	.word	0x5555550d
 8006e94:	3fd55555 	.word	0x3fd55555
 8006e98:	2c6a6c2f 	.word	0x2c6a6c2f
 8006e9c:	bfa2b444 	.word	0xbfa2b444
 8006ea0:	52defd9a 	.word	0x52defd9a
 8006ea4:	3fadde2d 	.word	0x3fadde2d
 8006ea8:	af749a6d 	.word	0xaf749a6d
 8006eac:	3fb3b0f2 	.word	0x3fb3b0f2
 8006eb0:	fe231671 	.word	0xfe231671
 8006eb4:	3fbc71c6 	.word	0x3fbc71c6
 8006eb8:	9998ebc4 	.word	0x9998ebc4
 8006ebc:	3fc99999 	.word	0x3fc99999
 8006ec0:	54442d18 	.word	0x54442d18
 8006ec4:	bff921fb 	.word	0xbff921fb
 8006ec8:	440fffff 	.word	0x440fffff
 8006ecc:	7ff00000 	.word	0x7ff00000
 8006ed0:	3fdbffff 	.word	0x3fdbffff
 8006ed4:	3ff00000 	.word	0x3ff00000
 8006ed8:	3ff2ffff 	.word	0x3ff2ffff
 8006edc:	40038000 	.word	0x40038000
 8006ee0:	3ff80000 	.word	0x3ff80000
 8006ee4:	bff00000 	.word	0xbff00000
 8006ee8:	08009060 	.word	0x08009060
 8006eec:	08009080 	.word	0x08009080

08006ef0 <cos>:
 8006ef0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006ef2:	ec53 2b10 	vmov	r2, r3, d0
 8006ef6:	4826      	ldr	r0, [pc, #152]	@ (8006f90 <cos+0xa0>)
 8006ef8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006efc:	4281      	cmp	r1, r0
 8006efe:	d806      	bhi.n	8006f0e <cos+0x1e>
 8006f00:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8006f88 <cos+0x98>
 8006f04:	b005      	add	sp, #20
 8006f06:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f0a:	f000 b985 	b.w	8007218 <__kernel_cos>
 8006f0e:	4821      	ldr	r0, [pc, #132]	@ (8006f94 <cos+0xa4>)
 8006f10:	4281      	cmp	r1, r0
 8006f12:	d908      	bls.n	8006f26 <cos+0x36>
 8006f14:	4610      	mov	r0, r2
 8006f16:	4619      	mov	r1, r3
 8006f18:	f7f9 f9d6 	bl	80002c8 <__aeabi_dsub>
 8006f1c:	ec41 0b10 	vmov	d0, r0, r1
 8006f20:	b005      	add	sp, #20
 8006f22:	f85d fb04 	ldr.w	pc, [sp], #4
 8006f26:	4668      	mov	r0, sp
 8006f28:	f001 f846 	bl	8007fb8 <__ieee754_rem_pio2>
 8006f2c:	f000 0003 	and.w	r0, r0, #3
 8006f30:	2801      	cmp	r0, #1
 8006f32:	d00b      	beq.n	8006f4c <cos+0x5c>
 8006f34:	2802      	cmp	r0, #2
 8006f36:	d015      	beq.n	8006f64 <cos+0x74>
 8006f38:	b9d8      	cbnz	r0, 8006f72 <cos+0x82>
 8006f3a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006f3e:	ed9d 0b00 	vldr	d0, [sp]
 8006f42:	f000 f969 	bl	8007218 <__kernel_cos>
 8006f46:	ec51 0b10 	vmov	r0, r1, d0
 8006f4a:	e7e7      	b.n	8006f1c <cos+0x2c>
 8006f4c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006f50:	ed9d 0b00 	vldr	d0, [sp]
 8006f54:	f000 fa28 	bl	80073a8 <__kernel_sin>
 8006f58:	ec53 2b10 	vmov	r2, r3, d0
 8006f5c:	4610      	mov	r0, r2
 8006f5e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8006f62:	e7db      	b.n	8006f1c <cos+0x2c>
 8006f64:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006f68:	ed9d 0b00 	vldr	d0, [sp]
 8006f6c:	f000 f954 	bl	8007218 <__kernel_cos>
 8006f70:	e7f2      	b.n	8006f58 <cos+0x68>
 8006f72:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006f76:	ed9d 0b00 	vldr	d0, [sp]
 8006f7a:	2001      	movs	r0, #1
 8006f7c:	f000 fa14 	bl	80073a8 <__kernel_sin>
 8006f80:	e7e1      	b.n	8006f46 <cos+0x56>
 8006f82:	bf00      	nop
 8006f84:	f3af 8000 	nop.w
	...
 8006f90:	3fe921fb 	.word	0x3fe921fb
 8006f94:	7fefffff 	.word	0x7fefffff

08006f98 <fabs>:
 8006f98:	ec51 0b10 	vmov	r0, r1, d0
 8006f9c:	4602      	mov	r2, r0
 8006f9e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006fa2:	ec43 2b10 	vmov	d0, r2, r3
 8006fa6:	4770      	bx	lr

08006fa8 <sin>:
 8006fa8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006faa:	ec53 2b10 	vmov	r2, r3, d0
 8006fae:	4826      	ldr	r0, [pc, #152]	@ (8007048 <sin+0xa0>)
 8006fb0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006fb4:	4281      	cmp	r1, r0
 8006fb6:	d807      	bhi.n	8006fc8 <sin+0x20>
 8006fb8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8007040 <sin+0x98>
 8006fbc:	2000      	movs	r0, #0
 8006fbe:	b005      	add	sp, #20
 8006fc0:	f85d eb04 	ldr.w	lr, [sp], #4
 8006fc4:	f000 b9f0 	b.w	80073a8 <__kernel_sin>
 8006fc8:	4820      	ldr	r0, [pc, #128]	@ (800704c <sin+0xa4>)
 8006fca:	4281      	cmp	r1, r0
 8006fcc:	d908      	bls.n	8006fe0 <sin+0x38>
 8006fce:	4610      	mov	r0, r2
 8006fd0:	4619      	mov	r1, r3
 8006fd2:	f7f9 f979 	bl	80002c8 <__aeabi_dsub>
 8006fd6:	ec41 0b10 	vmov	d0, r0, r1
 8006fda:	b005      	add	sp, #20
 8006fdc:	f85d fb04 	ldr.w	pc, [sp], #4
 8006fe0:	4668      	mov	r0, sp
 8006fe2:	f000 ffe9 	bl	8007fb8 <__ieee754_rem_pio2>
 8006fe6:	f000 0003 	and.w	r0, r0, #3
 8006fea:	2801      	cmp	r0, #1
 8006fec:	d00c      	beq.n	8007008 <sin+0x60>
 8006fee:	2802      	cmp	r0, #2
 8006ff0:	d011      	beq.n	8007016 <sin+0x6e>
 8006ff2:	b9e8      	cbnz	r0, 8007030 <sin+0x88>
 8006ff4:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006ff8:	ed9d 0b00 	vldr	d0, [sp]
 8006ffc:	2001      	movs	r0, #1
 8006ffe:	f000 f9d3 	bl	80073a8 <__kernel_sin>
 8007002:	ec51 0b10 	vmov	r0, r1, d0
 8007006:	e7e6      	b.n	8006fd6 <sin+0x2e>
 8007008:	ed9d 1b02 	vldr	d1, [sp, #8]
 800700c:	ed9d 0b00 	vldr	d0, [sp]
 8007010:	f000 f902 	bl	8007218 <__kernel_cos>
 8007014:	e7f5      	b.n	8007002 <sin+0x5a>
 8007016:	ed9d 1b02 	vldr	d1, [sp, #8]
 800701a:	ed9d 0b00 	vldr	d0, [sp]
 800701e:	2001      	movs	r0, #1
 8007020:	f000 f9c2 	bl	80073a8 <__kernel_sin>
 8007024:	ec53 2b10 	vmov	r2, r3, d0
 8007028:	4610      	mov	r0, r2
 800702a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800702e:	e7d2      	b.n	8006fd6 <sin+0x2e>
 8007030:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007034:	ed9d 0b00 	vldr	d0, [sp]
 8007038:	f000 f8ee 	bl	8007218 <__kernel_cos>
 800703c:	e7f2      	b.n	8007024 <sin+0x7c>
 800703e:	bf00      	nop
	...
 8007048:	3fe921fb 	.word	0x3fe921fb
 800704c:	7fefffff 	.word	0x7fefffff

08007050 <finite>:
 8007050:	b082      	sub	sp, #8
 8007052:	ed8d 0b00 	vstr	d0, [sp]
 8007056:	9801      	ldr	r0, [sp, #4]
 8007058:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800705c:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8007060:	0fc0      	lsrs	r0, r0, #31
 8007062:	b002      	add	sp, #8
 8007064:	4770      	bx	lr
	...

08007068 <__ieee754_sqrt>:
 8007068:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800706c:	4a66      	ldr	r2, [pc, #408]	@ (8007208 <__ieee754_sqrt+0x1a0>)
 800706e:	ec55 4b10 	vmov	r4, r5, d0
 8007072:	43aa      	bics	r2, r5
 8007074:	462b      	mov	r3, r5
 8007076:	4621      	mov	r1, r4
 8007078:	d110      	bne.n	800709c <__ieee754_sqrt+0x34>
 800707a:	4622      	mov	r2, r4
 800707c:	4620      	mov	r0, r4
 800707e:	4629      	mov	r1, r5
 8007080:	f7f9 fada 	bl	8000638 <__aeabi_dmul>
 8007084:	4602      	mov	r2, r0
 8007086:	460b      	mov	r3, r1
 8007088:	4620      	mov	r0, r4
 800708a:	4629      	mov	r1, r5
 800708c:	f7f9 f91e 	bl	80002cc <__adddf3>
 8007090:	4604      	mov	r4, r0
 8007092:	460d      	mov	r5, r1
 8007094:	ec45 4b10 	vmov	d0, r4, r5
 8007098:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800709c:	2d00      	cmp	r5, #0
 800709e:	dc0e      	bgt.n	80070be <__ieee754_sqrt+0x56>
 80070a0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 80070a4:	4322      	orrs	r2, r4
 80070a6:	d0f5      	beq.n	8007094 <__ieee754_sqrt+0x2c>
 80070a8:	b19d      	cbz	r5, 80070d2 <__ieee754_sqrt+0x6a>
 80070aa:	4622      	mov	r2, r4
 80070ac:	4620      	mov	r0, r4
 80070ae:	4629      	mov	r1, r5
 80070b0:	f7f9 f90a 	bl	80002c8 <__aeabi_dsub>
 80070b4:	4602      	mov	r2, r0
 80070b6:	460b      	mov	r3, r1
 80070b8:	f7f9 fbe8 	bl	800088c <__aeabi_ddiv>
 80070bc:	e7e8      	b.n	8007090 <__ieee754_sqrt+0x28>
 80070be:	152a      	asrs	r2, r5, #20
 80070c0:	d115      	bne.n	80070ee <__ieee754_sqrt+0x86>
 80070c2:	2000      	movs	r0, #0
 80070c4:	e009      	b.n	80070da <__ieee754_sqrt+0x72>
 80070c6:	0acb      	lsrs	r3, r1, #11
 80070c8:	3a15      	subs	r2, #21
 80070ca:	0549      	lsls	r1, r1, #21
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d0fa      	beq.n	80070c6 <__ieee754_sqrt+0x5e>
 80070d0:	e7f7      	b.n	80070c2 <__ieee754_sqrt+0x5a>
 80070d2:	462a      	mov	r2, r5
 80070d4:	e7fa      	b.n	80070cc <__ieee754_sqrt+0x64>
 80070d6:	005b      	lsls	r3, r3, #1
 80070d8:	3001      	adds	r0, #1
 80070da:	02dc      	lsls	r4, r3, #11
 80070dc:	d5fb      	bpl.n	80070d6 <__ieee754_sqrt+0x6e>
 80070de:	1e44      	subs	r4, r0, #1
 80070e0:	1b12      	subs	r2, r2, r4
 80070e2:	f1c0 0420 	rsb	r4, r0, #32
 80070e6:	fa21 f404 	lsr.w	r4, r1, r4
 80070ea:	4323      	orrs	r3, r4
 80070ec:	4081      	lsls	r1, r0
 80070ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80070f2:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 80070f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80070fa:	07d2      	lsls	r2, r2, #31
 80070fc:	bf5c      	itt	pl
 80070fe:	005b      	lslpl	r3, r3, #1
 8007100:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8007104:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007108:	bf58      	it	pl
 800710a:	0049      	lslpl	r1, r1, #1
 800710c:	2600      	movs	r6, #0
 800710e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8007112:	107f      	asrs	r7, r7, #1
 8007114:	0049      	lsls	r1, r1, #1
 8007116:	2016      	movs	r0, #22
 8007118:	4632      	mov	r2, r6
 800711a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800711e:	1915      	adds	r5, r2, r4
 8007120:	429d      	cmp	r5, r3
 8007122:	bfde      	ittt	le
 8007124:	192a      	addle	r2, r5, r4
 8007126:	1b5b      	suble	r3, r3, r5
 8007128:	1936      	addle	r6, r6, r4
 800712a:	0fcd      	lsrs	r5, r1, #31
 800712c:	3801      	subs	r0, #1
 800712e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8007132:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007136:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800713a:	d1f0      	bne.n	800711e <__ieee754_sqrt+0xb6>
 800713c:	4605      	mov	r5, r0
 800713e:	2420      	movs	r4, #32
 8007140:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8007144:	4293      	cmp	r3, r2
 8007146:	eb0c 0e00 	add.w	lr, ip, r0
 800714a:	dc02      	bgt.n	8007152 <__ieee754_sqrt+0xea>
 800714c:	d113      	bne.n	8007176 <__ieee754_sqrt+0x10e>
 800714e:	458e      	cmp	lr, r1
 8007150:	d811      	bhi.n	8007176 <__ieee754_sqrt+0x10e>
 8007152:	f1be 0f00 	cmp.w	lr, #0
 8007156:	eb0e 000c 	add.w	r0, lr, ip
 800715a:	da3f      	bge.n	80071dc <__ieee754_sqrt+0x174>
 800715c:	2800      	cmp	r0, #0
 800715e:	db3d      	blt.n	80071dc <__ieee754_sqrt+0x174>
 8007160:	f102 0801 	add.w	r8, r2, #1
 8007164:	1a9b      	subs	r3, r3, r2
 8007166:	458e      	cmp	lr, r1
 8007168:	bf88      	it	hi
 800716a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800716e:	eba1 010e 	sub.w	r1, r1, lr
 8007172:	4465      	add	r5, ip
 8007174:	4642      	mov	r2, r8
 8007176:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800717a:	3c01      	subs	r4, #1
 800717c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8007180:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007184:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8007188:	d1dc      	bne.n	8007144 <__ieee754_sqrt+0xdc>
 800718a:	4319      	orrs	r1, r3
 800718c:	d01b      	beq.n	80071c6 <__ieee754_sqrt+0x15e>
 800718e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800720c <__ieee754_sqrt+0x1a4>
 8007192:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8007210 <__ieee754_sqrt+0x1a8>
 8007196:	e9da 0100 	ldrd	r0, r1, [sl]
 800719a:	e9db 2300 	ldrd	r2, r3, [fp]
 800719e:	f7f9 f893 	bl	80002c8 <__aeabi_dsub>
 80071a2:	e9da 8900 	ldrd	r8, r9, [sl]
 80071a6:	4602      	mov	r2, r0
 80071a8:	460b      	mov	r3, r1
 80071aa:	4640      	mov	r0, r8
 80071ac:	4649      	mov	r1, r9
 80071ae:	f7f9 fcbf 	bl	8000b30 <__aeabi_dcmple>
 80071b2:	b140      	cbz	r0, 80071c6 <__ieee754_sqrt+0x15e>
 80071b4:	f1b5 3fff 	cmp.w	r5, #4294967295
 80071b8:	e9da 0100 	ldrd	r0, r1, [sl]
 80071bc:	e9db 2300 	ldrd	r2, r3, [fp]
 80071c0:	d10e      	bne.n	80071e0 <__ieee754_sqrt+0x178>
 80071c2:	3601      	adds	r6, #1
 80071c4:	4625      	mov	r5, r4
 80071c6:	1073      	asrs	r3, r6, #1
 80071c8:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 80071cc:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 80071d0:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 80071d4:	086b      	lsrs	r3, r5, #1
 80071d6:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 80071da:	e759      	b.n	8007090 <__ieee754_sqrt+0x28>
 80071dc:	4690      	mov	r8, r2
 80071de:	e7c1      	b.n	8007164 <__ieee754_sqrt+0xfc>
 80071e0:	f7f9 f874 	bl	80002cc <__adddf3>
 80071e4:	e9da 8900 	ldrd	r8, r9, [sl]
 80071e8:	4602      	mov	r2, r0
 80071ea:	460b      	mov	r3, r1
 80071ec:	4640      	mov	r0, r8
 80071ee:	4649      	mov	r1, r9
 80071f0:	f7f9 fc94 	bl	8000b1c <__aeabi_dcmplt>
 80071f4:	b120      	cbz	r0, 8007200 <__ieee754_sqrt+0x198>
 80071f6:	1cab      	adds	r3, r5, #2
 80071f8:	bf08      	it	eq
 80071fa:	3601      	addeq	r6, #1
 80071fc:	3502      	adds	r5, #2
 80071fe:	e7e2      	b.n	80071c6 <__ieee754_sqrt+0x15e>
 8007200:	1c6b      	adds	r3, r5, #1
 8007202:	f023 0501 	bic.w	r5, r3, #1
 8007206:	e7de      	b.n	80071c6 <__ieee754_sqrt+0x15e>
 8007208:	7ff00000 	.word	0x7ff00000
 800720c:	080090a8 	.word	0x080090a8
 8007210:	080090a0 	.word	0x080090a0
 8007214:	00000000 	.word	0x00000000

08007218 <__kernel_cos>:
 8007218:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800721c:	ec57 6b10 	vmov	r6, r7, d0
 8007220:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8007224:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8007228:	ed8d 1b00 	vstr	d1, [sp]
 800722c:	d206      	bcs.n	800723c <__kernel_cos+0x24>
 800722e:	4630      	mov	r0, r6
 8007230:	4639      	mov	r1, r7
 8007232:	f7f9 fcb1 	bl	8000b98 <__aeabi_d2iz>
 8007236:	2800      	cmp	r0, #0
 8007238:	f000 8088 	beq.w	800734c <__kernel_cos+0x134>
 800723c:	4632      	mov	r2, r6
 800723e:	463b      	mov	r3, r7
 8007240:	4630      	mov	r0, r6
 8007242:	4639      	mov	r1, r7
 8007244:	f7f9 f9f8 	bl	8000638 <__aeabi_dmul>
 8007248:	4b51      	ldr	r3, [pc, #324]	@ (8007390 <__kernel_cos+0x178>)
 800724a:	2200      	movs	r2, #0
 800724c:	4604      	mov	r4, r0
 800724e:	460d      	mov	r5, r1
 8007250:	f7f9 f9f2 	bl	8000638 <__aeabi_dmul>
 8007254:	a340      	add	r3, pc, #256	@ (adr r3, 8007358 <__kernel_cos+0x140>)
 8007256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800725a:	4682      	mov	sl, r0
 800725c:	468b      	mov	fp, r1
 800725e:	4620      	mov	r0, r4
 8007260:	4629      	mov	r1, r5
 8007262:	f7f9 f9e9 	bl	8000638 <__aeabi_dmul>
 8007266:	a33e      	add	r3, pc, #248	@ (adr r3, 8007360 <__kernel_cos+0x148>)
 8007268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800726c:	f7f9 f82e 	bl	80002cc <__adddf3>
 8007270:	4622      	mov	r2, r4
 8007272:	462b      	mov	r3, r5
 8007274:	f7f9 f9e0 	bl	8000638 <__aeabi_dmul>
 8007278:	a33b      	add	r3, pc, #236	@ (adr r3, 8007368 <__kernel_cos+0x150>)
 800727a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800727e:	f7f9 f823 	bl	80002c8 <__aeabi_dsub>
 8007282:	4622      	mov	r2, r4
 8007284:	462b      	mov	r3, r5
 8007286:	f7f9 f9d7 	bl	8000638 <__aeabi_dmul>
 800728a:	a339      	add	r3, pc, #228	@ (adr r3, 8007370 <__kernel_cos+0x158>)
 800728c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007290:	f7f9 f81c 	bl	80002cc <__adddf3>
 8007294:	4622      	mov	r2, r4
 8007296:	462b      	mov	r3, r5
 8007298:	f7f9 f9ce 	bl	8000638 <__aeabi_dmul>
 800729c:	a336      	add	r3, pc, #216	@ (adr r3, 8007378 <__kernel_cos+0x160>)
 800729e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a2:	f7f9 f811 	bl	80002c8 <__aeabi_dsub>
 80072a6:	4622      	mov	r2, r4
 80072a8:	462b      	mov	r3, r5
 80072aa:	f7f9 f9c5 	bl	8000638 <__aeabi_dmul>
 80072ae:	a334      	add	r3, pc, #208	@ (adr r3, 8007380 <__kernel_cos+0x168>)
 80072b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072b4:	f7f9 f80a 	bl	80002cc <__adddf3>
 80072b8:	4622      	mov	r2, r4
 80072ba:	462b      	mov	r3, r5
 80072bc:	f7f9 f9bc 	bl	8000638 <__aeabi_dmul>
 80072c0:	4622      	mov	r2, r4
 80072c2:	462b      	mov	r3, r5
 80072c4:	f7f9 f9b8 	bl	8000638 <__aeabi_dmul>
 80072c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072cc:	4604      	mov	r4, r0
 80072ce:	460d      	mov	r5, r1
 80072d0:	4630      	mov	r0, r6
 80072d2:	4639      	mov	r1, r7
 80072d4:	f7f9 f9b0 	bl	8000638 <__aeabi_dmul>
 80072d8:	460b      	mov	r3, r1
 80072da:	4602      	mov	r2, r0
 80072dc:	4629      	mov	r1, r5
 80072de:	4620      	mov	r0, r4
 80072e0:	f7f8 fff2 	bl	80002c8 <__aeabi_dsub>
 80072e4:	4b2b      	ldr	r3, [pc, #172]	@ (8007394 <__kernel_cos+0x17c>)
 80072e6:	4598      	cmp	r8, r3
 80072e8:	4606      	mov	r6, r0
 80072ea:	460f      	mov	r7, r1
 80072ec:	d810      	bhi.n	8007310 <__kernel_cos+0xf8>
 80072ee:	4602      	mov	r2, r0
 80072f0:	460b      	mov	r3, r1
 80072f2:	4650      	mov	r0, sl
 80072f4:	4659      	mov	r1, fp
 80072f6:	f7f8 ffe7 	bl	80002c8 <__aeabi_dsub>
 80072fa:	460b      	mov	r3, r1
 80072fc:	4926      	ldr	r1, [pc, #152]	@ (8007398 <__kernel_cos+0x180>)
 80072fe:	4602      	mov	r2, r0
 8007300:	2000      	movs	r0, #0
 8007302:	f7f8 ffe1 	bl	80002c8 <__aeabi_dsub>
 8007306:	ec41 0b10 	vmov	d0, r0, r1
 800730a:	b003      	add	sp, #12
 800730c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007310:	4b22      	ldr	r3, [pc, #136]	@ (800739c <__kernel_cos+0x184>)
 8007312:	4921      	ldr	r1, [pc, #132]	@ (8007398 <__kernel_cos+0x180>)
 8007314:	4598      	cmp	r8, r3
 8007316:	bf8c      	ite	hi
 8007318:	4d21      	ldrhi	r5, [pc, #132]	@ (80073a0 <__kernel_cos+0x188>)
 800731a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800731e:	2400      	movs	r4, #0
 8007320:	4622      	mov	r2, r4
 8007322:	462b      	mov	r3, r5
 8007324:	2000      	movs	r0, #0
 8007326:	f7f8 ffcf 	bl	80002c8 <__aeabi_dsub>
 800732a:	4622      	mov	r2, r4
 800732c:	4680      	mov	r8, r0
 800732e:	4689      	mov	r9, r1
 8007330:	462b      	mov	r3, r5
 8007332:	4650      	mov	r0, sl
 8007334:	4659      	mov	r1, fp
 8007336:	f7f8 ffc7 	bl	80002c8 <__aeabi_dsub>
 800733a:	4632      	mov	r2, r6
 800733c:	463b      	mov	r3, r7
 800733e:	f7f8 ffc3 	bl	80002c8 <__aeabi_dsub>
 8007342:	4602      	mov	r2, r0
 8007344:	460b      	mov	r3, r1
 8007346:	4640      	mov	r0, r8
 8007348:	4649      	mov	r1, r9
 800734a:	e7da      	b.n	8007302 <__kernel_cos+0xea>
 800734c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8007388 <__kernel_cos+0x170>
 8007350:	e7db      	b.n	800730a <__kernel_cos+0xf2>
 8007352:	bf00      	nop
 8007354:	f3af 8000 	nop.w
 8007358:	be8838d4 	.word	0xbe8838d4
 800735c:	bda8fae9 	.word	0xbda8fae9
 8007360:	bdb4b1c4 	.word	0xbdb4b1c4
 8007364:	3e21ee9e 	.word	0x3e21ee9e
 8007368:	809c52ad 	.word	0x809c52ad
 800736c:	3e927e4f 	.word	0x3e927e4f
 8007370:	19cb1590 	.word	0x19cb1590
 8007374:	3efa01a0 	.word	0x3efa01a0
 8007378:	16c15177 	.word	0x16c15177
 800737c:	3f56c16c 	.word	0x3f56c16c
 8007380:	5555554c 	.word	0x5555554c
 8007384:	3fa55555 	.word	0x3fa55555
 8007388:	00000000 	.word	0x00000000
 800738c:	3ff00000 	.word	0x3ff00000
 8007390:	3fe00000 	.word	0x3fe00000
 8007394:	3fd33332 	.word	0x3fd33332
 8007398:	3ff00000 	.word	0x3ff00000
 800739c:	3fe90000 	.word	0x3fe90000
 80073a0:	3fd20000 	.word	0x3fd20000
 80073a4:	00000000 	.word	0x00000000

080073a8 <__kernel_sin>:
 80073a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073ac:	ec55 4b10 	vmov	r4, r5, d0
 80073b0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80073b4:	b085      	sub	sp, #20
 80073b6:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 80073ba:	ed8d 1b02 	vstr	d1, [sp, #8]
 80073be:	4680      	mov	r8, r0
 80073c0:	d205      	bcs.n	80073ce <__kernel_sin+0x26>
 80073c2:	4620      	mov	r0, r4
 80073c4:	4629      	mov	r1, r5
 80073c6:	f7f9 fbe7 	bl	8000b98 <__aeabi_d2iz>
 80073ca:	2800      	cmp	r0, #0
 80073cc:	d052      	beq.n	8007474 <__kernel_sin+0xcc>
 80073ce:	4622      	mov	r2, r4
 80073d0:	462b      	mov	r3, r5
 80073d2:	4620      	mov	r0, r4
 80073d4:	4629      	mov	r1, r5
 80073d6:	f7f9 f92f 	bl	8000638 <__aeabi_dmul>
 80073da:	4682      	mov	sl, r0
 80073dc:	468b      	mov	fp, r1
 80073de:	4602      	mov	r2, r0
 80073e0:	460b      	mov	r3, r1
 80073e2:	4620      	mov	r0, r4
 80073e4:	4629      	mov	r1, r5
 80073e6:	f7f9 f927 	bl	8000638 <__aeabi_dmul>
 80073ea:	a342      	add	r3, pc, #264	@ (adr r3, 80074f4 <__kernel_sin+0x14c>)
 80073ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073f0:	e9cd 0100 	strd	r0, r1, [sp]
 80073f4:	4650      	mov	r0, sl
 80073f6:	4659      	mov	r1, fp
 80073f8:	f7f9 f91e 	bl	8000638 <__aeabi_dmul>
 80073fc:	a33f      	add	r3, pc, #252	@ (adr r3, 80074fc <__kernel_sin+0x154>)
 80073fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007402:	f7f8 ff61 	bl	80002c8 <__aeabi_dsub>
 8007406:	4652      	mov	r2, sl
 8007408:	465b      	mov	r3, fp
 800740a:	f7f9 f915 	bl	8000638 <__aeabi_dmul>
 800740e:	a33d      	add	r3, pc, #244	@ (adr r3, 8007504 <__kernel_sin+0x15c>)
 8007410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007414:	f7f8 ff5a 	bl	80002cc <__adddf3>
 8007418:	4652      	mov	r2, sl
 800741a:	465b      	mov	r3, fp
 800741c:	f7f9 f90c 	bl	8000638 <__aeabi_dmul>
 8007420:	a33a      	add	r3, pc, #232	@ (adr r3, 800750c <__kernel_sin+0x164>)
 8007422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007426:	f7f8 ff4f 	bl	80002c8 <__aeabi_dsub>
 800742a:	4652      	mov	r2, sl
 800742c:	465b      	mov	r3, fp
 800742e:	f7f9 f903 	bl	8000638 <__aeabi_dmul>
 8007432:	a338      	add	r3, pc, #224	@ (adr r3, 8007514 <__kernel_sin+0x16c>)
 8007434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007438:	f7f8 ff48 	bl	80002cc <__adddf3>
 800743c:	4606      	mov	r6, r0
 800743e:	460f      	mov	r7, r1
 8007440:	f1b8 0f00 	cmp.w	r8, #0
 8007444:	d11b      	bne.n	800747e <__kernel_sin+0xd6>
 8007446:	4602      	mov	r2, r0
 8007448:	460b      	mov	r3, r1
 800744a:	4650      	mov	r0, sl
 800744c:	4659      	mov	r1, fp
 800744e:	f7f9 f8f3 	bl	8000638 <__aeabi_dmul>
 8007452:	a325      	add	r3, pc, #148	@ (adr r3, 80074e8 <__kernel_sin+0x140>)
 8007454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007458:	f7f8 ff36 	bl	80002c8 <__aeabi_dsub>
 800745c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007460:	f7f9 f8ea 	bl	8000638 <__aeabi_dmul>
 8007464:	4602      	mov	r2, r0
 8007466:	460b      	mov	r3, r1
 8007468:	4620      	mov	r0, r4
 800746a:	4629      	mov	r1, r5
 800746c:	f7f8 ff2e 	bl	80002cc <__adddf3>
 8007470:	4604      	mov	r4, r0
 8007472:	460d      	mov	r5, r1
 8007474:	ec45 4b10 	vmov	d0, r4, r5
 8007478:	b005      	add	sp, #20
 800747a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800747e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007482:	4b1b      	ldr	r3, [pc, #108]	@ (80074f0 <__kernel_sin+0x148>)
 8007484:	2200      	movs	r2, #0
 8007486:	f7f9 f8d7 	bl	8000638 <__aeabi_dmul>
 800748a:	4632      	mov	r2, r6
 800748c:	4680      	mov	r8, r0
 800748e:	4689      	mov	r9, r1
 8007490:	463b      	mov	r3, r7
 8007492:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007496:	f7f9 f8cf 	bl	8000638 <__aeabi_dmul>
 800749a:	4602      	mov	r2, r0
 800749c:	460b      	mov	r3, r1
 800749e:	4640      	mov	r0, r8
 80074a0:	4649      	mov	r1, r9
 80074a2:	f7f8 ff11 	bl	80002c8 <__aeabi_dsub>
 80074a6:	4652      	mov	r2, sl
 80074a8:	465b      	mov	r3, fp
 80074aa:	f7f9 f8c5 	bl	8000638 <__aeabi_dmul>
 80074ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80074b2:	f7f8 ff09 	bl	80002c8 <__aeabi_dsub>
 80074b6:	a30c      	add	r3, pc, #48	@ (adr r3, 80074e8 <__kernel_sin+0x140>)
 80074b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074bc:	4606      	mov	r6, r0
 80074be:	460f      	mov	r7, r1
 80074c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80074c4:	f7f9 f8b8 	bl	8000638 <__aeabi_dmul>
 80074c8:	4602      	mov	r2, r0
 80074ca:	460b      	mov	r3, r1
 80074cc:	4630      	mov	r0, r6
 80074ce:	4639      	mov	r1, r7
 80074d0:	f7f8 fefc 	bl	80002cc <__adddf3>
 80074d4:	4602      	mov	r2, r0
 80074d6:	460b      	mov	r3, r1
 80074d8:	4620      	mov	r0, r4
 80074da:	4629      	mov	r1, r5
 80074dc:	f7f8 fef4 	bl	80002c8 <__aeabi_dsub>
 80074e0:	e7c6      	b.n	8007470 <__kernel_sin+0xc8>
 80074e2:	bf00      	nop
 80074e4:	f3af 8000 	nop.w
 80074e8:	55555549 	.word	0x55555549
 80074ec:	3fc55555 	.word	0x3fc55555
 80074f0:	3fe00000 	.word	0x3fe00000
 80074f4:	5acfd57c 	.word	0x5acfd57c
 80074f8:	3de5d93a 	.word	0x3de5d93a
 80074fc:	8a2b9ceb 	.word	0x8a2b9ceb
 8007500:	3e5ae5e6 	.word	0x3e5ae5e6
 8007504:	57b1fe7d 	.word	0x57b1fe7d
 8007508:	3ec71de3 	.word	0x3ec71de3
 800750c:	19c161d5 	.word	0x19c161d5
 8007510:	3f2a01a0 	.word	0x3f2a01a0
 8007514:	1110f8a6 	.word	0x1110f8a6
 8007518:	3f811111 	.word	0x3f811111
 800751c:	00000000 	.word	0x00000000

08007520 <__ieee754_pow>:
 8007520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007524:	b091      	sub	sp, #68	@ 0x44
 8007526:	ed8d 1b00 	vstr	d1, [sp]
 800752a:	e9dd 1900 	ldrd	r1, r9, [sp]
 800752e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8007532:	ea5a 0001 	orrs.w	r0, sl, r1
 8007536:	ec57 6b10 	vmov	r6, r7, d0
 800753a:	d113      	bne.n	8007564 <__ieee754_pow+0x44>
 800753c:	19b3      	adds	r3, r6, r6
 800753e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8007542:	4152      	adcs	r2, r2
 8007544:	4298      	cmp	r0, r3
 8007546:	4b9a      	ldr	r3, [pc, #616]	@ (80077b0 <__ieee754_pow+0x290>)
 8007548:	4193      	sbcs	r3, r2
 800754a:	f080 84ee 	bcs.w	8007f2a <__ieee754_pow+0xa0a>
 800754e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007552:	4630      	mov	r0, r6
 8007554:	4639      	mov	r1, r7
 8007556:	f7f8 feb9 	bl	80002cc <__adddf3>
 800755a:	ec41 0b10 	vmov	d0, r0, r1
 800755e:	b011      	add	sp, #68	@ 0x44
 8007560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007564:	4a93      	ldr	r2, [pc, #588]	@ (80077b4 <__ieee754_pow+0x294>)
 8007566:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800756a:	4295      	cmp	r5, r2
 800756c:	46b8      	mov	r8, r7
 800756e:	4633      	mov	r3, r6
 8007570:	d80a      	bhi.n	8007588 <__ieee754_pow+0x68>
 8007572:	d104      	bne.n	800757e <__ieee754_pow+0x5e>
 8007574:	2e00      	cmp	r6, #0
 8007576:	d1ea      	bne.n	800754e <__ieee754_pow+0x2e>
 8007578:	45aa      	cmp	sl, r5
 800757a:	d8e8      	bhi.n	800754e <__ieee754_pow+0x2e>
 800757c:	e001      	b.n	8007582 <__ieee754_pow+0x62>
 800757e:	4592      	cmp	sl, r2
 8007580:	d802      	bhi.n	8007588 <__ieee754_pow+0x68>
 8007582:	4592      	cmp	sl, r2
 8007584:	d10f      	bne.n	80075a6 <__ieee754_pow+0x86>
 8007586:	b171      	cbz	r1, 80075a6 <__ieee754_pow+0x86>
 8007588:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800758c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8007590:	ea58 0803 	orrs.w	r8, r8, r3
 8007594:	d1db      	bne.n	800754e <__ieee754_pow+0x2e>
 8007596:	e9dd 3200 	ldrd	r3, r2, [sp]
 800759a:	18db      	adds	r3, r3, r3
 800759c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 80075a0:	4152      	adcs	r2, r2
 80075a2:	4598      	cmp	r8, r3
 80075a4:	e7cf      	b.n	8007546 <__ieee754_pow+0x26>
 80075a6:	f1b8 0f00 	cmp.w	r8, #0
 80075aa:	46ab      	mov	fp, r5
 80075ac:	da43      	bge.n	8007636 <__ieee754_pow+0x116>
 80075ae:	4a82      	ldr	r2, [pc, #520]	@ (80077b8 <__ieee754_pow+0x298>)
 80075b0:	4592      	cmp	sl, r2
 80075b2:	d856      	bhi.n	8007662 <__ieee754_pow+0x142>
 80075b4:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 80075b8:	4592      	cmp	sl, r2
 80075ba:	f240 84c5 	bls.w	8007f48 <__ieee754_pow+0xa28>
 80075be:	ea4f 522a 	mov.w	r2, sl, asr #20
 80075c2:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80075c6:	2a14      	cmp	r2, #20
 80075c8:	dd18      	ble.n	80075fc <__ieee754_pow+0xdc>
 80075ca:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 80075ce:	fa21 f402 	lsr.w	r4, r1, r2
 80075d2:	fa04 f202 	lsl.w	r2, r4, r2
 80075d6:	428a      	cmp	r2, r1
 80075d8:	f040 84b6 	bne.w	8007f48 <__ieee754_pow+0xa28>
 80075dc:	f004 0401 	and.w	r4, r4, #1
 80075e0:	f1c4 0402 	rsb	r4, r4, #2
 80075e4:	2900      	cmp	r1, #0
 80075e6:	d159      	bne.n	800769c <__ieee754_pow+0x17c>
 80075e8:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 80075ec:	d148      	bne.n	8007680 <__ieee754_pow+0x160>
 80075ee:	4632      	mov	r2, r6
 80075f0:	463b      	mov	r3, r7
 80075f2:	4630      	mov	r0, r6
 80075f4:	4639      	mov	r1, r7
 80075f6:	f7f9 f81f 	bl	8000638 <__aeabi_dmul>
 80075fa:	e7ae      	b.n	800755a <__ieee754_pow+0x3a>
 80075fc:	2900      	cmp	r1, #0
 80075fe:	d14c      	bne.n	800769a <__ieee754_pow+0x17a>
 8007600:	f1c2 0214 	rsb	r2, r2, #20
 8007604:	fa4a f402 	asr.w	r4, sl, r2
 8007608:	fa04 f202 	lsl.w	r2, r4, r2
 800760c:	4552      	cmp	r2, sl
 800760e:	f040 8498 	bne.w	8007f42 <__ieee754_pow+0xa22>
 8007612:	f004 0401 	and.w	r4, r4, #1
 8007616:	f1c4 0402 	rsb	r4, r4, #2
 800761a:	4a68      	ldr	r2, [pc, #416]	@ (80077bc <__ieee754_pow+0x29c>)
 800761c:	4592      	cmp	sl, r2
 800761e:	d1e3      	bne.n	80075e8 <__ieee754_pow+0xc8>
 8007620:	f1b9 0f00 	cmp.w	r9, #0
 8007624:	f280 8489 	bge.w	8007f3a <__ieee754_pow+0xa1a>
 8007628:	4964      	ldr	r1, [pc, #400]	@ (80077bc <__ieee754_pow+0x29c>)
 800762a:	4632      	mov	r2, r6
 800762c:	463b      	mov	r3, r7
 800762e:	2000      	movs	r0, #0
 8007630:	f7f9 f92c 	bl	800088c <__aeabi_ddiv>
 8007634:	e791      	b.n	800755a <__ieee754_pow+0x3a>
 8007636:	2400      	movs	r4, #0
 8007638:	bb81      	cbnz	r1, 800769c <__ieee754_pow+0x17c>
 800763a:	4a5e      	ldr	r2, [pc, #376]	@ (80077b4 <__ieee754_pow+0x294>)
 800763c:	4592      	cmp	sl, r2
 800763e:	d1ec      	bne.n	800761a <__ieee754_pow+0xfa>
 8007640:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 8007644:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8007648:	431a      	orrs	r2, r3
 800764a:	f000 846e 	beq.w	8007f2a <__ieee754_pow+0xa0a>
 800764e:	4b5c      	ldr	r3, [pc, #368]	@ (80077c0 <__ieee754_pow+0x2a0>)
 8007650:	429d      	cmp	r5, r3
 8007652:	d908      	bls.n	8007666 <__ieee754_pow+0x146>
 8007654:	f1b9 0f00 	cmp.w	r9, #0
 8007658:	f280 846b 	bge.w	8007f32 <__ieee754_pow+0xa12>
 800765c:	2000      	movs	r0, #0
 800765e:	2100      	movs	r1, #0
 8007660:	e77b      	b.n	800755a <__ieee754_pow+0x3a>
 8007662:	2402      	movs	r4, #2
 8007664:	e7e8      	b.n	8007638 <__ieee754_pow+0x118>
 8007666:	f1b9 0f00 	cmp.w	r9, #0
 800766a:	f04f 0000 	mov.w	r0, #0
 800766e:	f04f 0100 	mov.w	r1, #0
 8007672:	f6bf af72 	bge.w	800755a <__ieee754_pow+0x3a>
 8007676:	e9dd 0300 	ldrd	r0, r3, [sp]
 800767a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800767e:	e76c      	b.n	800755a <__ieee754_pow+0x3a>
 8007680:	4a50      	ldr	r2, [pc, #320]	@ (80077c4 <__ieee754_pow+0x2a4>)
 8007682:	4591      	cmp	r9, r2
 8007684:	d10a      	bne.n	800769c <__ieee754_pow+0x17c>
 8007686:	f1b8 0f00 	cmp.w	r8, #0
 800768a:	db07      	blt.n	800769c <__ieee754_pow+0x17c>
 800768c:	ec47 6b10 	vmov	d0, r6, r7
 8007690:	b011      	add	sp, #68	@ 0x44
 8007692:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007696:	f7ff bce7 	b.w	8007068 <__ieee754_sqrt>
 800769a:	2400      	movs	r4, #0
 800769c:	ec47 6b10 	vmov	d0, r6, r7
 80076a0:	9302      	str	r3, [sp, #8]
 80076a2:	f7ff fc79 	bl	8006f98 <fabs>
 80076a6:	9b02      	ldr	r3, [sp, #8]
 80076a8:	ec51 0b10 	vmov	r0, r1, d0
 80076ac:	bb43      	cbnz	r3, 8007700 <__ieee754_pow+0x1e0>
 80076ae:	4b43      	ldr	r3, [pc, #268]	@ (80077bc <__ieee754_pow+0x29c>)
 80076b0:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 80076b4:	429a      	cmp	r2, r3
 80076b6:	d000      	beq.n	80076ba <__ieee754_pow+0x19a>
 80076b8:	bb15      	cbnz	r5, 8007700 <__ieee754_pow+0x1e0>
 80076ba:	f1b9 0f00 	cmp.w	r9, #0
 80076be:	da05      	bge.n	80076cc <__ieee754_pow+0x1ac>
 80076c0:	4602      	mov	r2, r0
 80076c2:	460b      	mov	r3, r1
 80076c4:	2000      	movs	r0, #0
 80076c6:	493d      	ldr	r1, [pc, #244]	@ (80077bc <__ieee754_pow+0x29c>)
 80076c8:	f7f9 f8e0 	bl	800088c <__aeabi_ddiv>
 80076cc:	f1b8 0f00 	cmp.w	r8, #0
 80076d0:	f6bf af43 	bge.w	800755a <__ieee754_pow+0x3a>
 80076d4:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 80076d8:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 80076dc:	4325      	orrs	r5, r4
 80076de:	d108      	bne.n	80076f2 <__ieee754_pow+0x1d2>
 80076e0:	4602      	mov	r2, r0
 80076e2:	460b      	mov	r3, r1
 80076e4:	4610      	mov	r0, r2
 80076e6:	4619      	mov	r1, r3
 80076e8:	f7f8 fdee 	bl	80002c8 <__aeabi_dsub>
 80076ec:	4602      	mov	r2, r0
 80076ee:	460b      	mov	r3, r1
 80076f0:	e79e      	b.n	8007630 <__ieee754_pow+0x110>
 80076f2:	2c01      	cmp	r4, #1
 80076f4:	f47f af31 	bne.w	800755a <__ieee754_pow+0x3a>
 80076f8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80076fc:	4619      	mov	r1, r3
 80076fe:	e72c      	b.n	800755a <__ieee754_pow+0x3a>
 8007700:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8007704:	3b01      	subs	r3, #1
 8007706:	ea53 0204 	orrs.w	r2, r3, r4
 800770a:	d102      	bne.n	8007712 <__ieee754_pow+0x1f2>
 800770c:	4632      	mov	r2, r6
 800770e:	463b      	mov	r3, r7
 8007710:	e7e8      	b.n	80076e4 <__ieee754_pow+0x1c4>
 8007712:	3c01      	subs	r4, #1
 8007714:	431c      	orrs	r4, r3
 8007716:	d016      	beq.n	8007746 <__ieee754_pow+0x226>
 8007718:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80077a0 <__ieee754_pow+0x280>
 800771c:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8007720:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007724:	f240 8110 	bls.w	8007948 <__ieee754_pow+0x428>
 8007728:	4b27      	ldr	r3, [pc, #156]	@ (80077c8 <__ieee754_pow+0x2a8>)
 800772a:	459a      	cmp	sl, r3
 800772c:	4b24      	ldr	r3, [pc, #144]	@ (80077c0 <__ieee754_pow+0x2a0>)
 800772e:	d916      	bls.n	800775e <__ieee754_pow+0x23e>
 8007730:	429d      	cmp	r5, r3
 8007732:	d80b      	bhi.n	800774c <__ieee754_pow+0x22c>
 8007734:	f1b9 0f00 	cmp.w	r9, #0
 8007738:	da0b      	bge.n	8007752 <__ieee754_pow+0x232>
 800773a:	2000      	movs	r0, #0
 800773c:	b011      	add	sp, #68	@ 0x44
 800773e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007742:	f000 bee5 	b.w	8008510 <__math_oflow>
 8007746:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 80077a8 <__ieee754_pow+0x288>
 800774a:	e7e7      	b.n	800771c <__ieee754_pow+0x1fc>
 800774c:	f1b9 0f00 	cmp.w	r9, #0
 8007750:	dcf3      	bgt.n	800773a <__ieee754_pow+0x21a>
 8007752:	2000      	movs	r0, #0
 8007754:	b011      	add	sp, #68	@ 0x44
 8007756:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800775a:	f000 bed1 	b.w	8008500 <__math_uflow>
 800775e:	429d      	cmp	r5, r3
 8007760:	d20c      	bcs.n	800777c <__ieee754_pow+0x25c>
 8007762:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007766:	2200      	movs	r2, #0
 8007768:	2300      	movs	r3, #0
 800776a:	f7f9 f9d7 	bl	8000b1c <__aeabi_dcmplt>
 800776e:	3800      	subs	r0, #0
 8007770:	bf18      	it	ne
 8007772:	2001      	movne	r0, #1
 8007774:	f1b9 0f00 	cmp.w	r9, #0
 8007778:	daec      	bge.n	8007754 <__ieee754_pow+0x234>
 800777a:	e7df      	b.n	800773c <__ieee754_pow+0x21c>
 800777c:	4b0f      	ldr	r3, [pc, #60]	@ (80077bc <__ieee754_pow+0x29c>)
 800777e:	429d      	cmp	r5, r3
 8007780:	f04f 0200 	mov.w	r2, #0
 8007784:	d922      	bls.n	80077cc <__ieee754_pow+0x2ac>
 8007786:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800778a:	2300      	movs	r3, #0
 800778c:	f7f9 f9c6 	bl	8000b1c <__aeabi_dcmplt>
 8007790:	3800      	subs	r0, #0
 8007792:	bf18      	it	ne
 8007794:	2001      	movne	r0, #1
 8007796:	f1b9 0f00 	cmp.w	r9, #0
 800779a:	dccf      	bgt.n	800773c <__ieee754_pow+0x21c>
 800779c:	e7da      	b.n	8007754 <__ieee754_pow+0x234>
 800779e:	bf00      	nop
 80077a0:	00000000 	.word	0x00000000
 80077a4:	3ff00000 	.word	0x3ff00000
 80077a8:	00000000 	.word	0x00000000
 80077ac:	bff00000 	.word	0xbff00000
 80077b0:	fff00000 	.word	0xfff00000
 80077b4:	7ff00000 	.word	0x7ff00000
 80077b8:	433fffff 	.word	0x433fffff
 80077bc:	3ff00000 	.word	0x3ff00000
 80077c0:	3fefffff 	.word	0x3fefffff
 80077c4:	3fe00000 	.word	0x3fe00000
 80077c8:	43f00000 	.word	0x43f00000
 80077cc:	4b5a      	ldr	r3, [pc, #360]	@ (8007938 <__ieee754_pow+0x418>)
 80077ce:	f7f8 fd7b 	bl	80002c8 <__aeabi_dsub>
 80077d2:	a351      	add	r3, pc, #324	@ (adr r3, 8007918 <__ieee754_pow+0x3f8>)
 80077d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077d8:	4604      	mov	r4, r0
 80077da:	460d      	mov	r5, r1
 80077dc:	f7f8 ff2c 	bl	8000638 <__aeabi_dmul>
 80077e0:	a34f      	add	r3, pc, #316	@ (adr r3, 8007920 <__ieee754_pow+0x400>)
 80077e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077e6:	4606      	mov	r6, r0
 80077e8:	460f      	mov	r7, r1
 80077ea:	4620      	mov	r0, r4
 80077ec:	4629      	mov	r1, r5
 80077ee:	f7f8 ff23 	bl	8000638 <__aeabi_dmul>
 80077f2:	4b52      	ldr	r3, [pc, #328]	@ (800793c <__ieee754_pow+0x41c>)
 80077f4:	4682      	mov	sl, r0
 80077f6:	468b      	mov	fp, r1
 80077f8:	2200      	movs	r2, #0
 80077fa:	4620      	mov	r0, r4
 80077fc:	4629      	mov	r1, r5
 80077fe:	f7f8 ff1b 	bl	8000638 <__aeabi_dmul>
 8007802:	4602      	mov	r2, r0
 8007804:	460b      	mov	r3, r1
 8007806:	a148      	add	r1, pc, #288	@ (adr r1, 8007928 <__ieee754_pow+0x408>)
 8007808:	e9d1 0100 	ldrd	r0, r1, [r1]
 800780c:	f7f8 fd5c 	bl	80002c8 <__aeabi_dsub>
 8007810:	4622      	mov	r2, r4
 8007812:	462b      	mov	r3, r5
 8007814:	f7f8 ff10 	bl	8000638 <__aeabi_dmul>
 8007818:	4602      	mov	r2, r0
 800781a:	460b      	mov	r3, r1
 800781c:	2000      	movs	r0, #0
 800781e:	4948      	ldr	r1, [pc, #288]	@ (8007940 <__ieee754_pow+0x420>)
 8007820:	f7f8 fd52 	bl	80002c8 <__aeabi_dsub>
 8007824:	4622      	mov	r2, r4
 8007826:	4680      	mov	r8, r0
 8007828:	4689      	mov	r9, r1
 800782a:	462b      	mov	r3, r5
 800782c:	4620      	mov	r0, r4
 800782e:	4629      	mov	r1, r5
 8007830:	f7f8 ff02 	bl	8000638 <__aeabi_dmul>
 8007834:	4602      	mov	r2, r0
 8007836:	460b      	mov	r3, r1
 8007838:	4640      	mov	r0, r8
 800783a:	4649      	mov	r1, r9
 800783c:	f7f8 fefc 	bl	8000638 <__aeabi_dmul>
 8007840:	a33b      	add	r3, pc, #236	@ (adr r3, 8007930 <__ieee754_pow+0x410>)
 8007842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007846:	f7f8 fef7 	bl	8000638 <__aeabi_dmul>
 800784a:	4602      	mov	r2, r0
 800784c:	460b      	mov	r3, r1
 800784e:	4650      	mov	r0, sl
 8007850:	4659      	mov	r1, fp
 8007852:	f7f8 fd39 	bl	80002c8 <__aeabi_dsub>
 8007856:	4602      	mov	r2, r0
 8007858:	460b      	mov	r3, r1
 800785a:	4680      	mov	r8, r0
 800785c:	4689      	mov	r9, r1
 800785e:	4630      	mov	r0, r6
 8007860:	4639      	mov	r1, r7
 8007862:	f7f8 fd33 	bl	80002cc <__adddf3>
 8007866:	2400      	movs	r4, #0
 8007868:	4632      	mov	r2, r6
 800786a:	463b      	mov	r3, r7
 800786c:	4620      	mov	r0, r4
 800786e:	460d      	mov	r5, r1
 8007870:	f7f8 fd2a 	bl	80002c8 <__aeabi_dsub>
 8007874:	4602      	mov	r2, r0
 8007876:	460b      	mov	r3, r1
 8007878:	4640      	mov	r0, r8
 800787a:	4649      	mov	r1, r9
 800787c:	f7f8 fd24 	bl	80002c8 <__aeabi_dsub>
 8007880:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007884:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007888:	2300      	movs	r3, #0
 800788a:	9304      	str	r3, [sp, #16]
 800788c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8007890:	4606      	mov	r6, r0
 8007892:	460f      	mov	r7, r1
 8007894:	465b      	mov	r3, fp
 8007896:	4652      	mov	r2, sl
 8007898:	e9dd 0100 	ldrd	r0, r1, [sp]
 800789c:	f7f8 fd14 	bl	80002c8 <__aeabi_dsub>
 80078a0:	4622      	mov	r2, r4
 80078a2:	462b      	mov	r3, r5
 80078a4:	f7f8 fec8 	bl	8000638 <__aeabi_dmul>
 80078a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80078ac:	4680      	mov	r8, r0
 80078ae:	4689      	mov	r9, r1
 80078b0:	4630      	mov	r0, r6
 80078b2:	4639      	mov	r1, r7
 80078b4:	f7f8 fec0 	bl	8000638 <__aeabi_dmul>
 80078b8:	4602      	mov	r2, r0
 80078ba:	460b      	mov	r3, r1
 80078bc:	4640      	mov	r0, r8
 80078be:	4649      	mov	r1, r9
 80078c0:	f7f8 fd04 	bl	80002cc <__adddf3>
 80078c4:	465b      	mov	r3, fp
 80078c6:	4606      	mov	r6, r0
 80078c8:	460f      	mov	r7, r1
 80078ca:	4652      	mov	r2, sl
 80078cc:	4620      	mov	r0, r4
 80078ce:	4629      	mov	r1, r5
 80078d0:	f7f8 feb2 	bl	8000638 <__aeabi_dmul>
 80078d4:	460b      	mov	r3, r1
 80078d6:	4602      	mov	r2, r0
 80078d8:	4680      	mov	r8, r0
 80078da:	4689      	mov	r9, r1
 80078dc:	4630      	mov	r0, r6
 80078de:	4639      	mov	r1, r7
 80078e0:	f7f8 fcf4 	bl	80002cc <__adddf3>
 80078e4:	4b17      	ldr	r3, [pc, #92]	@ (8007944 <__ieee754_pow+0x424>)
 80078e6:	4299      	cmp	r1, r3
 80078e8:	4604      	mov	r4, r0
 80078ea:	460d      	mov	r5, r1
 80078ec:	468b      	mov	fp, r1
 80078ee:	f340 820b 	ble.w	8007d08 <__ieee754_pow+0x7e8>
 80078f2:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 80078f6:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 80078fa:	4303      	orrs	r3, r0
 80078fc:	f000 81ea 	beq.w	8007cd4 <__ieee754_pow+0x7b4>
 8007900:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007904:	2200      	movs	r2, #0
 8007906:	2300      	movs	r3, #0
 8007908:	f7f9 f908 	bl	8000b1c <__aeabi_dcmplt>
 800790c:	3800      	subs	r0, #0
 800790e:	bf18      	it	ne
 8007910:	2001      	movne	r0, #1
 8007912:	e713      	b.n	800773c <__ieee754_pow+0x21c>
 8007914:	f3af 8000 	nop.w
 8007918:	60000000 	.word	0x60000000
 800791c:	3ff71547 	.word	0x3ff71547
 8007920:	f85ddf44 	.word	0xf85ddf44
 8007924:	3e54ae0b 	.word	0x3e54ae0b
 8007928:	55555555 	.word	0x55555555
 800792c:	3fd55555 	.word	0x3fd55555
 8007930:	652b82fe 	.word	0x652b82fe
 8007934:	3ff71547 	.word	0x3ff71547
 8007938:	3ff00000 	.word	0x3ff00000
 800793c:	3fd00000 	.word	0x3fd00000
 8007940:	3fe00000 	.word	0x3fe00000
 8007944:	408fffff 	.word	0x408fffff
 8007948:	4bd5      	ldr	r3, [pc, #852]	@ (8007ca0 <__ieee754_pow+0x780>)
 800794a:	ea08 0303 	and.w	r3, r8, r3
 800794e:	2200      	movs	r2, #0
 8007950:	b92b      	cbnz	r3, 800795e <__ieee754_pow+0x43e>
 8007952:	4bd4      	ldr	r3, [pc, #848]	@ (8007ca4 <__ieee754_pow+0x784>)
 8007954:	f7f8 fe70 	bl	8000638 <__aeabi_dmul>
 8007958:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800795c:	468b      	mov	fp, r1
 800795e:	ea4f 532b 	mov.w	r3, fp, asr #20
 8007962:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8007966:	4413      	add	r3, r2
 8007968:	930a      	str	r3, [sp, #40]	@ 0x28
 800796a:	4bcf      	ldr	r3, [pc, #828]	@ (8007ca8 <__ieee754_pow+0x788>)
 800796c:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8007970:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8007974:	459b      	cmp	fp, r3
 8007976:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800797a:	dd08      	ble.n	800798e <__ieee754_pow+0x46e>
 800797c:	4bcb      	ldr	r3, [pc, #812]	@ (8007cac <__ieee754_pow+0x78c>)
 800797e:	459b      	cmp	fp, r3
 8007980:	f340 81a5 	ble.w	8007cce <__ieee754_pow+0x7ae>
 8007984:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007986:	3301      	adds	r3, #1
 8007988:	930a      	str	r3, [sp, #40]	@ 0x28
 800798a:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800798e:	f04f 0a00 	mov.w	sl, #0
 8007992:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8007996:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007998:	4bc5      	ldr	r3, [pc, #788]	@ (8007cb0 <__ieee754_pow+0x790>)
 800799a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800799e:	ed93 7b00 	vldr	d7, [r3]
 80079a2:	4629      	mov	r1, r5
 80079a4:	ec53 2b17 	vmov	r2, r3, d7
 80079a8:	ed8d 7b06 	vstr	d7, [sp, #24]
 80079ac:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80079b0:	f7f8 fc8a 	bl	80002c8 <__aeabi_dsub>
 80079b4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80079b8:	4606      	mov	r6, r0
 80079ba:	460f      	mov	r7, r1
 80079bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80079c0:	f7f8 fc84 	bl	80002cc <__adddf3>
 80079c4:	4602      	mov	r2, r0
 80079c6:	460b      	mov	r3, r1
 80079c8:	2000      	movs	r0, #0
 80079ca:	49ba      	ldr	r1, [pc, #744]	@ (8007cb4 <__ieee754_pow+0x794>)
 80079cc:	f7f8 ff5e 	bl	800088c <__aeabi_ddiv>
 80079d0:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80079d4:	4602      	mov	r2, r0
 80079d6:	460b      	mov	r3, r1
 80079d8:	4630      	mov	r0, r6
 80079da:	4639      	mov	r1, r7
 80079dc:	f7f8 fe2c 	bl	8000638 <__aeabi_dmul>
 80079e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80079e4:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 80079e8:	106d      	asrs	r5, r5, #1
 80079ea:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 80079ee:	f04f 0b00 	mov.w	fp, #0
 80079f2:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 80079f6:	4661      	mov	r1, ip
 80079f8:	2200      	movs	r2, #0
 80079fa:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80079fe:	4658      	mov	r0, fp
 8007a00:	46e1      	mov	r9, ip
 8007a02:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8007a06:	4614      	mov	r4, r2
 8007a08:	461d      	mov	r5, r3
 8007a0a:	f7f8 fe15 	bl	8000638 <__aeabi_dmul>
 8007a0e:	4602      	mov	r2, r0
 8007a10:	460b      	mov	r3, r1
 8007a12:	4630      	mov	r0, r6
 8007a14:	4639      	mov	r1, r7
 8007a16:	f7f8 fc57 	bl	80002c8 <__aeabi_dsub>
 8007a1a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007a1e:	4606      	mov	r6, r0
 8007a20:	460f      	mov	r7, r1
 8007a22:	4620      	mov	r0, r4
 8007a24:	4629      	mov	r1, r5
 8007a26:	f7f8 fc4f 	bl	80002c8 <__aeabi_dsub>
 8007a2a:	4602      	mov	r2, r0
 8007a2c:	460b      	mov	r3, r1
 8007a2e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007a32:	f7f8 fc49 	bl	80002c8 <__aeabi_dsub>
 8007a36:	465a      	mov	r2, fp
 8007a38:	464b      	mov	r3, r9
 8007a3a:	f7f8 fdfd 	bl	8000638 <__aeabi_dmul>
 8007a3e:	4602      	mov	r2, r0
 8007a40:	460b      	mov	r3, r1
 8007a42:	4630      	mov	r0, r6
 8007a44:	4639      	mov	r1, r7
 8007a46:	f7f8 fc3f 	bl	80002c8 <__aeabi_dsub>
 8007a4a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007a4e:	f7f8 fdf3 	bl	8000638 <__aeabi_dmul>
 8007a52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a56:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007a5a:	4610      	mov	r0, r2
 8007a5c:	4619      	mov	r1, r3
 8007a5e:	f7f8 fdeb 	bl	8000638 <__aeabi_dmul>
 8007a62:	a37d      	add	r3, pc, #500	@ (adr r3, 8007c58 <__ieee754_pow+0x738>)
 8007a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a68:	4604      	mov	r4, r0
 8007a6a:	460d      	mov	r5, r1
 8007a6c:	f7f8 fde4 	bl	8000638 <__aeabi_dmul>
 8007a70:	a37b      	add	r3, pc, #492	@ (adr r3, 8007c60 <__ieee754_pow+0x740>)
 8007a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a76:	f7f8 fc29 	bl	80002cc <__adddf3>
 8007a7a:	4622      	mov	r2, r4
 8007a7c:	462b      	mov	r3, r5
 8007a7e:	f7f8 fddb 	bl	8000638 <__aeabi_dmul>
 8007a82:	a379      	add	r3, pc, #484	@ (adr r3, 8007c68 <__ieee754_pow+0x748>)
 8007a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a88:	f7f8 fc20 	bl	80002cc <__adddf3>
 8007a8c:	4622      	mov	r2, r4
 8007a8e:	462b      	mov	r3, r5
 8007a90:	f7f8 fdd2 	bl	8000638 <__aeabi_dmul>
 8007a94:	a376      	add	r3, pc, #472	@ (adr r3, 8007c70 <__ieee754_pow+0x750>)
 8007a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a9a:	f7f8 fc17 	bl	80002cc <__adddf3>
 8007a9e:	4622      	mov	r2, r4
 8007aa0:	462b      	mov	r3, r5
 8007aa2:	f7f8 fdc9 	bl	8000638 <__aeabi_dmul>
 8007aa6:	a374      	add	r3, pc, #464	@ (adr r3, 8007c78 <__ieee754_pow+0x758>)
 8007aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aac:	f7f8 fc0e 	bl	80002cc <__adddf3>
 8007ab0:	4622      	mov	r2, r4
 8007ab2:	462b      	mov	r3, r5
 8007ab4:	f7f8 fdc0 	bl	8000638 <__aeabi_dmul>
 8007ab8:	a371      	add	r3, pc, #452	@ (adr r3, 8007c80 <__ieee754_pow+0x760>)
 8007aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007abe:	f7f8 fc05 	bl	80002cc <__adddf3>
 8007ac2:	4622      	mov	r2, r4
 8007ac4:	4606      	mov	r6, r0
 8007ac6:	460f      	mov	r7, r1
 8007ac8:	462b      	mov	r3, r5
 8007aca:	4620      	mov	r0, r4
 8007acc:	4629      	mov	r1, r5
 8007ace:	f7f8 fdb3 	bl	8000638 <__aeabi_dmul>
 8007ad2:	4602      	mov	r2, r0
 8007ad4:	460b      	mov	r3, r1
 8007ad6:	4630      	mov	r0, r6
 8007ad8:	4639      	mov	r1, r7
 8007ada:	f7f8 fdad 	bl	8000638 <__aeabi_dmul>
 8007ade:	465a      	mov	r2, fp
 8007ae0:	4604      	mov	r4, r0
 8007ae2:	460d      	mov	r5, r1
 8007ae4:	464b      	mov	r3, r9
 8007ae6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007aea:	f7f8 fbef 	bl	80002cc <__adddf3>
 8007aee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007af2:	f7f8 fda1 	bl	8000638 <__aeabi_dmul>
 8007af6:	4622      	mov	r2, r4
 8007af8:	462b      	mov	r3, r5
 8007afa:	f7f8 fbe7 	bl	80002cc <__adddf3>
 8007afe:	465a      	mov	r2, fp
 8007b00:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007b04:	464b      	mov	r3, r9
 8007b06:	4658      	mov	r0, fp
 8007b08:	4649      	mov	r1, r9
 8007b0a:	f7f8 fd95 	bl	8000638 <__aeabi_dmul>
 8007b0e:	4b6a      	ldr	r3, [pc, #424]	@ (8007cb8 <__ieee754_pow+0x798>)
 8007b10:	2200      	movs	r2, #0
 8007b12:	4606      	mov	r6, r0
 8007b14:	460f      	mov	r7, r1
 8007b16:	f7f8 fbd9 	bl	80002cc <__adddf3>
 8007b1a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007b1e:	f7f8 fbd5 	bl	80002cc <__adddf3>
 8007b22:	46d8      	mov	r8, fp
 8007b24:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8007b28:	460d      	mov	r5, r1
 8007b2a:	465a      	mov	r2, fp
 8007b2c:	460b      	mov	r3, r1
 8007b2e:	4640      	mov	r0, r8
 8007b30:	4649      	mov	r1, r9
 8007b32:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8007b36:	f7f8 fd7f 	bl	8000638 <__aeabi_dmul>
 8007b3a:	465c      	mov	r4, fp
 8007b3c:	4680      	mov	r8, r0
 8007b3e:	4689      	mov	r9, r1
 8007b40:	4b5d      	ldr	r3, [pc, #372]	@ (8007cb8 <__ieee754_pow+0x798>)
 8007b42:	2200      	movs	r2, #0
 8007b44:	4620      	mov	r0, r4
 8007b46:	4629      	mov	r1, r5
 8007b48:	f7f8 fbbe 	bl	80002c8 <__aeabi_dsub>
 8007b4c:	4632      	mov	r2, r6
 8007b4e:	463b      	mov	r3, r7
 8007b50:	f7f8 fbba 	bl	80002c8 <__aeabi_dsub>
 8007b54:	4602      	mov	r2, r0
 8007b56:	460b      	mov	r3, r1
 8007b58:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007b5c:	f7f8 fbb4 	bl	80002c8 <__aeabi_dsub>
 8007b60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b64:	f7f8 fd68 	bl	8000638 <__aeabi_dmul>
 8007b68:	4622      	mov	r2, r4
 8007b6a:	4606      	mov	r6, r0
 8007b6c:	460f      	mov	r7, r1
 8007b6e:	462b      	mov	r3, r5
 8007b70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b74:	f7f8 fd60 	bl	8000638 <__aeabi_dmul>
 8007b78:	4602      	mov	r2, r0
 8007b7a:	460b      	mov	r3, r1
 8007b7c:	4630      	mov	r0, r6
 8007b7e:	4639      	mov	r1, r7
 8007b80:	f7f8 fba4 	bl	80002cc <__adddf3>
 8007b84:	4606      	mov	r6, r0
 8007b86:	460f      	mov	r7, r1
 8007b88:	4602      	mov	r2, r0
 8007b8a:	460b      	mov	r3, r1
 8007b8c:	4640      	mov	r0, r8
 8007b8e:	4649      	mov	r1, r9
 8007b90:	f7f8 fb9c 	bl	80002cc <__adddf3>
 8007b94:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8007b98:	a33b      	add	r3, pc, #236	@ (adr r3, 8007c88 <__ieee754_pow+0x768>)
 8007b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b9e:	4658      	mov	r0, fp
 8007ba0:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8007ba4:	460d      	mov	r5, r1
 8007ba6:	f7f8 fd47 	bl	8000638 <__aeabi_dmul>
 8007baa:	465c      	mov	r4, fp
 8007bac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007bb0:	4642      	mov	r2, r8
 8007bb2:	464b      	mov	r3, r9
 8007bb4:	4620      	mov	r0, r4
 8007bb6:	4629      	mov	r1, r5
 8007bb8:	f7f8 fb86 	bl	80002c8 <__aeabi_dsub>
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	460b      	mov	r3, r1
 8007bc0:	4630      	mov	r0, r6
 8007bc2:	4639      	mov	r1, r7
 8007bc4:	f7f8 fb80 	bl	80002c8 <__aeabi_dsub>
 8007bc8:	a331      	add	r3, pc, #196	@ (adr r3, 8007c90 <__ieee754_pow+0x770>)
 8007bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bce:	f7f8 fd33 	bl	8000638 <__aeabi_dmul>
 8007bd2:	a331      	add	r3, pc, #196	@ (adr r3, 8007c98 <__ieee754_pow+0x778>)
 8007bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bd8:	4606      	mov	r6, r0
 8007bda:	460f      	mov	r7, r1
 8007bdc:	4620      	mov	r0, r4
 8007bde:	4629      	mov	r1, r5
 8007be0:	f7f8 fd2a 	bl	8000638 <__aeabi_dmul>
 8007be4:	4602      	mov	r2, r0
 8007be6:	460b      	mov	r3, r1
 8007be8:	4630      	mov	r0, r6
 8007bea:	4639      	mov	r1, r7
 8007bec:	f7f8 fb6e 	bl	80002cc <__adddf3>
 8007bf0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007bf2:	4b32      	ldr	r3, [pc, #200]	@ (8007cbc <__ieee754_pow+0x79c>)
 8007bf4:	4413      	add	r3, r2
 8007bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bfa:	f7f8 fb67 	bl	80002cc <__adddf3>
 8007bfe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007c02:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007c04:	f7f8 fcae 	bl	8000564 <__aeabi_i2d>
 8007c08:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007c0a:	4b2d      	ldr	r3, [pc, #180]	@ (8007cc0 <__ieee754_pow+0x7a0>)
 8007c0c:	4413      	add	r3, r2
 8007c0e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007c12:	4606      	mov	r6, r0
 8007c14:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c18:	460f      	mov	r7, r1
 8007c1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c1e:	f7f8 fb55 	bl	80002cc <__adddf3>
 8007c22:	4642      	mov	r2, r8
 8007c24:	464b      	mov	r3, r9
 8007c26:	f7f8 fb51 	bl	80002cc <__adddf3>
 8007c2a:	4632      	mov	r2, r6
 8007c2c:	463b      	mov	r3, r7
 8007c2e:	f7f8 fb4d 	bl	80002cc <__adddf3>
 8007c32:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8007c36:	4632      	mov	r2, r6
 8007c38:	463b      	mov	r3, r7
 8007c3a:	4658      	mov	r0, fp
 8007c3c:	460d      	mov	r5, r1
 8007c3e:	f7f8 fb43 	bl	80002c8 <__aeabi_dsub>
 8007c42:	4642      	mov	r2, r8
 8007c44:	464b      	mov	r3, r9
 8007c46:	f7f8 fb3f 	bl	80002c8 <__aeabi_dsub>
 8007c4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c4e:	f7f8 fb3b 	bl	80002c8 <__aeabi_dsub>
 8007c52:	465c      	mov	r4, fp
 8007c54:	e036      	b.n	8007cc4 <__ieee754_pow+0x7a4>
 8007c56:	bf00      	nop
 8007c58:	4a454eef 	.word	0x4a454eef
 8007c5c:	3fca7e28 	.word	0x3fca7e28
 8007c60:	93c9db65 	.word	0x93c9db65
 8007c64:	3fcd864a 	.word	0x3fcd864a
 8007c68:	a91d4101 	.word	0xa91d4101
 8007c6c:	3fd17460 	.word	0x3fd17460
 8007c70:	518f264d 	.word	0x518f264d
 8007c74:	3fd55555 	.word	0x3fd55555
 8007c78:	db6fabff 	.word	0xdb6fabff
 8007c7c:	3fdb6db6 	.word	0x3fdb6db6
 8007c80:	33333303 	.word	0x33333303
 8007c84:	3fe33333 	.word	0x3fe33333
 8007c88:	e0000000 	.word	0xe0000000
 8007c8c:	3feec709 	.word	0x3feec709
 8007c90:	dc3a03fd 	.word	0xdc3a03fd
 8007c94:	3feec709 	.word	0x3feec709
 8007c98:	145b01f5 	.word	0x145b01f5
 8007c9c:	be3e2fe0 	.word	0xbe3e2fe0
 8007ca0:	7ff00000 	.word	0x7ff00000
 8007ca4:	43400000 	.word	0x43400000
 8007ca8:	0003988e 	.word	0x0003988e
 8007cac:	000bb679 	.word	0x000bb679
 8007cb0:	080090d0 	.word	0x080090d0
 8007cb4:	3ff00000 	.word	0x3ff00000
 8007cb8:	40080000 	.word	0x40080000
 8007cbc:	080090b0 	.word	0x080090b0
 8007cc0:	080090c0 	.word	0x080090c0
 8007cc4:	4602      	mov	r2, r0
 8007cc6:	460b      	mov	r3, r1
 8007cc8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ccc:	e5d6      	b.n	800787c <__ieee754_pow+0x35c>
 8007cce:	f04f 0a01 	mov.w	sl, #1
 8007cd2:	e65e      	b.n	8007992 <__ieee754_pow+0x472>
 8007cd4:	a3b5      	add	r3, pc, #724	@ (adr r3, 8007fac <__ieee754_pow+0xa8c>)
 8007cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cda:	4630      	mov	r0, r6
 8007cdc:	4639      	mov	r1, r7
 8007cde:	f7f8 faf5 	bl	80002cc <__adddf3>
 8007ce2:	4642      	mov	r2, r8
 8007ce4:	e9cd 0100 	strd	r0, r1, [sp]
 8007ce8:	464b      	mov	r3, r9
 8007cea:	4620      	mov	r0, r4
 8007cec:	4629      	mov	r1, r5
 8007cee:	f7f8 faeb 	bl	80002c8 <__aeabi_dsub>
 8007cf2:	4602      	mov	r2, r0
 8007cf4:	460b      	mov	r3, r1
 8007cf6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007cfa:	f7f8 ff2d 	bl	8000b58 <__aeabi_dcmpgt>
 8007cfe:	2800      	cmp	r0, #0
 8007d00:	f47f adfe 	bne.w	8007900 <__ieee754_pow+0x3e0>
 8007d04:	4ba2      	ldr	r3, [pc, #648]	@ (8007f90 <__ieee754_pow+0xa70>)
 8007d06:	e022      	b.n	8007d4e <__ieee754_pow+0x82e>
 8007d08:	4ca2      	ldr	r4, [pc, #648]	@ (8007f94 <__ieee754_pow+0xa74>)
 8007d0a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8007d0e:	42a3      	cmp	r3, r4
 8007d10:	d919      	bls.n	8007d46 <__ieee754_pow+0x826>
 8007d12:	4ba1      	ldr	r3, [pc, #644]	@ (8007f98 <__ieee754_pow+0xa78>)
 8007d14:	440b      	add	r3, r1
 8007d16:	4303      	orrs	r3, r0
 8007d18:	d009      	beq.n	8007d2e <__ieee754_pow+0x80e>
 8007d1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	2300      	movs	r3, #0
 8007d22:	f7f8 fefb 	bl	8000b1c <__aeabi_dcmplt>
 8007d26:	3800      	subs	r0, #0
 8007d28:	bf18      	it	ne
 8007d2a:	2001      	movne	r0, #1
 8007d2c:	e512      	b.n	8007754 <__ieee754_pow+0x234>
 8007d2e:	4642      	mov	r2, r8
 8007d30:	464b      	mov	r3, r9
 8007d32:	f7f8 fac9 	bl	80002c8 <__aeabi_dsub>
 8007d36:	4632      	mov	r2, r6
 8007d38:	463b      	mov	r3, r7
 8007d3a:	f7f8 ff03 	bl	8000b44 <__aeabi_dcmpge>
 8007d3e:	2800      	cmp	r0, #0
 8007d40:	d1eb      	bne.n	8007d1a <__ieee754_pow+0x7fa>
 8007d42:	4b96      	ldr	r3, [pc, #600]	@ (8007f9c <__ieee754_pow+0xa7c>)
 8007d44:	e003      	b.n	8007d4e <__ieee754_pow+0x82e>
 8007d46:	4a96      	ldr	r2, [pc, #600]	@ (8007fa0 <__ieee754_pow+0xa80>)
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	f240 80e7 	bls.w	8007f1c <__ieee754_pow+0x9fc>
 8007d4e:	151b      	asrs	r3, r3, #20
 8007d50:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 8007d54:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 8007d58:	fa4a fa03 	asr.w	sl, sl, r3
 8007d5c:	44da      	add	sl, fp
 8007d5e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8007d62:	4890      	ldr	r0, [pc, #576]	@ (8007fa4 <__ieee754_pow+0xa84>)
 8007d64:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8007d68:	4108      	asrs	r0, r1
 8007d6a:	ea00 030a 	and.w	r3, r0, sl
 8007d6e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8007d72:	f1c1 0114 	rsb	r1, r1, #20
 8007d76:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8007d7a:	fa4a fa01 	asr.w	sl, sl, r1
 8007d7e:	f1bb 0f00 	cmp.w	fp, #0
 8007d82:	4640      	mov	r0, r8
 8007d84:	4649      	mov	r1, r9
 8007d86:	f04f 0200 	mov.w	r2, #0
 8007d8a:	bfb8      	it	lt
 8007d8c:	f1ca 0a00 	rsblt	sl, sl, #0
 8007d90:	f7f8 fa9a 	bl	80002c8 <__aeabi_dsub>
 8007d94:	4680      	mov	r8, r0
 8007d96:	4689      	mov	r9, r1
 8007d98:	4632      	mov	r2, r6
 8007d9a:	463b      	mov	r3, r7
 8007d9c:	4640      	mov	r0, r8
 8007d9e:	4649      	mov	r1, r9
 8007da0:	f7f8 fa94 	bl	80002cc <__adddf3>
 8007da4:	2400      	movs	r4, #0
 8007da6:	a36a      	add	r3, pc, #424	@ (adr r3, 8007f50 <__ieee754_pow+0xa30>)
 8007da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dac:	4620      	mov	r0, r4
 8007dae:	460d      	mov	r5, r1
 8007db0:	f7f8 fc42 	bl	8000638 <__aeabi_dmul>
 8007db4:	4642      	mov	r2, r8
 8007db6:	e9cd 0100 	strd	r0, r1, [sp]
 8007dba:	464b      	mov	r3, r9
 8007dbc:	4620      	mov	r0, r4
 8007dbe:	4629      	mov	r1, r5
 8007dc0:	f7f8 fa82 	bl	80002c8 <__aeabi_dsub>
 8007dc4:	4602      	mov	r2, r0
 8007dc6:	460b      	mov	r3, r1
 8007dc8:	4630      	mov	r0, r6
 8007dca:	4639      	mov	r1, r7
 8007dcc:	f7f8 fa7c 	bl	80002c8 <__aeabi_dsub>
 8007dd0:	a361      	add	r3, pc, #388	@ (adr r3, 8007f58 <__ieee754_pow+0xa38>)
 8007dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dd6:	f7f8 fc2f 	bl	8000638 <__aeabi_dmul>
 8007dda:	a361      	add	r3, pc, #388	@ (adr r3, 8007f60 <__ieee754_pow+0xa40>)
 8007ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007de0:	4680      	mov	r8, r0
 8007de2:	4689      	mov	r9, r1
 8007de4:	4620      	mov	r0, r4
 8007de6:	4629      	mov	r1, r5
 8007de8:	f7f8 fc26 	bl	8000638 <__aeabi_dmul>
 8007dec:	4602      	mov	r2, r0
 8007dee:	460b      	mov	r3, r1
 8007df0:	4640      	mov	r0, r8
 8007df2:	4649      	mov	r1, r9
 8007df4:	f7f8 fa6a 	bl	80002cc <__adddf3>
 8007df8:	4604      	mov	r4, r0
 8007dfa:	460d      	mov	r5, r1
 8007dfc:	4602      	mov	r2, r0
 8007dfe:	460b      	mov	r3, r1
 8007e00:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e04:	f7f8 fa62 	bl	80002cc <__adddf3>
 8007e08:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e0c:	4680      	mov	r8, r0
 8007e0e:	4689      	mov	r9, r1
 8007e10:	f7f8 fa5a 	bl	80002c8 <__aeabi_dsub>
 8007e14:	4602      	mov	r2, r0
 8007e16:	460b      	mov	r3, r1
 8007e18:	4620      	mov	r0, r4
 8007e1a:	4629      	mov	r1, r5
 8007e1c:	f7f8 fa54 	bl	80002c8 <__aeabi_dsub>
 8007e20:	4642      	mov	r2, r8
 8007e22:	4606      	mov	r6, r0
 8007e24:	460f      	mov	r7, r1
 8007e26:	464b      	mov	r3, r9
 8007e28:	4640      	mov	r0, r8
 8007e2a:	4649      	mov	r1, r9
 8007e2c:	f7f8 fc04 	bl	8000638 <__aeabi_dmul>
 8007e30:	a34d      	add	r3, pc, #308	@ (adr r3, 8007f68 <__ieee754_pow+0xa48>)
 8007e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e36:	4604      	mov	r4, r0
 8007e38:	460d      	mov	r5, r1
 8007e3a:	f7f8 fbfd 	bl	8000638 <__aeabi_dmul>
 8007e3e:	a34c      	add	r3, pc, #304	@ (adr r3, 8007f70 <__ieee754_pow+0xa50>)
 8007e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e44:	f7f8 fa40 	bl	80002c8 <__aeabi_dsub>
 8007e48:	4622      	mov	r2, r4
 8007e4a:	462b      	mov	r3, r5
 8007e4c:	f7f8 fbf4 	bl	8000638 <__aeabi_dmul>
 8007e50:	a349      	add	r3, pc, #292	@ (adr r3, 8007f78 <__ieee754_pow+0xa58>)
 8007e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e56:	f7f8 fa39 	bl	80002cc <__adddf3>
 8007e5a:	4622      	mov	r2, r4
 8007e5c:	462b      	mov	r3, r5
 8007e5e:	f7f8 fbeb 	bl	8000638 <__aeabi_dmul>
 8007e62:	a347      	add	r3, pc, #284	@ (adr r3, 8007f80 <__ieee754_pow+0xa60>)
 8007e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e68:	f7f8 fa2e 	bl	80002c8 <__aeabi_dsub>
 8007e6c:	4622      	mov	r2, r4
 8007e6e:	462b      	mov	r3, r5
 8007e70:	f7f8 fbe2 	bl	8000638 <__aeabi_dmul>
 8007e74:	a344      	add	r3, pc, #272	@ (adr r3, 8007f88 <__ieee754_pow+0xa68>)
 8007e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e7a:	f7f8 fa27 	bl	80002cc <__adddf3>
 8007e7e:	4622      	mov	r2, r4
 8007e80:	462b      	mov	r3, r5
 8007e82:	f7f8 fbd9 	bl	8000638 <__aeabi_dmul>
 8007e86:	4602      	mov	r2, r0
 8007e88:	460b      	mov	r3, r1
 8007e8a:	4640      	mov	r0, r8
 8007e8c:	4649      	mov	r1, r9
 8007e8e:	f7f8 fa1b 	bl	80002c8 <__aeabi_dsub>
 8007e92:	4604      	mov	r4, r0
 8007e94:	460d      	mov	r5, r1
 8007e96:	4602      	mov	r2, r0
 8007e98:	460b      	mov	r3, r1
 8007e9a:	4640      	mov	r0, r8
 8007e9c:	4649      	mov	r1, r9
 8007e9e:	f7f8 fbcb 	bl	8000638 <__aeabi_dmul>
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	e9cd 0100 	strd	r0, r1, [sp]
 8007ea8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007eac:	4620      	mov	r0, r4
 8007eae:	4629      	mov	r1, r5
 8007eb0:	f7f8 fa0a 	bl	80002c8 <__aeabi_dsub>
 8007eb4:	4602      	mov	r2, r0
 8007eb6:	460b      	mov	r3, r1
 8007eb8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007ebc:	f7f8 fce6 	bl	800088c <__aeabi_ddiv>
 8007ec0:	4632      	mov	r2, r6
 8007ec2:	4604      	mov	r4, r0
 8007ec4:	460d      	mov	r5, r1
 8007ec6:	463b      	mov	r3, r7
 8007ec8:	4640      	mov	r0, r8
 8007eca:	4649      	mov	r1, r9
 8007ecc:	f7f8 fbb4 	bl	8000638 <__aeabi_dmul>
 8007ed0:	4632      	mov	r2, r6
 8007ed2:	463b      	mov	r3, r7
 8007ed4:	f7f8 f9fa 	bl	80002cc <__adddf3>
 8007ed8:	4602      	mov	r2, r0
 8007eda:	460b      	mov	r3, r1
 8007edc:	4620      	mov	r0, r4
 8007ede:	4629      	mov	r1, r5
 8007ee0:	f7f8 f9f2 	bl	80002c8 <__aeabi_dsub>
 8007ee4:	4642      	mov	r2, r8
 8007ee6:	464b      	mov	r3, r9
 8007ee8:	f7f8 f9ee 	bl	80002c8 <__aeabi_dsub>
 8007eec:	460b      	mov	r3, r1
 8007eee:	4602      	mov	r2, r0
 8007ef0:	492d      	ldr	r1, [pc, #180]	@ (8007fa8 <__ieee754_pow+0xa88>)
 8007ef2:	2000      	movs	r0, #0
 8007ef4:	f7f8 f9e8 	bl	80002c8 <__aeabi_dsub>
 8007ef8:	ec41 0b10 	vmov	d0, r0, r1
 8007efc:	ee10 3a90 	vmov	r3, s1
 8007f00:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8007f04:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f08:	da0b      	bge.n	8007f22 <__ieee754_pow+0xa02>
 8007f0a:	4650      	mov	r0, sl
 8007f0c:	f000 fa50 	bl	80083b0 <scalbn>
 8007f10:	ec51 0b10 	vmov	r0, r1, d0
 8007f14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f18:	f7ff bb6d 	b.w	80075f6 <__ieee754_pow+0xd6>
 8007f1c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8007f20:	e73a      	b.n	8007d98 <__ieee754_pow+0x878>
 8007f22:	ec51 0b10 	vmov	r0, r1, d0
 8007f26:	4619      	mov	r1, r3
 8007f28:	e7f4      	b.n	8007f14 <__ieee754_pow+0x9f4>
 8007f2a:	491f      	ldr	r1, [pc, #124]	@ (8007fa8 <__ieee754_pow+0xa88>)
 8007f2c:	2000      	movs	r0, #0
 8007f2e:	f7ff bb14 	b.w	800755a <__ieee754_pow+0x3a>
 8007f32:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007f36:	f7ff bb10 	b.w	800755a <__ieee754_pow+0x3a>
 8007f3a:	4630      	mov	r0, r6
 8007f3c:	4639      	mov	r1, r7
 8007f3e:	f7ff bb0c 	b.w	800755a <__ieee754_pow+0x3a>
 8007f42:	460c      	mov	r4, r1
 8007f44:	f7ff bb69 	b.w	800761a <__ieee754_pow+0xfa>
 8007f48:	2400      	movs	r4, #0
 8007f4a:	f7ff bb4b 	b.w	80075e4 <__ieee754_pow+0xc4>
 8007f4e:	bf00      	nop
 8007f50:	00000000 	.word	0x00000000
 8007f54:	3fe62e43 	.word	0x3fe62e43
 8007f58:	fefa39ef 	.word	0xfefa39ef
 8007f5c:	3fe62e42 	.word	0x3fe62e42
 8007f60:	0ca86c39 	.word	0x0ca86c39
 8007f64:	be205c61 	.word	0xbe205c61
 8007f68:	72bea4d0 	.word	0x72bea4d0
 8007f6c:	3e663769 	.word	0x3e663769
 8007f70:	c5d26bf1 	.word	0xc5d26bf1
 8007f74:	3ebbbd41 	.word	0x3ebbbd41
 8007f78:	af25de2c 	.word	0xaf25de2c
 8007f7c:	3f11566a 	.word	0x3f11566a
 8007f80:	16bebd93 	.word	0x16bebd93
 8007f84:	3f66c16c 	.word	0x3f66c16c
 8007f88:	5555553e 	.word	0x5555553e
 8007f8c:	3fc55555 	.word	0x3fc55555
 8007f90:	40900000 	.word	0x40900000
 8007f94:	4090cbff 	.word	0x4090cbff
 8007f98:	3f6f3400 	.word	0x3f6f3400
 8007f9c:	4090cc00 	.word	0x4090cc00
 8007fa0:	3fe00000 	.word	0x3fe00000
 8007fa4:	fff00000 	.word	0xfff00000
 8007fa8:	3ff00000 	.word	0x3ff00000
 8007fac:	652b82fe 	.word	0x652b82fe
 8007fb0:	3c971547 	.word	0x3c971547
 8007fb4:	00000000 	.word	0x00000000

08007fb8 <__ieee754_rem_pio2>:
 8007fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fbc:	ec57 6b10 	vmov	r6, r7, d0
 8007fc0:	4bc5      	ldr	r3, [pc, #788]	@ (80082d8 <__ieee754_rem_pio2+0x320>)
 8007fc2:	b08d      	sub	sp, #52	@ 0x34
 8007fc4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8007fc8:	4598      	cmp	r8, r3
 8007fca:	4604      	mov	r4, r0
 8007fcc:	9704      	str	r7, [sp, #16]
 8007fce:	d807      	bhi.n	8007fe0 <__ieee754_rem_pio2+0x28>
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	ed80 0b00 	vstr	d0, [r0]
 8007fd8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8007fdc:	2500      	movs	r5, #0
 8007fde:	e028      	b.n	8008032 <__ieee754_rem_pio2+0x7a>
 8007fe0:	4bbe      	ldr	r3, [pc, #760]	@ (80082dc <__ieee754_rem_pio2+0x324>)
 8007fe2:	4598      	cmp	r8, r3
 8007fe4:	d878      	bhi.n	80080d8 <__ieee754_rem_pio2+0x120>
 8007fe6:	9b04      	ldr	r3, [sp, #16]
 8007fe8:	4dbd      	ldr	r5, [pc, #756]	@ (80082e0 <__ieee754_rem_pio2+0x328>)
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	4630      	mov	r0, r6
 8007fee:	a3ac      	add	r3, pc, #688	@ (adr r3, 80082a0 <__ieee754_rem_pio2+0x2e8>)
 8007ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ff4:	4639      	mov	r1, r7
 8007ff6:	dd38      	ble.n	800806a <__ieee754_rem_pio2+0xb2>
 8007ff8:	f7f8 f966 	bl	80002c8 <__aeabi_dsub>
 8007ffc:	45a8      	cmp	r8, r5
 8007ffe:	4606      	mov	r6, r0
 8008000:	460f      	mov	r7, r1
 8008002:	d01a      	beq.n	800803a <__ieee754_rem_pio2+0x82>
 8008004:	a3a8      	add	r3, pc, #672	@ (adr r3, 80082a8 <__ieee754_rem_pio2+0x2f0>)
 8008006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800800a:	f7f8 f95d 	bl	80002c8 <__aeabi_dsub>
 800800e:	4602      	mov	r2, r0
 8008010:	460b      	mov	r3, r1
 8008012:	4680      	mov	r8, r0
 8008014:	4689      	mov	r9, r1
 8008016:	4630      	mov	r0, r6
 8008018:	4639      	mov	r1, r7
 800801a:	f7f8 f955 	bl	80002c8 <__aeabi_dsub>
 800801e:	a3a2      	add	r3, pc, #648	@ (adr r3, 80082a8 <__ieee754_rem_pio2+0x2f0>)
 8008020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008024:	f7f8 f950 	bl	80002c8 <__aeabi_dsub>
 8008028:	e9c4 8900 	strd	r8, r9, [r4]
 800802c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008030:	2501      	movs	r5, #1
 8008032:	4628      	mov	r0, r5
 8008034:	b00d      	add	sp, #52	@ 0x34
 8008036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800803a:	a39d      	add	r3, pc, #628	@ (adr r3, 80082b0 <__ieee754_rem_pio2+0x2f8>)
 800803c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008040:	f7f8 f942 	bl	80002c8 <__aeabi_dsub>
 8008044:	a39c      	add	r3, pc, #624	@ (adr r3, 80082b8 <__ieee754_rem_pio2+0x300>)
 8008046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800804a:	4606      	mov	r6, r0
 800804c:	460f      	mov	r7, r1
 800804e:	f7f8 f93b 	bl	80002c8 <__aeabi_dsub>
 8008052:	4602      	mov	r2, r0
 8008054:	460b      	mov	r3, r1
 8008056:	4680      	mov	r8, r0
 8008058:	4689      	mov	r9, r1
 800805a:	4630      	mov	r0, r6
 800805c:	4639      	mov	r1, r7
 800805e:	f7f8 f933 	bl	80002c8 <__aeabi_dsub>
 8008062:	a395      	add	r3, pc, #596	@ (adr r3, 80082b8 <__ieee754_rem_pio2+0x300>)
 8008064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008068:	e7dc      	b.n	8008024 <__ieee754_rem_pio2+0x6c>
 800806a:	f7f8 f92f 	bl	80002cc <__adddf3>
 800806e:	45a8      	cmp	r8, r5
 8008070:	4606      	mov	r6, r0
 8008072:	460f      	mov	r7, r1
 8008074:	d018      	beq.n	80080a8 <__ieee754_rem_pio2+0xf0>
 8008076:	a38c      	add	r3, pc, #560	@ (adr r3, 80082a8 <__ieee754_rem_pio2+0x2f0>)
 8008078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800807c:	f7f8 f926 	bl	80002cc <__adddf3>
 8008080:	4602      	mov	r2, r0
 8008082:	460b      	mov	r3, r1
 8008084:	4680      	mov	r8, r0
 8008086:	4689      	mov	r9, r1
 8008088:	4630      	mov	r0, r6
 800808a:	4639      	mov	r1, r7
 800808c:	f7f8 f91c 	bl	80002c8 <__aeabi_dsub>
 8008090:	a385      	add	r3, pc, #532	@ (adr r3, 80082a8 <__ieee754_rem_pio2+0x2f0>)
 8008092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008096:	f7f8 f919 	bl	80002cc <__adddf3>
 800809a:	f04f 35ff 	mov.w	r5, #4294967295
 800809e:	e9c4 8900 	strd	r8, r9, [r4]
 80080a2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80080a6:	e7c4      	b.n	8008032 <__ieee754_rem_pio2+0x7a>
 80080a8:	a381      	add	r3, pc, #516	@ (adr r3, 80082b0 <__ieee754_rem_pio2+0x2f8>)
 80080aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ae:	f7f8 f90d 	bl	80002cc <__adddf3>
 80080b2:	a381      	add	r3, pc, #516	@ (adr r3, 80082b8 <__ieee754_rem_pio2+0x300>)
 80080b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080b8:	4606      	mov	r6, r0
 80080ba:	460f      	mov	r7, r1
 80080bc:	f7f8 f906 	bl	80002cc <__adddf3>
 80080c0:	4602      	mov	r2, r0
 80080c2:	460b      	mov	r3, r1
 80080c4:	4680      	mov	r8, r0
 80080c6:	4689      	mov	r9, r1
 80080c8:	4630      	mov	r0, r6
 80080ca:	4639      	mov	r1, r7
 80080cc:	f7f8 f8fc 	bl	80002c8 <__aeabi_dsub>
 80080d0:	a379      	add	r3, pc, #484	@ (adr r3, 80082b8 <__ieee754_rem_pio2+0x300>)
 80080d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080d6:	e7de      	b.n	8008096 <__ieee754_rem_pio2+0xde>
 80080d8:	4b82      	ldr	r3, [pc, #520]	@ (80082e4 <__ieee754_rem_pio2+0x32c>)
 80080da:	4598      	cmp	r8, r3
 80080dc:	f200 80d1 	bhi.w	8008282 <__ieee754_rem_pio2+0x2ca>
 80080e0:	f7fe ff5a 	bl	8006f98 <fabs>
 80080e4:	ec57 6b10 	vmov	r6, r7, d0
 80080e8:	a375      	add	r3, pc, #468	@ (adr r3, 80082c0 <__ieee754_rem_pio2+0x308>)
 80080ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ee:	4630      	mov	r0, r6
 80080f0:	4639      	mov	r1, r7
 80080f2:	f7f8 faa1 	bl	8000638 <__aeabi_dmul>
 80080f6:	4b7c      	ldr	r3, [pc, #496]	@ (80082e8 <__ieee754_rem_pio2+0x330>)
 80080f8:	2200      	movs	r2, #0
 80080fa:	f7f8 f8e7 	bl	80002cc <__adddf3>
 80080fe:	f7f8 fd4b 	bl	8000b98 <__aeabi_d2iz>
 8008102:	4605      	mov	r5, r0
 8008104:	f7f8 fa2e 	bl	8000564 <__aeabi_i2d>
 8008108:	4602      	mov	r2, r0
 800810a:	460b      	mov	r3, r1
 800810c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008110:	a363      	add	r3, pc, #396	@ (adr r3, 80082a0 <__ieee754_rem_pio2+0x2e8>)
 8008112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008116:	f7f8 fa8f 	bl	8000638 <__aeabi_dmul>
 800811a:	4602      	mov	r2, r0
 800811c:	460b      	mov	r3, r1
 800811e:	4630      	mov	r0, r6
 8008120:	4639      	mov	r1, r7
 8008122:	f7f8 f8d1 	bl	80002c8 <__aeabi_dsub>
 8008126:	a360      	add	r3, pc, #384	@ (adr r3, 80082a8 <__ieee754_rem_pio2+0x2f0>)
 8008128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800812c:	4682      	mov	sl, r0
 800812e:	468b      	mov	fp, r1
 8008130:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008134:	f7f8 fa80 	bl	8000638 <__aeabi_dmul>
 8008138:	2d1f      	cmp	r5, #31
 800813a:	4606      	mov	r6, r0
 800813c:	460f      	mov	r7, r1
 800813e:	dc0c      	bgt.n	800815a <__ieee754_rem_pio2+0x1a2>
 8008140:	4b6a      	ldr	r3, [pc, #424]	@ (80082ec <__ieee754_rem_pio2+0x334>)
 8008142:	1e6a      	subs	r2, r5, #1
 8008144:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008148:	4543      	cmp	r3, r8
 800814a:	d006      	beq.n	800815a <__ieee754_rem_pio2+0x1a2>
 800814c:	4632      	mov	r2, r6
 800814e:	463b      	mov	r3, r7
 8008150:	4650      	mov	r0, sl
 8008152:	4659      	mov	r1, fp
 8008154:	f7f8 f8b8 	bl	80002c8 <__aeabi_dsub>
 8008158:	e00e      	b.n	8008178 <__ieee754_rem_pio2+0x1c0>
 800815a:	463b      	mov	r3, r7
 800815c:	4632      	mov	r2, r6
 800815e:	4650      	mov	r0, sl
 8008160:	4659      	mov	r1, fp
 8008162:	f7f8 f8b1 	bl	80002c8 <__aeabi_dsub>
 8008166:	ea4f 5328 	mov.w	r3, r8, asr #20
 800816a:	9305      	str	r3, [sp, #20]
 800816c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008170:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8008174:	2b10      	cmp	r3, #16
 8008176:	dc02      	bgt.n	800817e <__ieee754_rem_pio2+0x1c6>
 8008178:	e9c4 0100 	strd	r0, r1, [r4]
 800817c:	e039      	b.n	80081f2 <__ieee754_rem_pio2+0x23a>
 800817e:	a34c      	add	r3, pc, #304	@ (adr r3, 80082b0 <__ieee754_rem_pio2+0x2f8>)
 8008180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008184:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008188:	f7f8 fa56 	bl	8000638 <__aeabi_dmul>
 800818c:	4606      	mov	r6, r0
 800818e:	460f      	mov	r7, r1
 8008190:	4602      	mov	r2, r0
 8008192:	460b      	mov	r3, r1
 8008194:	4650      	mov	r0, sl
 8008196:	4659      	mov	r1, fp
 8008198:	f7f8 f896 	bl	80002c8 <__aeabi_dsub>
 800819c:	4602      	mov	r2, r0
 800819e:	460b      	mov	r3, r1
 80081a0:	4680      	mov	r8, r0
 80081a2:	4689      	mov	r9, r1
 80081a4:	4650      	mov	r0, sl
 80081a6:	4659      	mov	r1, fp
 80081a8:	f7f8 f88e 	bl	80002c8 <__aeabi_dsub>
 80081ac:	4632      	mov	r2, r6
 80081ae:	463b      	mov	r3, r7
 80081b0:	f7f8 f88a 	bl	80002c8 <__aeabi_dsub>
 80081b4:	a340      	add	r3, pc, #256	@ (adr r3, 80082b8 <__ieee754_rem_pio2+0x300>)
 80081b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ba:	4606      	mov	r6, r0
 80081bc:	460f      	mov	r7, r1
 80081be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081c2:	f7f8 fa39 	bl	8000638 <__aeabi_dmul>
 80081c6:	4632      	mov	r2, r6
 80081c8:	463b      	mov	r3, r7
 80081ca:	f7f8 f87d 	bl	80002c8 <__aeabi_dsub>
 80081ce:	4602      	mov	r2, r0
 80081d0:	460b      	mov	r3, r1
 80081d2:	4606      	mov	r6, r0
 80081d4:	460f      	mov	r7, r1
 80081d6:	4640      	mov	r0, r8
 80081d8:	4649      	mov	r1, r9
 80081da:	f7f8 f875 	bl	80002c8 <__aeabi_dsub>
 80081de:	9a05      	ldr	r2, [sp, #20]
 80081e0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80081e4:	1ad3      	subs	r3, r2, r3
 80081e6:	2b31      	cmp	r3, #49	@ 0x31
 80081e8:	dc20      	bgt.n	800822c <__ieee754_rem_pio2+0x274>
 80081ea:	e9c4 0100 	strd	r0, r1, [r4]
 80081ee:	46c2      	mov	sl, r8
 80081f0:	46cb      	mov	fp, r9
 80081f2:	e9d4 8900 	ldrd	r8, r9, [r4]
 80081f6:	4650      	mov	r0, sl
 80081f8:	4642      	mov	r2, r8
 80081fa:	464b      	mov	r3, r9
 80081fc:	4659      	mov	r1, fp
 80081fe:	f7f8 f863 	bl	80002c8 <__aeabi_dsub>
 8008202:	463b      	mov	r3, r7
 8008204:	4632      	mov	r2, r6
 8008206:	f7f8 f85f 	bl	80002c8 <__aeabi_dsub>
 800820a:	9b04      	ldr	r3, [sp, #16]
 800820c:	2b00      	cmp	r3, #0
 800820e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008212:	f6bf af0e 	bge.w	8008032 <__ieee754_rem_pio2+0x7a>
 8008216:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800821a:	6063      	str	r3, [r4, #4]
 800821c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008220:	f8c4 8000 	str.w	r8, [r4]
 8008224:	60a0      	str	r0, [r4, #8]
 8008226:	60e3      	str	r3, [r4, #12]
 8008228:	426d      	negs	r5, r5
 800822a:	e702      	b.n	8008032 <__ieee754_rem_pio2+0x7a>
 800822c:	a326      	add	r3, pc, #152	@ (adr r3, 80082c8 <__ieee754_rem_pio2+0x310>)
 800822e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008232:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008236:	f7f8 f9ff 	bl	8000638 <__aeabi_dmul>
 800823a:	4606      	mov	r6, r0
 800823c:	460f      	mov	r7, r1
 800823e:	4602      	mov	r2, r0
 8008240:	460b      	mov	r3, r1
 8008242:	4640      	mov	r0, r8
 8008244:	4649      	mov	r1, r9
 8008246:	f7f8 f83f 	bl	80002c8 <__aeabi_dsub>
 800824a:	4602      	mov	r2, r0
 800824c:	460b      	mov	r3, r1
 800824e:	4682      	mov	sl, r0
 8008250:	468b      	mov	fp, r1
 8008252:	4640      	mov	r0, r8
 8008254:	4649      	mov	r1, r9
 8008256:	f7f8 f837 	bl	80002c8 <__aeabi_dsub>
 800825a:	4632      	mov	r2, r6
 800825c:	463b      	mov	r3, r7
 800825e:	f7f8 f833 	bl	80002c8 <__aeabi_dsub>
 8008262:	a31b      	add	r3, pc, #108	@ (adr r3, 80082d0 <__ieee754_rem_pio2+0x318>)
 8008264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008268:	4606      	mov	r6, r0
 800826a:	460f      	mov	r7, r1
 800826c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008270:	f7f8 f9e2 	bl	8000638 <__aeabi_dmul>
 8008274:	4632      	mov	r2, r6
 8008276:	463b      	mov	r3, r7
 8008278:	f7f8 f826 	bl	80002c8 <__aeabi_dsub>
 800827c:	4606      	mov	r6, r0
 800827e:	460f      	mov	r7, r1
 8008280:	e764      	b.n	800814c <__ieee754_rem_pio2+0x194>
 8008282:	4b1b      	ldr	r3, [pc, #108]	@ (80082f0 <__ieee754_rem_pio2+0x338>)
 8008284:	4598      	cmp	r8, r3
 8008286:	d935      	bls.n	80082f4 <__ieee754_rem_pio2+0x33c>
 8008288:	4632      	mov	r2, r6
 800828a:	463b      	mov	r3, r7
 800828c:	4630      	mov	r0, r6
 800828e:	4639      	mov	r1, r7
 8008290:	f7f8 f81a 	bl	80002c8 <__aeabi_dsub>
 8008294:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008298:	e9c4 0100 	strd	r0, r1, [r4]
 800829c:	e69e      	b.n	8007fdc <__ieee754_rem_pio2+0x24>
 800829e:	bf00      	nop
 80082a0:	54400000 	.word	0x54400000
 80082a4:	3ff921fb 	.word	0x3ff921fb
 80082a8:	1a626331 	.word	0x1a626331
 80082ac:	3dd0b461 	.word	0x3dd0b461
 80082b0:	1a600000 	.word	0x1a600000
 80082b4:	3dd0b461 	.word	0x3dd0b461
 80082b8:	2e037073 	.word	0x2e037073
 80082bc:	3ba3198a 	.word	0x3ba3198a
 80082c0:	6dc9c883 	.word	0x6dc9c883
 80082c4:	3fe45f30 	.word	0x3fe45f30
 80082c8:	2e000000 	.word	0x2e000000
 80082cc:	3ba3198a 	.word	0x3ba3198a
 80082d0:	252049c1 	.word	0x252049c1
 80082d4:	397b839a 	.word	0x397b839a
 80082d8:	3fe921fb 	.word	0x3fe921fb
 80082dc:	4002d97b 	.word	0x4002d97b
 80082e0:	3ff921fb 	.word	0x3ff921fb
 80082e4:	413921fb 	.word	0x413921fb
 80082e8:	3fe00000 	.word	0x3fe00000
 80082ec:	080090e0 	.word	0x080090e0
 80082f0:	7fefffff 	.word	0x7fefffff
 80082f4:	ea4f 5528 	mov.w	r5, r8, asr #20
 80082f8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 80082fc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8008300:	4630      	mov	r0, r6
 8008302:	460f      	mov	r7, r1
 8008304:	f7f8 fc48 	bl	8000b98 <__aeabi_d2iz>
 8008308:	f7f8 f92c 	bl	8000564 <__aeabi_i2d>
 800830c:	4602      	mov	r2, r0
 800830e:	460b      	mov	r3, r1
 8008310:	4630      	mov	r0, r6
 8008312:	4639      	mov	r1, r7
 8008314:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008318:	f7f7 ffd6 	bl	80002c8 <__aeabi_dsub>
 800831c:	4b22      	ldr	r3, [pc, #136]	@ (80083a8 <__ieee754_rem_pio2+0x3f0>)
 800831e:	2200      	movs	r2, #0
 8008320:	f7f8 f98a 	bl	8000638 <__aeabi_dmul>
 8008324:	460f      	mov	r7, r1
 8008326:	4606      	mov	r6, r0
 8008328:	f7f8 fc36 	bl	8000b98 <__aeabi_d2iz>
 800832c:	f7f8 f91a 	bl	8000564 <__aeabi_i2d>
 8008330:	4602      	mov	r2, r0
 8008332:	460b      	mov	r3, r1
 8008334:	4630      	mov	r0, r6
 8008336:	4639      	mov	r1, r7
 8008338:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800833c:	f7f7 ffc4 	bl	80002c8 <__aeabi_dsub>
 8008340:	4b19      	ldr	r3, [pc, #100]	@ (80083a8 <__ieee754_rem_pio2+0x3f0>)
 8008342:	2200      	movs	r2, #0
 8008344:	f7f8 f978 	bl	8000638 <__aeabi_dmul>
 8008348:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800834c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8008350:	f04f 0803 	mov.w	r8, #3
 8008354:	2600      	movs	r6, #0
 8008356:	2700      	movs	r7, #0
 8008358:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800835c:	4632      	mov	r2, r6
 800835e:	463b      	mov	r3, r7
 8008360:	46c2      	mov	sl, r8
 8008362:	f108 38ff 	add.w	r8, r8, #4294967295
 8008366:	f7f8 fbcf 	bl	8000b08 <__aeabi_dcmpeq>
 800836a:	2800      	cmp	r0, #0
 800836c:	d1f4      	bne.n	8008358 <__ieee754_rem_pio2+0x3a0>
 800836e:	4b0f      	ldr	r3, [pc, #60]	@ (80083ac <__ieee754_rem_pio2+0x3f4>)
 8008370:	9301      	str	r3, [sp, #4]
 8008372:	2302      	movs	r3, #2
 8008374:	9300      	str	r3, [sp, #0]
 8008376:	462a      	mov	r2, r5
 8008378:	4653      	mov	r3, sl
 800837a:	4621      	mov	r1, r4
 800837c:	a806      	add	r0, sp, #24
 800837e:	f000 f8cf 	bl	8008520 <__kernel_rem_pio2>
 8008382:	9b04      	ldr	r3, [sp, #16]
 8008384:	2b00      	cmp	r3, #0
 8008386:	4605      	mov	r5, r0
 8008388:	f6bf ae53 	bge.w	8008032 <__ieee754_rem_pio2+0x7a>
 800838c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8008390:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008394:	e9c4 2300 	strd	r2, r3, [r4]
 8008398:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800839c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80083a0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80083a4:	e740      	b.n	8008228 <__ieee754_rem_pio2+0x270>
 80083a6:	bf00      	nop
 80083a8:	41700000 	.word	0x41700000
 80083ac:	08009160 	.word	0x08009160

080083b0 <scalbn>:
 80083b0:	b570      	push	{r4, r5, r6, lr}
 80083b2:	ec55 4b10 	vmov	r4, r5, d0
 80083b6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80083ba:	4606      	mov	r6, r0
 80083bc:	462b      	mov	r3, r5
 80083be:	b991      	cbnz	r1, 80083e6 <scalbn+0x36>
 80083c0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80083c4:	4323      	orrs	r3, r4
 80083c6:	d03b      	beq.n	8008440 <scalbn+0x90>
 80083c8:	4b33      	ldr	r3, [pc, #204]	@ (8008498 <scalbn+0xe8>)
 80083ca:	4620      	mov	r0, r4
 80083cc:	4629      	mov	r1, r5
 80083ce:	2200      	movs	r2, #0
 80083d0:	f7f8 f932 	bl	8000638 <__aeabi_dmul>
 80083d4:	4b31      	ldr	r3, [pc, #196]	@ (800849c <scalbn+0xec>)
 80083d6:	429e      	cmp	r6, r3
 80083d8:	4604      	mov	r4, r0
 80083da:	460d      	mov	r5, r1
 80083dc:	da0f      	bge.n	80083fe <scalbn+0x4e>
 80083de:	a326      	add	r3, pc, #152	@ (adr r3, 8008478 <scalbn+0xc8>)
 80083e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083e4:	e01e      	b.n	8008424 <scalbn+0x74>
 80083e6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80083ea:	4291      	cmp	r1, r2
 80083ec:	d10b      	bne.n	8008406 <scalbn+0x56>
 80083ee:	4622      	mov	r2, r4
 80083f0:	4620      	mov	r0, r4
 80083f2:	4629      	mov	r1, r5
 80083f4:	f7f7 ff6a 	bl	80002cc <__adddf3>
 80083f8:	4604      	mov	r4, r0
 80083fa:	460d      	mov	r5, r1
 80083fc:	e020      	b.n	8008440 <scalbn+0x90>
 80083fe:	460b      	mov	r3, r1
 8008400:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8008404:	3936      	subs	r1, #54	@ 0x36
 8008406:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800840a:	4296      	cmp	r6, r2
 800840c:	dd0d      	ble.n	800842a <scalbn+0x7a>
 800840e:	2d00      	cmp	r5, #0
 8008410:	a11b      	add	r1, pc, #108	@ (adr r1, 8008480 <scalbn+0xd0>)
 8008412:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008416:	da02      	bge.n	800841e <scalbn+0x6e>
 8008418:	a11b      	add	r1, pc, #108	@ (adr r1, 8008488 <scalbn+0xd8>)
 800841a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800841e:	a318      	add	r3, pc, #96	@ (adr r3, 8008480 <scalbn+0xd0>)
 8008420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008424:	f7f8 f908 	bl	8000638 <__aeabi_dmul>
 8008428:	e7e6      	b.n	80083f8 <scalbn+0x48>
 800842a:	1872      	adds	r2, r6, r1
 800842c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8008430:	428a      	cmp	r2, r1
 8008432:	dcec      	bgt.n	800840e <scalbn+0x5e>
 8008434:	2a00      	cmp	r2, #0
 8008436:	dd06      	ble.n	8008446 <scalbn+0x96>
 8008438:	f36f 531e 	bfc	r3, #20, #11
 800843c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008440:	ec45 4b10 	vmov	d0, r4, r5
 8008444:	bd70      	pop	{r4, r5, r6, pc}
 8008446:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800844a:	da08      	bge.n	800845e <scalbn+0xae>
 800844c:	2d00      	cmp	r5, #0
 800844e:	a10a      	add	r1, pc, #40	@ (adr r1, 8008478 <scalbn+0xc8>)
 8008450:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008454:	dac3      	bge.n	80083de <scalbn+0x2e>
 8008456:	a10e      	add	r1, pc, #56	@ (adr r1, 8008490 <scalbn+0xe0>)
 8008458:	e9d1 0100 	ldrd	r0, r1, [r1]
 800845c:	e7bf      	b.n	80083de <scalbn+0x2e>
 800845e:	3236      	adds	r2, #54	@ 0x36
 8008460:	f36f 531e 	bfc	r3, #20, #11
 8008464:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008468:	4620      	mov	r0, r4
 800846a:	4b0d      	ldr	r3, [pc, #52]	@ (80084a0 <scalbn+0xf0>)
 800846c:	4629      	mov	r1, r5
 800846e:	2200      	movs	r2, #0
 8008470:	e7d8      	b.n	8008424 <scalbn+0x74>
 8008472:	bf00      	nop
 8008474:	f3af 8000 	nop.w
 8008478:	c2f8f359 	.word	0xc2f8f359
 800847c:	01a56e1f 	.word	0x01a56e1f
 8008480:	8800759c 	.word	0x8800759c
 8008484:	7e37e43c 	.word	0x7e37e43c
 8008488:	8800759c 	.word	0x8800759c
 800848c:	fe37e43c 	.word	0xfe37e43c
 8008490:	c2f8f359 	.word	0xc2f8f359
 8008494:	81a56e1f 	.word	0x81a56e1f
 8008498:	43500000 	.word	0x43500000
 800849c:	ffff3cb0 	.word	0xffff3cb0
 80084a0:	3c900000 	.word	0x3c900000

080084a4 <with_errno>:
 80084a4:	b510      	push	{r4, lr}
 80084a6:	ed2d 8b02 	vpush	{d8}
 80084aa:	eeb0 8a40 	vmov.f32	s16, s0
 80084ae:	eef0 8a60 	vmov.f32	s17, s1
 80084b2:	4604      	mov	r4, r0
 80084b4:	f7fc fca6 	bl	8004e04 <__errno>
 80084b8:	eeb0 0a48 	vmov.f32	s0, s16
 80084bc:	eef0 0a68 	vmov.f32	s1, s17
 80084c0:	ecbd 8b02 	vpop	{d8}
 80084c4:	6004      	str	r4, [r0, #0]
 80084c6:	bd10      	pop	{r4, pc}

080084c8 <xflow>:
 80084c8:	4603      	mov	r3, r0
 80084ca:	b507      	push	{r0, r1, r2, lr}
 80084cc:	ec51 0b10 	vmov	r0, r1, d0
 80084d0:	b183      	cbz	r3, 80084f4 <xflow+0x2c>
 80084d2:	4602      	mov	r2, r0
 80084d4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80084d8:	e9cd 2300 	strd	r2, r3, [sp]
 80084dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80084e0:	f7f8 f8aa 	bl	8000638 <__aeabi_dmul>
 80084e4:	ec41 0b10 	vmov	d0, r0, r1
 80084e8:	2022      	movs	r0, #34	@ 0x22
 80084ea:	b003      	add	sp, #12
 80084ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80084f0:	f7ff bfd8 	b.w	80084a4 <with_errno>
 80084f4:	4602      	mov	r2, r0
 80084f6:	460b      	mov	r3, r1
 80084f8:	e7ee      	b.n	80084d8 <xflow+0x10>
 80084fa:	0000      	movs	r0, r0
 80084fc:	0000      	movs	r0, r0
	...

08008500 <__math_uflow>:
 8008500:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008508 <__math_uflow+0x8>
 8008504:	f7ff bfe0 	b.w	80084c8 <xflow>
 8008508:	00000000 	.word	0x00000000
 800850c:	10000000 	.word	0x10000000

08008510 <__math_oflow>:
 8008510:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008518 <__math_oflow+0x8>
 8008514:	f7ff bfd8 	b.w	80084c8 <xflow>
 8008518:	00000000 	.word	0x00000000
 800851c:	70000000 	.word	0x70000000

08008520 <__kernel_rem_pio2>:
 8008520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008524:	ed2d 8b02 	vpush	{d8}
 8008528:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800852c:	f112 0f14 	cmn.w	r2, #20
 8008530:	9306      	str	r3, [sp, #24]
 8008532:	9104      	str	r1, [sp, #16]
 8008534:	4bc2      	ldr	r3, [pc, #776]	@ (8008840 <__kernel_rem_pio2+0x320>)
 8008536:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8008538:	9008      	str	r0, [sp, #32]
 800853a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800853e:	9300      	str	r3, [sp, #0]
 8008540:	9b06      	ldr	r3, [sp, #24]
 8008542:	f103 33ff 	add.w	r3, r3, #4294967295
 8008546:	bfa8      	it	ge
 8008548:	1ed4      	subge	r4, r2, #3
 800854a:	9305      	str	r3, [sp, #20]
 800854c:	bfb2      	itee	lt
 800854e:	2400      	movlt	r4, #0
 8008550:	2318      	movge	r3, #24
 8008552:	fb94 f4f3 	sdivge	r4, r4, r3
 8008556:	f06f 0317 	mvn.w	r3, #23
 800855a:	fb04 3303 	mla	r3, r4, r3, r3
 800855e:	eb03 0b02 	add.w	fp, r3, r2
 8008562:	9b00      	ldr	r3, [sp, #0]
 8008564:	9a05      	ldr	r2, [sp, #20]
 8008566:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8008830 <__kernel_rem_pio2+0x310>
 800856a:	eb03 0802 	add.w	r8, r3, r2
 800856e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8008570:	1aa7      	subs	r7, r4, r2
 8008572:	ae20      	add	r6, sp, #128	@ 0x80
 8008574:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8008578:	2500      	movs	r5, #0
 800857a:	4545      	cmp	r5, r8
 800857c:	dd12      	ble.n	80085a4 <__kernel_rem_pio2+0x84>
 800857e:	9b06      	ldr	r3, [sp, #24]
 8008580:	aa20      	add	r2, sp, #128	@ 0x80
 8008582:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8008586:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800858a:	2700      	movs	r7, #0
 800858c:	9b00      	ldr	r3, [sp, #0]
 800858e:	429f      	cmp	r7, r3
 8008590:	dc2e      	bgt.n	80085f0 <__kernel_rem_pio2+0xd0>
 8008592:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8008830 <__kernel_rem_pio2+0x310>
 8008596:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800859a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800859e:	46a8      	mov	r8, r5
 80085a0:	2600      	movs	r6, #0
 80085a2:	e01b      	b.n	80085dc <__kernel_rem_pio2+0xbc>
 80085a4:	42ef      	cmn	r7, r5
 80085a6:	d407      	bmi.n	80085b8 <__kernel_rem_pio2+0x98>
 80085a8:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80085ac:	f7f7 ffda 	bl	8000564 <__aeabi_i2d>
 80085b0:	e8e6 0102 	strd	r0, r1, [r6], #8
 80085b4:	3501      	adds	r5, #1
 80085b6:	e7e0      	b.n	800857a <__kernel_rem_pio2+0x5a>
 80085b8:	ec51 0b18 	vmov	r0, r1, d8
 80085bc:	e7f8      	b.n	80085b0 <__kernel_rem_pio2+0x90>
 80085be:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 80085c2:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80085c6:	f7f8 f837 	bl	8000638 <__aeabi_dmul>
 80085ca:	4602      	mov	r2, r0
 80085cc:	460b      	mov	r3, r1
 80085ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085d2:	f7f7 fe7b 	bl	80002cc <__adddf3>
 80085d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085da:	3601      	adds	r6, #1
 80085dc:	9b05      	ldr	r3, [sp, #20]
 80085de:	429e      	cmp	r6, r3
 80085e0:	dded      	ble.n	80085be <__kernel_rem_pio2+0x9e>
 80085e2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80085e6:	3701      	adds	r7, #1
 80085e8:	ecaa 7b02 	vstmia	sl!, {d7}
 80085ec:	3508      	adds	r5, #8
 80085ee:	e7cd      	b.n	800858c <__kernel_rem_pio2+0x6c>
 80085f0:	9b00      	ldr	r3, [sp, #0]
 80085f2:	f8dd 8000 	ldr.w	r8, [sp]
 80085f6:	aa0c      	add	r2, sp, #48	@ 0x30
 80085f8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80085fc:	930a      	str	r3, [sp, #40]	@ 0x28
 80085fe:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8008600:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8008604:	9309      	str	r3, [sp, #36]	@ 0x24
 8008606:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800860a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800860c:	ab98      	add	r3, sp, #608	@ 0x260
 800860e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008612:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8008616:	ed8d 7b02 	vstr	d7, [sp, #8]
 800861a:	ac0c      	add	r4, sp, #48	@ 0x30
 800861c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800861e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8008622:	46a1      	mov	r9, r4
 8008624:	46c2      	mov	sl, r8
 8008626:	f1ba 0f00 	cmp.w	sl, #0
 800862a:	dc77      	bgt.n	800871c <__kernel_rem_pio2+0x1fc>
 800862c:	4658      	mov	r0, fp
 800862e:	ed9d 0b02 	vldr	d0, [sp, #8]
 8008632:	f7ff febd 	bl	80083b0 <scalbn>
 8008636:	ec57 6b10 	vmov	r6, r7, d0
 800863a:	2200      	movs	r2, #0
 800863c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8008640:	4630      	mov	r0, r6
 8008642:	4639      	mov	r1, r7
 8008644:	f7f7 fff8 	bl	8000638 <__aeabi_dmul>
 8008648:	ec41 0b10 	vmov	d0, r0, r1
 800864c:	f000 fab8 	bl	8008bc0 <floor>
 8008650:	4b7c      	ldr	r3, [pc, #496]	@ (8008844 <__kernel_rem_pio2+0x324>)
 8008652:	ec51 0b10 	vmov	r0, r1, d0
 8008656:	2200      	movs	r2, #0
 8008658:	f7f7 ffee 	bl	8000638 <__aeabi_dmul>
 800865c:	4602      	mov	r2, r0
 800865e:	460b      	mov	r3, r1
 8008660:	4630      	mov	r0, r6
 8008662:	4639      	mov	r1, r7
 8008664:	f7f7 fe30 	bl	80002c8 <__aeabi_dsub>
 8008668:	460f      	mov	r7, r1
 800866a:	4606      	mov	r6, r0
 800866c:	f7f8 fa94 	bl	8000b98 <__aeabi_d2iz>
 8008670:	9002      	str	r0, [sp, #8]
 8008672:	f7f7 ff77 	bl	8000564 <__aeabi_i2d>
 8008676:	4602      	mov	r2, r0
 8008678:	460b      	mov	r3, r1
 800867a:	4630      	mov	r0, r6
 800867c:	4639      	mov	r1, r7
 800867e:	f7f7 fe23 	bl	80002c8 <__aeabi_dsub>
 8008682:	f1bb 0f00 	cmp.w	fp, #0
 8008686:	4606      	mov	r6, r0
 8008688:	460f      	mov	r7, r1
 800868a:	dd6c      	ble.n	8008766 <__kernel_rem_pio2+0x246>
 800868c:	f108 31ff 	add.w	r1, r8, #4294967295
 8008690:	ab0c      	add	r3, sp, #48	@ 0x30
 8008692:	9d02      	ldr	r5, [sp, #8]
 8008694:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008698:	f1cb 0018 	rsb	r0, fp, #24
 800869c:	fa43 f200 	asr.w	r2, r3, r0
 80086a0:	4415      	add	r5, r2
 80086a2:	4082      	lsls	r2, r0
 80086a4:	1a9b      	subs	r3, r3, r2
 80086a6:	aa0c      	add	r2, sp, #48	@ 0x30
 80086a8:	9502      	str	r5, [sp, #8]
 80086aa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80086ae:	f1cb 0217 	rsb	r2, fp, #23
 80086b2:	fa43 f902 	asr.w	r9, r3, r2
 80086b6:	f1b9 0f00 	cmp.w	r9, #0
 80086ba:	dd64      	ble.n	8008786 <__kernel_rem_pio2+0x266>
 80086bc:	9b02      	ldr	r3, [sp, #8]
 80086be:	2200      	movs	r2, #0
 80086c0:	3301      	adds	r3, #1
 80086c2:	9302      	str	r3, [sp, #8]
 80086c4:	4615      	mov	r5, r2
 80086c6:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 80086ca:	4590      	cmp	r8, r2
 80086cc:	f300 80a1 	bgt.w	8008812 <__kernel_rem_pio2+0x2f2>
 80086d0:	f1bb 0f00 	cmp.w	fp, #0
 80086d4:	dd07      	ble.n	80086e6 <__kernel_rem_pio2+0x1c6>
 80086d6:	f1bb 0f01 	cmp.w	fp, #1
 80086da:	f000 80c1 	beq.w	8008860 <__kernel_rem_pio2+0x340>
 80086de:	f1bb 0f02 	cmp.w	fp, #2
 80086e2:	f000 80c8 	beq.w	8008876 <__kernel_rem_pio2+0x356>
 80086e6:	f1b9 0f02 	cmp.w	r9, #2
 80086ea:	d14c      	bne.n	8008786 <__kernel_rem_pio2+0x266>
 80086ec:	4632      	mov	r2, r6
 80086ee:	463b      	mov	r3, r7
 80086f0:	4955      	ldr	r1, [pc, #340]	@ (8008848 <__kernel_rem_pio2+0x328>)
 80086f2:	2000      	movs	r0, #0
 80086f4:	f7f7 fde8 	bl	80002c8 <__aeabi_dsub>
 80086f8:	4606      	mov	r6, r0
 80086fa:	460f      	mov	r7, r1
 80086fc:	2d00      	cmp	r5, #0
 80086fe:	d042      	beq.n	8008786 <__kernel_rem_pio2+0x266>
 8008700:	4658      	mov	r0, fp
 8008702:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8008838 <__kernel_rem_pio2+0x318>
 8008706:	f7ff fe53 	bl	80083b0 <scalbn>
 800870a:	4630      	mov	r0, r6
 800870c:	4639      	mov	r1, r7
 800870e:	ec53 2b10 	vmov	r2, r3, d0
 8008712:	f7f7 fdd9 	bl	80002c8 <__aeabi_dsub>
 8008716:	4606      	mov	r6, r0
 8008718:	460f      	mov	r7, r1
 800871a:	e034      	b.n	8008786 <__kernel_rem_pio2+0x266>
 800871c:	4b4b      	ldr	r3, [pc, #300]	@ (800884c <__kernel_rem_pio2+0x32c>)
 800871e:	2200      	movs	r2, #0
 8008720:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008724:	f7f7 ff88 	bl	8000638 <__aeabi_dmul>
 8008728:	f7f8 fa36 	bl	8000b98 <__aeabi_d2iz>
 800872c:	f7f7 ff1a 	bl	8000564 <__aeabi_i2d>
 8008730:	4b47      	ldr	r3, [pc, #284]	@ (8008850 <__kernel_rem_pio2+0x330>)
 8008732:	2200      	movs	r2, #0
 8008734:	4606      	mov	r6, r0
 8008736:	460f      	mov	r7, r1
 8008738:	f7f7 ff7e 	bl	8000638 <__aeabi_dmul>
 800873c:	4602      	mov	r2, r0
 800873e:	460b      	mov	r3, r1
 8008740:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008744:	f7f7 fdc0 	bl	80002c8 <__aeabi_dsub>
 8008748:	f7f8 fa26 	bl	8000b98 <__aeabi_d2iz>
 800874c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8008750:	f849 0b04 	str.w	r0, [r9], #4
 8008754:	4639      	mov	r1, r7
 8008756:	4630      	mov	r0, r6
 8008758:	f7f7 fdb8 	bl	80002cc <__adddf3>
 800875c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008760:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008764:	e75f      	b.n	8008626 <__kernel_rem_pio2+0x106>
 8008766:	d107      	bne.n	8008778 <__kernel_rem_pio2+0x258>
 8008768:	f108 33ff 	add.w	r3, r8, #4294967295
 800876c:	aa0c      	add	r2, sp, #48	@ 0x30
 800876e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008772:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8008776:	e79e      	b.n	80086b6 <__kernel_rem_pio2+0x196>
 8008778:	4b36      	ldr	r3, [pc, #216]	@ (8008854 <__kernel_rem_pio2+0x334>)
 800877a:	2200      	movs	r2, #0
 800877c:	f7f8 f9e2 	bl	8000b44 <__aeabi_dcmpge>
 8008780:	2800      	cmp	r0, #0
 8008782:	d143      	bne.n	800880c <__kernel_rem_pio2+0x2ec>
 8008784:	4681      	mov	r9, r0
 8008786:	2200      	movs	r2, #0
 8008788:	2300      	movs	r3, #0
 800878a:	4630      	mov	r0, r6
 800878c:	4639      	mov	r1, r7
 800878e:	f7f8 f9bb 	bl	8000b08 <__aeabi_dcmpeq>
 8008792:	2800      	cmp	r0, #0
 8008794:	f000 80c1 	beq.w	800891a <__kernel_rem_pio2+0x3fa>
 8008798:	f108 33ff 	add.w	r3, r8, #4294967295
 800879c:	2200      	movs	r2, #0
 800879e:	9900      	ldr	r1, [sp, #0]
 80087a0:	428b      	cmp	r3, r1
 80087a2:	da70      	bge.n	8008886 <__kernel_rem_pio2+0x366>
 80087a4:	2a00      	cmp	r2, #0
 80087a6:	f000 808b 	beq.w	80088c0 <__kernel_rem_pio2+0x3a0>
 80087aa:	f108 38ff 	add.w	r8, r8, #4294967295
 80087ae:	ab0c      	add	r3, sp, #48	@ 0x30
 80087b0:	f1ab 0b18 	sub.w	fp, fp, #24
 80087b4:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d0f6      	beq.n	80087aa <__kernel_rem_pio2+0x28a>
 80087bc:	4658      	mov	r0, fp
 80087be:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8008838 <__kernel_rem_pio2+0x318>
 80087c2:	f7ff fdf5 	bl	80083b0 <scalbn>
 80087c6:	f108 0301 	add.w	r3, r8, #1
 80087ca:	00da      	lsls	r2, r3, #3
 80087cc:	9205      	str	r2, [sp, #20]
 80087ce:	ec55 4b10 	vmov	r4, r5, d0
 80087d2:	aa70      	add	r2, sp, #448	@ 0x1c0
 80087d4:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800884c <__kernel_rem_pio2+0x32c>
 80087d8:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 80087dc:	4646      	mov	r6, r8
 80087de:	f04f 0a00 	mov.w	sl, #0
 80087e2:	2e00      	cmp	r6, #0
 80087e4:	f280 80d1 	bge.w	800898a <__kernel_rem_pio2+0x46a>
 80087e8:	4644      	mov	r4, r8
 80087ea:	2c00      	cmp	r4, #0
 80087ec:	f2c0 80ff 	blt.w	80089ee <__kernel_rem_pio2+0x4ce>
 80087f0:	4b19      	ldr	r3, [pc, #100]	@ (8008858 <__kernel_rem_pio2+0x338>)
 80087f2:	461f      	mov	r7, r3
 80087f4:	ab70      	add	r3, sp, #448	@ 0x1c0
 80087f6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80087fa:	9306      	str	r3, [sp, #24]
 80087fc:	f04f 0a00 	mov.w	sl, #0
 8008800:	f04f 0b00 	mov.w	fp, #0
 8008804:	2600      	movs	r6, #0
 8008806:	eba8 0504 	sub.w	r5, r8, r4
 800880a:	e0e4      	b.n	80089d6 <__kernel_rem_pio2+0x4b6>
 800880c:	f04f 0902 	mov.w	r9, #2
 8008810:	e754      	b.n	80086bc <__kernel_rem_pio2+0x19c>
 8008812:	f854 3b04 	ldr.w	r3, [r4], #4
 8008816:	bb0d      	cbnz	r5, 800885c <__kernel_rem_pio2+0x33c>
 8008818:	b123      	cbz	r3, 8008824 <__kernel_rem_pio2+0x304>
 800881a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800881e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008822:	2301      	movs	r3, #1
 8008824:	3201      	adds	r2, #1
 8008826:	461d      	mov	r5, r3
 8008828:	e74f      	b.n	80086ca <__kernel_rem_pio2+0x1aa>
 800882a:	bf00      	nop
 800882c:	f3af 8000 	nop.w
	...
 800883c:	3ff00000 	.word	0x3ff00000
 8008840:	080092a8 	.word	0x080092a8
 8008844:	40200000 	.word	0x40200000
 8008848:	3ff00000 	.word	0x3ff00000
 800884c:	3e700000 	.word	0x3e700000
 8008850:	41700000 	.word	0x41700000
 8008854:	3fe00000 	.word	0x3fe00000
 8008858:	08009268 	.word	0x08009268
 800885c:	1acb      	subs	r3, r1, r3
 800885e:	e7de      	b.n	800881e <__kernel_rem_pio2+0x2fe>
 8008860:	f108 32ff 	add.w	r2, r8, #4294967295
 8008864:	ab0c      	add	r3, sp, #48	@ 0x30
 8008866:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800886a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800886e:	a90c      	add	r1, sp, #48	@ 0x30
 8008870:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8008874:	e737      	b.n	80086e6 <__kernel_rem_pio2+0x1c6>
 8008876:	f108 32ff 	add.w	r2, r8, #4294967295
 800887a:	ab0c      	add	r3, sp, #48	@ 0x30
 800887c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008880:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8008884:	e7f3      	b.n	800886e <__kernel_rem_pio2+0x34e>
 8008886:	a90c      	add	r1, sp, #48	@ 0x30
 8008888:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800888c:	3b01      	subs	r3, #1
 800888e:	430a      	orrs	r2, r1
 8008890:	e785      	b.n	800879e <__kernel_rem_pio2+0x27e>
 8008892:	3401      	adds	r4, #1
 8008894:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008898:	2a00      	cmp	r2, #0
 800889a:	d0fa      	beq.n	8008892 <__kernel_rem_pio2+0x372>
 800889c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800889e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80088a2:	eb0d 0503 	add.w	r5, sp, r3
 80088a6:	9b06      	ldr	r3, [sp, #24]
 80088a8:	aa20      	add	r2, sp, #128	@ 0x80
 80088aa:	4443      	add	r3, r8
 80088ac:	f108 0701 	add.w	r7, r8, #1
 80088b0:	3d98      	subs	r5, #152	@ 0x98
 80088b2:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 80088b6:	4444      	add	r4, r8
 80088b8:	42bc      	cmp	r4, r7
 80088ba:	da04      	bge.n	80088c6 <__kernel_rem_pio2+0x3a6>
 80088bc:	46a0      	mov	r8, r4
 80088be:	e6a2      	b.n	8008606 <__kernel_rem_pio2+0xe6>
 80088c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088c2:	2401      	movs	r4, #1
 80088c4:	e7e6      	b.n	8008894 <__kernel_rem_pio2+0x374>
 80088c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088c8:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 80088cc:	f7f7 fe4a 	bl	8000564 <__aeabi_i2d>
 80088d0:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8008b90 <__kernel_rem_pio2+0x670>
 80088d4:	e8e6 0102 	strd	r0, r1, [r6], #8
 80088d8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80088dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80088e0:	46b2      	mov	sl, r6
 80088e2:	f04f 0800 	mov.w	r8, #0
 80088e6:	9b05      	ldr	r3, [sp, #20]
 80088e8:	4598      	cmp	r8, r3
 80088ea:	dd05      	ble.n	80088f8 <__kernel_rem_pio2+0x3d8>
 80088ec:	ed9d 7b02 	vldr	d7, [sp, #8]
 80088f0:	3701      	adds	r7, #1
 80088f2:	eca5 7b02 	vstmia	r5!, {d7}
 80088f6:	e7df      	b.n	80088b8 <__kernel_rem_pio2+0x398>
 80088f8:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 80088fc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8008900:	f7f7 fe9a 	bl	8000638 <__aeabi_dmul>
 8008904:	4602      	mov	r2, r0
 8008906:	460b      	mov	r3, r1
 8008908:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800890c:	f7f7 fcde 	bl	80002cc <__adddf3>
 8008910:	f108 0801 	add.w	r8, r8, #1
 8008914:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008918:	e7e5      	b.n	80088e6 <__kernel_rem_pio2+0x3c6>
 800891a:	f1cb 0000 	rsb	r0, fp, #0
 800891e:	ec47 6b10 	vmov	d0, r6, r7
 8008922:	f7ff fd45 	bl	80083b0 <scalbn>
 8008926:	ec55 4b10 	vmov	r4, r5, d0
 800892a:	4b9b      	ldr	r3, [pc, #620]	@ (8008b98 <__kernel_rem_pio2+0x678>)
 800892c:	2200      	movs	r2, #0
 800892e:	4620      	mov	r0, r4
 8008930:	4629      	mov	r1, r5
 8008932:	f7f8 f907 	bl	8000b44 <__aeabi_dcmpge>
 8008936:	b300      	cbz	r0, 800897a <__kernel_rem_pio2+0x45a>
 8008938:	4b98      	ldr	r3, [pc, #608]	@ (8008b9c <__kernel_rem_pio2+0x67c>)
 800893a:	2200      	movs	r2, #0
 800893c:	4620      	mov	r0, r4
 800893e:	4629      	mov	r1, r5
 8008940:	f7f7 fe7a 	bl	8000638 <__aeabi_dmul>
 8008944:	f7f8 f928 	bl	8000b98 <__aeabi_d2iz>
 8008948:	4606      	mov	r6, r0
 800894a:	f7f7 fe0b 	bl	8000564 <__aeabi_i2d>
 800894e:	4b92      	ldr	r3, [pc, #584]	@ (8008b98 <__kernel_rem_pio2+0x678>)
 8008950:	2200      	movs	r2, #0
 8008952:	f7f7 fe71 	bl	8000638 <__aeabi_dmul>
 8008956:	460b      	mov	r3, r1
 8008958:	4602      	mov	r2, r0
 800895a:	4629      	mov	r1, r5
 800895c:	4620      	mov	r0, r4
 800895e:	f7f7 fcb3 	bl	80002c8 <__aeabi_dsub>
 8008962:	f7f8 f919 	bl	8000b98 <__aeabi_d2iz>
 8008966:	ab0c      	add	r3, sp, #48	@ 0x30
 8008968:	f10b 0b18 	add.w	fp, fp, #24
 800896c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8008970:	f108 0801 	add.w	r8, r8, #1
 8008974:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8008978:	e720      	b.n	80087bc <__kernel_rem_pio2+0x29c>
 800897a:	4620      	mov	r0, r4
 800897c:	4629      	mov	r1, r5
 800897e:	f7f8 f90b 	bl	8000b98 <__aeabi_d2iz>
 8008982:	ab0c      	add	r3, sp, #48	@ 0x30
 8008984:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8008988:	e718      	b.n	80087bc <__kernel_rem_pio2+0x29c>
 800898a:	ab0c      	add	r3, sp, #48	@ 0x30
 800898c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008990:	f7f7 fde8 	bl	8000564 <__aeabi_i2d>
 8008994:	4622      	mov	r2, r4
 8008996:	462b      	mov	r3, r5
 8008998:	f7f7 fe4e 	bl	8000638 <__aeabi_dmul>
 800899c:	4652      	mov	r2, sl
 800899e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 80089a2:	465b      	mov	r3, fp
 80089a4:	4620      	mov	r0, r4
 80089a6:	4629      	mov	r1, r5
 80089a8:	f7f7 fe46 	bl	8000638 <__aeabi_dmul>
 80089ac:	3e01      	subs	r6, #1
 80089ae:	4604      	mov	r4, r0
 80089b0:	460d      	mov	r5, r1
 80089b2:	e716      	b.n	80087e2 <__kernel_rem_pio2+0x2c2>
 80089b4:	9906      	ldr	r1, [sp, #24]
 80089b6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80089ba:	9106      	str	r1, [sp, #24]
 80089bc:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 80089c0:	f7f7 fe3a 	bl	8000638 <__aeabi_dmul>
 80089c4:	4602      	mov	r2, r0
 80089c6:	460b      	mov	r3, r1
 80089c8:	4650      	mov	r0, sl
 80089ca:	4659      	mov	r1, fp
 80089cc:	f7f7 fc7e 	bl	80002cc <__adddf3>
 80089d0:	3601      	adds	r6, #1
 80089d2:	4682      	mov	sl, r0
 80089d4:	468b      	mov	fp, r1
 80089d6:	9b00      	ldr	r3, [sp, #0]
 80089d8:	429e      	cmp	r6, r3
 80089da:	dc01      	bgt.n	80089e0 <__kernel_rem_pio2+0x4c0>
 80089dc:	42ae      	cmp	r6, r5
 80089de:	dde9      	ble.n	80089b4 <__kernel_rem_pio2+0x494>
 80089e0:	ab48      	add	r3, sp, #288	@ 0x120
 80089e2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80089e6:	e9c5 ab00 	strd	sl, fp, [r5]
 80089ea:	3c01      	subs	r4, #1
 80089ec:	e6fd      	b.n	80087ea <__kernel_rem_pio2+0x2ca>
 80089ee:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80089f0:	2b02      	cmp	r3, #2
 80089f2:	dc0b      	bgt.n	8008a0c <__kernel_rem_pio2+0x4ec>
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	dc35      	bgt.n	8008a64 <__kernel_rem_pio2+0x544>
 80089f8:	d059      	beq.n	8008aae <__kernel_rem_pio2+0x58e>
 80089fa:	9b02      	ldr	r3, [sp, #8]
 80089fc:	f003 0007 	and.w	r0, r3, #7
 8008a00:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8008a04:	ecbd 8b02 	vpop	{d8}
 8008a08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a0c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8008a0e:	2b03      	cmp	r3, #3
 8008a10:	d1f3      	bne.n	80089fa <__kernel_rem_pio2+0x4da>
 8008a12:	9b05      	ldr	r3, [sp, #20]
 8008a14:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008a18:	eb0d 0403 	add.w	r4, sp, r3
 8008a1c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8008a20:	4625      	mov	r5, r4
 8008a22:	46c2      	mov	sl, r8
 8008a24:	f1ba 0f00 	cmp.w	sl, #0
 8008a28:	dc69      	bgt.n	8008afe <__kernel_rem_pio2+0x5de>
 8008a2a:	4645      	mov	r5, r8
 8008a2c:	2d01      	cmp	r5, #1
 8008a2e:	f300 8087 	bgt.w	8008b40 <__kernel_rem_pio2+0x620>
 8008a32:	9c05      	ldr	r4, [sp, #20]
 8008a34:	ab48      	add	r3, sp, #288	@ 0x120
 8008a36:	441c      	add	r4, r3
 8008a38:	2000      	movs	r0, #0
 8008a3a:	2100      	movs	r1, #0
 8008a3c:	f1b8 0f01 	cmp.w	r8, #1
 8008a40:	f300 809c 	bgt.w	8008b7c <__kernel_rem_pio2+0x65c>
 8008a44:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8008a48:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8008a4c:	f1b9 0f00 	cmp.w	r9, #0
 8008a50:	f040 80a6 	bne.w	8008ba0 <__kernel_rem_pio2+0x680>
 8008a54:	9b04      	ldr	r3, [sp, #16]
 8008a56:	e9c3 5600 	strd	r5, r6, [r3]
 8008a5a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8008a5e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8008a62:	e7ca      	b.n	80089fa <__kernel_rem_pio2+0x4da>
 8008a64:	9d05      	ldr	r5, [sp, #20]
 8008a66:	ab48      	add	r3, sp, #288	@ 0x120
 8008a68:	441d      	add	r5, r3
 8008a6a:	4644      	mov	r4, r8
 8008a6c:	2000      	movs	r0, #0
 8008a6e:	2100      	movs	r1, #0
 8008a70:	2c00      	cmp	r4, #0
 8008a72:	da35      	bge.n	8008ae0 <__kernel_rem_pio2+0x5c0>
 8008a74:	f1b9 0f00 	cmp.w	r9, #0
 8008a78:	d038      	beq.n	8008aec <__kernel_rem_pio2+0x5cc>
 8008a7a:	4602      	mov	r2, r0
 8008a7c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008a80:	9c04      	ldr	r4, [sp, #16]
 8008a82:	e9c4 2300 	strd	r2, r3, [r4]
 8008a86:	4602      	mov	r2, r0
 8008a88:	460b      	mov	r3, r1
 8008a8a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8008a8e:	f7f7 fc1b 	bl	80002c8 <__aeabi_dsub>
 8008a92:	ad4a      	add	r5, sp, #296	@ 0x128
 8008a94:	2401      	movs	r4, #1
 8008a96:	45a0      	cmp	r8, r4
 8008a98:	da2b      	bge.n	8008af2 <__kernel_rem_pio2+0x5d2>
 8008a9a:	f1b9 0f00 	cmp.w	r9, #0
 8008a9e:	d002      	beq.n	8008aa6 <__kernel_rem_pio2+0x586>
 8008aa0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008aa4:	4619      	mov	r1, r3
 8008aa6:	9b04      	ldr	r3, [sp, #16]
 8008aa8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8008aac:	e7a5      	b.n	80089fa <__kernel_rem_pio2+0x4da>
 8008aae:	9c05      	ldr	r4, [sp, #20]
 8008ab0:	ab48      	add	r3, sp, #288	@ 0x120
 8008ab2:	441c      	add	r4, r3
 8008ab4:	2000      	movs	r0, #0
 8008ab6:	2100      	movs	r1, #0
 8008ab8:	f1b8 0f00 	cmp.w	r8, #0
 8008abc:	da09      	bge.n	8008ad2 <__kernel_rem_pio2+0x5b2>
 8008abe:	f1b9 0f00 	cmp.w	r9, #0
 8008ac2:	d002      	beq.n	8008aca <__kernel_rem_pio2+0x5aa>
 8008ac4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008ac8:	4619      	mov	r1, r3
 8008aca:	9b04      	ldr	r3, [sp, #16]
 8008acc:	e9c3 0100 	strd	r0, r1, [r3]
 8008ad0:	e793      	b.n	80089fa <__kernel_rem_pio2+0x4da>
 8008ad2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008ad6:	f7f7 fbf9 	bl	80002cc <__adddf3>
 8008ada:	f108 38ff 	add.w	r8, r8, #4294967295
 8008ade:	e7eb      	b.n	8008ab8 <__kernel_rem_pio2+0x598>
 8008ae0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8008ae4:	f7f7 fbf2 	bl	80002cc <__adddf3>
 8008ae8:	3c01      	subs	r4, #1
 8008aea:	e7c1      	b.n	8008a70 <__kernel_rem_pio2+0x550>
 8008aec:	4602      	mov	r2, r0
 8008aee:	460b      	mov	r3, r1
 8008af0:	e7c6      	b.n	8008a80 <__kernel_rem_pio2+0x560>
 8008af2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8008af6:	f7f7 fbe9 	bl	80002cc <__adddf3>
 8008afa:	3401      	adds	r4, #1
 8008afc:	e7cb      	b.n	8008a96 <__kernel_rem_pio2+0x576>
 8008afe:	ed35 7b02 	vldmdb	r5!, {d7}
 8008b02:	ed8d 7b00 	vstr	d7, [sp]
 8008b06:	ed95 7b02 	vldr	d7, [r5, #8]
 8008b0a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b0e:	ec53 2b17 	vmov	r2, r3, d7
 8008b12:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008b16:	f7f7 fbd9 	bl	80002cc <__adddf3>
 8008b1a:	4602      	mov	r2, r0
 8008b1c:	460b      	mov	r3, r1
 8008b1e:	4606      	mov	r6, r0
 8008b20:	460f      	mov	r7, r1
 8008b22:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b26:	f7f7 fbcf 	bl	80002c8 <__aeabi_dsub>
 8008b2a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008b2e:	f7f7 fbcd 	bl	80002cc <__adddf3>
 8008b32:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008b36:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8008b3a:	e9c5 6700 	strd	r6, r7, [r5]
 8008b3e:	e771      	b.n	8008a24 <__kernel_rem_pio2+0x504>
 8008b40:	ed34 7b02 	vldmdb	r4!, {d7}
 8008b44:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8008b48:	ec51 0b17 	vmov	r0, r1, d7
 8008b4c:	4652      	mov	r2, sl
 8008b4e:	465b      	mov	r3, fp
 8008b50:	ed8d 7b00 	vstr	d7, [sp]
 8008b54:	f7f7 fbba 	bl	80002cc <__adddf3>
 8008b58:	4602      	mov	r2, r0
 8008b5a:	460b      	mov	r3, r1
 8008b5c:	4606      	mov	r6, r0
 8008b5e:	460f      	mov	r7, r1
 8008b60:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b64:	f7f7 fbb0 	bl	80002c8 <__aeabi_dsub>
 8008b68:	4652      	mov	r2, sl
 8008b6a:	465b      	mov	r3, fp
 8008b6c:	f7f7 fbae 	bl	80002cc <__adddf3>
 8008b70:	3d01      	subs	r5, #1
 8008b72:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008b76:	e9c4 6700 	strd	r6, r7, [r4]
 8008b7a:	e757      	b.n	8008a2c <__kernel_rem_pio2+0x50c>
 8008b7c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008b80:	f7f7 fba4 	bl	80002cc <__adddf3>
 8008b84:	f108 38ff 	add.w	r8, r8, #4294967295
 8008b88:	e758      	b.n	8008a3c <__kernel_rem_pio2+0x51c>
 8008b8a:	bf00      	nop
 8008b8c:	f3af 8000 	nop.w
	...
 8008b98:	41700000 	.word	0x41700000
 8008b9c:	3e700000 	.word	0x3e700000
 8008ba0:	9b04      	ldr	r3, [sp, #16]
 8008ba2:	9a04      	ldr	r2, [sp, #16]
 8008ba4:	601d      	str	r5, [r3, #0]
 8008ba6:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 8008baa:	605c      	str	r4, [r3, #4]
 8008bac:	609f      	str	r7, [r3, #8]
 8008bae:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8008bb2:	60d3      	str	r3, [r2, #12]
 8008bb4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008bb8:	6110      	str	r0, [r2, #16]
 8008bba:	6153      	str	r3, [r2, #20]
 8008bbc:	e71d      	b.n	80089fa <__kernel_rem_pio2+0x4da>
 8008bbe:	bf00      	nop

08008bc0 <floor>:
 8008bc0:	ec51 0b10 	vmov	r0, r1, d0
 8008bc4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008bc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bcc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8008bd0:	2e13      	cmp	r6, #19
 8008bd2:	460c      	mov	r4, r1
 8008bd4:	4605      	mov	r5, r0
 8008bd6:	4680      	mov	r8, r0
 8008bd8:	dc34      	bgt.n	8008c44 <floor+0x84>
 8008bda:	2e00      	cmp	r6, #0
 8008bdc:	da17      	bge.n	8008c0e <floor+0x4e>
 8008bde:	a332      	add	r3, pc, #200	@ (adr r3, 8008ca8 <floor+0xe8>)
 8008be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008be4:	f7f7 fb72 	bl	80002cc <__adddf3>
 8008be8:	2200      	movs	r2, #0
 8008bea:	2300      	movs	r3, #0
 8008bec:	f7f7 ffb4 	bl	8000b58 <__aeabi_dcmpgt>
 8008bf0:	b150      	cbz	r0, 8008c08 <floor+0x48>
 8008bf2:	2c00      	cmp	r4, #0
 8008bf4:	da55      	bge.n	8008ca2 <floor+0xe2>
 8008bf6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8008bfa:	432c      	orrs	r4, r5
 8008bfc:	2500      	movs	r5, #0
 8008bfe:	42ac      	cmp	r4, r5
 8008c00:	4c2b      	ldr	r4, [pc, #172]	@ (8008cb0 <floor+0xf0>)
 8008c02:	bf08      	it	eq
 8008c04:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8008c08:	4621      	mov	r1, r4
 8008c0a:	4628      	mov	r0, r5
 8008c0c:	e023      	b.n	8008c56 <floor+0x96>
 8008c0e:	4f29      	ldr	r7, [pc, #164]	@ (8008cb4 <floor+0xf4>)
 8008c10:	4137      	asrs	r7, r6
 8008c12:	ea01 0307 	and.w	r3, r1, r7
 8008c16:	4303      	orrs	r3, r0
 8008c18:	d01d      	beq.n	8008c56 <floor+0x96>
 8008c1a:	a323      	add	r3, pc, #140	@ (adr r3, 8008ca8 <floor+0xe8>)
 8008c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c20:	f7f7 fb54 	bl	80002cc <__adddf3>
 8008c24:	2200      	movs	r2, #0
 8008c26:	2300      	movs	r3, #0
 8008c28:	f7f7 ff96 	bl	8000b58 <__aeabi_dcmpgt>
 8008c2c:	2800      	cmp	r0, #0
 8008c2e:	d0eb      	beq.n	8008c08 <floor+0x48>
 8008c30:	2c00      	cmp	r4, #0
 8008c32:	bfbe      	ittt	lt
 8008c34:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8008c38:	4133      	asrlt	r3, r6
 8008c3a:	18e4      	addlt	r4, r4, r3
 8008c3c:	ea24 0407 	bic.w	r4, r4, r7
 8008c40:	2500      	movs	r5, #0
 8008c42:	e7e1      	b.n	8008c08 <floor+0x48>
 8008c44:	2e33      	cmp	r6, #51	@ 0x33
 8008c46:	dd0a      	ble.n	8008c5e <floor+0x9e>
 8008c48:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8008c4c:	d103      	bne.n	8008c56 <floor+0x96>
 8008c4e:	4602      	mov	r2, r0
 8008c50:	460b      	mov	r3, r1
 8008c52:	f7f7 fb3b 	bl	80002cc <__adddf3>
 8008c56:	ec41 0b10 	vmov	d0, r0, r1
 8008c5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c5e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8008c62:	f04f 37ff 	mov.w	r7, #4294967295
 8008c66:	40df      	lsrs	r7, r3
 8008c68:	4207      	tst	r7, r0
 8008c6a:	d0f4      	beq.n	8008c56 <floor+0x96>
 8008c6c:	a30e      	add	r3, pc, #56	@ (adr r3, 8008ca8 <floor+0xe8>)
 8008c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c72:	f7f7 fb2b 	bl	80002cc <__adddf3>
 8008c76:	2200      	movs	r2, #0
 8008c78:	2300      	movs	r3, #0
 8008c7a:	f7f7 ff6d 	bl	8000b58 <__aeabi_dcmpgt>
 8008c7e:	2800      	cmp	r0, #0
 8008c80:	d0c2      	beq.n	8008c08 <floor+0x48>
 8008c82:	2c00      	cmp	r4, #0
 8008c84:	da0a      	bge.n	8008c9c <floor+0xdc>
 8008c86:	2e14      	cmp	r6, #20
 8008c88:	d101      	bne.n	8008c8e <floor+0xce>
 8008c8a:	3401      	adds	r4, #1
 8008c8c:	e006      	b.n	8008c9c <floor+0xdc>
 8008c8e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8008c92:	2301      	movs	r3, #1
 8008c94:	40b3      	lsls	r3, r6
 8008c96:	441d      	add	r5, r3
 8008c98:	4545      	cmp	r5, r8
 8008c9a:	d3f6      	bcc.n	8008c8a <floor+0xca>
 8008c9c:	ea25 0507 	bic.w	r5, r5, r7
 8008ca0:	e7b2      	b.n	8008c08 <floor+0x48>
 8008ca2:	2500      	movs	r5, #0
 8008ca4:	462c      	mov	r4, r5
 8008ca6:	e7af      	b.n	8008c08 <floor+0x48>
 8008ca8:	8800759c 	.word	0x8800759c
 8008cac:	7e37e43c 	.word	0x7e37e43c
 8008cb0:	bff00000 	.word	0xbff00000
 8008cb4:	000fffff 	.word	0x000fffff

08008cb8 <_init>:
 8008cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cba:	bf00      	nop
 8008cbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cbe:	bc08      	pop	{r3}
 8008cc0:	469e      	mov	lr, r3
 8008cc2:	4770      	bx	lr

08008cc4 <_fini>:
 8008cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cc6:	bf00      	nop
 8008cc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cca:	bc08      	pop	{r3}
 8008ccc:	469e      	mov	lr, r3
 8008cce:	4770      	bx	lr
