Analysis & Synthesis report for top
Tue Apr 14 02:56:05 2020
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Source assignments for ram:uut|altsyncram:altsyncram_component|altsyncram_d1i2:auto_generated
 15. Parameter Settings for User Entity Instance: ram:uut|altsyncram:altsyncram_component
 16. Parameter Settings for Inferred Entity Instance: mat_mult:u1|mult:u2|lpm_mult:Mult3
 17. Parameter Settings for Inferred Entity Instance: mat_mult:u1|mult:u2|lpm_mult:Mult2
 18. Parameter Settings for Inferred Entity Instance: mat_mult:u1|mult:u2|lpm_mult:Mult1
 19. Parameter Settings for Inferred Entity Instance: mat_mult:u1|mult:u2|lpm_mult:Mult0
 20. altsyncram Parameter Settings by Entity Instance
 21. lpm_mult Parameter Settings by Entity Instance
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 14 02:56:05 2020       ;
; Quartus Prime Version              ; 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 666                                         ;
;     Total combinational functions  ; 666                                         ;
;     Dedicated logic registers      ; 6                                           ;
; Total registers                    ; 6                                           ;
; Total pins                         ; 66                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 24                                          ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+---------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+---------------------------------------+------------------------------------------------------------------------------+---------+
; top.v                            ; yes             ; User Verilog HDL File                 ; D:/intelFPGA_lite/top/top.v                                                  ;         ;
; top.hex                          ; yes             ; User Hexadecimal (Intel-Format) File  ; D:/intelFPGA_lite/top/top.hex                                                ;         ;
; ram.v                            ; yes             ; User Wizard-Generated File            ; D:/intelFPGA_lite/top/ram.v                                                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_d1i2.tdf           ; yes             ; Auto-Generated Megafunction           ; D:/intelFPGA_lite/top/db/altsyncram_d1i2.tdf                                 ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_7dt.tdf                  ; yes             ; Auto-Generated Megafunction           ; D:/intelFPGA_lite/top/db/mult_7dt.tdf                                        ;         ;
+----------------------------------+-----------------+---------------------------------------+------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 666        ;
;                                             ;            ;
; Total combinational functions               ; 666        ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 41         ;
;     -- 3 input functions                    ; 603        ;
;     -- <=2 input functions                  ; 22         ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 469        ;
;     -- arithmetic mode                      ; 197        ;
;                                             ;            ;
; Total registers                             ; 6          ;
;     -- Dedicated logic registers            ; 6          ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 66         ;
; Total memory bits                           ; 2048       ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 24         ;
;                                             ;            ;
; Maximum fan-out node                        ; WideOr36~4 ;
; Maximum fan-out                             ; 65         ;
; Total fan-out                               ; 2955       ;
; Average fan-out                             ; 3.44       ;
+---------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                 ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                         ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------+-----------------+--------------+
; |top                                      ; 666 (458)           ; 6 (6)                     ; 2048        ; 24           ; 0       ; 12        ; 66   ; 0            ; |top                                                                        ; top             ; work         ;
;    |mat_mult:u1|                          ; 208 (0)             ; 0 (0)                     ; 0           ; 24           ; 0       ; 12        ; 0    ; 0            ; |top|mat_mult:u1                                                            ; mat_mult        ; work         ;
;       |add:u3|                            ; 96 (96)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mat_mult:u1|add:u3                                                     ; add             ; work         ;
;       |mult:u2|                           ; 112 (0)             ; 0 (0)                     ; 0           ; 24           ; 0       ; 12        ; 0    ; 0            ; |top|mat_mult:u1|mult:u2                                                    ; mult            ; work         ;
;          |lpm_mult:Mult0|                 ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|mat_mult:u1|mult:u2|lpm_mult:Mult0                                     ; lpm_mult        ; work         ;
;             |mult_7dt:auto_generated|     ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|mat_mult:u1|mult:u2|lpm_mult:Mult0|mult_7dt:auto_generated             ; mult_7dt        ; work         ;
;          |lpm_mult:Mult1|                 ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|mat_mult:u1|mult:u2|lpm_mult:Mult1                                     ; lpm_mult        ; work         ;
;             |mult_7dt:auto_generated|     ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|mat_mult:u1|mult:u2|lpm_mult:Mult1|mult_7dt:auto_generated             ; mult_7dt        ; work         ;
;          |lpm_mult:Mult2|                 ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|mat_mult:u1|mult:u2|lpm_mult:Mult2                                     ; lpm_mult        ; work         ;
;             |mult_7dt:auto_generated|     ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|mat_mult:u1|mult:u2|lpm_mult:Mult2|mult_7dt:auto_generated             ; mult_7dt        ; work         ;
;          |lpm_mult:Mult3|                 ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|mat_mult:u1|mult:u2|lpm_mult:Mult3                                     ; lpm_mult        ; work         ;
;             |mult_7dt:auto_generated|     ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|mat_mult:u1|mult:u2|lpm_mult:Mult3|mult_7dt:auto_generated             ; mult_7dt        ; work         ;
;    |ram:uut|                              ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram:uut                                                                ; ram             ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram:uut|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_d1i2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram:uut|altsyncram:altsyncram_component|altsyncram_d1i2:auto_generated ; altsyncram_d1i2 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                       ;
+-----------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------+
; Name                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF     ;
+-----------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------+
; ram:uut|altsyncram:altsyncram_component|altsyncram_d1i2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048 ; top.hex ;
+-----------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 12          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 24          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 12          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |top|ram:uut    ; ram.v           ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; wren_a                                               ; WideOr17            ; yes                    ;
; wren_b                                               ; WideOr17            ; yes                    ;
; data_a[0]                                            ; WideOr36            ; yes                    ;
; address_a[0]                                         ; WideOr17            ; yes                    ;
; address_a[1]                                         ; WideOr17            ; yes                    ;
; address_a[2]                                         ; WideOr17            ; yes                    ;
; address_a[3]                                         ; WideOr17            ; yes                    ;
; address_a[4]                                         ; WideOr17            ; yes                    ;
; address_a[5]                                         ; WideOr17            ; yes                    ;
; data_b[0]                                            ; WideOr36            ; yes                    ;
; address_b[0]                                         ; WideOr17            ; yes                    ;
; address_b[1]                                         ; WideOr17            ; yes                    ;
; address_b[2]                                         ; WideOr17            ; yes                    ;
; address_b[3]                                         ; WideOr17            ; yes                    ;
; address_b[4]                                         ; WideOr17            ; yes                    ;
; address_b[5]                                         ; WideOr17            ; yes                    ;
; data_a[1]                                            ; WideOr36            ; yes                    ;
; data_b[1]                                            ; WideOr36            ; yes                    ;
; data_a[2]                                            ; WideOr36            ; yes                    ;
; data_b[2]                                            ; WideOr36            ; yes                    ;
; data_a[3]                                            ; WideOr36            ; yes                    ;
; data_b[3]                                            ; WideOr36            ; yes                    ;
; data_a[4]                                            ; WideOr36            ; yes                    ;
; data_b[4]                                            ; WideOr36            ; yes                    ;
; data_a[5]                                            ; WideOr36            ; yes                    ;
; data_b[5]                                            ; WideOr36            ; yes                    ;
; data_a[6]                                            ; WideOr36            ; yes                    ;
; data_b[6]                                            ; WideOr36            ; yes                    ;
; data_a[7]                                            ; WideOr36            ; yes                    ;
; data_b[7]                                            ; WideOr36            ; yes                    ;
; data_a[8]                                            ; WideOr36            ; yes                    ;
; data_b[8]                                            ; WideOr36            ; yes                    ;
; data_a[9]                                            ; WideOr36            ; yes                    ;
; data_b[9]                                            ; WideOr36            ; yes                    ;
; data_a[10]                                           ; WideOr36            ; yes                    ;
; data_b[10]                                           ; WideOr36            ; yes                    ;
; data_a[11]                                           ; WideOr36            ; yes                    ;
; data_b[11]                                           ; WideOr36            ; yes                    ;
; data_a[12]                                           ; WideOr36            ; yes                    ;
; data_b[12]                                           ; WideOr36            ; yes                    ;
; data_a[13]                                           ; WideOr36            ; yes                    ;
; data_b[13]                                           ; WideOr36            ; yes                    ;
; data_a[14]                                           ; WideOr36            ; yes                    ;
; data_b[14]                                           ; WideOr36            ; yes                    ;
; data_a[15]                                           ; WideOr36            ; yes                    ;
; data_b[15]                                           ; WideOr36            ; yes                    ;
; data_a[16]                                           ; WideOr36            ; yes                    ;
; data_b[16]                                           ; WideOr36            ; yes                    ;
; data_a[17]                                           ; WideOr36            ; yes                    ;
; data_b[17]                                           ; WideOr36            ; yes                    ;
; data_a[18]                                           ; WideOr36            ; yes                    ;
; data_b[18]                                           ; WideOr36            ; yes                    ;
; data_a[19]                                           ; WideOr36            ; yes                    ;
; data_b[19]                                           ; WideOr36            ; yes                    ;
; data_a[20]                                           ; WideOr36            ; yes                    ;
; data_b[20]                                           ; WideOr36            ; yes                    ;
; data_a[21]                                           ; WideOr36            ; yes                    ;
; data_b[21]                                           ; WideOr36            ; yes                    ;
; data_a[22]                                           ; WideOr36            ; yes                    ;
; data_b[22]                                           ; WideOr36            ; yes                    ;
; data_a[23]                                           ; WideOr36            ; yes                    ;
; data_b[23]                                           ; WideOr36            ; yes                    ;
; data_a[24]                                           ; WideOr36            ; yes                    ;
; data_b[24]                                           ; WideOr36            ; yes                    ;
; data_a[25]                                           ; WideOr36            ; yes                    ;
; data_b[25]                                           ; WideOr36            ; yes                    ;
; data_a[26]                                           ; WideOr36            ; yes                    ;
; data_b[26]                                           ; WideOr36            ; yes                    ;
; data_a[27]                                           ; WideOr36            ; yes                    ;
; data_b[27]                                           ; WideOr36            ; yes                    ;
; data_a[28]                                           ; WideOr36            ; yes                    ;
; data_b[28]                                           ; WideOr36            ; yes                    ;
; data_a[29]                                           ; WideOr36            ; yes                    ;
; data_b[29]                                           ; WideOr36            ; yes                    ;
; data_a[30]                                           ; WideOr36            ; yes                    ;
; data_b[30]                                           ; WideOr36            ; yes                    ;
; data_a[31]                                           ; WideOr36            ; yes                    ;
; data_b[31]                                           ; WideOr36            ; yes                    ;
; c1[0]                                                ; WideOr34            ; yes                    ;
; c2[0]                                                ; WideOr35            ; yes                    ;
; c1[1]                                                ; WideOr34            ; yes                    ;
; c2[1]                                                ; WideOr35            ; yes                    ;
; c1[2]                                                ; WideOr34            ; yes                    ;
; c2[2]                                                ; WideOr35            ; yes                    ;
; c1[3]                                                ; WideOr34            ; yes                    ;
; c2[3]                                                ; WideOr35            ; yes                    ;
; c1[4]                                                ; WideOr34            ; yes                    ;
; c2[4]                                                ; WideOr35            ; yes                    ;
; c1[5]                                                ; WideOr34            ; yes                    ;
; c2[5]                                                ; WideOr35            ; yes                    ;
; c1[6]                                                ; WideOr34            ; yes                    ;
; c2[6]                                                ; WideOr35            ; yes                    ;
; c1[7]                                                ; WideOr34            ; yes                    ;
; c2[7]                                                ; WideOr35            ; yes                    ;
; c1[8]                                                ; WideOr34            ; yes                    ;
; c2[8]                                                ; WideOr35            ; yes                    ;
; c1[9]                                                ; WideOr34            ; yes                    ;
; c2[9]                                                ; WideOr35            ; yes                    ;
; c1[10]                                               ; WideOr34            ; yes                    ;
; c2[10]                                               ; WideOr35            ; yes                    ;
; Number of user-specified and inferred latches = 404  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; S[6..31]                               ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 26 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for ram:uut|altsyncram:altsyncram_component|altsyncram_d1i2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:uut|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------+
; Parameter Name                     ; Value                  ; Type                   ;
+------------------------------------+------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                ;
; WIDTH_A                            ; 32                     ; Signed Integer         ;
; WIDTHAD_A                          ; 6                      ; Signed Integer         ;
; NUMWORDS_A                         ; 64                     ; Signed Integer         ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                ;
; WIDTH_B                            ; 32                     ; Signed Integer         ;
; WIDTHAD_B                          ; 6                      ; Signed Integer         ;
; NUMWORDS_B                         ; 64                     ; Signed Integer         ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                ;
; OUTDATA_REG_B                      ; CLOCK0                 ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer         ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                ;
; BYTE_SIZE                          ; 8                      ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA               ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                ;
; INIT_FILE                          ; top.hex                ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_d1i2        ; Untyped                ;
+------------------------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mat_mult:u1|mult:u2|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mat_mult:u1|mult:u2|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mat_mult:u1|mult:u2|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mat_mult:u1|mult:u2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                    ;
+-------------------------------------------+-----------------------------------------+
; Name                                      ; Value                                   ;
+-------------------------------------------+-----------------------------------------+
; Number of entity instances                ; 1                                       ;
; Entity Instance                           ; ram:uut|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                         ;
;     -- WIDTH_A                            ; 32                                      ;
;     -- NUMWORDS_A                         ; 64                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                  ;
;     -- WIDTH_B                            ; 32                                      ;
;     -- NUMWORDS_B                         ; 64                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                ;
+-------------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                             ;
+---------------------------------------+------------------------------------+
; Name                                  ; Value                              ;
+---------------------------------------+------------------------------------+
; Number of entity instances            ; 4                                  ;
; Entity Instance                       ; mat_mult:u1|mult:u2|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 32                                 ;
;     -- LPM_WIDTHB                     ; 32                                 ;
;     -- LPM_WIDTHP                     ; 64                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; mat_mult:u1|mult:u2|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 32                                 ;
;     -- LPM_WIDTHB                     ; 32                                 ;
;     -- LPM_WIDTHP                     ; 64                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; mat_mult:u1|mult:u2|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                 ;
;     -- LPM_WIDTHB                     ; 32                                 ;
;     -- LPM_WIDTHP                     ; 64                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; mat_mult:u1|mult:u2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                 ;
;     -- LPM_WIDTHB                     ; 32                                 ;
;     -- LPM_WIDTHP                     ; 64                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
+---------------------------------------+------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 66                          ;
; cycloneiii_ff         ; 6                           ;
;     plain             ; 6                           ;
; cycloneiii_lcell_comb ; 666                         ;
;     arith             ; 197                         ;
;         3 data inputs ; 197                         ;
;     normal            ; 469                         ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 406                         ;
;         4 data inputs ; 41                          ;
; cycloneiii_mac_mult   ; 12                          ;
; cycloneiii_mac_out    ; 12                          ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 6.30                        ;
; Average LUT depth     ; 2.93                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Processing started: Tue Apr 14 02:55:52 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10229): Verilog HDL Expression warning at top.v(216): truncated literal to match 6 bits File: D:/intelFPGA_lite/top/top.v Line: 216
Warning (10229): Verilog HDL Expression warning at top.v(217): truncated literal to match 6 bits File: D:/intelFPGA_lite/top/top.v Line: 217
Warning (10229): Verilog HDL Expression warning at top.v(362): truncated literal to match 6 bits File: D:/intelFPGA_lite/top/top.v Line: 362
Warning (10229): Verilog HDL Expression warning at top.v(363): truncated literal to match 6 bits File: D:/intelFPGA_lite/top/top.v Line: 363
Warning (10229): Verilog HDL Expression warning at top.v(508): truncated literal to match 6 bits File: D:/intelFPGA_lite/top/top.v Line: 508
Warning (10229): Verilog HDL Expression warning at top.v(509): truncated literal to match 6 bits File: D:/intelFPGA_lite/top/top.v Line: 509
Warning (10229): Verilog HDL Expression warning at top.v(644): truncated literal to match 6 bits File: D:/intelFPGA_lite/top/top.v Line: 644
Warning (10229): Verilog HDL Expression warning at top.v(645): truncated literal to match 6 bits File: D:/intelFPGA_lite/top/top.v Line: 645
Info (12021): Found 4 design units, including 4 entities, in source file top.v
    Info (12023): Found entity 1: mult File: D:/intelFPGA_lite/top/top.v Line: 3
    Info (12023): Found entity 2: add File: D:/intelFPGA_lite/top/top.v Line: 12
    Info (12023): Found entity 3: mat_mult File: D:/intelFPGA_lite/top/top.v Line: 16
    Info (12023): Found entity 4: top File: D:/intelFPGA_lite/top/top.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: D:/intelFPGA_lite/top/ram.v Line: 40
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10235): Verilog HDL Always Construct warning at top.v(85): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 85
Warning (10235): Verilog HDL Always Construct warning at top.v(86): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 86
Warning (10235): Verilog HDL Always Construct warning at top.v(96): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 96
Warning (10235): Verilog HDL Always Construct warning at top.v(97): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 97
Warning (10235): Verilog HDL Always Construct warning at top.v(107): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 107
Warning (10235): Verilog HDL Always Construct warning at top.v(108): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 108
Warning (10235): Verilog HDL Always Construct warning at top.v(118): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 118
Warning (10235): Verilog HDL Always Construct warning at top.v(119): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 119
Warning (10235): Verilog HDL Always Construct warning at top.v(133): variable "c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 133
Warning (10235): Verilog HDL Always Construct warning at top.v(135): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 135
Warning (10235): Verilog HDL Always Construct warning at top.v(136): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 136
Warning (10235): Verilog HDL Always Construct warning at top.v(146): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 146
Warning (10235): Verilog HDL Always Construct warning at top.v(147): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 147
Warning (10235): Verilog HDL Always Construct warning at top.v(161): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 161
Warning (10235): Verilog HDL Always Construct warning at top.v(162): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 162
Warning (10235): Verilog HDL Always Construct warning at top.v(164): variable "c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 164
Warning (10235): Verilog HDL Always Construct warning at top.v(174): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 174
Warning (10235): Verilog HDL Always Construct warning at top.v(175): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 175
Warning (10235): Verilog HDL Always Construct warning at top.v(182): variable "c1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 182
Warning (10235): Verilog HDL Always Construct warning at top.v(183): variable "c2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 183
Warning (10235): Verilog HDL Always Construct warning at top.v(187): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 187
Warning (10235): Verilog HDL Always Construct warning at top.v(188): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 188
Warning (10235): Verilog HDL Always Construct warning at top.v(190): variable "c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 190
Warning (10235): Verilog HDL Always Construct warning at top.v(200): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 200
Warning (10235): Verilog HDL Always Construct warning at top.v(201): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 201
Warning (10235): Verilog HDL Always Construct warning at top.v(211): variable "c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 211
Warning (10235): Verilog HDL Always Construct warning at top.v(218): variable "c1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 218
Warning (10235): Verilog HDL Always Construct warning at top.v(219): variable "c2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 219
Warning (10235): Verilog HDL Always Construct warning at top.v(223): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 223
Warning (10235): Verilog HDL Always Construct warning at top.v(224): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 224
Warning (10235): Verilog HDL Always Construct warning at top.v(234): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 234
Warning (10235): Verilog HDL Always Construct warning at top.v(235): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 235
Warning (10235): Verilog HDL Always Construct warning at top.v(253): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 253
Warning (10235): Verilog HDL Always Construct warning at top.v(254): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 254
Warning (10235): Verilog HDL Always Construct warning at top.v(264): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 264
Warning (10235): Verilog HDL Always Construct warning at top.v(265): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 265
Warning (10235): Verilog HDL Always Construct warning at top.v(279): variable "c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 279
Warning (10235): Verilog HDL Always Construct warning at top.v(281): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 281
Warning (10235): Verilog HDL Always Construct warning at top.v(282): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 282
Warning (10235): Verilog HDL Always Construct warning at top.v(292): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 292
Warning (10235): Verilog HDL Always Construct warning at top.v(293): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 293
Warning (10235): Verilog HDL Always Construct warning at top.v(307): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 307
Warning (10235): Verilog HDL Always Construct warning at top.v(308): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 308
Warning (10235): Verilog HDL Always Construct warning at top.v(310): variable "c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 310
Warning (10235): Verilog HDL Always Construct warning at top.v(320): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 320
Warning (10235): Verilog HDL Always Construct warning at top.v(321): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 321
Warning (10235): Verilog HDL Always Construct warning at top.v(328): variable "c1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 328
Warning (10235): Verilog HDL Always Construct warning at top.v(329): variable "c2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 329
Warning (10235): Verilog HDL Always Construct warning at top.v(333): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 333
Warning (10235): Verilog HDL Always Construct warning at top.v(334): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 334
Warning (10235): Verilog HDL Always Construct warning at top.v(336): variable "c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 336
Warning (10235): Verilog HDL Always Construct warning at top.v(346): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 346
Warning (10235): Verilog HDL Always Construct warning at top.v(347): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 347
Warning (10235): Verilog HDL Always Construct warning at top.v(357): variable "c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 357
Warning (10235): Verilog HDL Always Construct warning at top.v(364): variable "c1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 364
Warning (10235): Verilog HDL Always Construct warning at top.v(365): variable "c2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 365
Warning (10235): Verilog HDL Always Construct warning at top.v(369): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 369
Warning (10235): Verilog HDL Always Construct warning at top.v(370): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 370
Warning (10235): Verilog HDL Always Construct warning at top.v(380): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 380
Warning (10235): Verilog HDL Always Construct warning at top.v(381): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 381
Warning (10235): Verilog HDL Always Construct warning at top.v(399): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 399
Warning (10235): Verilog HDL Always Construct warning at top.v(400): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 400
Warning (10235): Verilog HDL Always Construct warning at top.v(410): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 410
Warning (10235): Verilog HDL Always Construct warning at top.v(411): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 411
Warning (10235): Verilog HDL Always Construct warning at top.v(425): variable "c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 425
Warning (10235): Verilog HDL Always Construct warning at top.v(427): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 427
Warning (10235): Verilog HDL Always Construct warning at top.v(428): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 428
Warning (10235): Verilog HDL Always Construct warning at top.v(438): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 438
Warning (10235): Verilog HDL Always Construct warning at top.v(439): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 439
Warning (10235): Verilog HDL Always Construct warning at top.v(453): variable "c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 453
Warning (10235): Verilog HDL Always Construct warning at top.v(455): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 455
Warning (10235): Verilog HDL Always Construct warning at top.v(456): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 456
Warning (10235): Verilog HDL Always Construct warning at top.v(466): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 466
Warning (10235): Verilog HDL Always Construct warning at top.v(467): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 467
Warning (10235): Verilog HDL Always Construct warning at top.v(474): variable "c1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 474
Warning (10235): Verilog HDL Always Construct warning at top.v(475): variable "c2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 475
Warning (10235): Verilog HDL Always Construct warning at top.v(479): variable "c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 479
Warning (10235): Verilog HDL Always Construct warning at top.v(481): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 481
Warning (10235): Verilog HDL Always Construct warning at top.v(482): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 482
Warning (10235): Verilog HDL Always Construct warning at top.v(492): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 492
Warning (10235): Verilog HDL Always Construct warning at top.v(493): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 493
Warning (10235): Verilog HDL Always Construct warning at top.v(503): variable "c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 503
Warning (10235): Verilog HDL Always Construct warning at top.v(510): variable "c1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 510
Warning (10235): Verilog HDL Always Construct warning at top.v(511): variable "c2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 511
Warning (10235): Verilog HDL Always Construct warning at top.v(515): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 515
Warning (10235): Verilog HDL Always Construct warning at top.v(516): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 516
Warning (10235): Verilog HDL Always Construct warning at top.v(526): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 526
Warning (10235): Verilog HDL Always Construct warning at top.v(527): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 527
Warning (10235): Verilog HDL Always Construct warning at top.v(545): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 545
Warning (10235): Verilog HDL Always Construct warning at top.v(546): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 546
Warning (10235): Verilog HDL Always Construct warning at top.v(556): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 556
Warning (10235): Verilog HDL Always Construct warning at top.v(557): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 557
Warning (10235): Verilog HDL Always Construct warning at top.v(571): variable "c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 571
Warning (10235): Verilog HDL Always Construct warning at top.v(573): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 573
Warning (10235): Verilog HDL Always Construct warning at top.v(574): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 574
Warning (10235): Verilog HDL Always Construct warning at top.v(584): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 584
Warning (10235): Verilog HDL Always Construct warning at top.v(585): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 585
Warning (10235): Verilog HDL Always Construct warning at top.v(599): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 599
Warning (10235): Verilog HDL Always Construct warning at top.v(600): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 600
Warning (10235): Verilog HDL Always Construct warning at top.v(602): variable "c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 602
Warning (10235): Verilog HDL Always Construct warning at top.v(612): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 612
Warning (10235): Verilog HDL Always Construct warning at top.v(613): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 613
Warning (10235): Verilog HDL Always Construct warning at top.v(620): variable "c1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 620
Warning (10235): Verilog HDL Always Construct warning at top.v(621): variable "c2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 621
Warning (10235): Verilog HDL Always Construct warning at top.v(625): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 625
Warning (10235): Verilog HDL Always Construct warning at top.v(626): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 626
Warning (10235): Verilog HDL Always Construct warning at top.v(628): variable "c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 628
Warning (10235): Verilog HDL Always Construct warning at top.v(633): variable "q_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 633
Warning (10235): Verilog HDL Always Construct warning at top.v(634): variable "q_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 634
Warning (10235): Verilog HDL Always Construct warning at top.v(639): variable "c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 639
Warning (10235): Verilog HDL Always Construct warning at top.v(646): variable "c1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 646
Warning (10235): Verilog HDL Always Construct warning at top.v(647): variable "c2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA_lite/top/top.v Line: 647
Warning (10762): Verilog HDL Case Statement warning at top.v(62): can't check case statement for completeness because the case expression has too many possible states File: D:/intelFPGA_lite/top/top.v Line: 62
Warning (10270): Verilog HDL Case Statement warning at top.v(62): incomplete case statement has no default case item File: D:/intelFPGA_lite/top/top.v Line: 62
Warning (10240): Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable "address_a", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA_lite/top/top.v Line: 60
Warning (10240): Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable "address_b", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA_lite/top/top.v Line: 60
Warning (10240): Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable "wren_a", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA_lite/top/top.v Line: 60
Warning (10240): Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable "wren_b", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA_lite/top/top.v Line: 60
Warning (10240): Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable "NS", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA_lite/top/top.v Line: 60
Warning (10240): Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable "q", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA_lite/top/top.v Line: 60
Warning (10240): Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable "w", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA_lite/top/top.v Line: 60
Warning (10240): Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable "e", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA_lite/top/top.v Line: 60
Warning (10240): Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable "r", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA_lite/top/top.v Line: 60
Warning (10240): Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable "u", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA_lite/top/top.v Line: 60
Warning (10240): Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA_lite/top/top.v Line: 60
Warning (10240): Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable "o", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA_lite/top/top.v Line: 60
Warning (10240): Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable "p", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA_lite/top/top.v Line: 60
Warning (10240): Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable "c1", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA_lite/top/top.v Line: 60
Warning (10240): Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable "c2", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA_lite/top/top.v Line: 60
Warning (10240): Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable "data_a", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA_lite/top/top.v Line: 60
Warning (10240): Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable "data_b", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[0]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[1]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[2]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[3]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[4]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[5]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[6]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[7]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[8]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[9]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[10]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[11]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[12]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[13]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[14]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[15]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[16]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[17]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[18]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[19]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[20]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[21]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[22]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[23]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[24]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[25]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[26]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[27]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[28]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[29]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[30]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_b[31]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[0]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[1]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[2]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[3]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[4]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[5]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[6]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[7]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[8]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[9]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[10]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[11]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[12]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[13]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[14]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[15]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[16]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[17]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[18]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[19]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[20]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[21]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[22]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[23]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[24]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[25]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[26]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[27]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[28]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[29]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[30]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "data_a[31]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[0]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[1]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[2]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[3]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[4]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[5]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[6]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[7]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[8]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[9]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[10]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[11]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[12]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[13]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[14]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[15]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[16]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[17]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[18]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[19]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[20]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[21]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[22]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[23]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[24]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[25]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[26]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[27]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[28]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[29]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[30]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c2[31]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[0]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[1]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[2]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[3]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[4]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[5]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[6]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[7]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[8]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[9]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[10]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[11]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[12]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[13]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[14]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[15]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[16]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[17]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[18]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[19]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[20]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[21]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[22]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[23]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[24]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[25]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[26]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[27]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[28]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[29]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[30]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "c1[31]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[0]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[1]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[2]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[3]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[4]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[5]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[6]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[7]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[8]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[9]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[10]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[11]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[12]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[13]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[14]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[15]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[16]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[17]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[18]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[19]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[20]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[21]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[22]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[23]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[24]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[25]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[26]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[27]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[28]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[29]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[30]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "p[31]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[0]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[1]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[2]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[3]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[4]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[5]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[6]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[7]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[8]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[9]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[10]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[11]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[12]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[13]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[14]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[15]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[16]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[17]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[18]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[19]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[20]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[21]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[22]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[23]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[24]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[25]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[26]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[27]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[28]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[29]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[30]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "o[31]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[0]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[1]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[2]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[3]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[4]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[5]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[6]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[7]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[8]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[9]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[10]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[11]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[12]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[13]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[14]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[15]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[16]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[17]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[18]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[19]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[20]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[21]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[22]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[23]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[24]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[25]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[26]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[27]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[28]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[29]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[30]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "i[31]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[0]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[1]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[2]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[3]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[4]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[5]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[6]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[7]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[8]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[9]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[10]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[11]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[12]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[13]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[14]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[15]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[16]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[17]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[18]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[19]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[20]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[21]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[22]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[23]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[24]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[25]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[26]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[27]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[28]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[29]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[30]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "u[31]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[0]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[1]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[2]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[3]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[4]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[5]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[6]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[7]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[8]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[9]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[10]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[11]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[12]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[13]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[14]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[15]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[16]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[17]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[18]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[19]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[20]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[21]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[22]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[23]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[24]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[25]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[26]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[27]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[28]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[29]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[30]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "r[31]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[0]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[1]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[2]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[3]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[4]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[5]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[6]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[7]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[8]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[9]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[10]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[11]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[12]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[13]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[14]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[15]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[16]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[17]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[18]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[19]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[20]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[21]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[22]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[23]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[24]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[25]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[26]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[27]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[28]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[29]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[30]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "e[31]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[0]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[1]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[2]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[3]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[4]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[5]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[6]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[7]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[8]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[9]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[10]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[11]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[12]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[13]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[14]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[15]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[16]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[17]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[18]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[19]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[20]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[21]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[22]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[23]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[24]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[25]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[26]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[27]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[28]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[29]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[30]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "w[31]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[0]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[1]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[2]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[3]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[4]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[5]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[6]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[7]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[8]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[9]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[10]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[11]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[12]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[13]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[14]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[15]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[16]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[17]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[18]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[19]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[20]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[21]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[22]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[23]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[24]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[25]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[26]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[27]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[28]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[29]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[30]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "q[31]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[0]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[1]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[2]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[3]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[4]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[5]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[6]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[7]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[8]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[9]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[10]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[11]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[12]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[13]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[14]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[15]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[16]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[17]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[18]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[19]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[20]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[21]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[22]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[23]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[24]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[25]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[26]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[27]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[28]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[29]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[30]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "NS[31]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "wren_b" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "wren_a" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "address_b[0]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "address_b[1]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "address_b[2]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "address_b[3]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "address_b[4]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "address_b[5]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "address_a[0]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "address_a[1]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "address_a[2]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "address_a[3]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "address_a[4]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (10041): Inferred latch for "address_a[5]" at top.v(60) File: D:/intelFPGA_lite/top/top.v Line: 60
Info (12128): Elaborating entity "mat_mult" for hierarchy "mat_mult:u1" File: D:/intelFPGA_lite/top/top.v Line: 34
Info (12128): Elaborating entity "mult" for hierarchy "mat_mult:u1|mult:u2" File: D:/intelFPGA_lite/top/top.v Line: 22
Info (12128): Elaborating entity "add" for hierarchy "mat_mult:u1|add:u3" File: D:/intelFPGA_lite/top/top.v Line: 23
Info (12128): Elaborating entity "ram" for hierarchy "ram:uut" File: D:/intelFPGA_lite/top/top.v Line: 45
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:uut|altsyncram:altsyncram_component" File: D:/intelFPGA_lite/top/ram.v Line: 98
Info (12130): Elaborated megafunction instantiation "ram:uut|altsyncram:altsyncram_component" File: D:/intelFPGA_lite/top/ram.v Line: 98
Info (12133): Instantiated megafunction "ram:uut|altsyncram:altsyncram_component" with the following parameter: File: D:/intelFPGA_lite/top/ram.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "top.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d1i2.tdf
    Info (12023): Found entity 1: altsyncram_d1i2 File: D:/intelFPGA_lite/top/db/altsyncram_d1i2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_d1i2" for hierarchy "ram:uut|altsyncram:altsyncram_component|altsyncram_d1i2:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mat_mult:u1|mult:u2|Mult3" File: D:/intelFPGA_lite/top/top.v Line: 9
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mat_mult:u1|mult:u2|Mult2" File: D:/intelFPGA_lite/top/top.v Line: 8
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mat_mult:u1|mult:u2|Mult1" File: D:/intelFPGA_lite/top/top.v Line: 7
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mat_mult:u1|mult:u2|Mult0" File: D:/intelFPGA_lite/top/top.v Line: 6
Info (12130): Elaborated megafunction instantiation "mat_mult:u1|mult:u2|lpm_mult:Mult3" File: D:/intelFPGA_lite/top/top.v Line: 9
Info (12133): Instantiated megafunction "mat_mult:u1|mult:u2|lpm_mult:Mult3" with the following parameter: File: D:/intelFPGA_lite/top/top.v Line: 9
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: D:/intelFPGA_lite/top/db/mult_7dt.tdf Line: 31
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "mat_mult:u1|mult:u2|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: D:/intelFPGA_lite/top/db/mult_7dt.tdf Line: 67
        Warning (14320): Synthesized away node "mat_mult:u1|mult:u2|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: D:/intelFPGA_lite/top/db/mult_7dt.tdf Line: 91
        Warning (14320): Synthesized away node "mat_mult:u1|mult:u2|lpm_mult:Mult1|mult_7dt:auto_generated|mac_mult7" File: D:/intelFPGA_lite/top/db/mult_7dt.tdf Line: 67
        Warning (14320): Synthesized away node "mat_mult:u1|mult:u2|lpm_mult:Mult1|mult_7dt:auto_generated|mac_out8" File: D:/intelFPGA_lite/top/db/mult_7dt.tdf Line: 91
        Warning (14320): Synthesized away node "mat_mult:u1|mult:u2|lpm_mult:Mult2|mult_7dt:auto_generated|mac_mult7" File: D:/intelFPGA_lite/top/db/mult_7dt.tdf Line: 67
        Warning (14320): Synthesized away node "mat_mult:u1|mult:u2|lpm_mult:Mult2|mult_7dt:auto_generated|mac_out8" File: D:/intelFPGA_lite/top/db/mult_7dt.tdf Line: 91
        Warning (14320): Synthesized away node "mat_mult:u1|mult:u2|lpm_mult:Mult3|mult_7dt:auto_generated|mac_mult7" File: D:/intelFPGA_lite/top/db/mult_7dt.tdf Line: 67
        Warning (14320): Synthesized away node "mat_mult:u1|mult:u2|lpm_mult:Mult3|mult_7dt:auto_generated|mac_out8" File: D:/intelFPGA_lite/top/db/mult_7dt.tdf Line: 91
Info (13014): Ignored 336 buffer(s)
    Info (13019): Ignored 336 SOFT buffer(s)
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "wren_b" merged with LATCH primitive "wren_a" File: D:/intelFPGA_lite/top/top.v Line: 38
    Info (13026): Duplicate LATCH primitive "address_b[1]" merged with LATCH primitive "address_a[1]" File: D:/intelFPGA_lite/top/top.v Line: 60
    Info (13026): Duplicate LATCH primitive "address_b[3]" merged with LATCH primitive "address_a[3]" File: D:/intelFPGA_lite/top/top.v Line: 60
    Info (13026): Duplicate LATCH primitive "address_b[4]" merged with LATCH primitive "address_a[4]" File: D:/intelFPGA_lite/top/top.v Line: 60
    Info (13026): Duplicate LATCH primitive "address_b[5]" merged with LATCH primitive "address_a[5]" File: D:/intelFPGA_lite/top/top.v Line: 60
Warning (13012): Latch wren_a has unsafe behavior File: D:/intelFPGA_lite/top/top.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal S[4] File: D:/intelFPGA_lite/top/top.v Line: 50
Warning (13012): Latch address_a[0] has unsafe behavior File: D:/intelFPGA_lite/top/top.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal S[1] File: D:/intelFPGA_lite/top/top.v Line: 50
Warning (13012): Latch address_a[1] has unsafe behavior File: D:/intelFPGA_lite/top/top.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal S[4] File: D:/intelFPGA_lite/top/top.v Line: 50
Warning (13012): Latch address_a[2] has unsafe behavior File: D:/intelFPGA_lite/top/top.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal S[4] File: D:/intelFPGA_lite/top/top.v Line: 50
Warning (13012): Latch address_a[3] has unsafe behavior File: D:/intelFPGA_lite/top/top.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal S[4] File: D:/intelFPGA_lite/top/top.v Line: 50
Warning (13012): Latch address_a[4] has unsafe behavior File: D:/intelFPGA_lite/top/top.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal S[1] File: D:/intelFPGA_lite/top/top.v Line: 50
Warning (13012): Latch address_a[5] has unsafe behavior File: D:/intelFPGA_lite/top/top.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal S[0] File: D:/intelFPGA_lite/top/top.v Line: 50
Warning (13012): Latch address_b[0] has unsafe behavior File: D:/intelFPGA_lite/top/top.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal S[1] File: D:/intelFPGA_lite/top/top.v Line: 50
Warning (13012): Latch address_b[2] has unsafe behavior File: D:/intelFPGA_lite/top/top.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal S[4] File: D:/intelFPGA_lite/top/top.v Line: 50
Warning (13012): Latch NS[5] has unsafe behavior File: D:/intelFPGA_lite/top/top.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal S[5] File: D:/intelFPGA_lite/top/top.v Line: 50
Warning (13012): Latch NS[0] has unsafe behavior File: D:/intelFPGA_lite/top/top.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal S[0] File: D:/intelFPGA_lite/top/top.v Line: 50
Warning (13012): Latch NS[3] has unsafe behavior File: D:/intelFPGA_lite/top/top.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal S[4] File: D:/intelFPGA_lite/top/top.v Line: 50
Warning (13012): Latch NS[2] has unsafe behavior File: D:/intelFPGA_lite/top/top.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal S[4] File: D:/intelFPGA_lite/top/top.v Line: 50
Warning (13012): Latch NS[4] has unsafe behavior File: D:/intelFPGA_lite/top/top.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal S[4] File: D:/intelFPGA_lite/top/top.v Line: 50
Warning (13012): Latch NS[1] has unsafe behavior File: D:/intelFPGA_lite/top/top.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal S[4] File: D:/intelFPGA_lite/top/top.v Line: 50
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 788 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 666 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21062): Implemented 24 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 180 warnings
    Info: Peak virtual memory: 4800 megabytes
    Info: Processing ended: Tue Apr 14 02:56:05 2020
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:28


