<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Xiangdong Jia - Analog Layout Design Manager</title>

  <!-- SEO Meta -->
  <meta name="description" content="Xiangdong Jia - Analog Layout Design Engineering Manager, specializing in advanced analog custom layout design, publications, and blog.">
  <meta name="keywords" content="Xiangdong Jia, Analog Layout, Engineering Manager, IC Design, VLSI, Publications, Blog">

  <!-- Open Graph -->
  <meta property="og:title" content="Xiangdong Jia - Analog Layout Design Manager">
  <meta property="og:description" content="Specializing in advanced analog custom layout design and methodology.">
  <meta property="og:url" content="https://jxd1207.github.io/">
  <meta property="og:type" content="website">
  <meta property="og:image" content="https://jxd1207.github.io/profile.jpg">

  <!-- Font & Icons -->
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.0/css/all.min.css">

  <style>
    body {font-family: Arial, sans-serif;margin:0;padding:0;background:#f8f9fa;color:#333;line-height:1.6;}
    header {background:#fff;padding:1rem 2rem;box-shadow:0 2px 5px rgba(0,0,0,0.1);}
    header h1 {margin:0;font-size:1.8rem;}
    header p {margin:0;color:#666;font-size:1rem;}
    nav {margin-top:0.5rem;}
    nav a {margin-right:1rem;color:#0077b6;text-decoration:none;font-weight:bold;}
    nav a:hover {text-decoration:underline;}
    main {max-width:900px;margin:2rem auto;padding:0 1rem;}
    section {margin-bottom:3rem;}
    h2 {color:#023e8a;border-bottom:2px solid #0077b6;padding-bottom:0.3rem;}
    .experience,.education,.publications,.blog,.contact {background:#fff;padding:1.5rem;border-radius:10px;box-shadow:0 2px 5px rgba(0,0,0,0.1);}
    .experience h3,.education h3 {margin-top:0;color:#03045e;}
    .job {margin-bottom:1.5rem;}
    .job h3 {margin:0;}
    .job p {margin:0.3rem 0;}
    .contact a {margin-right:0.8rem;font-size:1.4rem;color:#0077b6;}
    .contact a:hover {color:#03045e;}
    footer {text-align:center;padding:1.5rem;background:#fff;border-top:1px solid #ddd;margin-top:3rem;}
    #backToTop {position:fixed;bottom:30px;right:30px;display:none;background:#0077b6;color:#fff;border:none;border-radius:50%;width:45px;height:45px;cursor:pointer;box-shadow:0 3px 6px rgba(0,0,0,0.2);font-size:18px;}
    #backToTop:hover {background:#03045e;}
    @media (max-width:600px){nav a{display:block;margin:0.3rem 0;}}
  </style>
</head>
<body>
  <header>
    <h1>Xiangdong Jia</h1>
    <p>Analog Layout</p>
    <nav>
      <a href="#experience">Experience</a>
      <a href="#education">Education</a>
      <a href="#publications">Publications</a>
      <a href="#blog">Blog</a>
      <a href="#contact">Contact</a>
    </nav>
  </header>

  <main>
    <!-- Experience -->
    <section id="experience" class="experience">
      <h2>Experience</h2>

      <div class="job">
        <h3>Design Engineering Manager</h3>
        <p><strong>Cadence Design Systems</strong> · Sep 2023 – Present · Toronto, Canada</p>
        <p>Collaborating across multiple groups, leading ongoing analog layout design in the industry’s most advanced technology nodes.</p>
      </div>

      <div class="job">
        <h3>Physical Design Manager</h3>
        <p><strong>Rambus</strong> · Jul 2021 – Sep 2023 · Toronto, Canada</p>
        <p>Managed the SerDes Layout Team of 7 engineers. Led the successful tapeout of the PCIe6 project under strict technical constraints. Rambus was acquired by Cadence in Q3 2023.</p>
      </div>

      <div class="job">
        <h3>Physical Design Manager</h3>
        <p><strong>AnalogX</strong> · Jun 2020 – Jul 2021 · Toronto, Canada</p>
        <p>Oversaw analog layout design activities. Company was acquired by Rambus in 2021.</p>
      </div>

      <div class="job">
        <h3>Physical Design Engineer</h3>
        <p><strong>AnalogX</strong> · May 2018 – Jun 2020 · Toronto, Canada</p>
        <p>Specialized in SerDes layout design in 5nm, 7nm, and 22nm technologies.</p>
      </div>

      <div class="job">
        <h3>Research Assistant</h3>
        <p><strong>Concordia University</strong> · Jun 2017 – May 2018 · Montreal, Canada</p>
        <p>Conducted research on transimpedance amplifier (TIA) and latch design for optical receivers. Participated in chip verification and tapeout with TSMC 65nm.</p>
      </div>

      <div class="job">
        <h3>Graduate Research Assistant</h3>
        <p><strong>Concordia University</strong> · Jan 2015 – May 2017 · Montreal, Canada</p>
        <p>Worked on on-chip wireline transceiver design using TSMC 65nm and IBM 130nm technology. Successfully taped out designs in 65nm.</p>
      </div>
    </section>

    <!-- Education -->
    <section id="education" class="education">
      <h2>Education</h2>
      <div class="job">
        <h3>Master’s Degree, Electrical and Electronics Engineering</h3>
        <p><strong>Concordia University</strong> · 2015 – 2017</p>
        <p>Field of interest: Analog and Mixed-Signal Circuits and Systems, Communications Circuits and Systems.<br>
        Thesis: “A High-speed and Low Power Electrical Link Transceiver”.</p>
      </div>

      <div class="job">
        <h3>Bachelor’s Degree, Electrical and Electronics Engineering</h3>
        <p><strong>Dalian Neusoft University of Information</strong> · 2010 – 2014</p>
      </div>

      <div class="job">
        <h3>Exchange Student, Electrical and Electronics Engineering</h3>
        <p><strong>Tatung University</strong> · 2012 – 2013</p>
      </div>
    </section>

    <!-- Publications -->
    <section id="publications" class="publications">
      <h2>Publications</h2>
      <ul>
        <li><strong>A Power-Proportional, Dual-Bandwidth, and Constant-Delay Receiver Front-End for Energy-Efficient Dual-Rate Optical Links</strong>, IEEE Transactions on VLSI Systems, Jan 2023.</li>
        <li><strong>Reconfiguration in Source-Synchronous Receivers for Short-Reach Parallel Optical Links</strong>, IEEE Transactions on VLSI Systems, Jul 2019.</li>
        <li><strong>A High-speed and Low Power Electrical Link Transceiver</strong>, Master Thesis, Mar 2017.</li>
        <li><strong>An 8-Gb/s 0.256-pJ/b Transceiver for 5-mm on-Chip Interconnects in 130-nm CMOS</strong>, IEEE ISCAS, 2017.</li>
      </ul>
    </section>

    <!-- Blog -->
    <section id="blog" class="blog">
      <h2>Blog</h2>
      <p><a href="#">Analog Layout vs Digital Layout: Key Differences</a></p>
    </section>

    <!-- Contact -->
    <section id="contact" class="contact">
      <h2>Contact</h2>
      <p>
        <a href="mailto:xd.chia@email.com" aria-label="Email"><i class="fas fa-envelope"></i></a>
        <a href="https://www.linkedin.com/in/xiangdong-jia-84973a85/" target="_blank" aria-label="LinkedIn"><i class="fab fa-linkedin"></i></a>
        <a href="https://github.com/jxd1207" target="_blank" aria-label="GitHub"><i class="fab fa-github"></i></a>
      </p>
    </section>
  </main>

  <footer>
    <p>&copy; <span id="year"></span> Xiangdong Jia. All rights reserved.</p>
  </footer>

  <button id="backToTop" aria-label="Back to Top"><i class="fas fa-arrow-up"></i></button>

  <script>
    document.getElementById('year').textContent = new Date().getFullYear();
    const backToTop = document.getElementById('backToTop');
    window.addEventListener('scroll', () => {
      backToTop.style.display = window.scrollY > 200 ? "block" : "none";
    });
    backToTop.addEventListener('click', () => {
      window.scrollTo({ top: 0, behavior: 'smooth' });
    });
  </script>
</body>
</html>
