#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov  6 11:13:06 2019
# Process ID: 13504
# Current directory: C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/synth_1
# Command line: vivado.exe -log ScopeDesign_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ScopeDesign_wrapper.tcl
# Log file: C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/synth_1/ScopeDesign_wrapper.vds
# Journal file: C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ScopeDesign_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 293.918 ; gain = 0.000
Command: synth_design -top ScopeDesign_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2124 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 685.984 ; gain = 177.688
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ScopeDesign_wrapper' [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/hdl/ScopeDesign_wrapper.vhd:35]
INFO: [Synth 8-3491] module 'ScopeDesign' declared at 'C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/synth/ScopeDesign.vhd:14' bound to instance 'ScopeDesign_i' of component 'ScopeDesign' [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/hdl/ScopeDesign_wrapper.vhd:57]
INFO: [Synth 8-638] synthesizing module 'ScopeDesign' [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/synth/ScopeDesign.vhd:39]
INFO: [Synth 8-3491] module 'ScopeDesign_ADC_interface_0_0' declared at 'C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/synth_1/.Xil/Vivado-13504-Sebastian-uni/realtime/ScopeDesign_ADC_interface_0_0_stub.vhdl:5' bound to instance 'ADC_interface_0' of component 'ScopeDesign_ADC_interface_0_0' [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/synth/ScopeDesign.vhd:210]
INFO: [Synth 8-638] synthesizing module 'ScopeDesign_ADC_interface_0_0' [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/synth_1/.Xil/Vivado-13504-Sebastian-uni/realtime/ScopeDesign_ADC_interface_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'ScopeDesign_MuxDisplay_0_1' declared at 'C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/synth_1/.Xil/Vivado-13504-Sebastian-uni/realtime/ScopeDesign_MuxDisplay_0_1_stub.vhdl:5' bound to instance 'MuxDisplay_0' of component 'ScopeDesign_MuxDisplay_0_1' [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/synth/ScopeDesign.vhd:222]
INFO: [Synth 8-638] synthesizing module 'ScopeDesign_MuxDisplay_0_1' [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/synth_1/.Xil/Vivado-13504-Sebastian-uni/realtime/ScopeDesign_MuxDisplay_0_1_stub.vhdl:20]
INFO: [Synth 8-3491] module 'ScopeDesign_OffsetGain_ZoomPan_0_0' declared at 'C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/synth_1/.Xil/Vivado-13504-Sebastian-uni/realtime/ScopeDesign_OffsetGain_ZoomPan_0_0_stub.vhdl:5' bound to instance 'OffsetGain_ZoomPan_0' of component 'ScopeDesign_OffsetGain_ZoomPan_0_0' [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/synth/ScopeDesign.vhd:234]
INFO: [Synth 8-638] synthesizing module 'ScopeDesign_OffsetGain_ZoomPan_0_0' [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/synth_1/.Xil/Vivado-13504-Sebastian-uni/realtime/ScopeDesign_OffsetGain_ZoomPan_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'ScopeDesign_RotaryModule_0_0' declared at 'C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/synth_1/.Xil/Vivado-13504-Sebastian-uni/realtime/ScopeDesign_RotaryModule_0_0_stub.vhdl:5' bound to instance 'RotaryModule_0' of component 'ScopeDesign_RotaryModule_0_0' [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/synth/ScopeDesign.vhd:246]
INFO: [Synth 8-638] synthesizing module 'ScopeDesign_RotaryModule_0_0' [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/synth_1/.Xil/Vivado-13504-Sebastian-uni/realtime/ScopeDesign_RotaryModule_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'ScopeDesign_VGA_Core2_0_0' declared at 'C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/synth_1/.Xil/Vivado-13504-Sebastian-uni/realtime/ScopeDesign_VGA_Core2_0_0_stub.vhdl:5' bound to instance 'VGA_Core2_0' of component 'ScopeDesign_VGA_Core2_0_0' [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/synth/ScopeDesign.vhd:263]
INFO: [Synth 8-638] synthesizing module 'ScopeDesign_VGA_Core2_0_0' [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/synth_1/.Xil/Vivado-13504-Sebastian-uni/realtime/ScopeDesign_VGA_Core2_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'ScopeDesign_VGA_Driver_0_0' declared at 'C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/synth_1/.Xil/Vivado-13504-Sebastian-uni/realtime/ScopeDesign_VGA_Driver_0_0_stub.vhdl:5' bound to instance 'VGA_Driver_0' of component 'ScopeDesign_VGA_Driver_0_0' [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/synth/ScopeDesign.vhd:273]
INFO: [Synth 8-638] synthesizing module 'ScopeDesign_VGA_Driver_0_0' [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/synth_1/.Xil/Vivado-13504-Sebastian-uni/realtime/ScopeDesign_VGA_Driver_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'ScopeDesign_VGA_Top_0_0' declared at 'C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/synth_1/.Xil/Vivado-13504-Sebastian-uni/realtime/ScopeDesign_VGA_Top_0_0_stub.vhdl:5' bound to instance 'VGA_Top_0' of component 'ScopeDesign_VGA_Top_0_0' [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/synth/ScopeDesign.vhd:286]
INFO: [Synth 8-638] synthesizing module 'ScopeDesign_VGA_Top_0_0' [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/synth_1/.Xil/Vivado-13504-Sebastian-uni/realtime/ScopeDesign_VGA_Top_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'ScopeDesign_blk_mem_gen_0_0' declared at 'C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/synth_1/.Xil/Vivado-13504-Sebastian-uni/realtime/ScopeDesign_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'ScopeDesign_blk_mem_gen_0_0' [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/synth/ScopeDesign.vhd:294]
INFO: [Synth 8-638] synthesizing module 'ScopeDesign_blk_mem_gen_0_0' [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/synth_1/.Xil/Vivado-13504-Sebastian-uni/realtime/ScopeDesign_blk_mem_gen_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'ScopeDesign_xlconstant_0_2' declared at 'c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_xlconstant_0_2/synth/ScopeDesign_xlconstant_0_2.v:57' bound to instance 'xlconstant_0' of component 'ScopeDesign_xlconstant_0_2' [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/synth/ScopeDesign.vhd:304]
INFO: [Synth 8-6157] synthesizing module 'ScopeDesign_xlconstant_0_2' [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_xlconstant_0_2/synth/ScopeDesign_xlconstant_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (1#1) [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ScopeDesign_xlconstant_0_2' (2#1) [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_xlconstant_0_2/synth/ScopeDesign_xlconstant_0_2.v:57]
INFO: [Synth 8-3491] module 'ScopeDesign_xlconstant_1_0' declared at 'c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_xlconstant_1_0/synth/ScopeDesign_xlconstant_1_0.v:57' bound to instance 'xlconstant_1' of component 'ScopeDesign_xlconstant_1_0' [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/synth/ScopeDesign.vhd:308]
INFO: [Synth 8-6157] synthesizing module 'ScopeDesign_xlconstant_1_0' [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_xlconstant_1_0/synth/ScopeDesign_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' (2#1) [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ScopeDesign_xlconstant_1_0' (3#1) [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_xlconstant_1_0/synth/ScopeDesign_xlconstant_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'ScopeDesign' (4#1) [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/synth/ScopeDesign.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ScopeDesign_wrapper' (5#1) [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/hdl/ScopeDesign_wrapper.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 752.266 ; gain = 243.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 752.266 ; gain = 243.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 752.266 ; gain = 243.969
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_blk_mem_gen_0_0/ScopeDesign_blk_mem_gen_0_0/ScopeDesign_blk_mem_gen_0_0_in_context.xdc] for cell 'ScopeDesign_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_blk_mem_gen_0_0/ScopeDesign_blk_mem_gen_0_0/ScopeDesign_blk_mem_gen_0_0_in_context.xdc] for cell 'ScopeDesign_i/blk_mem_gen_0'
Parsing XDC File [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_OffsetGain_ZoomPan_0_0/ScopeDesign_OffsetGain_ZoomPan_0_0/ScopeDesign_OffsetGain_ZoomPan_0_0_in_context.xdc] for cell 'ScopeDesign_i/OffsetGain_ZoomPan_0'
Finished Parsing XDC File [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_OffsetGain_ZoomPan_0_0/ScopeDesign_OffsetGain_ZoomPan_0_0/ScopeDesign_OffsetGain_ZoomPan_0_0_in_context.xdc] for cell 'ScopeDesign_i/OffsetGain_ZoomPan_0'
Parsing XDC File [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_RotaryModule_0_0/ScopeDesign_RotaryModule_0_0/ScopeDesign_RotaryModule_0_0_in_context.xdc] for cell 'ScopeDesign_i/RotaryModule_0'
Finished Parsing XDC File [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_RotaryModule_0_0/ScopeDesign_RotaryModule_0_0/ScopeDesign_RotaryModule_0_0_in_context.xdc] for cell 'ScopeDesign_i/RotaryModule_0'
Parsing XDC File [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_VGA_Core2_0_0/ScopeDesign_VGA_Core2_0_0/ScopeDesign_VGA_Core2_0_0_in_context.xdc] for cell 'ScopeDesign_i/VGA_Core2_0'
Finished Parsing XDC File [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_VGA_Core2_0_0/ScopeDesign_VGA_Core2_0_0/ScopeDesign_VGA_Core2_0_0_in_context.xdc] for cell 'ScopeDesign_i/VGA_Core2_0'
Parsing XDC File [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_VGA_Driver_0_0/ScopeDesign_VGA_Driver_0_0/ScopeDesign_VGA_Driver_0_0_in_context.xdc] for cell 'ScopeDesign_i/VGA_Driver_0'
Finished Parsing XDC File [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_VGA_Driver_0_0/ScopeDesign_VGA_Driver_0_0/ScopeDesign_VGA_Driver_0_0_in_context.xdc] for cell 'ScopeDesign_i/VGA_Driver_0'
Parsing XDC File [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_VGA_Top_0_0/ScopeDesign_VGA_Top_0_0/ScopeDesign_VGA_Top_0_0_in_context.xdc] for cell 'ScopeDesign_i/VGA_Top_0'
Finished Parsing XDC File [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_VGA_Top_0_0/ScopeDesign_VGA_Top_0_0/ScopeDesign_VGA_Top_0_0_in_context.xdc] for cell 'ScopeDesign_i/VGA_Top_0'
Parsing XDC File [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_MuxDisplay_0_1/ScopeDesign_MuxDisplay_0_1/ScopeDesign_MuxDisplay_0_1_in_context.xdc] for cell 'ScopeDesign_i/MuxDisplay_0'
Finished Parsing XDC File [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_MuxDisplay_0_1/ScopeDesign_MuxDisplay_0_1/ScopeDesign_MuxDisplay_0_1_in_context.xdc] for cell 'ScopeDesign_i/MuxDisplay_0'
Parsing XDC File [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_ADC_interface_0_0/ScopeDesign_ADC_interface_0_0/ScopeDesign_ADC_interface_0_0_in_context.xdc] for cell 'ScopeDesign_i/ADC_interface_0'
Finished Parsing XDC File [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_ADC_interface_0_0/ScopeDesign_ADC_interface_0_0/ScopeDesign_ADC_interface_0_0_in_context.xdc] for cell 'ScopeDesign_i/ADC_interface_0'
Parsing XDC File [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:85]
CRITICAL WARNING: [Common 17-161] Invalid option value '#Sch' specified for 'objects'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:86]
CRITICAL WARNING: [Common 17-161] Invalid option value '#Sch' specified for 'objects'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:87]
CRITICAL WARNING: [Common 17-161] Invalid option value '#Sch' specified for 'objects'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:88]
CRITICAL WARNING: [Common 17-161] Invalid option value '#Sch' specified for 'objects'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:89]
CRITICAL WARNING: [Common 17-161] Invalid option value '#Sch' specified for 'objects'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:90]
CRITICAL WARNING: [Common 17-161] Invalid option value '#Sch' specified for 'objects'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:91]
CRITICAL WARNING: [Common 17-161] Invalid option value '#Sch' specified for 'objects'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:92]
CRITICAL WARNING: [Common 17-161] Invalid option value '#Sch' specified for 'objects'. [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:92]
Finished Parsing XDC File [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ScopeDesign_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ScopeDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ScopeDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 816.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 816.980 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ScopeDesign_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 824.570 ; gain = 316.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 824.570 ; gain = 316.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ScopeDesign_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ScopeDesign_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ScopeDesign_i/OffsetGain_ZoomPan_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ScopeDesign_i/RotaryModule_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ScopeDesign_i/VGA_Core2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ScopeDesign_i/VGA_Driver_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ScopeDesign_i/VGA_Top_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ScopeDesign_i/MuxDisplay_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ScopeDesign_i/ADC_interface_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ScopeDesign_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ScopeDesign_i/xlconstant_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 824.570 ; gain = 316.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 824.570 ; gain = 316.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 824.570 ; gain = 316.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 830.094 ; gain = 321.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 830.094 ; gain = 321.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 839.715 ; gain = 331.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 855.512 ; gain = 347.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 855.512 ; gain = 347.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 855.512 ; gain = 347.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 855.512 ; gain = 347.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 855.512 ; gain = 347.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 855.512 ; gain = 347.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |ScopeDesign_ADC_interface_0_0      |         1|
|2     |ScopeDesign_MuxDisplay_0_1         |         1|
|3     |ScopeDesign_OffsetGain_ZoomPan_0_0 |         1|
|4     |ScopeDesign_RotaryModule_0_0       |         1|
|5     |ScopeDesign_VGA_Core2_0_0          |         1|
|6     |ScopeDesign_VGA_Driver_0_0         |         1|
|7     |ScopeDesign_VGA_Top_0_0            |         1|
|8     |ScopeDesign_blk_mem_gen_0_0        |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------+------+
|      |Cell                                      |Count |
+------+------------------------------------------+------+
|1     |ScopeDesign_ADC_interface_0_0_bbox_0      |     1|
|2     |ScopeDesign_MuxDisplay_0_1_bbox_1         |     1|
|3     |ScopeDesign_OffsetGain_ZoomPan_0_0_bbox_2 |     1|
|4     |ScopeDesign_RotaryModule_0_0_bbox_3       |     1|
|5     |ScopeDesign_VGA_Core2_0_0_bbox_4          |     1|
|6     |ScopeDesign_VGA_Driver_0_0_bbox_5         |     1|
|7     |ScopeDesign_VGA_Top_0_0_bbox_6            |     1|
|8     |ScopeDesign_blk_mem_gen_0_0_bbox_7        |     1|
|9     |IBUF                                      |    16|
|10    |OBUF                                      |    32|
+------+------------------------------------------+------+

Report Instance Areas: 
+------+-----------------+---------------------------+------+
|      |Instance         |Module                     |Cells |
+------+-----------------+---------------------------+------+
|1     |top              |                           |   280|
|2     |  ScopeDesign_i  |ScopeDesign                |   232|
|3     |    xlconstant_0 |ScopeDesign_xlconstant_0_2 |     0|
|4     |    xlconstant_1 |ScopeDesign_xlconstant_1_0 |     0|
+------+-----------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 855.512 ; gain = 347.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 855.512 ; gain = 274.910
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 855.512 ; gain = 347.215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 872.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 34 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 872.820 ; gain = 578.902
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 872.820 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/synth_1/ScopeDesign_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ScopeDesign_wrapper_utilization_synth.rpt -pb ScopeDesign_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 11:14:06 2019...
