
*** Running vivado
    with args -log pid_vco_bypass_pid_only_wrapper_xlconstant_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pid_vco_bypass_pid_only_wrapper_xlconstant_1_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source pid_vco_bypass_pid_only_wrapper_xlconstant_1_0.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 1112.266 ; gain = 181.086 ; free physical = 669 ; free virtual = 10447
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_xlconstant_1_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ip/pid_vco_bypass_pid_only_wrapper_xlconstant_1_0/sim/pid_vco_bypass_pid_only_wrapper_xlconstant_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (1#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_xlconstant_1_0' (2#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ip/pid_vco_bypass_pid_only_wrapper_xlconstant_1_0/sim/pid_vco_bypass_pid_only_wrapper_xlconstant_1_0.v:56]
Finished RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 1153.734 ; gain = 222.555 ; free physical = 627 ; free virtual = 10405
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 1153.734 ; gain = 222.555 ; free physical = 627 ; free virtual = 10405
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1391.898 ; gain = 1.000 ; free physical = 329 ; free virtual = 10109
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:23 . Memory (MB): peak = 1391.898 ; gain = 460.719 ; free physical = 213 ; free virtual = 9992
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:01:23 . Memory (MB): peak = 1391.898 ; gain = 460.719 ; free physical = 213 ; free virtual = 9992
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:23 . Memory (MB): peak = 1391.898 ; gain = 460.719 ; free physical = 213 ; free virtual = 9992
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:23 . Memory (MB): peak = 1391.898 ; gain = 460.719 ; free physical = 213 ; free virtual = 9992
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:24 . Memory (MB): peak = 1391.898 ; gain = 460.719 ; free physical = 213 ; free virtual = 9992
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:02:04 . Memory (MB): peak = 1435.898 ; gain = 504.719 ; free physical = 1033 ; free virtual = 10711
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:02:04 . Memory (MB): peak = 1435.898 ; gain = 504.719 ; free physical = 1033 ; free virtual = 10711
Finished Technology Mapping : Time (s): cpu = 00:01:36 ; elapsed = 00:02:04 . Memory (MB): peak = 1444.914 ; gain = 513.734 ; free physical = 1024 ; free virtual = 10703
Finished IO Insertion : Time (s): cpu = 00:01:38 ; elapsed = 00:02:06 . Memory (MB): peak = 1444.914 ; gain = 513.734 ; free physical = 971 ; free virtual = 10650
Finished Renaming Generated Instances : Time (s): cpu = 00:01:38 ; elapsed = 00:02:06 . Memory (MB): peak = 1444.914 ; gain = 513.734 ; free physical = 971 ; free virtual = 10650
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:38 ; elapsed = 00:02:06 . Memory (MB): peak = 1444.914 ; gain = 513.734 ; free physical = 971 ; free virtual = 10649
Finished Renaming Generated Ports : Time (s): cpu = 00:01:38 ; elapsed = 00:02:06 . Memory (MB): peak = 1444.914 ; gain = 513.734 ; free physical = 971 ; free virtual = 10649
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:02:06 . Memory (MB): peak = 1444.914 ; gain = 513.734 ; free physical = 971 ; free virtual = 10649
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:02:06 . Memory (MB): peak = 1444.914 ; gain = 513.734 ; free physical = 971 ; free virtual = 10649

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:02:06 . Memory (MB): peak = 1444.914 ; gain = 513.734 ; free physical = 971 ; free virtual = 10649
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:49 . Memory (MB): peak = 1457.914 ; gain = 426.230 ; free physical = 959 ; free virtual = 10638
