INFO: [VRFC 10-2263] Analyzing Verilog file "/home/escaper/FPGA_prj/adc_pl/22_hs_dual_ad/hs_dual_ad.srcs/sources_1/new/tb_hs_dual_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hs_dual_ad
