<?xml version="1.0" encoding="UTF-8"?>
<project name="binary_container_1">
  <platform vendor="xilinx" boardid="u50" name="gen3x16_xdma_5" featureRomTime="0">
    <version major="202210" minor="1"/>
    <description/>
    <board name="xilinx.com:au50:1.1" vendor="xilinx.com" fpga="xcu50-fsvh2104-2-e">
      <interfaces/>
      <images>
        <image name="" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="unknown"/>
    <device name="fpga0" fpgaDevice="virtexuplusHBM:xcu50:fsvh2104:-2:e" addrWidth="0">
      <core name="OCL_REGION_0" target="hw_em" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernelClocks>
          <clock port="DATA_CLK" frequency="300.000000MHz" name="kernel_clk/clk"/>
          <clock port="KERNEL_CLK" frequency="300.000000MHz" name="kernel_clk/clk"/>
        </kernelClocks>
        <kernel name="krnl_vadd" language="c" vlnv="xilinx.com:hls:krnl_vadd:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain" countedAutoRestart="0" deadlockDetection="local" mailbox="none" swReset="false">
          <module name="krnl_vadd"/>
          <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x3C" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="a" addressQualifier="1" id="0" port="M_AXI_GMEM" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="b" addressQualifier="1" id="1" port="M_AXI_GMEM" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="c" addressQualifier="1" id="2" port="M_AXI_GMEM1" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="n_elements" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x34" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="krnl_vadd_1">
            <addrRemap base="0x000000001C060000" range="0x10000" port="S_AXI_CONTROL"/>
          </instance>
          <FIFOInformation/>
        </kernel>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="slr0/interconnect_axilite_user_0_M02_AXI" dstType="kernel" dstInst="krnl_vadd_1" dstPort="S_AXI_CONTROL"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="hmss_0" dstType="kernel" dstInst="krnl_vadd_1" dstPort="M_AXI_GMEM"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="hmss_0" dstType="kernel" dstInst="krnl_vadd_1" dstPort="M_AXI_GMEM1"/>
      </core>
    </device>
  </platform>
</project>
