-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Conv2D_HW is
generic (
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of Conv2D_HW is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Conv2D_HW_Conv2D_HW,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.584000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=96,HLS_SYN_DSP=0,HLS_SYN_FF=10506,HLS_SYN_LUT=9943,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (19 downto 0) := "00000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (19 downto 0) := "00000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (19 downto 0) := "00000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (19 downto 0) := "00000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (19 downto 0) := "00000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (19 downto 0) := "00000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (19 downto 0) := "00001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (19 downto 0) := "00010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (19 downto 0) := "00100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (19 downto 0) := "01000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (19 downto 0) := "10000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal input_r : STD_LOGIC_VECTOR (63 downto 0);
    signal output_r : STD_LOGIC_VECTOR (63 downto 0);
    signal coeffs : STD_LOGIC_VECTOR (63 downto 0);
    signal biases : STD_LOGIC_VECTOR (63 downto 0);
    signal numChannels : STD_LOGIC_VECTOR (31 downto 0);
    signal numFilters : STD_LOGIC_VECTOR (31 downto 0);
    signal inputWidth : STD_LOGIC_VECTOR (31 downto 0);
    signal inputHeight : STD_LOGIC_VECTOR (31 downto 0);
    signal convWidth : STD_LOGIC_VECTOR (31 downto 0);
    signal convHeight : STD_LOGIC_VECTOR (31 downto 0);
    signal apply_relu : STD_LOGIC_VECTOR (31 downto 0);
    signal convHeight_read_reg_791 : STD_LOGIC_VECTOR (31 downto 0);
    signal convWidth_read_reg_798 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputHeight_read_reg_807 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputWidth_read_reg_813 : STD_LOGIC_VECTOR (31 downto 0);
    signal numFilters_read_reg_821 : STD_LOGIC_VECTOR (31 downto 0);
    signal numChannels_read_reg_831 : STD_LOGIC_VECTOR (31 downto 0);
    signal biases_read_reg_838 : STD_LOGIC_VECTOR (63 downto 0);
    signal coeffs_read_reg_843 : STD_LOGIC_VECTOR (63 downto 0);
    signal output_r_read_reg_848 : STD_LOGIC_VECTOR (63 downto 0);
    signal input_r_read_reg_853 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln19_fu_440_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln19_reg_906 : STD_LOGIC_VECTOR (11 downto 0);
    signal tobool_fu_444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool_reg_912 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fu_466_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln19_reg_937 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_fu_478_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln19_2_reg_944 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_fu_484_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln40_reg_970 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal sub_fu_516_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_reg_976 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal sub93_fu_521_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub93_reg_982 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln40_fu_526_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln40_reg_989 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_512_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln40_1_reg_994 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln41_fu_529_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln41_reg_999 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_494_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal mul_ln19_1_reg_1004 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_fu_506_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal mul_ln19_3_reg_1010 : STD_LOGIC_VECTOR (95 downto 0);
    signal icmp_ln52_fu_533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln52_reg_1015 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_fu_538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_reg_1021 : STD_LOGIC_VECTOR (0 downto 0);
    signal iFilterBase_2_reg_1026 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal add_ln40_fu_554_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln40_reg_1034 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln40_fu_549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_569_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln_reg_1044 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal zext_ln45_fu_577_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln45_reg_1049 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln45_1_fu_580_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln45_1_reg_1054 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal add_ln45_fu_593_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln45_reg_1062 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_599_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_3_reg_1067 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_fu_585_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln46_fu_612_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln46_reg_1072 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln107_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_reg_1081 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln47_fu_624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_1_fu_644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_1_reg_1086 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_2_fu_654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_2_reg_1091 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln66_1_fu_659_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln66_1_reg_1096 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal add_ln66_fu_669_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln66_reg_1104 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln89_fu_694_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln89_reg_1112 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal empty_80_fu_732_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_80_reg_1141 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal coeff_cache_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal coeff_cache_ce0 : STD_LOGIC;
    signal coeff_cache_we0 : STD_LOGIC;
    signal coeff_cache_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal coeff_cache_ce1 : STD_LOGIC;
    signal coeff_cache_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal coeff_cache_ce2 : STD_LOGIC;
    signal coeff_cache_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal coeff_cache_ce3 : STD_LOGIC;
    signal coeff_cache_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal coeff_cache_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal coeff_cache_1_ce0 : STD_LOGIC;
    signal coeff_cache_1_we0 : STD_LOGIC;
    signal coeff_cache_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal coeff_cache_1_ce1 : STD_LOGIC;
    signal coeff_cache_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal coeff_cache_1_ce2 : STD_LOGIC;
    signal coeff_cache_1_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal coeff_cache_1_ce3 : STD_LOGIC;
    signal coeff_cache_1_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal coeff_cache_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal coeff_cache_2_ce0 : STD_LOGIC;
    signal coeff_cache_2_we0 : STD_LOGIC;
    signal coeff_cache_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal coeff_cache_2_ce1 : STD_LOGIC;
    signal coeff_cache_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal coeff_cache_2_ce2 : STD_LOGIC;
    signal coeff_cache_2_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal coeff_cache_2_ce3 : STD_LOGIC;
    signal coeff_cache_2_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_buffer_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal row_buffer_ce0 : STD_LOGIC;
    signal row_buffer_we0 : STD_LOGIC;
    signal row_buffer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_buffer_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal row_buffer_1_ce0 : STD_LOGIC;
    signal row_buffer_1_we0 : STD_LOGIC;
    signal row_buffer_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_buffer_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal row_buffer_2_ce0 : STD_LOGIC;
    signal row_buffer_2_we0 : STD_LOGIC;
    signal row_buffer_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_start : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_done : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_idle : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_ready : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_ce0 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_we0 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_ce0 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_we0 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_ce0 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_we0 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_484_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_484_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_484_p_ce : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_512_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_512_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_512_p_ce : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1158_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1158_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1158_p_ce : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1162_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1162_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1162_p_ce : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_start : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_done : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_idle : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_ready : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_ce0 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_we0 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_ce0 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_we0 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_ce0 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_we0 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_484_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_484_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_484_p_ce : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_512_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_512_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_512_p_ce : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1158_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1158_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1158_p_ce : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1162_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1162_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1162_p_ce : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_3_fu_376_ap_start : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_3_fu_376_ap_done : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_3_fu_376_ap_idle : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_3_fu_376_ap_ready : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_3_fu_376_acc_3_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_3_fu_376_acc_3_3_out_ap_vld : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_3_fu_376_acc_2_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_3_fu_376_acc_2_3_out_ap_vld : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_3_fu_376_acc_1_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_3_fu_376_acc_1_3_out_ap_vld : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_3_fu_376_acc_0_32_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_3_fu_376_acc_0_32_out_ap_vld : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_start : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_done : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_idle : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_ready : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce0 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce1 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce2 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce3 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce0 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce1 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce2 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce3 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce0 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce1 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce2 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce3 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_ce0 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_1_ce0 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_2_ce0 : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_3_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_3_7_out_ap_vld : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_2_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_2_7_out_ap_vld : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_1_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_1_7_out_ap_vld : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_0_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_0_7_out_ap_vld : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_start : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_done : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_idle : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_ready : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_3_9_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_3_9_out_o_ap_vld : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_2_9_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_2_9_out_o_ap_vld : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_1_9_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_1_9_out_o_ap_vld : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_0_8_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_0_8_out_o_ap_vld : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_484_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_484_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_484_p_ce : STD_LOGIC;
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_512_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_512_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_512_p_ce : STD_LOGIC;
    signal gmem_AWVALID : STD_LOGIC;
    signal gmem_AWREADY : STD_LOGIC;
    signal gmem_WVALID : STD_LOGIC;
    signal gmem_WREADY : STD_LOGIC;
    signal gmem_ARVALID : STD_LOGIC;
    signal gmem_ARREADY : STD_LOGIC;
    signal gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RVALID : STD_LOGIC;
    signal gmem_RREADY : STD_LOGIC;
    signal gmem_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem_BVALID : STD_LOGIC;
    signal gmem_BREADY : STD_LOGIC;
    signal pf_reg_282 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal phi_mul_reg_293 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_reg_304 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln89_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_mul267_reg_316 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_reg_328 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_start_reg : STD_LOGIC := '0';
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln66_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Conv2D_HW_Pipeline_3_fu_376_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal acc_3_0_fu_156 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_2_0_fu_152 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_1_0_fu_148 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_0_0_fu_144 : STD_LOGIC_VECTOR (31 downto 0);
    signal iFilterBase_fu_136 : STD_LOGIC_VECTOR (31 downto 0);
    signal iFilterBase_3_fu_675_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_fu_140 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_466_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_466_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_478_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_478_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_484_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_484_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_494_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_494_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_506_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_506_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_512_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_512_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_fu_564_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_564_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln45_1_fu_608_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln46_1_fu_619_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal or_ln107_fu_629_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln107_1_fu_639_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln107_2_fu_649_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_484_ce : STD_LOGIC;
    signal grp_fu_512_ce : STD_LOGIC;
    signal grp_fu_1158_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1158_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1158_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1158_ce : STD_LOGIC;
    signal grp_fu_1162_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1162_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1162_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1162_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal grp_fu_466_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_466_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_478_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_478_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_494_p00 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_fu_494_p10 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_fu_506_p00 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_fu_506_p10 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_52_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        mul_ln40 : IN STD_LOGIC_VECTOR (31 downto 0);
        convWidth : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln50 : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln19_1 : IN STD_LOGIC_VECTOR (95 downto 0);
        mul_ln19 : IN STD_LOGIC_VECTOR (63 downto 0);
        empty : IN STD_LOGIC_VECTOR (10 downto 0);
        tmp_cast_mid136 : IN STD_LOGIC_VECTOR (31 downto 0);
        icmp_ln52_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        coeff_cache_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        coeff_cache_ce0 : OUT STD_LOGIC;
        coeff_cache_we0 : OUT STD_LOGIC;
        coeff_cache_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        coeff_cache_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        coeff_cache_1_ce0 : OUT STD_LOGIC;
        coeff_cache_1_we0 : OUT STD_LOGIC;
        coeff_cache_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        coeff_cache_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        coeff_cache_2_ce0 : OUT STD_LOGIC;
        coeff_cache_2_we0 : OUT STD_LOGIC;
        coeff_cache_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        coeffs : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_484_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_484_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_484_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_484_p_ce : OUT STD_LOGIC;
        grp_fu_512_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_512_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_512_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_512_p_ce : OUT STD_LOGIC;
        grp_fu_1158_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1158_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1158_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1158_p_ce : OUT STD_LOGIC;
        grp_fu_1162_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1162_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1162_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1162_p_ce : OUT STD_LOGIC );
    end component;


    component Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_77_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        y : IN STD_LOGIC_VECTOR (31 downto 0);
        inputWidth : IN STD_LOGIC_VECTOR (31 downto 0);
        inputHeight : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln : IN STD_LOGIC_VECTOR (11 downto 0);
        mul_ln19_3 : IN STD_LOGIC_VECTOR (95 downto 0);
        row_buffer_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        row_buffer_2_ce0 : OUT STD_LOGIC;
        row_buffer_2_we0 : OUT STD_LOGIC;
        row_buffer_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        row_buffer_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        row_buffer_1_ce0 : OUT STD_LOGIC;
        row_buffer_1_we0 : OUT STD_LOGIC;
        row_buffer_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        row_buffer_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        row_buffer_ce0 : OUT STD_LOGIC;
        row_buffer_we0 : OUT STD_LOGIC;
        row_buffer_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        mul_ln19_2 : IN STD_LOGIC_VECTOR (63 downto 0);
        icmp_ln77_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_r : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_484_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_484_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_484_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_484_p_ce : OUT STD_LOGIC;
        grp_fu_512_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_512_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_512_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_512_p_ce : OUT STD_LOGIC;
        grp_fu_1158_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1158_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1158_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1158_p_ce : OUT STD_LOGIC;
        grp_fu_1162_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1162_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1162_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1162_p_ce : OUT STD_LOGIC );
    end component;


    component Conv2D_HW_Conv2D_HW_Pipeline_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        acc_3_25 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc_2_24 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc_1_23 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc_0_21 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc_3_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc_3_3_out_ap_vld : OUT STD_LOGIC;
        acc_2_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc_2_3_out_ap_vld : OUT STD_LOGIC;
        acc_1_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc_1_3_out_ap_vld : OUT STD_LOGIC;
        acc_0_32_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc_0_32_out_ap_vld : OUT STD_LOGIC );
    end component;


    component Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        acc_3_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        acc_2_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        acc_1_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        acc_0_32_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln19_1 : IN STD_LOGIC_VECTOR (95 downto 0);
        mul_ln19 : IN STD_LOGIC_VECTOR (63 downto 0);
        trunc_ln : IN STD_LOGIC_VECTOR (11 downto 0);
        convWidth : IN STD_LOGIC_VECTOR (31 downto 0);
        icmp_ln52_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        coeff_cache_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        coeff_cache_ce0 : OUT STD_LOGIC;
        coeff_cache_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        coeff_cache_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        coeff_cache_ce1 : OUT STD_LOGIC;
        coeff_cache_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        coeff_cache_address2 : OUT STD_LOGIC_VECTOR (11 downto 0);
        coeff_cache_ce2 : OUT STD_LOGIC;
        coeff_cache_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        coeff_cache_address3 : OUT STD_LOGIC_VECTOR (11 downto 0);
        coeff_cache_ce3 : OUT STD_LOGIC;
        coeff_cache_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        coeff_cache_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        coeff_cache_1_ce0 : OUT STD_LOGIC;
        coeff_cache_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        coeff_cache_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        coeff_cache_1_ce1 : OUT STD_LOGIC;
        coeff_cache_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        coeff_cache_1_address2 : OUT STD_LOGIC_VECTOR (11 downto 0);
        coeff_cache_1_ce2 : OUT STD_LOGIC;
        coeff_cache_1_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        coeff_cache_1_address3 : OUT STD_LOGIC_VECTOR (11 downto 0);
        coeff_cache_1_ce3 : OUT STD_LOGIC;
        coeff_cache_1_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        coeff_cache_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        coeff_cache_2_ce0 : OUT STD_LOGIC;
        coeff_cache_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        coeff_cache_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        coeff_cache_2_ce1 : OUT STD_LOGIC;
        coeff_cache_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        coeff_cache_2_address2 : OUT STD_LOGIC_VECTOR (11 downto 0);
        coeff_cache_2_ce2 : OUT STD_LOGIC;
        coeff_cache_2_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        coeff_cache_2_address3 : OUT STD_LOGIC_VECTOR (11 downto 0);
        coeff_cache_2_ce3 : OUT STD_LOGIC;
        coeff_cache_2_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_cast : IN STD_LOGIC_VECTOR (11 downto 0);
        row_buffer_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        row_buffer_ce0 : OUT STD_LOGIC;
        row_buffer_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        row_buffer_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        row_buffer_1_ce0 : OUT STD_LOGIC;
        row_buffer_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        row_buffer_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        row_buffer_2_ce0 : OUT STD_LOGIC;
        row_buffer_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        icmp_ln107 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln107_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln107_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        acc_3_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc_3_7_out_ap_vld : OUT STD_LOGIC;
        acc_2_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc_2_7_out_ap_vld : OUT STD_LOGIC;
        acc_1_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc_1_7_out_ap_vld : OUT STD_LOGIC;
        acc_0_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc_0_7_out_ap_vld : OUT STD_LOGIC );
    end component;


    component Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_117_15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        acc_3_7_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        acc_2_7_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        acc_1_7_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        acc_0_7_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        iFilterBase : IN STD_LOGIC_VECTOR (31 downto 0);
        numFilters : IN STD_LOGIC_VECTOR (31 downto 0);
        biases : IN STD_LOGIC_VECTOR (63 downto 0);
        tobool : IN STD_LOGIC_VECTOR (0 downto 0);
        sub93 : IN STD_LOGIC_VECTOR (31 downto 0);
        sub : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln89 : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln127_cast : IN STD_LOGIC_VECTOR (31 downto 0);
        output_r : IN STD_LOGIC_VECTOR (63 downto 0);
        acc_3_9_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        acc_3_9_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc_3_9_out_o_ap_vld : OUT STD_LOGIC;
        acc_2_9_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        acc_2_9_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc_2_9_out_o_ap_vld : OUT STD_LOGIC;
        acc_1_9_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        acc_1_9_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc_1_9_out_o_ap_vld : OUT STD_LOGIC;
        acc_0_8_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        acc_0_8_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc_0_8_out_o_ap_vld : OUT STD_LOGIC;
        grp_fu_484_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_484_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_484_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_484_p_ce : OUT STD_LOGIC;
        grp_fu_512_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_512_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_512_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_512_p_ce : OUT STD_LOGIC );
    end component;


    component Conv2D_HW_mul_32ns_32ns_64_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component Conv2D_HW_mul_32s_32s_32_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Conv2D_HW_mul_32ns_64ns_96_5_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (95 downto 0) );
    end component;


    component Conv2D_HW_mul_30s_30s_30_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (29 downto 0);
        din1 : IN STD_LOGIC_VECTOR (29 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component Conv2D_HW_coeff_cache_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address2 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address3 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Conv2D_HW_row_buffer_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Conv2D_HW_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        input_r : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_r : OUT STD_LOGIC_VECTOR (63 downto 0);
        coeffs : OUT STD_LOGIC_VECTOR (63 downto 0);
        biases : OUT STD_LOGIC_VECTOR (63 downto 0);
        numChannels : OUT STD_LOGIC_VECTOR (31 downto 0);
        numFilters : OUT STD_LOGIC_VECTOR (31 downto 0);
        inputWidth : OUT STD_LOGIC_VECTOR (31 downto 0);
        inputHeight : OUT STD_LOGIC_VECTOR (31 downto 0);
        convWidth : OUT STD_LOGIC_VECTOR (31 downto 0);
        convHeight : OUT STD_LOGIC_VECTOR (31 downto 0);
        apply_relu : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component Conv2D_HW_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    coeff_cache_U : component Conv2D_HW_coeff_cache_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => coeff_cache_address0,
        ce0 => coeff_cache_ce0,
        we0 => coeff_cache_we0,
        d0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_d0,
        q0 => coeff_cache_q0,
        address1 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address1,
        ce1 => coeff_cache_ce1,
        q1 => coeff_cache_q1,
        address2 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address2,
        ce2 => coeff_cache_ce2,
        q2 => coeff_cache_q2,
        address3 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address3,
        ce3 => coeff_cache_ce3,
        q3 => coeff_cache_q3);

    coeff_cache_1_U : component Conv2D_HW_coeff_cache_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => coeff_cache_1_address0,
        ce0 => coeff_cache_1_ce0,
        we0 => coeff_cache_1_we0,
        d0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_d0,
        q0 => coeff_cache_1_q0,
        address1 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address1,
        ce1 => coeff_cache_1_ce1,
        q1 => coeff_cache_1_q1,
        address2 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address2,
        ce2 => coeff_cache_1_ce2,
        q2 => coeff_cache_1_q2,
        address3 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address3,
        ce3 => coeff_cache_1_ce3,
        q3 => coeff_cache_1_q3);

    coeff_cache_2_U : component Conv2D_HW_coeff_cache_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => coeff_cache_2_address0,
        ce0 => coeff_cache_2_ce0,
        we0 => coeff_cache_2_we0,
        d0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_d0,
        q0 => coeff_cache_2_q0,
        address1 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address1,
        ce1 => coeff_cache_2_ce1,
        q1 => coeff_cache_2_q1,
        address2 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address2,
        ce2 => coeff_cache_2_ce2,
        q2 => coeff_cache_2_q2,
        address3 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address3,
        ce3 => coeff_cache_2_ce3,
        q3 => coeff_cache_2_q3);

    row_buffer_U : component Conv2D_HW_row_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4064,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => row_buffer_address0,
        ce0 => row_buffer_ce0,
        we0 => row_buffer_we0,
        d0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_d0,
        q0 => row_buffer_q0);

    row_buffer_1_U : component Conv2D_HW_row_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4064,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => row_buffer_1_address0,
        ce0 => row_buffer_1_ce0,
        we0 => row_buffer_1_we0,
        d0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_d0,
        q0 => row_buffer_1_q0);

    row_buffer_2_U : component Conv2D_HW_row_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4064,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => row_buffer_2_address0,
        ce0 => row_buffer_2_ce0,
        we0 => row_buffer_2_we0,
        d0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_d0,
        q0 => row_buffer_2_q0);

    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340 : component Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_52_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_start,
        ap_done => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_done,
        ap_idle => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_idle,
        ap_ready => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_ready,
        m_axi_gmem_AWVALID => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        mul_ln40 => mul_ln40_reg_970,
        convWidth => convWidth_read_reg_798,
        zext_ln50 => add_ln46_reg_1072,
        mul_ln19_1 => mul_ln19_1_reg_1004,
        mul_ln19 => mul_ln19_reg_937,
        empty => tmp_3_reg_1067,
        tmp_cast_mid136 => add_ln46_reg_1072,
        icmp_ln52_1 => icmp_ln52_reg_1015,
        coeff_cache_address0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_address0,
        coeff_cache_ce0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_ce0,
        coeff_cache_we0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_we0,
        coeff_cache_d0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_d0,
        coeff_cache_1_address0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_address0,
        coeff_cache_1_ce0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_ce0,
        coeff_cache_1_we0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_we0,
        coeff_cache_1_d0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_d0,
        coeff_cache_2_address0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_address0,
        coeff_cache_2_ce0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_ce0,
        coeff_cache_2_we0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_we0,
        coeff_cache_2_d0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_d0,
        coeffs => coeffs_read_reg_843,
        grp_fu_484_p_din0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_484_p_din0,
        grp_fu_484_p_din1 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_484_p_din1,
        grp_fu_484_p_dout0 => grp_fu_484_p2,
        grp_fu_484_p_ce => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_484_p_ce,
        grp_fu_512_p_din0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_512_p_din0,
        grp_fu_512_p_din1 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_512_p_din1,
        grp_fu_512_p_dout0 => grp_fu_512_p2,
        grp_fu_512_p_ce => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_512_p_ce,
        grp_fu_1158_p_din0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1158_p_din0,
        grp_fu_1158_p_din1 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1158_p_din1,
        grp_fu_1158_p_dout0 => grp_fu_1158_p2,
        grp_fu_1158_p_ce => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1158_p_ce,
        grp_fu_1162_p_din0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1162_p_din0,
        grp_fu_1162_p_din1 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1162_p_din1,
        grp_fu_1162_p_dout0 => grp_fu_1162_p2,
        grp_fu_1162_p_ce => grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1162_p_ce);

    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358 : component Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_77_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_start,
        ap_done => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_done,
        ap_idle => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_idle,
        ap_ready => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_ready,
        m_axi_gmem_AWVALID => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        y => y_reg_304,
        inputWidth => inputWidth_read_reg_813,
        inputHeight => inputHeight_read_reg_807,
        trunc_ln => trunc_ln19_reg_906,
        mul_ln19_3 => mul_ln19_3_reg_1010,
        row_buffer_2_address0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_address0,
        row_buffer_2_ce0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_ce0,
        row_buffer_2_we0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_we0,
        row_buffer_2_d0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_d0,
        row_buffer_1_address0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_address0,
        row_buffer_1_ce0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_ce0,
        row_buffer_1_we0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_we0,
        row_buffer_1_d0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_d0,
        row_buffer_address0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_address0,
        row_buffer_ce0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_ce0,
        row_buffer_we0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_we0,
        row_buffer_d0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_d0,
        mul_ln19_2 => mul_ln19_2_reg_944,
        icmp_ln77_1 => icmp_ln77_reg_1021,
        input_r => input_r_read_reg_853,
        grp_fu_484_p_din0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_484_p_din0,
        grp_fu_484_p_din1 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_484_p_din1,
        grp_fu_484_p_dout0 => grp_fu_484_p2,
        grp_fu_484_p_ce => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_484_p_ce,
        grp_fu_512_p_din0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_512_p_din0,
        grp_fu_512_p_din1 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_512_p_din1,
        grp_fu_512_p_dout0 => grp_fu_512_p2,
        grp_fu_512_p_ce => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_512_p_ce,
        grp_fu_1158_p_din0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1158_p_din0,
        grp_fu_1158_p_din1 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1158_p_din1,
        grp_fu_1158_p_dout0 => grp_fu_1158_p2,
        grp_fu_1158_p_ce => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1158_p_ce,
        grp_fu_1162_p_din0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1162_p_din0,
        grp_fu_1162_p_din1 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1162_p_din1,
        grp_fu_1162_p_dout0 => grp_fu_1162_p2,
        grp_fu_1162_p_ce => grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1162_p_ce);

    grp_Conv2D_HW_Pipeline_3_fu_376 : component Conv2D_HW_Conv2D_HW_Pipeline_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Conv2D_HW_Pipeline_3_fu_376_ap_start,
        ap_done => grp_Conv2D_HW_Pipeline_3_fu_376_ap_done,
        ap_idle => grp_Conv2D_HW_Pipeline_3_fu_376_ap_idle,
        ap_ready => grp_Conv2D_HW_Pipeline_3_fu_376_ap_ready,
        acc_3_25 => acc_3_0_fu_156,
        acc_2_24 => acc_2_0_fu_152,
        acc_1_23 => acc_1_0_fu_148,
        acc_0_21 => acc_0_0_fu_144,
        acc_3_3_out => grp_Conv2D_HW_Pipeline_3_fu_376_acc_3_3_out,
        acc_3_3_out_ap_vld => grp_Conv2D_HW_Pipeline_3_fu_376_acc_3_3_out_ap_vld,
        acc_2_3_out => grp_Conv2D_HW_Pipeline_3_fu_376_acc_2_3_out,
        acc_2_3_out_ap_vld => grp_Conv2D_HW_Pipeline_3_fu_376_acc_2_3_out_ap_vld,
        acc_1_3_out => grp_Conv2D_HW_Pipeline_3_fu_376_acc_1_3_out,
        acc_1_3_out_ap_vld => grp_Conv2D_HW_Pipeline_3_fu_376_acc_1_3_out_ap_vld,
        acc_0_32_out => grp_Conv2D_HW_Pipeline_3_fu_376_acc_0_32_out,
        acc_0_32_out_ap_vld => grp_Conv2D_HW_Pipeline_3_fu_376_acc_0_32_out_ap_vld);

    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388 : component Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_start,
        ap_done => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_done,
        ap_idle => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_idle,
        ap_ready => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_ready,
        acc_3_3_reload => grp_Conv2D_HW_Pipeline_3_fu_376_acc_3_3_out,
        acc_2_3_reload => grp_Conv2D_HW_Pipeline_3_fu_376_acc_2_3_out,
        acc_1_3_reload => grp_Conv2D_HW_Pipeline_3_fu_376_acc_1_3_out,
        acc_0_32_reload => grp_Conv2D_HW_Pipeline_3_fu_376_acc_0_32_out,
        mul_ln19_1 => mul_ln19_1_reg_1004,
        mul_ln19 => mul_ln19_reg_937,
        trunc_ln => trunc_ln19_reg_906,
        convWidth => convWidth_read_reg_798,
        icmp_ln52_1 => icmp_ln52_reg_1015,
        coeff_cache_address0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address0,
        coeff_cache_ce0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce0,
        coeff_cache_q0 => coeff_cache_q0,
        coeff_cache_address1 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address1,
        coeff_cache_ce1 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce1,
        coeff_cache_q1 => coeff_cache_q1,
        coeff_cache_address2 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address2,
        coeff_cache_ce2 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce2,
        coeff_cache_q2 => coeff_cache_q2,
        coeff_cache_address3 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address3,
        coeff_cache_ce3 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce3,
        coeff_cache_q3 => coeff_cache_q3,
        coeff_cache_1_address0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address0,
        coeff_cache_1_ce0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce0,
        coeff_cache_1_q0 => coeff_cache_1_q0,
        coeff_cache_1_address1 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address1,
        coeff_cache_1_ce1 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce1,
        coeff_cache_1_q1 => coeff_cache_1_q1,
        coeff_cache_1_address2 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address2,
        coeff_cache_1_ce2 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce2,
        coeff_cache_1_q2 => coeff_cache_1_q2,
        coeff_cache_1_address3 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address3,
        coeff_cache_1_ce3 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce3,
        coeff_cache_1_q3 => coeff_cache_1_q3,
        coeff_cache_2_address0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address0,
        coeff_cache_2_ce0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce0,
        coeff_cache_2_q0 => coeff_cache_2_q0,
        coeff_cache_2_address1 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address1,
        coeff_cache_2_ce1 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce1,
        coeff_cache_2_q1 => coeff_cache_2_q1,
        coeff_cache_2_address2 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address2,
        coeff_cache_2_ce2 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce2,
        coeff_cache_2_q2 => coeff_cache_2_q2,
        coeff_cache_2_address3 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address3,
        coeff_cache_2_ce3 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce3,
        coeff_cache_2_q3 => coeff_cache_2_q3,
        x_cast => empty_80_reg_1141,
        row_buffer_address0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_address0,
        row_buffer_ce0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_ce0,
        row_buffer_q0 => row_buffer_q0,
        row_buffer_1_address0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_1_address0,
        row_buffer_1_ce0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_1_ce0,
        row_buffer_1_q0 => row_buffer_1_q0,
        row_buffer_2_address0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_2_address0,
        row_buffer_2_ce0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_2_ce0,
        row_buffer_2_q0 => row_buffer_2_q0,
        icmp_ln107 => icmp_ln107_reg_1081,
        icmp_ln107_1 => icmp_ln107_1_reg_1086,
        icmp_ln107_2 => icmp_ln107_2_reg_1091,
        acc_3_7_out => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_3_7_out,
        acc_3_7_out_ap_vld => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_3_7_out_ap_vld,
        acc_2_7_out => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_2_7_out,
        acc_2_7_out_ap_vld => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_2_7_out_ap_vld,
        acc_1_7_out => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_1_7_out,
        acc_1_7_out_ap_vld => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_1_7_out_ap_vld,
        acc_0_7_out => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_0_7_out,
        acc_0_7_out_ap_vld => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_0_7_out_ap_vld);

    grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415 : component Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_117_15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_start,
        ap_done => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_done,
        ap_idle => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_idle,
        ap_ready => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_ready,
        m_axi_gmem_AWVALID => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => gmem_WREADY,
        m_axi_gmem_WDATA => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => gmem_BVALID,
        m_axi_gmem_BREADY => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        acc_3_7_reload => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_3_7_out,
        acc_2_7_reload => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_2_7_out,
        acc_1_7_reload => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_1_7_out,
        acc_0_7_reload => grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_0_7_out,
        iFilterBase => iFilterBase_2_reg_1026,
        numFilters => numFilters_read_reg_821,
        biases => biases_read_reg_838,
        tobool => tobool_reg_912,
        sub93 => sub93_reg_982,
        sub => sub_reg_976,
        zext_ln89 => phi_mul267_reg_316,
        trunc_ln127_cast => x_reg_328,
        output_r => output_r_read_reg_848,
        acc_3_9_out_i => acc_3_0_fu_156,
        acc_3_9_out_o => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_3_9_out_o,
        acc_3_9_out_o_ap_vld => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_3_9_out_o_ap_vld,
        acc_2_9_out_i => acc_2_0_fu_152,
        acc_2_9_out_o => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_2_9_out_o,
        acc_2_9_out_o_ap_vld => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_2_9_out_o_ap_vld,
        acc_1_9_out_i => acc_1_0_fu_148,
        acc_1_9_out_o => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_1_9_out_o,
        acc_1_9_out_o_ap_vld => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_1_9_out_o_ap_vld,
        acc_0_8_out_i => acc_0_0_fu_144,
        acc_0_8_out_o => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_0_8_out_o,
        acc_0_8_out_o_ap_vld => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_0_8_out_o_ap_vld,
        grp_fu_484_p_din0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_484_p_din0,
        grp_fu_484_p_din1 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_484_p_din1,
        grp_fu_484_p_dout0 => grp_fu_484_p2,
        grp_fu_484_p_ce => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_484_p_ce,
        grp_fu_512_p_din0 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_512_p_din0,
        grp_fu_512_p_din1 => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_512_p_din1,
        grp_fu_512_p_dout0 => grp_fu_512_p2,
        grp_fu_512_p_ce => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_512_p_ce);

    control_s_axi_U : component Conv2D_HW_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        input_r => input_r,
        output_r => output_r,
        coeffs => coeffs,
        biases => biases,
        numChannels => numChannels,
        numFilters => numFilters,
        inputWidth => inputWidth,
        inputHeight => inputHeight,
        convWidth => convWidth,
        convHeight => convHeight,
        apply_relu => apply_relu,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    gmem_m_axi_U : component Conv2D_HW_gmem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem_ARVALID,
        I_ARREADY => gmem_ARREADY,
        I_ARADDR => gmem_ARADDR,
        I_ARLEN => gmem_ARLEN,
        I_RVALID => gmem_RVALID,
        I_RREADY => gmem_RREADY,
        I_RDATA => gmem_RDATA,
        I_RFIFONUM => gmem_RFIFONUM,
        I_AWVALID => gmem_AWVALID,
        I_AWREADY => gmem_AWREADY,
        I_AWADDR => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWADDR,
        I_AWLEN => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWLEN,
        I_WVALID => gmem_WVALID,
        I_WREADY => gmem_WREADY,
        I_WDATA => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WDATA,
        I_WSTRB => grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WSTRB,
        I_BVALID => gmem_BVALID,
        I_BREADY => gmem_BREADY);

    mul_32ns_32ns_64_2_1_U105 : component Conv2D_HW_mul_32ns_32ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_466_p0,
        din1 => grp_fu_466_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_466_p2);

    mul_32ns_32ns_64_2_1_U106 : component Conv2D_HW_mul_32ns_32ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_478_p0,
        din1 => grp_fu_478_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_478_p2);

    mul_32s_32s_32_2_1_U107 : component Conv2D_HW_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_484_p0,
        din1 => grp_fu_484_p1,
        ce => grp_fu_484_ce,
        dout => grp_fu_484_p2);

    mul_32ns_64ns_96_5_1_U108 : component Conv2D_HW_mul_32ns_64ns_96_5_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 64,
        dout_WIDTH => 96)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_494_p0,
        din1 => grp_fu_494_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_494_p2);

    mul_32ns_64ns_96_5_1_U109 : component Conv2D_HW_mul_32ns_64ns_96_5_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 64,
        dout_WIDTH => 96)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_506_p0,
        din1 => grp_fu_506_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_506_p2);

    mul_32s_32s_32_2_1_U110 : component Conv2D_HW_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_512_p0,
        din1 => grp_fu_512_p1,
        ce => grp_fu_512_ce,
        dout => grp_fu_512_p2);

    mul_30s_30s_30_2_1_U111 : component Conv2D_HW_mul_30s_30s_30_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => trunc_ln41_reg_999,
        din1 => grp_fu_564_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_564_p2);

    mul_32s_32s_32_2_1_U112 : component Conv2D_HW_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1158_p0,
        din1 => grp_fu_1158_p1,
        ce => grp_fu_1158_ce,
        dout => grp_fu_1158_p2);

    mul_32s_32s_32_2_1_U113 : component Conv2D_HW_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1162_p0,
        din1 => grp_fu_1162_p1,
        ce => grp_fu_1162_ce,
        dout => grp_fu_1162_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Conv2D_HW_Pipeline_3_fu_376_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Conv2D_HW_Pipeline_3_fu_376_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln89_fu_689_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                    grp_Conv2D_HW_Pipeline_3_fu_376_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Conv2D_HW_Pipeline_3_fu_376_ap_ready = ap_const_logic_1)) then 
                    grp_Conv2D_HW_Pipeline_3_fu_376_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_ready = ap_const_logic_1)) then 
                    grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln47_fu_624_p2 = ap_const_lv1_1) and (tmp_fu_585_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_ready = ap_const_logic_1)) then 
                    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln66_fu_664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_ready = ap_const_logic_1)) then 
                    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_ready = ap_const_logic_1)) then 
                    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    iFilterBase_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                iFilterBase_fu_136 <= ap_const_lv32_0;
            elsif (((icmp_ln66_fu_664_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                iFilterBase_fu_136 <= iFilterBase_3_fu_675_p2;
            end if; 
        end if;
    end process;

    indvar_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_fu_140 <= ap_const_lv64_0;
            elsif (((icmp_ln66_fu_664_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                indvar_fu_140 <= add_ln40_reg_1034;
            end if; 
        end if;
    end process;

    pf_reg_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                pf_reg_282 <= add_ln45_reg_1062;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                pf_reg_282 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    phi_mul267_reg_316_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln89_fu_689_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                phi_mul267_reg_316 <= add_ln66_1_reg_1096;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and ((icmp_ln47_fu_624_p2 = ap_const_lv1_0) or (tmp_fu_585_p3 = ap_const_lv1_1)))) then 
                phi_mul267_reg_316 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    phi_mul_reg_293_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                phi_mul_reg_293 <= add_ln45_1_reg_1054;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                phi_mul_reg_293 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    x_reg_328_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                x_reg_328 <= add_ln89_reg_1112;
            elsif (((grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                x_reg_328 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    y_reg_304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln89_fu_689_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                y_reg_304 <= add_ln66_reg_1104;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and ((icmp_ln47_fu_624_p2 = ap_const_lv1_0) or (tmp_fu_585_p3 = ap_const_lv1_1)))) then 
                y_reg_304 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_0_8_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                acc_0_0_fu_144 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_0_8_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_1_9_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                acc_1_0_fu_148 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_1_9_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_2_9_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                acc_2_0_fu_152 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_2_9_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_3_9_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                acc_3_0_fu_156 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_3_9_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                add_ln40_reg_1034 <= add_ln40_fu_554_p2;
                iFilterBase_2_reg_1026 <= iFilterBase_fu_136;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                add_ln45_1_reg_1054 <= add_ln45_1_fu_580_p2;
                add_ln45_reg_1062 <= add_ln45_fu_593_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_585_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                add_ln46_reg_1072 <= add_ln46_fu_612_p2;
                    tmp_3_reg_1067(10 downto 8) <= tmp_3_fu_599_p3(10 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                add_ln66_1_reg_1096 <= add_ln66_1_fu_659_p2;
                add_ln66_reg_1104 <= add_ln66_fu_669_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                add_ln89_reg_1112 <= add_ln89_fu_694_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                biases_read_reg_838 <= biases;
                coeffs_read_reg_843 <= coeffs;
                convHeight_read_reg_791 <= convHeight;
                convWidth_read_reg_798 <= convWidth;
                inputHeight_read_reg_807 <= inputHeight;
                inputWidth_read_reg_813 <= inputWidth;
                input_r_read_reg_853 <= input_r;
                numChannels_read_reg_831 <= numChannels;
                numFilters_read_reg_821 <= numFilters;
                output_r_read_reg_848 <= output_r;
                tobool_reg_912 <= tobool_fu_444_p2;
                trunc_ln19_reg_906 <= trunc_ln19_fu_440_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                empty_80_reg_1141 <= empty_80_fu_732_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and ((icmp_ln47_fu_624_p2 = ap_const_lv1_0) or (tmp_fu_585_p3 = ap_const_lv1_1)))) then
                icmp_ln107_1_reg_1086 <= icmp_ln107_1_fu_644_p2;
                icmp_ln107_2_reg_1091 <= icmp_ln107_2_fu_654_p2;
                icmp_ln107_reg_1081 <= icmp_ln107_fu_634_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                icmp_ln52_reg_1015 <= icmp_ln52_fu_533_p2;
                icmp_ln77_reg_1021 <= icmp_ln77_fu_538_p2;
                mul_ln19_1_reg_1004 <= grp_fu_494_p2;
                mul_ln19_3_reg_1010 <= grp_fu_506_p2;
                mul_ln40_1_reg_994 <= grp_fu_512_p2;
                sub93_reg_982 <= sub93_fu_521_p2;
                sub_reg_976 <= sub_fu_516_p2;
                trunc_ln41_reg_999 <= trunc_ln41_fu_529_p1;
                    zext_ln40_reg_989(31 downto 0) <= zext_ln40_fu_526_p1(31 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                mul_ln19_2_reg_944 <= grp_fu_478_p2;
                mul_ln19_reg_937 <= grp_fu_466_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                mul_ln40_reg_970 <= grp_fu_484_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                    shl_ln_reg_1044(31 downto 2) <= shl_ln_fu_569_p3(31 downto 2);
                    zext_ln45_reg_1049(31 downto 0) <= zext_ln45_fu_577_p1(31 downto 0);
            end if;
        end if;
    end process;
    zext_ln40_reg_989(32) <= '0';
    shl_ln_reg_1044(1 downto 0) <= "00";
    zext_ln45_reg_1049(32) <= '0';
    tmp_3_reg_1067(7 downto 0) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state9, icmp_ln40_fu_549_p2, ap_CS_fsm_state11, tmp_fu_585_p3, icmp_ln47_fu_624_p2, ap_CS_fsm_state13, ap_CS_fsm_state15, grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_done, grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_done, grp_Conv2D_HW_Pipeline_3_fu_376_ap_done, grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_done, grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_done, ap_CS_fsm_state12, icmp_ln89_fu_689_p2, ap_CS_fsm_state14, ap_CS_fsm_state20, icmp_ln66_fu_664_p2, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((icmp_ln40_fu_549_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and ((icmp_ln47_fu_624_p2 = ap_const_lv1_0) or (tmp_fu_585_p3 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                if (((grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((icmp_ln66_fu_664_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                if (((grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if (((icmp_ln89_fu_689_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state16 => 
                if (((grp_Conv2D_HW_Pipeline_3_fu_376_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln40_fu_554_p2 <= std_logic_vector(unsigned(indvar_fu_140) + unsigned(ap_const_lv64_1));
    add_ln45_1_fu_580_p2 <= std_logic_vector(unsigned(phi_mul_reg_293) + unsigned(mul_ln40_1_reg_994));
    add_ln45_fu_593_p2 <= std_logic_vector(unsigned(pf_reg_282) + unsigned(ap_const_lv3_1));
    add_ln46_1_fu_619_p2 <= std_logic_vector(unsigned(zext_ln45_1_fu_608_p1) + unsigned(zext_ln45_reg_1049));
    add_ln46_fu_612_p2 <= std_logic_vector(unsigned(phi_mul_reg_293) + unsigned(shl_ln_reg_1044));
    add_ln66_1_fu_659_p2 <= std_logic_vector(unsigned(phi_mul267_reg_316) + unsigned(sub93_reg_982));
    add_ln66_fu_669_p2 <= std_logic_vector(unsigned(y_reg_304) + unsigned(ap_const_lv32_1));
    add_ln89_fu_694_p2 <= std_logic_vector(unsigned(x_reg_328) + unsigned(ap_const_lv32_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_done)
    begin
        if ((grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_done)
    begin
        if ((grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_Conv2D_HW_Pipeline_3_fu_376_ap_done)
    begin
        if ((grp_Conv2D_HW_Pipeline_3_fu_376_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_done)
    begin
        if ((grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_done)
    begin
        if ((grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state9, icmp_ln40_fu_549_p2)
    begin
        if (((icmp_ln40_fu_549_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state9, icmp_ln40_fu_549_p2)
    begin
        if (((icmp_ln40_fu_549_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    coeff_cache_1_address0_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_address0, grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address0, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            coeff_cache_1_address0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            coeff_cache_1_address0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_address0;
        else 
            coeff_cache_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    coeff_cache_1_ce0_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_ce0, grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce0, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            coeff_cache_1_ce0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            coeff_cache_1_ce0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_ce0;
        else 
            coeff_cache_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    coeff_cache_1_ce1_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            coeff_cache_1_ce1 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce1;
        else 
            coeff_cache_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    coeff_cache_1_ce2_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce2, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            coeff_cache_1_ce2 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce2;
        else 
            coeff_cache_1_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    coeff_cache_1_ce3_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce3, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            coeff_cache_1_ce3 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce3;
        else 
            coeff_cache_1_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    coeff_cache_1_we0_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            coeff_cache_1_we0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_we0;
        else 
            coeff_cache_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    coeff_cache_2_address0_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_address0, grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address0, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            coeff_cache_2_address0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            coeff_cache_2_address0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_address0;
        else 
            coeff_cache_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    coeff_cache_2_ce0_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_ce0, grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce0, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            coeff_cache_2_ce0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            coeff_cache_2_ce0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_ce0;
        else 
            coeff_cache_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    coeff_cache_2_ce1_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            coeff_cache_2_ce1 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce1;
        else 
            coeff_cache_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    coeff_cache_2_ce2_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce2, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            coeff_cache_2_ce2 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce2;
        else 
            coeff_cache_2_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    coeff_cache_2_ce3_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce3, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            coeff_cache_2_ce3 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce3;
        else 
            coeff_cache_2_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    coeff_cache_2_we0_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            coeff_cache_2_we0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_we0;
        else 
            coeff_cache_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    coeff_cache_address0_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_address0, grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address0, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            coeff_cache_address0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            coeff_cache_address0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_address0;
        else 
            coeff_cache_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    coeff_cache_ce0_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_ce0, grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce0, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            coeff_cache_ce0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            coeff_cache_ce0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_ce0;
        else 
            coeff_cache_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    coeff_cache_ce1_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            coeff_cache_ce1 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce1;
        else 
            coeff_cache_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    coeff_cache_ce2_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce2, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            coeff_cache_ce2 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce2;
        else 
            coeff_cache_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    coeff_cache_ce3_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce3, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            coeff_cache_ce3 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce3;
        else 
            coeff_cache_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    coeff_cache_we0_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            coeff_cache_we0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_we0;
        else 
            coeff_cache_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_80_fu_732_p1 <= x_reg_328(12 - 1 downto 0);

    gmem_ARADDR_assign_proc : process(ap_CS_fsm_state11, tmp_fu_585_p3, icmp_ln47_fu_624_p2, ap_CS_fsm_state13, grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARADDR, grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARADDR, grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARADDR, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20, icmp_ln66_fu_664_p2, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem_ARADDR <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or ((icmp_ln66_fu_664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            gmem_ARADDR <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or ((icmp_ln47_fu_624_p2 = ap_const_lv1_1) and (tmp_fu_585_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            gmem_ARADDR <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARADDR;
        else 
            gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARLEN_assign_proc : process(ap_CS_fsm_state11, tmp_fu_585_p3, icmp_ln47_fu_624_p2, ap_CS_fsm_state13, grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARLEN, grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARLEN, grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARLEN, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20, icmp_ln66_fu_664_p2, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem_ARLEN <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or ((icmp_ln66_fu_664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            gmem_ARLEN <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or ((icmp_ln47_fu_624_p2 = ap_const_lv1_1) and (tmp_fu_585_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            gmem_ARLEN <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARLEN;
        else 
            gmem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARVALID_assign_proc : process(ap_CS_fsm_state11, tmp_fu_585_p3, icmp_ln47_fu_624_p2, ap_CS_fsm_state13, grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARVALID, grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARVALID, grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARVALID, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20, icmp_ln66_fu_664_p2, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem_ARVALID <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or ((icmp_ln66_fu_664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            gmem_ARVALID <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or ((icmp_ln47_fu_624_p2 = ap_const_lv1_1) and (tmp_fu_585_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            gmem_ARVALID <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARVALID;
        else 
            gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_AWVALID_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWVALID, ap_CS_fsm_state20, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem_AWVALID <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWVALID;
        else 
            gmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_BREADY_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_BREADY, ap_CS_fsm_state20, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem_BREADY <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_BREADY;
        else 
            gmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_RREADY_assign_proc : process(ap_CS_fsm_state11, tmp_fu_585_p3, icmp_ln47_fu_624_p2, ap_CS_fsm_state13, grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_RREADY, grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_RREADY, grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_RREADY, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20, icmp_ln66_fu_664_p2, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem_RREADY <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or ((icmp_ln66_fu_664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            gmem_RREADY <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or ((icmp_ln47_fu_624_p2 = ap_const_lv1_1) and (tmp_fu_585_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            gmem_RREADY <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_RREADY;
        else 
            gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_WVALID_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WVALID, ap_CS_fsm_state20, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem_WVALID <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WVALID;
        else 
            gmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    grp_Conv2D_HW_Pipeline_3_fu_376_ap_start <= grp_Conv2D_HW_Pipeline_3_fu_376_ap_start_reg;
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_start <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_start_reg;
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_start <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_start_reg;
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_start <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_start_reg;
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_start <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_start_reg;

    grp_fu_1158_ce_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1158_p_ce, grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1158_p_ce, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1158_ce <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1158_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1158_ce <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1158_p_ce;
        else 
            grp_fu_1158_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1158_p0_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1158_p_din0, grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1158_p_din0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1158_p0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1158_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1158_p0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1158_p_din0;
        else 
            grp_fu_1158_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1158_p1_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1158_p_din1, grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1158_p_din1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1158_p1 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1158_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1158_p1 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1158_p_din1;
        else 
            grp_fu_1158_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1162_ce_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1162_p_ce, grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1162_p_ce, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1162_ce <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1162_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1162_ce <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1162_p_ce;
        else 
            grp_fu_1162_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1162_p0_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1162_p_din0, grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1162_p_din0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1162_p0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1162_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1162_p0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1162_p_din0;
        else 
            grp_fu_1162_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1162_p1_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1162_p_din1, grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1162_p_din1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1162_p1 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1162_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1162_p1 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1162_p_din1;
        else 
            grp_fu_1162_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_466_p0 <= grp_fu_466_p00(32 - 1 downto 0);
    grp_fu_466_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(convHeight_read_reg_791),64));
    grp_fu_466_p1 <= grp_fu_466_p10(32 - 1 downto 0);
    grp_fu_466_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(convWidth_read_reg_798),64));
    grp_fu_478_p0 <= grp_fu_478_p00(32 - 1 downto 0);
    grp_fu_478_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(numChannels_read_reg_831),64));
    grp_fu_478_p1 <= grp_fu_478_p10(32 - 1 downto 0);
    grp_fu_478_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(inputWidth_read_reg_813),64));

    grp_fu_484_ce_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_484_p_ce, grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_484_p_ce, grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_484_p_ce, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_484_ce <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_484_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_484_ce <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_484_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_484_ce <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_484_p_ce;
        else 
            grp_fu_484_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_484_p0_assign_proc : process(convHeight_read_reg_791, ap_CS_fsm_state4, grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_484_p_din0, grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_484_p_din0, grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_484_p_din0, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_484_p0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_484_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_484_p0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_484_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_484_p0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_484_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_484_p0 <= convHeight_read_reg_791;
        else 
            grp_fu_484_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_484_p1_assign_proc : process(convWidth_read_reg_798, ap_CS_fsm_state4, grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_484_p_din1, grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_484_p_din1, grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_484_p_din1, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_484_p1 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_484_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_484_p1 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_484_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_484_p1 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_484_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_484_p1 <= convWidth_read_reg_798;
        else 
            grp_fu_484_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_494_p0 <= grp_fu_494_p00(32 - 1 downto 0);
    grp_fu_494_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(numChannels_read_reg_831),96));
    grp_fu_494_p1 <= grp_fu_494_p10(64 - 1 downto 0);
    grp_fu_494_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln19_reg_937),96));
    grp_fu_506_p0 <= grp_fu_506_p00(32 - 1 downto 0);
    grp_fu_506_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(convHeight_read_reg_791),96));
    grp_fu_506_p1 <= grp_fu_506_p10(64 - 1 downto 0);
    grp_fu_506_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln19_2_reg_944),96));

    grp_fu_512_ce_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_512_p_ce, grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_512_p_ce, grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_512_p_ce, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_512_ce <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_512_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_512_ce <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_512_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_512_ce <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_512_p_ce;
        else 
            grp_fu_512_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_512_p0_assign_proc : process(mul_ln40_reg_970, grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_512_p_din0, grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_512_p_din0, grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_512_p_din0, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_512_p0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_512_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_512_p0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_512_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_512_p0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_512_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_512_p0 <= mul_ln40_reg_970;
        else 
            grp_fu_512_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_512_p1_assign_proc : process(numChannels_read_reg_831, grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_512_p_din1, grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_512_p_din1, grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_512_p_din1, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_512_p1 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_512_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_512_p1 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_512_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_512_p1 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_512_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_512_p1 <= numChannels_read_reg_831;
        else 
            grp_fu_512_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_564_p1 <= indvar_fu_140(30 - 1 downto 0);
    iFilterBase_3_fu_675_p2 <= std_logic_vector(unsigned(iFilterBase_fu_136) + unsigned(ap_const_lv32_4));
    icmp_ln107_1_fu_644_p2 <= "1" when (unsigned(or_ln107_1_fu_639_p2) < unsigned(numFilters_read_reg_821)) else "0";
    icmp_ln107_2_fu_654_p2 <= "1" when (unsigned(or_ln107_2_fu_649_p2) < unsigned(numFilters_read_reg_821)) else "0";
    icmp_ln107_fu_634_p2 <= "1" when (unsigned(or_ln107_fu_629_p2) < unsigned(numFilters_read_reg_821)) else "0";
    icmp_ln40_fu_549_p2 <= "1" when (unsigned(iFilterBase_fu_136) < unsigned(numFilters_read_reg_821)) else "0";
    icmp_ln47_fu_624_p2 <= "1" when (unsigned(add_ln46_1_fu_619_p2) < unsigned(zext_ln40_reg_989)) else "0";
    icmp_ln52_fu_533_p2 <= "1" when (convWidth_read_reg_798 = ap_const_lv32_0) else "0";
    icmp_ln66_fu_664_p2 <= "1" when (y_reg_304 = sub_reg_976) else "0";
    icmp_ln77_fu_538_p2 <= "1" when (inputWidth_read_reg_813 = ap_const_lv32_0) else "0";
    icmp_ln89_fu_689_p2 <= "1" when (x_reg_328 = sub93_reg_982) else "0";
    or_ln107_1_fu_639_p2 <= (iFilterBase_fu_136 or ap_const_lv32_2);
    or_ln107_2_fu_649_p2 <= (iFilterBase_fu_136 or ap_const_lv32_3);
    or_ln107_fu_629_p2 <= (iFilterBase_fu_136 or ap_const_lv32_1);

    row_buffer_1_address0_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_address0, grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_1_address0, ap_CS_fsm_state14, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            row_buffer_1_address0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            row_buffer_1_address0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_address0;
        else 
            row_buffer_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    row_buffer_1_ce0_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_ce0, grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_1_ce0, ap_CS_fsm_state14, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            row_buffer_1_ce0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            row_buffer_1_ce0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_ce0;
        else 
            row_buffer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    row_buffer_1_we0_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            row_buffer_1_we0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_we0;
        else 
            row_buffer_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    row_buffer_2_address0_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_address0, grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_2_address0, ap_CS_fsm_state14, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            row_buffer_2_address0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            row_buffer_2_address0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_address0;
        else 
            row_buffer_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    row_buffer_2_ce0_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_ce0, grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_2_ce0, ap_CS_fsm_state14, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            row_buffer_2_ce0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            row_buffer_2_ce0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_ce0;
        else 
            row_buffer_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    row_buffer_2_we0_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            row_buffer_2_we0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_we0;
        else 
            row_buffer_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    row_buffer_address0_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_address0, grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_address0, ap_CS_fsm_state14, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            row_buffer_address0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            row_buffer_address0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_address0;
        else 
            row_buffer_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    row_buffer_ce0_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_ce0, grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_ce0, ap_CS_fsm_state14, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            row_buffer_ce0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            row_buffer_ce0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_ce0;
        else 
            row_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    row_buffer_we0_assign_proc : process(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            row_buffer_we0 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_we0;
        else 
            row_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln_fu_569_p3 <= (grp_fu_564_p2 & ap_const_lv2_0);
    sub93_fu_521_p2 <= std_logic_vector(unsigned(inputWidth_read_reg_813) + unsigned(ap_const_lv32_FFFFFFFE));
    sub_fu_516_p2 <= std_logic_vector(unsigned(inputHeight_read_reg_807) + unsigned(ap_const_lv32_FFFFFFFE));
    tmp_3_fu_599_p3 <= (pf_reg_282 & ap_const_lv8_0);
    tmp_fu_585_p3 <= pf_reg_282(2 downto 2);
    tobool_fu_444_p2 <= "0" when (apply_relu = ap_const_lv32_0) else "1";
    trunc_ln19_fu_440_p1 <= inputWidth(12 - 1 downto 0);
    trunc_ln41_fu_529_p1 <= grp_fu_512_p2(30 - 1 downto 0);
    zext_ln40_fu_526_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(numFilters_read_reg_821),33));
    zext_ln45_1_fu_608_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pf_reg_282),33));
    zext_ln45_fu_577_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(iFilterBase_fu_136),33));
end behav;
