;redcode
;assert 1
	SPL 0, <-22
	CMP 16, @0
	CMP 16, @0
	MOV 117, <-20
	MOV -17, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, #400
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	MOV -9, <-20
	DJN 0, #5
	JMP -7, -20
	ADD <0, 20
	DAT #730, #210
	SUB @0, 32
	SUB @0, 32
	CMP 1, 0
	SUB 46, <800
	SLT 0, @0
	ADD 0, @210
	CMP @0, 10
	SUB #10, -0
	CMP 16, @0
	MOV -1, <-26
	SUB @0, 32
	SUB #90, 68
	MOV -17, <-20
	SUB @0, 32
	SUB @0, 32
	CMP 86, @0
	SUB #90, 68
	SPL 9, 100
	MOV @121, 106
	ADD <0, 20
	ADD <0, 20
	SLT 0, @0
	CMP @0, 10
	MOV @121, 106
	SPL 0, <-22
	SUB 28, @6
	SUB 28, @6
	CMP 16, @0
	SLT 0, @0
	MOV @-7, @-35
	SPL 100
	SPL 0, <-22
	SPL 0, <-22
	SPL 0, <-22
	MOV -17, <-20
	MOV -7, <-20
