Analysis & Synthesis report for osc
Fri Jan 11 23:18:29 2019
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for fifo_2:inst7|dcfifo:dcfifo_component
 15. Source assignments for fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated
 16. Source assignments for fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p
 17. Source assignments for fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p
 18. Source assignments for fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram
 19. Source assignments for fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp
 20. Source assignments for fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5
 21. Source assignments for fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp
 22. Source assignments for fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8
 23. Source assignments for fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1
 24. Source assignments for sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated
 25. Parameter Settings for User Entity Instance: fifo_2:inst7|dcfifo:dcfifo_component
 26. Parameter Settings for User Entity Instance: pll_1:inst9|altpll:altpll_component
 27. Parameter Settings for User Entity Instance: fifo_1:inst6|scfifo:scfifo_component
 28. Parameter Settings for User Entity Instance: sin512:inst12|altsyncram:altsyncram_component
 29. dcfifo Parameter Settings by Entity Instance
 30. scfifo Parameter Settings by Entity Instance
 31. altpll Parameter Settings by Entity Instance
 32. altsyncram Parameter Settings by Entity Instance
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jan 11 23:18:29 2019       ;
; Quartus II 32-bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; osc                                         ;
; Top-level Entity Name              ; osc                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 367                                         ;
;     Total combinational functions  ; 259                                         ;
;     Dedicated logic registers      ; 249                                         ;
; Total registers                    ; 249                                         ;
; Total pins                         ; 22                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 20,480                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; osc                ; osc                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; uart_tx.v                        ; yes             ; User Verilog HDL File                  ; F:/Temp/final_complete/uart_tx.v                                             ;         ;
; uart_rx.v                        ; yes             ; User Verilog HDL File                  ; F:/Temp/final_complete/uart_rx.v                                             ;         ;
; osc.bdf                          ; yes             ; User Block Diagram/Schematic File      ; F:/Temp/final_complete/osc.bdf                                               ;         ;
; bps.v                            ; yes             ; User Verilog HDL File                  ; F:/Temp/final_complete/bps.v                                                 ;         ;
; command_platform.v               ; yes             ; User Verilog HDL File                  ; F:/Temp/final_complete/command_platform.v                                    ;         ;
; trigger_control.v                ; yes             ; User Verilog HDL File                  ; F:/Temp/final_complete/trigger_control.v                                     ;         ;
; fifo_control.v                   ; yes             ; User Verilog HDL File                  ; F:/Temp/final_complete/fifo_control.v                                        ;         ;
; fifo_1.v                         ; yes             ; User Wizard-Generated File             ; F:/Temp/final_complete/fifo_1.v                                              ;         ;
; fifo_2.v                         ; yes             ; User Wizard-Generated File             ; F:/Temp/final_complete/fifo_2.v                                              ;         ;
; uart_control.v                   ; yes             ; User Verilog HDL File                  ; F:/Temp/final_complete/uart_control.v                                        ;         ;
; pll_1.v                          ; yes             ; User Wizard-Generated File             ; F:/Temp/final_complete/pll_1.v                                               ;         ;
; DA.v                             ; yes             ; User Verilog HDL File                  ; F:/Temp/final_complete/DA.v                                                  ;         ;
; sin512.v                         ; yes             ; User Wizard-Generated File             ; F:/Temp/final_complete/sin512.v                                              ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/dcfifo.tdf            ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/lpm_counter.inc       ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/a_graycounter.inc     ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/a_fefifo.inc          ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/a_gray2bin.inc        ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/dffpipe.inc           ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/alt_sync_fifo.inc     ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/altsyncram_fifo.inc   ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; db/dcfifo_h2l1.tdf               ; yes             ; Auto-Generated Megafunction            ; F:/Temp/final_complete/db/dcfifo_h2l1.tdf                                    ;         ;
; db/a_graycounter_677.tdf         ; yes             ; Auto-Generated Megafunction            ; F:/Temp/final_complete/db/a_graycounter_677.tdf                              ;         ;
; db/a_graycounter_2lc.tdf         ; yes             ; Auto-Generated Megafunction            ; F:/Temp/final_complete/db/a_graycounter_2lc.tdf                              ;         ;
; db/altsyncram_gj31.tdf           ; yes             ; Auto-Generated Megafunction            ; F:/Temp/final_complete/db/altsyncram_gj31.tdf                                ;         ;
; db/alt_synch_pipe_tld.tdf        ; yes             ; Auto-Generated Megafunction            ; F:/Temp/final_complete/db/alt_synch_pipe_tld.tdf                             ;         ;
; db/dffpipe_se9.tdf               ; yes             ; Auto-Generated Megafunction            ; F:/Temp/final_complete/db/dffpipe_se9.tdf                                    ;         ;
; db/alt_synch_pipe_uld.tdf        ; yes             ; Auto-Generated Megafunction            ; F:/Temp/final_complete/db/alt_synch_pipe_uld.tdf                             ;         ;
; db/dffpipe_te9.tdf               ; yes             ; Auto-Generated Megafunction            ; F:/Temp/final_complete/db/dffpipe_te9.tdf                                    ;         ;
; db/cmpr_o76.tdf                  ; yes             ; Auto-Generated Megafunction            ; F:/Temp/final_complete/db/cmpr_o76.tdf                                       ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_1_altpll.v                ; yes             ; Auto-Generated Megafunction            ; F:/Temp/final_complete/db/pll_1_altpll.v                                     ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/scfifo.tdf            ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/a_regfifo.inc         ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/a_dpfifo.inc          ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/a_i2fifo.inc          ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/a_fffifo.inc          ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/a_f2fifo.inc          ;         ;
; db/scfifo_qk31.tdf               ; yes             ; Auto-Generated Megafunction            ; F:/Temp/final_complete/db/scfifo_qk31.tdf                                    ;         ;
; db/a_dpfifo_1r31.tdf             ; yes             ; Auto-Generated Megafunction            ; F:/Temp/final_complete/db/a_dpfifo_1r31.tdf                                  ;         ;
; db/a_fefifo_kae.tdf              ; yes             ; Auto-Generated Megafunction            ; F:/Temp/final_complete/db/a_fefifo_kae.tdf                                   ;         ;
; db/cntr_op7.tdf                  ; yes             ; Auto-Generated Megafunction            ; F:/Temp/final_complete/db/cntr_op7.tdf                                       ;         ;
; db/dpram_d811.tdf                ; yes             ; Auto-Generated Megafunction            ; F:/Temp/final_complete/db/dpram_d811.tdf                                     ;         ;
; db/altsyncram_c3k1.tdf           ; yes             ; Auto-Generated Megafunction            ; F:/Temp/final_complete/db/altsyncram_c3k1.tdf                                ;         ;
; db/cntr_cpb.tdf                  ; yes             ; Auto-Generated Megafunction            ; F:/Temp/final_complete/db/cntr_cpb.tdf                                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; f:/temp/lesson quartus/quartus/libraries/megafunctions/altram.inc            ;         ;
; db/altsyncram_u291.tdf           ; yes             ; Auto-Generated Megafunction            ; F:/Temp/final_complete/db/altsyncram_u291.tdf                                ;         ;
; sin512.mif                       ; yes             ; Auto-Found Memory Initialization File  ; F:/Temp/final_complete/sin512.mif                                            ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                    ;
+---------------------------------------------+----------------------------------+
; Resource                                    ; Usage                            ;
+---------------------------------------------+----------------------------------+
; Estimated Total logic elements              ; 367                              ;
;                                             ;                                  ;
; Total combinational functions               ; 259                              ;
; Logic element usage by number of LUT inputs ;                                  ;
;     -- 4 input functions                    ; 111                              ;
;     -- 3 input functions                    ; 51                               ;
;     -- <=2 input functions                  ; 97                               ;
;                                             ;                                  ;
; Logic elements by mode                      ;                                  ;
;     -- normal mode                          ; 183                              ;
;     -- arithmetic mode                      ; 76                               ;
;                                             ;                                  ;
; Total registers                             ; 249                              ;
;     -- Dedicated logic registers            ; 249                              ;
;     -- I/O registers                        ; 0                                ;
;                                             ;                                  ;
; I/O pins                                    ; 22                               ;
; Total memory bits                           ; 20480                            ;
; Embedded Multiplier 9-bit elements          ; 0                                ;
; Total PLLs                                  ; 1                                ;
;     -- PLLs                                 ; 1                                ;
;                                             ;                                  ;
; Maximum fan-out node                        ; fifo_control:inst5|fifo_full_rst ;
; Maximum fan-out                             ; 148                              ;
; Total fan-out                               ; 2129                             ;
; Average fan-out                             ; 3.69                             ;
+---------------------------------------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                      ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |osc                                            ; 259 (0)           ; 249 (0)      ; 20480       ; 0            ; 0       ; 0         ; 22   ; 0            ; |osc                                                                                                                                     ; work         ;
;    |DA:inst11|                                  ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|DA:inst11                                                                                                                           ; work         ;
;    |bps:inst10|                                 ; 21 (21)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|bps:inst10                                                                                                                          ; work         ;
;    |bps:inst2|                                  ; 21 (21)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|bps:inst2                                                                                                                           ; work         ;
;    |command_platform:inst3|                     ; 9 (9)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|command_platform:inst3                                                                                                              ; work         ;
;    |fifo_1:inst6|                               ; 43 (0)            ; 32 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|fifo_1:inst6                                                                                                                        ; work         ;
;       |scfifo:scfifo_component|                 ; 43 (0)            ; 32 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|fifo_1:inst6|scfifo:scfifo_component                                                                                                ; work         ;
;          |scfifo_qk31:auto_generated|           ; 43 (0)            ; 32 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated                                                                     ; work         ;
;             |a_dpfifo_1r31:dpfifo|              ; 43 (2)            ; 32 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo                                                ; work         ;
;                |a_fefifo_kae:fifo_state|        ; 21 (11)           ; 12 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state                        ; work         ;
;                   |cntr_op7:count_usedw|        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw   ; work         ;
;                |cntr_cpb:rd_ptr_count|          ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count                          ; work         ;
;                |cntr_cpb:wr_ptr|                ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr                                ; work         ;
;                |dpram_d811:FIFOram|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram                             ; work         ;
;                   |altsyncram_c3k1:altsyncram1| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1 ; work         ;
;    |fifo_2:inst7|                               ; 70 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|fifo_2:inst7                                                                                                                        ; work         ;
;       |dcfifo:dcfifo_component|                 ; 70 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|fifo_2:inst7|dcfifo:dcfifo_component                                                                                                ; work         ;
;          |dcfifo_h2l1:auto_generated|           ; 70 (5)            ; 107 (33)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated                                                                     ; work         ;
;             |a_graycounter_2lc:wrptr_g1p|       ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p                                         ; work         ;
;             |a_graycounter_677:rdptr_g1p|       ; 28 (28)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p                                         ; work         ;
;             |alt_synch_pipe_tld:rs_dgwp|        ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp                                          ; work         ;
;                |dffpipe_se9:dffpipe5|           ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5                     ; work         ;
;             |alt_synch_pipe_uld:ws_dgrp|        ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp                                          ; work         ;
;                |dffpipe_te9:dffpipe8|           ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8                     ; work         ;
;             |altsyncram_gj31:fifo_ram|          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram                                            ; work         ;
;             |cmpr_o76:rdempty_eq_comp|          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_o76:rdempty_eq_comp                                            ; work         ;
;             |cmpr_o76:wrempty_eq_comp|          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_o76:wrempty_eq_comp                                            ; work         ;
;             |cmpr_o76:wrfull_eq_comp|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_o76:wrfull_eq_comp                                             ; work         ;
;    |fifo_control:inst5|                         ; 29 (29)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|fifo_control:inst5                                                                                                                  ; work         ;
;    |pll_1:inst9|                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|pll_1:inst9                                                                                                                         ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|pll_1:inst9|altpll:altpll_component                                                                                                 ; work         ;
;          |pll_1_altpll:auto_generated|          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|pll_1:inst9|altpll:altpll_component|pll_1_altpll:auto_generated                                                                     ; work         ;
;    |sin512:inst12|                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|sin512:inst12                                                                                                                       ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|sin512:inst12|altsyncram:altsyncram_component                                                                                       ; work         ;
;          |altsyncram_u291:auto_generated|       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated                                                        ; work         ;
;    |trigger_control:inst4|                      ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|trigger_control:inst4                                                                                                               ; work         ;
;    |uart_control:inst8|                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|uart_control:inst8                                                                                                                  ; work         ;
;    |uart_rx:inst1|                              ; 28 (28)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|uart_rx:inst1                                                                                                                       ; work         ;
;    |uart_tx:inst|                               ; 19 (19)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |osc|uart_tx:inst                                                                                                                        ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------+
; Name                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF        ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------+
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None       ;
; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ALTSYNCRAM                                                        ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; sin512.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------+---------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File                 ;
+--------+--------------+---------+--------------+--------------+--------------------+---------------------------------+
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |osc|fifo_1:inst6  ; F:/Temp/final_complete/fifo_1.v ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |osc|fifo_2:inst7  ; F:/Temp/final_complete/fifo_2.v ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |osc|pll_1:inst9   ; F:/Temp/final_complete/pll_1.v  ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |osc|sin512:inst12 ; F:/Temp/final_complete/sin512.v ;
+--------+--------------+---------+--------------+--------------+--------------------+---------------------------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+---------------------------------------+------------------------------------------+
; Register name                         ; Reason for Removal                       ;
+---------------------------------------+------------------------------------------+
; uart_rx:inst1|rx_int                  ; Merged with uart_rx:inst1|bps_start_r    ;
; uart_tx:inst|tx_en                    ; Merged with uart_tx:inst|bps_start_r     ;
; fifo_control:inst5|fifo_2_wr          ; Merged with fifo_control:inst5|fifo_1_rd ;
; Total Number of Removed Registers = 3 ;                                          ;
+---------------------------------------+------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 249   ;
; Number of registers using Synchronous Clear  ; 38    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 209   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 90    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                     ;
+--------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                      ; Fan out ;
+--------------------------------------------------------------------------------------------------------+---------+
; uart_tx:inst|rs232_tx_r                                                                                ; 2       ;
; uart_tx:inst|rx_int1                                                                                   ; 3       ;
; uart_tx:inst|rx_int2                                                                                   ; 2       ;
; uart_tx:inst|rx_int0                                                                                   ; 1       ;
; uart_control:inst8|rd_uart_signal                                                                      ; 58      ;
; fifo_control:inst5|fifo_full_rst                                                                       ; 148     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0 ; 8       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0 ; 6       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6    ; 5       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9    ; 4       ;
; uart_rx:inst1|rs232_rx0                                                                                ; 2       ;
; uart_rx:inst1|rs232_rx1                                                                                ; 2       ;
; uart_rx:inst1|rs232_rx2                                                                                ; 2       ;
; uart_rx:inst1|rs232_rx3                                                                                ; 1       ;
; Total number of inverted registers = 14                                                                ;         ;
+--------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |osc|uart_tx:inst|num[3]                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |osc|uart_rx:inst1|num[2]                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |osc|fifo_control:inst5|fifo_1_rd         ;
; 256:1              ; 2 bits    ; 340 LEs       ; 4 LEs                ; 336 LEs                ; Yes        ; |osc|command_platform:inst3|gather_set[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for fifo_2:inst7|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------+
; Assignment                      ; Value ; From ; To         ;
+---------------------------------+-------+------+------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -          ;
+---------------------------------+-------+------+------------+


+----------------------------------------------------------------------------------------+
; Source assignments for fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------+
; Assignment                            ; Value ; From ; To                              ;
+---------------------------------------+-------+------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                               ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                         ;
+---------------------------------------+-------+------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                            ;
+----------------+-------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                            ;
+----------------+-------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                   ;
+-----------------------------+------------------------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                   ;
+-----------------------------+------------------------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_2:inst7|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------+
; Parameter Name          ; Value        ; Type                                     ;
+-------------------------+--------------+------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                  ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                           ;
; LPM_WIDTH               ; 8            ; Signed Integer                           ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                           ;
; LPM_WIDTHU              ; 10           ; Signed Integer                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                  ;
; USE_EAB                 ; ON           ; Untyped                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                  ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                  ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                  ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                           ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                  ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                  ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                  ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                  ;
; CBXI_PARAMETER          ; dcfifo_h2l1  ; Untyped                                  ;
+-------------------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_1:inst9|altpll:altpll_component ;
+-------------------------------+-------------------------+------------------------+
; Parameter Name                ; Value                   ; Type                   ;
+-------------------------------+-------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                ;
; PLL_TYPE                      ; AUTO                    ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_1 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                ;
; LOCK_HIGH                     ; 1                       ; Untyped                ;
; LOCK_LOW                      ; 1                       ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                ;
; SKIP_VCO                      ; OFF                     ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                ;
; BANDWIDTH                     ; 0                       ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                ;
; DOWN_SPREAD                   ; 0                       ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 2                       ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK0_DIVIDE_BY                ; 5                       ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                ;
; DPA_DIVIDER                   ; 0                       ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                ;
; VCO_MIN                       ; 0                       ; Untyped                ;
; VCO_MAX                       ; 0                       ; Untyped                ;
; VCO_CENTER                    ; 0                       ; Untyped                ;
; PFD_MIN                       ; 0                       ; Untyped                ;
; PFD_MAX                       ; 0                       ; Untyped                ;
; M_INITIAL                     ; 0                       ; Untyped                ;
; M                             ; 0                       ; Untyped                ;
; N                             ; 1                       ; Untyped                ;
; M2                            ; 1                       ; Untyped                ;
; N2                            ; 1                       ; Untyped                ;
; SS                            ; 1                       ; Untyped                ;
; C0_HIGH                       ; 0                       ; Untyped                ;
; C1_HIGH                       ; 0                       ; Untyped                ;
; C2_HIGH                       ; 0                       ; Untyped                ;
; C3_HIGH                       ; 0                       ; Untyped                ;
; C4_HIGH                       ; 0                       ; Untyped                ;
; C5_HIGH                       ; 0                       ; Untyped                ;
; C6_HIGH                       ; 0                       ; Untyped                ;
; C7_HIGH                       ; 0                       ; Untyped                ;
; C8_HIGH                       ; 0                       ; Untyped                ;
; C9_HIGH                       ; 0                       ; Untyped                ;
; C0_LOW                        ; 0                       ; Untyped                ;
; C1_LOW                        ; 0                       ; Untyped                ;
; C2_LOW                        ; 0                       ; Untyped                ;
; C3_LOW                        ; 0                       ; Untyped                ;
; C4_LOW                        ; 0                       ; Untyped                ;
; C5_LOW                        ; 0                       ; Untyped                ;
; C6_LOW                        ; 0                       ; Untyped                ;
; C7_LOW                        ; 0                       ; Untyped                ;
; C8_LOW                        ; 0                       ; Untyped                ;
; C9_LOW                        ; 0                       ; Untyped                ;
; C0_INITIAL                    ; 0                       ; Untyped                ;
; C1_INITIAL                    ; 0                       ; Untyped                ;
; C2_INITIAL                    ; 0                       ; Untyped                ;
; C3_INITIAL                    ; 0                       ; Untyped                ;
; C4_INITIAL                    ; 0                       ; Untyped                ;
; C5_INITIAL                    ; 0                       ; Untyped                ;
; C6_INITIAL                    ; 0                       ; Untyped                ;
; C7_INITIAL                    ; 0                       ; Untyped                ;
; C8_INITIAL                    ; 0                       ; Untyped                ;
; C9_INITIAL                    ; 0                       ; Untyped                ;
; C0_MODE                       ; BYPASS                  ; Untyped                ;
; C1_MODE                       ; BYPASS                  ; Untyped                ;
; C2_MODE                       ; BYPASS                  ; Untyped                ;
; C3_MODE                       ; BYPASS                  ; Untyped                ;
; C4_MODE                       ; BYPASS                  ; Untyped                ;
; C5_MODE                       ; BYPASS                  ; Untyped                ;
; C6_MODE                       ; BYPASS                  ; Untyped                ;
; C7_MODE                       ; BYPASS                  ; Untyped                ;
; C8_MODE                       ; BYPASS                  ; Untyped                ;
; C9_MODE                       ; BYPASS                  ; Untyped                ;
; C0_PH                         ; 0                       ; Untyped                ;
; C1_PH                         ; 0                       ; Untyped                ;
; C2_PH                         ; 0                       ; Untyped                ;
; C3_PH                         ; 0                       ; Untyped                ;
; C4_PH                         ; 0                       ; Untyped                ;
; C5_PH                         ; 0                       ; Untyped                ;
; C6_PH                         ; 0                       ; Untyped                ;
; C7_PH                         ; 0                       ; Untyped                ;
; C8_PH                         ; 0                       ; Untyped                ;
; C9_PH                         ; 0                       ; Untyped                ;
; L0_HIGH                       ; 1                       ; Untyped                ;
; L1_HIGH                       ; 1                       ; Untyped                ;
; G0_HIGH                       ; 1                       ; Untyped                ;
; G1_HIGH                       ; 1                       ; Untyped                ;
; G2_HIGH                       ; 1                       ; Untyped                ;
; G3_HIGH                       ; 1                       ; Untyped                ;
; E0_HIGH                       ; 1                       ; Untyped                ;
; E1_HIGH                       ; 1                       ; Untyped                ;
; E2_HIGH                       ; 1                       ; Untyped                ;
; E3_HIGH                       ; 1                       ; Untyped                ;
; L0_LOW                        ; 1                       ; Untyped                ;
; L1_LOW                        ; 1                       ; Untyped                ;
; G0_LOW                        ; 1                       ; Untyped                ;
; G1_LOW                        ; 1                       ; Untyped                ;
; G2_LOW                        ; 1                       ; Untyped                ;
; G3_LOW                        ; 1                       ; Untyped                ;
; E0_LOW                        ; 1                       ; Untyped                ;
; E1_LOW                        ; 1                       ; Untyped                ;
; E2_LOW                        ; 1                       ; Untyped                ;
; E3_LOW                        ; 1                       ; Untyped                ;
; L0_INITIAL                    ; 1                       ; Untyped                ;
; L1_INITIAL                    ; 1                       ; Untyped                ;
; G0_INITIAL                    ; 1                       ; Untyped                ;
; G1_INITIAL                    ; 1                       ; Untyped                ;
; G2_INITIAL                    ; 1                       ; Untyped                ;
; G3_INITIAL                    ; 1                       ; Untyped                ;
; E0_INITIAL                    ; 1                       ; Untyped                ;
; E1_INITIAL                    ; 1                       ; Untyped                ;
; E2_INITIAL                    ; 1                       ; Untyped                ;
; E3_INITIAL                    ; 1                       ; Untyped                ;
; L0_MODE                       ; BYPASS                  ; Untyped                ;
; L1_MODE                       ; BYPASS                  ; Untyped                ;
; G0_MODE                       ; BYPASS                  ; Untyped                ;
; G1_MODE                       ; BYPASS                  ; Untyped                ;
; G2_MODE                       ; BYPASS                  ; Untyped                ;
; G3_MODE                       ; BYPASS                  ; Untyped                ;
; E0_MODE                       ; BYPASS                  ; Untyped                ;
; E1_MODE                       ; BYPASS                  ; Untyped                ;
; E2_MODE                       ; BYPASS                  ; Untyped                ;
; E3_MODE                       ; BYPASS                  ; Untyped                ;
; L0_PH                         ; 0                       ; Untyped                ;
; L1_PH                         ; 0                       ; Untyped                ;
; G0_PH                         ; 0                       ; Untyped                ;
; G1_PH                         ; 0                       ; Untyped                ;
; G2_PH                         ; 0                       ; Untyped                ;
; G3_PH                         ; 0                       ; Untyped                ;
; E0_PH                         ; 0                       ; Untyped                ;
; E1_PH                         ; 0                       ; Untyped                ;
; E2_PH                         ; 0                       ; Untyped                ;
; E3_PH                         ; 0                       ; Untyped                ;
; M_PH                          ; 0                       ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                ;
; CLK0_COUNTER                  ; G0                      ; Untyped                ;
; CLK1_COUNTER                  ; G0                      ; Untyped                ;
; CLK2_COUNTER                  ; G0                      ; Untyped                ;
; CLK3_COUNTER                  ; G0                      ; Untyped                ;
; CLK4_COUNTER                  ; G0                      ; Untyped                ;
; CLK5_COUNTER                  ; G0                      ; Untyped                ;
; CLK6_COUNTER                  ; E0                      ; Untyped                ;
; CLK7_COUNTER                  ; E1                      ; Untyped                ;
; CLK8_COUNTER                  ; E2                      ; Untyped                ;
; CLK9_COUNTER                  ; E3                      ; Untyped                ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                ;
; M_TIME_DELAY                  ; 0                       ; Untyped                ;
; N_TIME_DELAY                  ; 0                       ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                ;
; VCO_POST_SCALE                ; 0                       ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E            ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED             ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED             ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                ;
; CBXI_PARAMETER                ; pll_1_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E            ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE         ;
+-------------------------------+-------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1:inst6|scfifo:scfifo_component ;
+-------------------------+--------------+------------------------------------------+
; Parameter Name          ; Value        ; Type                                     ;
+-------------------------+--------------+------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                           ;
; lpm_width               ; 8            ; Signed Integer                           ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                           ;
; LPM_WIDTHU              ; 10           ; Signed Integer                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                  ;
; USE_EAB                 ; ON           ; Untyped                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                  ;
; CBXI_PARAMETER          ; scfifo_qk31  ; Untyped                                  ;
+-------------------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sin512:inst12|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                 ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; sin512.mif           ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_u291      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                      ;
+----------------------------+--------------------------------------+
; Name                       ; Value                                ;
+----------------------------+--------------------------------------+
; Number of entity instances ; 1                                    ;
; Entity Instance            ; fifo_2:inst7|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                           ;
;     -- LPM_WIDTH           ; 8                                    ;
;     -- LPM_NUMWORDS        ; 1024                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                  ;
;     -- USE_EAB             ; ON                                   ;
+----------------------------+--------------------------------------+


+-------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                      ;
+----------------------------+--------------------------------------+
; Name                       ; Value                                ;
+----------------------------+--------------------------------------+
; Number of entity instances ; 1                                    ;
; Entity Instance            ; fifo_1:inst6|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                         ;
;     -- lpm_width           ; 8                                    ;
;     -- LPM_NUMWORDS        ; 1024                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                  ;
;     -- USE_EAB             ; ON                                   ;
+----------------------------+--------------------------------------+


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; pll_1:inst9|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; sin512:inst12|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                           ;
;     -- WIDTH_A                            ; 8                                             ;
;     -- NUMWORDS_A                         ; 512                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                        ;
;     -- WIDTH_B                            ; 1                                             ;
;     -- NUMWORDS_B                         ; 1                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Jan 11 23:18:24 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off osc -c osc
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: uart_rx
Info (12021): Found 1 design units, including 1 entities, in source file osc.bdf
    Info (12023): Found entity 1: osc
Info (12021): Found 1 design units, including 1 entities, in source file bps.v
    Info (12023): Found entity 1: bps
Info (12021): Found 1 design units, including 1 entities, in source file command_platform.v
    Info (12023): Found entity 1: command_platform
Info (12021): Found 1 design units, including 1 entities, in source file trigger_control.v
    Info (12023): Found entity 1: trigger_control
Info (12021): Found 1 design units, including 1 entities, in source file fifo_control.v
    Info (12023): Found entity 1: fifo_control
Info (12021): Found 1 design units, including 1 entities, in source file fifo_1.v
    Info (12023): Found entity 1: fifo_1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_2.v
    Info (12023): Found entity 1: fifo_2
Info (12021): Found 1 design units, including 1 entities, in source file uart_control.v
    Info (12023): Found entity 1: uart_control
Info (12021): Found 1 design units, including 1 entities, in source file pll_1.v
    Info (12023): Found entity 1: pll_1
Info (12021): Found 1 design units, including 1 entities, in source file da.v
    Info (12023): Found entity 1: DA
Info (12021): Found 1 design units, including 1 entities, in source file sin512.v
    Info (12023): Found entity 1: sin512
Info (12127): Elaborating entity "osc" for the top level hierarchy
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:inst"
Info (12128): Elaborating entity "uart_control" for hierarchy "uart_control:inst8"
Info (12128): Elaborating entity "fifo_2" for hierarchy "fifo_2:inst7"
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo_2:inst7|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "fifo_2:inst7|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "fifo_2:inst7|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_h2l1.tdf
    Info (12023): Found entity 1: dcfifo_h2l1
Info (12128): Elaborating entity "dcfifo_h2l1" for hierarchy "fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gj31.tdf
    Info (12023): Found entity 1: altsyncram_gj31
Info (12128): Elaborating entity "altsyncram_gj31" for hierarchy "fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tld
Info (12128): Elaborating entity "alt_synch_pipe_tld" for hierarchy "fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_uld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_uld
Info (12128): Elaborating entity "alt_synch_pipe_uld" for hierarchy "fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_o76:rdempty_eq_comp"
Info (12128): Elaborating entity "fifo_control" for hierarchy "fifo_control:inst5"
Warning (10036): Verilog HDL or VHDL warning at fifo_control.v(17): object "flag" assigned a value but never read
Info (12128): Elaborating entity "DA" for hierarchy "DA:inst11"
Info (12128): Elaborating entity "pll_1" for hierarchy "pll_1:inst9"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_1:inst9|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_1:inst9|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_1:inst9|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_1_altpll.v
    Info (12023): Found entity 1: pll_1_altpll
Info (12128): Elaborating entity "pll_1_altpll" for hierarchy "pll_1:inst9|altpll:altpll_component|pll_1_altpll:auto_generated"
Info (12128): Elaborating entity "fifo_1" for hierarchy "fifo_1:inst6"
Info (12128): Elaborating entity "scfifo" for hierarchy "fifo_1:inst6|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "fifo_1:inst6|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "fifo_1:inst6|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_qk31.tdf
    Info (12023): Found entity 1: scfifo_qk31
Info (12128): Elaborating entity "scfifo_qk31" for hierarchy "fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_1r31.tdf
    Info (12023): Found entity 1: a_dpfifo_1r31
Info (12128): Elaborating entity "a_dpfifo_1r31" for hierarchy "fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_kae.tdf
    Info (12023): Found entity 1: a_fefifo_kae
Info (12128): Elaborating entity "a_fefifo_kae" for hierarchy "fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_op7.tdf
    Info (12023): Found entity 1: cntr_op7
Info (12128): Elaborating entity "cntr_op7" for hierarchy "fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_d811.tdf
    Info (12023): Found entity 1: dpram_d811
Info (12128): Elaborating entity "dpram_d811" for hierarchy "fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c3k1.tdf
    Info (12023): Found entity 1: altsyncram_c3k1
Info (12128): Elaborating entity "altsyncram_c3k1" for hierarchy "fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cpb.tdf
    Info (12023): Found entity 1: cntr_cpb
Info (12128): Elaborating entity "cntr_cpb" for hierarchy "fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count"
Info (12128): Elaborating entity "trigger_control" for hierarchy "trigger_control:inst4"
Info (12128): Elaborating entity "command_platform" for hierarchy "command_platform:inst3"
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:inst1"
Info (12128): Elaborating entity "bps" for hierarchy "bps:inst10"
Info (12128): Elaborating entity "sin512" for hierarchy "sin512:inst12"
Info (12128): Elaborating entity "altsyncram" for hierarchy "sin512:inst12|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "sin512:inst12|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "sin512:inst12|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sin512.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u291.tdf
    Info (12023): Found entity 1: altsyncram_u291
Info (12128): Elaborating entity "altsyncram_u291" for hierarchy "sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 415 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 368 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 433 megabytes
    Info: Processing ended: Fri Jan 11 23:18:29 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


