

================================================================
== Vivado HLS Report for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s'
================================================================
* Date:           Fri Mar  1 12:06:27 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 25.00 ns | 20.603 ns |   3.12 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       24|       24| 0.600 us | 0.600 us |   10|   10| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                      |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                               Instance                               |                           Module                          |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      1|       0|   1202|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    604|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    378|    -|
|Register         |        -|      -|     829|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      1|     829|   2184|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+---+-----+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP48E| FF| LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+---+-----+-----+
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        0|      0|  0|  604|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+---+-----+-----+
    |Total                                                                 |                                                           |        0|      0|  0|  604|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table1_U     |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa  |        1|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table2_U  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                                  |        2|  0|   0|    0|  2048|   35|     2|        35840|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_446_p2                     |     *    |      1|  0|   7|          17|          18|
    |add_ln746_fu_1768_p2              |     +    |      0|  0|  24|          17|          17|
    |p_Val2_22_fu_1690_p2              |     +    |      0|  0|  25|          18|          18|
    |p_Val2_25_fu_1762_p2              |     +    |      0|  0|  25|          18|          18|
    |p_Val2_29_fu_1814_p2              |     +    |      0|  0|  25|          18|          18|
    |ret_V_1_fu_1800_p2                |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_1676_p2                  |     +    |      0|  0|  26|          19|          19|
    |sub_ln1193_1_fu_742_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_2_fu_798_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_3_fu_854_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_4_fu_910_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_5_fu_966_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_6_fu_1022_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_7_fu_1078_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_8_fu_1134_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_9_fu_1190_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_fu_686_p2              |     -    |      0|  0|  24|          17|          17|
    |and_ln786_1_fu_770_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_826_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_882_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_4_fu_938_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_5_fu_994_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_6_fu_1050_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_7_fu_1106_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_8_fu_1162_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_9_fu_1218_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_714_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op36          |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_1834_p2            |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_1708_p2              |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_1_fu_566_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_580_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_3_fu_594_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_4_fu_608_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_5_fu_622_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_6_fu_636_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_7_fu_650_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_8_fu_664_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_552_p2             |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_10_fu_1726_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_11_fu_1852_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_788_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_844_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_900_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_956_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_1012_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_1068_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_7_fu_1124_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_8_fu_1180_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_9_fu_1236_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_732_p2                |    or    |      0|  0|   2|           1|           1|
    |p_Val2_26_fu_1748_p3              |  select  |      0|  0|  18|           1|          18|
    |p_Val2_27_fu_1780_p3              |  select  |      0|  0|  17|           1|           2|
    |select_ln340_10_fu_1422_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_12_fu_1456_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_14_fu_1490_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_16_fu_1524_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_18_fu_1558_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_20_fu_1732_p3        |  select  |      0|  0|  18|           1|          17|
    |select_ln340_22_fu_1868_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_2_fu_1286_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_4_fu_1320_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_6_fu_1354_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_8_fu_1388_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_fu_1252_p3           |  select  |      0|  0|  10|           1|           9|
    |select_ln388_10_fu_1740_p3        |  select  |      0|  0|  19|           1|          19|
    |select_ln388_11_fu_1876_p3        |  select  |      0|  0|  11|           1|          11|
    |select_ln388_1_fu_1294_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_2_fu_1328_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_3_fu_1362_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_4_fu_1396_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_5_fu_1430_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_6_fu_1464_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_7_fu_1498_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_8_fu_1532_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_9_fu_1566_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_fu_1260_p3           |  select  |      0|  0|  11|           1|          11|
    |select_ln65_1_fu_572_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_2_fu_586_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_3_fu_600_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_4_fu_614_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_5_fu_628_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_6_fu_642_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_7_fu_656_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_fu_558_p3             |  select  |      0|  0|  16|           1|          16|
    |x_max_V_fu_670_p3                 |  select  |      0|  0|  16|           1|          16|
    |y_V_10_fu_1884_p3                 |  select  |      0|  0|  10|           1|          10|
    |y_V_1_fu_1302_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_2_fu_1336_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_3_fu_1370_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_4_fu_1404_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_5_fu_1438_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_6_fu_1472_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_7_fu_1506_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_8_fu_1540_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_9_fu_1574_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_fu_1268_p3                    |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_10_fu_720_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_11_fu_776_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_12_fu_832_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_13_fu_888_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_14_fu_944_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_15_fu_1000_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_16_fu_1056_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_17_fu_1112_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_18_fu_1168_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_19_fu_1224_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_1_fu_782_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_20_fu_1714_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_21_fu_1720_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_22_fu_1840_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_23_fu_1846_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_838_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_894_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_950_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_5_fu_1006_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_6_fu_1062_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_7_fu_1118_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_8_fu_1174_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_9_fu_1230_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_726_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_10_fu_1702_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_11_fu_1828_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_764_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_820_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_876_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_932_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_988_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_6_fu_1044_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_7_fu_1100_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_8_fu_1156_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_9_fu_1212_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_708_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      1|  0|1202|         551|        1061|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                       Name                                      | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                        |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter0                                                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                                                          |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n                                                            |   9|          2|    1|          2|
    |exp_table1_address0                                                              |  50|         11|   10|        110|
    |grp_fu_446_p0                                                                    |  50|         11|   17|        187|
    |grp_fu_446_p1                                                                    |  15|          3|   18|         54|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_x_V_offset  |  15|          3|    5|         15|
    |res_V_data_0_V_TDATA_blk_n                                                       |   9|          2|    1|          2|
    |res_V_data_1_V_TDATA_blk_n                                                       |   9|          2|    1|          2|
    |res_V_data_2_V_TDATA_blk_n                                                       |   9|          2|    1|          2|
    |res_V_data_3_V_TDATA_blk_n                                                       |   9|          2|    1|          2|
    |res_V_data_4_V_TDATA_blk_n                                                       |   9|          2|    1|          2|
    |res_V_data_5_V_TDATA_blk_n                                                       |   9|          2|    1|          2|
    |res_V_data_6_V_TDATA_blk_n                                                       |   9|          2|    1|          2|
    |res_V_data_7_V_TDATA_blk_n                                                       |   9|          2|    1|          2|
    |res_V_data_8_V_TDATA_blk_n                                                       |   9|          2|    1|          2|
    |res_V_data_9_V_TDATA_blk_n                                                       |   9|          2|    1|          2|
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                            | 378|         83|   73|        421|
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |exp_res_0_V_1_reg_2057                |  17|   0|   17|          0|
    |exp_res_0_V_1_reg_2057_pp0_iter1_reg  |  17|   0|   17|          0|
    |exp_res_0_V_fu_250                    |  17|   0|   17|          0|
    |exp_res_1_V_1_reg_2068                |  17|   0|   17|          0|
    |exp_res_1_V_1_reg_2068_pp0_iter1_reg  |  17|   0|   17|          0|
    |exp_res_1_V_fu_254                    |  17|   0|   17|          0|
    |exp_res_2_V_1_reg_2079                |  17|   0|   17|          0|
    |exp_res_2_V_1_reg_2079_pp0_iter1_reg  |  17|   0|   17|          0|
    |exp_res_2_V_fu_258                    |  17|   0|   17|          0|
    |exp_res_3_V_1_reg_2089                |  17|   0|   17|          0|
    |exp_res_3_V_1_reg_2089_pp0_iter1_reg  |  17|   0|   17|          0|
    |exp_res_3_V_fu_262                    |  17|   0|   17|          0|
    |exp_res_4_V_1_reg_2099                |  17|   0|   17|          0|
    |exp_res_4_V_1_reg_2099_pp0_iter1_reg  |  17|   0|   17|          0|
    |exp_res_4_V_fu_266                    |  17|   0|   17|          0|
    |exp_res_5_V_1_reg_2109                |  17|   0|   17|          0|
    |exp_res_5_V_1_reg_2109_pp0_iter1_reg  |  17|   0|   17|          0|
    |exp_res_5_V_fu_270                    |  17|   0|   17|          0|
    |exp_res_6_V_1_reg_2119                |  17|   0|   17|          0|
    |exp_res_6_V_1_reg_2119_pp0_iter1_reg  |  17|   0|   17|          0|
    |exp_res_6_V_fu_274                    |  17|   0|   17|          0|
    |exp_res_7_V_1_reg_2129                |  17|   0|   17|          0|
    |exp_res_7_V_1_reg_2129_pp0_iter1_reg  |  17|   0|   17|          0|
    |exp_res_7_V_fu_278                    |  17|   0|   17|          0|
    |exp_res_8_V_1_reg_2139                |  17|   0|   17|          0|
    |exp_res_8_V_1_reg_2139_pp0_iter2_reg  |  17|   0|   17|          0|
    |exp_res_8_V_fu_282                    |  17|   0|   17|          0|
    |exp_res_9_V_1_reg_2151                |  17|   0|   17|          0|
    |exp_res_9_V_1_reg_2151_pp0_iter2_reg  |  17|   0|   17|          0|
    |exp_res_9_V_fu_286                    |  17|   0|   17|          0|
    |p_Val2_19_reg_2158                    |  18|   0|   18|          0|
    |p_Val2_1_reg_2164                     |  18|   0|   18|          0|
    |sext_ln241_reg_2175                   |  26|   0|   26|          0|
    |tmp_data_0_V_reg_2180                 |  16|   0|   16|          0|
    |tmp_data_1_V_reg_2185                 |  16|   0|   16|          0|
    |tmp_data_2_V_reg_2190                 |  16|   0|   16|          0|
    |tmp_data_3_V_reg_2195                 |  16|   0|   16|          0|
    |tmp_data_4_V_reg_2200                 |  16|   0|   16|          0|
    |tmp_data_5_V_reg_2205                 |  16|   0|   16|          0|
    |tmp_data_6_V_reg_2210                 |  16|   0|   16|          0|
    |tmp_data_7_V_reg_2215                 |  16|   0|   16|          0|
    |tmp_data_8_V_reg_2220                 |  16|   0|   16|          0|
    |y_V_1_reg_2007                        |  10|   0|   10|          0|
    |y_V_2_reg_2012                        |  10|   0|   10|          0|
    |y_V_3_reg_2017                        |  10|   0|   10|          0|
    |y_V_4_reg_2022                        |  10|   0|   10|          0|
    |y_V_5_reg_2027                        |  10|   0|   10|          0|
    |y_V_6_reg_2032                        |  10|   0|   10|          0|
    |y_V_7_reg_2037                        |  10|   0|   10|          0|
    |y_V_8_reg_2042                        |  10|   0|   10|          0|
    |y_V_9_reg_2047                        |  10|   0|   10|          0|
    |y_V_reg_2002                          |  10|   0|   10|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 829|   0|  829|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|ap_done                     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|data_V_data_0_V_blk_n       | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|data_V_data_1_V_blk_n       | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|data_V_data_2_V_blk_n       | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|data_V_data_3_V_blk_n       | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|data_V_data_4_V_blk_n       | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|data_V_data_5_V_blk_n       | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|data_V_data_6_V_blk_n       | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|data_V_data_7_V_blk_n       | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|data_V_data_8_V_blk_n       | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|data_V_data_9_V_blk_n       | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|res_V_data_0_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|res_V_data_1_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|res_V_data_2_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|res_V_data_3_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|res_V_data_4_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|res_V_data_5_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|res_V_data_6_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|res_V_data_7_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|res_V_data_8_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|res_V_data_9_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|data_V_data_0_V_dout        |  in |   16|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n     |  in |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read        | out |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout        |  in |   16|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n     |  in |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read        | out |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout        |  in |   16|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n     |  in |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read        | out |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout        |  in |   16|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n     |  in |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read        | out |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_4_V_dout        |  in |   16|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_empty_n     |  in |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_read        | out |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_5_V_dout        |  in |   16|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_empty_n     |  in |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_read        | out |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_6_V_dout        |  in |   16|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_empty_n     |  in |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_read        | out |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_7_V_dout        |  in |   16|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_empty_n     |  in |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_read        | out |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_8_V_dout        |  in |   16|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_empty_n     |  in |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_read        | out |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_9_V_dout        |  in |   16|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_empty_n     |  in |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_read        | out |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|res_V_data_0_V_TDATA        | out |   16|    axis    |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_TVALID       | out |    1|    axis    |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_TREADY       |  in |    1|    axis    |                             res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_TDATA        | out |   16|    axis    |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_TVALID       | out |    1|    axis    |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_TREADY       |  in |    1|    axis    |                             res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_TDATA        | out |   16|    axis    |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_TVALID       | out |    1|    axis    |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_TREADY       |  in |    1|    axis    |                             res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_TDATA        | out |   16|    axis    |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_TVALID       | out |    1|    axis    |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_TREADY       |  in |    1|    axis    |                             res_V_data_3_V                             |    pointer   |
|res_V_data_4_V_TDATA        | out |   16|    axis    |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_TVALID       | out |    1|    axis    |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_TREADY       |  in |    1|    axis    |                             res_V_data_4_V                             |    pointer   |
|res_V_data_5_V_TDATA        | out |   16|    axis    |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_TVALID       | out |    1|    axis    |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_TREADY       |  in |    1|    axis    |                             res_V_data_5_V                             |    pointer   |
|res_V_data_6_V_TDATA        | out |   16|    axis    |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_TVALID       | out |    1|    axis    |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_TREADY       |  in |    1|    axis    |                             res_V_data_6_V                             |    pointer   |
|res_V_data_7_V_TDATA        | out |   16|    axis    |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_TVALID       | out |    1|    axis    |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_TREADY       |  in |    1|    axis    |                             res_V_data_7_V                             |    pointer   |
|res_V_data_8_V_TDATA        | out |   16|    axis    |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_TVALID       | out |    1|    axis    |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_TREADY       |  in |    1|    axis    |                             res_V_data_8_V                             |    pointer   |
|res_V_data_9_V_TDATA        | out |   16|    axis    |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_TVALID       | out |    1|    axis    |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_TREADY       |  in |    1|    axis    |                             res_V_data_9_V                             |    pointer   |
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

