POP,NOP,ADD,ADD,ADD,ADD,DB,INC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,MOV,DB,MOV,INT,MOV,PUSH,PUSH,JB,JB,INS,AND,OUTS,OUTS,OUTS,JZ,DB,AND,OUTS,AND,AND,AND,OR,ADD,ADD,ADD,XOR,XCHG,JNZ,XCHG,JNZ,XCHG,PUSH,XCHG,XCHG,JZ,XCHG,PUSH,XCHG,DB,XCHG,JA,XCHG,PUSH,XCHG,WAIT,XCHG,JZ,XCHG,PUSH,XCHG,XCHG,JZ,XCHG,PUSH,IMUL,PUSH,ADD,ADD,ADD,DB,DB,POP,ADD,ADD,ADD,ADD,LOOPNZ,ADD,OR,DB,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADC,ADD,AND,ADD,ADD,ADC,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,XOR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADC,ADD,ADD,ADD,JNO,ADD,ADD,ADD,ADD,ADD,ADD,ADD,LOCK,ADD,ADD,ADD,ADD,ADD,OR,ADD,ADD,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JZ,JS,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,JB,JB,ADD,ADD,ADD,ADD,AND,ADD,ADD,ADD,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,CLC,DB,DB,POP,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,DB,POP,ADD,ADD,OR,ADD,ADD,ADD,ADD,ADD,ADD,DB,DB,POP,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,PUSH,PUSH,PUSH,TEST,MOV,FIMUL,MOV,CDQ,OUT,DB,SCASD,CMP,DB,JO,SUB,IMUL,SUB,JAE,JZ,JB,DB,JAE,INS,XOR,JO,DB,ADD,ADD,ADD,ADD,ADC,ADD,ADD,JB,DB,JZ,ADD,PUSH,ADC,ADD,DB,DB,JZ,AND,JP,DB,DB,ADD,ADD,ADC,ADD,ADD,DB,DB,DB,DB,JZ,ADD,ADD,ADD,DB,ADD,ADD,JB,JB,AND,XOR,ADD,ADD,ADD,NOP,ADD,ADD,JB,JB,AND,XOR,ADD,ADD,ADD,ADD,ADD,ADD,DB,DB,POP,ADD,ADD,DB,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADC,ADD,ADD,ADD,DB,ADC,ADD,ADC,ADD,ADC,ADD,ADD,MOV,ADD,MOV,ADC,ADD,ADC,ADD,ADD,LODSB,ADC,ADD,ADC,ADD,ADD,ADC,ADD,ADD,MOV,ADC,ADD,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,IMUL,OUTS,JB,SUB,JAE,JZ,JB,DB,JAE,INS,XOR,INS,INS,ADD,JZ,JB,MOVSXD,JAE,JB,OUTS,JB,JZ,OUTS,OUTS,JAE,ADD,JB,INS,XOR,JZ,JB,MOVSXD,JAE,JB,OUTS,JB,JZ,OUTS,OUTS,JAE,ADD,JZ,JNS,JZ,INS,PUSH,IMUL,JB,INS,XOR,JZ,JNS,JZ,INS,PUSH,IMUL,JZ,PUSH,PUSH,OUTS,IMUL,ADD,JB,INS,XOR,JZ,PUSH,PUSH,OUTS,IMUL,ADD,JZ,PUSH,OUTS,OUTS,JB,DB,JZ,OUTS,OUTS,ADD,JB,INS,XOR,JZ,PUSH,OUTS,OUTS,JB,DB,JZ,OUTS,OUTS,ADD,PUSH,JB,MOVSXD,JAE,JB,JZ,MOVSXD,ADD,JB,INS,XOR,JAE,JB,MOVSXD,JAE,JB,JZ,MOVSXD,ADD,JB,PUSH,JB,JZ,MOVSXD,PUSH,OUTS,INS,IMUL,OUTS,INS,XOR,PUSH,JNZ,JB,PUSH,JB,JZ,MOVSXD,PUSH,OUTS,INS,IMUL,PUSH,JB,MOVSXD,JAE,JB,OUTS,JB,JZ,OUTS,OUTS,JAE,ADD,JB,INS,XOR,PUSH,JZ,JB,MOVSXD,JAE,JB,OUTS,JB,JZ,OUTS,OUTS,JAE,ADD,JZ,JB,JZ,MOVSXD,PUSH,OUTS,INS,IMUL,OUTS,INS,XOR,PUSH,JZ,JB,JZ,MOVSXD,PUSH,OUTS,INS,IMUL,PUSH,PUSH,OUTS,OUTS,JB,DB,JZ,OUTS,OUTS,ADD,JB,INS,XOR,PUSH,JZ,PUSH,OUTS,OUTS,JB,DB,JZ,OUTS,OUTS,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD